<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_can.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_can.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_CAN_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_CAN_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 CAN</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Flex Controller Area Network module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_CAN_MCR - Module Configuration Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_CAN_CTRL1 - Control 1 register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_CAN_TIMER - Free Running Timer</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_CAN_RXMGMASK - Rx Mailboxes Global Mask Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_CAN_RX14MASK - Rx 14 Mask register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_CAN_RX15MASK - Rx 15 Mask register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_CAN_ECR - Error Counter</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_CAN_ESR1 - Error and Status 1 register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_CAN_IMASK1 - Interrupt Masks 1 register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_CAN_IFLAG1 - Interrupt Flags 1 register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_CAN_CTRL2 - Control 2 register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_CAN_ESR2 - Error and Status 2 register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_CAN_CRCR - CRC Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_CAN_RXFGMASK - Rx FIFO Global Mask register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_CAN_RXFIR - Rx FIFO Information Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_CAN_CSn - Message Buffer 0 CS Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_CAN_IDn - Message Buffer 0 ID Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_CAN_WORD0n - Message Buffer 0 WORD0 Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_CAN_WORD1n - Message Buffer 0 WORD1 Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_CAN_RXIMRn - Rx Individual Mask Registers</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - hw_can_t - Struct containing all module registers.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define HW_CAN_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * HW_CAN_MCR - Module Configuration Register</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union__hw__can__mcr.html">  130</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__mcr.html">_hw_can_mcr</a></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint32_t U;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html">  133</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html">_hw_can_mcr_bitfields</a></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a019aeb3605c5a37310850407d2ce8fde">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a019aeb3605c5a37310850407d2ce8fde">MAXMB</a> : 7;            </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 1;        </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a474574c23c5b40469930b9d1a26a8cf9">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a474574c23c5b40469930b9d1a26a8cf9">IDAM</a> : 2;             </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">RESERVED1</a> : 2;        </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aab69ff8ae7853c48a2f3ea15ea535a2e">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aab69ff8ae7853c48a2f3ea15ea535a2e">AEN</a> : 1;              </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad271c1c0c659754699f7aa3095dff89b">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad271c1c0c659754699f7aa3095dff89b">LPRIOEN</a> : 1;          </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a5daab44817b6174ecf02ae820cdebf7f">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a5daab44817b6174ecf02ae820cdebf7f">RESERVED2</a> : 2;        </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad96fbf9313f3d14cebc03c341bb3b047">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad96fbf9313f3d14cebc03c341bb3b047">IRMQ</a> : 1;             </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae02aee58d932c8bddca24b4a4e099f99">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae02aee58d932c8bddca24b4a4e099f99">SRXDIS</a> : 1;           </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#adf7601da94f17373fa8dd900b5fe0d4d">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#adf7601da94f17373fa8dd900b5fe0d4d">RESERVED3</a> : 1;        </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e1607c011c2017a9eda845e6ae6dcfb">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e1607c011c2017a9eda845e6ae6dcfb">WAKSRC</a> : 1;           </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a932857adf4ddf2a429927f7e30a406b5">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a932857adf4ddf2a429927f7e30a406b5">LPMACK</a> : 1;           </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4c1e7146ee0d2b265ab8390d4e433b9">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4c1e7146ee0d2b265ab8390d4e433b9">WRNEN</a> : 1;            </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a034123be96b4bf43fad443002af8b4de">  148</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a034123be96b4bf43fad443002af8b4de">SLFWAK</a> : 1;           </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae06325995fcab34d1e38ecf2b17f15c7">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae06325995fcab34d1e38ecf2b17f15c7">SUPV</a> : 1;             </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ac9ea47f5f3e1412d75d8b483028ae818">  150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ac9ea47f5f3e1412d75d8b483028ae818">FRZACK</a> : 1;           </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ab25156e38f1ee53829cd9138f291b69a">  151</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ab25156e38f1ee53829cd9138f291b69a">SOFTRST</a> : 1;          </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e49d98e464a2c07436c9a7970608b67">  152</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e49d98e464a2c07436c9a7970608b67">WAKMSK</a> : 1;           </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4f9bd06dea3c1df2fc782d26b914aff">  153</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4f9bd06dea3c1df2fc782d26b914aff">NOTRDY</a> : 1;           </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a926250cee96fd61a576af39ec6a2256b">  154</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a926250cee96fd61a576af39ec6a2256b">HALT</a> : 1;             </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a26cd6004a2193827fec5e8905403f36d">  155</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a26cd6004a2193827fec5e8905403f36d">RFEN</a> : 1;             </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#addca5117ba4faa63e5cb9e78c0d627d1">  156</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#addca5117ba4faa63e5cb9e78c0d627d1">FRZ</a> : 1;              </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a58c6ebe946c66b23f007c42c1cc3b3d8">  157</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a58c6ebe946c66b23f007c42c1cc3b3d8">MDIS</a> : 1;             </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    } B;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} <a class="code" href="union__hw__can__mcr.html">hw_can_mcr_t</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_ADDR(x)       ((x) + 0x0U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define HW_CAN_MCR(x)            (*(__IO hw_can_mcr_t *) HW_CAN_MCR_ADDR(x))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_RD(x)         (HW_CAN_MCR(x).U)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_WR(x, v)      (HW_CAN_MCR(x).U = (v))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_SET(x, v)     (HW_CAN_MCR_WR(x, HW_CAN_MCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_CLR(x, v)     (HW_CAN_MCR_WR(x, HW_CAN_MCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define HW_CAN_MCR_TOG(x, v)     (HW_CAN_MCR_WR(x, HW_CAN_MCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_MCR bitfields</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_MAXMB     (0U)          </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_MAXMB     (0x0000007FU) </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_MAXMB     (7U)          </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_MAXMB(x)  (HW_CAN_MCR(x).B.MAXMB)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_MAXMB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_MAXMB) &amp; BM_CAN_MCR_MAXMB)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_MAXMB(x, v) (HW_CAN_MCR_WR(x, (HW_CAN_MCR_RD(x) &amp; ~BM_CAN_MCR_MAXMB) | BF_CAN_MCR_MAXMB(v)))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_IDAM      (8U)          </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_IDAM      (0x00000300U) </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_IDAM      (2U)          </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_IDAM(x)   (HW_CAN_MCR(x).B.IDAM)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_IDAM(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_IDAM) &amp; BM_CAN_MCR_IDAM)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_IDAM(x, v) (HW_CAN_MCR_WR(x, (HW_CAN_MCR_RD(x) &amp; ~BM_CAN_MCR_IDAM) | BF_CAN_MCR_IDAM(v)))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_AEN       (12U)         </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_AEN       (0x00001000U) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_AEN       (1U)          </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_AEN(x)    (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_AEN))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_AEN(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_AEN) &amp; BM_CAN_MCR_AEN)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_AEN(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_AEN) = (v))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_LPRIOEN   (13U)         </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_LPRIOEN   (0x00002000U) </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_LPRIOEN   (1U)          </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_LPRIOEN(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_LPRIOEN))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_LPRIOEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_LPRIOEN) &amp; BM_CAN_MCR_LPRIOEN)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_LPRIOEN(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_LPRIOEN) = (v))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_IRMQ      (16U)         </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_IRMQ      (0x00010000U) </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_IRMQ      (1U)          </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_IRMQ(x)   (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_IRMQ))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_IRMQ(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_IRMQ) &amp; BM_CAN_MCR_IRMQ)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_IRMQ(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_IRMQ) = (v))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_SRXDIS    (17U)         </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_SRXDIS    (0x00020000U) </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_SRXDIS    (1U)          </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_SRXDIS(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SRXDIS))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_SRXDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_SRXDIS) &amp; BM_CAN_MCR_SRXDIS)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_SRXDIS(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SRXDIS) = (v))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_WAKSRC    (19U)         </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_WAKSRC    (0x00080000U) </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_WAKSRC    (1U)          </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_WAKSRC(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WAKSRC))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_WAKSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_WAKSRC) &amp; BM_CAN_MCR_WAKSRC)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_WAKSRC(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WAKSRC) = (v))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_LPMACK    (20U)         </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_LPMACK    (0x00100000U) </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_LPMACK    (1U)          </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_LPMACK(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_LPMACK))</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_WRNEN     (21U)         </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_WRNEN     (0x00200000U) </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_WRNEN     (1U)          </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_WRNEN(x)  (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WRNEN))</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_WRNEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_WRNEN) &amp; BM_CAN_MCR_WRNEN)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_WRNEN(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WRNEN) = (v))</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_SLFWAK    (22U)         </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_SLFWAK    (0x00400000U) </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_SLFWAK    (1U)          </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_SLFWAK(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SLFWAK))</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_SLFWAK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_SLFWAK) &amp; BM_CAN_MCR_SLFWAK)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_SLFWAK(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SLFWAK) = (v))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_SUPV      (23U)         </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_SUPV      (0x00800000U) </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_SUPV      (1U)          </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_SUPV(x)   (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SUPV))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_SUPV(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_SUPV) &amp; BM_CAN_MCR_SUPV)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_SUPV(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SUPV) = (v))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_FRZACK    (24U)         </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_FRZACK    (0x01000000U) </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_FRZACK    (1U)          </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_FRZACK(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_FRZACK))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_SOFTRST   (25U)         </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_SOFTRST   (0x02000000U) </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_SOFTRST   (1U)          </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_SOFTRST(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SOFTRST))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_SOFTRST(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_SOFTRST) &amp; BM_CAN_MCR_SOFTRST)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_SOFTRST(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_SOFTRST) = (v))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_WAKMSK    (26U)         </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_WAKMSK    (0x04000000U) </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_WAKMSK    (1U)          </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_WAKMSK(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WAKMSK))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_WAKMSK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_WAKMSK) &amp; BM_CAN_MCR_WAKMSK)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_WAKMSK(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_WAKMSK) = (v))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_NOTRDY    (27U)         </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_NOTRDY    (0x08000000U) </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_NOTRDY    (1U)          </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_NOTRDY(x) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_NOTRDY))</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_HALT      (28U)         </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_HALT      (0x10000000U) </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_HALT      (1U)          </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_HALT(x)   (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_HALT))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_HALT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_HALT) &amp; BM_CAN_MCR_HALT)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_HALT(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_HALT) = (v))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_RFEN      (29U)         </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_RFEN      (0x20000000U) </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_RFEN      (1U)          </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_RFEN(x)   (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_RFEN))</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_RFEN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_RFEN) &amp; BM_CAN_MCR_RFEN)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_RFEN(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_RFEN) = (v))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_FRZ       (30U)         </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_FRZ       (0x40000000U) </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_FRZ       (1U)          </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_FRZ(x)    (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_FRZ))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_FRZ(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_FRZ) &amp; BM_CAN_MCR_FRZ)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_FRZ(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_FRZ) = (v))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BP_CAN_MCR_MDIS      (31U)         </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BM_CAN_MCR_MDIS      (0x80000000U) </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define BS_CAN_MCR_MDIS      (1U)          </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define BR_CAN_MCR_MDIS(x)   (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_MDIS))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BF_CAN_MCR_MDIS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_MCR_MDIS) &amp; BM_CAN_MCR_MDIS)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BW_CAN_MCR_MDIS(x, v) (BITBAND_ACCESS32(HW_CAN_MCR_ADDR(x), BP_CAN_MCR_MDIS) = (v))</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * HW_CAN_CTRL1 - Control 1 register</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="union__hw__can__ctrl1.html">  743</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__ctrl1.html">_hw_can_ctrl1</a></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    uint32_t U;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html">  746</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html">_hw_can_ctrl1_bitfields</a></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    {</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a83b036386765c5f663ff5a825d7a4bde">  748</a></span>&#160;        uint32_t PROPSEG : 3;          </div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a921bc864d8e4a68f560093c05ab65d91">  749</a></span>&#160;        uint32_t LOM : 1;              </div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#ac2f4057ed33b7594e246c0d580099a67">  750</a></span>&#160;        uint32_t LBUF : 1;             </div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#aed38b1f5b215ff9ebfa250c648baa0e0">  751</a></span>&#160;        uint32_t TSYN : 1;             </div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a2a43c9e39fabdfe7835cb2412cf48da9">  752</a></span>&#160;        uint32_t BOFFREC : 1;          </div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#ad6888cdb104927ff41bb4ebb6a01d53f">  753</a></span>&#160;        uint32_t SMP : 1;              </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a9e69e06da0709481e69172d2f5b6b542">  754</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 2;        </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a37736e3065f9a2cdf8253814b09261de">  755</a></span>&#160;        uint32_t RWRNMSK : 1;          </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a49e077dc6d5ee68d8c99434b84ec6ff6">  756</a></span>&#160;        uint32_t TWRNMSK : 1;          </div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a1e09b63545986b662a051c07c0d51cf8">  757</a></span>&#160;        uint32_t LPB : 1;              </div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#aecdd0cca5ce09e3683ea7242d6024b4a">  758</a></span>&#160;        uint32_t CLKSRC : 1;           </div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#ad38b78c4211157ff12e8451b693f1a3c">  759</a></span>&#160;        uint32_t ERRMSK : 1;           </div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a687799fb4c042f75c22fbf102888f7c9">  760</a></span>&#160;        uint32_t BOFFMSK : 1;          </div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a8310bdd8b668ce697221e4b7e33b8bb4">  761</a></span>&#160;        uint32_t PSEG2 : 3;            </div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a28c202e19611c190d4739314590d3019">  762</a></span>&#160;        uint32_t PSEG1 : 3;            </div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a303a79ba260e105d0d68d49ccb5a97ea">  763</a></span>&#160;        uint32_t RJW : 2;              </div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html#a388d169c12a61de22164f106c51198ec">  764</a></span>&#160;        uint32_t PRESDIV : 8;          </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    } B;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;} <a class="code" href="union__hw__can__ctrl1.html">hw_can_ctrl1_t</a>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_ADDR(x)     ((x) + 0x4U)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1(x)          (*(__IO hw_can_ctrl1_t *) HW_CAN_CTRL1_ADDR(x))</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_RD(x)       (HW_CAN_CTRL1(x).U)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_WR(x, v)    (HW_CAN_CTRL1(x).U = (v))</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_SET(x, v)   (HW_CAN_CTRL1_WR(x, HW_CAN_CTRL1_RD(x) |  (v)))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_CLR(x, v)   (HW_CAN_CTRL1_WR(x, HW_CAN_CTRL1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL1_TOG(x, v)   (HW_CAN_CTRL1_WR(x, HW_CAN_CTRL1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CTRL1 bitfields</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_PROPSEG (0U)          </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_PROPSEG (0x00000007U) </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_PROPSEG (3U)          </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_PROPSEG(x) (HW_CAN_CTRL1(x).B.PROPSEG)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_PROPSEG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_PROPSEG) &amp; BM_CAN_CTRL1_PROPSEG)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_PROPSEG(x, v) (HW_CAN_CTRL1_WR(x, (HW_CAN_CTRL1_RD(x) &amp; ~BM_CAN_CTRL1_PROPSEG) | BF_CAN_CTRL1_PROPSEG(v)))</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_LOM     (3U)          </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_LOM     (0x00000008U) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_LOM     (1U)          </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_LOM(x)  (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LOM))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_LOM(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_LOM) &amp; BM_CAN_CTRL1_LOM)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_LOM(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LOM) = (v))</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_LBUF    (4U)          </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_LBUF    (0x00000010U) </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_LBUF    (1U)          </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_LBUF(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LBUF))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_LBUF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_LBUF) &amp; BM_CAN_CTRL1_LBUF)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_LBUF(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LBUF) = (v))</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_TSYN    (5U)          </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_TSYN    (0x00000020U) </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_TSYN    (1U)          </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_TSYN(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_TSYN))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_TSYN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_TSYN) &amp; BM_CAN_CTRL1_TSYN)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_TSYN(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_TSYN) = (v))</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_BOFFREC (6U)          </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_BOFFREC (0x00000040U) </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_BOFFREC (1U)          </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_BOFFREC(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_BOFFREC))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_BOFFREC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_BOFFREC) &amp; BM_CAN_CTRL1_BOFFREC)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_BOFFREC(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_BOFFREC) = (v))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_SMP     (7U)          </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_SMP     (0x00000080U) </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_SMP     (1U)          </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_SMP(x)  (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_SMP))</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_SMP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_SMP) &amp; BM_CAN_CTRL1_SMP)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_SMP(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_SMP) = (v))</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_RWRNMSK (10U)         </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_RWRNMSK (0x00000400U) </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_RWRNMSK (1U)          </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_RWRNMSK(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_RWRNMSK))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_RWRNMSK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_RWRNMSK) &amp; BM_CAN_CTRL1_RWRNMSK)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_RWRNMSK(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_RWRNMSK) = (v))</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_TWRNMSK (11U)         </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_TWRNMSK (0x00000800U) </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_TWRNMSK (1U)          </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_TWRNMSK(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_TWRNMSK))</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_TWRNMSK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_TWRNMSK) &amp; BM_CAN_CTRL1_TWRNMSK)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_TWRNMSK(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_TWRNMSK) = (v))</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_LPB     (12U)         </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_LPB     (0x00001000U) </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_LPB     (1U)          </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_LPB(x)  (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LPB))</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_LPB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_LPB) &amp; BM_CAN_CTRL1_LPB)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_LPB(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_LPB) = (v))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_CLKSRC  (13U)         </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_CLKSRC  (0x00002000U) </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_CLKSRC  (1U)          </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_CLKSRC(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_CLKSRC))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_CLKSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_CLKSRC) &amp; BM_CAN_CTRL1_CLKSRC)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_CLKSRC(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_CLKSRC) = (v))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_ERRMSK  (14U)         </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_ERRMSK  (0x00004000U) </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_ERRMSK  (1U)          </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_ERRMSK(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_ERRMSK))</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_ERRMSK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_ERRMSK) &amp; BM_CAN_CTRL1_ERRMSK)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_ERRMSK(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_ERRMSK) = (v))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_BOFFMSK (15U)         </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_BOFFMSK (0x00008000U) </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_BOFFMSK (1U)          </span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_BOFFMSK(x) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_BOFFMSK))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_BOFFMSK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_BOFFMSK) &amp; BM_CAN_CTRL1_BOFFMSK)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_BOFFMSK(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL1_ADDR(x), BP_CAN_CTRL1_BOFFMSK) = (v))</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_PSEG2   (16U)         </span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_PSEG2   (0x00070000U) </span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_PSEG2   (3U)          </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_PSEG2(x) (HW_CAN_CTRL1(x).B.PSEG2)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_PSEG2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_PSEG2) &amp; BM_CAN_CTRL1_PSEG2)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_PSEG2(x, v) (HW_CAN_CTRL1_WR(x, (HW_CAN_CTRL1_RD(x) &amp; ~BM_CAN_CTRL1_PSEG2) | BF_CAN_CTRL1_PSEG2(v)))</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_PSEG1   (19U)         </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_PSEG1   (0x00380000U) </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_PSEG1   (3U)          </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_PSEG1(x) (HW_CAN_CTRL1(x).B.PSEG1)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_PSEG1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_PSEG1) &amp; BM_CAN_CTRL1_PSEG1)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_PSEG1(x, v) (HW_CAN_CTRL1_WR(x, (HW_CAN_CTRL1_RD(x) &amp; ~BM_CAN_CTRL1_PSEG1) | BF_CAN_CTRL1_PSEG1(v)))</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_RJW     (22U)         </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_RJW     (0x00C00000U) </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_RJW     (2U)          </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_RJW(x)  (HW_CAN_CTRL1(x).B.RJW)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_RJW(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_RJW) &amp; BM_CAN_CTRL1_RJW)</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_RJW(x, v) (HW_CAN_CTRL1_WR(x, (HW_CAN_CTRL1_RD(x) &amp; ~BM_CAN_CTRL1_RJW) | BF_CAN_CTRL1_RJW(v)))</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL1_PRESDIV (24U)         </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL1_PRESDIV (0xFF000000U) </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL1_PRESDIV (8U)          </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL1_PRESDIV(x) (HW_CAN_CTRL1(x).B.PRESDIV)</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL1_PRESDIV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL1_PRESDIV) &amp; BM_CAN_CTRL1_PRESDIV)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL1_PRESDIV(x, v) (HW_CAN_CTRL1_WR(x, (HW_CAN_CTRL1_RD(x) &amp; ~BM_CAN_CTRL1_PRESDIV) | BF_CAN_CTRL1_PRESDIV(v)))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> * HW_CAN_TIMER - Free Running Timer</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="union__hw__can__timer.html"> 1254</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__timer.html">_hw_can_timer</a></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;{</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    uint32_t U;</div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html"> 1257</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html">_hw_can_timer_bitfields</a></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    {</div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html#a5086764c340db5d19202d19b8c521f28"> 1259</a></span>&#160;        uint32_t TIMER : 16;           </div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html#aae66d82f2e56543dbf7d21ffc9dcec10"> 1260</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 16;       </div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    } B;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;} <a class="code" href="union__hw__can__timer.html">hw_can_timer_t</a>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_ADDR(x)     ((x) + 0x8U)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER(x)          (*(__IO hw_can_timer_t *) HW_CAN_TIMER_ADDR(x))</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_RD(x)       (HW_CAN_TIMER(x).U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_WR(x, v)    (HW_CAN_TIMER(x).U = (v))</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_SET(x, v)   (HW_CAN_TIMER_WR(x, HW_CAN_TIMER_RD(x) |  (v)))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_CLR(x, v)   (HW_CAN_TIMER_WR(x, HW_CAN_TIMER_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define HW_CAN_TIMER_TOG(x, v)   (HW_CAN_TIMER_WR(x, HW_CAN_TIMER_RD(x) ^  (v)))</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_TIMER bitfields</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BP_CAN_TIMER_TIMER   (0U)          </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define BM_CAN_TIMER_TIMER   (0x0000FFFFU) </span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define BS_CAN_TIMER_TIMER   (16U)         </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BR_CAN_TIMER_TIMER(x) (HW_CAN_TIMER(x).B.TIMER)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define BF_CAN_TIMER_TIMER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_TIMER_TIMER) &amp; BM_CAN_TIMER_TIMER)</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define BW_CAN_TIMER_TIMER(x, v) (HW_CAN_TIMER_WR(x, (HW_CAN_TIMER_RD(x) &amp; ~BM_CAN_TIMER_TIMER) | BF_CAN_TIMER_TIMER(v)))</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"> * HW_CAN_RXMGMASK - Rx Mailboxes Global Mask Register</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="union__hw__can__rxmgmask.html"> 1318</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rxmgmask.html">_hw_can_rxmgmask</a></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;{</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    uint32_t U;</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields.html"> 1321</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields.html">_hw_can_rxmgmask_bitfields</a></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    {</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields.html#a5c7708baf45947e0d7b71840f9cd4bff"> 1323</a></span>&#160;        uint32_t MG : 32;              </div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    } B;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;} <a class="code" href="union__hw__can__rxmgmask.html">hw_can_rxmgmask_t</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_ADDR(x)  ((x) + 0x10U)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK(x)       (*(__IO hw_can_rxmgmask_t *) HW_CAN_RXMGMASK_ADDR(x))</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_RD(x)    (HW_CAN_RXMGMASK(x).U)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_WR(x, v) (HW_CAN_RXMGMASK(x).U = (v))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_SET(x, v) (HW_CAN_RXMGMASK_WR(x, HW_CAN_RXMGMASK_RD(x) |  (v)))</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_CLR(x, v) (HW_CAN_RXMGMASK_WR(x, HW_CAN_RXMGMASK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define HW_CAN_RXMGMASK_TOG(x, v) (HW_CAN_RXMGMASK_WR(x, HW_CAN_RXMGMASK_RD(x) ^  (v)))</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RXMGMASK bitfields</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define BP_CAN_RXMGMASK_MG   (0U)          </span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define BM_CAN_RXMGMASK_MG   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define BS_CAN_RXMGMASK_MG   (32U)         </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define BR_CAN_RXMGMASK_MG(x) (HW_CAN_RXMGMASK(x).U)</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define BF_CAN_RXMGMASK_MG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_RXMGMASK_MG) &amp; BM_CAN_RXMGMASK_MG)</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BW_CAN_RXMGMASK_MG(x, v) (HW_CAN_RXMGMASK_WR(x, v))</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"> * HW_CAN_RX14MASK - Rx 14 Mask register</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="union__hw__can__rx14mask.html"> 1395</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rx14mask.html">_hw_can_rx14mask</a></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;{</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    uint32_t U;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields.html"> 1398</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields.html">_hw_can_rx14mask_bitfields</a></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    {</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields.html#a0fdbc0ca92da1315963c716f336c07a6"> 1400</a></span>&#160;        uint32_t RX14M : 32;           </div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    } B;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;} <a class="code" href="union__hw__can__rx14mask.html">hw_can_rx14mask_t</a>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_ADDR(x)  ((x) + 0x14U)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK(x)       (*(__IO hw_can_rx14mask_t *) HW_CAN_RX14MASK_ADDR(x))</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_RD(x)    (HW_CAN_RX14MASK(x).U)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_WR(x, v) (HW_CAN_RX14MASK(x).U = (v))</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_SET(x, v) (HW_CAN_RX14MASK_WR(x, HW_CAN_RX14MASK_RD(x) |  (v)))</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_CLR(x, v) (HW_CAN_RX14MASK_WR(x, HW_CAN_RX14MASK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define HW_CAN_RX14MASK_TOG(x, v) (HW_CAN_RX14MASK_WR(x, HW_CAN_RX14MASK_RD(x) ^  (v)))</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RX14MASK bitfields</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BP_CAN_RX14MASK_RX14M (0U)         </span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BM_CAN_RX14MASK_RX14M (0xFFFFFFFFU) </span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define BS_CAN_RX14MASK_RX14M (32U)        </span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define BR_CAN_RX14MASK_RX14M(x) (HW_CAN_RX14MASK(x).U)</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define BF_CAN_RX14MASK_RX14M(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_RX14MASK_RX14M) &amp; BM_CAN_RX14MASK_RX14M)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define BW_CAN_RX14MASK_RX14M(x, v) (HW_CAN_RX14MASK_WR(x, v))</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"> * HW_CAN_RX15MASK - Rx 15 Mask register</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="union__hw__can__rx15mask.html"> 1463</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rx15mask.html">_hw_can_rx15mask</a></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;{</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    uint32_t U;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields.html"> 1466</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields.html">_hw_can_rx15mask_bitfields</a></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    {</div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields.html#ab3d0535430580b44c0bab15f6dac9b94"> 1468</a></span>&#160;        uint32_t RX15M : 32;           </div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    } B;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;} <a class="code" href="union__hw__can__rx15mask.html">hw_can_rx15mask_t</a>;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_ADDR(x)  ((x) + 0x18U)</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK(x)       (*(__IO hw_can_rx15mask_t *) HW_CAN_RX15MASK_ADDR(x))</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_RD(x)    (HW_CAN_RX15MASK(x).U)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_WR(x, v) (HW_CAN_RX15MASK(x).U = (v))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_SET(x, v) (HW_CAN_RX15MASK_WR(x, HW_CAN_RX15MASK_RD(x) |  (v)))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_CLR(x, v) (HW_CAN_RX15MASK_WR(x, HW_CAN_RX15MASK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define HW_CAN_RX15MASK_TOG(x, v) (HW_CAN_RX15MASK_WR(x, HW_CAN_RX15MASK_RD(x) ^  (v)))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RX15MASK bitfields</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define BP_CAN_RX15MASK_RX15M (0U)         </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define BM_CAN_RX15MASK_RX15M (0xFFFFFFFFU) </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define BS_CAN_RX15MASK_RX15M (32U)        </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define BR_CAN_RX15MASK_RX15M(x) (HW_CAN_RX15MASK(x).U)</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BF_CAN_RX15MASK_RX15M(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_RX15MASK_RX15M) &amp; BM_CAN_RX15MASK_RX15M)</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define BW_CAN_RX15MASK_RX15M(x, v) (HW_CAN_RX15MASK_WR(x, v))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"> * HW_CAN_ECR - Error Counter</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="union__hw__can__ecr.html"> 1561</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__ecr.html">_hw_can_ecr</a></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;{</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    uint32_t U;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html"> 1564</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html">_hw_can_ecr_bitfields</a></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    {</div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html#ace2b89a309d12cc580aee99499d1c1be"> 1566</a></span>&#160;        uint32_t TXERRCNT : 8;         </div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html#ac73175be7f119d66559581eaf1b7be8d"> 1567</a></span>&#160;        uint32_t RXERRCNT : 8;         </div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html#a5fcce293d51a4deeaa5e6c5435a32bc2"> 1568</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 16;       </div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    } B;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;} <a class="code" href="union__hw__can__ecr.html">hw_can_ecr_t</a>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_ADDR(x)       ((x) + 0x1CU)</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define HW_CAN_ECR(x)            (*(__IO hw_can_ecr_t *) HW_CAN_ECR_ADDR(x))</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_RD(x)         (HW_CAN_ECR(x).U)</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_WR(x, v)      (HW_CAN_ECR(x).U = (v))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_SET(x, v)     (HW_CAN_ECR_WR(x, HW_CAN_ECR_RD(x) |  (v)))</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_CLR(x, v)     (HW_CAN_ECR_WR(x, HW_CAN_ECR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define HW_CAN_ECR_TOG(x, v)     (HW_CAN_ECR_WR(x, HW_CAN_ECR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ECR bitfields</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define BP_CAN_ECR_TXERRCNT  (0U)          </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define BM_CAN_ECR_TXERRCNT  (0x000000FFU) </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define BS_CAN_ECR_TXERRCNT  (8U)          </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define BR_CAN_ECR_TXERRCNT(x) (HW_CAN_ECR(x).B.TXERRCNT)</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define BF_CAN_ECR_TXERRCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ECR_TXERRCNT) &amp; BM_CAN_ECR_TXERRCNT)</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define BW_CAN_ECR_TXERRCNT(x, v) (HW_CAN_ECR_WR(x, (HW_CAN_ECR_RD(x) &amp; ~BM_CAN_ECR_TXERRCNT) | BF_CAN_ECR_TXERRCNT(v)))</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define BP_CAN_ECR_RXERRCNT  (8U)          </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define BM_CAN_ECR_RXERRCNT  (0x0000FF00U) </span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define BS_CAN_ECR_RXERRCNT  (8U)          </span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define BR_CAN_ECR_RXERRCNT(x) (HW_CAN_ECR(x).B.RXERRCNT)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define BF_CAN_ECR_RXERRCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ECR_RXERRCNT) &amp; BM_CAN_ECR_RXERRCNT)</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define BW_CAN_ECR_RXERRCNT(x, v) (HW_CAN_ECR_WR(x, (HW_CAN_ECR_RD(x) &amp; ~BM_CAN_ECR_RXERRCNT) | BF_CAN_ECR_RXERRCNT(v)))</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment"> * HW_CAN_ESR1 - Error and Status 1 register</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="union__hw__can__esr1.html"> 1644</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__esr1.html">_hw_can_esr1</a></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;{</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    uint32_t U;</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html"> 1647</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html">_hw_can_esr1_bitfields</a></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    {</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#af22efeca0789da9a46947084175f9d2e"> 1649</a></span>&#160;        uint32_t WAKINT : 1;           </div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a8e27f92e5c072273a0a510ce65bfd703"> 1650</a></span>&#160;        uint32_t ERRINT : 1;           </div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a704fb456f255686bf4bac33249747e39"> 1651</a></span>&#160;        uint32_t BOFFINT : 1;          </div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#aeec6fc0114b6c72a218fad63d47f1e59"> 1652</a></span>&#160;        uint32_t RX : 1;               </div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a512e48d3fa0df0df9bed93532473d2b6"> 1653</a></span>&#160;        uint32_t FLTCONF : 2;          </div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a860c19cb8170407bbeaad62dac9d7849"> 1654</a></span>&#160;        uint32_t TX : 1;               </div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a29e60f0fa2e201d7b4bccba13fb92568"> 1655</a></span>&#160;        uint32_t IDLE : 1;             </div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a13a042dab7d53725d9dafea386492918"> 1656</a></span>&#160;        uint32_t RXWRN : 1;            </div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#ab54299ef7bafabf9d29b4d4efac3ea7e"> 1657</a></span>&#160;        uint32_t TXWRN : 1;            </div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a1d672586efd2f4c94f066987ea75ddd4"> 1658</a></span>&#160;        uint32_t STFERR : 1;           </div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#ade9fd8c60c04cef9b635a2fca970e92c"> 1659</a></span>&#160;        uint32_t FRMERR : 1;           </div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#abbb192c8e4563848471b13b5c8a13925"> 1660</a></span>&#160;        uint32_t CRCERR : 1;           </div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a0979bc418b9b791209a329ab55947766"> 1661</a></span>&#160;        uint32_t ACKERR : 1;           </div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a113045bbe4843cf4db39b8886c830b6a"> 1662</a></span>&#160;        uint32_t BIT0ERR : 1;          </div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a0238ff75694962b26bd20b209af13da4"> 1663</a></span>&#160;        uint32_t BIT1ERR : 1;          </div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a43b4c7add8a680ce04080fdd852bb4a8"> 1664</a></span>&#160;        uint32_t RWRNINT : 1;          </div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#af430dc8fc1a1426fe5068ffa1efe6e51"> 1665</a></span>&#160;        uint32_t TWRNINT : 1;          </div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#a4c3f7880aac48cae2ec19b2b11603b2c"> 1666</a></span>&#160;        uint32_t SYNCH : 1;            </div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html#ad73cfab1f04284524bf6566ef1c9a46d"> 1667</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 13;       </div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    } B;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;} <a class="code" href="union__hw__can__esr1.html">hw_can_esr1_t</a>;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_ADDR(x)      ((x) + 0x20U)</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1(x)           (*(__IO hw_can_esr1_t *) HW_CAN_ESR1_ADDR(x))</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_RD(x)        (HW_CAN_ESR1(x).U)</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_WR(x, v)     (HW_CAN_ESR1(x).U = (v))</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_SET(x, v)    (HW_CAN_ESR1_WR(x, HW_CAN_ESR1_RD(x) |  (v)))</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_CLR(x, v)    (HW_CAN_ESR1_WR(x, HW_CAN_ESR1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define HW_CAN_ESR1_TOG(x, v)    (HW_CAN_ESR1_WR(x, HW_CAN_ESR1_RD(x) ^  (v)))</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ESR1 bitfields</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_WAKINT   (0U)          </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_WAKINT   (0x00000001U) </span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_WAKINT   (1U)          </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_WAKINT(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_WAKINT))</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BF_CAN_ESR1_WAKINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ESR1_WAKINT) &amp; BM_CAN_ESR1_WAKINT)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BW_CAN_ESR1_WAKINT(x, v) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_WAKINT) = (v))</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_ERRINT   (1U)          </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_ERRINT   (0x00000002U) </span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_ERRINT   (1U)          </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_ERRINT(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_ERRINT))</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define BF_CAN_ESR1_ERRINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ESR1_ERRINT) &amp; BM_CAN_ESR1_ERRINT)</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define BW_CAN_ESR1_ERRINT(x, v) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_ERRINT) = (v))</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_BOFFINT  (2U)          </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_BOFFINT  (0x00000004U) </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_BOFFINT  (1U)          </span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_BOFFINT(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_BOFFINT))</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define BF_CAN_ESR1_BOFFINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ESR1_BOFFINT) &amp; BM_CAN_ESR1_BOFFINT)</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define BW_CAN_ESR1_BOFFINT(x, v) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_BOFFINT) = (v))</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_RX       (3U)          </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_RX       (0x00000008U) </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_RX       (1U)          </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_RX(x)    (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_RX))</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_FLTCONF  (4U)          </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_FLTCONF  (0x00000030U) </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_FLTCONF  (2U)          </span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_FLTCONF(x) (HW_CAN_ESR1(x).B.FLTCONF)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_TX       (6U)          </span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_TX       (0x00000040U) </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_TX       (1U)          </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_TX(x)    (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_TX))</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_IDLE     (7U)          </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_IDLE     (0x00000080U) </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_IDLE     (1U)          </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_IDLE(x)  (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_IDLE))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_RXWRN    (8U)          </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_RXWRN    (0x00000100U) </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_RXWRN    (1U)          </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_RXWRN(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_RXWRN))</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_TXWRN    (9U)          </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_TXWRN    (0x00000200U) </span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_TXWRN    (1U)          </span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_TXWRN(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_TXWRN))</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_STFERR   (10U)         </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_STFERR   (0x00000400U) </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_STFERR   (1U)          </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_STFERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_STFERR))</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_FRMERR   (11U)         </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_FRMERR   (0x00000800U) </span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_FRMERR   (1U)          </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_FRMERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_FRMERR))</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_CRCERR   (12U)         </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_CRCERR   (0x00001000U) </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_CRCERR   (1U)          </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_CRCERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_CRCERR))</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_ACKERR   (13U)         </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_ACKERR   (0x00002000U) </span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_ACKERR   (1U)          </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_ACKERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_ACKERR))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_BIT0ERR  (14U)         </span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_BIT0ERR  (0x00004000U) </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_BIT0ERR  (1U)          </span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_BIT0ERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_BIT0ERR))</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_BIT1ERR  (15U)         </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_BIT1ERR  (0x00008000U) </span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_BIT1ERR  (1U)          </span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_BIT1ERR(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_BIT1ERR))</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_RWRNINT  (16U)         </span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_RWRNINT  (0x00010000U) </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_RWRNINT  (1U)          </span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_RWRNINT(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_RWRNINT))</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define BF_CAN_ESR1_RWRNINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ESR1_RWRNINT) &amp; BM_CAN_ESR1_RWRNINT)</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define BW_CAN_ESR1_RWRNINT(x, v) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_RWRNINT) = (v))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_TWRNINT  (17U)         </span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_TWRNINT  (0x00020000U) </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_TWRNINT  (1U)          </span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_TWRNINT(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_TWRNINT))</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define BF_CAN_ESR1_TWRNINT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_ESR1_TWRNINT) &amp; BM_CAN_ESR1_TWRNINT)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define BW_CAN_ESR1_TWRNINT(x, v) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_TWRNINT) = (v))</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BP_CAN_ESR1_SYNCH    (18U)         </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define BM_CAN_ESR1_SYNCH    (0x00040000U) </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define BS_CAN_ESR1_SYNCH    (1U)          </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define BR_CAN_ESR1_SYNCH(x) (BITBAND_ACCESS32(HW_CAN_ESR1_ADDR(x), BP_CAN_ESR1_SYNCH))</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment"> * HW_CAN_IMASK1 - Interrupt Masks 1 register</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="union__hw__can__imask1.html"> 2104</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__imask1.html">_hw_can_imask1</a></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;{</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    uint32_t U;</div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields.html"> 2107</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields.html">_hw_can_imask1_bitfields</a></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    {</div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields.html#a90c99e0484cd04fbad87cfb907761097"> 2109</a></span>&#160;        uint32_t BUFLM : 32;           </div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    } B;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;} <a class="code" href="union__hw__can__imask1.html">hw_can_imask1_t</a>;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_ADDR(x)    ((x) + 0x28U)</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1(x)         (*(__IO hw_can_imask1_t *) HW_CAN_IMASK1_ADDR(x))</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_RD(x)      (HW_CAN_IMASK1(x).U)</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_WR(x, v)   (HW_CAN_IMASK1(x).U = (v))</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_SET(x, v)  (HW_CAN_IMASK1_WR(x, HW_CAN_IMASK1_RD(x) |  (v)))</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_CLR(x, v)  (HW_CAN_IMASK1_WR(x, HW_CAN_IMASK1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define HW_CAN_IMASK1_TOG(x, v)  (HW_CAN_IMASK1_WR(x, HW_CAN_IMASK1_RD(x) ^  (v)))</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_IMASK1 bitfields</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define BP_CAN_IMASK1_BUFLM  (0U)          </span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define BM_CAN_IMASK1_BUFLM  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define BS_CAN_IMASK1_BUFLM  (32U)         </span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define BR_CAN_IMASK1_BUFLM(x) (HW_CAN_IMASK1(x).U)</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define BF_CAN_IMASK1_BUFLM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IMASK1_BUFLM) &amp; BM_CAN_IMASK1_BUFLM)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define BW_CAN_IMASK1_BUFLM(x, v) (HW_CAN_IMASK1_WR(x, v))</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment"> * HW_CAN_IFLAG1 - Interrupt Flags 1 register</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="union__hw__can__iflag1.html"> 2185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__iflag1.html">_hw_can_iflag1</a></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;{</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    uint32_t U;</div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html"> 2188</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html">_hw_can_iflag1_bitfields</a></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    {</div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#ac49a5c5a50a13bf40cc8b0994a51e421"> 2190</a></span>&#160;        uint32_t BUF0I : 1;            </div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#a2e61d0e5e4c1a77b679376b7a72b6e86"> 2191</a></span>&#160;        uint32_t BUF4TO1I : 4;         </div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#aac642d250aea73cc3b99a668944d2419"> 2193</a></span>&#160;        uint32_t BUF5I : 1;            </div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#a9b41e9b95be928618997853b5f8d5b04"> 2195</a></span>&#160;        uint32_t BUF6I : 1;            </div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#a298c0f09857f0b8352efe33fad5b69e8"> 2197</a></span>&#160;        uint32_t BUF7I : 1;            </div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html#a3dc18c4d7a88c50830f99c0a7193aab1"> 2199</a></span>&#160;        uint32_t BUF31TO8I : 24;       </div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    } B;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;} <a class="code" href="union__hw__can__iflag1.html">hw_can_iflag1_t</a>;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_ADDR(x)    ((x) + 0x30U)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1(x)         (*(__IO hw_can_iflag1_t *) HW_CAN_IFLAG1_ADDR(x))</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_RD(x)      (HW_CAN_IFLAG1(x).U)</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_WR(x, v)   (HW_CAN_IFLAG1(x).U = (v))</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_SET(x, v)  (HW_CAN_IFLAG1_WR(x, HW_CAN_IFLAG1_RD(x) |  (v)))</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_CLR(x, v)  (HW_CAN_IFLAG1_WR(x, HW_CAN_IFLAG1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define HW_CAN_IFLAG1_TOG(x, v)  (HW_CAN_IFLAG1_WR(x, HW_CAN_IFLAG1_RD(x) ^  (v)))</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_IFLAG1 bitfields</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF0I  (0U)          </span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF0I  (0x00000001U) </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF0I  (1U)          </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF0I(x) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF0I))</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF0I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF0I) &amp; BM_CAN_IFLAG1_BUF0I)</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF0I(x, v) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF0I) = (v))</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF4TO1I (1U)        </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF4TO1I (0x0000001EU) </span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF4TO1I (4U)        </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF4TO1I(x) (HW_CAN_IFLAG1(x).B.BUF4TO1I)</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF4TO1I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF4TO1I) &amp; BM_CAN_IFLAG1_BUF4TO1I)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF4TO1I(x, v) (HW_CAN_IFLAG1_WR(x, (HW_CAN_IFLAG1_RD(x) &amp; ~BM_CAN_IFLAG1_BUF4TO1I) | BF_CAN_IFLAG1_BUF4TO1I(v)))</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF5I  (5U)          </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF5I  (0x00000020U) </span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF5I  (1U)          </span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF5I(x) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF5I))</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF5I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF5I) &amp; BM_CAN_IFLAG1_BUF5I)</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF5I(x, v) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF5I) = (v))</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF6I  (6U)          </span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF6I  (0x00000040U) </span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF6I  (1U)          </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF6I(x) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF6I))</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF6I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF6I) &amp; BM_CAN_IFLAG1_BUF6I)</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF6I(x, v) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF6I) = (v))</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF7I  (7U)          </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF7I  (0x00000080U) </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF7I  (1U)          </span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF7I(x) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF7I))</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF7I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF7I) &amp; BM_CAN_IFLAG1_BUF7I)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF7I(x, v) (BITBAND_ACCESS32(HW_CAN_IFLAG1_ADDR(x), BP_CAN_IFLAG1_BUF7I) = (v))</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define BP_CAN_IFLAG1_BUF31TO8I (8U)       </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define BM_CAN_IFLAG1_BUF31TO8I (0xFFFFFF00U) </span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define BS_CAN_IFLAG1_BUF31TO8I (24U)      </span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define BR_CAN_IFLAG1_BUF31TO8I(x) (HW_CAN_IFLAG1(x).B.BUF31TO8I)</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define BF_CAN_IFLAG1_BUF31TO8I(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IFLAG1_BUF31TO8I) &amp; BM_CAN_IFLAG1_BUF31TO8I)</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define BW_CAN_IFLAG1_BUF31TO8I(x, v) (HW_CAN_IFLAG1_WR(x, (HW_CAN_IFLAG1_RD(x) &amp; ~BM_CAN_IFLAG1_BUF31TO8I) | BF_CAN_IFLAG1_BUF31TO8I(v)))</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment"> * HW_CAN_CTRL2 - Control 2 register</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="union__hw__can__ctrl2.html"> 2413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__ctrl2.html">_hw_can_ctrl2</a></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;{</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    uint32_t U;</div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html"> 2416</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html">_hw_can_ctrl2_bitfields</a></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    {</div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#a69d5ee6eef1852634e07131c19af9981"> 2418</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 16;       </div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#a14df1f794a170f691ad2a632a69f0b2b"> 2419</a></span>&#160;        uint32_t EACEN : 1;            </div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#abdff7fad0c0ac144a42f0373245a6f1a"> 2421</a></span>&#160;        uint32_t RRS : 1;              </div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#adecb4fe09881284c82131b2dea3c6f4d"> 2422</a></span>&#160;        uint32_t MRP : 1;              </div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#a6f1fcd1cf1a9c9b6d2e520b642e832b3"> 2423</a></span>&#160;        uint32_t TASD : 5;             </div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#aace80b567a6be1b0a96ddf89e0dbf503"> 2424</a></span>&#160;        uint32_t RFFN : 4;             </div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#af07bdaf9c52dad5f9d1401e046cf6adb"> 2425</a></span>&#160;        uint32_t WRMFRZ : 1;           </div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html#a2825eb4c03ffd0c27d08b2281483c79b"> 2427</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">RESERVED1</a> : 3;        </div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    } B;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;} <a class="code" href="union__hw__can__ctrl2.html">hw_can_ctrl2_t</a>;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_ADDR(x)     ((x) + 0x34U)</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2(x)          (*(__IO hw_can_ctrl2_t *) HW_CAN_CTRL2_ADDR(x))</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_RD(x)       (HW_CAN_CTRL2(x).U)</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_WR(x, v)    (HW_CAN_CTRL2(x).U = (v))</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_SET(x, v)   (HW_CAN_CTRL2_WR(x, HW_CAN_CTRL2_RD(x) |  (v)))</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_CLR(x, v)   (HW_CAN_CTRL2_WR(x, HW_CAN_CTRL2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define HW_CAN_CTRL2_TOG(x, v)   (HW_CAN_CTRL2_WR(x, HW_CAN_CTRL2_RD(x) ^  (v)))</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CTRL2 bitfields</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_EACEN   (16U)         </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_EACEN   (0x00010000U) </span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_EACEN   (1U)          </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_EACEN(x) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_EACEN))</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_EACEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_EACEN) &amp; BM_CAN_CTRL2_EACEN)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_EACEN(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_EACEN) = (v))</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_RRS     (17U)         </span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_RRS     (0x00020000U) </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_RRS     (1U)          </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_RRS(x)  (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_RRS))</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_RRS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_RRS) &amp; BM_CAN_CTRL2_RRS)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_RRS(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_RRS) = (v))</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_MRP     (18U)         </span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_MRP     (0x00040000U) </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_MRP     (1U)          </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_MRP(x)  (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_MRP))</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_MRP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_MRP) &amp; BM_CAN_CTRL2_MRP)</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_MRP(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_MRP) = (v))</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_TASD    (19U)         </span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_TASD    (0x00F80000U) </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_TASD    (5U)          </span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_TASD(x) (HW_CAN_CTRL2(x).B.TASD)</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_TASD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_TASD) &amp; BM_CAN_CTRL2_TASD)</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_TASD(x, v) (HW_CAN_CTRL2_WR(x, (HW_CAN_CTRL2_RD(x) &amp; ~BM_CAN_CTRL2_TASD) | BF_CAN_CTRL2_TASD(v)))</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_RFFN    (24U)         </span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_RFFN    (0x0F000000U) </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_RFFN    (4U)          </span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_RFFN(x) (HW_CAN_CTRL2(x).B.RFFN)</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_RFFN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_RFFN) &amp; BM_CAN_CTRL2_RFFN)</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_RFFN(x, v) (HW_CAN_CTRL2_WR(x, (HW_CAN_CTRL2_RD(x) &amp; ~BM_CAN_CTRL2_RFFN) | BF_CAN_CTRL2_RFFN(v)))</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define BP_CAN_CTRL2_WRMFRZ  (28U)         </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define BM_CAN_CTRL2_WRMFRZ  (0x10000000U) </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define BS_CAN_CTRL2_WRMFRZ  (1U)          </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define BR_CAN_CTRL2_WRMFRZ(x) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_WRMFRZ))</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define BF_CAN_CTRL2_WRMFRZ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CTRL2_WRMFRZ) &amp; BM_CAN_CTRL2_WRMFRZ)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define BW_CAN_CTRL2_WRMFRZ(x, v) (BITBAND_ACCESS32(HW_CAN_CTRL2_ADDR(x), BP_CAN_CTRL2_WRMFRZ) = (v))</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"> * HW_CAN_ESR2 - Error and Status 2 register</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="union__hw__can__esr2.html"> 2670</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__esr2.html">_hw_can_esr2</a></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;{</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    uint32_t U;</div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html"> 2673</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html">_hw_can_esr2_bitfields</a></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    {</div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#af476f48f1a4b11775249117e72759774"> 2675</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 13;       </div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#abf25835c1405dd32782c6b32f68b21b5"> 2676</a></span>&#160;        uint32_t IMB : 1;              </div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#ae7b53c722f5e368123bec5dc4db08ef4"> 2677</a></span>&#160;        uint32_t VPS : 1;              </div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#a915d205d6d60f2305845046b95fe1f60"> 2678</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">RESERVED1</a> : 1;        </div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#a06727fa722383e813c06269b7661dabe"> 2679</a></span>&#160;        uint32_t LPTM : 7;             </div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html#ae436f020c6728eafe23c59a92f0869e2"> 2680</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a5daab44817b6174ecf02ae820cdebf7f">RESERVED2</a> : 9;        </div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    } B;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;} <a class="code" href="union__hw__can__esr2.html">hw_can_esr2_t</a>;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define HW_CAN_ESR2_ADDR(x)      ((x) + 0x38U)</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define HW_CAN_ESR2(x)           (*(__I hw_can_esr2_t *) HW_CAN_ESR2_ADDR(x))</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define HW_CAN_ESR2_RD(x)        (HW_CAN_ESR2(x).U)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ESR2 bitfields</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define BP_CAN_ESR2_IMB      (13U)         </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define BM_CAN_ESR2_IMB      (0x00002000U) </span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define BS_CAN_ESR2_IMB      (1U)          </span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define BR_CAN_ESR2_IMB(x)   (BITBAND_ACCESS32(HW_CAN_ESR2_ADDR(x), BP_CAN_ESR2_IMB))</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define BP_CAN_ESR2_VPS      (14U)         </span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define BM_CAN_ESR2_VPS      (0x00004000U) </span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define BS_CAN_ESR2_VPS      (1U)          </span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define BR_CAN_ESR2_VPS(x)   (BITBAND_ACCESS32(HW_CAN_ESR2_ADDR(x), BP_CAN_ESR2_VPS))</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define BP_CAN_ESR2_LPTM     (16U)         </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define BM_CAN_ESR2_LPTM     (0x007F0000U) </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define BS_CAN_ESR2_LPTM     (7U)          </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define BR_CAN_ESR2_LPTM(x)  (HW_CAN_ESR2(x).B.LPTM)</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"> * HW_CAN_CRCR - CRC Register</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="union__hw__can__crcr.html"> 2785</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__crcr.html">_hw_can_crcr</a></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;{</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    uint32_t U;</div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html"> 2788</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html">_hw_can_crcr_bitfields</a></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    {</div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html#a352d6e51531b5556145851a5b8ace882"> 2790</a></span>&#160;        uint32_t TXCRC : 15;           </div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html#a9a327a8fca2ca46365c1ee8912e015b1"> 2791</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 1;        </div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html#a74286e1b6f2ecf0cd7411995ecf4b6b3"> 2792</a></span>&#160;        uint32_t MBCRC : 7;            </div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html#aac01c4a32eff6b4413693fd0fd6580be"> 2793</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">RESERVED1</a> : 9;        </div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    } B;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;} <a class="code" href="union__hw__can__crcr.html">hw_can_crcr_t</a>;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define HW_CAN_CRCR_ADDR(x)      ((x) + 0x44U)</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define HW_CAN_CRCR(x)           (*(__I hw_can_crcr_t *) HW_CAN_CRCR_ADDR(x))</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define HW_CAN_CRCR_RD(x)        (HW_CAN_CRCR(x).U)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CRCR bitfields</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define BP_CAN_CRCR_TXCRC    (0U)          </span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define BM_CAN_CRCR_TXCRC    (0x00007FFFU) </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define BS_CAN_CRCR_TXCRC    (15U)         </span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define BR_CAN_CRCR_TXCRC(x) (HW_CAN_CRCR(x).B.TXCRC)</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define BP_CAN_CRCR_MBCRC    (16U)         </span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define BM_CAN_CRCR_MBCRC    (0x007F0000U) </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define BS_CAN_CRCR_MBCRC    (7U)          </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define BR_CAN_CRCR_MBCRC(x) (HW_CAN_CRCR(x).B.MBCRC)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment"> * HW_CAN_RXFGMASK - Rx FIFO Global Mask register</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="union__hw__can__rxfgmask.html"> 2855</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rxfgmask.html">_hw_can_rxfgmask</a></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;{</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    uint32_t U;</div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields.html"> 2858</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields.html">_hw_can_rxfgmask_bitfields</a></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    {</div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields.html#a0421fd7bc6b621363e5e512dc732c492"> 2860</a></span>&#160;        uint32_t FGM : 32;             </div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;    } B;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;} <a class="code" href="union__hw__can__rxfgmask.html">hw_can_rxfgmask_t</a>;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_ADDR(x)  ((x) + 0x48U)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK(x)       (*(__IO hw_can_rxfgmask_t *) HW_CAN_RXFGMASK_ADDR(x))</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_RD(x)    (HW_CAN_RXFGMASK(x).U)</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_WR(x, v) (HW_CAN_RXFGMASK(x).U = (v))</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_SET(x, v) (HW_CAN_RXFGMASK_WR(x, HW_CAN_RXFGMASK_RD(x) |  (v)))</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_CLR(x, v) (HW_CAN_RXFGMASK_WR(x, HW_CAN_RXFGMASK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define HW_CAN_RXFGMASK_TOG(x, v) (HW_CAN_RXFGMASK_WR(x, HW_CAN_RXFGMASK_RD(x) ^  (v)))</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RXFGMASK bitfields</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define BP_CAN_RXFGMASK_FGM  (0U)          </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define BM_CAN_RXFGMASK_FGM  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define BS_CAN_RXFGMASK_FGM  (32U)         </span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define BR_CAN_RXFGMASK_FGM(x) (HW_CAN_RXFGMASK(x).U)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define BF_CAN_RXFGMASK_FGM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_RXFGMASK_FGM) &amp; BM_CAN_RXFGMASK_FGM)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define BW_CAN_RXFGMASK_FGM(x, v) (HW_CAN_RXFGMASK_WR(x, v))</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment"> * HW_CAN_RXFIR - Rx FIFO Information Register</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="union__hw__can__rxfir.html"> 2931</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rxfir.html">_hw_can_rxfir</a></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;{</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    uint32_t U;</div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html"> 2934</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html">_hw_can_rxfir_bitfields</a></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    {</div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html#ad2625be0dfb167d2dbc3a6917bbd3166"> 2936</a></span>&#160;        uint32_t IDHIT : 9;            </div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html#a785dc57554ca5fef23014add10eeaf10"> 2938</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 23;       </div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;    } B;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;} <a class="code" href="union__hw__can__rxfir.html">hw_can_rxfir_t</a>;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define HW_CAN_RXFIR_ADDR(x)     ((x) + 0x4CU)</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define HW_CAN_RXFIR(x)          (*(__I hw_can_rxfir_t *) HW_CAN_RXFIR_ADDR(x))</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define HW_CAN_RXFIR_RD(x)       (HW_CAN_RXFIR(x).U)</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RXFIR bitfields</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define BP_CAN_RXFIR_IDHIT   (0U)          </span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define BM_CAN_RXFIR_IDHIT   (0x000001FFU) </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define BS_CAN_RXFIR_IDHIT   (9U)          </span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define BR_CAN_RXFIR_IDHIT(x) (HW_CAN_RXFIR(x).B.IDHIT)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"> * HW_CAN_CSn - Message Buffer 0 CS Register</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="union__hw__can__csn.html"> 2983</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__csn.html">_hw_can_csn</a></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;{</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    uint32_t U;</div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html"> 2986</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html">_hw_can_csn_bitfields</a></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    {</div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#ac32fbe6cd02d09d7cd03b040f9ae8195"> 2988</a></span>&#160;        uint32_t TIME_STAMP : 16;      </div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#a3f53bbb3dd0e5074fedee57c1801786e"> 2992</a></span>&#160;        uint32_t DLC : 4;              </div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#a491cfa45d726cec46bd6de882f406b30"> 2994</a></span>&#160;        uint32_t RTR : 1;              </div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#af4490f3122308210406e02a16914f04e"> 2996</a></span>&#160;        uint32_t IDE : 1;              </div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#ac93774a2aba9efab06305b036c5a2cbc"> 2998</a></span>&#160;        uint32_t SRR : 1;              </div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#a1c6a978e5ff4cceb9be0b84d63b28c08"> 3000</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">RESERVED0</a> : 1;        </div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#afcd3c496df69655b55fbeee2e2544dfb"> 3001</a></span>&#160;        uint32_t CODE : 4;             </div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html#af29c313de890999b15ebaebeb2d563a3"> 3002</a></span>&#160;        uint32_t <a class="code" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">RESERVED1</a> : 4;        </div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    } B;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;} <a class="code" href="union__hw__can__csn.html">hw_can_csn_t</a>;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_COUNT (16U)</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_ADDR(x, n)    ((x) + 0x80U + (0x10U * (n)))</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define HW_CAN_CSn(x, n)         (*(__IO hw_can_csn_t *) HW_CAN_CSn_ADDR(x, n))</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_RD(x, n)      (HW_CAN_CSn(x, n).U)</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_WR(x, n, v)   (HW_CAN_CSn(x, n).U = (v))</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_SET(x, n, v)  (HW_CAN_CSn_WR(x, n, HW_CAN_CSn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_CLR(x, n, v)  (HW_CAN_CSn_WR(x, n, HW_CAN_CSn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define HW_CAN_CSn_TOG(x, n, v)  (HW_CAN_CSn_WR(x, n, HW_CAN_CSn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CSn bitfields</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_TIME_STAMP (0U)         </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_TIME_STAMP (0x0000FFFFU) </span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_TIME_STAMP (16U)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_TIME_STAMP(x, n) (HW_CAN_CSn(x, n).B.TIME_STAMP)</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_TIME_STAMP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_TIME_STAMP) &amp; BM_CAN_CSn_TIME_STAMP)</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_TIME_STAMP(x, n, v) (HW_CAN_CSn_WR(x, n, (HW_CAN_CSn_RD(x, n) &amp; ~BM_CAN_CSn_TIME_STAMP) | BF_CAN_CSn_TIME_STAMP(v)))</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_DLC       (16U)         </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_DLC       (0x000F0000U) </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_DLC       (4U)          </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_DLC(x, n) (HW_CAN_CSn(x, n).B.DLC)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_DLC(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_DLC) &amp; BM_CAN_CSn_DLC)</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_DLC(x, n, v) (HW_CAN_CSn_WR(x, n, (HW_CAN_CSn_RD(x, n) &amp; ~BM_CAN_CSn_DLC) | BF_CAN_CSn_DLC(v)))</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_RTR       (20U)         </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_RTR       (0x00100000U) </span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_RTR       (1U)          </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_RTR(x, n) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_RTR))</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_RTR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_RTR) &amp; BM_CAN_CSn_RTR)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_RTR(x, n, v) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_RTR) = (v))</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_IDE       (21U)         </span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_IDE       (0x00200000U) </span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_IDE       (1U)          </span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_IDE(x, n) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_IDE))</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_IDE(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_IDE) &amp; BM_CAN_CSn_IDE)</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_IDE(x, n, v) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_IDE) = (v))</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_SRR       (22U)         </span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_SRR       (0x00400000U) </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_SRR       (1U)          </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_SRR(x, n) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_SRR))</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_SRR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_SRR) &amp; BM_CAN_CSn_SRR)</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_SRR(x, n, v) (BITBAND_ACCESS32(HW_CAN_CSn_ADDR(x, n), BP_CAN_CSn_SRR) = (v))</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define BP_CAN_CSn_CODE      (24U)         </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define BM_CAN_CSn_CODE      (0x0F000000U) </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BS_CAN_CSn_CODE      (4U)          </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BR_CAN_CSn_CODE(x, n) (HW_CAN_CSn(x, n).B.CODE)</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BF_CAN_CSn_CODE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_CSn_CODE) &amp; BM_CAN_CSn_CODE)</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define BW_CAN_CSn_CODE(x, n, v) (HW_CAN_CSn_WR(x, n, (HW_CAN_CSn_RD(x, n) &amp; ~BM_CAN_CSn_CODE) | BF_CAN_CSn_CODE(v)))</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment"> * HW_CAN_IDn - Message Buffer 0 ID Register</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="union__hw__can__idn.html"> 3142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__idn.html">_hw_can_idn</a></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;{</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;    uint32_t U;</div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html"> 3145</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html">_hw_can_idn_bitfields</a></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;    {</div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html#ad0c36c721f92ffb16416438259382ab8"> 3147</a></span>&#160;        uint32_t EXT : 18;             </div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html#ac2fdcabce14c724133528a033da25390"> 3149</a></span>&#160;        uint32_t STD : 11;             </div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html#a6e38ea9c0282c7080cb681bdef48e4c3"> 3151</a></span>&#160;        uint32_t PRIO : 3;             </div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    } B;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;} <a class="code" href="union__hw__can__idn.html">hw_can_idn_t</a>;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_COUNT (16U)</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_ADDR(x, n)    ((x) + 0x84U + (0x10U * (n)))</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define HW_CAN_IDn(x, n)         (*(__IO hw_can_idn_t *) HW_CAN_IDn_ADDR(x, n))</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_RD(x, n)      (HW_CAN_IDn(x, n).U)</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_WR(x, n, v)   (HW_CAN_IDn(x, n).U = (v))</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_SET(x, n, v)  (HW_CAN_IDn_WR(x, n, HW_CAN_IDn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_CLR(x, n, v)  (HW_CAN_IDn_WR(x, n, HW_CAN_IDn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define HW_CAN_IDn_TOG(x, n, v)  (HW_CAN_IDn_WR(x, n, HW_CAN_IDn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_IDn bitfields</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define BP_CAN_IDn_EXT       (0U)          </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define BM_CAN_IDn_EXT       (0x0003FFFFU) </span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define BS_CAN_IDn_EXT       (18U)         </span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define BR_CAN_IDn_EXT(x, n) (HW_CAN_IDn(x, n).B.EXT)</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define BF_CAN_IDn_EXT(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IDn_EXT) &amp; BM_CAN_IDn_EXT)</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define BW_CAN_IDn_EXT(x, n, v) (HW_CAN_IDn_WR(x, n, (HW_CAN_IDn_RD(x, n) &amp; ~BM_CAN_IDn_EXT) | BF_CAN_IDn_EXT(v)))</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define BP_CAN_IDn_STD       (18U)         </span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define BM_CAN_IDn_STD       (0x1FFC0000U) </span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define BS_CAN_IDn_STD       (11U)         </span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define BR_CAN_IDn_STD(x, n) (HW_CAN_IDn(x, n).B.STD)</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define BF_CAN_IDn_STD(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IDn_STD) &amp; BM_CAN_IDn_STD)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define BW_CAN_IDn_STD(x, n, v) (HW_CAN_IDn_WR(x, n, (HW_CAN_IDn_RD(x, n) &amp; ~BM_CAN_IDn_STD) | BF_CAN_IDn_STD(v)))</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define BP_CAN_IDn_PRIO      (29U)         </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define BM_CAN_IDn_PRIO      (0xE0000000U) </span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define BS_CAN_IDn_PRIO      (3U)          </span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define BR_CAN_IDn_PRIO(x, n) (HW_CAN_IDn(x, n).B.PRIO)</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define BF_CAN_IDn_PRIO(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_IDn_PRIO) &amp; BM_CAN_IDn_PRIO)</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define BW_CAN_IDn_PRIO(x, n, v) (HW_CAN_IDn_WR(x, n, (HW_CAN_IDn_RD(x, n) &amp; ~BM_CAN_IDn_PRIO) | BF_CAN_IDn_PRIO(v)))</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"> * HW_CAN_WORD0n - Message Buffer 0 WORD0 Register</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="union__hw__can__word0n.html"> 3240</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__word0n.html">_hw_can_word0n</a></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;{</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    uint32_t U;</div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html"> 3243</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html">_hw_can_word0n_bitfields</a></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    {</div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html#aeb0a1f388379469f4cdf88758c406421"> 3245</a></span>&#160;        uint32_t DATA_BYTE_3 : 8;      </div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html#ab0335597c49a2dec00d7af030d668eda"> 3246</a></span>&#160;        uint32_t DATA_BYTE_2 : 8;      </div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html#a1e6f88a511009a0fb1879f55eb04d472"> 3247</a></span>&#160;        uint32_t DATA_BYTE_1 : 8;      </div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html#a36a530af3ea56cadb66206340ea11887"> 3248</a></span>&#160;        uint32_t DATA_BYTE_0 : 8;      </div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;    } B;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;} <a class="code" href="union__hw__can__word0n.html">hw_can_word0n_t</a>;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_COUNT (16U)</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_ADDR(x, n) ((x) + 0x88U + (0x10U * (n)))</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n(x, n)      (*(__IO hw_can_word0n_t *) HW_CAN_WORD0n_ADDR(x, n))</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_RD(x, n)   (HW_CAN_WORD0n(x, n).U)</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_WR(x, n, v) (HW_CAN_WORD0n(x, n).U = (v))</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_SET(x, n, v) (HW_CAN_WORD0n_WR(x, n, HW_CAN_WORD0n_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_CLR(x, n, v) (HW_CAN_WORD0n_WR(x, n, HW_CAN_WORD0n_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define HW_CAN_WORD0n_TOG(x, n, v) (HW_CAN_WORD0n_WR(x, n, HW_CAN_WORD0n_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_WORD0n bitfields</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define BP_CAN_WORD0n_DATA_BYTE_3 (0U)     </span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define BM_CAN_WORD0n_DATA_BYTE_3 (0x000000FFU) </span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define BS_CAN_WORD0n_DATA_BYTE_3 (8U)     </span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define BR_CAN_WORD0n_DATA_BYTE_3(x, n) (HW_CAN_WORD0n(x, n).B.DATA_BYTE_3)</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define BF_CAN_WORD0n_DATA_BYTE_3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD0n_DATA_BYTE_3) &amp; BM_CAN_WORD0n_DATA_BYTE_3)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define BW_CAN_WORD0n_DATA_BYTE_3(x, n, v) (HW_CAN_WORD0n_WR(x, n, (HW_CAN_WORD0n_RD(x, n) &amp; ~BM_CAN_WORD0n_DATA_BYTE_3) | BF_CAN_WORD0n_DATA_BYTE_3(v)))</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define BP_CAN_WORD0n_DATA_BYTE_2 (8U)     </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define BM_CAN_WORD0n_DATA_BYTE_2 (0x0000FF00U) </span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define BS_CAN_WORD0n_DATA_BYTE_2 (8U)     </span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define BR_CAN_WORD0n_DATA_BYTE_2(x, n) (HW_CAN_WORD0n(x, n).B.DATA_BYTE_2)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define BF_CAN_WORD0n_DATA_BYTE_2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD0n_DATA_BYTE_2) &amp; BM_CAN_WORD0n_DATA_BYTE_2)</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define BW_CAN_WORD0n_DATA_BYTE_2(x, n, v) (HW_CAN_WORD0n_WR(x, n, (HW_CAN_WORD0n_RD(x, n) &amp; ~BM_CAN_WORD0n_DATA_BYTE_2) | BF_CAN_WORD0n_DATA_BYTE_2(v)))</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define BP_CAN_WORD0n_DATA_BYTE_1 (16U)    </span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define BM_CAN_WORD0n_DATA_BYTE_1 (0x00FF0000U) </span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define BS_CAN_WORD0n_DATA_BYTE_1 (8U)     </span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define BR_CAN_WORD0n_DATA_BYTE_1(x, n) (HW_CAN_WORD0n(x, n).B.DATA_BYTE_1)</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define BF_CAN_WORD0n_DATA_BYTE_1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD0n_DATA_BYTE_1) &amp; BM_CAN_WORD0n_DATA_BYTE_1)</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define BW_CAN_WORD0n_DATA_BYTE_1(x, n, v) (HW_CAN_WORD0n_WR(x, n, (HW_CAN_WORD0n_RD(x, n) &amp; ~BM_CAN_WORD0n_DATA_BYTE_1) | BF_CAN_WORD0n_DATA_BYTE_1(v)))</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define BP_CAN_WORD0n_DATA_BYTE_0 (24U)    </span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define BM_CAN_WORD0n_DATA_BYTE_0 (0xFF000000U) </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define BS_CAN_WORD0n_DATA_BYTE_0 (8U)     </span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define BR_CAN_WORD0n_DATA_BYTE_0(x, n) (HW_CAN_WORD0n(x, n).B.DATA_BYTE_0)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define BF_CAN_WORD0n_DATA_BYTE_0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD0n_DATA_BYTE_0) &amp; BM_CAN_WORD0n_DATA_BYTE_0)</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define BW_CAN_WORD0n_DATA_BYTE_0(x, n, v) (HW_CAN_WORD0n_WR(x, n, (HW_CAN_WORD0n_RD(x, n) &amp; ~BM_CAN_WORD0n_DATA_BYTE_0) | BF_CAN_WORD0n_DATA_BYTE_0(v)))</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment"> * HW_CAN_WORD1n - Message Buffer 0 WORD1 Register</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="union__hw__can__word1n.html"> 3352</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__word1n.html">_hw_can_word1n</a></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;{</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    uint32_t U;</div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html"> 3355</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html">_hw_can_word1n_bitfields</a></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    {</div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html#a49035321e2d64a6fee53c56a611de830"> 3357</a></span>&#160;        uint32_t DATA_BYTE_7 : 8;      </div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html#af7dc3f0293c09eb1f11f713586be093b"> 3358</a></span>&#160;        uint32_t DATA_BYTE_6 : 8;      </div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html#a7159506bec03630c25d1360d999be5e9"> 3359</a></span>&#160;        uint32_t DATA_BYTE_5 : 8;      </div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html#a66772774fa17bd05dff7fde2e46783fd"> 3360</a></span>&#160;        uint32_t DATA_BYTE_4 : 8;      </div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;    } B;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;} <a class="code" href="union__hw__can__word1n.html">hw_can_word1n_t</a>;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_COUNT (16U)</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_ADDR(x, n) ((x) + 0x8CU + (0x10U * (n)))</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n(x, n)      (*(__IO hw_can_word1n_t *) HW_CAN_WORD1n_ADDR(x, n))</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_RD(x, n)   (HW_CAN_WORD1n(x, n).U)</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_WR(x, n, v) (HW_CAN_WORD1n(x, n).U = (v))</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_SET(x, n, v) (HW_CAN_WORD1n_WR(x, n, HW_CAN_WORD1n_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_CLR(x, n, v) (HW_CAN_WORD1n_WR(x, n, HW_CAN_WORD1n_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define HW_CAN_WORD1n_TOG(x, n, v) (HW_CAN_WORD1n_WR(x, n, HW_CAN_WORD1n_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_WORD1n bitfields</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define BP_CAN_WORD1n_DATA_BYTE_7 (0U)     </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define BM_CAN_WORD1n_DATA_BYTE_7 (0x000000FFU) </span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define BS_CAN_WORD1n_DATA_BYTE_7 (8U)     </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define BR_CAN_WORD1n_DATA_BYTE_7(x, n) (HW_CAN_WORD1n(x, n).B.DATA_BYTE_7)</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define BF_CAN_WORD1n_DATA_BYTE_7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD1n_DATA_BYTE_7) &amp; BM_CAN_WORD1n_DATA_BYTE_7)</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define BW_CAN_WORD1n_DATA_BYTE_7(x, n, v) (HW_CAN_WORD1n_WR(x, n, (HW_CAN_WORD1n_RD(x, n) &amp; ~BM_CAN_WORD1n_DATA_BYTE_7) | BF_CAN_WORD1n_DATA_BYTE_7(v)))</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define BP_CAN_WORD1n_DATA_BYTE_6 (8U)     </span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define BM_CAN_WORD1n_DATA_BYTE_6 (0x0000FF00U) </span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define BS_CAN_WORD1n_DATA_BYTE_6 (8U)     </span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define BR_CAN_WORD1n_DATA_BYTE_6(x, n) (HW_CAN_WORD1n(x, n).B.DATA_BYTE_6)</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define BF_CAN_WORD1n_DATA_BYTE_6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD1n_DATA_BYTE_6) &amp; BM_CAN_WORD1n_DATA_BYTE_6)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define BW_CAN_WORD1n_DATA_BYTE_6(x, n, v) (HW_CAN_WORD1n_WR(x, n, (HW_CAN_WORD1n_RD(x, n) &amp; ~BM_CAN_WORD1n_DATA_BYTE_6) | BF_CAN_WORD1n_DATA_BYTE_6(v)))</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define BP_CAN_WORD1n_DATA_BYTE_5 (16U)    </span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define BM_CAN_WORD1n_DATA_BYTE_5 (0x00FF0000U) </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define BS_CAN_WORD1n_DATA_BYTE_5 (8U)     </span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define BR_CAN_WORD1n_DATA_BYTE_5(x, n) (HW_CAN_WORD1n(x, n).B.DATA_BYTE_5)</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define BF_CAN_WORD1n_DATA_BYTE_5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD1n_DATA_BYTE_5) &amp; BM_CAN_WORD1n_DATA_BYTE_5)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define BW_CAN_WORD1n_DATA_BYTE_5(x, n, v) (HW_CAN_WORD1n_WR(x, n, (HW_CAN_WORD1n_RD(x, n) &amp; ~BM_CAN_WORD1n_DATA_BYTE_5) | BF_CAN_WORD1n_DATA_BYTE_5(v)))</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define BP_CAN_WORD1n_DATA_BYTE_4 (24U)    </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define BM_CAN_WORD1n_DATA_BYTE_4 (0xFF000000U) </span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define BS_CAN_WORD1n_DATA_BYTE_4 (8U)     </span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define BR_CAN_WORD1n_DATA_BYTE_4(x, n) (HW_CAN_WORD1n(x, n).B.DATA_BYTE_4)</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define BF_CAN_WORD1n_DATA_BYTE_4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_WORD1n_DATA_BYTE_4) &amp; BM_CAN_WORD1n_DATA_BYTE_4)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define BW_CAN_WORD1n_DATA_BYTE_4(x, n, v) (HW_CAN_WORD1n_WR(x, n, (HW_CAN_WORD1n_RD(x, n) &amp; ~BM_CAN_WORD1n_DATA_BYTE_4) | BF_CAN_WORD1n_DATA_BYTE_4(v)))</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment"> * HW_CAN_RXIMRn - Rx Individual Mask Registers</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="union__hw__can__rximrn.html"> 3476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__can__rximrn.html">_hw_can_rximrn</a></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;{</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    uint32_t U;</div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields.html"> 3479</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields.html">_hw_can_rximrn_bitfields</a></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    {</div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields.html#ab5a9691cc75379a60de6ca1b053a2fc4"> 3481</a></span>&#160;        uint32_t MI : 32;              </div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    } B;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;} <a class="code" href="union__hw__can__rximrn.html">hw_can_rximrn_t</a>;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_COUNT (16U)</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_ADDR(x, n) ((x) + 0x880U + (0x4U * (n)))</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn(x, n)      (*(__IO hw_can_rximrn_t *) HW_CAN_RXIMRn_ADDR(x, n))</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_RD(x, n)   (HW_CAN_RXIMRn(x, n).U)</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_WR(x, n, v) (HW_CAN_RXIMRn(x, n).U = (v))</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_SET(x, n, v) (HW_CAN_RXIMRn_WR(x, n, HW_CAN_RXIMRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_CLR(x, n, v) (HW_CAN_RXIMRn_WR(x, n, HW_CAN_RXIMRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define HW_CAN_RXIMRn_TOG(x, n, v) (HW_CAN_RXIMRn_WR(x, n, HW_CAN_RXIMRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RXIMRn bitfields</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define BP_CAN_RXIMRn_MI     (0U)          </span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define BM_CAN_RXIMRn_MI     (0xFFFFFFFFU) </span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define BS_CAN_RXIMRn_MI     (32U)         </span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define BR_CAN_RXIMRn_MI(x, n) (HW_CAN_RXIMRn(x, n).U)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define BF_CAN_RXIMRn_MI(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAN_RXIMRn_MI) &amp; BM_CAN_RXIMRn_MI)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define BW_CAN_RXIMRn_MI(x, n, v) (HW_CAN_RXIMRn_WR(x, n, v))</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"> * hw_can_t - module struct</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="struct__hw__can.html"> 3539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__can.html">_hw_can</a></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;{</div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="struct__hw__can.html#ad345bf7f830189a8931ef7a35e3c4c84"> 3541</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__mcr.html">hw_can_mcr_t</a> <a class="code" href="struct__hw__can.html#ad345bf7f830189a8931ef7a35e3c4c84">MCR</a>;                 </div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a56cf068b5255a3eafc149c71fe764b2e"> 3542</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__ctrl1.html">hw_can_ctrl1_t</a> <a class="code" href="struct__hw__can.html#a56cf068b5255a3eafc149c71fe764b2e">CTRL1</a>;             </div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a6b9ebca85da0babbf3ce0612d69b4191"> 3543</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__timer.html">hw_can_timer_t</a> <a class="code" href="struct__hw__can.html#a6b9ebca85da0babbf3ce0612d69b4191">TIMER</a>;             </div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    uint8_t _reserved0[4];</div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a0863d976207724fce26cf8b2dfdcc652"> 3545</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__rxmgmask.html">hw_can_rxmgmask_t</a> <a class="code" href="struct__hw__can.html#a0863d976207724fce26cf8b2dfdcc652">RXMGMASK</a>;       </div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a9be3a3a467663dc359125148354404f1"> 3546</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__rx14mask.html">hw_can_rx14mask_t</a> <a class="code" href="struct__hw__can.html#a9be3a3a467663dc359125148354404f1">RX14MASK</a>;       </div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a9c157ca25aa15a09c73fd71084f92308"> 3547</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__rx15mask.html">hw_can_rx15mask_t</a> <a class="code" href="struct__hw__can.html#a9c157ca25aa15a09c73fd71084f92308">RX15MASK</a>;       </div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="struct__hw__can.html#ae5b1470485d8001633bcdaa2cf101954"> 3548</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__ecr.html">hw_can_ecr_t</a> <a class="code" href="struct__hw__can.html#ae5b1470485d8001633bcdaa2cf101954">ECR</a>;                 </div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a15bc587611b8fd680a7aa9f0585fb47c"> 3549</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__esr1.html">hw_can_esr1_t</a> <a class="code" href="struct__hw__can.html#a15bc587611b8fd680a7aa9f0585fb47c">ESR1</a>;               </div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;    uint8_t _reserved1[4];</div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a82c7182b4e5273fd311cb72644d9ac94"> 3551</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__imask1.html">hw_can_imask1_t</a> <a class="code" href="struct__hw__can.html#a82c7182b4e5273fd311cb72644d9ac94">IMASK1</a>;           </div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;    uint8_t _reserved2[4];</div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a5c43e6bb2474470e62f8a831eca221a1"> 3553</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__iflag1.html">hw_can_iflag1_t</a> <a class="code" href="struct__hw__can.html#a5c43e6bb2474470e62f8a831eca221a1">IFLAG1</a>;           </div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a75afb62975bf4676b4a96e33ba3c5482"> 3554</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__ctrl2.html">hw_can_ctrl2_t</a> <a class="code" href="struct__hw__can.html#a75afb62975bf4676b4a96e33ba3c5482">CTRL2</a>;             </div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="struct__hw__can.html#ad525cd05794b16e66980db00bf7f5c19"> 3555</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__can__esr2.html">hw_can_esr2_t</a> <a class="code" href="struct__hw__can.html#ad525cd05794b16e66980db00bf7f5c19">ESR2</a>;                </div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    uint8_t _reserved3[8];</div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="struct__hw__can.html#aa523567824c5b0b939c869d1c07b93fd"> 3557</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__can__crcr.html">hw_can_crcr_t</a> <a class="code" href="struct__hw__can.html#aa523567824c5b0b939c869d1c07b93fd">CRCR</a>;                </div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a5320905a69370953702092a3d896f9a7"> 3558</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__rxfgmask.html">hw_can_rxfgmask_t</a> <a class="code" href="struct__hw__can.html#a5320905a69370953702092a3d896f9a7">RXFGMASK</a>;       </div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a0b99664e454131fb1ae7eb215314796f"> 3559</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__can__rxfir.html">hw_can_rxfir_t</a> <a class="code" href="struct__hw__can.html#a0b99664e454131fb1ae7eb215314796f">RXFIR</a>;              </div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;    uint8_t _reserved4[48];</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="struct__hw__can.html#adb20132822bcc9bad6b15d73e43076fd"> 3562</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__csn.html">hw_can_csn_t</a> <a class="code" href="struct__hw__can.html#adb20132822bcc9bad6b15d73e43076fd">CSn</a>;             </div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a46aae925b14db08160b9b6c9fb4c0029"> 3563</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__idn.html">hw_can_idn_t</a> <a class="code" href="struct__hw__can.html#a46aae925b14db08160b9b6c9fb4c0029">IDn</a>;             </div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="struct__hw__can.html#ac45bd7bae4f7f7c7890ab95b0475b052"> 3564</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__word0n.html">hw_can_word0n_t</a> <a class="code" href="struct__hw__can.html#ac45bd7bae4f7f7c7890ab95b0475b052">WORD0n</a>;       </div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="struct__hw__can.html#a26e15ce0a4341add8e4b48a697b6d45d"> 3565</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__word1n.html">hw_can_word1n_t</a> <a class="code" href="struct__hw__can.html#a26e15ce0a4341add8e4b48a697b6d45d">WORD1n</a>;       </div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    } MB[16];</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;    uint8_t _reserved5[1792];</div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="struct__hw__can.html#ada839c659f3d115d859c15d64e44c8bb"> 3568</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__can__rximrn.html">hw_can_rximrn_t</a> RXIMRn[16];       </div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;} <a class="code" href="struct__hw__can.html">hw_can_t</a>;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define HW_CAN(x)      (*(hw_can_t *)(x))</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_CAN_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a019aeb3605c5a37310850407d2ce8fde"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a019aeb3605c5a37310850407d2ce8fde">_hw_can_mcr::_hw_can_mcr_bitfields::MAXMB</a></div><div class="ttdeci">uint32_t MAXMB</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:135</div></div>
<div class="ttc" id="struct__hw__can_html_ad525cd05794b16e66980db00bf7f5c19"><div class="ttname"><a href="struct__hw__can.html#ad525cd05794b16e66980db00bf7f5c19">_hw_can::ESR2</a></div><div class="ttdeci">__I hw_can_esr2_t ESR2</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3555</div></div>
<div class="ttc" id="union__hw__can__word0n_html"><div class="ttname"><a href="union__hw__can__word0n.html">_hw_can_word0n</a></div><div class="ttdoc">HW_CAN_WORD0n - Message Buffer 0 WORD0 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3240</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ace4dfe5a40a235f7e66f8046132958b5"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ace4dfe5a40a235f7e66f8046132958b5">_hw_can_mcr::_hw_can_mcr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:136</div></div>
<div class="ttc" id="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields_html"><div class="ttname"><a href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html">_hw_can_crcr::_hw_can_crcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2788</div></div>
<div class="ttc" id="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields_html"><div class="ttname"><a href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html">_hw_can_ecr::_hw_can_ecr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1564</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html">_hw_can_mcr::_hw_can_mcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:133</div></div>
<div class="ttc" id="union__hw__can__rx14mask_html"><div class="ttname"><a href="union__hw__can__rx14mask.html">_hw_can_rx14mask</a></div><div class="ttdoc">HW_CAN_RX14MASK - Rx 14 Mask register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1395</div></div>
<div class="ttc" id="struct__hw__can_html_ae5b1470485d8001633bcdaa2cf101954"><div class="ttname"><a href="struct__hw__can.html#ae5b1470485d8001633bcdaa2cf101954">_hw_can::ECR</a></div><div class="ttdeci">__IO hw_can_ecr_t ECR</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3548</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a26cd6004a2193827fec5e8905403f36d"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a26cd6004a2193827fec5e8905403f36d">_hw_can_mcr::_hw_can_mcr_bitfields::RFEN</a></div><div class="ttdeci">uint32_t RFEN</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:155</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_aaa3a4a4ec3527bf4a62c761af38ec71a"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aaa3a4a4ec3527bf4a62c761af38ec71a">_hw_can_mcr::_hw_can_mcr_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:138</div></div>
<div class="ttc" id="struct__hw__can_html_a56cf068b5255a3eafc149c71fe764b2e"><div class="ttname"><a href="struct__hw__can.html#a56cf068b5255a3eafc149c71fe764b2e">_hw_can::CTRL1</a></div><div class="ttdeci">__IO hw_can_ctrl1_t CTRL1</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3542</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a932857adf4ddf2a429927f7e30a406b5"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a932857adf4ddf2a429927f7e30a406b5">_hw_can_mcr::_hw_can_mcr_bitfields::LPMACK</a></div><div class="ttdeci">uint32_t LPMACK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:146</div></div>
<div class="ttc" id="union__hw__can__timer_html"><div class="ttname"><a href="union__hw__can__timer.html">_hw_can_timer</a></div><div class="ttdoc">HW_CAN_TIMER - Free Running Timer (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1254</div></div>
<div class="ttc" id="union__hw__can__idn_html"><div class="ttname"><a href="union__hw__can__idn.html">_hw_can_idn</a></div><div class="ttdoc">HW_CAN_IDn - Message Buffer 0 ID Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3142</div></div>
<div class="ttc" id="struct__hw__can_html_a0863d976207724fce26cf8b2dfdcc652"><div class="ttname"><a href="struct__hw__can.html#a0863d976207724fce26cf8b2dfdcc652">_hw_can::RXMGMASK</a></div><div class="ttdeci">__IO hw_can_rxmgmask_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3545</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a58c6ebe946c66b23f007c42c1cc3b3d8"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a58c6ebe946c66b23f007c42c1cc3b3d8">_hw_can_mcr::_hw_can_mcr_bitfields::MDIS</a></div><div class="ttdeci">uint32_t MDIS</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:157</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a4e1607c011c2017a9eda845e6ae6dcfb"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e1607c011c2017a9eda845e6ae6dcfb">_hw_can_mcr::_hw_can_mcr_bitfields::WAKSRC</a></div><div class="ttdeci">uint32_t WAKSRC</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:145</div></div>
<div class="ttc" id="struct__hw__can_html_a9c157ca25aa15a09c73fd71084f92308"><div class="ttname"><a href="struct__hw__can.html#a9c157ca25aa15a09c73fd71084f92308">_hw_can::RX15MASK</a></div><div class="ttdeci">__IO hw_can_rx15mask_t RX15MASK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3547</div></div>
<div class="ttc" id="union__hw__can__imask1_html"><div class="ttname"><a href="union__hw__can__imask1.html">_hw_can_imask1</a></div><div class="ttdoc">HW_CAN_IMASK1 - Interrupt Masks 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2104</div></div>
<div class="ttc" id="struct__hw__can_html_a46aae925b14db08160b9b6c9fb4c0029"><div class="ttname"><a href="struct__hw__can.html#a46aae925b14db08160b9b6c9fb4c0029">_hw_can::IDn</a></div><div class="ttdeci">__IO hw_can_idn_t IDn</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3563</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ae06325995fcab34d1e38ecf2b17f15c7"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae06325995fcab34d1e38ecf2b17f15c7">_hw_can_mcr::_hw_can_mcr_bitfields::SUPV</a></div><div class="ttdeci">uint32_t SUPV</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:149</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ae02aee58d932c8bddca24b4a4e099f99"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ae02aee58d932c8bddca24b4a4e099f99">_hw_can_mcr::_hw_can_mcr_bitfields::SRXDIS</a></div><div class="ttdeci">uint32_t SRXDIS</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:143</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a5daab44817b6174ecf02ae820cdebf7f"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a5daab44817b6174ecf02ae820cdebf7f">_hw_can_mcr::_hw_can_mcr_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:141</div></div>
<div class="ttc" id="struct__hw__can_html_a75afb62975bf4676b4a96e33ba3c5482"><div class="ttname"><a href="struct__hw__can.html#a75afb62975bf4676b4a96e33ba3c5482">_hw_can::CTRL2</a></div><div class="ttdeci">__IO hw_can_ctrl2_t CTRL2</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3554</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_adf7601da94f17373fa8dd900b5fe0d4d"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#adf7601da94f17373fa8dd900b5fe0d4d">_hw_can_mcr::_hw_can_mcr_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:144</div></div>
<div class="ttc" id="struct__hw__can_html_a9be3a3a467663dc359125148354404f1"><div class="ttname"><a href="struct__hw__can.html#a9be3a3a467663dc359125148354404f1">_hw_can::RX14MASK</a></div><div class="ttdeci">__IO hw_can_rx14mask_t RX14MASK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3546</div></div>
<div class="ttc" id="union__hw__can__ctrl2_html"><div class="ttname"><a href="union__hw__can__ctrl2.html">_hw_can_ctrl2</a></div><div class="ttdoc">HW_CAN_CTRL2 - Control 2 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2413</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a4e49d98e464a2c07436c9a7970608b67"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a4e49d98e464a2c07436c9a7970608b67">_hw_can_mcr::_hw_can_mcr_bitfields::WAKMSK</a></div><div class="ttdeci">uint32_t WAKMSK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:152</div></div>
<div class="ttc" id="struct__hw__can_html"><div class="ttname"><a href="struct__hw__can.html">_hw_can</a></div><div class="ttdoc">All CAN module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3539</div></div>
<div class="ttc" id="union__hw__can__iflag1_html"><div class="ttname"><a href="union__hw__can__iflag1.html">_hw_can_iflag1</a></div><div class="ttdoc">HW_CAN_IFLAG1 - Interrupt Flags 1 register (W1C) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2185</div></div>
<div class="ttc" id="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields_html"><div class="ttname"><a href="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields.html">_hw_can_rxmgmask::_hw_can_rxmgmask_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1321</div></div>
<div class="ttc" id="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields_html"><div class="ttname"><a href="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields.html">_hw_can_imask1::_hw_can_imask1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2107</div></div>
<div class="ttc" id="struct__hw__can__csn_1_1__hw__can__csn__bitfields_html"><div class="ttname"><a href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html">_hw_can_csn::_hw_can_csn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2986</div></div>
<div class="ttc" id="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields_html"><div class="ttname"><a href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html">_hw_can_ctrl2::_hw_can_ctrl2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2416</div></div>
<div class="ttc" id="struct__hw__can__timer_1_1__hw__can__timer__bitfields_html"><div class="ttname"><a href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html">_hw_can_timer::_hw_can_timer_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1257</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a926250cee96fd61a576af39ec6a2256b"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a926250cee96fd61a576af39ec6a2256b">_hw_can_mcr::_hw_can_mcr_bitfields::HALT</a></div><div class="ttdeci">uint32_t HALT</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:154</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_addca5117ba4faa63e5cb9e78c0d627d1"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#addca5117ba4faa63e5cb9e78c0d627d1">_hw_can_mcr::_hw_can_mcr_bitfields::FRZ</a></div><div class="ttdeci">uint32_t FRZ</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:156</div></div>
<div class="ttc" id="struct__hw__can_html_a15bc587611b8fd680a7aa9f0585fb47c"><div class="ttname"><a href="struct__hw__can.html#a15bc587611b8fd680a7aa9f0585fb47c">_hw_can::ESR1</a></div><div class="ttdeci">__IO hw_can_esr1_t ESR1</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3549</div></div>
<div class="ttc" id="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields_html"><div class="ttname"><a href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html">_hw_can_ctrl1::_hw_can_ctrl1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:746</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__can__rximrn_html"><div class="ttname"><a href="union__hw__can__rximrn.html">_hw_can_rximrn</a></div><div class="ttdoc">HW_CAN_RXIMRn - Rx Individual Mask Registers (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3476</div></div>
<div class="ttc" id="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields_html"><div class="ttname"><a href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html">_hw_can_word1n::_hw_can_word1n_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3355</div></div>
<div class="ttc" id="struct__hw__can_html_a26e15ce0a4341add8e4b48a697b6d45d"><div class="ttname"><a href="struct__hw__can.html#a26e15ce0a4341add8e4b48a697b6d45d">_hw_can::WORD1n</a></div><div class="ttdeci">__IO hw_can_word1n_t WORD1n</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3565</div></div>
<div class="ttc" id="union__hw__can__rxfgmask_html"><div class="ttname"><a href="union__hw__can__rxfgmask.html">_hw_can_rxfgmask</a></div><div class="ttdoc">HW_CAN_RXFGMASK - Rx FIFO Global Mask register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2855</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_af4f9bd06dea3c1df2fc782d26b914aff"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4f9bd06dea3c1df2fc782d26b914aff">_hw_can_mcr::_hw_can_mcr_bitfields::NOTRDY</a></div><div class="ttdeci">uint32_t NOTRDY</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:153</div></div>
<div class="ttc" id="union__hw__can__ecr_html"><div class="ttname"><a href="union__hw__can__ecr.html">_hw_can_ecr</a></div><div class="ttdoc">HW_CAN_ECR - Error Counter (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1561</div></div>
<div class="ttc" id="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields_html"><div class="ttname"><a href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html">_hw_can_esr2::_hw_can_esr2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2673</div></div>
<div class="ttc" id="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields_html"><div class="ttname"><a href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html">_hw_can_esr1::_hw_can_esr1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1647</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ab25156e38f1ee53829cd9138f291b69a"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ab25156e38f1ee53829cd9138f291b69a">_hw_can_mcr::_hw_can_mcr_bitfields::SOFTRST</a></div><div class="ttdeci">uint32_t SOFTRST</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:151</div></div>
<div class="ttc" id="union__hw__can__mcr_html"><div class="ttname"><a href="union__hw__can__mcr.html">_hw_can_mcr</a></div><div class="ttdoc">HW_CAN_MCR - Module Configuration Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:130</div></div>
<div class="ttc" id="struct__hw__can_html_a0b99664e454131fb1ae7eb215314796f"><div class="ttname"><a href="struct__hw__can.html#a0b99664e454131fb1ae7eb215314796f">_hw_can::RXFIR</a></div><div class="ttdeci">__I hw_can_rxfir_t RXFIR</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3559</div></div>
<div class="ttc" id="union__hw__can__ctrl1_html"><div class="ttname"><a href="union__hw__can__ctrl1.html">_hw_can_ctrl1</a></div><div class="ttdoc">HW_CAN_CTRL1 - Control 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:743</div></div>
<div class="ttc" id="union__hw__can__csn_html"><div class="ttname"><a href="union__hw__can__csn.html">_hw_can_csn</a></div><div class="ttdoc">HW_CAN_CSn - Message Buffer 0 CS Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2983</div></div>
<div class="ttc" id="union__hw__can__word1n_html"><div class="ttname"><a href="union__hw__can__word1n.html">_hw_can_word1n</a></div><div class="ttdoc">HW_CAN_WORD1n - Message Buffer 0 WORD1 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3352</div></div>
<div class="ttc" id="union__hw__can__esr2_html"><div class="ttname"><a href="union__hw__can__esr2.html">_hw_can_esr2</a></div><div class="ttdoc">HW_CAN_ESR2 - Error and Status 2 register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2670</div></div>
<div class="ttc" id="union__hw__can__rxfir_html"><div class="ttname"><a href="union__hw__can__rxfir.html">_hw_can_rxfir</a></div><div class="ttdoc">HW_CAN_RXFIR - Rx FIFO Information Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2931</div></div>
<div class="ttc" id="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields_html"><div class="ttname"><a href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html">_hw_can_rxfir::_hw_can_rxfir_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2934</div></div>
<div class="ttc" id="struct__hw__can_html_aa523567824c5b0b939c869d1c07b93fd"><div class="ttname"><a href="struct__hw__can.html#aa523567824c5b0b939c869d1c07b93fd">_hw_can::CRCR</a></div><div class="ttdeci">__I hw_can_crcr_t CRCR</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3557</div></div>
<div class="ttc" id="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields_html"><div class="ttname"><a href="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields.html">_hw_can_rx14mask::_hw_can_rx14mask_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1398</div></div>
<div class="ttc" id="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields_html"><div class="ttname"><a href="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields.html">_hw_can_rx15mask::_hw_can_rx15mask_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1466</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ad271c1c0c659754699f7aa3095dff89b"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad271c1c0c659754699f7aa3095dff89b">_hw_can_mcr::_hw_can_mcr_bitfields::LPRIOEN</a></div><div class="ttdeci">uint32_t LPRIOEN</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:140</div></div>
<div class="ttc" id="union__hw__can__crcr_html"><div class="ttname"><a href="union__hw__can__crcr.html">_hw_can_crcr</a></div><div class="ttdoc">HW_CAN_CRCR - CRC Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2785</div></div>
<div class="ttc" id="struct__hw__can_html_a6b9ebca85da0babbf3ce0612d69b4191"><div class="ttname"><a href="struct__hw__can.html#a6b9ebca85da0babbf3ce0612d69b4191">_hw_can::TIMER</a></div><div class="ttdeci">__IO hw_can_timer_t TIMER</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3543</div></div>
<div class="ttc" id="union__hw__can__rx15mask_html"><div class="ttname"><a href="union__hw__can__rx15mask.html">_hw_can_rx15mask</a></div><div class="ttdoc">HW_CAN_RX15MASK - Rx 15 Mask register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1463</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a034123be96b4bf43fad443002af8b4de"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a034123be96b4bf43fad443002af8b4de">_hw_can_mcr::_hw_can_mcr_bitfields::SLFWAK</a></div><div class="ttdeci">uint32_t SLFWAK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:148</div></div>
<div class="ttc" id="struct__hw__can__idn_1_1__hw__can__idn__bitfields_html"><div class="ttname"><a href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html">_hw_can_idn::_hw_can_idn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3145</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_af4c1e7146ee0d2b265ab8390d4e433b9"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#af4c1e7146ee0d2b265ab8390d4e433b9">_hw_can_mcr::_hw_can_mcr_bitfields::WRNEN</a></div><div class="ttdeci">uint32_t WRNEN</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:147</div></div>
<div class="ttc" id="struct__hw__can_html_a5c43e6bb2474470e62f8a831eca221a1"><div class="ttname"><a href="struct__hw__can.html#a5c43e6bb2474470e62f8a831eca221a1">_hw_can::IFLAG1</a></div><div class="ttdeci">__IO hw_can_iflag1_t IFLAG1</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3553</div></div>
<div class="ttc" id="struct__hw__can_html_ad345bf7f830189a8931ef7a35e3c4c84"><div class="ttname"><a href="struct__hw__can.html#ad345bf7f830189a8931ef7a35e3c4c84">_hw_can::MCR</a></div><div class="ttdeci">__IO hw_can_mcr_t MCR</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3541</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_aab69ff8ae7853c48a2f3ea15ea535a2e"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#aab69ff8ae7853c48a2f3ea15ea535a2e">_hw_can_mcr::_hw_can_mcr_bitfields::AEN</a></div><div class="ttdeci">uint32_t AEN</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:139</div></div>
<div class="ttc" id="struct__hw__can_html_adb20132822bcc9bad6b15d73e43076fd"><div class="ttname"><a href="struct__hw__can.html#adb20132822bcc9bad6b15d73e43076fd">_hw_can::CSn</a></div><div class="ttdeci">__IO hw_can_csn_t CSn</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3562</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ad96fbf9313f3d14cebc03c341bb3b047"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ad96fbf9313f3d14cebc03c341bb3b047">_hw_can_mcr::_hw_can_mcr_bitfields::IRMQ</a></div><div class="ttdeci">uint32_t IRMQ</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:142</div></div>
<div class="ttc" id="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields_html"><div class="ttname"><a href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html">_hw_can_word0n::_hw_can_word0n_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3243</div></div>
<div class="ttc" id="union__hw__can__esr1_html"><div class="ttname"><a href="union__hw__can__esr1.html">_hw_can_esr1</a></div><div class="ttdoc">HW_CAN_ESR1 - Error and Status 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1644</div></div>
<div class="ttc" id="struct__hw__can_html_a5320905a69370953702092a3d896f9a7"><div class="ttname"><a href="struct__hw__can.html#a5320905a69370953702092a3d896f9a7">_hw_can::RXFGMASK</a></div><div class="ttdeci">__IO hw_can_rxfgmask_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3558</div></div>
<div class="ttc" id="struct__hw__can_html_a82c7182b4e5273fd311cb72644d9ac94"><div class="ttname"><a href="struct__hw__can.html#a82c7182b4e5273fd311cb72644d9ac94">_hw_can::IMASK1</a></div><div class="ttdeci">__IO hw_can_imask1_t IMASK1</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3551</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_a474574c23c5b40469930b9d1a26a8cf9"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#a474574c23c5b40469930b9d1a26a8cf9">_hw_can_mcr::_hw_can_mcr_bitfields::IDAM</a></div><div class="ttdeci">uint32_t IDAM</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:137</div></div>
<div class="ttc" id="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields_html"><div class="ttname"><a href="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields.html">_hw_can_rxfgmask::_hw_can_rxfgmask_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2858</div></div>
<div class="ttc" id="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields_html_ac9ea47f5f3e1412d75d8b483028ae818"><div class="ttname"><a href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html#ac9ea47f5f3e1412d75d8b483028ae818">_hw_can_mcr::_hw_can_mcr_bitfields::FRZACK</a></div><div class="ttdeci">uint32_t FRZACK</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:150</div></div>
<div class="ttc" id="struct__hw__can_html_ac45bd7bae4f7f7c7890ab95b0475b052"><div class="ttname"><a href="struct__hw__can.html#ac45bd7bae4f7f7c7890ab95b0475b052">_hw_can::WORD0n</a></div><div class="ttdeci">__IO hw_can_word0n_t WORD0n</div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3564</div></div>
<div class="ttc" id="union__hw__can__rxmgmask_html"><div class="ttname"><a href="union__hw__can__rxmgmask.html">_hw_can_rxmgmask</a></div><div class="ttdoc">HW_CAN_RXMGMASK - Rx Mailboxes Global Mask Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:1318</div></div>
<div class="ttc" id="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields_html"><div class="ttname"><a href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html">_hw_can_iflag1::_hw_can_iflag1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:2188</div></div>
<div class="ttc" id="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields_html"><div class="ttname"><a href="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields.html">_hw_can_rximrn::_hw_can_rximrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_can.h:3479</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
