<stg><name>real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE</name>


<trans_list>

<trans id="560" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten139 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten139"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i18 0, i18 %indvar_flatten139

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %p

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc124.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc124.19:1 %p_1 = load i8 %p

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.inc124.19:2 %indvar_flatten139_load = load i18 %indvar_flatten139

]]></Node>
<StgValue><ssdm name="indvar_flatten139_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="8">
<![CDATA[
for.inc124.19:4 %p_cast = zext i8 %p_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc124.19:5 %mul160 = mul i17 %p_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul160"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc124.19:6 %tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul160, i32 13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="4">
<![CDATA[
for.inc124.19:7 %zext_ln68 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124.19:8 %mul_ln68 = mul i11 %zext_ln68, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc124.19:53 %icmp_ln66 = icmp_eq  i18 %indvar_flatten139_load, i18 150000

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc124.19:54 %add_ln66_1 = add i18 %indvar_flatten139_load, i18 1

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc124.19:55 %br_ln66 = br i1 %icmp_ln66, void %for.inc133, void %MAT_C_ROWS.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc133:1 %indvar_flatten40_load = load i11 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:2 %add_ln66 = add i8 %p_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:5 %icmp_ln68 = icmp_eq  i11 %indvar_flatten40_load, i11 1000

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc133:8 %select_ln66_2 = select i1 %icmp_ln68, i8 %add_ln66, i8 %p_1

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="8">
<![CDATA[
for.inc133:14 %add_ln66_cast = zext i8 %add_ln66

]]></Node>
<StgValue><ssdm name="add_ln66_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc133:15 %mul164 = mul i17 %add_ln66_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul164"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc133:16 %tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul164, i32 13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:271 %add_ln68_1 = add i11 %indvar_flatten40_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc133:272 %select_ln68_3 = select i1 %icmp_ln68, i11 1, i11 %add_ln68_1

]]></Node>
<StgValue><ssdm name="select_ln68_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:273 %store_ln70 = store i18 %add_ln66_1, i18 %indvar_flatten139

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:274 %store_ln70 = store i8 %select_ln66_2, i8 %p

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:275 %store_ln70 = store i11 %select_ln68_3, i11 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124.19:8 %mul_ln68 = mul i11 %zext_ln68, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="4">
<![CDATA[
for.inc133:17 %p_mid_cast = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="p_mid_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:18 %empty_35 = mul i16 %p_mid_cast, i16 200

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc133:20 %select_ln66_4 = select i1 %icmp_ln68, i4 %tmp_2, i4 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln66_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="4">
<![CDATA[
for.inc133:21 %select_ln66_4_cast = zext i4 %select_ln66_4

]]></Node>
<StgValue><ssdm name="select_ln66_4_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:22 %empty_36 = mul i11 %select_ln66_4_cast, i11 200

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc124.19:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124.19:8 %mul_ln68 = mul i11 %zext_ln68, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="8">
<![CDATA[
for.inc124.19:9 %j_3_cast = zext i8 %j_1

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124.19:10 %empty_33 = add i11 %mul_ln68, i11 %j_3_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc133:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc133:6 %select_ln66 = select i1 %icmp_ln68, i8 0, i8 %j_1

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc133:7 %select_ln66_1 = select i1 %icmp_ln68, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="16">
<![CDATA[
for.inc133:19 %zext_ln66 = zext i16 %empty_35

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:22 %empty_36 = mul i11 %select_ln66_4_cast, i11 200

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:23 %MatB_V_addr_1 = getelementptr i16 %MatB_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:24 %MatB_V_1_addr_1 = getelementptr i16 %MatB_V_1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_1_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:25 %MatB_V_2_addr_1 = getelementptr i16 %MatB_V_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_2_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:26 %MatB_V_3_addr_1 = getelementptr i16 %MatB_V_3, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_3_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:27 %MatB_V_4_addr_1 = getelementptr i16 %MatB_V_4, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_4_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:28 %MatB_V_5_addr_1 = getelementptr i16 %MatB_V_5, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_5_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:29 %MatB_V_6_addr_1 = getelementptr i16 %MatB_V_6, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_6_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:30 %MatB_V_7_addr_1 = getelementptr i16 %MatB_V_7, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_7_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:31 %MatB_V_8_addr_1 = getelementptr i16 %MatB_V_8, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_8_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:32 %MatB_V_9_addr_1 = getelementptr i16 %MatB_V_9, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_9_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:33 %MatB_V_10_addr_1 = getelementptr i16 %MatB_V_10, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_10_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:34 %MatB_V_11_addr_1 = getelementptr i16 %MatB_V_11, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_11_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:35 %MatB_V_12_addr_1 = getelementptr i16 %MatB_V_12, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_12_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:36 %MatB_V_13_addr_1 = getelementptr i16 %MatB_V_13, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_13_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:37 %MatB_V_14_addr_1 = getelementptr i16 %MatB_V_14, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_14_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:38 %MatB_V_15_addr_1 = getelementptr i16 %MatB_V_15, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_15_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:39 %MatB_V_16_addr_1 = getelementptr i16 %MatB_V_16, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_16_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:40 %MatB_V_17_addr_1 = getelementptr i16 %MatB_V_17, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_17_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:41 %MatB_V_18_addr_1 = getelementptr i16 %MatB_V_18, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_18_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:42 %MatB_V_19_addr_1 = getelementptr i16 %MatB_V_19, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="MatB_V_19_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:43 %MatB_V_load_1 = load i11 %MatB_V_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:44 %MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_1_load_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:45 %MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_2_load_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:46 %MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_3_load_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:47 %MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_4_load_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:48 %MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_5_load_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:49 %MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_6_load_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:50 %MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_7_load_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:51 %MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_8_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:52 %MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_9_load_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:53 %MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_10_load_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:54 %MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_11_load_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:55 %MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_12_load_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:56 %MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_13_load_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:57 %MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_14_load_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:58 %MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_15_load_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:59 %MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_16_load_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:60 %MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_17_load_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:61 %MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_18_load_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:62 %MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_19_load_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc133:65 %icmp_ln70 = icmp_ult  i7 %i_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc133:66 %or_ln66 = or i1 %icmp_ln68, i1 %icmp_ln70

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:67 %add_ln68 = add i8 %select_ln66, i8 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc133:69 %select_ln68 = select i1 %or_ln66, i7 %select_ln66_1, i7 0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc133:93 %select_ln68_1 = select i1 %or_ln66, i8 %select_ln66, i8 %add_ln68

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc133:270 %add_ln70 = add i7 %select_ln68, i7 20

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:276 %store_ln70 = store i8 %select_ln68_1, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:277 %store_ln70 = store i7 %add_ln70, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc124.19:10 %empty_33 = add i11 %mul_ln68, i11 %j_3_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
for.inc124.19:11 %p_cast3 = zext i11 %empty_33

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:12 %MatB_V_addr = getelementptr i16 %MatB_V, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:13 %MatB_V_1_addr = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:14 %MatB_V_2_addr = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_2_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:15 %MatB_V_3_addr = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_3_addr"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:16 %MatB_V_4_addr = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_4_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:17 %MatB_V_5_addr = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_5_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:18 %MatB_V_6_addr = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_6_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:19 %MatB_V_7_addr = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_7_addr"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:20 %MatB_V_8_addr = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_8_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:21 %MatB_V_9_addr = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_9_addr"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:22 %MatB_V_10_addr = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_10_addr"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:23 %MatB_V_11_addr = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_11_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:24 %MatB_V_12_addr = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_12_addr"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:25 %MatB_V_13_addr = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_13_addr"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:26 %MatB_V_14_addr = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_14_addr"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:27 %MatB_V_15_addr = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_15_addr"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:28 %MatB_V_16_addr = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_16_addr"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:29 %MatB_V_17_addr = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_17_addr"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:30 %MatB_V_18_addr = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_18_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc124.19:31 %MatB_V_19_addr = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="MatB_V_19_addr"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:32 %MatB_V_load = load i11 %MatB_V_addr

]]></Node>
<StgValue><ssdm name="MatB_V_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:33 %MatB_V_1_load = load i11 %MatB_V_1_addr

]]></Node>
<StgValue><ssdm name="MatB_V_1_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:34 %MatB_V_2_load = load i11 %MatB_V_2_addr

]]></Node>
<StgValue><ssdm name="MatB_V_2_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:35 %MatB_V_3_load = load i11 %MatB_V_3_addr

]]></Node>
<StgValue><ssdm name="MatB_V_3_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:36 %MatB_V_4_load = load i11 %MatB_V_4_addr

]]></Node>
<StgValue><ssdm name="MatB_V_4_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:37 %MatB_V_5_load = load i11 %MatB_V_5_addr

]]></Node>
<StgValue><ssdm name="MatB_V_5_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:38 %MatB_V_6_load = load i11 %MatB_V_6_addr

]]></Node>
<StgValue><ssdm name="MatB_V_6_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:39 %MatB_V_7_load = load i11 %MatB_V_7_addr

]]></Node>
<StgValue><ssdm name="MatB_V_7_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:40 %MatB_V_8_load = load i11 %MatB_V_8_addr

]]></Node>
<StgValue><ssdm name="MatB_V_8_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:41 %MatB_V_9_load = load i11 %MatB_V_9_addr

]]></Node>
<StgValue><ssdm name="MatB_V_9_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:42 %MatB_V_10_load = load i11 %MatB_V_10_addr

]]></Node>
<StgValue><ssdm name="MatB_V_10_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:43 %MatB_V_11_load = load i11 %MatB_V_11_addr

]]></Node>
<StgValue><ssdm name="MatB_V_11_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:44 %MatB_V_12_load = load i11 %MatB_V_12_addr

]]></Node>
<StgValue><ssdm name="MatB_V_12_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:45 %MatB_V_13_load = load i11 %MatB_V_13_addr

]]></Node>
<StgValue><ssdm name="MatB_V_13_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:46 %MatB_V_14_load = load i11 %MatB_V_14_addr

]]></Node>
<StgValue><ssdm name="MatB_V_14_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:47 %MatB_V_15_load = load i11 %MatB_V_15_addr

]]></Node>
<StgValue><ssdm name="MatB_V_15_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:48 %MatB_V_16_load = load i11 %MatB_V_16_addr

]]></Node>
<StgValue><ssdm name="MatB_V_16_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:49 %MatB_V_17_load = load i11 %MatB_V_17_addr

]]></Node>
<StgValue><ssdm name="MatB_V_17_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:50 %MatB_V_18_load = load i11 %MatB_V_18_addr

]]></Node>
<StgValue><ssdm name="MatB_V_18_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:51 %MatB_V_19_load = load i11 %MatB_V_19_addr

]]></Node>
<StgValue><ssdm name="MatB_V_19_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:22 %empty_36 = mul i11 %select_ln66_4_cast, i11 200

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:43 %MatB_V_load_1 = load i11 %MatB_V_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_load_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:44 %MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_1_load_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:45 %MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_2_load_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:46 %MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_3_load_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:47 %MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_4_load_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:48 %MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_5_load_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:49 %MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_6_load_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:50 %MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_7_load_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:51 %MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_8_load_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:52 %MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_9_load_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:53 %MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_10_load_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:54 %MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_11_load_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:55 %MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_12_load_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:56 %MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_13_load_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:57 %MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_14_load_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:58 %MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_15_load_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:59 %MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_16_load_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:60 %MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_17_load_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:61 %MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_18_load_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:62 %MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1

]]></Node>
<StgValue><ssdm name="MatB_V_19_load_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="8">
<![CDATA[
for.inc133:70 %add_ln68_cast = zext i8 %add_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_cast"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:71 %empty_37 = add i11 %empty_36, i11 %add_ln68_cast

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="7">
<![CDATA[
for.inc133:119 %zext_ln232 = zext i7 %select_ln68

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc133:120 %mul_ln232 = mul i15 %zext_ln232, i15 205

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc133:121 %tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln232, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="3">
<![CDATA[
for.inc133:122 %zext_ln232_1 = zext i3 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:123 %mul_ln232_1 = mul i10 %zext_ln232_1, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="3">
<![CDATA[
for.inc133:146 %zext_ln886 = zext i3 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:147 %mul_ln886_20 = mul i10 %zext_ln886, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln886_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="195" st_id="6" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:32 %MatB_V_load = load i11 %MatB_V_addr

]]></Node>
<StgValue><ssdm name="MatB_V_load"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:33 %MatB_V_1_load = load i11 %MatB_V_1_addr

]]></Node>
<StgValue><ssdm name="MatB_V_1_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:34 %MatB_V_2_load = load i11 %MatB_V_2_addr

]]></Node>
<StgValue><ssdm name="MatB_V_2_load"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:35 %MatB_V_3_load = load i11 %MatB_V_3_addr

]]></Node>
<StgValue><ssdm name="MatB_V_3_load"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:36 %MatB_V_4_load = load i11 %MatB_V_4_addr

]]></Node>
<StgValue><ssdm name="MatB_V_4_load"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:37 %MatB_V_5_load = load i11 %MatB_V_5_addr

]]></Node>
<StgValue><ssdm name="MatB_V_5_load"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:38 %MatB_V_6_load = load i11 %MatB_V_6_addr

]]></Node>
<StgValue><ssdm name="MatB_V_6_load"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:39 %MatB_V_7_load = load i11 %MatB_V_7_addr

]]></Node>
<StgValue><ssdm name="MatB_V_7_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:40 %MatB_V_8_load = load i11 %MatB_V_8_addr

]]></Node>
<StgValue><ssdm name="MatB_V_8_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:41 %MatB_V_9_load = load i11 %MatB_V_9_addr

]]></Node>
<StgValue><ssdm name="MatB_V_9_load"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:42 %MatB_V_10_load = load i11 %MatB_V_10_addr

]]></Node>
<StgValue><ssdm name="MatB_V_10_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:43 %MatB_V_11_load = load i11 %MatB_V_11_addr

]]></Node>
<StgValue><ssdm name="MatB_V_11_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:44 %MatB_V_12_load = load i11 %MatB_V_12_addr

]]></Node>
<StgValue><ssdm name="MatB_V_12_load"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:45 %MatB_V_13_load = load i11 %MatB_V_13_addr

]]></Node>
<StgValue><ssdm name="MatB_V_13_load"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:46 %MatB_V_14_load = load i11 %MatB_V_14_addr

]]></Node>
<StgValue><ssdm name="MatB_V_14_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:47 %MatB_V_15_load = load i11 %MatB_V_15_addr

]]></Node>
<StgValue><ssdm name="MatB_V_15_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:48 %MatB_V_16_load = load i11 %MatB_V_16_addr

]]></Node>
<StgValue><ssdm name="MatB_V_16_load"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:49 %MatB_V_17_load = load i11 %MatB_V_17_addr

]]></Node>
<StgValue><ssdm name="MatB_V_17_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:50 %MatB_V_18_load = load i11 %MatB_V_18_addr

]]></Node>
<StgValue><ssdm name="MatB_V_18_load"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="11">
<![CDATA[
for.inc124.19:51 %MatB_V_19_load = load i11 %MatB_V_19_addr

]]></Node>
<StgValue><ssdm name="MatB_V_19_load"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc133:71 %empty_37 = add i11 %empty_36, i11 %add_ln68_cast

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="11">
<![CDATA[
for.inc133:72 %p_cast5 = zext i11 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:73 %MatB_V_addr_2 = getelementptr i16 %MatB_V, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:74 %MatB_V_1_addr_2 = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_1_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:75 %MatB_V_2_addr_2 = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_2_addr_2"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:76 %MatB_V_3_addr_2 = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_3_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:77 %MatB_V_4_addr_2 = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_4_addr_2"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:78 %MatB_V_5_addr_2 = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_5_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:79 %MatB_V_6_addr_2 = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_6_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:80 %MatB_V_7_addr_2 = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_7_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:81 %MatB_V_8_addr_2 = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_8_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:82 %MatB_V_9_addr_2 = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_9_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:83 %MatB_V_10_addr_2 = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_10_addr_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:84 %MatB_V_11_addr_2 = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_11_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:85 %MatB_V_12_addr_2 = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_12_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:86 %MatB_V_13_addr_2 = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_13_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:87 %MatB_V_14_addr_2 = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_14_addr_2"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:88 %MatB_V_15_addr_2 = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_15_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:89 %MatB_V_16_addr_2 = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_16_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:90 %MatB_V_17_addr_2 = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_17_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:91 %MatB_V_18_addr_2 = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_18_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:92 %MatB_V_19_addr_2 = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="MatB_V_19_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:95 %MatB_V_load_2 = load i11 %MatB_V_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_load_2"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:96 %MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_1_load_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:97 %MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_2_load_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:98 %MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_3_load_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:99 %MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_4_load_2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:100 %MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_5_load_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:101 %MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_6_load_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:102 %MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_7_load_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:103 %MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_8_load_2"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:104 %MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_9_load_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:105 %MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_10_load_2"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:106 %MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_11_load_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:107 %MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_12_load_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:108 %MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_13_load_2"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:109 %MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_14_load_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:110 %MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_15_load_2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:111 %MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_16_load_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:112 %MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_17_load_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:113 %MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_18_load_2"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:114 %MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_19_load_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:123 %mul_ln232_1 = mul i10 %zext_ln232_1, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:147 %mul_ln886_20 = mul i10 %zext_ln886, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln886_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8">
<![CDATA[
for.inc133:9 %select_ln66_2_cast = zext i8 %select_ln66_2

]]></Node>
<StgValue><ssdm name="select_ln66_2_cast"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8">
<![CDATA[
for.inc133:94 %select_ln68_1_cast = zext i8 %select_ln68_1

]]></Node>
<StgValue><ssdm name="select_ln68_1_cast"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:95 %MatB_V_load_2 = load i11 %MatB_V_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_load_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:96 %MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_1_load_2"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:97 %MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_2_load_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:98 %MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_3_load_2"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:99 %MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_4_load_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:100 %MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_5_load_2"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:101 %MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_6_load_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:102 %MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_7_load_2"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:103 %MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_8_load_2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:104 %MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_9_load_2"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:105 %MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_10_load_2"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:106 %MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_11_load_2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:107 %MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_12_load_2"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:108 %MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_13_load_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:109 %MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_14_load_2"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:110 %MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_15_load_2"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:111 %MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_16_load_2"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:112 %MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_17_load_2"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:113 %MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_18_load_2"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="11">
<![CDATA[
for.inc133:114 %MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2

]]></Node>
<StgValue><ssdm name="MatB_V_19_load_2"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:123 %mul_ln232_1 = mul i10 %zext_ln232_1, i10 150

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:124 %add_ln232 = add i10 %mul_ln232_1, i10 %select_ln66_2_cast

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:147 %mul_ln886_20 = mul i10 %zext_ln886, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln886_20"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:148 %add_ln886_20 = add i10 %mul_ln886_20, i10 %select_ln68_1_cast

]]></Node>
<StgValue><ssdm name="add_ln886_20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="289" st_id="8" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:124 %add_ln232 = add i10 %mul_ln232_1, i10 %select_ln66_2_cast

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc133:148 %add_ln886_20 = add i10 %mul_ln886_20, i10 %select_ln68_1_cast

]]></Node>
<StgValue><ssdm name="add_ln886_20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="293" st_id="9" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="295" st_id="10" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="297" st_id="11" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="299" st_id="12" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="301" st_id="13" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc124.19:3 %empty = urem i8 %p_1, i8 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc133:10 %p_mid1 = urem i8 %add_ln66, i8 20

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8">
<![CDATA[
for.inc133:11 %trunc_ln66 = trunc i8 %p_mid1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="10">
<![CDATA[
for.inc133:125 %zext_ln232_2 = zext i10 %add_ln232

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:126 %MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:127 %MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_1_addr"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:128 %MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_2_addr"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:129 %MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_3_addr"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:130 %MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_4_addr"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:131 %MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_5_addr"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:132 %MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_6_addr"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:133 %MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_7_addr"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:134 %MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_8_addr"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:135 %MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_9_addr"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:136 %MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_10_addr"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:137 %MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_11_addr"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:138 %MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_12_addr"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:139 %MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_13_addr"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:140 %MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_14_addr"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:141 %MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_15_addr"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:142 %MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_16_addr"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:143 %MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_17_addr"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:144 %MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_18_addr"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:145 %MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="MatA_V_19_addr"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:170 %MatA_V_load = load i10 %MatA_V_addr

]]></Node>
<StgValue><ssdm name="MatA_V_load"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:175 %MatA_V_1_load = load i10 %MatA_V_1_addr

]]></Node>
<StgValue><ssdm name="MatA_V_1_load"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:180 %MatA_V_2_load = load i10 %MatA_V_2_addr

]]></Node>
<StgValue><ssdm name="MatA_V_2_load"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:185 %MatA_V_3_load = load i10 %MatA_V_3_addr

]]></Node>
<StgValue><ssdm name="MatA_V_3_load"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:190 %MatA_V_4_load = load i10 %MatA_V_4_addr

]]></Node>
<StgValue><ssdm name="MatA_V_4_load"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:195 %MatA_V_5_load = load i10 %MatA_V_5_addr

]]></Node>
<StgValue><ssdm name="MatA_V_5_load"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:200 %MatA_V_6_load = load i10 %MatA_V_6_addr

]]></Node>
<StgValue><ssdm name="MatA_V_6_load"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:205 %MatA_V_7_load = load i10 %MatA_V_7_addr

]]></Node>
<StgValue><ssdm name="MatA_V_7_load"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:210 %MatA_V_8_load = load i10 %MatA_V_8_addr

]]></Node>
<StgValue><ssdm name="MatA_V_8_load"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:215 %MatA_V_9_load = load i10 %MatA_V_9_addr

]]></Node>
<StgValue><ssdm name="MatA_V_9_load"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:220 %MatA_V_10_load = load i10 %MatA_V_10_addr

]]></Node>
<StgValue><ssdm name="MatA_V_10_load"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:225 %MatA_V_11_load = load i10 %MatA_V_11_addr

]]></Node>
<StgValue><ssdm name="MatA_V_11_load"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:230 %MatA_V_12_load = load i10 %MatA_V_12_addr

]]></Node>
<StgValue><ssdm name="MatA_V_12_load"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:235 %MatA_V_13_load = load i10 %MatA_V_13_addr

]]></Node>
<StgValue><ssdm name="MatA_V_13_load"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:240 %MatA_V_14_load = load i10 %MatA_V_14_addr

]]></Node>
<StgValue><ssdm name="MatA_V_14_load"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:245 %MatA_V_15_load = load i10 %MatA_V_15_addr

]]></Node>
<StgValue><ssdm name="MatA_V_15_load"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:250 %MatA_V_16_load = load i10 %MatA_V_16_addr

]]></Node>
<StgValue><ssdm name="MatA_V_16_load"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:255 %MatA_V_17_load = load i10 %MatA_V_17_addr

]]></Node>
<StgValue><ssdm name="MatA_V_17_load"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:260 %MatA_V_18_load = load i10 %MatA_V_18_addr

]]></Node>
<StgValue><ssdm name="MatA_V_18_load"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:265 %MatA_V_19_load = load i10 %MatA_V_19_addr

]]></Node>
<StgValue><ssdm name="MatA_V_19_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="345" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="8">
<![CDATA[
for.inc124.19:52 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load, i16 %MatB_V_1_load, i16 %MatB_V_2_load, i16 %MatB_V_3_load, i16 %MatB_V_4_load, i16 %MatB_V_5_load, i16 %MatB_V_6_load, i16 %MatB_V_7_load, i16 %MatB_V_8_load, i16 %MatB_V_9_load, i16 %MatB_V_10_load, i16 %MatB_V_11_load, i16 %MatB_V_12_load, i16 %MatB_V_13_load, i16 %MatB_V_14_load, i16 %MatB_V_15_load, i16 %MatB_V_16_load, i16 %MatB_V_17_load, i16 %MatB_V_18_load, i16 %MatB_V_19_load, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="8">
<![CDATA[
for.inc133:12 %trunc_ln66_1 = trunc i8 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc133:13 %select_ln66_3 = select i1 %icmp_ln68, i5 %trunc_ln66, i5 %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln66_3"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln68" val="1"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="8">
<![CDATA[
for.inc133:63 %tmp_mid = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load_1, i16 %MatB_V_1_load_1, i16 %MatB_V_2_load_1, i16 %MatB_V_3_load_1, i16 %MatB_V_4_load_1, i16 %MatB_V_5_load_1, i16 %MatB_V_6_load_1, i16 %MatB_V_7_load_1, i16 %MatB_V_8_load_1, i16 %MatB_V_9_load_1, i16 %MatB_V_10_load_1, i16 %MatB_V_11_load_1, i16 %MatB_V_12_load_1, i16 %MatB_V_13_load_1, i16 %MatB_V_14_load_1, i16 %MatB_V_15_load_1, i16 %MatB_V_16_load_1, i16 %MatB_V_17_load_1, i16 %MatB_V_18_load_1, i16 %MatB_V_19_load_1, i8 %p_mid1

]]></Node>
<StgValue><ssdm name="tmp_mid"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc133:64 %select_ln66_5 = select i1 %icmp_ln68, i16 %tmp_mid, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln66_5"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="5">
<![CDATA[
for.inc133:115 %tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i5, i16 %MatB_V_load_2, i16 %MatB_V_1_load_2, i16 %MatB_V_2_load_2, i16 %MatB_V_3_load_2, i16 %MatB_V_4_load_2, i16 %MatB_V_5_load_2, i16 %MatB_V_6_load_2, i16 %MatB_V_7_load_2, i16 %MatB_V_8_load_2, i16 %MatB_V_9_load_2, i16 %MatB_V_10_load_2, i16 %MatB_V_11_load_2, i16 %MatB_V_12_load_2, i16 %MatB_V_13_load_2, i16 %MatB_V_14_load_2, i16 %MatB_V_15_load_2, i16 %MatB_V_16_load_2, i16 %MatB_V_17_load_2, i16 %MatB_V_18_load_2, i16 %MatB_V_19_load_2, i5 %select_ln66_3

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc133:116 %select_ln68_2 = select i1 %or_ln66, i16 %select_ln66_5, i16 %tmp_mid1

]]></Node>
<StgValue><ssdm name="select_ln68_2"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:170 %MatA_V_load = load i10 %MatA_V_addr

]]></Node>
<StgValue><ssdm name="MatA_V_load"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:171 %mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:175 %MatA_V_1_load = load i10 %MatA_V_1_addr

]]></Node>
<StgValue><ssdm name="MatA_V_1_load"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:176 %mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:180 %MatA_V_2_load = load i10 %MatA_V_2_addr

]]></Node>
<StgValue><ssdm name="MatA_V_2_load"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:181 %mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:185 %MatA_V_3_load = load i10 %MatA_V_3_addr

]]></Node>
<StgValue><ssdm name="MatA_V_3_load"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:186 %mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_3"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:190 %MatA_V_4_load = load i10 %MatA_V_4_addr

]]></Node>
<StgValue><ssdm name="MatA_V_4_load"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:191 %mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_4"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:195 %MatA_V_5_load = load i10 %MatA_V_5_addr

]]></Node>
<StgValue><ssdm name="MatA_V_5_load"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:196 %mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_5"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:200 %MatA_V_6_load = load i10 %MatA_V_6_addr

]]></Node>
<StgValue><ssdm name="MatA_V_6_load"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:201 %mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_6"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:205 %MatA_V_7_load = load i10 %MatA_V_7_addr

]]></Node>
<StgValue><ssdm name="MatA_V_7_load"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:206 %mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_7"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:210 %MatA_V_8_load = load i10 %MatA_V_8_addr

]]></Node>
<StgValue><ssdm name="MatA_V_8_load"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:211 %mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_8"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:215 %MatA_V_9_load = load i10 %MatA_V_9_addr

]]></Node>
<StgValue><ssdm name="MatA_V_9_load"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:216 %mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_9"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:220 %MatA_V_10_load = load i10 %MatA_V_10_addr

]]></Node>
<StgValue><ssdm name="MatA_V_10_load"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:221 %mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_10"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:225 %MatA_V_11_load = load i10 %MatA_V_11_addr

]]></Node>
<StgValue><ssdm name="MatA_V_11_load"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:226 %mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_11"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:230 %MatA_V_12_load = load i10 %MatA_V_12_addr

]]></Node>
<StgValue><ssdm name="MatA_V_12_load"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:231 %mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_12"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:235 %MatA_V_13_load = load i10 %MatA_V_13_addr

]]></Node>
<StgValue><ssdm name="MatA_V_13_load"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:236 %mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_13"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:240 %MatA_V_14_load = load i10 %MatA_V_14_addr

]]></Node>
<StgValue><ssdm name="MatA_V_14_load"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:241 %mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_14"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:245 %MatA_V_15_load = load i10 %MatA_V_15_addr

]]></Node>
<StgValue><ssdm name="MatA_V_15_load"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:246 %mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_15"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:250 %MatA_V_16_load = load i10 %MatA_V_16_addr

]]></Node>
<StgValue><ssdm name="MatA_V_16_load"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:251 %mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_16"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:255 %MatA_V_17_load = load i10 %MatA_V_17_addr

]]></Node>
<StgValue><ssdm name="MatA_V_17_load"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:256 %mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_17"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:260 %MatA_V_18_load = load i10 %MatA_V_18_addr

]]></Node>
<StgValue><ssdm name="MatA_V_18_load"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:261 %mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_18"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:265 %MatA_V_19_load = load i10 %MatA_V_19_addr

]]></Node>
<StgValue><ssdm name="MatA_V_19_load"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:266 %mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="10">
<![CDATA[
for.inc133:149 %zext_ln886_1 = zext i10 %add_ln886_20

]]></Node>
<StgValue><ssdm name="zext_ln886_1"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:150 %MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_addr"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:151 %MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_1_addr"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:152 %MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_2_addr"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:153 %MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_3_addr"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:154 %MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_4_addr"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:155 %MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_5_addr"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:156 %MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_6_addr"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:157 %MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_7_addr"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:158 %MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_8_addr"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:159 %MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_9_addr"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:160 %MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_10_addr"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:161 %MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_11_addr"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:162 %MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_12_addr"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:163 %MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_13_addr"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:164 %MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_14_addr"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:165 %MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_15_addr"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:166 %MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_16_addr"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:167 %MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_17_addr"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:168 %MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_18_addr"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc133:169 %MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="MatC_V_19_addr"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:171 %mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:172 %MatC_V_load = load i10 %MatC_V_addr

]]></Node>
<StgValue><ssdm name="MatC_V_load"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:176 %mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:177 %MatC_V_1_load = load i10 %MatC_V_1_addr

]]></Node>
<StgValue><ssdm name="MatC_V_1_load"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:181 %mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:182 %MatC_V_2_load = load i10 %MatC_V_2_addr

]]></Node>
<StgValue><ssdm name="MatC_V_2_load"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:186 %mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_3"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:187 %MatC_V_3_load = load i10 %MatC_V_3_addr

]]></Node>
<StgValue><ssdm name="MatC_V_3_load"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:191 %mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_4"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:192 %MatC_V_4_load = load i10 %MatC_V_4_addr

]]></Node>
<StgValue><ssdm name="MatC_V_4_load"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:196 %mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_5"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:197 %MatC_V_5_load = load i10 %MatC_V_5_addr

]]></Node>
<StgValue><ssdm name="MatC_V_5_load"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:201 %mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_6"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:202 %MatC_V_6_load = load i10 %MatC_V_6_addr

]]></Node>
<StgValue><ssdm name="MatC_V_6_load"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:206 %mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_7"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:207 %MatC_V_7_load = load i10 %MatC_V_7_addr

]]></Node>
<StgValue><ssdm name="MatC_V_7_load"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:211 %mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_8"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:212 %MatC_V_8_load = load i10 %MatC_V_8_addr

]]></Node>
<StgValue><ssdm name="MatC_V_8_load"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:216 %mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_9"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:217 %MatC_V_9_load = load i10 %MatC_V_9_addr

]]></Node>
<StgValue><ssdm name="MatC_V_9_load"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:221 %mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_10"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:222 %MatC_V_10_load = load i10 %MatC_V_10_addr

]]></Node>
<StgValue><ssdm name="MatC_V_10_load"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:226 %mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_11"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:227 %MatC_V_11_load = load i10 %MatC_V_11_addr

]]></Node>
<StgValue><ssdm name="MatC_V_11_load"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:231 %mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_12"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:232 %MatC_V_12_load = load i10 %MatC_V_12_addr

]]></Node>
<StgValue><ssdm name="MatC_V_12_load"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:236 %mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_13"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:237 %MatC_V_13_load = load i10 %MatC_V_13_addr

]]></Node>
<StgValue><ssdm name="MatC_V_13_load"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:241 %mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_14"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:242 %MatC_V_14_load = load i10 %MatC_V_14_addr

]]></Node>
<StgValue><ssdm name="MatC_V_14_load"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:246 %mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_15"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:247 %MatC_V_15_load = load i10 %MatC_V_15_addr

]]></Node>
<StgValue><ssdm name="MatC_V_15_load"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:251 %mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_16"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:252 %MatC_V_16_load = load i10 %MatC_V_16_addr

]]></Node>
<StgValue><ssdm name="MatC_V_16_load"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:256 %mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_17"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:257 %MatC_V_17_load = load i10 %MatC_V_17_addr

]]></Node>
<StgValue><ssdm name="MatC_V_17_load"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:261 %mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_18"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:262 %MatC_V_18_load = load i10 %MatC_V_18_addr

]]></Node>
<StgValue><ssdm name="MatC_V_18_load"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:266 %mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_19"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:267 %MatC_V_19_load = load i10 %MatC_V_19_addr

]]></Node>
<StgValue><ssdm name="MatC_V_19_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="453" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:171 %mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:172 %MatC_V_load = load i10 %MatC_V_addr

]]></Node>
<StgValue><ssdm name="MatC_V_load"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:173 %add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:176 %mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:177 %MatC_V_1_load = load i10 %MatC_V_1_addr

]]></Node>
<StgValue><ssdm name="MatC_V_1_load"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:178 %add_ln886_1 = add i16 %MatC_V_1_load, i16 %mul_ln886_1

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:181 %mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:182 %MatC_V_2_load = load i10 %MatC_V_2_addr

]]></Node>
<StgValue><ssdm name="MatC_V_2_load"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:183 %add_ln886_2 = add i16 %MatC_V_2_load, i16 %mul_ln886_2

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:186 %mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_3"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:187 %MatC_V_3_load = load i10 %MatC_V_3_addr

]]></Node>
<StgValue><ssdm name="MatC_V_3_load"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:188 %add_ln886_3 = add i16 %MatC_V_3_load, i16 %mul_ln886_3

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:191 %mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_4"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:192 %MatC_V_4_load = load i10 %MatC_V_4_addr

]]></Node>
<StgValue><ssdm name="MatC_V_4_load"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:193 %add_ln886_4 = add i16 %MatC_V_4_load, i16 %mul_ln886_4

]]></Node>
<StgValue><ssdm name="add_ln886_4"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:196 %mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_5"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:197 %MatC_V_5_load = load i10 %MatC_V_5_addr

]]></Node>
<StgValue><ssdm name="MatC_V_5_load"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:198 %add_ln886_5 = add i16 %MatC_V_5_load, i16 %mul_ln886_5

]]></Node>
<StgValue><ssdm name="add_ln886_5"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:201 %mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_6"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:202 %MatC_V_6_load = load i10 %MatC_V_6_addr

]]></Node>
<StgValue><ssdm name="MatC_V_6_load"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:203 %add_ln886_6 = add i16 %MatC_V_6_load, i16 %mul_ln886_6

]]></Node>
<StgValue><ssdm name="add_ln886_6"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:206 %mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_7"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:207 %MatC_V_7_load = load i10 %MatC_V_7_addr

]]></Node>
<StgValue><ssdm name="MatC_V_7_load"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:208 %add_ln886_7 = add i16 %MatC_V_7_load, i16 %mul_ln886_7

]]></Node>
<StgValue><ssdm name="add_ln886_7"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:211 %mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_8"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:212 %MatC_V_8_load = load i10 %MatC_V_8_addr

]]></Node>
<StgValue><ssdm name="MatC_V_8_load"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:213 %add_ln886_8 = add i16 %MatC_V_8_load, i16 %mul_ln886_8

]]></Node>
<StgValue><ssdm name="add_ln886_8"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:216 %mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_9"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:217 %MatC_V_9_load = load i10 %MatC_V_9_addr

]]></Node>
<StgValue><ssdm name="MatC_V_9_load"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:218 %add_ln886_9 = add i16 %MatC_V_9_load, i16 %mul_ln886_9

]]></Node>
<StgValue><ssdm name="add_ln886_9"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:221 %mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_10"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:222 %MatC_V_10_load = load i10 %MatC_V_10_addr

]]></Node>
<StgValue><ssdm name="MatC_V_10_load"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:223 %add_ln886_10 = add i16 %MatC_V_10_load, i16 %mul_ln886_10

]]></Node>
<StgValue><ssdm name="add_ln886_10"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:226 %mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_11"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:227 %MatC_V_11_load = load i10 %MatC_V_11_addr

]]></Node>
<StgValue><ssdm name="MatC_V_11_load"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:228 %add_ln886_11 = add i16 %MatC_V_11_load, i16 %mul_ln886_11

]]></Node>
<StgValue><ssdm name="add_ln886_11"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:231 %mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_12"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:232 %MatC_V_12_load = load i10 %MatC_V_12_addr

]]></Node>
<StgValue><ssdm name="MatC_V_12_load"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:233 %add_ln886_12 = add i16 %MatC_V_12_load, i16 %mul_ln886_12

]]></Node>
<StgValue><ssdm name="add_ln886_12"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:236 %mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_13"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:237 %MatC_V_13_load = load i10 %MatC_V_13_addr

]]></Node>
<StgValue><ssdm name="MatC_V_13_load"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:238 %add_ln886_13 = add i16 %MatC_V_13_load, i16 %mul_ln886_13

]]></Node>
<StgValue><ssdm name="add_ln886_13"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:241 %mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_14"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:242 %MatC_V_14_load = load i10 %MatC_V_14_addr

]]></Node>
<StgValue><ssdm name="MatC_V_14_load"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:243 %add_ln886_14 = add i16 %MatC_V_14_load, i16 %mul_ln886_14

]]></Node>
<StgValue><ssdm name="add_ln886_14"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:246 %mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_15"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:247 %MatC_V_15_load = load i10 %MatC_V_15_addr

]]></Node>
<StgValue><ssdm name="MatC_V_15_load"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:248 %add_ln886_15 = add i16 %MatC_V_15_load, i16 %mul_ln886_15

]]></Node>
<StgValue><ssdm name="add_ln886_15"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:251 %mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_16"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:252 %MatC_V_16_load = load i10 %MatC_V_16_addr

]]></Node>
<StgValue><ssdm name="MatC_V_16_load"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:253 %add_ln886_16 = add i16 %MatC_V_16_load, i16 %mul_ln886_16

]]></Node>
<StgValue><ssdm name="add_ln886_16"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:256 %mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_17"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:257 %MatC_V_17_load = load i10 %MatC_V_17_addr

]]></Node>
<StgValue><ssdm name="MatC_V_17_load"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:258 %add_ln886_17 = add i16 %MatC_V_17_load, i16 %mul_ln886_17

]]></Node>
<StgValue><ssdm name="add_ln886_17"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:261 %mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_18"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:262 %MatC_V_18_load = load i10 %MatC_V_18_addr

]]></Node>
<StgValue><ssdm name="MatC_V_18_load"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:263 %add_ln886_18 = add i16 %MatC_V_18_load, i16 %mul_ln886_18

]]></Node>
<StgValue><ssdm name="add_ln886_18"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:266 %mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2

]]></Node>
<StgValue><ssdm name="mul_ln886_19"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="10">
<![CDATA[
for.inc133:267 %MatC_V_19_load = load i10 %MatC_V_19_addr

]]></Node>
<StgValue><ssdm name="MatC_V_19_load"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:268 %add_ln886_19 = add i16 %MatC_V_19_load, i16 %mul_ln886_19

]]></Node>
<StgValue><ssdm name="add_ln886_19"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0">
<![CDATA[
MAT_C_ROWS.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc133:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc133:4 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 150000, i64 150000, i64 150000

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc133:68 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_COLS_INNER_ROW_COL_PIPELINE_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc133:117 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc133:118 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:173 %add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:174 %store_ln886 = store i16 %add_ln886, i10 %MatC_V_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:178 %add_ln886_1 = add i16 %MatC_V_1_load, i16 %mul_ln886_1

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:179 %store_ln886 = store i16 %add_ln886_1, i10 %MatC_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:183 %add_ln886_2 = add i16 %MatC_V_2_load, i16 %mul_ln886_2

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:184 %store_ln886 = store i16 %add_ln886_2, i10 %MatC_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:188 %add_ln886_3 = add i16 %MatC_V_3_load, i16 %mul_ln886_3

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:189 %store_ln886 = store i16 %add_ln886_3, i10 %MatC_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:193 %add_ln886_4 = add i16 %MatC_V_4_load, i16 %mul_ln886_4

]]></Node>
<StgValue><ssdm name="add_ln886_4"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:194 %store_ln886 = store i16 %add_ln886_4, i10 %MatC_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:198 %add_ln886_5 = add i16 %MatC_V_5_load, i16 %mul_ln886_5

]]></Node>
<StgValue><ssdm name="add_ln886_5"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:199 %store_ln886 = store i16 %add_ln886_5, i10 %MatC_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:203 %add_ln886_6 = add i16 %MatC_V_6_load, i16 %mul_ln886_6

]]></Node>
<StgValue><ssdm name="add_ln886_6"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:204 %store_ln886 = store i16 %add_ln886_6, i10 %MatC_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:208 %add_ln886_7 = add i16 %MatC_V_7_load, i16 %mul_ln886_7

]]></Node>
<StgValue><ssdm name="add_ln886_7"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:209 %store_ln886 = store i16 %add_ln886_7, i10 %MatC_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:213 %add_ln886_8 = add i16 %MatC_V_8_load, i16 %mul_ln886_8

]]></Node>
<StgValue><ssdm name="add_ln886_8"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:214 %store_ln886 = store i16 %add_ln886_8, i10 %MatC_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:218 %add_ln886_9 = add i16 %MatC_V_9_load, i16 %mul_ln886_9

]]></Node>
<StgValue><ssdm name="add_ln886_9"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:219 %store_ln886 = store i16 %add_ln886_9, i10 %MatC_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:223 %add_ln886_10 = add i16 %MatC_V_10_load, i16 %mul_ln886_10

]]></Node>
<StgValue><ssdm name="add_ln886_10"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:224 %store_ln886 = store i16 %add_ln886_10, i10 %MatC_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:228 %add_ln886_11 = add i16 %MatC_V_11_load, i16 %mul_ln886_11

]]></Node>
<StgValue><ssdm name="add_ln886_11"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:229 %store_ln886 = store i16 %add_ln886_11, i10 %MatC_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:233 %add_ln886_12 = add i16 %MatC_V_12_load, i16 %mul_ln886_12

]]></Node>
<StgValue><ssdm name="add_ln886_12"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:234 %store_ln886 = store i16 %add_ln886_12, i10 %MatC_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:238 %add_ln886_13 = add i16 %MatC_V_13_load, i16 %mul_ln886_13

]]></Node>
<StgValue><ssdm name="add_ln886_13"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:239 %store_ln886 = store i16 %add_ln886_13, i10 %MatC_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:243 %add_ln886_14 = add i16 %MatC_V_14_load, i16 %mul_ln886_14

]]></Node>
<StgValue><ssdm name="add_ln886_14"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:244 %store_ln886 = store i16 %add_ln886_14, i10 %MatC_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:248 %add_ln886_15 = add i16 %MatC_V_15_load, i16 %mul_ln886_15

]]></Node>
<StgValue><ssdm name="add_ln886_15"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:249 %store_ln886 = store i16 %add_ln886_15, i10 %MatC_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:253 %add_ln886_16 = add i16 %MatC_V_16_load, i16 %mul_ln886_16

]]></Node>
<StgValue><ssdm name="add_ln886_16"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:254 %store_ln886 = store i16 %add_ln886_16, i10 %MatC_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:258 %add_ln886_17 = add i16 %MatC_V_17_load, i16 %mul_ln886_17

]]></Node>
<StgValue><ssdm name="add_ln886_17"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:259 %store_ln886 = store i16 %add_ln886_17, i10 %MatC_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:263 %add_ln886_18 = add i16 %MatC_V_18_load, i16 %mul_ln886_18

]]></Node>
<StgValue><ssdm name="add_ln886_18"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:264 %store_ln886 = store i16 %add_ln886_18, i10 %MatC_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc133:268 %add_ln886_19 = add i16 %MatC_V_19_load, i16 %mul_ln886_19

]]></Node>
<StgValue><ssdm name="add_ln886_19"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc133:269 %store_ln886 = store i16 %add_ln886_19, i10 %MatC_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
for.inc133:278 %br_ln70 = br void %for.inc124.19

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
