module clock_divier(
	input Clock, Reset_n,
	output reg clk_ms
	);
	
	reg [20:0] cntr;
	
	
	always @(posedge Clock)
	begin
		if (reset_n == 0)
		begin
			cntr[20:0] <= 20'b0;
			clk_ms     <= 1'b0;
			
		end
		if (cntr[20:0] == num) clk_ms <= clk_ms+1'b1;
		cntr[20:0] <= cntr[20:0] + 20'b1;
	end
	
endmodule
