{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 16:20:18 2012 " "Info: Processing started: Tue Feb 28 16:20:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transmitter-structure " "Info: Found design unit 1: uart_transmitter-structure" {  } { { "../rtl/uart_transmitter.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Info: Found entity 1: uart_transmitter" {  } { { "../rtl/uart_transmitter.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_transmitter_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transmitter_fsm-behaviour " "Info: Found design unit 1: uart_transmitter_fsm-behaviour" {  } { { "../rtl/uart_transmitter_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter_fsm.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter_fsm " "Info: Found entity 1: uart_transmitter_fsm" {  } { { "../rtl/uart_transmitter_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter_fsm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_generator-behaviour " "Info: Found design unit 1: parity_generator-behaviour" {  } { { "../rtl/parity_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 parity_generator " "Info: Found entity 1: parity_generator" {  } { { "../rtl/parity_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/parity_generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_control-behaviour " "Info: Found design unit 1: reset_control-behaviour" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 error_indicator-behaviour " "Info: Found design unit 2: error_indicator-behaviour" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uart_de0-structure " "Info: Found design unit 3: uart_de0-structure" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_control " "Info: Found entity 1: reset_control" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 error_indicator " "Info: Found entity 2: error_indicator" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_de0 " "Info: Found entity 3: uart_de0" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 88 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behaviour " "Info: Found design unit 1: shift_reg-behaviour" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schmitt_trigger_filter-behaviour " "Info: Found design unit 1: schmitt_trigger_filter-behaviour" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 schmitt_trigger_filter " "Info: Found entity 1: schmitt_trigger_filter" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primatives_pkg " "Info: Found design unit 1: primatives_pkg" {  } { { "../../primatives/rtl/primatives_pkg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Info: Found design unit 1: counter-behaviour" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver_fsm-behaviour " "Info: Found design unit 1: uart_receiver_fsm-behaviour" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver_fsm " "Info: Found entity 1: uart_receiver_fsm" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-structure " "Info: Found design unit 1: uart_receiver-structure" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Info: Found entity 1: uart_receiver" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-structure " "Info: Found design unit 1: uart-structure" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_rate_generator-structure " "Info: Found design unit 1: baud_rate_generator-structure" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Info: Found entity 1: baud_rate_generator" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_de0 " "Info: Elaborating entity \"uart_de0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_done_tick uart_de0.vhd(168) " "Warning (10036): Verilog HDL or VHDL warning at uart_de0.vhd(168): object \"tx_done_tick\" assigned a value but never read" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_1 " "Info: Elaborating entity \"uart\" for hierarchy \"uart:uart_1\"" {  } { { "../rtl/uart_de0.vhd" "uart_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:uart_1\|uart_receiver:uart_receiver_1 " "Info: Elaborating entity \"uart_receiver\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\"" {  } { { "../rtl/uart.vhd" "uart_receiver_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schmitt_trigger_filter uart:uart_1\|uart_receiver:uart_receiver_1\|schmitt_trigger_filter:rx_filter " "Info: Elaborating entity \"schmitt_trigger_filter\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|schmitt_trigger_filter:rx_filter\"" {  } { { "../rtl/uart_receiver.vhd" "rx_filter" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:p_shift_reg " "Info: Elaborating entity \"shift_reg\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:p_shift_reg\"" {  } { { "../rtl/uart_receiver.vhd" "p_shift_reg" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_reg.vhd(30) " "Warning (10445): VHDL Subtype or Type Declaration warning at shift_reg.vhd(30): subtype or type has null range" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 30 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:r_shift_reg " "Info: Elaborating entity \"shift_reg\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|shift_reg:r_shift_reg\"" {  } { { "../rtl/uart_receiver.vhd" "r_shift_reg" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart:uart_1\|uart_receiver:uart_receiver_1\|counter:sample_counter " "Info: Elaborating entity \"counter\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|counter:sample_counter\"" {  } { { "../rtl/uart_receiver.vhd" "sample_counter" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver_fsm uart:uart_1\|uart_receiver:uart_receiver_1\|uart_receiver_fsm:uart_receiver_fsm_1 " "Info: Elaborating entity \"uart_receiver_fsm\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|uart_receiver_fsm:uart_receiver_fsm_1\"" {  } { { "../rtl/uart_receiver.vhd" "uart_receiver_fsm_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_generator uart:uart_1\|uart_receiver:uart_receiver_1\|parity_generator:parity_generator_1 " "Info: Elaborating entity \"parity_generator\" for hierarchy \"uart:uart_1\|uart_receiver:uart_receiver_1\|parity_generator:parity_generator_1\"" {  } { { "../rtl/uart_receiver.vhd" "parity_generator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart:uart_1\|uart_transmitter:uart_transmitter_1 " "Info: Elaborating entity \"uart_transmitter\" for hierarchy \"uart:uart_1\|uart_transmitter:uart_transmitter_1\"" {  } { { "../rtl/uart.vhd" "uart_transmitter_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart:uart_1\|uart_transmitter:uart_transmitter_1\|counter:bits_counter " "Info: Elaborating entity \"counter\" for hierarchy \"uart:uart_1\|uart_transmitter:uart_transmitter_1\|counter:bits_counter\"" {  } { { "../rtl/uart_transmitter.vhd" "bits_counter" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart:uart_1\|uart_transmitter:uart_transmitter_1\|shift_reg:t_shift_reg " "Info: Elaborating entity \"shift_reg\" for hierarchy \"uart:uart_1\|uart_transmitter:uart_transmitter_1\|shift_reg:t_shift_reg\"" {  } { { "../rtl/uart_transmitter.vhd" "t_shift_reg" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_generator uart:uart_1\|uart_transmitter:uart_transmitter_1\|parity_generator:parity_generator_1 " "Info: Elaborating entity \"parity_generator\" for hierarchy \"uart:uart_1\|uart_transmitter:uart_transmitter_1\|parity_generator:parity_generator_1\"" {  } { { "../rtl/uart_transmitter.vhd" "parity_generator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter_fsm uart:uart_1\|uart_transmitter:uart_transmitter_1\|uart_transmitter_fsm:uart_transmitter_fsm_1 " "Info: Elaborating entity \"uart_transmitter_fsm\" for hierarchy \"uart:uart_1\|uart_transmitter:uart_transmitter_1\|uart_transmitter_fsm:uart_transmitter_fsm_1\"" {  } { { "../rtl/uart_transmitter.vhd" "uart_transmitter_fsm_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_transmitter.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator uart:uart_1\|baud_rate_generator:baud_rate_generator_1 " "Info: Elaborating entity \"baud_rate_generator\" for hierarchy \"uart:uart_1\|baud_rate_generator:baud_rate_generator_1\"" {  } { { "../rtl/uart.vhd" "baud_rate_generator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter uart:uart_1\|baud_rate_generator:baud_rate_generator_1\|counter:cycles_counter " "Info: Elaborating entity \"counter\" for hierarchy \"uart:uart_1\|baud_rate_generator:baud_rate_generator_1\|counter:cycles_counter\"" {  } { { "../rtl/baud_rate_generator.vhd" "cycles_counter" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_control reset_control:reset_control_1 " "Info: Elaborating entity \"reset_control\" for hierarchy \"reset_control:reset_control_1\"" {  } { { "../rtl/uart_de0.vhd" "reset_control_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_indicator error_indicator:error_indicator_1 " "Info: Elaborating entity \"error_indicator\" for hierarchy \"error_indicator:error_indicator_1\"" {  } { { "../rtl/uart_de0.vhd" "error_indicator_1" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 44 -1 0 } } { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 25 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "234 " "Warning: Design contains 234 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_BYTE_N " "Warning (15610): No output dependent on input pin \"FL_BYTE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_CE_N " "Warning (15610): No output dependent on input pin \"FL_CE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_OE_N " "Warning (15610): No output dependent on input pin \"FL_OE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RST_N " "Warning (15610): No output dependent on input pin \"FL_RST_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WE_N " "Warning (15610): No output dependent on input pin \"FL_WE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WP_N " "Warning (15610): No output dependent on input pin \"FL_WP_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ15_AM1 " "Warning (15610): No output dependent on input pin \"FL_DQ15_AM1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_N0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_N0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_P0 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_P0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKIN_N1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_P1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_P1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKOUT_N1 " "Warning (15610): No output dependent on input pin \"GPIO_CLKOUT_N1\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "Warning (15610): No output dependent on input pin \"PS2_KBCLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "Warning (15610): No output dependent on input pin \"PS2_KBDAT\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "Warning (15610): No output dependent on input pin \"PS2_MSCLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "Warning (15610): No output dependent on input pin \"PS2_MSDAT\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "Warning (15610): No output dependent on input pin \"UART_CTS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "Warning (15610): No output dependent on input pin \"SD_CLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "Warning (15610): No output dependent on input pin \"SD_CMD\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "Warning (15610): No output dependent on input pin \"SD_DAT3\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "Warning (15610): No output dependent on input pin \"LCD_RW\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "Warning (15610): No output dependent on input pin \"LCD_RS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "Warning (15610): No output dependent on input pin \"LCD_EN\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "Warning (15610): No output dependent on input pin \"LCD_BLON\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "Warning (15610): No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "Warning (15610): No output dependent on input pin \"DRAM_CS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "Warning (15610): No output dependent on input pin \"DRAM_CLK\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "Warning (15610): No output dependent on input pin \"DRAM_CKE\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "Warning (15610): No output dependent on input pin \"DRAM_LDQM\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "Warning (15610): No output dependent on input pin \"DRAM_UDQM\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "Warning (15610): No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "Warning (15610): No output dependent on input pin \"DRAM_WE_N\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[13\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[14\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[15\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[16\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[17\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[18\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[19\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[21\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[0\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[1\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[2\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[3\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[4\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[5\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[6\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[7\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[8\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[9\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[10\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[11\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[12\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[13\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[14\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[17\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "Warning (15610): No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "Warning (15610): No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "Warning (15610): No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "Warning (15610): No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "Warning (15610): No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "Warning (15610): No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "Warning (15610): No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "Warning (15610): No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "Warning (15610): No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "Warning (15610): No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "Warning (15610): No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "Warning (15610): No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[0\] " "Warning (15610): No output dependent on input pin \"HEX0\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[1\] " "Warning (15610): No output dependent on input pin \"HEX0\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[2\] " "Warning (15610): No output dependent on input pin \"HEX0\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[3\] " "Warning (15610): No output dependent on input pin \"HEX0\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[4\] " "Warning (15610): No output dependent on input pin \"HEX0\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[5\] " "Warning (15610): No output dependent on input pin \"HEX0\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[6\] " "Warning (15610): No output dependent on input pin \"HEX0\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[7\] " "Warning (15610): No output dependent on input pin \"HEX0\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[0\] " "Warning (15610): No output dependent on input pin \"HEX1\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[1\] " "Warning (15610): No output dependent on input pin \"HEX1\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[2\] " "Warning (15610): No output dependent on input pin \"HEX1\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[3\] " "Warning (15610): No output dependent on input pin \"HEX1\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[4\] " "Warning (15610): No output dependent on input pin \"HEX1\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[5\] " "Warning (15610): No output dependent on input pin \"HEX1\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[6\] " "Warning (15610): No output dependent on input pin \"HEX1\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[7\] " "Warning (15610): No output dependent on input pin \"HEX1\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[0\] " "Warning (15610): No output dependent on input pin \"HEX2\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[1\] " "Warning (15610): No output dependent on input pin \"HEX2\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[2\] " "Warning (15610): No output dependent on input pin \"HEX2\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[3\] " "Warning (15610): No output dependent on input pin \"HEX2\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[4\] " "Warning (15610): No output dependent on input pin \"HEX2\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[5\] " "Warning (15610): No output dependent on input pin \"HEX2\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[6\] " "Warning (15610): No output dependent on input pin \"HEX2\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[7\] " "Warning (15610): No output dependent on input pin \"HEX2\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[0\] " "Warning (15610): No output dependent on input pin \"HEX3\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[1\] " "Warning (15610): No output dependent on input pin \"HEX3\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[2\] " "Warning (15610): No output dependent on input pin \"HEX3\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[3\] " "Warning (15610): No output dependent on input pin \"HEX3\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[4\] " "Warning (15610): No output dependent on input pin \"HEX3\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[5\] " "Warning (15610): No output dependent on input pin \"HEX3\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[6\] " "Warning (15610): No output dependent on input pin \"HEX3\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[7\] " "Warning (15610): No output dependent on input pin \"HEX3\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_BA\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_BA\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Info: Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "241 " "Info: Implemented 241 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 238 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 16:20:34 2012 " "Info: Processing ended: Tue Feb 28 16:20:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
