#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 27 12:57:44 2020
# Process ID: 1280
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.runs/synth_1
# Command line: vivado.exe -log Memory_Stage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory_Stage.tcl
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.runs/synth_1/Memory_Stage.vds
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Memory_Stage.tcl -notrace
Command: synth_design -top Memory_Stage -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2668 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 489.820 ; gain = 187.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Memory_Stage' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd:40]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Data_Memory' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Data_Memory.vhd:19' bound to instance 'mem' of component 'Data_Memory' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Data_Memory.vhd:34]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Data_Memory.vhd:34]
INFO: [Synth 8-3491] module 'SevenSegController' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/seven_seg_controller.vhd:19' bound to instance 'sevenseg' of component 'SevenSegController' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd:82]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-3491] module 'BCDSevenSegConverter' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/bcd_seven_seg_converter.vhd:6' bound to instance 'BCDSevenSegConverter_0' of component 'BCDSevenSegConverter' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/seven_seg_controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'BCDSevenSegConverter' [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/bcd_seven_seg_converter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BCDSevenSegConverter' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Memory_Stage' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 552.500 ; gain = 249.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 552.500 ; gain = 249.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 552.500 ; gain = 249.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 552.500 ; gain = 249.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SevenSegController 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 690.059 ; gain = 387.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+-------------+------------------+-----------+----------------------+-------------------+
|Memory_Stage | mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+-------------+------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 694.078 ; gain = 391.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+-------------+------------------+-----------+----------------------+-------------------+
|Memory_Stage | mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+-------------+------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 694.078 ; gain = 391.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     5|
|3     |LUT1      |     1|
|4     |LUT2      |     4|
|5     |LUT3      |     4|
|6     |LUT4      |    25|
|7     |LUT5      |    17|
|8     |LUT6      |    36|
|9     |RAM256X1S |   128|
|10    |FDRE      |    36|
|11    |IBUF      |    89|
|12    |OBUF      |    82|
+------+----------+------+

Report Instance Areas: 
+------+-----------+-------------------+------+
|      |Instance   |Module             |Cells |
+------+-----------+-------------------+------+
|1     |top        |                   |   428|
|2     |  mem      |Data_Memory        |   226|
|3     |  sevenseg |SevenSegController |    30|
+------+-----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 694.082 ; gain = 391.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.188 ; gain = 510.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv/Desktop/DSD II/Lab_5/Memory_Stage/Memory_Stage/Memory_Stage.runs/synth_1/Memory_Stage.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Memory_Stage_utilization_synth.rpt -pb Memory_Stage_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 27 12:58:07 2020...
