// Seed: 3091620648
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  tri1 id_3
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1
    , id_8,
    input  tri0  id_2
    , id_9,
    inout  tri   id_3,
    output tri   id_4,
    input  uwire id_5,
    input  uwire id_6
);
  logic id_10;
  ;
  nand primCall (id_4, id_5, id_0, id_2, id_3, id_10, id_8);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1[1] = 1 & -1 == -1'b0;
  wire id_2;
  assign module_0.id_0 = 0;
  integer id_3;
endmodule
