<!doctype html>
<html>
<head>
<title>CAP (SATA_AHCI_HBA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sata_ahci_hba.html")>SATA_AHCI_HBA Module</a> &gt; CAP (SATA_AHCI_HBA) Register</p><h1>CAP (SATA_AHCI_HBA) Register</h1>
<h2>CAP (SATA_AHCI_HBA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CAP</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0C0000 (SATA_AHCI_HBA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0xE537FF81</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>HBA Capabilities</td></tr>
</table>
<p>Indicates basic capabilities of the HBA to driver software.</p>
<h2>CAP (SATA_AHCI_HBA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>S64A</td><td class="center">31</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports 64-bit Addressing (S64A):<br/>Indicates whether the HBA can access 64-bit data structures.<br/>When set to '1', the HBA shall make the 32-bit upper bits of the port DMA Descriptor, the PRD Base, and each PRD entry read/write.<br/>When cleared to '0', these are read-only and treated as '0' by the HBA.</td></tr>
<tr valign=top><td>SNCQ</td><td class="center">30</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports Native Command Queuing (SNCQ): Indicates whether the HBA supports Serial ATA native command queuing.<br/>If set to '1', an HBA shall handle DMA Setup FISes natively, and shall handle the auto-activate optimization through that FIS.<br/>If cleared to '0', native command queuing is not supported and software should not issue any native command queuing commands.</td></tr>
<tr valign=top><td>SSNTF</td><td class="center">29</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports SNotification Register (SSNTF): When set to '1', the HBA supports the PxSNTF (SNotification) register and its associated functionality.<br/>When cleared to '0', the HBA does not support the PxSNTF (SNotification) register and its associated functionality.<br/>Refer to section 10.11.1.<br/>Asynchronous notification with a directly attached device is always supported.</td></tr>
<tr valign=top><td>SMPS</td><td class="center">28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Supports Mechanical Presence Switch (SMPS): When set to '1', the HBA supports mechanical presence switches on its ports for use in hot plug operations.<br/>When cleared to '0', this function is not supported.<br/>This value is loaded by the BIOS prior to OS initialization.</td></tr>
<tr valign=top><td>SSS</td><td class="center">27</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Supports Staggered Spin-up (SSS):<br/>When set to '1', the HBA supports staggered spin-up on its ports, for use in balancing power spikes.<br/>When cleared to '0', this function is not supported. This value is loaded by the BIOS prior to OS initiallization.</td></tr>
<tr valign=top><td>SALP</td><td class="center">26</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports Aggressive Link Power Management (SALP):<br/>When set to '1', the HBA can support auto-generating link requests to the Partial or Slumber states when there are no commands to process.<br/>When cleared to '0', this function is not supported and software shall treat the PxCMD.ALPE and PxCMD.ASP bits as reserved.<br/>Refer to section 8.3.1.3.</td></tr>
<tr valign=top><td>SAL</td><td class="center">25</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Supports Activity LED (SAL): When set to '1', the HBA supports a single activity indication output pin.<br/>This pin can be connected to an LED on the platform to indicate device activity on any drive.<br/>When cleared to '0', this function is not supported.<br/>See section 10.11 for more information.</td></tr>
<tr valign=top><td>SCLO</td><td class="center">24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports Command List Override (SCLO): When set to '1', the HBA supports the PxCMD.CLO bit and its associated function.<br/>When cleared to '0', the HBA is not capable of clearing the BSY and DRQ bits in the Status register in order to issue a software reset if these bits are still set from a previous operation.</td></tr>
<tr valign=top><td>ISS</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>Interface Speed Support (ISS): Indicates the maximum speed the HBA can support on its ports.<br/>These encodings match the system software programmable PxSCTL.DET.SPD field.<br/>Values are:<br/>Bits Definition<br/>0000 Reserved<br/>0001 Gen 1 (1.5 Gbps)<br/>0010 Gen 2 (3 Gbps)<br/>0011 Gen 3 (6 Gbps)<br/>0100 - 1111 Reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">19</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>SAM</td><td class="center">18</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports AHCI mode only (SAM): The SATA controller may optionally support AHCI access mechanisms only.<br/>A value of '0' indicates that in addition to the native AHCI mechanism (via ABAR), the SATA controller implements a legacy, task-file based register interface such as SFF-8038i.<br/>A value of '1' indicates that the SATA controller does not implement a legacy, task-file based register interface.</td></tr>
<tr valign=top><td>SPM</td><td class="center">17</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Supports Port Multiplier (SPM): Indicates whether the HBA can support a Port Multiplier.<br/>When set, a Port Multiplier using command-based switching is supported and FIS-based switching may be supported.<br/>When cleared to '0', a Port Multiplier is not supported, and a Port Multiplier may not be attached to this HBA.</td></tr>
<tr valign=top><td>FBSS</td><td class="center">16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>FIS-based Switching Supported (FBSS): When set to '1', indicates that the HBA supports Port Multiplier FIS-based switching. When cleared to '0', indicates that the HBA does not support FIS-based switching.<br/>This bit shall only be set to '1' if the SPM bit is set to '1'.</td></tr>
<tr valign=top><td>PMD</td><td class="center">15</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>PIO Multiple DRQ Block (PMD): If set to '1', the HBA supports multiple DRQ block data transfers for the PIO command protocol.<br/>If cleared to '0' the HBA only supports single DRQ block data transfers for the PIO command protocol.<br/>AHCI 1.2 HBAs shall have this bit set to '1'.</td></tr>
<tr valign=top><td>SSC</td><td class="center">14</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Slumber State Capable (SSC): Indicates whether the HBA can support transitions to the Slumber state.<br/>When cleared to '0', software must not allow the HBA to initiate transitions to the Slumber state via agressive link power management nor the PxCMD.ICC field in each port, and the PxSCTL.IPM field in each port must be programmed to disallow device initiated Slumber requests.<br/>When set to '1', HBA and device initiated Slumber requests can be supported.</td></tr>
<tr valign=top><td>PSC</td><td class="center">13</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Partial State Capable (PSC): Indicates whether the HBA can support transitions to the Partial state.<br/>When cleared to '0', software must not allow the HBA to initiate transitions to the Partial state via agressive link power management nor the PxCMD.ICC field in each port, and the PxSCTL.IPM field in each port must be programmed to disallow device initiated Partial requests.<br/>When set to '1', HBA and device initiated Partial requests can be supported.</td></tr>
<tr valign=top><td>NCS</td><td class="center">12:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1F</td><td>Number of Command Slots (NCS):<br/>0's based value indicating the number of command slots per port supported by this HBA.<br/>A minimum of 1 and maximum of 32 slots per port can be supported.<br/>The same number of command slots is available on each implemented port.</td></tr>
<tr valign=top><td>CCCS</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Command Completion Coalescing Supported (CCCS): When set to '1', indicates that the HBA supports command completion coalescing as defined in section 11.<br/>When command completion coalescing is supported, the HBA has implemented the CCC_CTL and the CCC_PORTS global HBA registers.<br/>When cleared to '0', indicates that the HBA does not support command completion coalescing and the CCC_CTL and CCC_PORTS global HBA registers are not implemented.</td></tr>
<tr valign=top><td>EMS</td><td class="center"> 6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Enclosure Management Supported (EMS): When set to '1', indicates that the HBA supports enclosure management as defined in section 12.<br/>When enclosure management is supported, the HBA has implemented the EM_LOC and EM_CTL global HBA registers.<br/>When cleared to '0', indicates that the HBA does not support enclosure management and the EM_LOC and EM_CTL global HBA registers are not implemented.</td></tr>
<tr valign=top><td>SXS</td><td class="center"> 5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Supports External SATA (SXS): When set this bit is set to '1', indicates that the HBA has one or more Serial ATA ports that has a signal only connector that is externally accessible (e.g. eSATA connector). If this bit is set to '1', software may refer to the PxCMD.ESP bit to determine whether a specific port has its signal connector externally accessible as a signal only connector (i.e. power is not part of that connector).<br/>When the bit is cleared to '0', indicates that the HBA has no Serial ATA ports that have a signal only connector externally accessible.</td></tr>
<tr valign=top><td>NP</td><td class="center"> 4:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Number of Ports (NP):<br/>0's based value indicating the maximum number of ports supported by the HBA silicon.<br/>A maximum of 32 ports can be supported.<br/>A value of '0h', indicating one port, is the minimum requirement.<br/>Note that the number of ports indicated in this field may be more than the number of ports indicated in the PI register.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>