 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-16-2012,  8:06PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
43 /72  ( 60%) 234 /360  ( 65%) 108/216 ( 50%)   40 /72  ( 56%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          15/18       28/54       88/90       8/ 9
FB2           1/18       27/54       25/90       1/ 9
FB3          10/18       28/54       36/90       9/ 9*
FB4          17/18       25/54       85/90       4/ 7
             -----       -----       -----      -----    
             43/72      108/216     234/360     22/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'rst' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    19      28
Output        :   12          12    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     22          22

** Power Data **

There are 43 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'trig' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'trig_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                Pts   Inps          No.  Type    Use     Mode Rate State
resetChecker                        2     4     FB1_2   1    I/O     O       STD  FAST RESET
lastkey                             3     4     FB1_5   2    I/O     O       STD  FAST RESET
okLmp                               17    13    FB1_6   3    I/O     O       STD  FAST RESET
larm                                2     5     FB1_8   4    I/O     O       STD  FAST RESET
resp<3>                             4     6     FB1_15  8    I/O     O       STD  FAST RESET
resp<2>                             4     6     FB1_17  9    I/O     O       STD  FAST RESET
nextKey                             4     6     FB3_2   11   I/O     O       STD  FAST RESET
found                               16    12    FB3_5   12   I/O     O       STD  FAST 
sendEnable                          2     4     FB3_16  24   I/O     O       STD  FAST RESET
getRand                             2     3     FB4_5   26   I/O     O       STD  FAST RESET
resp<0>                             4     6     FB4_15  33   I/O     O       STD  FAST RESET
resp<1>                             4     7     FB4_17  34   I/O     O       STD  FAST RESET

** 31 Buried Nodes **

Signal                              Total Total Loc     Pwr  Reg Init
Name                                Pts   Inps          Mode State
$OpTx$FX_DC$25                      16    12    FB1_1   STD  
XLXI_2/XLXI_12/state_FSM_FFd2       3     4     FB1_3   STD  RESET
XLXI_2/XLXI_12/state_FSM_FFd1       3     4     FB1_4   STD  RESET
XLXI_2/XLXN_31<3>                   4     5     FB1_9   STD  RESET
XLXI_2/XLXN_31<2>                   4     5     FB1_10  STD  RESET
XLXI_2/XLXN_31<1>                   4     5     FB1_11  STD  RESET
XLXI_1/nextSig                      16    17    FB1_13  STD  RESET
XLXN_85                             2     4     FB1_14  STD  RESET
XLXI_2/XLXN_31<0>                   4     5     FB1_16  STD  RESET
XLXI_1/state_FSM_FFd1               25    27    FB2_16  STD  RESET
resp_3_OBUF/resp_3_OBUF_RSTF__$INT  1     2     FB3_11  STD  
XLXI_13/state_FSM_FFd2              1     3     FB3_12  STD  RESET
XLXN_110                            2     4     FB3_13  STD  RESET
XLXI_9/timer<0>                     2     2     FB3_14  STD  RESET
XLXI_13/state_FSM_FFd1              2     3     FB3_15  STD  RESET
XLXI_9/timer<2>                     3     4     FB3_17  STD  RESET
XLXI_9/timer<1>                     3     3     FB3_18  STD  RESET
XLXI_1/state_FSM_FFd3               2     12    FB4_1   STD  RESET
XLXI_9/timer<5>                     3     7     FB4_2   STD  RESET
XLXI_9/timer<4>                     3     6     FB4_3   STD  RESET
XLXI_12/state_FSM_FFd1              10    8     FB4_4   STD  RESET
XLXI_9/timer<3>                     3     5     FB4_6   STD  RESET
XLXI_1/state_FSM_FFd2               5     15    FB4_7   STD  RESET
XLXI_1/count<1>                     5     15    FB4_8   STD  RESET
XLXI_1/alarm                        5     17    FB4_9   STD  RESET
XLXI_12/state_FSM_FFd5              6     8     FB4_10  STD  RESET
XLXI_12/state_FSM_FFd4              6     8     FB4_11  STD  RESET
XLXI_12/state_FSM_FFd3              8     8     FB4_13  STD  RESET
XLXI_1/count<0>                     8     15    FB4_14  STD  RESET
XLXN_30                             2     3     FB4_16  STD  RESET
XLXI_12/state_FSM_FFd2              9     8     FB4_18  STD  RESET

** 10 Inputs **

Signal                              Loc     Pin  Pin     Pin     
Name                                        No.  Type    Use     
clk                                 FB1_9   5    GCK/I/O GCK
trig                                FB1_11  6    GCK/I/O I
rst                                 FB2_9   39   GSR/I/O GSR/I
rcv                                 FB3_8   13   I/O     I
lowClk                              FB3_9   14   I/O     I
data<0>                             FB3_11  18   I/O     I
data<1>                             FB3_14  19   I/O     I
data<2>                             FB3_15  20   I/O     I
data<3>                             FB3_17  22   I/O     I
sendDone                            FB4_2   25   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$25       16      11<-   0   0     FB1_1         (b)     (b)
resetChecker          2       1<- /\4   0     FB1_2   1     I/O     O
XLXI_2/XLXI_12/state_FSM_FFd2
                      3       0   /\1   1     FB1_3         (b)     (b)
XLXI_2/XLXI_12/state_FSM_FFd1
                      3       0   \/1   1     FB1_4         (b)     (b)
lastkey               3       1<- \/3   0     FB1_5   2     I/O     O
okLmp                17      12<-   0   0     FB1_6   3     I/O     O
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
larm                  2       1<- /\4   0     FB1_8   4     I/O     O
XLXI_2/XLXN_31<3>     4       0   /\1   0     FB1_9   5     GCK/I/O GCK
XLXI_2/XLXN_31<2>     4       0   \/1   0     FB1_10        (b)     (b)
XLXI_2/XLXN_31<1>     4       1<- \/2   0     FB1_11  6     GCK/I/O I
(unused)              0       0   \/5   0     FB1_12        (b)     (b)
XLXI_1/nextSig       16      11<-   0   0     FB1_13        (b)     (b)
XLXN_85               2       1<- /\4   0     FB1_14  7     GCK/I/O (b)
resp<3>               4       0   /\1   0     FB1_15  8     I/O     O
XLXI_2/XLXN_31<0>     4       0   \/1   0     FB1_16        (b)     (b)
resp<2>               4       1<- \/2   0     FB1_17  9     I/O     O
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/alarm                   11: XLXI_2/XLXN_31<1>  20: nextKey 
  2: XLXI_1/state_FSM_FFd1          12: XLXI_2/XLXN_31<2>  21: rcv 
  3: XLXI_1/state_FSM_FFd2          13: XLXI_2/XLXN_31<3>  22: resp<0> 
  4: XLXI_1/state_FSM_FFd3          14: data<0>            23: resp<1> 
