DMA_WRITE_ADDR (pixel_read): 000000005000011c
>>> PIXEL READ REG: 2001fd60
DMA channels configured for sprite dimensions: 32x32

DMA # 2 REGS (start):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000000
3: 0000000000241019
4: 0000000000241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000000
8: 0000000000241019
DMA 2 COUNT: 00000000
DMA 2 STATUS: 00241019

DMA # 3 REGS (start):

read:  000000005030002c
write: 000000005000011c
2: 0000000000000000
3: 00000000003f9801
4: 00000000003f9801
5: 000000005030002c
6: 000000005000011c
7: 0000000000000000
8: 00000000003f9801
DMA 3 COUNT: 00000000
DMA 3 STATUS: 003f9801

DMA # 4 REGS (start):

read:  000000002000ca40
write: 000000002001fd60
2: 0000000000000000
3: 00000000003fa8f5
4: 00000000003fa8f5
5: 000000002000ca40
6: 000000002001fd60
7: 0000000000000000
8: 00000000003fa8f5
DMA 4 COUNT: 00000000
DMA 4 STATUS: 003fa8f5
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca84
write: 0000000050300010
2: 0000000000000003
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca84
6: 0000000050300010
7: 0000000000000003
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca88
write: 0000000050300010
2: 0000000000000002
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca8c
6: 0000000050300010
7: 0000000000000001
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca8c
write: 0000000050300010
2: 0000000000000001
3: 0000000000241019
4: 0000000000241019
5: 000000002001ca90
6: 0000000050300010
7: 0000000000000000                                                            0000009 00000009   RX FIFO level: 40000009 00000009 00000009 00000009 00000009 00
  TX FIFO level: 49
DEBUG BYTES
DMA # 2 REGS (end):
00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009
read:  000000002001ca90
write: 0000000050300010
2: 0000000000000000
3: 0000000000241019
4: 0000000000241019
5: 000000002001ca90
6: 0000000050300010
7: 0000000000000000
8: 0000000000241019

DMA # 3 REGS (end):

read:  000000005030002c
write: 000000005000011c
2: 0000000000000000
3: 00000000003f9801
4: 00000000003f9801
5: 000000005030002c
6: 000000005000011c
7: 0000000000000000
8: 00000000003f9801

DMA # 4 REGS (end):

read:  000000002000ca40
write: 000000002001fd60
2: 0000000000000000
3: 00000000003fa8f5
4: 00000000003fa8f5
5: 000000002000ca40
6: 000000002001fd60
7: 0000000000000000
8: 00000000003fa8f5
Transfer complete. Sprite dimensions: 32x32
-- Preloading images...
Free memory: 63,760 bytes
stack: 2084
GC: total: 229952, used: 166240, free: 63712
 No. of 1-blocks: 1582, 2-blocks: 406, max blk sz: 768, max free sz: 151        
None
==== PIXELBYTES ====
LEN: 512
Writing a 32x32 sprite
Address check: read:2001ca70 write:20011c20
DMA_WRITE_ADDR (pixel_read): 000000005000011c
>>> PIXEL READ REG: 20021b40
DMA channels configured for sprite dimensions: 32x32

DMA # 2 REGS (start):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000000
3: 0000000000241019
4: 0000000000241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000000
8: 0000000000241019
DMA 2 COUNT: 00000000
DMA 2 STATUS: 00241019

DMA # 3 REGS (start):

read:  000000005030002c
write: 000000005000011c
2: 0000000000000000
3: 00000000003f9801
4: 00000000003f9801
5: 000000005030002c
6: 000000005000011c
7: 0000000000000000
8: 00000000003f9801
DMA 3 COUNT: 00000000
DMA 3 STATUS: 003f9801

DMA # 4 REGS (start):

read:  000000002000ca40
write: 0000000020021b40
2: 0000000000000000
3: 00000000003fa8f5
4: 00000000003fa8f5
5: 000000002000ca40
6: 0000000020021b40
7: 0000000000000000
8: 00000000003fa8f5
DMA 4 COUNT: 00000000
DMA 4 STATUS: 003fa8f5
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4

DMA # 2 REGS (in_loop):

read:  000000002001ca70
write: 0000000050300010
2: 0000000000000008
3: 0000000001241019
4: 0000000001241019
5: 000000002001ca70
6: 0000000050300010
7: 0000000000000008
8: 0000000001241019
TX FIFO: 4
