<profile>

<section name = "Vivado HLS Report for 'conv'" level="0">
<item name = "Date">Sun Apr 28 11:59:55 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">hls</item>
<item name = "Solution">test</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11443681, 61210081, 11443681, 61210081, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">11443680, 61210080, 47682 ~ 255042, -, -, 240, no</column>
<column name=" + Loop 1.1">47680, 255040, 149 ~ 797, -, -, 320, no</column>
<column name="  ++ Loop 1.1.1">147, 795, 49 ~ 265, -, -, 3, no</column>
<column name="   +++ Loop 1.1.1.1">33, 249, 11 ~ 83, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">9, 81, 3 ~ 27, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1169</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 5, 1578, 2492</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 409</column>
<column name="Register">-, -, 810, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, 2, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv_ctrl_s_axi_U">conv_ctrl_s_axi, 0, 0, 150, 232</column>
<column name="conv_fadd_32ns_32bkb_U1">conv_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="conv_fmul_32ns_32cud_U2">conv_fmul_32ns_32cud, 0, 3, 143, 321</column>
<column name="conv_fpext_32ns_6fYi_U5">conv_fpext_32ns_6fYi, 0, 0, 100, 138</column>
<column name="conv_fptrunc_64nseOg_U4">conv_fptrunc_64nseOg, 0, 0, 128, 277</column>
<column name="conv_mem_m_axi_U">conv_mem_m_axi, 2, 0, 512, 580</column>
<column name="conv_sitofp_32ns_dEe_U3">conv_sitofp_32ns_dEe, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="colIndex_fu_644_p2">+, 0, 0, 14, 10, 10</column>
<column name="d_1_fu_437_p2">+, 0, 0, 10, 2, 1</column>
<column name="filter6_sum_fu_754_p2">+, 0, 0, 40, 33, 33</column>
<column name="i_1_fu_383_p2">+, 0, 0, 15, 8, 1</column>
<column name="image2_sum_fu_736_p2">+, 0, 0, 38, 31, 31</column>
<column name="j_1_fu_399_p2">+, 0, 0, 15, 9, 1</column>
<column name="m_1_fu_503_p2">+, 0, 0, 10, 2, 1</column>
<column name="n_1_fu_622_p2">+, 0, 0, 10, 2, 1</column>
<column name="newImage4_sum_fu_482_p2">+, 0, 0, 38, 31, 31</column>
<column name="rowIndex_fu_529_p2">+, 0, 0, 15, 9, 9</column>
<column name="sh_assign_fu_840_p2">+, 0, 0, 15, 8, 9</column>
<column name="tmp_13_fu_741_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_14_fu_451_p2">+, 0, 0, 17, 13, 13</column>
<column name="tmp_33_fu_578_p2">+, 0, 0, 25, 18, 18</column>
<column name="tmp_35_fu_686_p2">+, 0, 0, 25, 18, 18</column>
<column name="tmp_38_fu_713_p2">+, 0, 0, 21, 64, 64</column>
<column name="mm_fu_509_p2">-, 0, 0, 12, 3, 2</column>
<column name="nn_fu_628_p2">-, 0, 0, 12, 3, 2</column>
<column name="tmp_10_fu_421_p2">-, 0, 0, 12, 12, 12</column>
<column name="tmp_1_fu_596_p2">-, 0, 0, 15, 5, 5</column>
<column name="tmp_2_fu_634_p2">-, 0, 0, 10, 1, 2</column>
<column name="tmp_37_fu_707_p2">-, 0, 0, 21, 64, 64</column>
<column name="tmp_5_i_i_i_fu_854_p2">-, 0, 0, 15, 7, 8</column>
<column name="tmp_6_fu_519_p2">-, 0, 0, 10, 1, 2</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="or_cond6_fu_675_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_602_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_669_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_26_fu_950_p2">and, 0, 0, 32, 32, 32</column>
<column name="exitcond1_fu_497_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_431_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond3_fu_393_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="exitcond4_fu_377_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="exitcond_fu_616_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="tmp_5_fu_663_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_8_fu_548_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="image_load2_fu_790_p2">lshr, 0, 0, 101, 32, 32</column>
<column name="tmp_8_i_i_i_fu_894_p2">lshr, 0, 0, 73, 25, 25</column>
<column name="tmp_29_fu_965_p2">or, 0, 0, 32, 32, 32</column>
<column name="p_Val2_4_fu_928_p3">select, 0, 0, 8, 1, 8</column>
<column name="sh_assign_1_fu_863_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp_24_fu_938_p2">shl, 0, 0, 101, 8, 32</column>
<column name="tmp_28_fu_959_p2">shl, 0, 0, 101, 32, 32</column>
<column name="tmp_i_i_i_fu_900_p2">shl, 0, 0, 164, 55, 55</column>
<column name="rev1_fu_657_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_542_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_25_fu_944_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">205, 47, 1, 47</column>
<column name="ap_phi_mux_sum_1_be_phi_fu_303_p4">9, 2, 32, 64</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_WREADY">9, 2, 1, 2</column>
<column name="d_reg_242">9, 2, 2, 4</column>
<column name="grp_fu_311_p0">15, 3, 32, 96</column>
<column name="grp_fu_311_p1">15, 3, 32, 96</column>
<column name="i_reg_220">9, 2, 8, 16</column>
<column name="j_reg_231">9, 2, 9, 18</column>
<column name="m_reg_265">9, 2, 2, 4</column>
<column name="mem_ARADDR">21, 4, 32, 128</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="n_reg_288">9, 2, 2, 4</column>
<column name="sum_1_be_reg_299">9, 2, 32, 64</column>
<column name="sum_1_reg_276">9, 2, 32, 64</column>
<column name="sum_reg_253">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_WREADY">1, 0, 1, 0</column>
<column name="colIndex_reg_1083">10, 0, 10, 0</column>
<column name="d_1_reg_1020">2, 0, 2, 0</column>
<column name="d_reg_242">2, 0, 2, 0</column>
<column name="i_1_reg_994">8, 0, 8, 0</column>
<column name="i_cast_reg_986">8, 0, 9, 1</column>
<column name="i_reg_220">8, 0, 8, 0</column>
<column name="image2_sum_reg_1097">31, 0, 31, 0</column>
<column name="isNeg_reg_1170">1, 0, 1, 0</column>
<column name="j_1_reg_1007">9, 0, 9, 0</column>
<column name="j_cast_reg_999">9, 0, 10, 1</column>
<column name="j_reg_231">9, 0, 9, 0</column>
<column name="loc_V_1_reg_1165">23, 0, 23, 0</column>
<column name="loc_V_reg_1159">8, 0, 8, 0</column>
<column name="m_1_reg_1045">2, 0, 2, 0</column>
<column name="m_reg_265">2, 0, 2, 0</column>
<column name="mem_addr_1_read_reg_1114">32, 0, 32, 0</column>
<column name="mem_addr_2_read_reg_1134">32, 0, 32, 0</column>
<column name="mem_addr_2_reg_1102">32, 0, 32, 0</column>
<column name="mem_addr_read_reg_1181">32, 0, 32, 0</column>
<column name="mem_addr_reg_1035">31, 0, 32, 1</column>
<column name="n_1_reg_1073">2, 0, 2, 0</column>
<column name="n_reg_288">2, 0, 2, 0</column>
<column name="nn_reg_1078">2, 0, 2, 0</column>
<column name="or_cond6_reg_1088">1, 0, 1, 0</column>
<column name="sh_assign_1_reg_1175">9, 0, 9, 0</column>
<column name="sum_1_be_reg_299">32, 0, 32, 0</column>
<column name="sum_1_reg_276">32, 0, 32, 0</column>
<column name="sum_2_reg_1149">32, 0, 32, 0</column>
<column name="sum_reg_253">32, 0, 32, 0</column>
<column name="tmp1_reg_1060">1, 0, 1, 0</column>
<column name="tmp_12_reg_1129">32, 0, 32, 0</column>
<column name="tmp_15_reg_1144">32, 0, 32, 0</column>
<column name="tmp_17_cast_reg_976">30, 0, 31, 1</column>
<column name="tmp_18_cast_reg_981">30, 0, 31, 1</column>
<column name="tmp_18_reg_1030">2, 0, 5, 3</column>
<column name="tmp_19_reg_1065">63, 0, 63, 0</column>
<column name="tmp_1_reg_1055">5, 0, 5, 0</column>
<column name="tmp_20_cast_reg_1012">13, 0, 13, 0</column>
<column name="tmp_29_reg_1186">32, 0, 32, 0</column>
<column name="tmp_33_reg_1050">12, 0, 18, 6</column>
<column name="tmp_3_reg_1154">32, 0, 32, 0</column>
<column name="tmp_40_reg_1092">2, 0, 2, 0</column>
<column name="tmp_43_reg_1119">8, 0, 8, 0</column>
<column name="tmp_9_cast_reg_971">30, 0, 33, 3</column>
<column name="tmp_s_reg_1025">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'mem_load_req', hls/conv.cpp:51">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;mem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
