[2021-09-09 10:03:51,199]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 10:03:51,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:58,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; ".

Peak memory: 17076224 bytes

[2021-09-09 10:03:58,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:58,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36536320 bytes

[2021-09-09 10:03:58,959]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 10:03:58,959]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:59,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3098
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3098
score:100
	Report mapping result:
		klut_size()     :4369
		klut.num_gates():3188
		max delay       :9
		max area        :3098
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :560
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :2484
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 33808384 bytes

[2021-09-09 10:03:59,697]mapper_test.py:220:[INFO]: area: 3188 level: 9
[2021-09-09 12:04:05,285]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 12:04:05,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:04:12,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; ".

Peak memory: 17117184 bytes

[2021-09-09 12:04:12,288]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:04:12,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 37216256 bytes

[2021-09-09 12:04:12,636]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 12:04:12,636]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:04:17,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3098
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3931
score:100
	Report mapping result:
		klut_size()     :5207
		klut.num_gates():4026
		max delay       :8
		max area        :3931
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :631
		LUT fanins:3	 numbers :166
		LUT fanins:4	 numbers :3160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 91893760 bytes

[2021-09-09 12:04:17,874]mapper_test.py:220:[INFO]: area: 4026 level: 8
[2021-09-09 13:34:03,718]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 13:34:03,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:34:10,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; ".

Peak memory: 17272832 bytes

[2021-09-09 13:34:10,272]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:34:10,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36937728 bytes

[2021-09-09 13:34:10,558]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 13:34:10,558]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:34:15,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3132
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3998
score:100
	Report mapping result:
		klut_size()     :5272
		klut.num_gates():4091
		max delay       :8
		max area        :3998
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :652
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :3199
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 92057600 bytes

[2021-09-09 13:34:15,607]mapper_test.py:220:[INFO]: area: 4091 level: 8
[2021-09-09 15:08:25,822]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 15:08:25,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:25,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:26,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36753408 bytes

[2021-09-09 15:08:26,135]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 15:08:26,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:31,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3722
score:100
	Report mapping result:
		klut_size()     :4997
		klut.num_gates():3816
		max delay       :8
		max area        :3722
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1358
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 92004352 bytes

[2021-09-09 15:08:31,520]mapper_test.py:220:[INFO]: area: 3816 level: 8
[2021-09-09 15:37:30,142]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 15:37:30,142]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:30,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:30,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36827136 bytes

[2021-09-09 15:37:30,488]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 15:37:30,489]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:35,850]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3722
score:100
	Report mapping result:
		klut_size()     :4997
		klut.num_gates():3816
		max delay       :8
		max area        :3722
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1358
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 91914240 bytes

[2021-09-09 15:37:35,851]mapper_test.py:220:[INFO]: area: 3816 level: 8
[2021-09-09 16:15:33,720]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 16:15:33,721]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:33,721]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:34,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 37134336 bytes

[2021-09-09 16:15:34,031]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 16:15:34,031]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:39,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3722
score:100
	Report mapping result:
		klut_size()     :4997
		klut.num_gates():3816
		max delay       :8
		max area        :3722
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1358
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 92049408 bytes

[2021-09-09 16:15:39,385]mapper_test.py:220:[INFO]: area: 3816 level: 8
[2021-09-09 16:50:17,473]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 16:50:17,474]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:17,474]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:17,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36741120 bytes

[2021-09-09 16:50:17,777]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 16:50:17,777]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:23,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3722
score:100
	Report mapping result:
		klut_size()     :4997
		klut.num_gates():3816
		max delay       :8
		max area        :3722
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1358
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 91971584 bytes

[2021-09-09 16:50:23,314]mapper_test.py:220:[INFO]: area: 3816 level: 8
[2021-09-09 17:26:38,112]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-09 17:26:38,112]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:38,112]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:38,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36880384 bytes

[2021-09-09 17:26:38,425]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-09 17:26:38,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:43,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3726
score:100
	Report mapping result:
		klut_size()     :5001
		klut.num_gates():3820
		max delay       :8
		max area        :3726
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1362
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 91922432 bytes

[2021-09-09 17:26:43,808]mapper_test.py:220:[INFO]: area: 3820 level: 8
[2021-09-13 23:31:25,741]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-13 23:31:25,742]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:25,742]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:26,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36343808 bytes

[2021-09-13 23:31:26,074]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-13 23:31:26,074]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:30,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :4040
score:100
	Report mapping result:
		klut_size()     :5207
		klut.num_gates():4026
		max delay       :8
		max area        :4040
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1211
		LUT fanins:3	 numbers :1306
		LUT fanins:4	 numbers :1440
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 49262592 bytes

[2021-09-13 23:31:30,267]mapper_test.py:220:[INFO]: area: 4026 level: 8
[2021-09-13 23:42:35,774]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-13 23:42:35,774]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:35,774]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:36,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36540416 bytes

[2021-09-13 23:42:36,100]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-13 23:42:36,100]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:36,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 32956416 bytes

[2021-09-13 23:42:36,730]mapper_test.py:220:[INFO]: area: 3055 level: 9
[2021-09-14 09:01:17,345]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-14 09:01:17,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:17,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:17,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36601856 bytes

[2021-09-14 09:01:17,630]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-14 09:01:17,630]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:22,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3726
score:100
	Report mapping result:
		klut_size()     :5001
		klut.num_gates():3820
		max delay       :8
		max area        :3726
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1362
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 91983872 bytes

[2021-09-14 09:01:22,281]mapper_test.py:220:[INFO]: area: 3820 level: 8
[2021-09-14 09:21:34,340]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-14 09:21:34,340]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:34,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:34,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36536320 bytes

[2021-09-14 09:21:34,623]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-14 09:21:34,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:35,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 33591296 bytes

[2021-09-14 09:21:35,235]mapper_test.py:220:[INFO]: area: 3055 level: 9
[2021-09-15 15:34:34,444]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-15 15:34:34,444]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:34,445]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:34,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36249600 bytes

[2021-09-15 15:34:34,700]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-15 15:34:34,701]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:38,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3884
score:100
	Report mapping result:
		klut_size()     :5160
		klut.num_gates():3979
		max delay       :8
		max area        :3884
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1176
		LUT fanins:3	 numbers :1303
		LUT fanins:4	 numbers :1431
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 63725568 bytes

[2021-09-15 15:34:38,728]mapper_test.py:220:[INFO]: area: 3979 level: 8
[2021-09-15 15:54:54,636]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-15 15:54:54,636]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:54,637]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:54,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36556800 bytes

[2021-09-15 15:54:54,892]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-15 15:54:54,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:55,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 15167488 bytes

[2021-09-15 15:54:55,420]mapper_test.py:220:[INFO]: area: 3055 level: 9
[2021-09-18 14:05:03,868]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-18 14:05:03,869]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:03,869]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:04,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36413440 bytes

[2021-09-18 14:05:04,192]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-18 14:05:04,192]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:08,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3727
score:100
	Report mapping result:
		klut_size()     :5002
		klut.num_gates():3821
		max delay       :8
		max area        :3727
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1095
		LUT fanins:3	 numbers :1223
		LUT fanins:4	 numbers :1434
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 46694400 bytes

[2021-09-18 14:05:08,028]mapper_test.py:220:[INFO]: area: 3821 level: 8
[2021-09-18 16:29:38,100]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-18 16:29:38,100]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:38,100]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:38,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36339712 bytes

[2021-09-18 16:29:38,360]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-18 16:29:38,360]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:42,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3775
score:100
	Report mapping result:
		klut_size()     :5051
		klut.num_gates():3870
		max delay       :8
		max area        :3775
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1277
		LUT fanins:4	 numbers :1397
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 51310592 bytes

[2021-09-18 16:29:42,185]mapper_test.py:220:[INFO]: area: 3870 level: 8
[2021-09-22 08:59:34,984]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-22 08:59:34,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:34,984]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:35,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36507648 bytes

[2021-09-22 08:59:35,299]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-22 08:59:35,300]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:37,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	Report mapping result:
		klut_size()     :4763
		klut.num_gates():3582
		max delay       :9
		max area        :3485
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1068
		LUT fanins:3	 numbers :1111
		LUT fanins:4	 numbers :1334
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 39985152 bytes

[2021-09-22 08:59:37,472]mapper_test.py:220:[INFO]: area: 3582 level: 9
[2021-09-22 11:28:17,916]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-22 11:28:17,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:17,917]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:18,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36589568 bytes

[2021-09-22 11:28:18,244]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-22 11:28:18,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:21,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 31182848 bytes

[2021-09-22 11:28:21,999]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-23 16:47:22,962]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-23 16:47:22,962]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:22,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:23,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36814848 bytes

[2021-09-23 16:47:23,229]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-23 16:47:23,229]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:27,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
balancing!
	current map manager:
		current min nodes:6973
		current min depth:19
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:19
balancing!
	current map manager:
		current min nodes:6973
		current min depth:18
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 34304000 bytes

[2021-09-23 16:47:27,367]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-23 17:10:21,057]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-23 17:10:21,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:21,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:21,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36614144 bytes

[2021-09-23 17:10:21,324]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-23 17:10:21,324]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:25,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
balancing!
	current map manager:
		current min nodes:6973
		current min depth:19
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:19
balancing!
	current map manager:
		current min nodes:6973
		current min depth:18
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 31330304 bytes

[2021-09-23 17:10:25,203]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-23 18:11:57,272]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-23 18:11:57,272]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:57,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:57,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36421632 bytes

[2021-09-23 18:11:57,535]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-23 18:11:57,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:01,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
balancing!
	current map manager:
		current min nodes:6973
		current min depth:19
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:19
balancing!
	current map manager:
		current min nodes:6973
		current min depth:18
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 34242560 bytes

[2021-09-23 18:12:01,630]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-27 16:39:05,082]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-27 16:39:05,083]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:05,083]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:05,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36327424 bytes

[2021-09-27 16:39:05,415]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-27 16:39:05,415]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:09,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
balancing!
	current map manager:
		current min nodes:6973
		current min depth:19
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:19
balancing!
	current map manager:
		current min nodes:6973
		current min depth:18
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 34648064 bytes

[2021-09-27 16:39:09,359]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-27 17:45:48,839]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-27 17:45:48,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:48,840]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:49,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36397056 bytes

[2021-09-27 17:45:49,100]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-27 17:45:49,101]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:53,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
balancing!
	current map manager:
		current min nodes:6973
		current min depth:19
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:19
balancing!
	current map manager:
		current min nodes:6973
		current min depth:18
rewriting!
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3797
score:100
	Report mapping result:
		klut_size()     :5071
		klut.num_gates():3890
		max delay       :8
		max area        :3797
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1142
		LUT fanins:3	 numbers :1294
		LUT fanins:4	 numbers :1385
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 34566144 bytes

[2021-09-27 17:45:53,086]mapper_test.py:220:[INFO]: area: 3890 level: 8
[2021-09-28 02:12:02,297]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-28 02:12:02,298]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:02,298]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:02,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36474880 bytes

[2021-09-28 02:12:02,554]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-28 02:12:02,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:06,510]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 34848768 bytes

[2021-09-28 02:12:06,510]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-28 16:51:25,951]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-28 16:51:25,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:25,952]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:26,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36421632 bytes

[2021-09-28 16:51:26,212]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-28 16:51:26,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:29,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 31215616 bytes

[2021-09-28 16:51:29,971]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-09-28 17:30:28,477]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-09-28 17:30:28,478]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:28,478]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:28,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.08 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36335616 bytes

[2021-09-28 17:30:28,736]mapper_test.py:156:[INFO]: area: 2301 level: 9
[2021-09-28 17:30:28,736]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:32,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3739
score:100
	Report mapping result:
		klut_size()     :5015
		klut.num_gates():3834
		max delay       :8
		max area        :3739
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1127
		LUT fanins:3	 numbers :1250
		LUT fanins:4	 numbers :1388
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 70860800 bytes

[2021-09-28 17:30:32,506]mapper_test.py:220:[INFO]: area: 3834 level: 8
[2021-10-09 10:42:54,060]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-09 10:42:54,061]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:54,061]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:54,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36413440 bytes

[2021-10-09 10:42:54,327]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-09 10:42:54,327]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:55,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3926
score:100
	Report mapping result:
		klut_size()     :5204
		klut.num_gates():4023
		max delay       :8
		max area        :3926
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1214
		LUT fanins:3	 numbers :1312
		LUT fanins:4	 numbers :1428
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 18063360 bytes

[2021-10-09 10:42:55,809]mapper_test.py:224:[INFO]: area: 4023 level: 8
[2021-10-09 11:25:26,637]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-09 11:25:26,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:26,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:26,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36474880 bytes

[2021-10-09 11:25:26,903]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-09 11:25:26,903]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:28,350]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3927
score:100
	Report mapping result:
		klut_size()     :5204
		klut.num_gates():4023
		max delay       :8
		max area        :3927
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1214
		LUT fanins:3	 numbers :1312
		LUT fanins:4	 numbers :1428
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 21950464 bytes

[2021-10-09 11:25:28,350]mapper_test.py:224:[INFO]: area: 4023 level: 8
[2021-10-09 16:33:31,745]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-09 16:33:31,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:31,746]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:31,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36458496 bytes

[2021-10-09 16:33:32,011]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-09 16:33:32,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:33,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 20160512 bytes

[2021-10-09 16:33:33,651]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-09 16:50:35,152]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-09 16:50:35,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:35,153]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:35,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36401152 bytes

[2021-10-09 16:50:35,465]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-09 16:50:35,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:37,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 20000768 bytes

[2021-10-09 16:50:37,125]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-12 11:01:50,577]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-12 11:01:50,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:50,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:50,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36294656 bytes

[2021-10-12 11:01:50,849]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-12 11:01:50,849]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:54,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3787
score:100
	Report mapping result:
		klut_size()     :5064
		klut.num_gates():3883
		max delay       :8
		max area        :3787
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1148
		LUT fanins:3	 numbers :1285
		LUT fanins:4	 numbers :1381
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 28090368 bytes

[2021-10-12 11:01:54,904]mapper_test.py:224:[INFO]: area: 3883 level: 8
[2021-10-12 11:19:43,298]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-12 11:19:43,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:43,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:43,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36499456 bytes

[2021-10-12 11:19:43,569]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-12 11:19:43,569]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:45,132]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3926
score:100
	Report mapping result:
		klut_size()     :5204
		klut.num_gates():4023
		max delay       :8
		max area        :3926
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1214
		LUT fanins:3	 numbers :1312
		LUT fanins:4	 numbers :1428
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 17752064 bytes

[2021-10-12 11:19:45,133]mapper_test.py:224:[INFO]: area: 4023 level: 8
[2021-10-12 13:37:19,186]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-12 13:37:19,186]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:19,186]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:19,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36511744 bytes

[2021-10-12 13:37:19,455]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-12 13:37:19,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:23,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3787
score:100
	Report mapping result:
		klut_size()     :5064
		klut.num_gates():3883
		max delay       :8
		max area        :3787
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1148
		LUT fanins:3	 numbers :1285
		LUT fanins:4	 numbers :1381
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 27885568 bytes

[2021-10-12 13:37:23,504]mapper_test.py:224:[INFO]: area: 3883 level: 8
[2021-10-12 15:07:58,240]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-12 15:07:58,240]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:58,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:58,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36552704 bytes

[2021-10-12 15:07:58,516]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-12 15:07:58,517]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:02,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3787
score:100
	Report mapping result:
		klut_size()     :5064
		klut.num_gates():3883
		max delay       :8
		max area        :3787
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1148
		LUT fanins:3	 numbers :1285
		LUT fanins:4	 numbers :1381
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 27144192 bytes

[2021-10-12 15:08:02,556]mapper_test.py:224:[INFO]: area: 3883 level: 8
[2021-10-12 18:52:56,287]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-12 18:52:56,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:56,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:56,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36397056 bytes

[2021-10-12 18:52:56,559]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-12 18:52:56,559]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:00,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3850
score:100
	Report mapping result:
		klut_size()     :5128
		klut.num_gates():3947
		max delay       :8
		max area        :3850
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1188
		LUT fanins:3	 numbers :1326
		LUT fanins:4	 numbers :1364
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22745088 bytes

[2021-10-12 18:53:00,692]mapper_test.py:224:[INFO]: area: 3947 level: 8
[2021-10-18 11:46:28,062]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-18 11:46:28,063]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:28,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:28,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36278272 bytes

[2021-10-18 11:46:28,389]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-18 11:46:28,389]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:32,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3850
score:100
	Report mapping result:
		klut_size()     :5128
		klut.num_gates():3947
		max delay       :8
		max area        :3850
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1188
		LUT fanins:3	 numbers :1326
		LUT fanins:4	 numbers :1364
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22732800 bytes

[2021-10-18 11:46:32,482]mapper_test.py:224:[INFO]: area: 3947 level: 8
[2021-10-18 12:04:26,326]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-18 12:04:26,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:26,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:26,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36282368 bytes

[2021-10-18 12:04:26,602]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-18 12:04:26,602]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:26,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13877248 bytes

[2021-10-18 12:04:26,984]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-19 14:12:22,469]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-19 14:12:22,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:22,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:22,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36462592 bytes

[2021-10-19 14:12:22,738]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-19 14:12:22,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:23,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13934592 bytes

[2021-10-19 14:12:23,112]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-22 13:34:46,195]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-22 13:34:46,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:46,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:46,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36503552 bytes

[2021-10-22 13:34:46,462]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-22 13:34:46,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:48,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 16863232 bytes

[2021-10-22 13:34:48,076]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-22 13:55:38,957]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-22 13:55:38,957]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:38,957]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:39,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36220928 bytes

[2021-10-22 13:55:39,225]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-22 13:55:39,225]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:40,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 16785408 bytes

[2021-10-22 13:55:40,849]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-22 14:02:43,574]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-22 14:02:43,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:43,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:43,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36614144 bytes

[2021-10-22 14:02:43,844]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-22 14:02:43,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:44,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13946880 bytes

[2021-10-22 14:02:44,223]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-22 14:06:04,517]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-22 14:06:04,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:04,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:04,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36270080 bytes

[2021-10-22 14:06:04,830]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-22 14:06:04,830]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:05,206]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13885440 bytes

[2021-10-22 14:06:05,207]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-23 13:35:53,874]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-23 13:35:53,874]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:53,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:54,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36679680 bytes

[2021-10-23 13:35:54,145]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-23 13:35:54,145]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:58,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3750
score:100
	Report mapping result:
		klut_size()     :5028
		klut.num_gates():3847
		max delay       :9
		max area        :3750
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1130
		LUT fanins:4	 numbers :1444
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22732800 bytes

[2021-10-23 13:35:58,014]mapper_test.py:224:[INFO]: area: 3847 level: 9
[2021-10-24 17:47:34,783]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-24 17:47:34,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:34,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:35,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36515840 bytes

[2021-10-24 17:47:35,050]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-24 17:47:35,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:39,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3750
score:100
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22568960 bytes

[2021-10-24 17:47:39,133]mapper_test.py:224:[INFO]: area: 3055 level: 9
[2021-10-24 18:07:59,908]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-24 18:07:59,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:59,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:00,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36524032 bytes

[2021-10-24 18:08:00,225]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-24 18:08:00,225]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:04,272]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:19
	current map manager:
		current min nodes:6973
		current min depth:18
	current map manager:
		current min nodes:6973
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2966
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :3850
score:100
	Report mapping result:
		klut_size()     :5128
		klut.num_gates():3947
		max delay       :8
		max area        :3850
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1188
		LUT fanins:3	 numbers :1326
		LUT fanins:4	 numbers :1364
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22888448 bytes

[2021-10-24 18:08:04,272]mapper_test.py:224:[INFO]: area: 3947 level: 8
[2021-10-26 10:25:57,959]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-26 10:25:57,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:57,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:58,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36483072 bytes

[2021-10-26 10:25:58,226]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-26 10:25:58,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:58,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	current map manager:
		current min nodes:6973
		current min depth:23
	Report mapping result:
		klut_size()     :4322
		klut.num_gates():3141
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :615
		LUT fanins:3	 numbers :1243
		LUT fanins:4	 numbers :1214
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13787136 bytes

[2021-10-26 10:25:58,620]mapper_test.py:224:[INFO]: area: 3141 level: 9
[2021-10-26 11:05:55,331]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-26 11:05:55,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:55,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:55,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36466688 bytes

[2021-10-26 11:05:55,601]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-26 11:05:55,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:59,877]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5201
		klut.num_gates():4020
		max delay       :8
		max area        :3850
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :723
		LUT fanins:3	 numbers :1760
		LUT fanins:4	 numbers :1468
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22417408 bytes

[2021-10-26 11:05:59,877]mapper_test.py:224:[INFO]: area: 4020 level: 8
[2021-10-26 11:26:33,745]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-26 11:26:33,746]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:33,746]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:33,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36450304 bytes

[2021-10-26 11:26:34,014]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-26 11:26:34,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:37,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5021
		klut.num_gates():3840
		max delay       :9
		max area        :3750
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :740
		LUT fanins:3	 numbers :1614
		LUT fanins:4	 numbers :1417
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22454272 bytes

[2021-10-26 11:26:37,900]mapper_test.py:224:[INFO]: area: 3840 level: 9
[2021-10-26 12:24:39,565]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-26 12:24:39,565]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:39,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:39,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36270080 bytes

[2021-10-26 12:24:39,878]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-26 12:24:39,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:43,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5128
		klut.num_gates():3947
		max delay       :8
		max area        :3850
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1188
		LUT fanins:3	 numbers :1326
		LUT fanins:4	 numbers :1364
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 22577152 bytes

[2021-10-26 12:24:43,824]mapper_test.py:224:[INFO]: area: 3947 level: 8
[2021-10-26 14:13:25,569]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-26 14:13:25,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:25,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:25,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36511744 bytes

[2021-10-26 14:13:25,842]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-26 14:13:25,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:26,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :4322
		klut.num_gates():3141
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :615
		LUT fanins:3	 numbers :1243
		LUT fanins:4	 numbers :1214
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13709312 bytes

[2021-10-26 14:13:26,187]mapper_test.py:224:[INFO]: area: 3141 level: 9
[2021-10-29 16:10:30,719]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-10-29 16:10:30,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:30,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:30,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36823040 bytes

[2021-10-29 16:10:30,989]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-10-29 16:10:30,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:31,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5762
		klut.num_gates():4581
		max delay       :9
		max area        :4489
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1090
		LUT fanins:3	 numbers :2006
		LUT fanins:4	 numbers :1416
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
Peak memory: 13635584 bytes

[2021-10-29 16:10:31,350]mapper_test.py:224:[INFO]: area: 4581 level: 9
[2021-11-03 09:52:25,339]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-03 09:52:25,339]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:25,339]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:25,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36528128 bytes

[2021-11-03 09:52:25,610]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-03 09:52:25,611]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:26,283]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5762
		klut.num_gates():4581
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1090
		LUT fanins:3	 numbers :2006
		LUT fanins:4	 numbers :1416
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig_output.v
	Peak memory: 15310848 bytes

[2021-11-03 09:52:26,283]mapper_test.py:226:[INFO]: area: 4581 level: 9
[2021-11-03 10:04:36,501]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-03 10:04:36,501]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:36,502]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:36,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36474880 bytes

[2021-11-03 10:04:36,771]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-03 10:04:36,772]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:37,471]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5758
		klut.num_gates():4577
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1101
		LUT fanins:3	 numbers :1403
		LUT fanins:4	 numbers :2004
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig_output.v
	Peak memory: 15380480 bytes

[2021-11-03 10:04:37,472]mapper_test.py:226:[INFO]: area: 4577 level: 9
[2021-11-03 13:44:36,520]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-03 13:44:36,521]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:36,521]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:36,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36433920 bytes

[2021-11-03 13:44:36,791]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-03 13:44:36,791]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:37,492]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5758
		klut.num_gates():4577
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1101
		LUT fanins:3	 numbers :1403
		LUT fanins:4	 numbers :2004
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig_output.v
	Peak memory: 15421440 bytes

[2021-11-03 13:44:37,493]mapper_test.py:226:[INFO]: area: 4577 level: 9
[2021-11-03 13:50:51,620]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-03 13:50:51,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:51,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:51,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36507648 bytes

[2021-11-03 13:50:51,892]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-03 13:50:51,892]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:52,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :5758
		klut.num_gates():4577
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1101
		LUT fanins:3	 numbers :1403
		LUT fanins:4	 numbers :2004
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig_output.v
	Peak memory: 15314944 bytes

[2021-11-03 13:50:52,593]mapper_test.py:226:[INFO]: area: 4577 level: 9
[2021-11-04 15:57:49,223]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-04 15:57:49,224]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:49,224]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:49,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36593664 bytes

[2021-11-04 15:57:49,498]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-04 15:57:49,498]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:50,201]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :4406
		klut.num_gates():3225
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :790
		LUT fanins:3	 numbers :924
		LUT fanins:4	 numbers :1442
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig_output.v
	Peak memory: 15437824 bytes

[2021-11-04 15:57:50,201]mapper_test.py:226:[INFO]: area: 3225 level: 9
[2021-11-16 12:28:36,336]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-16 12:28:36,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:36,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:36,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36364288 bytes

[2021-11-16 12:28:36,606]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-16 12:28:36,607]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:37,038]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.115321 secs
	Report mapping result:
		klut_size()     :4406
		klut.num_gates():3225
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :790
		LUT fanins:3	 numbers :924
		LUT fanins:4	 numbers :1442
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13623296 bytes

[2021-11-16 12:28:37,039]mapper_test.py:228:[INFO]: area: 3225 level: 9
[2021-11-16 14:17:34,234]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-16 14:17:34,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:34,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:34,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36454400 bytes

[2021-11-16 14:17:34,503]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-16 14:17:34,503]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:34,923]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.109119 secs
	Report mapping result:
		klut_size()     :4406
		klut.num_gates():3225
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :790
		LUT fanins:3	 numbers :924
		LUT fanins:4	 numbers :1442
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13643776 bytes

[2021-11-16 14:17:34,924]mapper_test.py:228:[INFO]: area: 3225 level: 9
[2021-11-16 14:23:55,280]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-16 14:23:55,280]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:55,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:55,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36524032 bytes

[2021-11-16 14:23:55,598]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-16 14:23:55,598]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:56,035]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.109312 secs
	Report mapping result:
		klut_size()     :4406
		klut.num_gates():3225
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :790
		LUT fanins:3	 numbers :924
		LUT fanins:4	 numbers :1442
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13680640 bytes

[2021-11-16 14:23:56,036]mapper_test.py:228:[INFO]: area: 3225 level: 9
[2021-11-17 16:36:33,207]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-17 16:36:33,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:33,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:33,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36380672 bytes

[2021-11-17 16:36:33,529]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-17 16:36:33,530]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:33,916]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.113567 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13840384 bytes

[2021-11-17 16:36:33,917]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-18 10:19:10,565]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-18 10:19:10,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:10,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:10,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36442112 bytes

[2021-11-18 10:19:10,845]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-18 10:19:10,846]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:11,312]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.200598 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :3055
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 15355904 bytes

[2021-11-18 10:19:11,312]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-23 16:12:01,086]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-23 16:12:01,087]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:01,087]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:01,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36601856 bytes

[2021-11-23 16:12:01,361]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-23 16:12:01,362]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:01,838]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.206784 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :3055
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 15499264 bytes

[2021-11-23 16:12:01,838]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-23 16:42:59,871]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-23 16:42:59,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:59,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:00,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36376576 bytes

[2021-11-23 16:43:00,150]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-23 16:43:00,151]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:00,669]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.202278 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :3055
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 15540224 bytes

[2021-11-23 16:43:00,670]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-24 11:39:11,998]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 11:39:11,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:11,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:12,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36339712 bytes

[2021-11-24 11:39:12,271]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 11:39:12,271]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:12,539]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.00563 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13651968 bytes

[2021-11-24 11:39:12,540]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-24 12:02:25,905]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 12:02:25,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:25,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:26,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36745216 bytes

[2021-11-24 12:02:26,174]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 12:02:26,174]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:26,441]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.005621 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13651968 bytes

[2021-11-24 12:02:26,441]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-24 12:06:12,634]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 12:06:12,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:12,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:13,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.03 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36499456 bytes

[2021-11-24 12:06:13,021]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 12:06:13,021]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:13,392]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.108581 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13750272 bytes

[2021-11-24 12:06:13,393]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-24 12:11:48,269]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 12:11:48,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:48,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:48,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36466688 bytes

[2021-11-24 12:11:48,582]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 12:11:48,582]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:48,873]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
[i] total time =  0.03 secs
Mapping time: 0.03299 secs
	Report mapping result:
		klut_size()     :3438
		klut.num_gates():2257
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :291
		LUT fanins:3	 numbers :853
		LUT fanins:4	 numbers :1044
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 28348416 bytes

[2021-11-24 12:11:48,874]mapper_test.py:228:[INFO]: area: 2257 level: 15
[2021-11-24 12:58:11,446]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 12:58:11,446]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:11,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:11,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36388864 bytes

[2021-11-24 12:58:11,717]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 12:58:11,718]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:12,092]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.110208 secs
	Report mapping result:
		klut_size()     :4236
		klut.num_gates():3055
		max delay       :9
		max area        :2966
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :911
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :1267
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 13967360 bytes

[2021-11-24 12:58:12,093]mapper_test.py:228:[INFO]: area: 3055 level: 9
[2021-11-24 13:12:56,909]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 13:12:56,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:56,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:57,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36737024 bytes

[2021-11-24 13:12:57,178]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 13:12:57,178]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:01,364]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.10917 secs
Mapping time: 0.145759 secs
	Report mapping result:
		klut_size()     :5031
		klut.num_gates():3850
		max delay       :8
		max area        :3754
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1153
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1361
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 22274048 bytes

[2021-11-24 13:13:01,365]mapper_test.py:228:[INFO]: area: 3850 level: 8
[2021-11-24 13:35:47,762]mapper_test.py:79:[INFO]: run case "s38417_comb"
[2021-11-24 13:35:47,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:47,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:48,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5793.  Ch =     0.  Total mem =    1.06 MB. Peak cut mem =    0.12 MB.
P:  Del =    9.00.  Ar =    2952.0.  Edge =     9215.  Cut =    33799.  T =     0.02 sec
P:  Del =    9.00.  Ar =    2558.0.  Edge =     9019.  Cut =    32751.  T =     0.01 sec
P:  Del =    9.00.  Ar =    2354.0.  Edge =     7862.  Cut =    33542.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2317.0.  Edge =     7795.  Cut =    33542.  T =     0.00 sec
F:  Del =    9.00.  Ar =    2277.0.  Edge =     7671.  Cut =    28964.  T =     0.01 sec
E:  Del =    9.00.  Ar =    2265.0.  Edge =     7635.  Cut =    28964.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2231.0.  Edge =     7317.  Cut =    28521.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28521.  T =     0.00 sec
A:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.02 sec
E:  Del =    9.00.  Ar =    2227.0.  Edge =     7310.  Cut =    28917.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 74 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %
Peak memory: 36229120 bytes

[2021-11-24 13:35:48,077]mapper_test.py:160:[INFO]: area: 2301 level: 9
[2021-11-24 13:35:48,077]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:51,972]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
Mapping time: 0.005506 secs
Mapping time: 0.007533 secs
	Report mapping result:
		klut_size()     :5031
		klut.num_gates():3850
		max delay       :8
		max area        :3754
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :1153
		LUT fanins:3	 numbers :1267
		LUT fanins:4	 numbers :1361
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v
	Peak memory: 22269952 bytes

[2021-11-24 13:35:51,973]mapper_test.py:228:[INFO]: area: 3850 level: 8
