`default_nettype none
`include "../headers/ops.vh"
`include "../headers/ctrl.vh"
`include "../headers/branch_comp.vh"

module thinpad_top #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32
) (
    input wire clk_50M,     // 50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592, // 11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire push_btn,  // BTN5 æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input wire reset_btn, // BTN6 å¤ä½æŒ‰é’®ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸? 1

    input  wire [ 3:0] touch_btn,  // BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input  wire [31:0] dip_sw,     // 32 ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸? 1
    output wire [15:0] leds,       // 16 ä½? LEDï¼Œè¾“å‡ºæ—¶ 1 ç‚¹äº®
    output wire [ 7:0] dpy0,       // æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®
    output wire [ 7:0] dpy1,       // æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®

    // CPLD ä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,        // è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,        // å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input  wire uart_dataready,  // ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input  wire uart_tbre,       // å‘é?æ•°æ®æ ‡å¿?
    input  wire uart_tsre,       // æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    // BaseRAM ä¿¡å·
    inout wire [31:0] base_ram_data,  // BaseRAM æ•°æ®ï¼Œä½ 8 ä½ä¸ CPLD ä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire [19:0] base_ram_addr,  // BaseRAM åœ°å€
    output wire [3:0] base_ram_be_n,  // BaseRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
    output wire base_ram_ce_n,  // BaseRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,  // BaseRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,  // BaseRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    // ExtRAM ä¿¡å·
    inout wire [31:0] ext_ram_data,  // ExtRAM æ•°æ®
    output wire [19:0] ext_ram_addr,  // ExtRAM åœ°å€
    output wire [3:0] ext_ram_be_n,  // ExtRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
    output wire ext_ram_ce_n,  // ExtRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,  // ExtRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,  // ExtRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    // ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  // ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  // ç›´è¿ä¸²å£æ¥æ”¶ç«?

    // Flash å­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0] flash_a,  // Flash åœ°å€ï¼Œa0 ä»…åœ¨ 8bit æ¨¡å¼æœ‰æ•ˆï¼?16bit æ¨¡å¼æ— æ„ä¹?
    inout wire [15:0] flash_d,  // Flash æ•°æ®
    output wire flash_rp_n,  // Flash å¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,  // Flash å†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,  // Flash ç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,  // Flash è¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,  // Flash å†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n, // Flash 8bit æ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨ flash çš? 16 ä½æ¨¡å¼æ—¶è¯·è®¾ä¸? 1

    // USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    // inout  wire [7:0] sl811_d,     // USB æ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„ dm9k_sd[7:0] å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    // ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout wire [15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input wire dm9k_int,

    // å›¾åƒè¾“å‡ºä¿¡å·
    output wire [2:0] video_red,    // çº¢è‰²åƒç´ ï¼?3 ä½?
    output wire [2:0] video_green,  // ç»¿è‰²åƒç´ ï¼?3 ä½?
    output wire [1:0] video_blue,   // è“è‰²åƒç´ ï¼?2 ä½?
    output wire       video_hsync,  // è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire       video_vsync,  // åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire       video_clk,    // åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire       video_de      // è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

  /* =========== Demo code begin =========== */

  // PLL åˆ†é¢‘ç¤ºä¾‹
  logic locked, clk_10M, clk_20M;
  pll_example clock_gen (
      // Clock in ports
      .clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
      // Clock out ports
      .clk_out1(clk_10M),  // æ—¶é’Ÿè¾“å‡º 1ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ç½?
      .clk_out2(clk_20M),  // æ—¶é’Ÿè¾“å‡º 2ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ç½?
      // Status and control signals
      .reset(reset_btn),  // PLL å¤ä½è¾“å…¥
      .locked(locked)  // PLL é”å®šæŒ‡ç¤ºè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼?
                       // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
  );

  // logic reset_of_clk10M;
  // // å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œå°? locked ä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ä½? reset_of_clk10M
  // always_ff @(posedge clk_10M or negedge locked) begin
  //   if (~locked) reset_of_clk10M <= 1'b1;
  //   else reset_of_clk10M <= 1'b0;
  // end

  // always_ff @(posedge clk_10M or posedge reset_of_clk10M) begin
  //   if (reset_of_clk10M) begin
  //     // Your Code
  //   end else begin
  //     // Your Code
  //   end
  // end

  // // ä¸ä½¿ç”¨å†…å­˜ã?ä¸²å£æ—¶ï¼Œç¦ç”¨å…¶ä½¿èƒ½ä¿¡å·
  // assign base_ram_ce_n = 1'b1;
  // assign base_ram_oe_n = 1'b1;
  // assign base_ram_we_n = 1'b1;

  // assign ext_ram_ce_n = 1'b1;
  // assign ext_ram_oe_n = 1'b1;
  // assign ext_ram_we_n = 1'b1;

  // assign uart_rdn = 1'b1;
  // assign uart_wrn = 1'b1;

  // // æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1 åŒç†
  // // p=dpy0[0] // ---a---
  // // c=dpy0[1] // |     |
  // // d=dpy0[2] // f     b
  // // e=dpy0[3] // |     |
  // // b=dpy0[4] // ---g---
  // // a=dpy0[5] // |     |
  // // f=dpy0[6] // e     c
  // // g=dpy0[7] // |     |
  // //           // ---d---  p

  // // 7 æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°? number ç”? 16 è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
  // logic [7:0] number;
  // SEG7_LUT segL (
  //     .oSEG1(dpy0),
  //     .iDIG (number[3:0])
  // );  // dpy0 æ˜¯ä½ä½æ•°ç ç®¡
  // SEG7_LUT segH (
  //     .oSEG1(dpy1),
  //     .iDIG (number[7:4])
  // );  // dpy1 æ˜¯é«˜ä½æ•°ç ç®¡

  // logic [15:0] led_bits;
  // assign leds = led_bits;

  // always_ff @(posedge push_btn or posedge reset_btn) begin
  //   if (reset_btn) begin  // å¤ä½æŒ‰ä¸‹ï¼Œè®¾ç½? LED ä¸ºåˆå§‹å??
  //     led_bits <= 16'h1;
  //   end else begin  // æ¯æ¬¡æŒ‰ä¸‹æŒ‰é’®å¼?å…³ï¼ŒLED å¾ªç¯å·¦ç§»
  //     led_bits <= {led_bits[14:0], led_bits[15]};
  //   end
  // end

  // // ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
  // logic [7:0] ext_uart_rx;
  // logic [7:0] ext_uart_buffer, ext_uart_tx;
  // logic ext_uart_ready, ext_uart_clear, ext_uart_busy;
  // logic ext_uart_start, ext_uart_avai;

  // assign number = ext_uart_buffer;

  // // æ¥æ”¶æ¨¡å—ï¼?9600 æ— æ£€éªŒä½
  // async_receiver #(
  //     .ClkFrequency(50000000),
  //     .Baud(9600)
  // ) ext_uart_r (
  //     .clk           (clk_50M),         // å¤–éƒ¨æ—¶é’Ÿä¿¡å·
  //     .RxD           (rxd),             // å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
  //     .RxD_data_ready(ext_uart_ready),  // æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?
  //     .RxD_clear     (ext_uart_clear),  // æ¸…é™¤æ¥æ”¶æ ‡å¿—
  //     .RxD_data      (ext_uart_rx)      // æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®
  // );

  // assign ext_uart_clear = ext_uart_ready; // æ”¶åˆ°æ•°æ®çš„åŒæ—¶ï¼Œæ¸…é™¤æ ‡å¿—ï¼Œå› ä¸ºæ•°æ®å·²å–åˆ° ext_uart_buffer ä¸?
  // always_ff @(posedge clk_50M) begin  // æ¥æ”¶åˆ°ç¼“å†²åŒº ext_uart_buffer
  //   if (ext_uart_ready) begin
  //     ext_uart_buffer <= ext_uart_rx;
  //     ext_uart_avai   <= 1;
  //   end else if (!ext_uart_busy && ext_uart_avai) begin
  //     ext_uart_avai <= 0;
  //   end
  // end
  // always_ff @(posedge clk_50M) begin  // å°†ç¼“å†²åŒº ext_uart_buffer å‘é?å‡ºå?
  //   if (!ext_uart_busy && ext_uart_avai) begin
  //     ext_uart_tx <= ext_uart_buffer;
  //     ext_uart_start <= 1;
  //   end else begin
  //     ext_uart_start <= 0;
  //   end
  // end

  // // å‘é?æ¨¡å—ï¼Œ9600 æ— æ£€éªŒä½
  // async_transmitter #(
  //     .ClkFrequency(50000000),
  //     .Baud(9600)
  // ) ext_uart_t (
  //     .clk      (clk_50M),         // å¤–éƒ¨æ—¶é’Ÿä¿¡å·
  //     .TxD      (txd),             // ä¸²è¡Œä¿¡å·è¾“å‡º
  //     .TxD_busy (ext_uart_busy),   // å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤?
  //     .TxD_start(ext_uart_start),  // å¼?å§‹å‘é€ä¿¡å?
  //     .TxD_data (ext_uart_tx)      // å¾…å‘é€çš„æ•°æ®
  // );

  // // å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡ 800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º 50MHz
  // logic [11:0] hdata;
  // assign video_red   = hdata < 266 ? 3'b111 : 0;  // çº¢è‰²ç«–æ¡
  // assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0;  // ç»¿è‰²ç«–æ¡
  // assign video_blue  = hdata >= 532 ? 2'b11 : 0;  // è“è‰²ç«–æ¡
  // assign video_clk   = clk_50M;
  // vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
  //     .clk        (clk_50M),
  //     .hdata      (hdata),        // æ¨ªåæ ?
  //     .vdata      (),             // çºµåæ ?
  //     .hsync      (video_hsync),
  //     .vsync      (video_vsync),
  //     .data_enable(video_de)
  // );
  // /* =========== Demo code end =========== */


    // Controller
    logic [3:0] CONTROLLER_stall;
    logic [3:0] CONTROLLER_bubble;
    logic CONTROLLER_branching;
    logic CONTROLLER_dm_ack;
    logic CONTROLLER_bc_cond;  // TODO: add branching support

    CONTROLLER_pipeline CONTROLLER_pipeline (
        .dm_ack(CONTROLLER_dm_ack),
        
        .ID_rs1(ID_rs1),
        .ID_rs2(ID_rs2),
        .EXE_rd(EXE_rd),
        .EXE_wb_en(EXE_wb_en),
        .DM_rd(MEM_rd),
        .DM_wb_en(MEM_wb_en),
        .WB_rd(RF_waddr),
        .WB_wb_en(RF_wen),

        .bc_comp_result(CONTROLLER_bc_cond),
        .EXE_pc_addr(EXE_pc_addr),
        .EXE_pc_addr_calculated(alu_o),
        .EXE_pc_addr_predicted(ID_pc_addr),
        
        .branching(CONTROLLER_branching),
        .stall_o(CONTROLLER_stall),
        .bubble_o(CONTROLLER_bubble)
    );

    // IF

    logic [ADDR_WIDTH-1:0] IF_pc_addr;
    logic [ADDR_WIDTH-1:0] IF_pc_nxt, IF_pc_next_prediction;
    logic [DATA_WIDTH-1:0] IF_instr;
    logic [DATA_WIDTH-1:0] IF_imm;
    logic [4:0] IF_rs1, IF_rs2, IF_rd;
    logic [`PC_MUX_WIDTH-1:0] IF_pc_mux_ctr;
    logic [`BC_OP_WIDTH-1:0] IF_BC_op;
    logic [`ALU_OP_WIDTH-1:0] IF_ALU_op;
    logic [`ALU_MUX_A_WIDTH-1:0] IF_ALU_mux_a_ctr;
    logic [`ALU_MUX_B_WIDTH-1:0] IF_ALU_mux_b_ctr;
    logic [`DM_MUX_WIDTH-1:0] IF_dm_mux_ctr;
    logic IF_dm_en, IF_dm_wen, IF_wb_en;


    IF_pc pc (
        .clk (clk_10M),
        .rst (reset_btn),
        .stall(CONTROLLER_stall[0]),
        .pc_nxt(IF_pc_nxt),
        .pc_addr(IF_pc_addr),  // output
        .pc_nxt_prediction(IF_pc_next_prediction)  // todo: add branching prediction
    );

    IF_pc_mux pc_mux (
        .branching(CONTROLLER_branching),
        .pc_predicted(IF_pc_next_prediction),
        .branch_addr(alu_o),
        .pc_nxt(IF_pc_nxt)
    );

    // wishbone master for IM
    logic wbm_cyc_im;
    logic wbm_stb_im;
    logic wbm_ack_im;
    logic [ADDR_WIDTH-1:0] wbm_adr_im;
    logic [DATA_WIDTH-1:0] wbm_dat_m2s_im;  // master 2 slave
    logic [DATA_WIDTH-1:0] wbm_dat_s2m_im;  // slave 2 master
    logic [DATA_WIDTH/8-1:0] wbm_sel_im;
    logic wbm_we_im;

    IF_im instr_fetcher (
        .clk(clk_50M),
        .rst(reset_btn),
        .pc_addr(IF_pc_addr),
        .instr(IF_instr),
        .wb_cyc_o(wbm_cyc_im),
        .wb_stb_o(wbm_stb_im),
        .wb_ack_i(wbm_ack_im),
        .wb_adr_o(wbm_adr_im),
        .wb_dat_o(wbm_dat_m2s_im),
        .wb_dat_i(wbm_dat_s2m_im),
        .wb_sel_o(wbm_sel_im),
        .wb_we_o(wbm_we_im)
    );

    logic [ADDR_WIDTH-1:0] ID_pc_addr;
    logic [DATA_WIDTH-1:0] ID_imm;
    logic [4:0] ID_rs1, ID_rs2, ID_rd;
    logic [`PC_MUX_WIDTH-1:0] ID_pc_mux_ctr;
    logic [`BC_OP_WIDTH-1:0] ID_BC_op;
    logic [`ALU_OP_WIDTH-1:0] ID_ALU_op;
    logic [`ALU_MUX_A_WIDTH-1:0] ID_ALU_mux_a_ctr;
    logic [`ALU_MUX_B_WIDTH-1:0] ID_ALU_mux_b_ctr;
    logic [`DM_MUX_WIDTH-1:0] ID_dm_mux_ctr;
    logic ID_dm_en, ID_dm_wen, ID_wb_en;

    IF_DECODER instr_decoder(
        .instr(IF_instr),
        .imm(IF_imm),
        .imm_en(),  // not used
        .dm_en(IF_dm_en),
        .dm_wen(IF_dm_wen),
        .wb_en(IF_wb_en),
        .rd(IF_rd),
        .rs1(IF_rs1),
        .rs2(IF_rs2),
        .pc_mux_ctr(IF_pc_mux_ctr),
        .bc_op(IF_BC_op),
        .alu_op(IF_ALU_op),
        .alu_mux_a_ctr(IF_ALU_mux_a_ctr),
        .alu_mux_b_ctr(IF_ALU_mux_b_ctr),
        .dm_mux_ctr(IF_dm_mux_ctr)
    );

    REG_IF_ID reg_if_id (
        .clk(clk_10M),
        .rst(reset_btn),
        .stall(CONTROLLER_stall[1]),
        .bubble(CONTROLLER_bubble[0]),

        // IF -> ID
        .rs1_i(IF_rs1),
        .rs2_i(IF_rs2),
        .rd_i(IF_rd),
        .imm_i(IF_imm),
        
        .rs1_o(ID_rs1),
        .rs2_o(ID_rs2),
        .rd_o(ID_rd),
        .imm_o(ID_imm),

        // ID -> EXE
        .bc_op_i(IF_BC_op),
        .alu_op_i(IF_ALU_op),
        .alu_mux_a_ctr_i(IF_ALU_mux_a_ctr),
        .alu_mux_b_ctr_i(IF_ALU_mux_b_ctr),
        .pc_mux_ctr_i(IF_pc_mux_ctr),

        .bc_op_o(ID_BC_op),
        .alu_op_o(ID_ALU_op),
        .alu_mux_a_ctr_o(ID_ALU_mux_a_ctr),
        .alu_mux_b_ctr_o(ID_ALU_mux_b_ctr),
        .pc_mux_ctr_o(ID_pc_mux_ctr),

        // EXE -> MEM
        .pc_addr_i(IF_pc_addr),
        .dm_en_i(IF_dm_en),
        .dm_wen_i(IF_dm_wen),
        .dm_mux_ctr_i(IF_dm_mux_ctr),
        
        .pc_addr_o(ID_pc_addr),
        .dm_en_o(ID_dm_en),
        .dm_wen_o(ID_dm_wen),
        .dm_mux_ctr_o(ID_dm_mux_ctr),

        // MEM -> WB
        .wb_en_i(IF_wb_en),
        .wb_en_o(ID_wb_en)
    );

    logic [4:0] RF_waddr;
    logic [DATA_WIDTH-1:0] RF_wdata;
    logic RF_wen;
    logic [DATA_WIDTH-1:0] RF_data_a, RF_data_b;


    RegisterFile rf (
        .clk(clk_10M),
        .rst(reset_btn),

        .waddr(RF_waddr),
        .wdata(RF_wdata),
        .wen(RF_wen),

        .raddr_a(ID_rs1),
        .raddr_b(ID_rs2),

        .rdata_a(RF_data_a),
        .rdata_b(RF_data_b)
    );

    logic [DATA_WIDTH-1:0] EXE_data_a, EXE_data_b, EXE_imm;
    logic [`BC_OP_WIDTH-1:0] EXE_bc_op;
    logic [`ALU_OP_WIDTH-1:0] EXE_ALU_op;
    logic [`ALU_MUX_A_WIDTH-1:0] EXE_ALU_mux_a_ctr;
    logic [`ALU_MUX_B_WIDTH-1:0] EXE_ALU_mux_b_ctr;
    logic [`DM_MUX_WIDTH-1:0] EXE_dm_mux_ctr;
    logic [`PC_MUX_WIDTH-1:0] EXE_pc_mux_ctr;
    logic [ADDR_WIDTH-1:0] EXE_pc_addr;
    logic EXE_dm_en, EXE_dm_wen, EXE_wb_en;
    logic [4:0] EXE_rd;
    

    REG_ID_EXE reg_id_exe (
        .clk(clk_10M),
        .rst(reset_btn),

        .stall(CONTROLLER_stall[2]),
        .bubble(CONTROLLER_bubble[1]),

        .imm_i(ID_imm),
        .rd_i(ID_rd),
        .imm_o(EXE_imm),
        .rd_o(EXE_rd),

        .rf_data_a_i(RF_data_a),
        .bc_op_i(ID_BC_op),
        .alu_op_i(ID_ALU_op),
        .alu_mux_a_ctr_i(ID_ALU_mux_a_ctr),
        .alu_mux_b_ctr_i(ID_ALU_mux_b_ctr),
        .pc_mux_ctr_i(ID_pc_mux_ctr),

        .rf_data_a_o(EXE_data_a),
        .bc_op_o(EXE_bc_op),
        .alu_op_o(EXE_ALU_op),
        .alu_mux_a_ctr_o(EXE_ALU_mux_a_ctr),
        .alu_mux_b_ctr_o(EXE_ALU_mux_b_ctr),
        .pc_mux_ctr_o(EXE_pc_mux_ctr),


        .pc_addr_i(ID_pc_addr),
        .dm_en_i(ID_dm_en),
        .dm_wen_i(ID_dm_wen),
        .dm_mux_ctr_i(ID_dm_mux_ctr),
        .rf_data_b_i(RF_data_b),

        .pc_addr_o(EXE_pc_addr),
        .dm_en_o(EXE_dm_en),
        .dm_wen_o(EXE_dm_wen),
        .dm_mux_ctr_o(EXE_dm_mux_ctr),
        .rf_data_b_o(EXE_data_b),


        .wb_en_i(ID_wb_en),
        .wb_en_o(EXE_wb_en)
    );

    
    logic [DATA_WIDTH-1:0] alu_a, alu_b, alu_o;
    logic [3:0] alu_op;

    EXE_alu_mux_a exe_alu_mux_a (
        .alu_mux_a_ctr_i(EXE_ALU_mux_a_ctr),
        .alu_mux_a_data(EXE_data_a),
        .alu_mux_a_pc(EXE_pc_addr),
        .alu_mux_a_o(alu_a)
    );

    EXE_alu_mux_b exe_alu_mux_b (
        .alu_mux_b_ctr_i(EXE_ALU_mux_b_ctr),
        .alu_mux_b_data(EXE_data_b),
        .alu_mux_b_imm(EXE_imm),
        .alu_mux_b_o(alu_b)
    );

    ALU alu (
        .a(alu_a),
        .b(alu_b),
        .op(alu_op),
        .y(alu_o)
    );

    EXE_branch_comp exe_branch_comp (
        .bc_op (EXE_bc_op),
        .data_a(EXE_data_a),
        .data_b(EXE_data_b),
        .cond(CONTROLLER_bc_cond)
    );

    logic [`DM_MUX_WIDTH-1:0] MEM_dm_mux_ctr;
    logic [ADDR_WIDTH-1:0] MEM_pc_addr;
    logic MEM_dm_en, MEM_dm_wen, MEM_wb_en;
    logic [4:0] MEM_rd;

    logic [DATA_WIDTH-1:0] MEM_alu, MEM_data_b;

    REG_EXE_MEM reg_exe_mem (
        .clk(clk_10M),
        .rst(reset_btn),

        .stall(CONTROLLER_stall[3]),
        .bubble(CONTROLLER_bubble[2]),

        .rd_i(EXE_rd),
        .rd_o(MEM_rd),

        .pc_addr_i(EXE_pc_addr),
        .alu_out_i(alu_o),
        .dm_en_i(EXE_dm_en),
        .dm_wen_i(EXE_dm_wen),
        .dm_mux_ctr_i(EXE_dm_mux_ctr),
        .rf_data_b_i(EXE_data_b),

        .pc_addr_o(MEM_pc_addr),
        .alu_out_o(MEM_alu),
        .dm_en_o(MEM_dm_en),
        .dm_wen_o(MEM_dm_wen),
        .dm_mux_ctr_o(MEM_dm_mux_ctr),
        .rf_data_b_o(MEM_data_b),


        .wb_en_i(EXE_wb_en),
        .wb_en_o(MEM_wb_en)
    );

    logic [DATA_WIDTH-1:0] MEM_DM_data;
    logic [DATA_WIDTH-1:0] MEM_wb_data;

    // wishbone master for DM
    logic wbm_cyc_dm;
    logic wbm_stb_dm;
    logic wbm_ack_dm;
    logic [ADDR_WIDTH-1:0] wbm_adr_dm;
    logic [DATA_WIDTH-1:0] wbm_dat_m2s_dm;  // master 2 slave
    logic [DATA_WIDTH-1:0] wbm_dat_s2m_dm;  // slave 2 master
    logic [DATA_WIDTH/8-1:0] wbm_sel_dm; // todo: add support for this
    logic wbm_we_dm;

    MEM_dm data_fetcher (
        .clk (clk_50M),
        .rst (reset_btn),

        .dm_en(MEM_dm_en),
        .dm_wen(MEM_dm_wen),
        .dm_addr(MEM_alu),
        .dm_ack(CONTROLLER_dm_ack),
        .dm_data(MEM_DM_data),

        .wb_cyc_o(wbm_cyc_dm),
        .wb_stb_o(wbm_stb_dm),
        .wb_ack_i(wbm_ack_dm),
        .wb_adr_o(wbm_adr_dm),
        .wb_dat_o(wbm_dat_m2s_dm),
        .wb_dat_i(wbm_dat_s2m_dm),
        .wb_sel_o(wbm_sel_dm),
        .wb_we_o(wbm_we_dm)
    );

    MEM_dm_mux (
        .dm_mux_ctr (MEM_dm_mux_ctr),
        .dm_mux_pc_addr (MEM_pc_addr),
        .dm_mux_alu (MEM_alu),
        .dm_mux_dm(MEM_DM_data),
        .dm_mux_o(MEM_wb_data)
    );

    REG_MEM_WB (
        .clk(clk_10M),
        .rst(reset_btn),
        .bubble(CONTROLLER_bubble[3]),

        .wb_en_i(MEM_wb_en),
        .wb_addr_i(MEM_rd),
        .wb_data_i(MEM_wb_data),

        .wb_en_o(RF_wen),
        .wb_addr_o(RF_waddr),
        .wb_data_o(RF_wdata)
    );




endmodule
