/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [27:0] _03_;
  wire [27:0] _04_;
  wire [8:0] _05_;
  reg [8:0] _06_;
  reg [4:0] _07_;
  wire [16:0] _08_;
  wire [13:0] _09_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [13:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_63z;
  wire [6:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_7z ? celloutsig_0_36z[7] : celloutsig_0_14z[0];
  assign celloutsig_0_27z = celloutsig_0_8z ? celloutsig_0_21z[5] : celloutsig_0_2z;
  assign celloutsig_0_19z = ~(celloutsig_0_14z[3] & in_data[28]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_2z[3] : celloutsig_1_2z[1]);
  assign celloutsig_0_17z = !(_01_ ? celloutsig_0_16z[6] : celloutsig_0_10z);
  assign celloutsig_1_0z = ~((in_data[162] | in_data[159]) & in_data[177]);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_7z) & (celloutsig_0_1z | celloutsig_0_7z));
  assign celloutsig_0_8z = celloutsig_0_4z[2] | ~(celloutsig_0_1z);
  assign celloutsig_1_18z = celloutsig_1_7z | ~(celloutsig_1_9z[0]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(in_data[82]);
  assign celloutsig_0_45z = celloutsig_0_33z ^ celloutsig_0_38z;
  reg [27:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 28'h0000000;
    else _21_ <= { celloutsig_0_9z[10:2], celloutsig_0_9z, celloutsig_0_10z, _03_[6:0] };
  assign { _04_[27:9], _02_, _04_[7:0] } = _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 9'h000;
    else _06_ <= { _05_[8:6], _01_, _05_[4:1], celloutsig_0_17z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= { _03_[5:4], celloutsig_0_4z };
  reg [16:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 17'h00000;
    else _24_ <= { in_data[26:15], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _08_[16:13], _05_[8:6], _01_, _05_[4:1], _08_[4:0] } = _24_;
  reg [13:0] _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _25_ <= 14'h0000;
    else _25_ <= { in_data[71:70], celloutsig_0_10z, celloutsig_0_9z };
  assign { _09_[13:11], _00_, _09_[9:0] } = _25_;
  reg [6:0] _26_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 7'h00;
    else _26_ <= _09_[9:3];
  assign _03_[6:0] = _26_;
  assign celloutsig_0_64z = { celloutsig_0_14z[5:4], _07_ } & { in_data[36:33], celloutsig_0_33z, celloutsig_0_45z, celloutsig_0_62z };
  assign celloutsig_0_36z = { in_data[75:63], celloutsig_0_33z } / { 1'h1, _06_, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:3] === celloutsig_0_0z[7:5];
  assign celloutsig_0_31z = { in_data[33:31], celloutsig_0_10z, celloutsig_0_25z } && { _06_[6:4], celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_9z[6:3] && { _09_[1:0], celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_38z = { celloutsig_0_32z[7:2], celloutsig_0_18z } && { celloutsig_0_9z[4:1], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_3z };
  assign celloutsig_0_62z = { _00_, _09_[9:2] } && celloutsig_0_32z[8:0];
  assign celloutsig_1_3z = { celloutsig_1_2z[1:0], celloutsig_1_0z } < celloutsig_1_1z[2:0];
  assign celloutsig_0_7z = celloutsig_0_5z < { celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[187:185], celloutsig_1_3z } < { in_data[181:179], celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[126:120] % { 1'h1, in_data[136:131] };
  assign celloutsig_0_16z = celloutsig_0_10z ? celloutsig_0_14z[9:2] : { celloutsig_0_14z[1], _03_[6:0] };
  assign celloutsig_0_6z = celloutsig_0_0z[2:0] | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = in_data[130:127] | celloutsig_1_5z[5:2];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_5z } | { celloutsig_1_2z[5:1], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_9z[6:2], celloutsig_0_7z, celloutsig_0_19z } | celloutsig_0_16z[7:1];
  assign celloutsig_0_20z = & { celloutsig_0_19z, in_data[36:29] };
  assign celloutsig_0_23z = & _09_[9:3];
  assign celloutsig_0_25z = celloutsig_0_24z & celloutsig_0_5z[2];
  assign celloutsig_0_26z = celloutsig_0_17z & celloutsig_0_20z;
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[64:56] <<< in_data[45:37];
  assign celloutsig_1_15z = in_data[114:111] <<< { in_data[188:186], celloutsig_1_3z };
  assign celloutsig_0_9z = in_data[11:1] <<< { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z } <<< { _09_[6:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_0z[6:4] ~^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[165:158] ~^ { in_data[168:163], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[117:112] ~^ in_data[129:124];
  assign celloutsig_1_9z = in_data[152:150] ~^ { in_data[136:135], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_15z } ~^ { celloutsig_1_10z[7:2], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_32z = { _09_[9:5], celloutsig_0_5z, celloutsig_0_23z } ^ { _08_[13], _05_[8:6], _01_, _05_[4:1], _08_[4] };
  assign celloutsig_0_5z = { celloutsig_0_0z[5:3], celloutsig_0_1z } ^ in_data[9:6];
  assign celloutsig_0_63z = { celloutsig_0_36z[13:10], celloutsig_0_45z } ^ { _02_, _04_[7:6], celloutsig_0_42z, celloutsig_0_18z };
  assign celloutsig_0_1z = ~((in_data[92] & in_data[9]) | (in_data[81] & in_data[59]));
  assign celloutsig_0_18z = ~((celloutsig_0_7z & _05_[3]) | (celloutsig_0_8z & _08_[16]));
  assign celloutsig_0_24z = ~((_09_[2] & celloutsig_0_9z[7]) | (in_data[36] & celloutsig_0_2z));
  assign _03_[27:7] = { celloutsig_0_9z[10:2], celloutsig_0_9z, celloutsig_0_10z };
  assign _04_[8] = _02_;
  assign { _05_[5], _05_[0] } = { _01_, celloutsig_0_17z };
  assign _08_[12:5] = { _05_[8:6], _01_, _05_[4:1] };
  assign _09_[10] = _00_;
  assign { out_data[128], out_data[103:96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
