# do clkgenremastered.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clkgenremastered
# 
# Top level modules:
# 	clkgenremastered
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clkgenremastered_vlg_sample_tst
# -- Compiling module clkgenremastered_vlg_check_tst
# -- Compiling module clkgenremastered_vlg_vec_tst
# 
# Top level modules:
# 	clkgenremastered_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.clkgenremastered_vlg_vec_tst 
# Loading work.clkgenremastered_vlg_vec_tst
# Loading work.clkgenremastered
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.clkgenremastered_vlg_sample_tst
# Loading work.clkgenremastered_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 15000.000 ps  Instance: clkgenremastered_vlg_vec_tst.i1.\genpll|altpll_component|auto_generated|pll1 
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(204)
#    Time: 100 us  Iteration: 0  Instance: /clkgenremastered_vlg_vec_tst/tb_out
