# This is a makefile used for building and managing a project.

# Variable for defining the compiler to use.
CC = gcc

# Variable for compiler flags.
CFLAGS = -Wall -Wextra -g

# Variable for library dependencies.
LDLIBS = -lm

# Variable for source files.
SRC = main.c helper.c calculate.c

# Variable for object files.
OBJ = $(SRC:.c=.o)

# Target for building the executable.
myproject: $(OBJ)
	$(CC) $(CFLAGS) $(OBJ) -o myproject $(LDLIBS)

# Rule for compiling source files.
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Target for cleaning up object files.
.PHONY: clean
clean:
	$(RM) *.o

# Target for cleaning up object files and executable.
.PHONY: distclean
distclean: clean
	$(RM) myproject