// Seed: 1623841946
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4
);
  if (1) begin
    wire id_6;
  end else begin
    id_7(
        .id_0(1 != id_2), .id_1(1), .id_2(1), .id_3(1), .id_4(id_1)
    );
  end
  module_0();
  assign id_0 = 1;
endmodule
module module_2 (
    output supply0 id_0,
    input  supply0 id_1
);
  assign id_0 = 1;
  logic [7:0] id_3;
  wire id_4;
  wire id_5;
  module_0();
  assign id_3[(1) : 1] = 1;
endmodule
