*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025
INFO: Auto-config - VLOG: /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025
INFO: Auto-config - VHDL: /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/.dvt/default.build
    -f /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [527 ms] ***

*** Start VHDL build ***
*** Done parsing [522 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [50 ms] ...
*** Files summary [0 total, 0 unique] ***
*** Done VHDL build [582 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv [54 ms, 131 lines, SystemVerilog_2012] ...
Loading (2) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv [31 ms, 90 lines, SystemVerilog_2012] ...
Loading (3) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/common/tiff_writer.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/common/tiff_writer.sv [101 ms, 405 lines, SystemVerilog_2012] ...
Loading (4) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_fpga/top_fpga_tb.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_fpga/top_fpga_tb.sv [10 ms, 106 lines, SystemVerilog_2012] ...
Loading (5) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_vga/top_vga_tb.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_vga/top_vga_tb.sv [469 ms, 104 lines, SystemVerilog_2012] ...
Loading (6) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_pkg.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_pkg.sv [43 ms, 27 lines, SystemVerilog_2012] ...
Loading (7) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/vga_timing/vga_timing_tb.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/vga_timing/vga_timing_tb.sv [36 ms, 120 lines, SystemVerilog_2012] ...
Loading (8) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_timing.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/vga_timing.sv [46 ms, 97 lines, SystemVerilog_2012] ...
Loading (9) /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_bg.sv ...
Done /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/draw_bg.sv [9 ms, 89 lines, SystemVerilog_2012] ...
*** Done invocation #1 [1136 ms] ***
*** Done parsing [LT 228 ms, PT 1136 ms] ***
*** Total number of lines [1 169] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [9 total, 9 unique, 0 optimized] ***
*** Done SystemVerilog build [1s.516ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [13 ms] ...
Performing mixed post full build step (VHDL - RT) [815 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_fpga_tb, work.top_vga_tb, work.vga_timing_tb
Performing mixed post full build step (MIXED - ELAB) [587 ms] ...
Performing mixed post full build step (MIXED - UNEL) [54 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 56 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:56 [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_BASE' is not declared
    at line 61 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:61 [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 86 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:86 [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 94 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:94 [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'ODDR' is not declared
    at line 105 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:105 [compile index 1]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'frame_number' in sequential logic (use non-blocking assignment)
    at line 401 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/common/tiff_writer.sv:401 [compile index 3]
Performing mixed post full build step (VHDL - RD) [17 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [58 ms] ...
Performing mixed post full build step (VLOG - RD) [6 ms] ...
Performing mixed post full build step (VLOG - US) [163 ms] ...
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk_ss' is not an input port
    at line 91 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/fpga/rtl/top_vga_basys3.sv:91 [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'vcount_bg' is never read (connected to sub-instance output port)
    at line 38 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:38 [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'hcount_bg' is never read (connected to sub-instance output port)
    at line 38 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:38 [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'vblnk_bg' is never read (connected to sub-instance output port)
    at line 40 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:40 [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'hblnk_bg' is never read (connected to sub-instance output port)
    at line 40 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/rtl/top_vga.sv:40 [compile index 2]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/common/tiff_writer.sv:388 [compile index 3]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/common/tiff_writer.sv:395 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 41 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_fpga/top_fpga_tb.sv:41 [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 40 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/sim/top_vga/top_vga_tb.sv:40 [compile index 5]
*** Done mixed mode extension build [1s.769ms] ***
*** Total build time [4s.491ms] ***
