// Seed: 2639215923
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd69,
    parameter id_7 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  inout wire _id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_15,
      id_3,
      id_10,
      id_17
  );
  output wire id_1;
  always #1 begin : LABEL_0
    $signed(83);
    ;
  end
endmodule
