#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12b4b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b4d00 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x12ac040 .functor NOT 1, L_0x12e0e80, C4<0>, C4<0>, C4<0>;
L_0x12a1fe0 .functor XOR 2, L_0x12e0b80, L_0x12e0c20, C4<00>, C4<00>;
L_0x12b5630 .functor XOR 2, L_0x12a1fe0, L_0x12e0d10, C4<00>, C4<00>;
v0x12de9c0_0 .net *"_ivl_10", 1 0, L_0x12e0d10;  1 drivers
v0x12deac0_0 .net *"_ivl_12", 1 0, L_0x12b5630;  1 drivers
v0x12deba0_0 .net *"_ivl_2", 1 0, L_0x12e0ae0;  1 drivers
v0x12dec60_0 .net *"_ivl_4", 1 0, L_0x12e0b80;  1 drivers
v0x12ded40_0 .net *"_ivl_6", 1 0, L_0x12e0c20;  1 drivers
v0x12dee70_0 .net *"_ivl_8", 1 0, L_0x12a1fe0;  1 drivers
v0x12def50_0 .var "clk", 0 0;
v0x12deff0_0 .net "in", 2 0, v0x12dd750_0;  1 drivers
v0x12df090_0 .net "out_dut", 1 0, L_0x12e0900;  1 drivers
v0x12df1e0_0 .net "out_ref", 1 0, L_0x12dff80;  1 drivers
v0x12df2b0_0 .var/2u "stats1", 159 0;
v0x12df370_0 .var/2u "strobe", 0 0;
v0x12df430_0 .net "tb_match", 0 0, L_0x12e0e80;  1 drivers
v0x12df4f0_0 .net "tb_mismatch", 0 0, L_0x12ac040;  1 drivers
v0x12df5b0_0 .net "wavedrom_enable", 0 0, v0x12dd810_0;  1 drivers
v0x12df680_0 .net "wavedrom_title", 511 0, v0x12dd8b0_0;  1 drivers
L_0x12e0ae0 .concat [ 2 0 0 0], L_0x12dff80;
L_0x12e0b80 .concat [ 2 0 0 0], L_0x12dff80;
L_0x12e0c20 .concat [ 2 0 0 0], L_0x12e0900;
L_0x12e0d10 .concat [ 2 0 0 0], L_0x12dff80;
L_0x12e0e80 .cmp/eeq 2, L_0x12e0ae0, L_0x12b5630;
S_0x12b4e90 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x12b4d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x12ac2b0_0 .net *"_ivl_1", 0 0, L_0x12df7b0;  1 drivers
L_0x7fe4a8929060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ac350_0 .net *"_ivl_11", 0 0, L_0x7fe4a8929060;  1 drivers
v0x12a20b0_0 .net *"_ivl_12", 1 0, L_0x12dfc20;  1 drivers
v0x12dc680_0 .net *"_ivl_15", 0 0, L_0x12dfd60;  1 drivers
v0x12dc760_0 .net *"_ivl_16", 1 0, L_0x12dfe40;  1 drivers
L_0x7fe4a89290a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12dc890_0 .net *"_ivl_19", 0 0, L_0x7fe4a89290a8;  1 drivers
v0x12dc970_0 .net *"_ivl_2", 1 0, L_0x12df910;  1 drivers
L_0x7fe4a8929018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12dca50_0 .net *"_ivl_5", 0 0, L_0x7fe4a8929018;  1 drivers
v0x12dcb30_0 .net *"_ivl_7", 0 0, L_0x12df9e0;  1 drivers
v0x12dcc10_0 .net *"_ivl_8", 1 0, L_0x12dfa80;  1 drivers
v0x12dccf0_0 .net "in", 2 0, v0x12dd750_0;  alias, 1 drivers
v0x12dcdd0_0 .net "out", 1 0, L_0x12dff80;  alias, 1 drivers
L_0x12df7b0 .part v0x12dd750_0, 0, 1;
L_0x12df910 .concat [ 1 1 0 0], L_0x12df7b0, L_0x7fe4a8929018;
L_0x12df9e0 .part v0x12dd750_0, 1, 1;
L_0x12dfa80 .concat [ 1 1 0 0], L_0x12df9e0, L_0x7fe4a8929060;
L_0x12dfc20 .arith/sum 2, L_0x12df910, L_0x12dfa80;
L_0x12dfd60 .part v0x12dd750_0, 2, 1;
L_0x12dfe40 .concat [ 1 1 0 0], L_0x12dfd60, L_0x7fe4a89290a8;
L_0x12dff80 .arith/sum 2, L_0x12dfc20, L_0x12dfe40;
S_0x12dcf10 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x12b4d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x12dd690_0 .net "clk", 0 0, v0x12def50_0;  1 drivers
v0x12dd750_0 .var "in", 2 0;
v0x12dd810_0 .var "wavedrom_enable", 0 0;
v0x12dd8b0_0 .var "wavedrom_title", 511 0;
E_0x12b0fb0/0 .event negedge, v0x12dd690_0;
E_0x12b0fb0/1 .event posedge, v0x12dd690_0;
E_0x12b0fb0 .event/or E_0x12b0fb0/0, E_0x12b0fb0/1;
E_0x12b0c20 .event negedge, v0x12dd690_0;
E_0x12b0ff0 .event posedge, v0x12dd690_0;
S_0x12dd190 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x12dcf10;
 .timescale -12 -12;
v0x12dd390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12dd490 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x12dcf10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12dd9f0 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x12b4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x12ddc20_0 .net *"_ivl_1", 0 0, L_0x12e0160;  1 drivers
L_0x7fe4a8929138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ddd20_0 .net *"_ivl_11", 0 0, L_0x7fe4a8929138;  1 drivers
v0x12dde00_0 .net *"_ivl_12", 1 0, L_0x12e05a0;  1 drivers
v0x12ddec0_0 .net *"_ivl_15", 0 0, L_0x12e06e0;  1 drivers
v0x12ddfa0_0 .net *"_ivl_16", 1 0, L_0x12e07c0;  1 drivers
L_0x7fe4a8929180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12de0d0_0 .net *"_ivl_19", 0 0, L_0x7fe4a8929180;  1 drivers
v0x12de1b0_0 .net *"_ivl_2", 1 0, L_0x12e0200;  1 drivers
L_0x7fe4a89290f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12de290_0 .net *"_ivl_5", 0 0, L_0x7fe4a89290f0;  1 drivers
v0x12de370_0 .net *"_ivl_7", 0 0, L_0x12e0340;  1 drivers
v0x12de4e0_0 .net *"_ivl_8", 1 0, L_0x12e03e0;  1 drivers
v0x12de5c0_0 .net "in", 2 0, v0x12dd750_0;  alias, 1 drivers
v0x12de680_0 .net "out", 1 0, L_0x12e0900;  alias, 1 drivers
L_0x12e0160 .part v0x12dd750_0, 0, 1;
L_0x12e0200 .concat [ 1 1 0 0], L_0x12e0160, L_0x7fe4a89290f0;
L_0x12e0340 .part v0x12dd750_0, 1, 1;
L_0x12e03e0 .concat [ 1 1 0 0], L_0x12e0340, L_0x7fe4a8929138;
L_0x12e05a0 .arith/sum 2, L_0x12e0200, L_0x12e03e0;
L_0x12e06e0 .part v0x12dd750_0, 2, 1;
L_0x12e07c0 .concat [ 1 1 0 0], L_0x12e06e0, L_0x7fe4a8929180;
L_0x12e0900 .arith/sum 2, L_0x12e05a0, L_0x12e07c0;
S_0x12de7c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x12b4d00;
 .timescale -12 -12;
E_0x129c9f0 .event anyedge, v0x12df370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12df370_0;
    %nor/r;
    %assign/vec4 v0x12df370_0, 0;
    %wait E_0x129c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12dcf10;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x12dd750_0, 0;
    %wait E_0x12b0c20;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b0ff0;
    %load/vec4 v0x12dd750_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12dd750_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12b0c20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12dd490;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b0fb0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x12dd750_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12b4d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12def50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12df370_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12b4d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12def50_0;
    %inv;
    %store/vec4 v0x12def50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12b4d00;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12dd690_0, v0x12df4f0_0, v0x12deff0_0, v0x12df1e0_0, v0x12df090_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12b4d00;
T_7 ;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12b4d00;
T_8 ;
    %wait E_0x12b0fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12df2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12df2b0_0, 4, 32;
    %load/vec4 v0x12df430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12df2b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12df2b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12df2b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12df1e0_0;
    %load/vec4 v0x12df1e0_0;
    %load/vec4 v0x12df090_0;
    %xor;
    %load/vec4 v0x12df1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12df2b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12df2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12df2b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/popcount3/iter0/response0/top_module.sv";
