# AXI-to-Avalon-MM-Interface
The rv_avmm2axi block is a Verilog implementation of an Avalon‑MM (slave) to AXI‑Lite (master) bridge. It converts Avalon‑style transactions (single‑beat reads and writes with byte enables) into AXI‑Lite transactions using two simple finite‑state machines (FSMs)
