{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461682244002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461682244007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 09:50:43 2016 " "Processing started: Tue Apr 26 09:50:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461682244007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461682244007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ran -c ran " "Command: quartus_map --read_settings_files=on --write_settings_files=off ran -c ran" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461682244009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461682244291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dataMod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataMod " "Found entity 1: dataMod" {  } { { "dataMod.bdf" "" { Schematic "/home/sdrafahl/fin/dataMod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ran.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ran.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ran " "Found entity 1: ran" {  } { { "ran.bdf" "" { Schematic "/home/sdrafahl/fin/ran.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem.v 1 1 " "Found 1 design units, including 1 entities, in source file dem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dem " "Found entity 1: dem" {  } { { "dem.v" "" { Text "/home/sdrafahl/fin/dem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spliter.v 1 1 " "Found 1 design units, including 1 entities, in source file spliter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spliter " "Found entity 1: spliter" {  } { { "spliter.v" "" { Text "/home/sdrafahl/fin/spliter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "/home/sdrafahl/fin/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sdrafahl/lab_8/Step1/gen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/sdrafahl/lab_8/Step1/gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "../lab_8/Step1/gen.bdf" "" { Schematic "/home/sdrafahl/lab_8/Step1/gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memD " "Found entity 1: memD" {  } { { "memD.bdf" "" { Schematic "/home/sdrafahl/fin/memD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "/home/sdrafahl/fin/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.bdf" "" { Schematic "/home/sdrafahl/fin/generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fadder.bdf " "Can't analyze file -- file fadder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullA " "Found entity 1: fullA" {  } { { "fullA.bdf" "" { Schematic "/home/sdrafahl/fin/fullA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.bdf" "" { Schematic "/home/sdrafahl/fin/mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.bdf" "" { Schematic "/home/sdrafahl/fin/subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subDevice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subDevice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subDevice " "Found entity 1: subDevice" {  } { { "subDevice.bdf" "" { Schematic "/home/sdrafahl/fin/subDevice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combiner.v 1 1 " "Found 1 design units, including 1 entities, in source file combiner.v" { { "Info" "ISGN_ENTITY_NAME" "1 combiner " "Found entity 1: combiner" {  } { { "combiner.v" "" { Text "/home/sdrafahl/fin/combiner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.bdf" "" { Schematic "/home/sdrafahl/fin/state.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/home/sdrafahl/fin/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combiner2.v 1 1 " "Found 1 design units, including 1 entities, in source file combiner2.v" { { "Info" "ISGN_ENTITY_NAME" "1 combiner2 " "Found entity 1: combiner2" {  } { { "combiner2.v" "" { Text "/home/sdrafahl/fin/combiner2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244466 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gen.bdf " "Can't analyze file -- file gen.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244469 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/thing.bdf " "Can't analyze file -- file output_files/thing.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/ran.bdf " "Can't analyze file -- file output_files/ran.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/stuff.bdf " "Can't analyze file -- file output_files/stuff.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244479 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/gates.bdf " "Can't analyze file -- file output_files/gates.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nan.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nan " "Found entity 1: nan" {  } { { "nan.bdf" "" { Schematic "/home/sdrafahl/fin/nan.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.bdf" "" { Schematic "/home/sdrafahl/fin/mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244494 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/replaceReg.bdf " "Can't analyze file -- file output_files/replaceReg.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "replaceReg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file replaceReg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 replaceReg " "Found entity 1: replaceReg" {  } { { "replaceReg.bdf" "" { Schematic "/home/sdrafahl/fin/replaceReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.bdf" "" { Schematic "/home/sdrafahl/fin/mux_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244507 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/fullAdder.bdf " "Can't analyze file -- file output_files/fullAdder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.bdf" "" { Schematic "/home/sdrafahl/fin/fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "getRid.bdf " "Can't analyze file -- file getRid.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multV2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multV2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multV2 " "Found entity 1: multV2" {  } { { "multV2.bdf" "" { Schematic "/home/sdrafahl/fin/multV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num.bdf 1 1 " "Found 1 design units, including 1 entities, in source file num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 num " "Found entity 1: num" {  } { { "num.bdf" "" { Schematic "/home/sdrafahl/fin/num.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numV2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numV2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numV2 " "Found entity 1: numV2" {  } { { "numV2.bdf" "" { Schematic "/home/sdrafahl/fin/numV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regV2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regV2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regV2 " "Found entity 1: regV2" {  } { { "regV2.bdf" "" { Schematic "/home/sdrafahl/fin/regV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busDemux.v 1 1 " "Found 1 design units, including 1 entities, in source file busDemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busDemux " "Found entity 1: busDemux" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod10.v 1 1 " "Found 1 design units, including 1 entities, in source file mod10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10 " "Found entity 1: mod10" {  } { { "mod10.v" "" { Text "/home/sdrafahl/fin/mod10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recycle.v 1 1 " "Found 1 design units, including 1 entities, in source file recycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 recycle " "Found entity 1: recycle" {  } { { "recycle.v" "" { Text "/home/sdrafahl/fin/recycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244561 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMux busMux.v " "Entity \"busMux\" obtained from \"busMux.v\" instead of from Quartus II megafunction library" {  } { { "busMux.v" "" { Text "/home/sdrafahl/fin/busMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1461682244568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busMux.v 1 1 " "Found 1 design units, including 1 entities, in source file busMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMux " "Found entity 1: busMux" {  } { { "busMux.v" "" { Text "/home/sdrafahl/fin/busMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod101.v 1 1 " "Found 1 design units, including 1 entities, in source file mod101.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod101 " "Found entity 1: mod101" {  } { { "mod101.v" "" { Text "/home/sdrafahl/fin/mod101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "/home/sdrafahl/fin/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/subtract.v " "Can't analyze file -- file output_files/subtract.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1461682244585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.v" "" { Text "/home/sdrafahl/fin/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "replaceRegTester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file replaceRegTester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 replaceRegTester " "Found entity 1: replaceRegTester" {  } { { "replaceRegTester.bdf" "" { Schematic "/home/sdrafahl/fin/replaceRegTester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461682244599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generator " "Elaborating entity \"generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1461682244673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.v 1 1 " "Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/home/sdrafahl/fin/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461682244708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1461682244708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "generator.bdf" "inst3" { Schematic "/home/sdrafahl/fin/generator.bdf" { { -64 1576 1688 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spliter spliter:inst8 " "Elaborating entity \"spliter\" for hierarchy \"spliter:inst8\"" {  } { { "generator.bdf" "inst8" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 8 1392 1520 120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regV2 regV2:inst1 " "Elaborating entity \"regV2\" for hierarchy \"regV2:inst1\"" {  } { { "generator.bdf" "inst1" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 184 1152 1304 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244728 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "numV2 inst " "Block or symbol \"numV2\" of instance \"inst\" overlaps another block or symbol" {  } { { "regV2.bdf" "" { Schematic "/home/sdrafahl/fin/regV2.bdf" { { -80 672 792 80 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1461682244730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "numV2 inst11 " "Block or symbol \"numV2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "regV2.bdf" "" { Schematic "/home/sdrafahl/fin/regV2.bdf" { { 224 672 792 384 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1461682244730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combiner regV2:inst1\|combiner:inst15 " "Elaborating entity \"combiner\" for hierarchy \"regV2:inst1\|combiner:inst15\"" {  } { { "regV2.bdf" "inst15" { Schematic "/home/sdrafahl/fin/regV2.bdf" { { -80 792 928 32 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numV2 regV2:inst1\|numV2:inst " "Elaborating entity \"numV2\" for hierarchy \"regV2:inst1\|numV2:inst\"" {  } { { "regV2.bdf" "inst" { Schematic "/home/sdrafahl/fin/regV2.bdf" { { -80 672 792 80 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMod regV2:inst1\|numV2:inst\|dataMod:inst " "Elaborating entity \"dataMod\" for hierarchy \"regV2:inst1\|numV2:inst\|dataMod:inst\"" {  } { { "numV2.bdf" "inst" { Schematic "/home/sdrafahl/fin/numV2.bdf" { { 88 488 584 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busDemux regV2:inst1\|busDemux:inst22 " "Elaborating entity \"busDemux\" for hierarchy \"regV2:inst1\|busDemux:inst22\"" {  } { { "regV2.bdf" "inst22" { Schematic "/home/sdrafahl/fin/regV2.bdf" { { 128 240 400 240 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244766 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f busDemux.v(10) " "Verilog HDL Always Construct warning at busDemux.v(10): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1461682244768 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f busDemux.v(11) " "Verilog HDL Always Construct warning at busDemux.v(11): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f busDemux.v(12) " "Verilog HDL Always Construct warning at busDemux.v(12): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f busDemux.v(13) " "Verilog HDL Always Construct warning at busDemux.v(13): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d busDemux.v(8) " "Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c busDemux.v(8) " "Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b busDemux.v(8) " "Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a busDemux.v(8) " "Verilog HDL Always Construct warning at busDemux.v(8): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] busDemux.v(8) " "Inferred latch for \"a\[0\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] busDemux.v(8) " "Inferred latch for \"a\[1\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] busDemux.v(8) " "Inferred latch for \"a\[2\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] busDemux.v(8) " "Inferred latch for \"a\[3\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] busDemux.v(8) " "Inferred latch for \"b\[0\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] busDemux.v(8) " "Inferred latch for \"b\[1\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] busDemux.v(8) " "Inferred latch for \"b\[2\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] busDemux.v(8) " "Inferred latch for \"b\[3\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] busDemux.v(8) " "Inferred latch for \"c\[0\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] busDemux.v(8) " "Inferred latch for \"c\[1\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] busDemux.v(8) " "Inferred latch for \"c\[2\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] busDemux.v(8) " "Inferred latch for \"c\[3\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244769 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] busDemux.v(8) " "Inferred latch for \"d\[0\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244770 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] busDemux.v(8) " "Inferred latch for \"d\[1\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244770 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] busDemux.v(8) " "Inferred latch for \"d\[2\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244770 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] busDemux.v(8) " "Inferred latch for \"d\[3\]\" at busDemux.v(8)" {  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1461682244770 "|generator|regV2:inst1|busDemux:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:inst2 " "Elaborating entity \"state\" for hierarchy \"state:inst2\"" {  } { { "generator.bdf" "inst2" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 184 296 392 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMux state:inst2\|busMux:inst5 " "Elaborating entity \"busMux\" for hierarchy \"state:inst2\|busMux:inst5\"" {  } { { "state.bdf" "inst5" { Schematic "/home/sdrafahl/fin/state.bdf" { { 280 1296 1464 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244857 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl busMux.v(7) " "Verilog HDL Always Construct warning at busMux.v(7): variable \"ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busMux.v" "" { Text "/home/sdrafahl/fin/busMux.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1461682244859 "|subDevice|busMux:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply state:inst2\|multiply:inst " "Elaborating entity \"multiply\" for hierarchy \"state:inst2\|multiply:inst\"" {  } { { "state.bdf" "inst" { Schematic "/home/sdrafahl/fin/state.bdf" { { 200 960 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract state:inst2\|subtract:inst1 " "Elaborating entity \"subtract\" for hierarchy \"state:inst2\|subtract:inst1\"" {  } { { "state.bdf" "inst1" { Schematic "/home/sdrafahl/fin/state.bdf" { { 360 824 984 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replaceRegTester replaceRegTester:inst15 " "Elaborating entity \"replaceRegTester\" for hierarchy \"replaceRegTester:inst15\"" {  } { { "generator.bdf" "inst15" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 304 88 184 528 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 replaceRegTester:inst15\|mux_1:inst32 " "Elaborating entity \"mux_1\" for hierarchy \"replaceRegTester:inst15\|mux_1:inst32\"" {  } { { "replaceRegTester.bdf" "inst32" { Schematic "/home/sdrafahl/fin/replaceRegTester.bdf" { { 280 2320 2416 376 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combiner2 combiner2:inst7 " "Elaborating entity \"combiner2\" for hierarchy \"combiner2:inst7\"" {  } { { "generator.bdf" "inst7" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 400 792 928 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "generator.bdf" "inst5" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 416 632 728 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461682244922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1461682245718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1461682245718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1461682245764 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1461682245764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1461682245764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1461682245764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461682245781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 09:50:45 2016 " "Processing ended: Tue Apr 26 09:50:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461682245781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461682245781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461682245781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461682245781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461682247095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461682247099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 09:50:46 2016 " "Processing started: Tue Apr 26 09:50:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461682247099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461682247099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ran -c ran " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ran -c ran" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461682247101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461682247223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ran EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ran\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1461682247286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1461682247306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1461682247306 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1461682247467 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1461682247848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1461682247848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1461682247848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 294 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1461682247855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 295 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1461682247855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 296 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1461682247855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1461682247855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 56 " "No exact pin location assignment(s) for 2 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Pin a not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { a } } } { "generator.bdf" "" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 512 800 976 528 "a" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1461682247900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Pin b not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { b } } } { "generator.bdf" "" { Schematic "/home/sdrafahl/fin/generator.bdf" { { 544 808 984 560 "b" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1461682247900 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1461682247900 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1461682247946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ran.sdc " "Synopsys Design Constraints File file not found: 'ran.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1461682247947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1461682247947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1461682247951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regV2:inst1\|busDemux:inst22\|Decoder0~0  " "Automatically promoted node regV2:inst1\|busDemux:inst22\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1461682247961 ""}  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regV2:inst1|busDemux:inst22|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 279 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1461682247961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regV2:inst1\|busDemux:inst22\|Decoder0~1  " "Automatically promoted node regV2:inst1\|busDemux:inst22\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1461682247961 ""}  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regV2:inst1|busDemux:inst22|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 280 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1461682247961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regV2:inst1\|busDemux:inst22\|Decoder0~2  " "Automatically promoted node regV2:inst1\|busDemux:inst22\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1461682247961 ""}  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regV2:inst1|busDemux:inst22|Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 281 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1461682247961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regV2:inst1\|busDemux:inst22\|Decoder0~3  " "Automatically promoted node regV2:inst1\|busDemux:inst22\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1461682247961 ""}  } { { "busDemux.v" "" { Text "/home/sdrafahl/fin/busDemux.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regV2:inst1|busDemux:inst22|Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sdrafahl/fin/" { { 0 { 0 ""} 0 282 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1461682247961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1461682247999 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1461682248000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1461682248000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1461682248001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1461682248002 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1461682248002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1461682248002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1461682248002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1461682248004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1461682248004 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1461682248004 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1461682248008 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1461682248008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1461682248008 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 54 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 48 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1461682248010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1461682248010 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1461682248010 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S " "Node \"S\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_0 " "Node \"in_0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_1 " "Node \"in_1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_2 " "Node \"in_2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_3 " "Node \"in_3\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_4 " "Node \"in_4\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_6 " "Node \"in_6\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_7 " "Node \"in_7\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_8 " "Node \"in_8\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1461682248021 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1461682248021 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1461682248022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1461682248673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1461682248725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1461682248730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1461682249322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1461682249322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1461682249730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "/home/sdrafahl/fin/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1461682250513 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1461682250513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1461682250981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1461682250983 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1461682250983 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1461682250994 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name11 0 " "Pin \"pin_name11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name13 0 " "Pin \"pin_name13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name14 0 " "Pin \"pin_name14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name15 0 " "Pin \"pin_name15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name16 0 " "Pin \"pin_name16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name17 0 " "Pin \"pin_name17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name18 0 " "Pin \"pin_name18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name19 0 " "Pin \"pin_name19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name20 0 " "Pin \"pin_name20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name21 0 " "Pin \"pin_name21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name22 0 " "Pin \"pin_name22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name23 0 " "Pin \"pin_name23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name24 0 " "Pin \"pin_name24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name25 0 " "Pin \"pin_name25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name26 0 " "Pin \"pin_name26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name27 0 " "Pin \"pin_name27\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name28 0 " "Pin \"pin_name28\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_0 0 " "Pin \"test_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_1 0 " "Pin \"test_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_2 0 " "Pin \"test_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_3 0 " "Pin \"test_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_4 0 " "Pin \"test_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_5 0 " "Pin \"test_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_6 0 " "Pin \"test_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_8 0 " "Pin \"bit_8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_7 0 " "Pin \"bit_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_2 0 " "Pin \"bit_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_1 0 " "Pin \"bit_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_3 0 " "Pin \"bit_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_4 0 " "Pin \"bit_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_5 0 " "Pin \"bit_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bit_6 0 " "Pin \"bit_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1461682250999 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1461682250999 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1461682251112 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1461682251123 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1461682251238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1461682251581 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1461682251606 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1461682251606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461682251835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 09:50:51 2016 " "Processing ended: Tue Apr 26 09:50:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461682251835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461682251835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461682251835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461682251835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461682253304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461682253305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 09:50:53 2016 " "Processing started: Tue Apr 26 09:50:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461682253305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461682253305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ran -c ran " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ran -c ran" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461682253306 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1461682254421 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1461682254464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461682254833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 09:50:54 2016 " "Processing ended: Tue Apr 26 09:50:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461682254833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461682254833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461682254833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461682254833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1461682254926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461682256035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461682256036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 09:50:55 2016 " "Processing started: Tue Apr 26 09:50:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461682256036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461682256036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ran -c ran " "Command: quartus_sta ran -c ran" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461682256036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1461682256060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461682256195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1461682256219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1461682256219 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1461682256288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ran.sdc " "Synopsys Design Constraints File file not found: 'ran.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1461682256315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1461682256315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1461682256317 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:inst5\|inst counter:inst5\|inst " "create_clock -period 1.000 -name counter:inst5\|inst counter:inst5\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1461682256317 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1461682256317 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1461682256320 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1461682256345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1461682256352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.833 " "Worst-case setup slack is -2.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.833       -31.240 counter:inst5\|inst  " "   -2.833       -31.240 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492        -4.402 clk  " "   -1.492        -4.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.927 " "Worst-case hold slack is -2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927       -44.715 clk  " "   -2.927       -44.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973         0.000 counter:inst5\|inst  " "    0.973         0.000 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1461682256372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1461682256375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -31.222 clk  " "   -1.222       -31.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter:inst5\|inst  " "    0.500         0.000 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256382 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1461682256441 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1461682256443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1461682256456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.880 " "Worst-case setup slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880        -5.992 counter:inst5\|inst  " "   -0.880        -5.992 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142        -0.324 clk  " "   -0.142        -0.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.521 " "Worst-case hold slack is -1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521       -19.610 clk  " "   -1.521       -19.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 counter:inst5\|inst  " "    0.396         0.000 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1461682256473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1461682256481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -31.222 clk  " "   -1.222       -31.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter:inst5\|inst  " "    0.500         0.000 counter:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1461682256486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1461682256486 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1461682256554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1461682256583 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1461682256583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461682256662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 09:50:56 2016 " "Processing ended: Tue Apr 26 09:50:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461682256662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461682256662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461682256662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461682256662 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461682256794 ""}
