Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 22 21:06:36 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -59.024     -858.960                     41                  300        0.139        0.000                      0                  300        4.500        0.000                       0                   147  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -59.024     -858.960                     41                  300        0.139        0.000                      0                  300        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           41  Failing Endpoints,  Worst Slack      -59.024ns,  Total Violation     -858.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -59.024ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        68.879ns  (logic 39.696ns (57.631%)  route 29.183ns (42.369%))
  Logic Levels:           171  (CARRY4=139 LUT1=1 LUT2=1 LUT3=23 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          1.011    64.075    uart/int_tx/out0[5]
    SLICE_X4Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.655 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.655    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.769    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  uart/int_tx/out_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.883    uart/int_tx/out_reg[4]_i_11_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.941    65.938    uart/int_tx/out0[4]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.518 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.518    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.632 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.632    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.746 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.746    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.860 r  uart/int_tx/out_reg[3]_i_7/CO[3]
                         net (fo=18, routed)          0.986    67.846    uart/int_tx/out0[3]
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    67.970 r  uart/int_tx/out0__854_carry_i_32/O
                         net (fo=1, routed)           0.000    67.970    uart/int_tx/out0__854_carry_i_32_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.520 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.520    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.634 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.634    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.748 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.748    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.862 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.971    69.833    uart/int_tx/out0[2]
    SLICE_X5Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.413 r  uart/int_tx/out0__854_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.413    uart/int_tx/out0__854_carry_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.527 r  uart/int_tx/out0__854_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.527    uart/int_tx/out0__854_carry__0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.641 r  uart/int_tx/out0__854_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.641    uart/int_tx/out0__854_carry__1_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  uart/int_tx/out0__854_carry_i_1/CO[3]
                         net (fo=18, routed)          0.995    71.750    uart/int_tx/out0[1]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124    71.874 r  uart/int_tx/out0__854_carry_i_6/O
                         net (fo=1, routed)           0.000    71.874    uart/int_tx/out0__854_carry_i_6_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.424 r  uart/int_tx/out0__854_carry/CO[3]
                         net (fo=1, routed)           0.000    72.424    uart/int_tx/out0__854_carry_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.538 r  uart/int_tx/out0__854_carry__0/CO[3]
                         net (fo=1, routed)           0.000    72.538    uart/int_tx/out0__854_carry__0_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.652 r  uart/int_tx/out0__854_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.652    uart/int_tx/out0__854_carry__1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.880 r  uart/int_tx/out0__854_carry__2/CO[2]
                         net (fo=1, routed)           0.296    73.175    uart/int_tx/out0[0]
    SLICE_X5Y65          LUT3 (Prop_lut3_I2_O)        0.313    73.488 f  uart/int_tx/out[0]_i_6/O
                         net (fo=1, routed)           0.149    73.637    uart/int_tx/out[0]_i_6_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.124    73.761 f  uart/int_tx/out[0]_i_3/O
                         net (fo=1, routed)           0.154    73.915    uart/int_tx/out[0]_i_3_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124    74.039 r  uart/int_tx/out[0]_i_1/O
                         net (fo=1, routed)           0.000    74.039    uart/int_tx/out[0]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  uart/int_tx/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.501    14.842    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  uart/int_tx/out_reg[0]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029    15.015    uart/int_tx/out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -74.039    
  -------------------------------------------------------------------
                         slack                                -59.024    

Slack (VIOLATED) :        -56.716ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        66.607ns  (logic 38.346ns (57.571%)  route 28.261ns (42.429%))
  Logic Levels:           165  (CARRY4=135 LUT1=1 LUT2=1 LUT3=21 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          1.011    64.075    uart/int_tx/out0[5]
    SLICE_X4Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.655 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.655    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.769    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  uart/int_tx/out_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.883    uart/int_tx/out_reg[4]_i_11_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.941    65.938    uart/int_tx/out0[4]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.518 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.518    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.632 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.632    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.746 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.746    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.860 r  uart/int_tx/out_reg[3]_i_7/CO[3]
                         net (fo=18, routed)          0.986    67.846    uart/int_tx/out0[3]
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    67.970 r  uart/int_tx/out0__854_carry_i_32/O
                         net (fo=1, routed)           0.000    67.970    uart/int_tx/out0__854_carry_i_32_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.520 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.520    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.634 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.634    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.748 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.748    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.862 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.971    69.833    uart/int_tx/out0[2]
    SLICE_X5Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.413 r  uart/int_tx/out0__854_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.413    uart/int_tx/out0__854_carry_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.527 r  uart/int_tx/out0__854_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.527    uart/int_tx/out0__854_carry__0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.641 r  uart/int_tx/out0__854_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.641    uart/int_tx/out0__854_carry__1_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.755 r  uart/int_tx/out0__854_carry_i_1/CO[3]
                         net (fo=18, routed)          0.671    71.426    uart/int_tx/out0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I5_O)        0.124    71.550 r  uart/int_tx/out[1]_i_3/O
                         net (fo=1, routed)           0.000    71.550    uart/int_tx/out[1]_i_3_n_0
    SLICE_X7Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    71.767 r  uart/int_tx/out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    71.767    uart/int_tx/out_reg[1]_i_1_n_0
    SLICE_X7Y63          FDCE                                         r  uart/int_tx/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.502    14.843    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  uart/int_tx/out_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X7Y63          FDCE (Setup_fdce_C_D)        0.064    15.051    uart/int_tx/out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -71.767    
  -------------------------------------------------------------------
                         slack                                -56.716    

Slack (VIOLATED) :        -54.825ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.719ns  (logic 37.424ns (57.825%)  route 27.295ns (42.175%))
  Logic Levels:           161  (CARRY4=131 LUT1=1 LUT2=1 LUT3=21 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          1.011    64.075    uart/int_tx/out0[5]
    SLICE_X4Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.655 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.655    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.769    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  uart/int_tx/out_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.883    uart/int_tx/out_reg[4]_i_11_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.941    65.938    uart/int_tx/out0[4]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.518 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.518    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.632 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.632    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.746 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.746    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.860 r  uart/int_tx/out_reg[3]_i_7/CO[3]
                         net (fo=18, routed)          0.986    67.846    uart/int_tx/out0[3]
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    67.970 r  uart/int_tx/out0__854_carry_i_32/O
                         net (fo=1, routed)           0.000    67.970    uart/int_tx/out0__854_carry_i_32_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.520 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.520    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.634 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    68.634    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.748 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.748    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.862 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.676    69.538    uart/int_tx/out0[2]
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.124    69.662 r  uart/int_tx/out[2]_i_3/O
                         net (fo=1, routed)           0.000    69.662    uart/int_tx/out[2]_i_3_n_0
    SLICE_X7Y60          MUXF7 (Prop_muxf7_I1_O)      0.217    69.879 r  uart/int_tx/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    69.879    uart/int_tx/out_reg[2]_i_1_n_0
    SLICE_X7Y60          FDCE                                         r  uart/int_tx/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.505    14.846    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  uart/int_tx/out_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.064    15.054    uart/int_tx/out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -69.879    
  -------------------------------------------------------------------
                         slack                                -54.825    

Slack (VIOLATED) :        -52.817ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        62.712ns  (logic 36.408ns (58.056%)  route 26.304ns (41.944%))
  Logic Levels:           156  (CARRY4=127 LUT1=1 LUT2=1 LUT3=21 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          1.011    64.075    uart/int_tx/out0[5]
    SLICE_X4Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.655 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.655    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.769    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  uart/int_tx/out_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.883    uart/int_tx/out_reg[4]_i_11_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.941    65.938    uart/int_tx/out0[4]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.518 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.518    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.632 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.632    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.746 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.746    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.860 r  uart/int_tx/out_reg[3]_i_7/CO[3]
                         net (fo=18, routed)          0.671    67.531    uart/int_tx/out0[3]
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124    67.655 r  uart/int_tx/out[3]_i_3/O
                         net (fo=1, routed)           0.000    67.655    uart/int_tx/out[3]_i_3_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    67.872 r  uart/int_tx/out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    67.872    uart/int_tx/out_reg[3]_i_1_n_0
    SLICE_X7Y58          FDCE                                         r  uart/int_tx/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.506    14.847    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  uart/int_tx/out_reg[3]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    15.055    uart/int_tx/out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -67.872    
  -------------------------------------------------------------------
                         slack                                -52.817    

Slack (VIOLATED) :        -51.403ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        61.356ns  (logic 35.393ns (57.684%)  route 25.963ns (42.316%))
  Logic Levels:           152  (CARRY4=123 LUT1=1 LUT2=1 LUT3=21 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          1.011    64.075    uart/int_tx/out0[5]
    SLICE_X4Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.655 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.655    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.769    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  uart/int_tx/out_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.883    uart/int_tx/out_reg[4]_i_11_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          1.120    66.117    uart/int_tx/out0[4]
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.124    66.241 r  uart/int_tx/out[4]_i_2/O
                         net (fo=1, routed)           0.151    66.393    uart/int_tx/out[4]_i_2_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    66.517 r  uart/int_tx/out[4]_i_1/O
                         net (fo=1, routed)           0.000    66.517    uart/int_tx/out[4]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  uart/int_tx/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.517    14.858    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  uart/int_tx/out_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.031    15.114    uart/int_tx/out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -66.517    
  -------------------------------------------------------------------
                         slack                                -51.403    

Slack (VIOLATED) :        -49.022ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.918ns  (logic 34.564ns (58.665%)  route 24.354ns (41.335%))
  Logic Levels:           148  (CARRY4=119 LUT1=1 LUT2=1 LUT3=21 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.917    62.142    uart/int_tx/out0[6]
    SLICE_X5Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.722 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.722    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.836 r  uart/int_tx/out_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.836    uart/int_tx/out_reg[5]_i_27_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.950 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.950    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.064 r  uart/int_tx/out_reg[5]_i_7/CO[3]
                         net (fo=18, routed)          0.674    63.737    uart/int_tx/out0[5]
    SLICE_X7Y53          LUT6 (Prop_lut6_I5_O)        0.124    63.861 r  uart/int_tx/out[5]_i_3/O
                         net (fo=1, routed)           0.000    63.861    uart/int_tx/out[5]_i_3_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I1_O)      0.217    64.078 r  uart/int_tx/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    64.078    uart/int_tx/out_reg[5]_i_1_n_0
    SLICE_X7Y53          FDCE                                         r  uart/int_tx/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y53          FDCE                                         r  uart/int_tx/out_reg[5]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X7Y53          FDCE (Setup_fdce_C_D)        0.064    15.056    uart/int_tx/out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -64.078    
  -------------------------------------------------------------------
                         slack                                -49.022    

Slack (VIOLATED) :        -48.142ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.079ns  (logic 33.673ns (57.978%)  route 24.406ns (42.022%))
  Logic Levels:           145  (CARRY4=115 LUT1=1 LUT2=1 LUT3=22 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.982    60.208    uart/int_tx/out0[7]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124    60.332 r  uart/int_tx/out[5]_i_52/O
                         net (fo=1, routed)           0.000    60.332    uart/int_tx/out[5]_i_52_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.882 r  uart/int_tx/out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.882    uart/int_tx/out_reg[5]_i_41_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.996 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    60.997    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.111 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.111    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.225 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          1.198    62.423    uart/int_tx/out0[6]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.124    62.547 f  uart/int_tx/out[6]_i_7/O
                         net (fo=1, routed)           0.282    62.829    uart/int_tx/out[6]_i_7_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I4_O)        0.124    62.953 f  uart/int_tx/out[6]_i_3/O
                         net (fo=1, routed)           0.162    63.115    uart/int_tx/out[6]_i_3_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I3_O)        0.124    63.239 r  uart/int_tx/out[6]_i_1/O
                         net (fo=1, routed)           0.000    63.239    uart/int_tx/out[6]_i_1_n_0
    SLICE_X8Y45          FDCE                                         r  uart/int_tx/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.450    14.791    uart/int_tx/clk_IBUF_BUFG
    SLICE_X8Y45          FDCE                                         r  uart/int_tx/out_reg[6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y45          FDCE (Setup_fdce_C_D)        0.081    15.097    uart/int_tx/out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -63.239    
  -------------------------------------------------------------------
                         slack                                -48.142    

Slack (VIOLATED) :        -45.573ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.560ns  (logic 32.654ns (58.773%)  route 22.906ns (41.227%))
  Logic Levels:           139  (CARRY4=111 LUT1=1 LUT2=1 LUT3=20 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.657    43.156    uart/int_tx/data1[15]
    SLICE_X2Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.706 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.706    uart/int_tx/out0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.823 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.823    uart/int_tx/out0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.940 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.940    uart/int_tx/out0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.169 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.828    uart/int_tx/out0_carry__2_n_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.310    45.138 r  uart/int_tx/out[7]_i_415/O
                         net (fo=1, routed)           0.000    45.138    uart/int_tx/out[7]_i_415_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.671 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.671    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.788    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.998    46.903    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124    47.027 r  uart/int_tx/out[7]_i_369/O
                         net (fo=1, routed)           0.000    47.027    uart/int_tx/out[7]_i_369_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.577 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.577    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.691 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.691    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.805 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.805    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.919 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.954    48.873    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124    48.997 r  uart/int_tx/out[7]_i_314/O
                         net (fo=1, routed)           0.000    48.997    uart/int_tx/out[7]_i_314_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.547 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.547    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.661 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.661    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.775 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.775    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.889 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.858    50.747    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.327 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    51.327    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.441    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.555    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.990    52.660    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124    52.784 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.784    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.317 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.317    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.434 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    53.434    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.551 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.551    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.668 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.922    54.590    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.170 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    55.170    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.284    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.398    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.937    56.449    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.029 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    57.029    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.143 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.143    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.257    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.838    58.209    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124    58.333 r  uart/int_tx/out[7]_i_167/O
                         net (fo=1, routed)           0.000    58.333    uart/int_tx/out[7]_i_167_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.883 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.883    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.997 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.997    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.111 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    59.112    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          1.125    60.351    uart/int_tx/out0[7]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.124    60.475 r  uart/int_tx/out[7]_i_5/O
                         net (fo=1, routed)           0.000    60.475    uart/int_tx/out[7]_i_5_n_0
    SLICE_X7Y45          MUXF7 (Prop_muxf7_I1_O)      0.245    60.720 r  uart/int_tx/out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    60.720    uart/int_tx/out_reg[7]_i_2_n_0
    SLICE_X7Y45          FDCE                                         r  uart/int_tx/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.517    14.858    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  uart/int_tx/out_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y45          FDCE (Setup_fdce_C_D)        0.064    15.147    uart/int_tx/out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -60.720    
  -------------------------------------------------------------------
                         slack                                -45.573    

Slack (VIOLATED) :        -30.675ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.607ns  (logic 23.497ns (57.865%)  route 17.110ns (42.135%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=15 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.972    42.770    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    42.894 r  uart/int_tx/aux[12]_i_4/O
                         net (fo=1, routed)           0.427    43.321    uart/int_tx/aux[12]_i_4_n_0
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.124    43.445 r  uart/int_tx/aux[12]_i_3/O
                         net (fo=3, routed)           2.198    45.643    uart/int_tx/data1[12]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    45.767 r  uart/int_tx/aux[12]_i_1/O
                         net (fo=1, routed)           0.000    45.767    uart/int_tx/aux[12]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  uart/int_tx/aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.449    14.790    uart/int_tx/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  uart/int_tx/aux_reg[12]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.077    15.092    uart/int_tx/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -45.767    
  -------------------------------------------------------------------
                         slack                                -30.675    

Slack (VIOLATED) :        -29.993ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.947ns  (logic 23.497ns (58.820%)  route 16.450ns (41.180%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=15 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X1Y0           FDPE                                         r  uart/int_tx/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  uart/int_tx/div_reg[4]/Q
                         net (fo=48, routed)          0.575     6.191    uart/int_tx/div_reg_n_0_[4]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.315 r  uart/int_tx/i___0_i_12/O
                         net (fo=1, routed)           0.000     6.315    uart/int_tx/i___0_i_12_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.865    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.631     7.808    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.114 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.664 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.664    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.892 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.693     9.585    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.898 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.898    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.448    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.562    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.676    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.790    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.947 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.682    11.629    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.329    11.958 r  uart/int_tx/i___9_i_4/O
                         net (fo=1, routed)           0.000    11.958    uart/int_tx/i___9_i_4_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.491 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.491    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.608    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.725    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.842    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.999 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.809    13.808    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.332    14.140 r  uart/int_tx/i___14_i_5/O
                         net (fo=1, routed)           0.000    14.140    uart/int_tx/i___14_i_5_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.672 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.672    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.786    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    14.900    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.014    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.171 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.897    16.068    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X9Y2           LUT3 (Prop_lut3_I0_O)        0.329    16.397 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.397    uart/int_tx/i___19_i_5_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.929 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.929    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.043 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.043    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.157 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.157    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.271 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.271    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.428 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.769    18.198    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    18.527 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.527    uart/int_tx/i___24_i_5_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.040 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.040    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.157 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.157    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.274 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.274    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.391 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.391    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.548 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.883    20.431    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  uart/int_tx/i___29_i_5/O
                         net (fo=1, routed)           0.000    20.763    uart/int_tx/i___29_i_5_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.295 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.295    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.409 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.409    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.523 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.523    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.637    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.809    22.603    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.329    22.932 r  uart/int_tx/i___34_i_5/O
                         net (fo=1, routed)           0.000    22.932    uart/int_tx/i___34_i_5_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.464 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.464    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.578 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.578    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.692 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.692    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.806 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.806    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.963 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.649    24.612    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.329    24.941 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.941    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.454 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.454    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.571 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.571    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.688 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.688    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.805 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.805    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.962 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.670    26.632    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.964 r  uart/int_tx/i___44_i_5/O
                         net (fo=1, routed)           0.000    26.964    uart/int_tx/i___44_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.496 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.496    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.610 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.610    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.724    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.838    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.995 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.695    28.690    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    29.019 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    29.019    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.551 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.551    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.665 r  uart/int_tx/out1_inferred__0/i___50/CO[3]
                         net (fo=1, routed)           0.000    29.665    uart/int_tx/out1_inferred__0/i___50_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.779 r  uart/int_tx/out1_inferred__0/i___51/CO[3]
                         net (fo=1, routed)           0.000    29.779    uart/int_tx/out1_inferred__0/i___51_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.893 r  uart/int_tx/out1_inferred__0/i___52/CO[3]
                         net (fo=1, routed)           0.000    29.893    uart/int_tx/out1_inferred__0/i___52_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.050 r  uart/int_tx/out1_inferred__0/i___53/CO[1]
                         net (fo=20, routed)          0.661    30.712    uart/int_tx/out1_inferred__0/i___53_n_2
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.329    31.041 r  uart/int_tx/i___54_i_5/O
                         net (fo=1, routed)           0.000    31.041    uart/int_tx/i___54_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.573 r  uart/int_tx/out1_inferred__0/i___54/CO[3]
                         net (fo=1, routed)           0.000    31.573    uart/int_tx/out1_inferred__0/i___54_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  uart/int_tx/out1_inferred__0/i___55/CO[3]
                         net (fo=1, routed)           0.000    31.687    uart/int_tx/out1_inferred__0/i___55_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.801 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.801    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.915 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.915    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.072 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.679    32.751    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    33.080 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    33.080    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.630 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.630    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.744 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.744    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.867    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.981 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.981    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.138 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.712    34.849    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.329    35.178 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    35.178    uart/int_tx/i___64_i_5_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.710 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.710    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.824 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.824    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.938 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.938    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.052 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    36.052    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.209 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.722    36.931    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.329    37.260 r  uart/int_tx/i___69_i_4/O
                         net (fo=1, routed)           0.000    37.260    uart/int_tx/i___69_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.793 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.793    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.910 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.910    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.027 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    38.027    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.144 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    38.144    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.644    38.946    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.332    39.278 r  uart/int_tx/i___74_i_5/O
                         net (fo=1, routed)           0.000    39.278    uart/int_tx/i___74_i_5_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.810 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.810    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.049 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.683    40.731    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.302    41.033 f  uart/int_tx/aux[9]_i_6/O
                         net (fo=1, routed)           0.641    41.674    uart/int_tx/aux[9]_i_6_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    41.798 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.287    42.085    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124    42.209 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.166    42.375    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    42.499 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           2.485    44.984    uart/int_tx/data1[15]
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124    45.108 r  uart/int_tx/aux[15]_i_2/O
                         net (fo=1, routed)           0.000    45.108    uart/int_tx/aux[15]_i_2_n_0
    SLICE_X7Y0           FDCE                                         r  uart/int_tx/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.518    14.859    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  uart/int_tx/aux_reg[15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.031    15.115    uart/int_tx/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -45.108    
  -------------------------------------------------------------------
                         slack                                -29.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/tx_mod/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart/tx_mod/b_reg_reg[4]/Q
                         net (fo=1, routed)           0.058     1.675    uart/tx_mod/b_reg_reg_n_0_[4]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.720 r  uart/tx_mod/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.720    uart/tx_mod/b_next[3]
    SLICE_X4Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     1.581    uart/tx_mod/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart/int_tx/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.342%)  route 0.356ns (65.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.474    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y53          FDCE                                         r  uart/int_tx/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart/int_tx/out_reg[5]/Q
                         net (fo=6, routed)           0.356     1.971    uart/tx_mod/Q[5]
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.045     2.016 r  uart/tx_mod/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.016    uart/tx_mod/b_next[5]
    SLICE_X6Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[5]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.120     1.867    uart/tx_mod/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/int_tx/aux_Count_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.467    uart/int_tx/clk_IBUF_BUFG
    SLICE_X4Y29          FDPE                                         r  uart/int_tx/aux_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  uart/int_tx/aux_Count_reg[6]/Q
                         net (fo=1, routed)           0.087     1.695    uart/int_tx/aux_Count_reg_n_0_[6]
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.740 r  uart/int_tx/aux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.740    uart/int_tx/aux[6]_i_1_n_0
    SLICE_X5Y29          FDCE                                         r  uart/int_tx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     1.980    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  uart/int_tx/aux_reg[6]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.092     1.572    uart/int_tx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/int_tx/aux_Count_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    uart/int_tx/clk_IBUF_BUFG
    SLICE_X4Y31          FDPE                                         r  uart/int_tx/aux_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  uart/int_tx/aux_Count_reg[8]/Q
                         net (fo=1, routed)           0.086     1.696    uart/int_tx/aux_Count_reg_n_0_[8]
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.741 r  uart/int_tx/aux[8]_i_1/O
                         net (fo=1, routed)           0.000     1.741    uart/int_tx/aux[8]_i_1_n_0
    SLICE_X5Y31          FDCE                                         r  uart/int_tx/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  uart/int_tx/aux_reg[8]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.091     1.573    uart/int_tx/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_Count_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    bip/control/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  bip/control/aux_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  bip/control/aux_PC_reg[8]/Q
                         net (fo=4, routed)           0.119     1.729    uart/int_tx/aux_PC_reg[10][8]
    SLICE_X4Y31          FDPE                                         r  uart/int_tx/aux_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    uart/int_tx/clk_IBUF_BUFG
    SLICE_X4Y31          FDPE                                         r  uart/int_tx/aux_Count_reg[8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y31          FDPE (Hold_fdpe_C_D)         0.070     1.553    uart/int_tx/aux_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart/int_tx/aux_Count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.468    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  uart/int_tx/aux_Count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    uart/int_tx/aux_Count_reg_n_0_[3]
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  uart/int_tx/aux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart/int_tx/aux[3]_i_1_n_0
    SLICE_X6Y31          FDCE                                         r  uart/int_tx/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  uart/int_tx/aux_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.121     1.604    uart/int_tx/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.668%)  route 0.291ns (67.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.468    bip/control/clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.291     1.900    Program_memory/Q[7]
    RAMB36_X0Y6          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.871     1.999    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.704    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/tx_mod/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.721%)  route 0.142ns (43.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.478    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart/tx_mod/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.142     1.761    uart/tx_mod/s_reg[1]
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.045     1.806 r  uart/tx_mod/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart/tx_mod/s_reg[2]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.092     1.605    uart/tx_mod/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart/tx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.026%)  route 0.152ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.478    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  uart/tx_mod/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.152     1.771    uart/tx_mod/s_reg[0]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  uart/tx_mod/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.816    uart/tx_mod/s_reg[3]_i_2_n_0
    SLICE_X5Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  uart/tx_mod/s_reg_reg[3]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.092     1.605    uart/tx_mod/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart/int_tx/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  uart/int_tx/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart/int_tx/out_reg[7]/Q
                         net (fo=3, routed)           0.161     1.778    uart/int_tx/din[7]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  uart/int_tx/b_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.823    uart/tx_mod/D[0]
    SLICE_X6Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  uart/tx_mod/b_reg_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.121     1.610    uart/tx_mod/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y31    bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y30    bip/control/aux_PC_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y30    bip/control/aux_PC_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35   uart/int_tx/acc_sended_reg_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    uart/int_tx/aux_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    uart/int_tx/out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58    uart/int_tx/out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y31    bip/control/aux_PC_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    uart/int_tx/i_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43    uart/int_tx/i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    uart/int_tx/i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    uart/int_tx/i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y44   uart/int_tx/i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    uart/int_tx/i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   uart/int_tx/i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   uart/int_tx/i_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y30    bip/control/aux_finish_program_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    bip/datapath/ACC_reg[12]/C



