// Seed: 4182523066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6 = id_5;
  wire id_7;
  wire id_8;
  wire id_9 = id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(*) disable id_7;
  always @(posedge 1) assign id_4 = id_4;
  assign id_6[1'h0-1] = id_7;
  xor primCall (id_6, id_4, id_7, id_3, id_5, id_1);
  module_0 modCall_1 (
      id_1,
      id_3,
      id_7,
      id_3,
      id_7
  );
endmodule
