{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.347463",
   "Default View_TopLeft":"-650,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK -pg 1 -lvl 0 -x -30 -y 1260 -defaultsOSRD
preplace port port-id_RST -pg 1 -lvl 0 -x -30 -y 1280 -defaultsOSRD
preplace port port-id_uartRx -pg 1 -lvl 0 -x -30 -y 1500 -defaultsOSRD
preplace port port-id_uartTx -pg 1 -lvl 5 -x 1760 -y 1450 -defaultsOSRD
preplace inst DataMemory_0 -pg 1 -lvl 1 -x 250 -y 440 -defaultsOSRD
preplace inst UartSlave_0 -pg 1 -lvl 4 -x 1600 -y 1430 -defaultsOSRD
preplace inst PS2_Slave_0 -pg 1 -lvl 1 -x 250 -y 720 -defaultsOSRD
preplace inst interruptControllerS_0 -pg 1 -lvl 1 -x 250 -y 1100 -defaultsOSRD
preplace inst CustomInterconnect_0 -pg 1 -lvl 2 -x 660 -y 430 -defaultsOSRD
preplace inst vespa_cpu_0 -pg 1 -lvl 3 -x 1180 -y 1080 -defaultsOSRD
preplace netloc CLK_1 1 0 3 NJ 1260 430J 1030 NJ
preplace netloc CustomInterconnect_0_o_RAddr_0 1 0 3 20 10 NJ 10 840
preplace netloc CustomInterconnect_0_o_RAddr_1 1 0 3 100 1290 NJ 1290 890
preplace netloc CustomInterconnect_0_o_RAddr_3 1 2 2 NJ 480 1400
preplace netloc CustomInterconnect_0_o_RAddr_5 1 0 3 30 920 NJ 920 820
preplace netloc CustomInterconnect_0_o_RData 1 2 1 960 80n
preplace netloc CustomInterconnect_0_o_REnable_0 1 0 3 90 860 NJ 860 830
preplace netloc CustomInterconnect_0_o_REnable_1 1 0 3 90 1270 NJ 1270 840
preplace netloc CustomInterconnect_0_o_REnable_3 1 2 2 NJ 460 1410
preplace netloc CustomInterconnect_0_o_REnable_5 1 0 3 80 870 NJ 870 810
preplace netloc CustomInterconnect_0_o_WAddr_0 1 0 3 70 880 NJ 880 900
preplace netloc CustomInterconnect_0_o_WAddr_1 1 0 3 70 1310 NJ 1310 930
preplace netloc CustomInterconnect_0_o_WAddr_3 1 2 2 NJ 420 1450
preplace netloc CustomInterconnect_0_o_WAddr_5 1 0 3 60 890 NJ 890 880
preplace netloc CustomInterconnect_0_o_WData_0 1 0 3 50 900 NJ 900 850
preplace netloc CustomInterconnect_0_o_WData_1 1 0 3 60 1320 NJ 1320 910
preplace netloc CustomInterconnect_0_o_WData_3 1 2 2 NJ 440 1430
preplace netloc CustomInterconnect_0_o_WData_5 1 0 3 20 930 NJ 930 870
preplace netloc CustomInterconnect_0_o_WEnable_0 1 0 3 40 910 NJ 910 920
preplace netloc CustomInterconnect_0_o_WEnable_1 1 0 3 10 1250 NJ 1250 860
preplace netloc CustomInterconnect_0_o_WEnable_3 1 2 2 NJ 400 1460
preplace netloc CustomInterconnect_0_o_WEnable_5 1 0 3 100 20 NJ 20 880
preplace netloc DataMemory_0_o_MemBusy 1 1 2 420 1090 NJ
preplace netloc DataMemory_0_o_RData 1 1 1 N 420
preplace netloc PS2_Slave_0_o_RData 1 1 1 410 520n
preplace netloc RST_1 1 0 3 NJ 1280 450J 1050 NJ
preplace netloc UartSlave_0_o_RData 1 1 4 500 1220 NJ 1220 NJ 1220 1740
preplace netloc UartSlave_0_o_Tx 1 4 1 N 1450
preplace netloc interruptControllerS_0_irq_number 1 1 2 N 1130 NJ
preplace netloc interruptControllerS_0_irq_req 1 1 2 N 1110 NJ
preplace netloc interruptControllerS_0_o_RData 1 1 1 400 440n
preplace netloc uartRx_1 1 0 4 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc vespa_cpu_0_int_ack_attended 1 0 4 50 1330 NJ 1330 NJ 1330 1350
preplace netloc vespa_cpu_0_int_ack_complete 1 0 4 80 1300 NJ 1300 NJ 1300 1360
preplace netloc vespa_cpu_0_o_Clk 1 0 4 -10 950 NJ 950 940J 910 1440
preplace netloc vespa_cpu_0_o_RAddr 1 1 3 490 850 NJ 850 1390
preplace netloc vespa_cpu_0_o_REnable 1 1 3 510 840 NJ 840 1350
preplace netloc vespa_cpu_0_o_Rst 1 0 4 0 940 NJ 940 950J 930 1420
preplace netloc vespa_cpu_0_o_WAddr 1 1 3 470 970 980J 920 1370
preplace netloc vespa_cpu_0_o_WData 1 1 3 460 980 970J 900 1380
preplace netloc vespa_cpu_0_o_WEnable 1 1 3 480 960 990J 940 1360
levelinfo -pg 1 -30 250 660 1180 1600 1760
pagesize -pg 1 -db -bbox -sgen -130 0 1860 1560
"
}
{
   "da_clkrst_cnt":"1"
}
