# ğŸ’» Digital Design Basics - SystemVerilog Repository

Welcome to the **Digital Design Basics Repository**! This repo contains **all fundamental combinational circuits** implemented in **SystemVerilog**, perfect for **interview preparation** and learning the essentials of digital electronics.

---

## ğŸ“‚ Repository Structure


digital_basics_repo/
â”‚
â”œâ”€ adders/
â”‚ â”œâ”€ half_adder.sv # Half Adder module
â”‚ â”œâ”€ full_adder.sv # Full Adder module
â”‚ â””â”€ tb_adder.sv # Testbench for adders
â”‚
â”œâ”€ subtractors/
â”‚ â”œâ”€ half_subtractor.sv # Half Subtractor module
â”‚ â”œâ”€ full_subtractor.sv # Full Subtractor module
â”‚ â””â”€ tb_subtractor.sv # Testbench for subtractors
â”‚
â”œâ”€ multiplexers/
â”‚ â”œâ”€ mux_2to1.sv # 2:1 Multiplexer
â”‚ â”œâ”€ mux_4to1.sv # 4:1 Multiplexer
â”‚ â”œâ”€ mux_8to1.sv # 8:1 Multiplexer
â”‚ â””â”€ tb_mux.sv # Testbench for multiplexers
â”‚
â”œâ”€ decoders/
â”‚ â”œâ”€ decoder_2to4.sv # 2-to-4 Decoder
â”‚ â”œâ”€ decoder_3to8.sv # 3-to-8 Decoder
â”‚ â””â”€ tb_decoder.sv # Testbench for decoders


---

## âš¡ Modules Overview

### 1ï¸âƒ£ **Adders**
- **Half Adder** â¡ Computes **Sum** & **Carry** for two input bits.  
- **Full Adder** â¡ Computes **Sum** & **Carry** for two input bits + **Carry-in**.

### 2ï¸âƒ£ **Subtractors**
- **Half Subtractor** â¡ Computes **Difference** & **Borrow** for two input bits.  
- **Full Subtractor** â¡ Computes **Difference** & **Borrow** for two input bits + **Borrow-in**.

### 3ï¸âƒ£ **Multiplexers (MUX)**
- **2:1, 4:1, 8:1 MUX** â¡ Selects **one input** based on **selection lines**.  
- Essential for **data routing and control logic**.

### 4ï¸âƒ£ **Decoders**
- **2-to-4, 3-to-8 Decoder** â¡ Converts **binary input** to **one-hot output**.  
- Used in **memory addressing and control signals**.

### 5ï¸âƒ£ **Basic Gates**
- **AND, OR, XOR** â¡ Fundamental combinational logic gates.  
- Basis for building **all digital circuits**.

---

## ğŸš€ How to Use
1. Compile the desired module with its **Testbench** using a **SystemVerilog simulator** (ModelSim, Vivado, QuestaSim, etc.).  
2. Run the **simulation**.  
3. Observe outputs in the **waveform viewer** or **console**.  

---

## ğŸ’¡ Interview Tips
- Understand **difference between Half & Full versions** (Adder/Subtractor).  
- Be able to **draw the logic diagram** from SystemVerilog code.  
- Know **Multiplexer & Decoder applications**.  
- Practice **manual test cases** and **truth tables**.  

---

## ğŸ“ Author
- **Aqdar Ahmed**  
- Computer Engineering Student  
- Repository for mastering **Digital Design Fundamentals**.
