---
layout: default
title: ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¨ç§»  
---

---

# ğŸ“ˆ ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¨ç§»  
## Evolution of Process Nodes and Key Physical Parameters

---

æœ¬è³‡æ–™ã§ã¯ã€**90nmä»¥é™ã®CMOSãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–**ã«ã¤ã„ã¦ã€æ§‹é€ å½¢å¼ãƒ»ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ãƒ»ä¸»è¦èª²é¡Œã®è¦³ç‚¹ã‹ã‚‰ã¾ã¨ã‚ã¾ã™ã€‚  
This document summarizes the **evolution of CMOS process technology since the 90nm node**, focusing on structure types, physical parameters, and key challenges.

---

## ğŸ“Š ãƒ—ãƒ­ã‚»ã‚¹é€²åŒ–è¡¨ï½œProcess Evolution Table

| ãƒãƒ¼ãƒ‰ / **Node** | æ§‹é€  / **Structure** | é›»æºé›»åœ§ / **V<sub>DD</sub>** | **T<sub>ox</sub> [nm]** | æœ€å°L / **Min L [nm]** | ä¸»ãªç‰¹å¾´ / **Key Features** | æŠ€è¡“èª²é¡Œ / **Challenges** |
|------------------|----------------------|-------------------------------|--------------------------|-------------------------|------------------------------|----------------------------|
| **90nm**         | ãƒ—ãƒ¬ãƒ¼ãƒŠMOS<br>Planar MOS | 1.2V | ~2.0 | ~65 | NiSiå°å…¥ã€Strained-Siã€LDDæœ€é©åŒ–<br>NiSi, strained-Si, optimized LDD | ãƒªãƒ¼ã‚¯é›»æµã€å¯„ç”Ÿå®¹é‡ã€ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£é™ç•Œ<br>Leakage, parasitics, lithography |
| **65nm**         | ãƒ—ãƒ¬ãƒ¼ãƒŠMOS<br>Planar MOS | 1.1V | ~1.7 | ~50 | é«˜æ¿ƒåº¦ãƒãƒ£ãƒãƒ«ã€Low-kææ–™å°å…¥<br>Heavily doped channel, Low-k ILD | çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã€é…ç·šé…å»¶<br>SCE, interconnect delay |
| **45nm**         | ãƒ—ãƒ¬ãƒ¼ãƒŠMOS<br>Planar MOS | 1.0V | ~1.3 | ~35 | HKMGå°å…¥æº–å‚™ã€ULKè©¦é¨“å°å…¥<br>HKMG prep, ULK intro | ã‚²ãƒ¼ãƒˆåˆ¶å¾¡é™ç•Œã€Variabilityæ‹¡å¤§<br>Gate control limit, variability |
| **32nm**         | HKMGãƒ—ãƒ¬ãƒ¼ãƒŠ<br>HKMG Planar | 0.9V | ~1.0 | ~28 | High-k / Metal Gateæ­£å¼æ¡ç”¨<br>HK/MG full adoption | V<sub>t</sub>ã°ã‚‰ã¤ãã€T<sub>inv</sub>åˆ¶å¾¡å›°é›£<br>V<sub>t</sub> variation, T<sub>inv</sub> control |
| **22nm**         | FinFETï¼ˆåˆä»£ï¼‰<br>1st Gen FinFET | 0.85V | ~0.9 | ~20 | Tri-Gateæ§‹é€ æ¡ç”¨ã€3Dãƒãƒ£ãƒãƒ«åŒ–<br>Tri-Gate, 3D channel | Finã°ã‚‰ã¤ãã€è¨­è¨ˆé›£åº¦å¢—åŠ <br>Fin variation, design complexity |
| **14/10nm**      | ä¸»æµFinFET<br>Mainstream FinFET | 0.75â€“0.80V | ~0.8 | ~16 | ãƒãƒ«ãƒãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°åŒ–ã€BEOLä½èª˜é›»ç‡åŒ–<br>Multi-patterning, low-k BEOL | SRAMç¸®å°é™ç•Œã€é…ç·šæ··é›‘<br>SRAM scaling limit, routing congestion |
| **7nm**          | FinFETï¼‹EUV<br>FinFET + EUV | 0.65â€“0.70V | ~0.7 | ~12 | EUVå°å…¥é–‹å§‹ã€LELELEãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆ<br>EUV intro, LELELE patterning | é®å…‰è†œè¨­è¨ˆã€ç†±åˆ†å¸ƒç®¡ç†<br>Mask design, thermal issues |
| **5nm**          | GAAè©¦é¨“å°å…¥<br>GAA Pilot | 0.60â€“0.65V | ~0.6 | ~8 | Nanosheetæ§‹é€ è©¦é¨“å°å…¥<br>Nanosheet trials | ã‚·ãƒ¼ãƒˆå¹…åˆ¶å¾¡ã€Routingå›°é›£<br>Sheet width control, poor routability |
| **3nm**          | GAAä¸»æµåŒ–<br>GAA Mainstream | 0.55â€“0.60V | ~0.5 | ~5 | TSMC/Samsungã§æœ¬æ ¼å°å…¥<br>Adopted by TSMC & Samsung | é«˜å¯†åº¦å¯„ç”Ÿã€ã°ã‚‰ã¤ãç®¡ç†<br>Parasitics, process variability |
| **ï¼œ2nm**        | CFETæ§‹é€ é–‹ç™ºä¸­<br>CFET in R&D | ~0.5Vä»¥ä¸‹ | ~0.4 | ~4 | NMOSãƒ»PMOSç¸¦ç©å±¤ï¼ˆstackï¼‰åŒ–<br>Complementary FET stacking | ç†±å¹²æ¸‰ã€é›»æº/é…ç·šåˆ†é›¢é›£<br>Thermal interference, power-routing split |

---

## ğŸ§  ç”¨èªè£œè¶³ï½œGlossary

| ç”¨èª / Term | æ„å‘³ / Meaning |
|-------------|----------------|
| **HKMG** | High-k / Metal Gateï¼šé«˜èª˜é›»ç‡ææ–™ã¨ãƒ¡ã‚¿ãƒ«ã‚²ãƒ¼ãƒˆæ§‹é€ <br>High dielectric gate oxide and metal gate |
| **ULK** | Ultra Low-kï¼šæ¥µä½èª˜é›»ç‡ã®å±¤é–“çµ¶ç¸è†œ<br>Extremely low-k ILD |
| **CFET** | Complementary FETï¼šNMOSãƒ»PMOSã®ç¸¦ç©å±¤æ§‹é€ <br>Stacked NMOS and PMOS transistors |

---

## ğŸ”— é–¢é€£è£œè¶³è³‡æ–™ï½œLinked Appendices

| ãƒ•ã‚¡ã‚¤ãƒ«å / Filename | å†…å®¹ / Description |
|------------------------|---------------------|
| [`appendixf1_01_finfetflow.md`](appendixf1_01_finfetflow.md) | FinFETãƒ—ãƒ­ã‚»ã‚¹è©³ç´°ï¼ˆ48å·¥ç¨‹ï¼‰<br>Detailed FinFET Process |
| [`appendixf1_02_gaaflow.md`](appendixf1_02_gaaflow.md) | GAAãƒ—ãƒ­ã‚»ã‚¹æ§‹é€ è§£èª¬<br>GAA Nanosheet Process |
| [`appendixf1_03_finfet_vs_gaa.md`](appendixf1_03_finfet_vs_gaa.md) | FinFET vs GAA æ¯”è¼ƒ<br>Structural & Process Comparison |
| [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md) | CFETæ§‹é€ ã¨èª²é¡Œæ•´ç†<br>CFET Architecture and Issues |

---

## ğŸ§© ä»Šå¾Œã®æ•™æé€£æºï½œPlanned Integration

- `appendix_f1_02_gaaflow.md` ã¨é€£å‹•ã—ã€**GAAæ§‹é€ ã¨å·¥ç¨‹**ã®æ•™è‚²è³‡æ–™ã‚’æ‹¡å¼µ  
  Linked to `appendix_f1_02_gaaflow.md` for expanding GAA-related teaching
- `appendix_f1_04_cfet.md` ã§ã€**CFETç¸¦æ§‹é€ ã¨èª²é¡Œ**ã‚’æ·±æ˜ã‚Š  
  Elaborated in `appendix_f1_04_cfet.md` on vertical stacking challenges
- `process_node_comparison.md` ã®é€²åŒ–ç³»çµ±å›³ã¨é€£æºã—ã€90nmä»¥å‰ã¨ã‚‚å¯¾æ¯”  
  Compared with pre-90nm data in `process_node_comparison.md`

---

## ğŸ“„ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense

MIT License ã«åŸºã¥ãã€**éå–¶åˆ©ãƒ»æ•™è‚²ç›®çš„ã§ã®å†é…å¸ƒãƒ»æ”¹å¤‰ã‚’æ­“è¿**ã—ã¾ã™ã€‚  
Released under the **MIT License**, permitting free use and modification for educational and non-commercial purposes.

---

ğŸ“ **[ç›®æ¬¡ã«æˆ»ã‚‹ / Back to Appendix Index](./)**  
