// Seed: 4142287965
module module_0;
endmodule
module module_1 ();
  assign id_1 = id_1 ? id_1 : 1 ? 1'b0 : 1;
  supply0 id_2 = id_1;
  module_0();
  assign id_1 = 1;
  supply1 id_3;
  always @(*) id_2 = id_3;
  id_4 :
  assert property (@(posedge 1'h0) id_3 == 1'b0)
  else $display(id_3);
  wire id_5;
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wand id_13,
    input tri0 id_14
);
  wire id_16;
  assign id_1 = 'd0 == id_3;
  module_0();
endmodule
