// Seed: 4150823264
module module_0 #(
    parameter id_3 = 32'd50
) (
    output wire  id_0,
    output uwire id_1
);
  assign id_0 = 1;
  supply1 _id_3 = -1'd0;
  wor [id_3 : id_3] id_4 = (-1);
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd88
) (
    output wire id_0,
    input wor _id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5
);
  wire [-1 : id_1] id_7;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
