{
  "module_name": "uncore-io.json",
  "hash_id": "008992b2bb14addcea4f8ea8982fddd92d6ddccccbae52c0a6a13dd5812cf41f",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/snowridgex/uncore-io.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO. Derived from unc_iio_data_req_of_cpu.mem_read.part0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"LLC_MISSES.PCIE_READ\",\n        \"FCMask\": \"0x07\",\n        \"Filter\": \"ch_mask=0x1f\",\n        \"MetricExpr\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"MetricName\": \"LLC_MISSES.PCIE_READ\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"ScaleUnit\": \"4Bytes\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO. Derived from unc_iio_data_req_of_cpu.mem_write.part0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"LLC_MISSES.PCIE_WRITE\",\n        \"FCMask\": \"0x07\",\n        \"Filter\": \"ch_mask=0x1f\",\n        \"MetricExpr\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"MetricName\": \"LLC_MISSES.PCIE_WRITE\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"ScaleUnit\": \"4Bytes\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART0_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART1_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART2_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x22\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART3_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x23\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART4_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x24\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART5_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x25\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART6_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x26\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for every 32 bytes of data sent from the IO agent to the SOC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_BANDWIDTH_IN.PART7_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x27\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"Clockticks of the integrated IO (IIO) traffic controller\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_IIO_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for IIO clocktick\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_IIO_CLOCKTICKS_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Free running counter that increments for integrated IO (IIO) traffic controller clockticks\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"iio_free_running\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts : All Ports\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0-7\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xff\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0-7\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 0\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 1\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 2\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 3\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 4\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 5\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 6\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Inserts of completions with data: Part 7\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 0-7\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 0-7\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 0-7\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 0-7\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 0\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 1\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 2\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 3\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 3 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 4\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 4 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 5\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 5 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 6\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 6 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Completion Buffer Occupancy of completions with data : Part 7\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7\",\n        \"FCMask\": \"0x04\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIe Completion Buffer Occupancy : Part 7 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.CFG_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's PCICFG space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reading from Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.IO_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's IO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core reporting completion of Card read from Core DRAM : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) reading from this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested by the CPU : Another card (different IIO stack) writing to this card. : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.ATOMIC.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Atomic requests targeting DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 2\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth reading at IIO, part 3\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 0\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 1\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 2\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCI Express bandwidth writing at IIO, part 3\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Four byte data request of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Messages\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.MSG.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Messages : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Card reading from another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Passing data to be written\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Passing data to be written : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Issuing final read or write of line\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Issuing final read or write of line : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Processing response from IOMMU\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Processing response from IOMMU : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Issuing to IOMMU\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Issuing to IOMMU : How often different queues (e.g. channel / fc) ask to send request into pipeline\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Request Ownership\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Request Ownership : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests : Writing line\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_REQ.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests : Writing line : How often different queues (e.g. channel / fc) ask to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Passing data to be written\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Passing data to be written : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Issuing final read or write of line\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Issuing final read or write of line : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Processing response from IOMMU\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Processing response from IOMMU : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Issuing to IOMMU\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Issuing to IOMMU : How often different queues (e.g. channel / fc) are allowed to send request into pipeline\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Request Ownership\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Request Ownership : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Incoming arbitration requests granted : Writing line\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_IIO_INBOUND_ARB_WON.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Incoming arbitration requests granted : Writing line : How often different queues (e.g. channel / fc) are allowed to send request into pipeline : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB Hits to a 1G Page\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.1G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB Hits to a 1G Page : Counts if a transaction to a 1G page, on its first lookup, hits the IOTLB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB Hits to a 2M Page\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.2M_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB Hits to a 2M Page : Counts if a transaction to a 2M page, on its first lookup, hits the IOTLB.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB Hits to a 4K Page\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.4K_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB Hits to a 4K Page : Counts if a transaction to a 4K page, on its first lookup, hits the IOTLB.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB lookups all\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.ALL_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB lookups all : Some transactions have to look up IOTLB multiple times.  Counts every time a request looks up IOTLB.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Context cache hits\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.CTXT_CACHE_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Context cache hits : Counts each time a first look up of the transaction hits the RCC.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Context cache lookups\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Context cache lookups : Counts each time a transaction looks up root context cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB lookups first\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.FIRST_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB lookups first : Some transactions have to look up IOTLB multiple times.  Counts the first time a request looks up IOTLB.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOTLB Fills (same as IOTLB miss)\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_IIO_IOMMU0.MISSES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOTLB Fills (same as IOTLB miss) : When a transaction misses IOTLB, it does a page walk to look up memory and bring in the relevant page translation. Counts when this page translation is written to IOTLB.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Cycles PWT full\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.CYC_PWT_FULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Cycles PWT full : Counts cycles the IOMMU has reached its maximum limit for outstanding page walks.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": IOMMU memory access\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.NUM_MEM_ACCESSES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": IOMMU memory access : IOMMU sends out memory fetches when it misses the cache look up which is indicated by this signal.  M2IOSF only uses low priority channel\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 1G page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_1G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 1G page : Counts each time a transaction's first look up hits the SLPWC at the 1G level\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 2M page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_2M_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 2M page : Counts each time a transaction's first look up hits the SLPWC at the 2M level\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWC Hit to a 4K page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_4K_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWC Hit to a 4K page : Counts each time a transaction's first look up hits the SLPWC at the 4K level\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PWT Hit to a 256T page\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_512G_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PWT Hit to a 256T page : Counts each time a transaction's first look up hits the SLPWC at the 512G level\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PageWalk cache fill\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWC_CACHE_FILLS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PageWalk cache fill : When a transaction misses SLPWC, it does a page walk to look up memory and bring in the relevant page translation. When this page translation is written to SLPWC, ObsPwcFillValid_nnnH is asserted.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": PageWalk cache lookup\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_IIO_IOMMU1.PWT_CACHE_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": PageWalk cache lookup : Counts each time a transaction looks up second level page walk cache.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Interrupt Entry cache hit\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.INT_CACHE_HITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Interrupt Entry cache hit : Counts each time a transaction's first look up hits the IEC.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Interrupt Entry cache lookup\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.INT_CACHE_LOOKUPS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Interrupt Entry cache lookup : Counts the number of transaction looks up that interrupt remapping cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Device-selective Context cache invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_CTXT_CACHE_INVAL_DEVICE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Device-selective Context cache invalidation cycles : Counts number of Device selective context cache invalidation events\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Domain-selective Context cache invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_CTXT_CACHE_INVAL_DOMAIN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Domain-selective Context cache invalidation cycles : Counts number of Domain selective context cache invalidation events\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Context cache global invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_CTXT_CACHE_INVAL_GBL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Context cache global invalidation cycles : Counts number of Context Cache global invalidation events\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Domain-selective IOTLB invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_INVAL_DOMAIN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Domain-selective IOTLB invalidation cycles : Counts number of Domain selective invalidation events\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Global IOTLB invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_INVAL_GBL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Global IOTLB invalidation cycles : Indicates that IOMMU is doing global invalidation.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Page-selective IOTLB invalidation cycles\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_IIO_IOMMU3.NUM_INVAL_PAGE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \": Page-selective IOTLB invalidation cycles : Counts number of Page-selective within Domain Invalidation events\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : Non-PCIE bus and !(PCIE bus) : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus)\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_AND.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AND Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus) : Asserted if all bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and !(PCIE bus)\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : Non-PCIE bus and !(PCIE bus) : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and PCIE bus : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus)\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_IIO_MASK_MATCH_OR.NOT_BUS0_NOT_BUS1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"OR Mask/match for debug bus : !(Non-PCIE bus) and !(PCIE bus) : Asserted if any bits specified by mask match\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Counting disabled\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_IIO_NOTHING\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Occupancy of outbound request queue : To device\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"UNC_IIO_NUM_OUSTANDING_REQ_FROM_CPU.TO_IO\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Occupancy of outbound request queue : To device : Counts number of outbound requests/completions IIO is currently processing\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Passing data to be written\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \": Passing data to be written : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Issuing final read or write of line\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Processing response from IOMMU\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Issuing to IOMMU\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Request Ownership\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \": Request Ownership : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \": Writing line\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \": Writing line : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests sent to PCIe from main die : From IRP\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_FROM_CPU.IRP\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Number requests sent to PCIe from main die : From IRP : Captures Posted/Non-posted allocations from IRP. i.e. either non-confined P2P traffic or from the CPU\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests sent to PCIe from main die : From ITC\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_FROM_CPU.ITC\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Number requests sent to PCIe from main die : From ITC : Confined P2P\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests sent to PCIe from main die : Completion allocations\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_FROM_CPU.PREALLOC\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests PCIe makes of the main die : Drop request\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU.ALL.DROP\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Number requests PCIe makes of the main die : Drop request : Counts full PCIe requests before they're broken into a series of cache-line size requests as measured by DATA_REQ_OF_CPU and TXN_REQ_OF_CPU. : Packet error detected, must be dropped\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number requests PCIe makes of the main die : All\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU.COMMIT.ALL\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Number requests PCIe makes of the main die : All : Counts full PCIe requests before they're broken into a series of cache-line size requests as measured by DATA_REQ_OF_CPU and TXN_REQ_OF_CPU.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Abort\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Confined P2P\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Local P2P\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Multi-cast\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Memory\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : MsgB\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Remote P2P\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.REM_P2P\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Num requests sent by PCIe - by target : Ubox\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"ITC address map 1\",\n        \"EventCode\": \"0x8F\",\n        \"EventName\": \"UNC_IIO_NUM_TGT_MATCHED_REQ_OF_CPU\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Outbound cacheline requests issued : 64B requests issued to device\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_IIO_OUTBOUND_CL_REQS_ISSUED.TO_IO\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Outbound cacheline requests issued : 64B requests issued to device : Each outbound cacheline granular request may need to make multiple passes through the pipeline.  Each time a cacheline completes all its passes it advances line\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Outbound TLP (transaction layer packet) requests issued : To device\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"UNC_IIO_OUTBOUND_TLP_REQS_ISSUED.TO_IO\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"Outbound TLP (transaction layer packet) requests issued : To device : Each time an outbound completes all its passes it advances the pointer\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PWT occupancy\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_IIO_PWT_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PWT occupancy : Indicates how many page walks are outstanding at any point in time.\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - cacheline complete : Passing data to be written\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - cacheline complete : Passing data to be written : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes all its passes (e.g. finishes posting writes to all multi-cast targets) it advances line : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - cacheline complete : Issuing final read or write of line\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - cacheline complete : Issuing final read or write of line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes all its passes (e.g. finishes posting writes to all multi-cast targets) it advances line\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - cacheline complete : Request Ownership\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - cacheline complete : Request Ownership : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes all its passes (e.g. finishes posting writes to all multi-cast targets) it advances line : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - cacheline complete : Writing line\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CL_CMPL.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - cacheline complete : Writing line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes all its passes (e.g. finishes posting writes to all multi-cast targets) it advances line : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Passing data to be written\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Passing data to be written : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer. : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Issuing final read or write of line\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Issuing final read or write of line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Processing response from IOMMU\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.IOMMU_HIT\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Processing response from IOMMU : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Issuing to IOMMU\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.IOMMU_REQ\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Issuing to IOMMU : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Request Ownership\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Request Ownership : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer. : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request complete : Writing line\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_CMPL.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request complete : Writing line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a single PCIe request completes all its cacheline granular requests, it advances pointer. : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Passing data to be written\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.DATA\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Passing data to be written : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Issuing final read or write of line\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.FINAL_RD_WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Issuing final read or write of line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Request Ownership\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.REQ_OWN\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Request Ownership : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"PCIe Request - pass complete : Writing line\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_IIO_REQ_FROM_PCIE_PASS_CMPL.WR\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0xFF\",\n        \"PublicDescription\": \"PCIe Request - pass complete : Writing line : Each PCIe request is broken down into a series of cacheline granular requests and each cacheline size request may need to make multiple passes through the pipeline (e.g. for posted interrupts or multi-cast).   Each time a cacheline completes a single pass (e.g. posts a write to single multi-cast target) it advances state : Only for posted requests\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Symbol Times on Link\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_IIO_SYMBOL_TIMES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Symbol Times on Link : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.CFG_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's PCICFG space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.IO_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's IO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card. : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.ATOMIC.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Atomic requests targeting DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Messages\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.MSG.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Messages : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card reading from another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.IOMMU0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x100\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.IOMMU1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x200\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : IOMMU - Type 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x01\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x02\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x04\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x08\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x10\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x20\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x40\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack)\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7\",\n        \"FCMask\": \"0x07\",\n        \"PerPkg\": \"1\",\n        \"PortMask\": \"0x80\",\n        \"PublicDescription\": \"Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IIO\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 0\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 1\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 2\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 3\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 4\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 5\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 6\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 7\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 10\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 8\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 9\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_ACQUIRED1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 0\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 1\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 2\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 3\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 4\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 5\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 6\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 7\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 10\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 8\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 9\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_M2P_AG0_AD_CRD_OCCUPANCY1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 0\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 1\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 2\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 3\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 4\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 5\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 6\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 6 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 7\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 7 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 10\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 8\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 9\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_ACQUIRED1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 0\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 1\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 2\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 3\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 4\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 5\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 6\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 7\",\n        \"EventCode\": \"0x8a\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 10\",\n        \"EventCode\": \"0x8b\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 8\",\n        \"EventCode\": \"0x8b\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 9\",\n        \"EventCode\": \"0x8b\",\n        \"EventName\": \"UNC_M2P_AG0_BL_CRD_OCCUPANCY1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent0 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 0\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 2\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 3\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 4\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 5\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 6\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 7\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 10\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 8\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 9\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_ACQUIRED1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 0\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 1\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 2\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 3\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 4\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 5\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 6\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 7\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 10\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 8\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 9\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"UNC_M2P_AG1_AD_CRD_OCCUPANCY1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 0\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 1\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 2\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 3\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 4\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 5\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 4\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 5\",\n        \"EventCode\": \"0x8c\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 10\",\n        \"EventCode\": \"0x8d\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 8\",\n        \"EventCode\": \"0x8d\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 9\",\n        \"EventCode\": \"0x8d\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_ACQUIRED1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 0\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 1\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 2\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 3\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 4\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 5\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 6\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 7\",\n        \"EventCode\": \"0x8e\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 10\",\n        \"EventCode\": \"0x8f\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 8\",\n        \"EventCode\": \"0x8f\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 9\",\n        \"EventCode\": \"0x8f\",\n        \"EventName\": \"UNC_M2P_AG1_BL_CRD_OCCUPANCY1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Agent1 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Clockticks of the mesh to PCI (M2P)\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_M2P_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Clockticks\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"UNC_M2P_CMS_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : DPT Local\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.DPT_LOCAL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : DPT Local : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle triggered by this tile\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : DPT Remote\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.DPT_NONLOCAL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : DPT Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle received by this tile\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : DPT Stalled - IV\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.DPT_STALL_IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : DPT Stalled - IV : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while regular IVs were received, causing DPT to be stalled\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : DPT Stalled -  No Credit\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.DPT_STALL_NOCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : DPT Stalled -  No Credit : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while credit not available causing DPT to be stalled\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : Horizontal\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.HORZ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : Horizontal : Counts the number of cycles either the local or incoming distress signals are asserted. : If TGR egress is full, then agents will throttle outgoing AD IDI transactions\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Distress signal asserted : Vertical\",\n        \"EventCode\": \"0xaf\",\n        \"EventName\": \"UNC_M2P_DISTRESS_ASSERTED.VERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Distress signal asserted : Vertical : Counts the number of cycles either the local or incoming distress signals are asserted. : If IRQ egress is full, then agents will throttle outgoing AD IDI transactions\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements : Down\",\n        \"EventCode\": \"0xba\",\n        \"EventName\": \"UNC_M2P_EGRESS_ORDERING.IV_SNOOPGO_DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress Blocking due to Ordering requirements : Down : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements : Up\",\n        \"EventCode\": \"0xba\",\n        \"EventName\": \"UNC_M2P_EGRESS_ORDERING.IV_SNOOPGO_UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress Blocking due to Ordering requirements : Up : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use : Left and Even\",\n        \"EventCode\": \"0xb6\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AD_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AD Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use : Left and Odd\",\n        \"EventCode\": \"0xb6\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AD_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AD Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use : Right and Even\",\n        \"EventCode\": \"0xb6\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AD_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AD Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use : Right and Odd\",\n        \"EventCode\": \"0xb6\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AD_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AD Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Left and Even\",\n        \"EventCode\": \"0xbb\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AKC_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Left and Odd\",\n        \"EventCode\": \"0xbb\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AKC_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Right and Even\",\n        \"EventCode\": \"0xbb\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AKC_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Right and Odd\",\n        \"EventCode\": \"0xbb\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AKC_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Left and Even\",\n        \"EventCode\": \"0xb7\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AK_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Left and Odd\",\n        \"EventCode\": \"0xb7\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AK_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Right and Even\",\n        \"EventCode\": \"0xb7\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AK_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use : Right and Odd\",\n        \"EventCode\": \"0xb7\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_AK_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use : Left and Even\",\n        \"EventCode\": \"0xb8\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_BL_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal BL Ring in Use : Left and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use : Left and Odd\",\n        \"EventCode\": \"0xb8\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_BL_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal BL Ring in Use : Left and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use : Right and Even\",\n        \"EventCode\": \"0xb8\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_BL_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal BL Ring in Use : Right and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use : Right and Odd\",\n        \"EventCode\": \"0xb8\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_BL_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal BL Ring in Use : Right and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use : Left\",\n        \"EventCode\": \"0xb9\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_IV_IN_USE.LEFT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal IV Ring in Use : Left : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use : Right\",\n        \"EventCode\": \"0xb9\",\n        \"EventName\": \"UNC_M2P_HORZ_RING_IV_IN_USE.RIGHT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Horizontal IV Ring in Use : Right : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : DRS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.DRS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : DRS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : DRS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.DRS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : DRS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCB\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCB_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCB : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCB\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCB_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCB : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCS message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credit Acquired : NCS\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_ACQUIRED.NCS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credit Acquired : NCS : Counts the number of credits that are acquired in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credit for transfer through CMS Port 0s to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : DRS\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.DRS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : DRS : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the DRS message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCB\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCB : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the NCB message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCS\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_REJECT.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Failed to Acquire a Credit : NCS : Counts the number of times that a request pending in the BL Ingress attempted to acquire either a NCB or NCS credit to transmit into the IIO, but was rejected because no credits were available.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.DRS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.DRS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : DRS to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the DRS message class.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCB_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCB_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCB to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCB message class.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCS_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 0 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credits for transfer through CMS Port 0 to the IIO for the NCS message class.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M2P_IIO_CREDITS_USED.NCS_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2PCIe IIO Credits in Use : NCS to CMS Port 1 : Counts the number of cycles when one or more credits in the M2PCIe agent for sending transactions into the IIO on either NCB or NCS are in use.  Transactions from the BL ring going into the IIO Agent must first acquire a credit.  These credits are for either the NCB or NCS message classes.  NCB, or non-coherent bypass messages are used to transmit data without coherency (and are common).  NCS is used for reads to PCIe (and should be used sparingly). : Credit for transfer through CMS Port 0s to the IIO for the NCS message class.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Dedicated P2P Credit Taken - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_0.MS2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Dedicated Credits Returned - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_DED_RETURNED_1.MS2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent0\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent1\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local P2P Shared Credits Returned : Agent2\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2P_LOCAL_P2P_SHAR_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent0\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent2\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent3\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent4\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_4\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Returned to credit ring : Agent5\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED.AGENT_5\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Local Shared P2P Credit Taken - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF0 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF0 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF1 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF1 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF2 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF2_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF2 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF2_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF3 - NCB\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF3_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 0 : M2IOSF3 - NCS\",\n        \"EventCode\": \"0x4a\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0.M2IOSF3_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF4 - NCB\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF4_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF4 - NCS\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF4_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF5 - NCB\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF5_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Waiting on Local Shared P2P Credit - 1 : M2IOSF5 - NCS\",\n        \"EventCode\": \"0x4b\",\n        \"EventName\": \"UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1.M2IOSF5_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI0\",\n        \"EventCode\": \"0xe6\",\n        \"EventName\": \"UNC_M2P_MISC_EXTERNAL.MBE_INST0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI1\",\n        \"EventCode\": \"0xe6\",\n        \"EventName\": \"UNC_M2P_MISC_EXTERNAL.MBE_INST1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : All\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Local NCB\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Local NCS\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Remote NCB\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"P2P Credit Occupancy : Remote NCS\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2P_P2P_CRD_OCCUPANCY.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : All\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Local NCB\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Local NCS\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Remote NCB\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Dedicated Credits Received : Remote NCS\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2P_P2P_DED_RECEIVED.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : All\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Local NCB\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.LOCAL_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Local NCS\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.LOCAL_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Remote NCB\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.REMOTE_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Shared Credits  Received : Remote NCS\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2P_P2P_SHAR_RECEIVED.REMOTE_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent1\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote P2P Shared Credits Returned : Agent2\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2P_REMOTE_P2P_SHAR_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent0\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent1\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Remote Shared P2P Credit Returned to credit ring : Agent2\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED.AGENT_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring. : AD\",\n        \"EventCode\": \"0xac\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Horizontal Ring. : AD : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring. : AK\",\n        \"EventCode\": \"0xac\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Horizontal Ring. : AK : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring. : BL\",\n        \"EventCode\": \"0xac\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Horizontal Ring. : BL : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring. : IV\",\n        \"EventCode\": \"0xac\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Horizontal Ring. : IV : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring. : AD\",\n        \"EventCode\": \"0xaa\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Vertical Ring. : AD : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring. : Acknowledgements to core\",\n        \"EventCode\": \"0xaa\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Vertical Ring. : Acknowledgements to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.\",\n        \"EventCode\": \"0xaa\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_VERT.AKC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Vertical Ring. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring. : Data Responses to core\",\n        \"EventCode\": \"0xaa\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Vertical Ring. : Data Responses to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring. : Snoops of processor's cache.\",\n        \"EventCode\": \"0xaa\",\n        \"EventName\": \"UNC_M2P_RING_BOUNCES_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Messages that bounced on the Vertical Ring. : Snoops of processor's cache. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring : AD\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring : AK\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring : Acknowledgements to Agent 1\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_HORZ.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring : BL\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring : IV\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring : AD\",\n        \"EventCode\": \"0xab\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring : Acknowledgements to core\",\n        \"EventCode\": \"0xab\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring\",\n        \"EventCode\": \"0xab\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_VERT.AKC\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring : Data Responses to core\",\n        \"EventCode\": \"0xab\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring : Snoops of processor's cache.\",\n        \"EventCode\": \"0xab\",\n        \"EventName\": \"UNC_M2P_RING_SINK_STARVED_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Source Throttle\",\n        \"EventCode\": \"0xae\",\n        \"EventName\": \"UNC_M2P_RING_SRC_THRTL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_IDI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.CHA_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.IIO_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Cycles Not Empty\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2P_RxC_CYCLES_NE.IIO_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Cycles Not Empty : Counts the number of cycles when the M2PCIe Ingress is not empty.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_IDI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.CHA_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.IIO_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2P_RxC_INSERTS.IIO_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Ingress (from CMS) Queue Inserts : Counts the number of entries inserted into the M2PCIe Ingress Queue.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - All\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - Credited\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - Uncredited\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - All\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - Credited\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - Uncredited\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"UNC_M2P_RxR_BUSY_STARVED.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : AD - All\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : AD - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : AD - Credited\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : AD - Credited : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : AD - Uncredited\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : AD - Uncredited : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : AK\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : AK : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : AKC - Uncredited\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : AKC - Uncredited : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : BL - All\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : BL - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : BL - Credited\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : BL - Credited : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : BL - Uncredited\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : BL - Uncredited : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass : IV\",\n        \"EventCode\": \"0xe2\",\n        \"EventName\": \"UNC_M2P_RxR_BYPASS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Bypass : IV : Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - All\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - Credited\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AD - Uncredited\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : AK\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : AK : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - All\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - Credited\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : BL - Uncredited\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : IFV - Credited\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.IFV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : IFV - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation : IV\",\n        \"EventCode\": \"0xe3\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : IV : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation\",\n        \"EventCode\": \"0xe4\",\n        \"EventName\": \"UNC_M2P_RxR_CRD_STARVED_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Injection Starvation : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : AD - All\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : AD - All : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : AD - Credited\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : AD - Credited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : AD - Uncredited\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : AD - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : AK\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : AK : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : AKC - Uncredited\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : AKC - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : BL - All\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : BL - All : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : BL - Credited\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : BL - Credited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : BL - Uncredited\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : BL - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations : IV\",\n        \"EventCode\": \"0xe1\",\n        \"EventName\": \"UNC_M2P_RxR_INSERTS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Allocations : IV : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : AD - All\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : AD - All : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : AD - Credited\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : AD - Credited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : AD - Uncredited\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : AD - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : AK\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : AK : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : AKC - Uncredited\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : AKC - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : BL - All\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : BL - All : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : BL - Credited\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : BL - Credited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : BL - Uncredited\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : BL - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy : IV\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"UNC_M2P_RxR_OCCUPANCY.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Transgress Ingress Occupancy : IV : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 0\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 2\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 3\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 4\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 5\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 6\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 7\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 0\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 2\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 3\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 4\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 5\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 6\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 7\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 0\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 1\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 2\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 3\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 4\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 5\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 6\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 7\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 0\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 1\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 2\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 3\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 4\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 5\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 6\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR6\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 7\",\n        \"EventCode\": \"0xd6\",\n        \"EventName\": \"UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR7\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 10\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 8\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 9\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent0 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 10\",\n        \"EventCode\": \"0xd3\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 8\",\n        \"EventCode\": \"0xd3\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 9\",\n        \"EventCode\": \"0xd3\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No AD Agent1 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 10\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 8\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 9\",\n        \"EventCode\": \"0xd5\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent0 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 10\",\n        \"EventCode\": \"0xd7\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR10\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 8\",\n        \"EventCode\": \"0xd7\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR8\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 9\",\n        \"EventCode\": \"0xd7\",\n        \"EventName\": \"UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR9\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Stall on No BL Agent1 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M2P_TxC_CREDITS.PRQ\",\n        \"EventCode\": \"0x2d\",\n        \"EventName\": \"UNC_M2P_TxC_CREDITS.PRQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.AD_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.AD_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.AK_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.AK_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.BL_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Full\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_FULL.BL_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Full : Counts the number of cycles when the M2PCIe Egress is full.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.AD_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.AD_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.AK_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.AK_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.BL_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Cycles Not Empty\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2P_TxC_CYCLES_NE.BL_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Cycles Not Empty : Counts the number of cycles when the M2PCIe Egress is not empty.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple egress buffers can be tracked at a given time using multiple counters.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.AD_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.AD_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.AK_CRD_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.AK_CRD_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.BL_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Egress (to CMS) Ingress\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2P_TxC_INSERTS.BL_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Egress (to CMS) Ingress : Counts the number of number of messages inserted into the  the M2PCIe Egress queue.  This tracks messages for one of the two CMS ports that are used by the M2PCIe agent.  This can be used in conjunction with the M2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : AD - All\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : AD - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : AD - Credited\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : AD - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : AD - Uncredited\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : AD - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : BL - All\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : BL - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : BL - Credited\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : BL - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used : BL - Uncredited\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_ADS_USED.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal ADS Used : BL - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : AD - All\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : AD - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : AD - Credited\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : AD - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : AD - Uncredited\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : AD - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : AK\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : AK : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : AKC - Uncredited\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : AKC - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : BL - All\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : BL - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : BL - Credited\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : BL - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : BL - Uncredited\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : BL - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used : IV\",\n        \"EventCode\": \"0xa7\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_BYPASS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Bypass Used : IV : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - All\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - Credited\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AK\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AK : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - All\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - Credited\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full : IV\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_FULL.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Full : IV : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - All\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AK\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AK : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - All\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : IV\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_CYCLES_NE.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty : IV : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : AD - All\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : AD - All : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : AD - Credited\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : AD - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : AD - Uncredited\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : AD - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : AK\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : AK : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : AKC - Uncredited\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : AKC - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : BL - All\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : BL - All : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : BL - Credited\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : BL - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : BL - Uncredited\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : BL - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts : IV\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_INSERTS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Inserts : IV : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : AD - All\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : AD - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : AD - Credited\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : AD - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : AD - Uncredited\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : AD - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : AK\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : AK : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : AKC - Uncredited\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : AKC - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : BL - All\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : BL - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : BL - Credited\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : BL - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : BL - Uncredited\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : BL - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs : IV\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_NACK.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : AD - All\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : AD - All : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : AD - Credited\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : AD - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : AD - Uncredited\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : AD - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : AK\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : AK : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : AKC - Uncredited\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : AKC - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : BL - All\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : BL - All : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : BL - Credited\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : BL - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : BL - Uncredited\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : BL - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy : IV\",\n        \"EventCode\": \"0xa0\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_OCCUPANCY.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Occupancy : IV : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : AD - All\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.AD_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : AD - All : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : AD - Uncredited\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.AD_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : AD - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : AK\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : AK : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : AKC - Uncredited\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.AKC_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : AKC - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : BL - All\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.BL_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : BL - All : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : BL - Uncredited\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.BL_UNCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : BL - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation : IV\",\n        \"EventCode\": \"0xa5\",\n        \"EventName\": \"UNC_M2P_TxR_HORZ_STARVED.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Horizontal Egress Injection Starvation : IV : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AD - Agent 0\",\n        \"EventCode\": \"0x9c\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_ADS_USED.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AD - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AD - Agent 1\",\n        \"EventCode\": \"0x9c\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_ADS_USED.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AD - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : BL - Agent 0\",\n        \"EventCode\": \"0x9c\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_ADS_USED.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : BL - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : BL - Agent 1\",\n        \"EventCode\": \"0x9c\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_ADS_USED.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : BL - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AD - Agent 0\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AD - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AD - Agent 1\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AD - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AK - Agent 0\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AK - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AK - Agent 1\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AK - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : BL - Agent 0\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : BL - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : BL - Agent 1\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : BL - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : IV - Agent 1\",\n        \"EventCode\": \"0x9d\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS.IV_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : IV - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AKC - Agent 0\",\n        \"EventCode\": \"0x9e\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS_1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AKC - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used : AKC - Agent 1\",\n        \"EventCode\": \"0x9e\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_BYPASS_1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical ADS Used : AKC - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_FULL1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_CYCLES_NE1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AD - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AD - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AD - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AD - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AK - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AK - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AK - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AK - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : BL - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : BL - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : BL - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : BL - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : IV - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : IV - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AKC - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AKC - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations : AKC - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_INSERTS1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Allocations : AKC - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AD - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AD - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AD - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AD - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AK - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AK - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AK - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AK - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : BL - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : BL - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : BL - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : BL - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : IV\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AKC - Agent 0\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AKC - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs : AKC - Agent 1\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_NACK1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress NACKs : AKC - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AD - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AD - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AD - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AD - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AK - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AK - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AK - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AK - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : BL - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : BL - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : BL - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : BL - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : IV - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : IV - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AKC - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AKC - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy : AKC - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_OCCUPANCY1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vert Egress Occupancy : AKC - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AD - Agent 0\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AD - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AD - Agent 1\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AD - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AK - Agent 0\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AK - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AK - Agent 1\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AK - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : BL - Agent 0\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : BL - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : BL - Agent 1\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : BL - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : IV\",\n        \"EventCode\": \"0x9a\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED0.IV_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : IV : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 0\",\n        \"EventCode\": \"0x9b\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED1.AKC_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 1\",\n        \"EventCode\": \"0x9b\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED1.AKC_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 0\",\n        \"EventCode\": \"0x9b\",\n        \"EventName\": \"UNC_M2P_TxR_VERT_STARVED1.TGC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use : Down and Even\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AD_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AD Ring In Use : Down and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use : Down and Odd\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AD_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AD Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use : Up and Even\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AD_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AD Ring In Use : Up and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use : Up and Odd\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AD_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AD Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AKC Ring In Use : Down and Even\",\n        \"EventCode\": \"0xb4\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AKC_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AKC Ring In Use : Down and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AKC Ring In Use : Down and Odd\",\n        \"EventCode\": \"0xb4\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AKC_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AKC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AKC Ring In Use : Up and Even\",\n        \"EventCode\": \"0xb4\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AKC_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AKC Ring In Use : Up and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AKC Ring In Use : Up and Odd\",\n        \"EventCode\": \"0xb4\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AKC_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AKC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use : Down and Even\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AK_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AK Ring In Use : Down and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use : Down and Odd\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AK_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AK Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use : Up and Even\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AK_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AK Ring In Use : Up and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use : Up and Odd\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UNC_M2P_VERT_RING_AK_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical AK Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use : Down and Even\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UNC_M2P_VERT_RING_BL_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical BL Ring in Use : Down and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use : Down and Odd\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UNC_M2P_VERT_RING_BL_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical BL Ring in Use : Down and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use : Up and Even\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UNC_M2P_VERT_RING_BL_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical BL Ring in Use : Up and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use : Up and Odd\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UNC_M2P_VERT_RING_BL_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical BL Ring in Use : Up and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use : Down\",\n        \"EventCode\": \"0xb3\",\n        \"EventName\": \"UNC_M2P_VERT_RING_IV_IN_USE.DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical IV Ring in Use : Down : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use : Up\",\n        \"EventCode\": \"0xb3\",\n        \"EventName\": \"UNC_M2P_VERT_RING_IV_IN_USE.UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical IV Ring in Use : Up : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical TGC Ring In Use : Down and Even\",\n        \"EventCode\": \"0xb5\",\n        \"EventName\": \"UNC_M2P_VERT_RING_TGC_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical TGC Ring In Use : Down and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical TGC Ring In Use : Down and Odd\",\n        \"EventCode\": \"0xb5\",\n        \"EventName\": \"UNC_M2P_VERT_RING_TGC_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical TGC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical TGC Ring In Use : Up and Even\",\n        \"EventCode\": \"0xb5\",\n        \"EventName\": \"UNC_M2P_VERT_RING_TGC_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical TGC Ring In Use : Up and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2PCIe\"\n    },\n    {\n        \"BriefDescription\": \"Vertical TGC Ring In Use : Up and Odd\",\n        \"EventCode\": \"0xb5\",\n        \"EventName\": \"UNC_M2P_VERT_RING_TGC_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Vertical TGC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2PCIe\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}