<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab3232e4022e8b8de81cb8900345a744b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab3232e4022e8b8de81cb8900345a744b">__intel_cpuid_init2</a> (0x00000007, 0x1, _1)</td></tr>
<tr class="separator:ab3232e4022e8b8de81cb8900345a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a72433d9a7b6b11c0b2b59de276dd4d65"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d54351692a7686aabba00556edf2529"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a95527444f31ac50c4e83bd7b97faa666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a95527444f31ac50c4e83bd7b97faa666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e618b01bdc2d35b7dbb2517852086e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a1e618b01bdc2d35b7dbb2517852086e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a1e618b01bdc2d35b7dbb2517852086e1">More...</a><br /></td></tr>
<tr class="separator:a1e618b01bdc2d35b7dbb2517852086e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c53f81b9872a525703bee736e9b595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ab1c53f81b9872a525703bee736e9b595"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ab1c53f81b9872a525703bee736e9b595">More...</a><br /></td></tr>
<tr class="separator:ab1c53f81b9872a525703bee736e9b595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7906118377cd25f92847ec61f6a9ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a2b7906118377cd25f92847ec61f6a9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a2b7906118377cd25f92847ec61f6a9ce">More...</a><br /></td></tr>
<tr class="separator:a2b7906118377cd25f92847ec61f6a9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391811bbe5a6022924316d8a1dcc1662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a391811bbe5a6022924316d8a1dcc1662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a391811bbe5a6022924316d8a1dcc1662">More...</a><br /></td></tr>
<tr class="separator:a391811bbe5a6022924316d8a1dcc1662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08b8734310fd08ba2851ea0b5f312dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:aa08b8734310fd08ba2851ea0b5f312dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#aa08b8734310fd08ba2851ea0b5f312dc">More...</a><br /></td></tr>
<tr class="separator:aa08b8734310fd08ba2851ea0b5f312dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f20f80308573789dc0f4c75ecbda10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a44f20f80308573789dc0f4c75ecbda10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a44f20f80308573789dc0f4c75ecbda10">More...</a><br /></td></tr>
<tr class="separator:a44f20f80308573789dc0f4c75ecbda10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9d6a63eb9d64a616548ca787c786c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a8b9d6a63eb9d64a616548ca787c786c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a8b9d6a63eb9d64a616548ca787c786c4">More...</a><br /></td></tr>
<tr class="separator:a8b9d6a63eb9d64a616548ca787c786c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e4a61f53daa3d6cd282838e08212d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:ac4e4a61f53daa3d6cd282838e08212d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ac4e4a61f53daa3d6cd282838e08212d4">More...</a><br /></td></tr>
<tr class="separator:ac4e4a61f53daa3d6cd282838e08212d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f63a22761282c264273e38775eddbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a32f63a22761282c264273e38775eddbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a32f63a22761282c264273e38775eddbf">More...</a><br /></td></tr>
<tr class="separator:a32f63a22761282c264273e38775eddbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ff4db466a0d87be3157fedef945cb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ae3ff4db466a0d87be3157fedef945cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ae3ff4db466a0d87be3157fedef945cb5">More...</a><br /></td></tr>
<tr class="separator:ae3ff4db466a0d87be3157fedef945cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03943f16607e5258c48e64057aea6184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a03943f16607e5258c48e64057aea6184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a03943f16607e5258c48e64057aea6184">More...</a><br /></td></tr>
<tr class="separator:a03943f16607e5258c48e64057aea6184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53596ce892efbf5805795a1c83f0a2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ae53596ce892efbf5805795a1c83f0a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ae53596ce892efbf5805795a1c83f0a2b">More...</a><br /></td></tr>
<tr class="separator:ae53596ce892efbf5805795a1c83f0a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aac68076cc2476034c19017e7de3956"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a4aac68076cc2476034c19017e7de3956"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a4aac68076cc2476034c19017e7de3956">More...</a><br /></td></tr>
<tr class="separator:a4aac68076cc2476034c19017e7de3956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7947e1bb9dc162a4a08f27419bbee41f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a7947e1bb9dc162a4a08f27419bbee41f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a7947e1bb9dc162a4a08f27419bbee41f">More...</a><br /></td></tr>
<tr class="separator:a7947e1bb9dc162a4a08f27419bbee41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1452838e8744907001d096dc499131a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a1452838e8744907001d096dc499131a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a1452838e8744907001d096dc499131a6">More...</a><br /></td></tr>
<tr class="separator:a1452838e8744907001d096dc499131a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64b7b8352420125a005c263d5c8ff95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ab64b7b8352420125a005c263d5c8ff95"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ab64b7b8352420125a005c263d5c8ff95">More...</a><br /></td></tr>
<tr class="separator:ab64b7b8352420125a005c263d5c8ff95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32519acbc135b3bd31cc8218d99a88f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a32519acbc135b3bd31cc8218d99a88f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a>, and Processor History Reset Leaf (EAX=20h)  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a32519acbc135b3bd31cc8218d99a88f0">More...</a><br /></td></tr>
<tr class="separator:a32519acbc135b3bd31cc8218d99a88f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d82498f27874f1d335d55d2bf82634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:ae0d82498f27874f1d335d55d2bf82634"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#ae0d82498f27874f1d335d55d2bf82634">More...</a><br /></td></tr>
<tr class="separator:ae0d82498f27874f1d335d55d2bf82634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ed931a72e3a62718cb6dd5e89b80bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a84ed931a72e3a62718cb6dd5e89b80bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a84ed931a72e3a62718cb6dd5e89b80bb">More...</a><br /></td></tr>
<tr class="separator:a84ed931a72e3a62718cb6dd5e89b80bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf5b290b5f714c6f35b716a6c0314f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:aaaf5b290b5f714c6f35b716a6c0314f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#aaaf5b290b5f714c6f35b716a6c0314f8">More...</a><br /></td></tr>
<tr class="separator:aaaf5b290b5f714c6f35b716a6c0314f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c24a5ebf220e03fd2234aa097feeef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a32c24a5ebf220e03fd2234aa097feeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a>.  <a href="../../d3/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d380_1_1_0d389.html#a32c24a5ebf220e03fd2234aa097feeef">More...</a><br /></td></tr>
<tr class="separator:a32c24a5ebf220e03fd2234aa097feeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d54351692a7686aabba00556edf2529"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9d54351692a7686aabba00556edf2529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7609d04756cd7827b00e75b4575826ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7609d04756cd7827b00e75b4575826ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72433d9a7b6b11c0b2b59de276dd4d65"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a72433d9a7b6b11c0b2b59de276dd4d65">EAX</a></td></tr>
<tr class="separator:a72433d9a7b6b11c0b2b59de276dd4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c69714080c796c13d15f68ac9c01800"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a20d25e0db53923bf91ff71bbb90ad9de"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a30ca5a246e829126fe00ff82d8ee27f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a30ca5a246e829126fe00ff82d8ee27f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d8/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d384_1_1_0d415.html#a30ca5a246e829126fe00ff82d8ee27f2">More...</a><br /></td></tr>
<tr class="separator:a30ca5a246e829126fe00ff82d8ee27f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c47828d0a63fde351adc1170dddc3a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a2c47828d0a63fde351adc1170dddc3a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d384_1_1_0d415.html#a2c47828d0a63fde351adc1170dddc3a1">More...</a><br /></td></tr>
<tr class="separator:a2c47828d0a63fde351adc1170dddc3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d25e0db53923bf91ff71bbb90ad9de"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a20d25e0db53923bf91ff71bbb90ad9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f7f2ddbdea3127bdc56fabc717298d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a58f7f2ddbdea3127bdc56fabc717298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c69714080c796c13d15f68ac9c01800"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9c69714080c796c13d15f68ac9c01800">EBX</a></td></tr>
<tr class="separator:a9c69714080c796c13d15f68ac9c01800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9ca3a5fc5e72ce57389ea4554ffae9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a89e3b3c6aab1a8422c644618e8a1cf5c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adf83eaa24babdcade6190faf033f1deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:adf83eaa24babdcade6190faf033f1deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d385_1_1_0d419.html#adf83eaa24babdcade6190faf033f1deb">More...</a><br /></td></tr>
<tr class="separator:adf83eaa24babdcade6190faf033f1deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e3b3c6aab1a8422c644618e8a1cf5c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a89e3b3c6aab1a8422c644618e8a1cf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c491eb15be65cd2f4e49abdaa7f2842"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3c491eb15be65cd2f4e49abdaa7f2842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9ca3a5fc5e72ce57389ea4554ffae9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4a9ca3a5fc5e72ce57389ea4554ffae9">ECX</a></td></tr>
<tr class="separator:a4a9ca3a5fc5e72ce57389ea4554ffae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0644d1100861b853264576a6fdb3aac7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a77c39766401c0d2971ed61dc0dccad4c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4bea4663d432b08b53e8f26794cafb59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a4bea4663d432b08b53e8f26794cafb59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#a4bea4663d432b08b53e8f26794cafb59">More...</a><br /></td></tr>
<tr class="separator:a4bea4663d432b08b53e8f26794cafb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22316f726aea392950fa5acc4e076409"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a22316f726aea392950fa5acc4e076409"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#a22316f726aea392950fa5acc4e076409">More...</a><br /></td></tr>
<tr class="separator:a22316f726aea392950fa5acc4e076409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd51d8fa33b1e9f5838c3f5fbd766bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a7dd51d8fa33b1e9f5838c3f5fbd766bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#a7dd51d8fa33b1e9f5838c3f5fbd766bc">More...</a><br /></td></tr>
<tr class="separator:a7dd51d8fa33b1e9f5838c3f5fbd766bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc3ff4601b3dd4bbbe30493db4e8e6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a1bc3ff4601b3dd4bbbe30493db4e8e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#a1bc3ff4601b3dd4bbbe30493db4e8e6d">More...</a><br /></td></tr>
<tr class="separator:a1bc3ff4601b3dd4bbbe30493db4e8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd07d228abe45887e67f57540a75bfe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:acd07d228abe45887e67f57540a75bfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#acd07d228abe45887e67f57540a75bfe1">More...</a><br /></td></tr>
<tr class="separator:acd07d228abe45887e67f57540a75bfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7528ecd73a56aa4cf41dddbf39b863b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a7528ecd73a56aa4cf41dddbf39b863b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d386_1_1_0d422.html#a7528ecd73a56aa4cf41dddbf39b863b0">More...</a><br /></td></tr>
<tr class="separator:a7528ecd73a56aa4cf41dddbf39b863b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c39766401c0d2971ed61dc0dccad4c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a77c39766401c0d2971ed61dc0dccad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83a79e99f01546b79855238d21b0c31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa83a79e99f01546b79855238d21b0c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0644d1100861b853264576a6fdb3aac7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0644d1100861b853264576a6fdb3aac7">EDX</a></td></tr>
<tr class="separator:a0644d1100861b853264576a6fdb3aac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00702">702</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab3232e4022e8b8de81cb8900345a744b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3232e4022e8b8de81cb8900345a744b">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_1::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x1&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_1&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a72433d9a7b6b11c0b2b59de276dd4d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72433d9a7b6b11c0b2b59de276dd4d65">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c69714080c796c13d15f68ac9c01800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c69714080c796c13d15f68ac9c01800">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a9ca3a5fc5e72ce57389ea4554ffae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9ca3a5fc5e72ce57389ea4554ffae9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0644d1100861b853264576a6fdb3aac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0644d1100861b853264576a6fdb3aac7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
