{author: Julian Hammer, comment: 'On Skylake, L2 and L3 caches can not be measured
    and modeled correctly due to missing documentation.', commithash: 41f77e03049276434cf3af559206cfcfb73fd599,
  review: red}
