-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    in_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    in_mat_data1_empty_n : IN STD_LOGIC;
    in_mat_data1_read : OUT STD_LOGIC;
    gaussian_mat_data1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    gaussian_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gaussian_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gaussian_mat_data1_full_n : IN STD_LOGIC;
    gaussian_mat_data1_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    img_height_c22_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    img_height_c22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_c22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_c22_full_n : IN STD_LOGIC;
    img_height_c22_write : OUT STD_LOGIC;
    img_width_c26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    img_width_c26_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_c26_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_c26_full_n : IN STD_LOGIC;
    img_width_c26_write : OUT STD_LOGIC );
end;


architecture behav of canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gaussian_mat_data1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal img_height_c22_blk_n : STD_LOGIC;
    signal img_width_c26_blk_n : STD_LOGIC;
    signal bottom_V_fu_282_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_reg_608 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln1027_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mid_V_fu_313_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_V_reg_613 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_V_fu_344_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_V_reg_618 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i422_i_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i422_i_reg_623 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_5_ce1 : STD_LOGIC;
    signal buf_V_5_we1 : STD_LOGIC;
    signal buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_idle : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_ready : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_in_mat_data1_read : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_ce1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_we1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_idle : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_ready : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_in_mat_data1_read : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_write : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce0 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_we1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce0 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce0 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_we1 : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b1_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b1_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b0_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b0_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m1_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m1_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m0_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m0_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t1_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t1_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t0_V_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t0_V_out_ap_vld : STD_LOGIC;
    signal grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal row_ind_V_fu_90 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_13_fu_371_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal row_V_fu_94 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_9_fu_379_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_fu_98 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_102 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_fu_106 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1027_fu_225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln231_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_2_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_1_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_108_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_107_fu_272_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln231_fu_252_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_110_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_109_fu_299_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln231_1_fu_291_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_112_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_111_fu_330_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln231_2_fu_322_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_ind_V_12_fu_359_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1019_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1632_1_fu_432_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1632_fu_428_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_fu_446_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln47_fu_442_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_fu_454_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_2_fu_460_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_1_fu_450_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_1_fu_464_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_fu_436_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal A1_fu_470_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_fu_478_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_2_fu_494_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_fu_486_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_fu_498_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_3_fu_504_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_1_fu_490_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_1_fu_508_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        in_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        in_mat_data1_empty_n : IN STD_LOGIC;
        in_mat_data1_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component canny_accel_xFAverageGaussianMask3x3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        in_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        in_mat_data1_empty_n : IN STD_LOGIC;
        in_mat_data1_read : OUT STD_LOGIC;
        gaussian_mat_data1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        gaussian_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_full_n : IN STD_LOGIC;
        gaussian_mat_data1_write : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        tp_V : IN STD_LOGIC_VECTOR (1 downto 0);
        mid_V : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom_V : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i422_i : IN STD_LOGIC_VECTOR (0 downto 0);
        b1_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        b1_V_out_ap_vld : OUT STD_LOGIC;
        b0_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        b0_V_out_ap_vld : OUT STD_LOGIC;
        m1_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        m1_V_out_ap_vld : OUT STD_LOGIC;
        m0_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        m0_V_out_ap_vld : OUT STD_LOGIC;
        t1_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        t1_V_out_ap_vld : OUT STD_LOGIC;
        t0_V_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        t0_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_5_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        q0 => buf_V_5_q0,
        address1 => buf_V_5_address1,
        ce1 => buf_V_5_ce1,
        we1 => buf_V_5_we1,
        d1 => buf_V_5_d1);

    buf_V_6_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address0,
        ce0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce0,
        q0 => buf_V_6_q0,
        address1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address1,
        ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce1,
        we1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_we1,
        d1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_d1);

    grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181 : component canny_accel_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start,
        ap_done => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done,
        ap_idle => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_idle,
        ap_ready => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_ready,
        in_mat_data1_dout => in_mat_data1_dout,
        in_mat_data1_num_data_valid => ap_const_lv2_0,
        in_mat_data1_fifo_cap => ap_const_lv2_0,
        in_mat_data1_empty_n => in_mat_data1_empty_n,
        in_mat_data1_read => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_in_mat_data1_read,
        img_width => img_width,
        buf_V_5_address1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_we1,
        buf_V_5_d1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_d1,
        buf_V_address1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_address1,
        buf_V_ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_ce1,
        buf_V_we1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_we1,
        buf_V_d1 => grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_d1);

    grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190 : component canny_accel_xFAverageGaussianMask3x3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start,
        ap_done => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done,
        ap_idle => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_idle,
        ap_ready => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_ready,
        in_mat_data1_dout => in_mat_data1_dout,
        in_mat_data1_num_data_valid => ap_const_lv2_0,
        in_mat_data1_fifo_cap => ap_const_lv2_0,
        in_mat_data1_empty_n => in_mat_data1_empty_n,
        in_mat_data1_read => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_in_mat_data1_read,
        gaussian_mat_data1_din => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_din,
        gaussian_mat_data1_num_data_valid => ap_const_lv2_0,
        gaussian_mat_data1_fifo_cap => ap_const_lv2_0,
        gaussian_mat_data1_full_n => gaussian_mat_data1_full_n,
        gaussian_mat_data1_write => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_write,
        img_width => img_width,
        buf_V_address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address0,
        buf_V_ce0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address1,
        buf_V_ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce1,
        buf_V_we1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_we1,
        buf_V_d1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_d1,
        buf_V_5_address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address0,
        buf_V_5_ce0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_5_address1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_we1,
        buf_V_5_d1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_d1,
        buf_V_6_address0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address0,
        buf_V_6_ce0 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_6_address1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_address1,
        buf_V_6_ce1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_ce1,
        buf_V_6_we1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_we1,
        buf_V_6_d1 => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_6_d1,
        tp_V => tp_V_reg_618,
        mid_V => mid_V_reg_613,
        bottom_V => bottom_V_reg_608,
        cmp_i_i422_i => cmp_i_i422_i_reg_623,
        b1_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b1_V_out,
        b1_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b1_V_out_ap_vld,
        b0_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b0_V_out,
        b0_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b0_V_out_ap_vld,
        m1_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m1_V_out,
        m1_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m1_V_out_ap_vld,
        m0_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m0_V_out,
        m0_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m0_V_out_ap_vld,
        t1_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t1_V_out,
        t1_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t1_V_out_ap_vld,
        t0_V_out => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t0_V_out,
        t0_V_out_ap_vld => grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t0_V_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1027_fu_229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_ready = ap_const_logic_1)) then 
                    grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_229_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_ready = ap_const_logic_1)) then 
                    grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_V_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_V_fu_94 <= ap_const_lv13_1;
            elsif (((icmp_ln1027_fu_229_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_V_fu_94 <= row_V_9_fu_379_p2;
            end if; 
        end if;
    end process;

    row_ind_V_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_ind_V_fu_90 <= ap_const_lv13_2;
            elsif (((icmp_ln1027_fu_229_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_ind_V_fu_90 <= row_ind_V_13_fu_371_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_229_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bottom_V_reg_608 <= bottom_V_fu_282_p3;
                bottom_fu_106 <= bottom_V_fu_282_p3;
                cmp_i_i422_i_reg_623 <= cmp_i_i422_i_fu_353_p2;
                mid_V_reg_613 <= mid_V_fu_313_p3;
                mid_fu_102 <= mid_V_fu_313_p3;
                tp_V_reg_618 <= tp_V_fu_344_p3;
                tp_fu_98 <= tp_V_fu_344_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, gaussian_mat_data1_full_n, img_height_c22_full_n, img_width_c26_full_n, ap_CS_fsm_state7, ap_CS_fsm_state5, icmp_ln1027_fu_229_p2, grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln1027_fu_229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((gaussian_mat_data1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    A0_fu_436_p2 <= std_logic_vector(unsigned(zext_ln1632_1_fu_432_p1) + unsigned(zext_ln1632_fu_428_p1));
    A1_fu_470_p3 <= (add_ln50_1_fu_464_p2 & ap_const_lv1_0);
    A2_fu_478_p3 <= (grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m1_V_out & ap_const_lv2_0);
    add_ln50_1_fu_464_p2 <= std_logic_vector(unsigned(zext_ln50_2_fu_460_p1) + unsigned(zext_ln50_1_fu_450_p1));
    add_ln50_fu_454_p2 <= std_logic_vector(unsigned(zext_ln50_fu_446_p1) + unsigned(zext_ln47_fu_442_p1));
    add_ln52_1_fu_508_p2 <= std_logic_vector(unsigned(zext_ln52_3_fu_504_p1) + unsigned(zext_ln52_1_fu_490_p1));
    add_ln52_fu_498_p2 <= std_logic_vector(unsigned(zext_ln52_2_fu_494_p1) + unsigned(zext_ln52_fu_486_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, img_height_c22_full_n, img_width_c26_full_n)
    begin
        if (((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done)
    begin
        if ((grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done)
    begin
        if ((grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(gaussian_mat_data1_full_n)
    begin
        if ((gaussian_mat_data1_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, img_height_c22_full_n, img_width_c26_full_n)
    begin
                ap_block_state1 <= ((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln1027_fu_229_p2)
    begin
        if (((icmp_ln1027_fu_229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    bottom_V_fu_282_p3 <= 
        empty_107_fu_272_p1 when (empty_108_fu_276_p2(0) = '1') else 
        select_ln231_fu_252_p3;

    buf_V_5_address1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_address1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_address1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_5_address1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_address1;
        else 
            buf_V_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_ce0 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_ce1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_ce1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_5_ce1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_ce1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_d1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_d1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_d1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_5_d1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_d1;
        else 
            buf_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_we1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_we1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_we1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_5_we1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_5_we1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_address1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_address1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce0 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_ce1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_ce1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_d1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_d1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_d1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_we1, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_we1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_we1 <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i422_i_fu_353_p2 <= "1" when (unsigned(zext_ln1027_fu_225_p1) < unsigned(img_height)) else "0";
    empty_107_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln231_2_fu_266_p2),2));
    empty_108_fu_276_p2 <= (icmp_ln231_2_fu_266_p2 or icmp_ln231_1_fu_260_p2);
    empty_109_fu_299_p3 <= 
        ap_const_lv2_0 when (icmp_ln231_2_fu_266_p2(0) = '1') else 
        ap_const_lv2_2;
    empty_110_fu_307_p2 <= (icmp_ln231_2_fu_266_p2 or icmp_ln231_1_fu_260_p2);
    empty_111_fu_330_p3 <= 
        ap_const_lv2_2 when (icmp_ln231_2_fu_266_p2(0) = '1') else 
        ap_const_lv2_1;
    empty_112_fu_338_p2 <= (icmp_ln231_2_fu_266_p2 or icmp_ln231_1_fu_260_p2);

    gaussian_mat_data1_blk_n_assign_proc : process(gaussian_mat_data1_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            gaussian_mat_data1_blk_n <= gaussian_mat_data1_full_n;
        else 
            gaussian_mat_data1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gaussian_mat_data1_din_assign_proc : process(gaussian_mat_data1_full_n, ap_CS_fsm_state7, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_din, ap_CS_fsm_state6, add_ln52_1_fu_508_p2)
    begin
        if (((gaussian_mat_data1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gaussian_mat_data1_din <= add_ln52_1_fu_508_p2(11 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gaussian_mat_data1_din <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_din;
        else 
            gaussian_mat_data1_din <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_din;
        end if; 
    end process;


    gaussian_mat_data1_write_assign_proc : process(gaussian_mat_data1_full_n, ap_CS_fsm_state7, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_write, ap_CS_fsm_state6)
    begin
        if (((gaussian_mat_data1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gaussian_mat_data1_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gaussian_mat_data1_write <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_gaussian_mat_data1_write;
        else 
            gaussian_mat_data1_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_ap_start_reg;
    grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_ap_start_reg;
    icmp_ln1019_fu_365_p2 <= "1" when (row_ind_V_12_fu_359_p2 = ap_const_lv13_3) else "0";
    icmp_ln1027_fu_229_p2 <= "1" when (unsigned(zext_ln1027_fu_225_p1) > unsigned(img_height)) else "0";
    icmp_ln231_1_fu_260_p2 <= "1" when (row_ind_V_fu_90 = ap_const_lv13_0) else "0";
    icmp_ln231_2_fu_266_p2 <= "1" when (row_ind_V_fu_90 = ap_const_lv13_1) else "0";
    icmp_ln231_fu_246_p2 <= "1" when (row_ind_V_fu_90 = ap_const_lv13_2) else "0";

    img_height_c22_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_c22_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_c22_blk_n <= img_height_c22_full_n;
        else 
            img_height_c22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_height_c22_din <= img_height;

    img_height_c22_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_c22_full_n, img_width_c26_full_n)
    begin
        if ((not(((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_c22_write <= ap_const_logic_1;
        else 
            img_height_c22_write <= ap_const_logic_0;
        end if; 
    end process;


    img_width_c26_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_width_c26_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_c26_blk_n <= img_width_c26_full_n;
        else 
            img_width_c26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_width_c26_din <= img_width;

    img_width_c26_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_c22_full_n, img_width_c26_full_n)
    begin
        if ((not(((img_width_c26_full_n = ap_const_logic_0) or (img_height_c22_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_c26_write <= ap_const_logic_1;
        else 
            img_width_c26_write <= ap_const_logic_0;
        end if; 
    end process;


    in_mat_data1_read_assign_proc : process(grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_in_mat_data1_read, grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_in_mat_data1_read, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_mat_data1_read <= grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_in_mat_data1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_mat_data1_read <= grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181_in_mat_data1_read;
        else 
            in_mat_data1_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1027_fu_229_p2)
    begin
        if (((icmp_ln1027_fu_229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    mid_V_fu_313_p3 <= 
        empty_109_fu_299_p3 when (empty_110_fu_307_p2(0) = '1') else 
        select_ln231_1_fu_291_p3;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    row_V_9_fu_379_p2 <= std_logic_vector(unsigned(row_V_fu_94) + unsigned(ap_const_lv13_1));
    row_ind_V_12_fu_359_p2 <= std_logic_vector(unsigned(row_ind_V_fu_90) + unsigned(ap_const_lv13_1));
    row_ind_V_13_fu_371_p3 <= 
        ap_const_lv13_0 when (icmp_ln1019_fu_365_p2(0) = '1') else 
        row_ind_V_12_fu_359_p2;
    select_ln231_1_fu_291_p3 <= 
        ap_const_lv2_1 when (icmp_ln231_fu_246_p2(0) = '1') else 
        mid_fu_102;
    select_ln231_2_fu_322_p3 <= 
        ap_const_lv2_0 when (icmp_ln231_fu_246_p2(0) = '1') else 
        tp_fu_98;
    select_ln231_fu_252_p3 <= 
        ap_const_lv2_2 when (icmp_ln231_fu_246_p2(0) = '1') else 
        bottom_fu_106;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tp_V_fu_344_p3 <= 
        empty_111_fu_330_p3 when (empty_112_fu_338_p2(0) = '1') else 
        select_ln231_2_fu_322_p3;
    zext_ln1027_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_94),16));
    zext_ln1632_1_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b0_V_out),9));
    zext_ln1632_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t0_V_out),9));
    zext_ln47_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_t1_V_out),9));
    zext_ln50_1_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_b1_V_out),10));
    zext_ln50_2_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_fu_454_p2),10));
    zext_ln50_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190_m0_V_out),9));
    zext_ln52_1_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_fu_470_p3),12));
    zext_ln52_2_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_fu_478_p3),11));
    zext_ln52_3_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_fu_498_p2),12));
    zext_ln52_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_fu_436_p2),11));
end behav;
