#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:39:50 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:39:54 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     224.517 MHz       1000.000          4.454        995.546
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.546       0.000              0            469
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            469
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.474       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.170       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.330       0.000              0            469
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.260       0.000              0            469
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.473       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.082       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[15]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK

 CLMA_30_248/Q0                    tco                   0.223       4.012 f       counter_e_b[15]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.256       4.268         counter_e_b[15]  
 CLMA_30_244/M2                                                            f       dis_reg_b[15]/opit_0_inv/D

 Data arrival time                                                   4.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[15]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[16]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.223       3.994 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.220       4.214         curr_state_b[0]  
 CLMA_30_249/A0                                                            f       counter_e_b[16]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.125       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                  -4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[15]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.223       3.994 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.220       4.214         curr_state_b[0]  
 CLMA_30_248/A0                                                            f       counter_e_b[15]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.125       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                  -4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.729
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.798       4.362         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_189/Q2                    tco                   0.261       4.623 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.658       5.281         counter_p[4]     
 CLMA_58_177/Y3                    td                    0.169       5.450 r       N117_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.451       5.901         _N877            
 CLMA_58_189/Y3                    td                    0.381       6.282 r       N165_mux8/gateop_perm/Z
                                   net (fanout=1)        0.415       6.697         _N837            
 CLMA_58_193/Y1                    td                    0.382       7.079 r       N165_mux12/gateop_perm/Z
                                   net (fanout=1)        0.628       7.707         _N918            
 CLMA_70_192/Y2                    td                    0.389       8.096 r       N165_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.679       8.775         _N1517           
 CLMS_78_181/Y1                    td                    0.377       9.152 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.374       9.526         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.526         Logic Levels: 5  
                                                                                   Logic: 1.959ns(37.936%), Route: 3.205ns(62.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537    1003.729         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.327                          
 clock uncertainty                                      -0.050    1004.277                          

 Recovery time                                          -0.277    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -9.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.474                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.379
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.525       3.717         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.223       3.940 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.390       4.330         counter_p[19]    
 CLMS_78_181/Y1                    td                    0.154       4.484 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.256       4.740         N373             
 CLMS_78_177/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.740         Logic Levels: 1  
                                                                                   Logic: 0.377ns(36.852%), Route: 0.646ns(63.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.815       4.379         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.781                          
 clock uncertainty                                       0.000       3.781                          

 Removal time                                           -0.211       3.570                          

 Data required time                                                  3.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.570                          
 Data arrival time                                                  -4.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.261       4.617 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.634       5.251         counter_p[5]     
 CLMA_58_188/Y1                    td                    0.276       5.527 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.262       5.789         _N878            
 CLMA_58_188/Y3                    td                    0.381       6.170 r       N146_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.450       6.620         _N912            
 CLMA_58_181/Y3                    td                    0.381       7.001 r       N146_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.688       7.689         _N1504           
 CLMA_70_192/Y0                    td                    0.383       8.072 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.482       8.554         _N911            
 CLMA_70_189/Y0                    td                    0.351       8.905 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.704      11.609         _N1104           
 IOL_7_349/DO                      td                    0.122      11.731 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.731         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.519 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.611         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.611         Logic Levels: 7  
                                                                                   Logic: 4.943ns(48.201%), Route: 5.312ns(51.799%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.448       5.070         counter_p[3]     
 CLMA_58_189/Y2                    td                    0.389       5.459 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.414       5.873         _N1584           
 CLMA_58_193/Y0                    td                    0.387       6.260 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.449       6.709         _N825            
 CLMA_58_188/Y2                    td                    0.389       7.098 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.631       7.729         _N987            
 CLMA_70_192/Y1                    td                    0.377       8.106 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.467       8.573         _N908            
 CLMA_70_177/Y0                    td                    0.174       8.747 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.420      11.167         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.289 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.289         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.077 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.174         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.174         Logic Levels: 7  
                                                                                   Logic: 4.887ns(49.801%), Route: 4.926ns(50.199%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.747       5.395         counter_rgb_t[6] 
 CLMA_54_208/Y1                    td                    0.169       5.564 r       N98_mux3/gateop_perm/Z
                                   net (fanout=1)        0.717       6.281         _N1033           
 CLMA_54_212/Y0                    td                    0.387       6.668 r       N98_mux7/gateop_perm/Z
                                   net (fanout=1)        0.419       7.087         _N967            
 CLMA_58_216/Y1                    td                    0.230       7.317 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.442      10.759         _N1              
 IOL_151_22/DO                     td                    0.122      10.881 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.881         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.669 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.729         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.729         Logic Levels: 5  
                                                                                   Logic: 3.957ns(42.357%), Route: 5.385ns(57.643%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.951       2.035         nt_echo_a        
 CLMA_30_228/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.035         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.565%), Route: 1.006ns(49.435%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.196       2.261         nt_echo_b        
 CLMA_22_241/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.261         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.511%), Route: 1.232ns(54.489%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=108)      0.417       2.377         nt_sys_rst_n     
 CLMA_22_241/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.377         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.690%), Route: 0.459ns(19.310%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_216/CECO                  td                    0.094       6.886 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.886         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[22]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_217/CECO                  td                    0.094       6.886 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.886         _N25             
 CLMA_50_221/CECI                                                          r       counter_rgb_t[22]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_221/CLK                                                           r       counter_rgb_t[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_217/CECO                  td                    0.094       6.886 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.886         _N25             
 CLMA_50_221/CECI                                                          r       counter_rgb_t[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_221/CLK                                                           r       counter_rgb_t[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.282       3.091         ntclkbufg_0      
 CLMA_42_224/CLK                                                           r       counter_e_a[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_224/Q1                    tco                   0.197       3.288 f       counter_e_a[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.426         counter_e_a[7]   
 CLMA_42_225/CD                                                            f       dis_reg_a[7]/opit_0_inv/D

 Data arrival time                                                   3.426         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.478       3.545         ntclkbufg_0      
 CLMA_42_225/CLK                                                           r       dis_reg_a[7]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.139                          
 clock uncertainty                                       0.000       3.139                          

 Hold time                                               0.027       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                  -3.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[16]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.197       3.320 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.212       3.532         curr_state_b[0]  
 CLMA_30_249/A0                                                            f       counter_e_b[16]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.082       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[15]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.197       3.320 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.212       3.532         curr_state_b[0]  
 CLMA_30_248/A0                                                            f       counter_e_b[15]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.082       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.458       3.525         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_189/Q2                    tco                   0.209       3.734 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.534       4.268         counter_p[4]     
 CLMA_58_177/Y3                    td                    0.135       4.403 r       N117_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.381       4.784         _N877            
 CLMA_58_189/Y3                    td                    0.305       5.089 r       N165_mux8/gateop_perm/Z
                                   net (fanout=1)        0.353       5.442         _N837            
 CLMA_58_193/Y1                    td                    0.307       5.749 r       N165_mux12/gateop_perm/Z
                                   net (fanout=1)        0.510       6.259         _N918            
 CLMA_70_192/Y2                    td                    0.312       6.571 r       N165_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.550       7.121         _N1517           
 CLMS_78_181/Y1                    td                    0.302       7.423 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.315       7.738         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.738         Logic Levels: 5  
                                                                                   Logic: 1.570ns(37.266%), Route: 2.643ns(62.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.484                          
 clock uncertainty                                      -0.050    1003.434                          

 Recovery time                                          -0.223    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -7.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.473                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.266       3.075         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.197       3.272 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.392       3.664         counter_p[19]    
 CLMS_78_181/Y1                    td                    0.126       3.790 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.244       4.034         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.034         Logic Levels: 1  
                                                                                   Logic: 0.323ns(33.681%), Route: 0.636ns(66.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Removal time                                           -0.195       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                  -4.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.082                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.209       3.727 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.515       4.242         counter_p[5]     
 CLMA_58_188/Y1                    td                    0.221       4.463 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.241       4.704         _N878            
 CLMA_58_188/Y3                    td                    0.305       5.009 r       N146_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.378       5.387         _N912            
 CLMA_58_181/Y3                    td                    0.305       5.692 r       N146_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.527       6.219         _N1504           
 CLMA_70_192/Y0                    td                    0.308       6.527 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.378       6.905         _N911            
 CLMA_70_189/Y0                    td                    0.281       7.186 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.490       9.676         _N1104           
 IOL_7_349/DO                      td                    0.081       9.757 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.757         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.806 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.898         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.898         Logic Levels: 7  
                                                                                   Logic: 3.759ns(44.857%), Route: 4.621ns(55.143%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.380       4.111         counter_p[3]     
 CLMA_58_189/Y2                    td                    0.312       4.423 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.351       4.774         _N1584           
 CLMA_58_193/Y0                    td                    0.310       5.084 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.377       5.461         _N825            
 CLMA_58_188/Y2                    td                    0.312       5.773 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.512       6.285         _N987            
 CLMA_70_192/Y1                    td                    0.302       6.587 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.366       6.953         _N908            
 CLMA_70_177/Y0                    td                    0.139       7.092 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.227       9.319         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.400 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.400         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.449 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.546         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.546         Logic Levels: 7  
                                                                                   Logic: 3.714ns(46.286%), Route: 4.310ns(53.714%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.599       4.352         counter_rgb_t[6] 
 CLMA_54_208/Y1                    td                    0.135       4.487 r       N98_mux3/gateop_perm/Z
                                   net (fanout=1)        0.554       5.041         _N1033           
 CLMA_54_212/Y0                    td                    0.310       5.351 r       N98_mux7/gateop_perm/Z
                                   net (fanout=1)        0.358       5.709         _N967            
 CLMA_58_216/Y1                    td                    0.185       5.894 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.359       9.253         _N1              
 IOL_151_22/DO                     td                    0.081       9.334 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.334         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.383 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.443         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.443         Logic Levels: 5  
                                                                                   Logic: 2.969ns(37.587%), Route: 4.930ns(62.413%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.776       1.683         nt_echo_a        
 CLMA_30_228/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.683         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.624%), Route: 0.831ns(49.376%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.983       1.871         nt_echo_b        
 CLMA_22_241/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.871         Logic Levels: 2  
                                                                                   Logic: 0.852ns(45.537%), Route: 1.019ns(54.463%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=108)      0.362       1.952         nt_sys_rst_n     
 CLMA_22_241/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   1.952         Logic Levels: 2  
                                                                                   Logic: 1.548ns(79.303%), Route: 0.404ns(20.697%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.469 sec
Current time: Mon Jul 17 18:39:55 2023
Action report_timing: Peak memory pool usage is 323,141,632 bytes
Report timing is finished successfully.
