<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 1381.0px;"><colgroup><col style="width: 190.0px;"/><col/><col style="width: 86.0px;"/><col style="width: 109.0px;"/><col style="width: 114.0px;"/><col style="width: 111.0px;"/><col style="width: 69.0px;"/><col style="width: 985.0px;"/><col style="width: 192.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><td style="text-align: left;width: 177.0px;" class="confluenceTd"><br/></td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="width: 159.0px;" class="confluenceTd"><br/></td><td style="width: 96.0px;" class="confluenceTd"><br/></td><td style="width: 100.0px;" class="confluenceTd"><br/></td><td style="width: 98.0px;" class="confluenceTd"><br/></td><td style="width: 55.0px;" class="confluenceTd"><br/></td><td style="width: 428.0px;" class="confluenceTd"><br/></td><td style="width: 133.0px;" class="confluenceTd"><br/></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><th rowspan="2" style="text-align: center;width: 177.0px;" class="confluenceTh">Block Name</th><th rowspan="2" style="width: 66.0px;" class="confluenceTh">Design Owner</th><th rowspan="2" style="text-align: left;width: 159.0px;" class="confluenceTh">DV Owner</th><th colspan="4" style="text-align: center;width: 349.0px;" class="confluenceTh">Coverage</th><th rowspan="2" style="text-align: center;width: 428.0px;" class="confluenceTh">Design Comments</th><th rowspan="2" style="text-align: center;width: 133.0px;" class="confluenceTh">Verification Comments</th><th rowspan="2" style="text-align: center;width: 69.0px;" class="confluenceTh">Status</th></tr><tr><td style="text-align: center;width: 96.0px;" class="confluenceTd">Conditions</td><td style="text-align: center;width: 100.0px;" class="confluenceTd">Expressions</td><td style="text-align: center;width: 98.0px;" class="confluenceTd">Statements</td><td style="text-align: center;width: 55.0px;" class="confluenceTd">FSM</td></tr><tr><td style="text-align: left;width: 177.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUhw_cfg_2_ioc_256bCodeCoverageAnalysis-u_sys_evt_coh_concerto"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=513&amp;type=inst&amp;sm_page=1&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">u_sys_evt_coh_concerto</a></h4></td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 159.0px;" class="confluenceTd"><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a></td><td style="text-align: left;width: 96.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 100.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 98.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 55.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 428.0px;" class="confluenceTd"><p>Tied Third Largest Hole</p><p>- sys_req_rx with illegal target id ( This is the only thing needed to close this module)</p></td><td style="width: 133.0px;" class="confluenceTd"><div class="content-wrapper"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9150" rel="nofollow">CONC-9150</a></p></div></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 177.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUhw_cfg_2_ioc_256bCodeCoverageAnalysis-concerto_mux"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">concerto_mux</a></h4></td><td style="text-align: left;width: 66.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 159.0px;" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></p></div></td><td style="text-align: left;width: 96.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 100.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 98.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 55.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 428.0px;" class="confluenceTd"><p>Largest Hole</p><p>- Need str_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need snp_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need snp_req_rx with message uncorrectable error and no header uncorrectable error<br/>- Need sys_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need cmd_rsp with header uncorrectable error and no message uncorrectable error<br/>- Need dtr_rsp_rx with header uncorrectable error and no message uncorrectable error<br/>- Need dtr_req all types of errors.<br/>.....</p><p>- Correct Interfaces - Need more correctible errors on interfaces</p><p>Below may need waivers - Design to review<br/>- Backpressure on Snp Req RX ? <br/>- Backpressure on STR Req RX ?<br/>- Backpressure on Sys Req RX ?<br/>- Backpressure on Cmd Rsp ?<br/>- Backpressure on DTR Rsp Rx ?<br/>- Backpressure on DTW Rsp Rx ?<br/>- Backpressure on Upd Rsp Rx ?<br/>- Backpressure on Cmp Rsp Rx ?</p></td><td style="width: 133.0px;" class="confluenceTd"><p>Regression is pending</p><p><br/></p></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 177.0px;text-align: center;" class="confluenceTd">ioaiu_control</td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="width: 159.0px;" class="confluenceTd"><br/></td><td style="width: 96.0px;" class="confluenceTd"><br/></td><td style="width: 100.0px;" class="confluenceTd"><br/></td><td style="width: 98.0px;" class="confluenceTd"><br/></td><td style="width: 55.0px;" class="confluenceTd"><br/></td><td style="width: 428.0px;" class="confluenceTd"><p>- (1) Need correctable error from the CCP, This ends up poping up in alot of places.</p><p>- It looks like we dont have CMO or CSR traffic. Would that be true?</p><p>- (2) Need to have chained traffic that asserts t_oc_chain. This involves having more transactions being returned with cmstatus[7[ asserted. I believe this specifically multibeat writes with errors during not the last beat.</p><p>assign t_oc_chain[i] = q_oc_val[i] &amp; q_oc_status[i][7] &amp;<br/>~(w_och_valid &amp; (w_och_oid==i)) &amp;<br/>((q_oc_write[i] &amp; ~q_oc_eob[i]) |<br/>(t_oc_dve[i] &amp; ~q_oc_partial[i] &amp; 1'b0 &amp;<br/>q_oc_addr[i][0]));</p><p>So if we could have a test with all writes all having some sort of error on cmstatus during its messages that could help a good bit.</p></td><td style="width: 133.0px;" class="confluenceTd">02-23 :correctable errors should be waived on this config. </td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 177.0px;" class="confluenceTd">ccp_tagpipe</td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="width: 159.0px;" class="confluenceTd"><br/></td><td style="width: 96.0px;" class="confluenceTd"><br/></td><td style="width: 100.0px;" class="confluenceTd"><br/></td><td style="width: 98.0px;" class="confluenceTd"><br/></td><td style="width: 55.0px;" class="confluenceTd"><br/></td><td style="width: 428.0px;" class="confluenceTd"><p><strong>Expression coverage holes</strong></p><p>from ucdb generated on 2/19/2022 /scratch/spavan/code_cov_regr/hw-ncr/hw_cfg_2_ioc_256b_with_rtl_excl.ucdb :</p><p>(1)Maintenance Request Opcode=0x5=Flush Entry Set and Way for CCP Data Array.</p><p><span style="letter-spacing: 0.0px;">(2)Maintenance Debug Read and Debug Write was never exercised to CCP Data Array. </span></p><p><span style="letter-spacing: 0.0px;">(3)Single-bit correctable error injection to the CCP Data Array.</span></p><p><span style="letter-spacing: 0.0px;">(4) ccp_cache_nack_uce_p2 (double-bit uncorrectable error injection to the CCP Tag Array)</span></p><p><span style="letter-spacing: 0.0px;">(5) ccp_cache_nack_no_allocate_p2 (i.e. IOAIU wants to allocate to CCP, but no way is available for allocation). </span></p><p><span style="letter-spacing: 0.0px;">(6) Read Miss Allocate that causes an Eviction is not exercised. </span></p><p><span style="letter-spacing: 0.0px;">(7) Write Miss Allocate that causes an Eviction is not exercised.</span></p></td><td style="width: 133.0px;" class="confluenceTd"><br/></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 177.0px;" class="confluenceTd">ccp_datapipe</td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="width: 159.0px;" class="confluenceTd"><br/></td><td style="width: 96.0px;" class="confluenceTd"><br/></td><td style="width: 100.0px;" class="confluenceTd"><br/></td><td style="width: 98.0px;" class="confluenceTd"><br/></td><td style="width: 55.0px;" class="confluenceTd"><br/></td><td style="width: 428.0px;" class="confluenceTd"><p><strong>Condition coverage holes</strong></p><p>from ucdb generated on 2/19/2022 /scratch/spavan/code_cov_regr/hw-ncr/hw_cfg_2_ioc_256b_with_rtl_excl.ucdb :</p><p>(1)Maintenance Request Opcode=0x5=Flush Entry Set and Way for CCP Data Array.</p><p><br/></p></td><td style="width: 133.0px;" class="confluenceTd"><br/></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 177.0px;text-align: center;" class="confluenceTd">g_oc</td><td style="width: 66.0px;" class="confluenceTd"><br/></td><td style="width: 159.0px;" class="confluenceTd"><br/></td><td style="width: 96.0px;" class="confluenceTd"><br/></td><td style="width: 100.0px;" class="confluenceTd"><br/></td><td style="width: 98.0px;" class="confluenceTd"><br/></td><td style="width: 55.0px;" class="confluenceTd"><br/></td><td style="width: 428.0px;" class="confluenceTd"><p>- It would be significant if we could merge all instances of:</p><p>/tb_top/dut/ioaiu_core/ioaiu_control/g_oc[x]</p><p>/tb_top/dut/dup_unit/ioaiu_control/g_oc[x]</p></td><td style="width: 133.0px;" class="confluenceTd"><br/></td><td style="width: 69.0px;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: center;" class="confluenceTd">ioaiu_credit_a</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">If we could merge all instances of ioaiu_credit_a it would help out some.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div>