// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Mon May  6 14:35:39 2024
// Host        : Vulcan running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2023.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_v_tpg_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148437500, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148437500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [39:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [4:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [4:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 5, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148437500, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [35:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [39:36]NLW_inst_m_axis_video_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [4:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [4:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDATA[39] = \<const0> ;
  assign m_axis_video_TDATA[38] = \<const0> ;
  assign m_axis_video_TDATA[37] = \<const0> ;
  assign m_axis_video_TDATA[36] = \<const0> ;
  assign m_axis_video_TDATA[35:0] = \^m_axis_video_TDATA [35:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA({NLW_inst_m_axis_video_TDATA_UNCONNECTED[39:36],\^m_axis_video_TDATA }),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[4:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[4:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module design_1_v_tpg_0_0_CTRL_s_axi
   (SS,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    ap_start,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_height_reg[15]_0 ,
    \int_width_reg[15]_0 ,
    \int_bckgndId_reg[7]_0 ,
    \int_ovrlayId_reg[7]_0 ,
    \int_maskId_reg[7]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_colorFormat_reg[7]_0 ,
    \int_crossHairX_reg[15]_0 ,
    \int_crossHairY_reg[15]_0 ,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_boxSize_reg[15]_0 ,
    \int_boxColorR_reg[11]_0 ,
    \int_boxColorG_reg[11]_0 ,
    \int_boxColorB_reg[11]_0 ,
    \int_dpDynamicRange_reg[7]_0 ,
    \int_dpYUVCoef_reg[7]_0 ,
    \int_field_id_reg[15]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    D,
    s_axi_CTRL_RDATA,
    ap_clk,
    ap_rst_n,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    Q,
    s_axi_CTRL_AWVALID,
    ap_done,
    s_axi_CTRL_AWADDR);
  output [0:0]SS;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output ap_start;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [15:0]\int_height_reg[15]_0 ;
  output [15:0]\int_width_reg[15]_0 ;
  output [7:0]\int_bckgndId_reg[7]_0 ;
  output [7:0]\int_ovrlayId_reg[7]_0 ;
  output [7:0]\int_maskId_reg[7]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [7:0]\int_colorFormat_reg[7]_0 ;
  output [15:0]\int_crossHairX_reg[15]_0 ;
  output [15:0]\int_crossHairY_reg[15]_0 ;
  output [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [15:0]\int_boxSize_reg[15]_0 ;
  output [11:0]\int_boxColorR_reg[11]_0 ;
  output [11:0]\int_boxColorG_reg[11]_0 ;
  output [11:0]\int_boxColorB_reg[11]_0 ;
  output [7:0]\int_dpDynamicRange_reg[7]_0 ;
  output [7:0]\int_dpYUVCoef_reg[7]_0 ;
  output [15:0]\int_field_id_reg[15]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [0:0]D;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input ap_rst_n;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [0:0]Q;
  input s_axi_CTRL_AWVALID;
  input ap_done;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire auto_restart_status_reg_n_3;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire \int_bck_motion_en[15]_i_3_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire [7:0]\int_bckgndId_reg[7]_0 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire [11:0]\int_boxColorB_reg[11]_0 ;
  wire \int_boxColorB_reg_n_3_[12] ;
  wire \int_boxColorB_reg_n_3_[13] ;
  wire \int_boxColorB_reg_n_3_[14] ;
  wire \int_boxColorB_reg_n_3_[15] ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire [11:0]\int_boxColorG_reg[11]_0 ;
  wire \int_boxColorG_reg_n_3_[12] ;
  wire \int_boxColorG_reg_n_3_[13] ;
  wire \int_boxColorG_reg_n_3_[14] ;
  wire \int_boxColorG_reg_n_3_[15] ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire [11:0]\int_boxColorR_reg[11]_0 ;
  wire \int_boxColorR_reg_n_3_[12] ;
  wire \int_boxColorR_reg_n_3_[13] ;
  wire \int_boxColorR_reg_n_3_[14] ;
  wire \int_boxColorR_reg_n_3_[15] ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire [15:0]\int_boxSize_reg[15]_0 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire [7:0]\int_colorFormat_reg[7]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairX_reg[15]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairY_reg[15]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire [7:0]\int_dpDynamicRange_reg[7]_0 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire [7:0]\int_dpYUVCoef_reg[7]_0 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire [15:0]\int_field_id_reg[15]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire [7:0]\int_maskId_reg[7]_0 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire [7:0]\int_ovrlayId_reg[7]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_2_n_3;
  wire int_task_ap_done_i_3_n_3;
  wire int_task_ap_done_i_4_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_21_in;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_12_n_3 ;
  wire \rdata[0]_i_13_n_3 ;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[13]_i_8_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_13_n_3 ;
  wire \rdata[1]_i_14_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_5_n_3 ;
  wire \rdata[2]_i_6_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[3]_i_10_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[3]_i_9_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[4]_i_9_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[5]_i_9_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[7]_i_10_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[7]_i_8_n_3 ;
  wire \rdata[7]_i_9_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata[9]_i_8_n_3 ;
  wire \rdata_reg[0]_i_5_n_3 ;
  wire \rdata_reg[0]_i_9_n_3 ;
  wire \rdata_reg[1]_i_12_n_3 ;
  wire \rdata_reg[1]_i_5_n_3 ;
  wire \rdata_reg[3]_i_4_n_3 ;
  wire \rdata_reg[3]_i_5_n_3 ;
  wire \rdata_reg[3]_i_6_n_3 ;
  wire \rdata_reg[4]_i_2_n_3 ;
  wire \rdata_reg[4]_i_4_n_3 ;
  wire \rdata_reg[5]_i_2_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[7]_i_2_n_3 ;
  wire \rdata_reg[7]_i_5_n_3 ;
  wire \rdata_reg[7]_i_6_n_3 ;
  wire \rdata_reg[9]_i_2_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q),
        .I1(ap_start),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [14]),
        .O(int_ZplateHorContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_21_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00002000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_bck_motion_en[15]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .O(\int_bck_motion_en[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(\int_bckgndId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(\int_bckgndId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(\int_bckgndId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(\int_bckgndId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(\int_bckgndId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(\int_bckgndId_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg[11]_0 [10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg[11]_0 [11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[12] ),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[13] ),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[14] ),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[15] ),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[11]_0 [7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg[11]_0 [8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg[11]_0 [9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(\int_boxColorB_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(\int_boxColorB_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(\int_boxColorB_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(\int_boxColorB_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(\int_boxColorB_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(\int_boxColorB_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(\int_boxColorB_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(\int_boxColorB_reg[11]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg[11]_0 [10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg[11]_0 [11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[12] ),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[13] ),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[14] ),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[15] ),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[11]_0 [7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg[11]_0 [8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg[11]_0 [9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(\int_boxColorG_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(\int_boxColorG_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(\int_boxColorG_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(\int_boxColorG_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(\int_boxColorG_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(\int_boxColorG_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(\int_boxColorG_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(\int_boxColorG_reg[11]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg[11]_0 [10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg[11]_0 [11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[12] ),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[13] ),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[14] ),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[15] ),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[11]_0 [7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg[11]_0 [8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg[11]_0 [9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[11]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(\int_boxColorR_reg[11]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(\int_boxColorR_reg[11]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(\int_boxColorR_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(\int_boxColorR_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(\int_boxColorR_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(\int_boxColorR_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[11]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[11]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[11]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[11]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[11]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[11]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[11]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(\int_boxColorR_reg[11]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(\int_boxColorR_reg[11]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [14]),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .O(int_colorFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(\int_colorFormat_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(\int_colorFormat_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(\int_colorFormat_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(\int_colorFormat_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(\int_colorFormat_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(\int_colorFormat_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(\int_colorFormat_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [14]),
        .O(int_crossHairX0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [15]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [14]),
        .O(int_crossHairY0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [3]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [4]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [5]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(\int_crossHairY_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg[7]_0 [7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(\int_dpDynamicRange_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(\int_dpDynamicRange_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(\int_dpDynamicRange_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(\int_dpDynamicRange_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(\int_dpDynamicRange_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(\int_dpDynamicRange_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(\int_dpDynamicRange_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(\int_dpDynamicRange_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(\int_dpYUVCoef_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(\int_dpYUVCoef_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(\int_dpYUVCoef_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(\int_dpYUVCoef_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(\int_dpYUVCoef_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(\int_dpYUVCoef_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(\int_dpYUVCoef_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(\int_dpYUVCoef_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_field_id[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(\int_field_id_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(\int_field_id_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(\int_field_id_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(\int_field_id_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(\int_field_id_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(\int_field_id_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(\int_field_id_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(\int_field_id_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(\int_field_id_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(\int_field_id_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(\int_field_id_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(\int_field_id_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(\int_field_id_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(\int_field_id_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(\int_field_id_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(\int_field_id_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_3),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(int_gie_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(int_gie_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[1]_i_2 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_3),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [6]),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(\int_maskId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(\int_maskId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(\int_maskId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(\int_maskId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(\int_maskId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(\int_maskId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(\int_maskId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(\int_maskId_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [6]),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg[7]_0 [7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(ap_done),
        .I2(auto_restart_status_reg_n_3),
        .I3(p_21_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(int_task_ap_done_i_3_n_3),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(ar_hs),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(int_task_ap_done_i_4_n_3),
        .O(int_task_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(int_task_ap_done_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[0]_i_3_n_3 ),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .I4(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[0]_i_10 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(\int_field_id_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(\int_dpYUVCoef_reg[7]_0 [0]),
        .I1(\int_dpDynamicRange_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [0]),
        .O(\rdata[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [0]),
        .O(\rdata[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[0]_i_4_n_3 ),
        .I4(\rdata[1]_i_6_n_3 ),
        .I5(\rdata_reg[0]_i_5_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000003000202)) 
    \rdata[0]_i_3 
       (.I0(int_gie_reg_n_3),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(\int_isr_reg_n_3_[0] ),
        .I4(\rdata[0]_i_6_n_3 ),
        .I5(\rdata[1]_i_3_n_3 ),
        .O(\rdata[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h5554550400540004)) 
    \rdata[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[0]_i_7_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[0]_i_8_n_3 ),
        .I5(\rdata_reg[0]_i_9_n_3 ),
        .O(\rdata[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [0]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [0]),
        .I1(\int_crossHairY_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [0]),
        .O(\rdata[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h540454040000FFFF)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[10]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[10]_i_3_n_3 ),
        .I4(\rdata[10]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_2 
       (.I0(\int_boxColorR_reg[11]_0 [10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg[11]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[10]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(\int_field_id_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[10]_i_4 
       (.I0(\rdata[10]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_6_n_3 ),
        .O(\rdata[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[10]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [10]),
        .O(\rdata[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[10]_i_6 
       (.I0(\rdata[10]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [10]),
        .O(\rdata[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [10]),
        .I1(\int_crossHairY_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(\rdata[11]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_4_n_3 ),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_3 
       (.I0(\int_boxColorR_reg[11]_0 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg[11]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[11]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(\int_field_id_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[11]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [11]),
        .O(\rdata[11]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[11]_i_6 
       (.I0(\rdata[11]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [11]),
        .O(\rdata[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [11]),
        .I1(\int_crossHairY_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [11]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[12]_i_3_n_3 ),
        .I3(\rdata[12]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [12]),
        .I1(\int_crossHairY_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[12]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[12] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[12] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[13]_i_6_n_3 ),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[12]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[12]_i_7_n_3 ),
        .O(\rdata[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[12]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(\int_field_id_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[12] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[12]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[13]_i_3_n_3 ),
        .I3(\rdata[13]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [13]),
        .I1(\int_crossHairY_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [13]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[13]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[13] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[13] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[13]_i_6_n_3 ),
        .I5(\rdata[13]_i_7_n_3 ),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[13]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_8_n_3 ),
        .O(\rdata[13]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[13]_i_6 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[13]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(\int_field_id_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[13] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[13]_i_8 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata[14]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[14]_i_4_n_3 ),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_3 
       (.I0(\int_boxColorR_reg_n_3_[14] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[14] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[14]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(\int_field_id_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[14] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [14]),
        .O(\rdata[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[14]_i_6 
       (.I0(\rdata[14]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [14]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [14]),
        .I1(\int_crossHairY_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [14]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_3 ),
        .I1(\rdata[15]_i_5_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[15]_i_6_n_3 ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_7_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[15]_i_8_n_3 ),
        .O(\rdata[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_5 
       (.I0(\int_boxColorR_reg_n_3_[15] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[15] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[15]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(\int_field_id_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[15] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(\rdata[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[15]_i_8 
       (.I0(\rdata[15]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [15]),
        .O(\rdata[15]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [15]),
        .I1(\int_crossHairY_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [15]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBAFFFFFFBA000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_ARVALID),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(\int_crossHairX_reg[15]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [1]),
        .I1(\int_crossHairY_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [1]),
        .O(\rdata[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [1]),
        .O(\rdata[1]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0100000001010101)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata_reg[1]_i_5_n_3 ),
        .I4(\rdata[1]_i_6_n_3 ),
        .I5(\rdata[1]_i_7_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_isr_reg_n_3_[1] ),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAABAAFBFFABFFFB)) 
    \rdata[1]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[1]_i_10_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[1]_i_11_n_3 ),
        .I5(\rdata_reg[1]_i_12_n_3 ),
        .O(\rdata[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(\int_field_id_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(\int_dpYUVCoef_reg[7]_0 [1]),
        .I1(\int_dpDynamicRange_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [1]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h540454040000FFFF)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata[2]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(\int_dpYUVCoef_reg[7]_0 [2]),
        .I1(\int_dpDynamicRange_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(\int_field_id_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h550F3300550F33FF)) 
    \rdata[2]_i_4 
       (.I0(\rdata[2]_i_5_n_3 ),
        .I1(\rdata[2]_i_6_n_3 ),
        .I2(\rdata[2]_i_7_n_3 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[2]_i_8_n_3 ),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [2]),
        .O(\rdata[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [2]),
        .O(\rdata[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [2]),
        .I1(\int_crossHairY_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [2]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_8 
       (.I0(\int_crossHairX_reg[15]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata[3]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata_reg[3]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [3]),
        .O(\rdata[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(\int_dpYUVCoef_reg[7]_0 [3]),
        .I1(\int_dpDynamicRange_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(\int_field_id_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_ready),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [3]),
        .I1(\int_crossHairY_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [3]),
        .O(\rdata[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4]_i_2_n_3 ),
        .I1(\rdata[4]_i_3_n_3 ),
        .I2(\rdata_reg[4]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [4]),
        .O(\rdata[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [4]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [4]),
        .I1(\int_crossHairY_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[4]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(\int_field_id_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(\int_dpYUVCoef_reg[7]_0 [4]),
        .I1(\int_dpDynamicRange_reg[7]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [4]),
        .O(\rdata[4]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_3 ),
        .I1(\rdata_reg[5]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[5]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(\int_field_id_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(\int_dpYUVCoef_reg[7]_0 [5]),
        .I1(\int_dpDynamicRange_reg[7]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [5]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [5]),
        .I1(\int_crossHairY_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\rdata[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h540454040000FFFF)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[6]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[6]_i_3_n_3 ),
        .I4(\rdata[6]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(\int_dpYUVCoef_reg[7]_0 [6]),
        .I1(\int_dpDynamicRange_reg[7]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[6]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(\int_field_id_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000550F33FF)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .I2(\rdata[6]_i_7_n_3 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_8_n_3 ),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [6]),
        .O(\rdata[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [6]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [6]),
        .I1(\int_crossHairY_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h000000000C080008)) 
    \rdata[6]_i_8 
       (.I0(\int_colorFormat_reg[7]_0 [6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0FAA03AA0CAA00AA)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[7]_i_3_n_3 ),
        .I5(\rdata[7]_i_4_n_3 ),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [7]),
        .O(\rdata[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(\int_field_id_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(\int_dpYUVCoef_reg[7]_0 [7]),
        .I1(\int_dpDynamicRange_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[11]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[11]_0 [7]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [7]),
        .I1(\int_crossHairY_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [7]),
        .O(\rdata[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [7]),
        .O(\rdata[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata[8]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[8]_i_4_n_3 ),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_3 
       (.I0(\int_boxColorR_reg[11]_0 [8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg[11]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[8]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(\int_field_id_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(\rdata[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [8]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [8]),
        .I1(\int_crossHairY_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [8]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00005555FF00D5D5)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[9]_i_3_n_3 ),
        .I3(\rdata[9]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [9]),
        .I1(\int_crossHairY_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[9]_i_4 
       (.I0(\int_boxColorR_reg[11]_0 [9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg[11]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[13]_i_6_n_3 ),
        .I5(\rdata[9]_i_7_n_3 ),
        .O(\rdata[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF3FF5)) 
    \rdata[9]_i_5 
       (.I0(interrupt),
        .I1(\int_crossHairX_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[9]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxSize_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_8_n_3 ),
        .O(\rdata[9]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[9]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(\int_field_id_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[11]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[9]_i_8 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(\rdata[9]_i_8_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_5 
       (.I0(\rdata[0]_i_10_n_3 ),
        .I1(\rdata[0]_i_11_n_3 ),
        .O(\rdata_reg[0]_i_5_n_3 ),
        .S(\rdata[13]_i_6_n_3 ));
  MUXF7 \rdata_reg[0]_i_9 
       (.I0(\rdata[0]_i_12_n_3 ),
        .I1(\rdata[0]_i_13_n_3 ),
        .O(\rdata_reg[0]_i_9_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_3 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_12 
       (.I0(\rdata[1]_i_13_n_3 ),
        .I1(\rdata[1]_i_14_n_3 ),
        .O(\rdata_reg[1]_i_12_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[1]_i_5 
       (.I0(\rdata[1]_i_8_n_3 ),
        .I1(\rdata[1]_i_9_n_3 ),
        .O(\rdata_reg[1]_i_5_n_3 ),
        .S(\rdata[13]_i_6_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[3]_i_4 
       (.I0(\rdata_reg[3]_i_5_n_3 ),
        .I1(\rdata_reg[3]_i_6_n_3 ),
        .O(\rdata_reg[3]_i_4_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_7_n_3 ),
        .I1(\rdata[3]_i_8_n_3 ),
        .O(\rdata_reg[3]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_9_n_3 ),
        .I1(\rdata[3]_i_10_n_3 ),
        .O(\rdata_reg[3]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[4]_i_2 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .O(\rdata_reg[4]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[4]_i_4 
       (.I0(\rdata[4]_i_8_n_3 ),
        .I1(\rdata[4]_i_9_n_3 ),
        .O(\rdata_reg[4]_i_4_n_3 ),
        .S(\rdata[13]_i_6_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .O(\rdata_reg[5]_i_2_n_3 ),
        .S(\rdata[13]_i_6_n_3 ));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_7_n_3 ),
        .I1(\rdata[5]_i_8_n_3 ),
        .O(\rdata_reg[5]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[7]_i_2 
       (.I0(\rdata_reg[7]_i_5_n_3 ),
        .I1(\rdata_reg[7]_i_6_n_3 ),
        .O(\rdata_reg[7]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_7_n_3 ),
        .I1(\rdata[7]_i_8_n_3 ),
        .O(\rdata_reg[7]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_9_n_3 ),
        .I1(\rdata[7]_i_10_n_3 ),
        .O(\rdata_reg[7]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_5_n_3 ),
        .I1(\rdata[9]_i_6_n_3 ),
        .O(\rdata_reg[9]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (MultiPixStream2AXIvideo_U0_field_id_val8_read,
    CO,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST,
    ap_done_reg,
    \icmp_ln979_reg_322_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_v_tpgHlsDataFlow_fu_443_ap_done,
    mOutPtr16_out,
    ap_enable_reg_pp0_iter1_reg,
    fid,
    Q,
    empty_n_reg,
    MultiPixStream2AXIvideo_U0_ap_ready,
    B_V_data_1_sel_wr_reg,
    \icmp_ln1020_reg_488_reg[0] ,
    fid_in_val9_c_dout,
    ap_clk,
    D,
    \cols_reg_304_reg[12]_0 ,
    DI,
    S,
    \sub_i_reg_317_reg[8]_0 ,
    \sub_i_reg_317_reg[8]_1 ,
    \sub_i_reg_317_reg[12]_0 ,
    \sub_i_reg_317_reg[12]_1 ,
    ap_done_reg_reg_0,
    SS,
    \icmp_ln979_reg_322_reg[0]_1 ,
    ap_rst_n,
    \ap_CS_fsm_reg[4] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    push,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    MultiPixStream2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    \cols_reg_304_reg[12]_1 ,
    height_val4_c_empty_n,
    width_val7_c_empty_n,
    B_V_data_1_sel_wr,
    \colorFormat_val17_read_reg_289_reg[7]_0 ,
    out,
    \field_id_val8_read_reg_299_reg[15]_0 ,
    \rows_reg_309_reg[11]_0 );
  output MultiPixStream2AXIvideo_U0_field_id_val8_read;
  output [0:0]CO;
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  output ap_done_reg;
  output \icmp_ln979_reg_322_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output grp_v_tpgHlsDataFlow_fu_443_ap_done;
  output mOutPtr16_out;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]fid;
  output [0:0]Q;
  output empty_n_reg;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output B_V_data_1_sel_wr_reg;
  output [35:0]\icmp_ln1020_reg_488_reg[0] ;
  input fid_in_val9_c_dout;
  input ap_clk;
  input [0:0]D;
  input [12:0]\cols_reg_304_reg[12]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\sub_i_reg_317_reg[8]_0 ;
  input [3:0]\sub_i_reg_317_reg[8]_1 ;
  input [2:0]\sub_i_reg_317_reg[12]_0 ;
  input [3:0]\sub_i_reg_317_reg[12]_1 ;
  input ap_done_reg_reg_0;
  input [0:0]SS;
  input \icmp_ln979_reg_322_reg[0]_1 ;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  input \ap_CS_fsm_reg[4]_0 ;
  input \ap_CS_fsm_reg[4]_1 ;
  input push;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \ap_CS_fsm_reg[0]_0 ;
  input \cols_reg_304_reg[12]_1 ;
  input height_val4_c_empty_n;
  input width_val7_c_empty_n;
  input B_V_data_1_sel_wr;
  input [7:0]\colorFormat_val17_read_reg_289_reg[7]_0 ;
  input [35:0]out;
  input [15:0]\field_id_val8_read_reg_299_reg[15]_0 ;
  input [11:0]\rows_reg_309_reg[11]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire and_ln979_reg_330;
  wire \and_ln979_reg_330[0]_i_1_n_3 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire [7:0]colorFormat_val17_read_reg_289;
  wire [7:0]\colorFormat_val17_read_reg_289_reg[7]_0 ;
  wire [12:0]cols_reg_304;
  wire [12:0]\cols_reg_304_reg[12]_0 ;
  wire \cols_reg_304_reg[12]_1 ;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_i_fu_104_reg;
  wire empty_n_reg;
  wire empty_reg_149;
  wire \empty_reg_149[0]_i_1_n_3 ;
  wire [0:0]fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire \fid[0]_INST_0_i_6_n_3 ;
  wire fid_in_val9_c_dout;
  wire fid_in_val9_read_reg_294;
  wire fid_preg;
  wire \fid_preg[0]_i_1_n_3 ;
  wire [15:0]field_id_val8_read_reg_299;
  wire [15:0]\field_id_val8_read_reg_299_reg[15]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_8;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_9;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  wire height_val4_c_empty_n;
  wire \i_fu_100[0]_i_3_n_3 ;
  wire [11:0]i_fu_100_reg;
  wire \i_fu_100_reg[0]_i_2_n_10 ;
  wire \i_fu_100_reg[0]_i_2_n_3 ;
  wire \i_fu_100_reg[0]_i_2_n_4 ;
  wire \i_fu_100_reg[0]_i_2_n_5 ;
  wire \i_fu_100_reg[0]_i_2_n_6 ;
  wire \i_fu_100_reg[0]_i_2_n_7 ;
  wire \i_fu_100_reg[0]_i_2_n_8 ;
  wire \i_fu_100_reg[0]_i_2_n_9 ;
  wire \i_fu_100_reg[4]_i_1_n_10 ;
  wire \i_fu_100_reg[4]_i_1_n_3 ;
  wire \i_fu_100_reg[4]_i_1_n_4 ;
  wire \i_fu_100_reg[4]_i_1_n_5 ;
  wire \i_fu_100_reg[4]_i_1_n_6 ;
  wire \i_fu_100_reg[4]_i_1_n_7 ;
  wire \i_fu_100_reg[4]_i_1_n_8 ;
  wire \i_fu_100_reg[4]_i_1_n_9 ;
  wire \i_fu_100_reg[8]_i_1_n_10 ;
  wire \i_fu_100_reg[8]_i_1_n_4 ;
  wire \i_fu_100_reg[8]_i_1_n_5 ;
  wire \i_fu_100_reg[8]_i_1_n_6 ;
  wire \i_fu_100_reg[8]_i_1_n_7 ;
  wire \i_fu_100_reg[8]_i_1_n_8 ;
  wire \i_fu_100_reg[8]_i_1_n_9 ;
  wire [35:0]\icmp_ln1020_reg_488_reg[0] ;
  wire icmp_ln979_1_fu_240_p2_carry_i_1_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_2_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_3_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_4_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_n_4;
  wire icmp_ln979_1_fu_240_p2_carry_n_5;
  wire icmp_ln979_1_fu_240_p2_carry_n_6;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire \icmp_ln979_reg_322_reg[0]_1 ;
  wire mOutPtr16_out;
  wire m_axis_video_TREADY_int_regslice;
  wire [35:0]out;
  wire ovrlayYUV_empty_n;
  wire p_phi_i_loc_fu_108;
  wire push;
  wire [11:0]rows_reg_309;
  wire [11:0]\rows_reg_309_reg[11]_0 ;
  wire \sof_reg_159[0]_i_1_n_3 ;
  wire \sof_reg_159_reg_n_3_[0] ;
  wire [12:1]sub_i_fu_211_p2;
  wire sub_i_fu_211_p2_carry__0_n_3;
  wire sub_i_fu_211_p2_carry__0_n_4;
  wire sub_i_fu_211_p2_carry__0_n_5;
  wire sub_i_fu_211_p2_carry__0_n_6;
  wire sub_i_fu_211_p2_carry__1_n_4;
  wire sub_i_fu_211_p2_carry__1_n_5;
  wire sub_i_fu_211_p2_carry__1_n_6;
  wire sub_i_fu_211_p2_carry_n_3;
  wire sub_i_fu_211_p2_carry_n_4;
  wire sub_i_fu_211_p2_carry_n_5;
  wire sub_i_fu_211_p2_carry_n_6;
  wire [12:0]sub_i_reg_317;
  wire [2:0]\sub_i_reg_317_reg[12]_0 ;
  wire [3:0]\sub_i_reg_317_reg[12]_1 ;
  wire [3:0]\sub_i_reg_317_reg[8]_0 ;
  wire [3:0]\sub_i_reg_317_reg[8]_1 ;
  wire width_val7_c_empty_n;
  wire [3:3]\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln979_1_fu_240_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_211_p2_carry__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln979_reg_330[0]_i_1 
       (.I0(\sof_reg_159_reg_n_3_[0] ),
        .I1(\icmp_ln979_reg_322_reg[0]_0 ),
        .I2(Q),
        .I3(and_ln979_reg_330),
        .O(\and_ln979_reg_330[0]_i_1_n_3 ));
  FDRE \and_ln979_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln979_reg_330[0]_i_1_n_3 ),
        .Q(and_ln979_reg_330),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(\ap_CS_fsm_reg[4]_1 ),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_9),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done_i_3
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(CO),
        .O(grp_v_tpgHlsDataFlow_fu_443_ap_done));
  FDRE \colorFormat_val17_read_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [0]),
        .Q(colorFormat_val17_read_reg_289[0]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [1]),
        .Q(colorFormat_val17_read_reg_289[1]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [2]),
        .Q(colorFormat_val17_read_reg_289[2]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [3]),
        .Q(colorFormat_val17_read_reg_289[3]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [4]),
        .Q(colorFormat_val17_read_reg_289[4]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [5]),
        .Q(colorFormat_val17_read_reg_289[5]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [6]),
        .Q(colorFormat_val17_read_reg_289[6]),
        .R(1'b0));
  FDRE \colorFormat_val17_read_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\colorFormat_val17_read_reg_289_reg[7]_0 [7]),
        .Q(colorFormat_val17_read_reg_289[7]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [0]),
        .Q(cols_reg_304[0]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [10]),
        .Q(cols_reg_304[10]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [11]),
        .Q(cols_reg_304[11]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [12]),
        .Q(cols_reg_304[12]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [1]),
        .Q(cols_reg_304[1]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [2]),
        .Q(cols_reg_304[2]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [3]),
        .Q(cols_reg_304[3]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [4]),
        .Q(cols_reg_304[4]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [5]),
        .Q(cols_reg_304[5]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [6]),
        .Q(cols_reg_304[6]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [7]),
        .Q(cols_reg_304[7]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [8]),
        .Q(cols_reg_304[8]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\cols_reg_304_reg[12]_0 [9]),
        .Q(cols_reg_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_loc_0_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11),
        .Q(counter_loc_0_i_fu_104_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15),
        .Q(counter),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \empty_reg_149[0]_i_1 
       (.I0(p_phi_i_loc_fu_108),
        .I1(fidStored),
        .I2(ap_CS_fsm_state4),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I4(empty_reg_149),
        .O(\empty_reg_149[0]_i_1_n_3 ));
  FDRE \empty_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_149[0]_i_1_n_3 ),
        .Q(empty_reg_149),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fidStored[0]_i_1 
       (.I0(empty_reg_149),
        .I1(CO),
        .I2(Q),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \fid[0]_INST_0_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\cols_reg_304_reg[12]_1 ),
        .I2(height_val4_c_empty_n),
        .I3(width_val7_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  LUT2 #(
    .INIT(4'hB)) 
    \fid[0]_INST_0_i_6 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_8),
        .I1(field_id_val8_read_reg_299[0]),
        .O(\fid[0]_INST_0_i_6_n_3 ));
  FDRE \fid_in_val9_read_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(fid_in_val9_c_dout),
        .Q(fid_in_val9_read_reg_294),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fid_preg[0]_i_1 
       (.I0(fidStored),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I2(fid_preg),
        .O(\fid_preg[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fid_preg[0]_i_1_n_3 ),
        .Q(fid_preg),
        .R(SS));
  FDRE \field_id_val8_read_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [0]),
        .Q(field_id_val8_read_reg_299[0]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [10]),
        .Q(field_id_val8_read_reg_299[10]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [11]),
        .Q(field_id_val8_read_reg_299[11]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [12]),
        .Q(field_id_val8_read_reg_299[12]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [13]),
        .Q(field_id_val8_read_reg_299[13]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[14] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [14]),
        .Q(field_id_val8_read_reg_299[14]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[15] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [15]),
        .Q(field_id_val8_read_reg_299[15]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [1]),
        .Q(field_id_val8_read_reg_299[1]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [2]),
        .Q(field_id_val8_read_reg_299[2]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [3]),
        .Q(field_id_val8_read_reg_299[3]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [4]),
        .Q(field_id_val8_read_reg_299[4]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [5]),
        .Q(field_id_val8_read_reg_299[5]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [6]),
        .Q(field_id_val8_read_reg_299[6]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [7]),
        .Q(field_id_val8_read_reg_299[7]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [8]),
        .Q(field_id_val8_read_reg_299[8]),
        .R(1'b0));
  FDRE \field_id_val8_read_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\field_id_val8_read_reg_299_reg[15]_0 [9]),
        .Q(field_id_val8_read_reg_299[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__0
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(empty_n_reg));
  design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(CO),
        .D({grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_9,ap_NS_fsm[2]}),
        .E(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .Q({ap_CS_fsm_state3,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[3]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .counter(counter),
        .counter_loc_0_i_fu_104_reg(counter_loc_0_i_fu_104_reg),
        .counter_loc_0_i_fu_104_reg_0_sp_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11),
        .empty_reg_149(empty_reg_149),
        .fid(fid),
        .fidStored(fidStored),
        .\fid[0]_INST_0_i_6 (field_id_val8_read_reg_299),
        .fid_0_sp_1(\fid[0]_INST_0_i_6_n_3 ),
        .fid_in_val9_read_reg_294(fid_in_val9_read_reg_294),
        .fid_preg(fid_preg),
        .\field_id_val8_read_reg_299_reg[10] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_8),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .\icmp_ln1020_reg_488_reg[0]_0 (\icmp_ln1020_reg_488_reg[0] ),
        .\icmp_ln1020_reg_488_reg[0]_1 (\ap_CS_fsm_reg[4] [0]),
        .\icmp_ln1020_reg_488_reg[0]_2 (colorFormat_val17_read_reg_289),
        .\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 (cols_reg_304),
        .mOutPtr16_out(mOutPtr16_out),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .p_phi_i_loc_fu_108(p_phi_i_loc_fu_108),
        .\p_phi_i_reg_233_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12),
        .push(push),
        .\sext_ln979_cast_reg_474_reg[13]_0 (sub_i_reg_317),
        .\sof_2_reg_221_reg[0]_0 (\sof_reg_159_reg_n_3_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_100[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_100[0]_i_3 
       (.I0(i_fu_100_reg[0]),
        .O(\i_fu_100[0]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_10 ),
        .Q(i_fu_100_reg[0]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_100_reg[0]_i_2_n_3 ,\i_fu_100_reg[0]_i_2_n_4 ,\i_fu_100_reg[0]_i_2_n_5 ,\i_fu_100_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_100_reg[0]_i_2_n_7 ,\i_fu_100_reg[0]_i_2_n_8 ,\i_fu_100_reg[0]_i_2_n_9 ,\i_fu_100_reg[0]_i_2_n_10 }),
        .S({i_fu_100_reg[3:1],\i_fu_100[0]_i_3_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_8 ),
        .Q(i_fu_100_reg[10]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_7 ),
        .Q(i_fu_100_reg[11]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_9 ),
        .Q(i_fu_100_reg[1]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_8 ),
        .Q(i_fu_100_reg[2]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_7 ),
        .Q(i_fu_100_reg[3]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_10 ),
        .Q(i_fu_100_reg[4]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[4]_i_1 
       (.CI(\i_fu_100_reg[0]_i_2_n_3 ),
        .CO({\i_fu_100_reg[4]_i_1_n_3 ,\i_fu_100_reg[4]_i_1_n_4 ,\i_fu_100_reg[4]_i_1_n_5 ,\i_fu_100_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[4]_i_1_n_7 ,\i_fu_100_reg[4]_i_1_n_8 ,\i_fu_100_reg[4]_i_1_n_9 ,\i_fu_100_reg[4]_i_1_n_10 }),
        .S(i_fu_100_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_9 ),
        .Q(i_fu_100_reg[5]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_8 ),
        .Q(i_fu_100_reg[6]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_7 ),
        .Q(i_fu_100_reg[7]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_10 ),
        .Q(i_fu_100_reg[8]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[8]_i_1 
       (.CI(\i_fu_100_reg[4]_i_1_n_3 ),
        .CO({\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_100_reg[8]_i_1_n_4 ,\i_fu_100_reg[8]_i_1_n_5 ,\i_fu_100_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[8]_i_1_n_7 ,\i_fu_100_reg[8]_i_1_n_8 ,\i_fu_100_reg[8]_i_1_n_9 ,\i_fu_100_reg[8]_i_1_n_10 }),
        .S(i_fu_100_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_9 ),
        .Q(i_fu_100_reg[9]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val8_read));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln979_1_fu_240_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln979_1_fu_240_p2_carry_n_4,icmp_ln979_1_fu_240_p2_carry_n_5,icmp_ln979_1_fu_240_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln979_1_fu_240_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln979_1_fu_240_p2_carry_i_1_n_3,icmp_ln979_1_fu_240_p2_carry_i_2_n_3,icmp_ln979_1_fu_240_p2_carry_i_3_n_3,icmp_ln979_1_fu_240_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_1
       (.I0(i_fu_100_reg[9]),
        .I1(rows_reg_309[9]),
        .I2(i_fu_100_reg[10]),
        .I3(rows_reg_309[10]),
        .I4(rows_reg_309[11]),
        .I5(i_fu_100_reg[11]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_2
       (.I0(i_fu_100_reg[6]),
        .I1(rows_reg_309[6]),
        .I2(i_fu_100_reg[7]),
        .I3(rows_reg_309[7]),
        .I4(rows_reg_309[8]),
        .I5(i_fu_100_reg[8]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_3
       (.I0(i_fu_100_reg[3]),
        .I1(rows_reg_309[3]),
        .I2(i_fu_100_reg[4]),
        .I3(rows_reg_309[4]),
        .I4(rows_reg_309[5]),
        .I5(i_fu_100_reg[5]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_4
       (.I0(i_fu_100_reg[1]),
        .I1(rows_reg_309[1]),
        .I2(i_fu_100_reg[0]),
        .I3(rows_reg_309[0]),
        .I4(rows_reg_309[2]),
        .I5(i_fu_100_reg[2]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_4_n_3));
  FDRE \icmp_ln979_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln979_reg_322_reg[0]_1 ),
        .Q(\icmp_ln979_reg_322_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__3 
       (.I0(CO),
        .I1(Q),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  FDRE \p_phi_i_loc_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12),
        .Q(p_phi_i_loc_fu_108),
        .R(1'b0));
  FDRE \rows_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [0]),
        .Q(rows_reg_309[0]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [10]),
        .Q(rows_reg_309[10]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [11]),
        .Q(rows_reg_309[11]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [1]),
        .Q(rows_reg_309[1]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [2]),
        .Q(rows_reg_309[2]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [3]),
        .Q(rows_reg_309[3]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [4]),
        .Q(rows_reg_309[4]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [5]),
        .Q(rows_reg_309[5]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [6]),
        .Q(rows_reg_309[6]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [7]),
        .Q(rows_reg_309[7]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [8]),
        .Q(rows_reg_309[8]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(\rows_reg_309_reg[11]_0 [9]),
        .Q(rows_reg_309[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_159[0]_i_1 
       (.I0(\sof_reg_159_reg_n_3_[0] ),
        .I1(and_ln979_reg_330),
        .I2(ap_CS_fsm_state4),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .O(\sof_reg_159[0]_i_1_n_3 ));
  FDRE \sof_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_159[0]_i_1_n_3 ),
        .Q(\sof_reg_159_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_211_p2_carry_n_3,sub_i_fu_211_p2_carry_n_4,sub_i_fu_211_p2_carry_n_5,sub_i_fu_211_p2_carry_n_6}),
        .CYINIT(\cols_reg_304_reg[12]_0 [0]),
        .DI(DI),
        .O(sub_i_fu_211_p2[4:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry__0
       (.CI(sub_i_fu_211_p2_carry_n_3),
        .CO({sub_i_fu_211_p2_carry__0_n_3,sub_i_fu_211_p2_carry__0_n_4,sub_i_fu_211_p2_carry__0_n_5,sub_i_fu_211_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_i_reg_317_reg[8]_0 ),
        .O(sub_i_fu_211_p2[8:5]),
        .S(\sub_i_reg_317_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry__1
       (.CI(sub_i_fu_211_p2_carry__0_n_3),
        .CO({NLW_sub_i_fu_211_p2_carry__1_CO_UNCONNECTED[3],sub_i_fu_211_p2_carry__1_n_4,sub_i_fu_211_p2_carry__1_n_5,sub_i_fu_211_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_i_reg_317_reg[12]_0 }),
        .O(sub_i_fu_211_p2[12:9]),
        .S(\sub_i_reg_317_reg[12]_1 ));
  FDRE \sub_i_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(D),
        .Q(sub_i_reg_317[0]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[10]),
        .Q(sub_i_reg_317[10]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[11]),
        .Q(sub_i_reg_317[11]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[12]),
        .Q(sub_i_reg_317[12]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[1]),
        .Q(sub_i_reg_317[1]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[2]),
        .Q(sub_i_reg_317[2]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[3]),
        .Q(sub_i_reg_317[3]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[4]),
        .Q(sub_i_reg_317[4]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[5]),
        .Q(sub_i_reg_317[5]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[6]),
        .Q(sub_i_reg_317[6]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[7]),
        .Q(sub_i_reg_317[7]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[8]),
        .Q(sub_i_reg_317[8]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .D(sub_i_fu_211_p2[9]),
        .Q(sub_i_reg_317[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
   (grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST,
    mOutPtr16_out,
    ap_enable_reg_pp0_iter1_reg_0,
    fid,
    \field_id_val8_read_reg_299_reg[10] ,
    D,
    \counter_reg[0] ,
    \p_phi_i_reg_233_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    B_V_data_1_sel_wr_reg,
    counter_loc_0_i_fu_104_reg_0_sp_1,
    \icmp_ln1020_reg_488_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    push,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg,
    fidStored,
    E,
    fid_preg,
    Q,
    ovrlayYUV_empty_n,
    m_axis_video_TREADY_int_regslice,
    \icmp_ln1020_reg_488_reg[0]_1 ,
    counter_loc_0_i_fu_104_reg,
    \fid[0]_INST_0_i_6 ,
    fid_in_val9_read_reg_294,
    CO,
    \icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ,
    \icmp_ln1020_reg_488_reg[0]_2 ,
    counter,
    empty_reg_149,
    p_phi_i_loc_fu_108,
    \sof_2_reg_221_reg[0]_0 ,
    fid_0_sp_1,
    B_V_data_1_sel_wr,
    SS,
    out,
    \sext_ln979_cast_reg_474_reg[13]_0 );
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  output mOutPtr16_out;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]fid;
  output \field_id_val8_read_reg_299_reg[10] ;
  output [1:0]D;
  output \counter_reg[0] ;
  output \p_phi_i_reg_233_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output B_V_data_1_sel_wr_reg;
  output counter_loc_0_i_fu_104_reg_0_sp_1;
  output [35:0]\icmp_ln1020_reg_488_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  input fidStored;
  input [0:0]E;
  input fid_preg;
  input [1:0]Q;
  input ovrlayYUV_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]\icmp_ln1020_reg_488_reg[0]_1 ;
  input [0:0]counter_loc_0_i_fu_104_reg;
  input [15:0]\fid[0]_INST_0_i_6 ;
  input fid_in_val9_read_reg_294;
  input [0:0]CO;
  input [12:0]\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ;
  input [7:0]\icmp_ln1020_reg_488_reg[0]_2 ;
  input [0:0]counter;
  input empty_reg_149;
  input p_phi_i_loc_fu_108;
  input \sof_2_reg_221_reg[0]_0 ;
  input fid_0_sp_1;
  input B_V_data_1_sel_wr;
  input [0:0]SS;
  input [35:0]out;
  input [12:0]\sext_ln979_cast_reg_474_reg[13]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_reg_pp0_iter1_empty_174_reg_244;
  wire \ap_phi_reg_pp0_iter1_empty_174_reg_244[0]_i_1_n_3 ;
  wire ap_rst_n;
  wire axi_last_fu_292_p2;
  wire axi_last_fu_292_p2_carry__0_i_1_n_3;
  wire axi_last_fu_292_p2_carry_i_1_n_3;
  wire axi_last_fu_292_p2_carry_i_2_n_3;
  wire axi_last_fu_292_p2_carry_i_3_n_3;
  wire axi_last_fu_292_p2_carry_i_4_n_3;
  wire axi_last_fu_292_p2_carry_n_3;
  wire axi_last_fu_292_p2_carry_n_4;
  wire axi_last_fu_292_p2_carry_n_5;
  wire axi_last_fu_292_p2_carry_n_6;
  wire \axi_last_reg_483[0]_i_1_n_3 ;
  wire [0:0]counter;
  wire \counter[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_i_fu_104_reg;
  wire counter_loc_0_i_fu_104_reg_0_sn_1;
  wire \counter_reg[0] ;
  wire empty_reg_149;
  wire [0:0]fid;
  wire fidStored;
  wire \fid[0]_INST_0_i_11_n_3 ;
  wire \fid[0]_INST_0_i_12_n_3 ;
  wire \fid[0]_INST_0_i_2_n_3 ;
  wire \fid[0]_INST_0_i_3_n_3 ;
  wire \fid[0]_INST_0_i_5_n_3 ;
  wire [15:0]\fid[0]_INST_0_i_6 ;
  wire \fid[0]_INST_0_i_7_n_3 ;
  wire \fid[0]_INST_0_i_8_n_3 ;
  wire \fid[0]_INST_0_i_9_n_3 ;
  wire fid_0_sn_1;
  wire fid_in_val9_read_reg_294;
  wire fid_preg;
  wire \field_id_val8_read_reg_299_reg[10] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  wire i__carry__0_i_1__2_n_3;
  wire i__carry_i_1__0_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_4__0_n_3;
  wire \icmp_ln1020_reg_488[0]_i_1_n_3 ;
  wire \icmp_ln1020_reg_488[0]_i_2_n_3 ;
  wire \icmp_ln1020_reg_488[0]_i_3_n_3 ;
  wire [35:0]\icmp_ln1020_reg_488_reg[0]_0 ;
  wire [0:0]\icmp_ln1020_reg_488_reg[0]_1 ;
  wire [7:0]\icmp_ln1020_reg_488_reg[0]_2 ;
  wire \icmp_ln1020_reg_488_reg_n_3_[0] ;
  wire [12:0]\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln981_reg_479[0]_i_1_n_3 ;
  wire \icmp_ln981_reg_479_reg_n_3_[0] ;
  wire j_fu_1240;
  wire \j_fu_124[0]_i_4_n_3 ;
  wire [12:0]j_fu_124_reg;
  wire \j_fu_124_reg[0]_i_3_n_10 ;
  wire \j_fu_124_reg[0]_i_3_n_3 ;
  wire \j_fu_124_reg[0]_i_3_n_4 ;
  wire \j_fu_124_reg[0]_i_3_n_5 ;
  wire \j_fu_124_reg[0]_i_3_n_6 ;
  wire \j_fu_124_reg[0]_i_3_n_7 ;
  wire \j_fu_124_reg[0]_i_3_n_8 ;
  wire \j_fu_124_reg[0]_i_3_n_9 ;
  wire \j_fu_124_reg[12]_i_1_n_10 ;
  wire \j_fu_124_reg[4]_i_1_n_10 ;
  wire \j_fu_124_reg[4]_i_1_n_3 ;
  wire \j_fu_124_reg[4]_i_1_n_4 ;
  wire \j_fu_124_reg[4]_i_1_n_5 ;
  wire \j_fu_124_reg[4]_i_1_n_6 ;
  wire \j_fu_124_reg[4]_i_1_n_7 ;
  wire \j_fu_124_reg[4]_i_1_n_8 ;
  wire \j_fu_124_reg[4]_i_1_n_9 ;
  wire \j_fu_124_reg[8]_i_1_n_10 ;
  wire \j_fu_124_reg[8]_i_1_n_3 ;
  wire \j_fu_124_reg[8]_i_1_n_4 ;
  wire \j_fu_124_reg[8]_i_1_n_5 ;
  wire \j_fu_124_reg[8]_i_1_n_6 ;
  wire \j_fu_124_reg[8]_i_1_n_7 ;
  wire \j_fu_124_reg[8]_i_1_n_8 ;
  wire \j_fu_124_reg[8]_i_1_n_9 ;
  wire mOutPtr16_out;
  wire m_axis_video_TREADY_int_regslice;
  wire [35:0]out;
  wire ovrlayYUV_empty_n;
  wire p_phi_i_loc_fu_108;
  wire p_phi_i_reg_233;
  wire \p_phi_i_reg_233[0]_i_1_n_3 ;
  wire \p_phi_i_reg_233[0]_i_2_n_3 ;
  wire \p_phi_i_reg_233_reg[0]_0 ;
  wire push;
  wire [13:0]sext_ln979_cast_reg_474;
  wire [12:0]\sext_ln979_cast_reg_474_reg[13]_0 ;
  wire \sof_2_reg_221[0]_i_1_n_3 ;
  wire \sof_2_reg_221_reg[0]_0 ;
  wire [3:0]NLW_axi_last_fu_292_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_axi_last_fu_292_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_fu_292_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_124_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_124_reg[12]_i_1_O_UNCONNECTED ;

  assign counter_loc_0_i_fu_104_reg_0_sp_1 = counter_loc_0_i_fu_104_reg_0_sn_1;
  assign fid_0_sn_1 = fid_0_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(out[12]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[0]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(out[22]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[10]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(out[23]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[11]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(out[24]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[12]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(out[25]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[13]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(out[26]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[14]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(out[27]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[15]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(out[28]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[16]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(out[29]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[17]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(out[30]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[18]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(out[31]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[19]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(out[13]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[1]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(out[32]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[20]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(out[33]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[21]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(out[34]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[22]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(out[35]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[23]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(out[0]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[24]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(out[1]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[25]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(out[2]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[26]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(out[3]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[27]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(out[4]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[28]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(out[5]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[29]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(out[14]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[2]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(out[6]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[30]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(out[7]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[31]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(out[8]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[32]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(out[9]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[33]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(out[10]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[34]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[35]_i_2 
       (.I0(out[11]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[35]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(out[15]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[3]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(out[16]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[4]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(out[17]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[5]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(out[18]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[6]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(out[19]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[7]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(out[20]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[8]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(out[21]),
        .I1(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I2(out[9]),
        .O(\icmp_ln1020_reg_488_reg[0]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h9)) 
    B_V_data_1_sel_wr_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hAA03AA00)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(ap_CS_fsm_state1),
        .I4(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFF55FF3F)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h30201000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(ovrlayYUV_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(\icmp_ln1020_reg_488_reg[0]_1 ),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\fid[0]_INST_0_i_5_n_3 ),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state1),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h8AAABAAA)) 
    \ap_phi_reg_pp0_iter1_empty_174_reg_244[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_empty_174_reg_244),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\fid[0]_INST_0_i_8_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_empty_174_reg_244[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_empty_174_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_empty_174_reg_244[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter1_empty_174_reg_244),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 axi_last_fu_292_p2_carry
       (.CI(1'b0),
        .CO({axi_last_fu_292_p2_carry_n_3,axi_last_fu_292_p2_carry_n_4,axi_last_fu_292_p2_carry_n_5,axi_last_fu_292_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_292_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_fu_292_p2_carry_i_1_n_3,axi_last_fu_292_p2_carry_i_2_n_3,axi_last_fu_292_p2_carry_i_3_n_3,axi_last_fu_292_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 axi_last_fu_292_p2_carry__0
       (.CI(axi_last_fu_292_p2_carry_n_3),
        .CO({NLW_axi_last_fu_292_p2_carry__0_CO_UNCONNECTED[3:1],axi_last_fu_292_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_292_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,axi_last_fu_292_p2_carry__0_i_1_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    axi_last_fu_292_p2_carry__0_i_1
       (.I0(j_fu_124_reg[12]),
        .I1(sext_ln979_cast_reg_474[13]),
        .O(axi_last_fu_292_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_1
       (.I0(sext_ln979_cast_reg_474[11]),
        .I1(j_fu_124_reg[11]),
        .I2(j_fu_124_reg[9]),
        .I3(sext_ln979_cast_reg_474[9]),
        .I4(j_fu_124_reg[10]),
        .I5(sext_ln979_cast_reg_474[10]),
        .O(axi_last_fu_292_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_2
       (.I0(sext_ln979_cast_reg_474[8]),
        .I1(j_fu_124_reg[8]),
        .I2(j_fu_124_reg[6]),
        .I3(sext_ln979_cast_reg_474[6]),
        .I4(j_fu_124_reg[7]),
        .I5(sext_ln979_cast_reg_474[7]),
        .O(axi_last_fu_292_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_3
       (.I0(sext_ln979_cast_reg_474[5]),
        .I1(j_fu_124_reg[5]),
        .I2(j_fu_124_reg[4]),
        .I3(sext_ln979_cast_reg_474[4]),
        .I4(j_fu_124_reg[3]),
        .I5(sext_ln979_cast_reg_474[3]),
        .O(axi_last_fu_292_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_4
       (.I0(sext_ln979_cast_reg_474[2]),
        .I1(j_fu_124_reg[2]),
        .I2(j_fu_124_reg[1]),
        .I3(sext_ln979_cast_reg_474[1]),
        .I4(j_fu_124_reg[0]),
        .I5(sext_ln979_cast_reg_474[0]),
        .O(axi_last_fu_292_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \axi_last_reg_483[0]_i_1 
       (.I0(axi_last_fu_292_p2),
        .I1(\fid[0]_INST_0_i_5_n_3 ),
        .I2(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .O(\axi_last_reg_483[0]_i_1_n_3 ));
  FDRE \axi_last_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_483[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_i_fu_104_reg),
        .I1(Q[1]),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(counter),
        .O(counter_loc_0_i_fu_104_reg_0_sn_1));
  LUT6 #(
    .INIT(64'hBFFFBFFFFFFFBFFF)) 
    \counter[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .O(\counter[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \counter_loc_0_i_fu_104[0]_i_1 
       (.I0(counter),
        .I1(E),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(Q[1]),
        .I4(counter_loc_0_i_fu_104_reg),
        .O(\counter_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fid[0]_INST_0 
       (.I0(fidStored),
        .I1(E),
        .I2(fid_preg),
        .I3(\fid[0]_INST_0_i_2_n_3 ),
        .I4(\fid[0]_INST_0_i_3_n_3 ),
        .O(fid));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fid[0]_INST_0_i_10 
       (.I0(\fid[0]_INST_0_i_11_n_3 ),
        .I1(\fid[0]_INST_0_i_12_n_3 ),
        .I2(\fid[0]_INST_0_i_6 [10]),
        .I3(\fid[0]_INST_0_i_6 [8]),
        .I4(\fid[0]_INST_0_i_6 [15]),
        .I5(\fid[0]_INST_0_i_6 [5]),
        .O(\field_id_val8_read_reg_299_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fid[0]_INST_0_i_11 
       (.I0(\fid[0]_INST_0_i_6 [14]),
        .I1(\fid[0]_INST_0_i_6 [13]),
        .I2(\fid[0]_INST_0_i_6 [2]),
        .I3(\fid[0]_INST_0_i_6 [7]),
        .I4(\fid[0]_INST_0_i_6 [3]),
        .I5(\fid[0]_INST_0_i_6 [4]),
        .O(\fid[0]_INST_0_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fid[0]_INST_0_i_12 
       (.I0(\fid[0]_INST_0_i_6 [12]),
        .I1(\fid[0]_INST_0_i_6 [11]),
        .I2(\fid[0]_INST_0_i_6 [9]),
        .I3(\fid[0]_INST_0_i_6 [6]),
        .O(\fid[0]_INST_0_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFB0F0BFFFFFFFF)) 
    \fid[0]_INST_0_i_2 
       (.I0(\fid[0]_INST_0_i_5_n_3 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(fid_0_sn_1),
        .I3(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .I4(\fid[0]_INST_0_i_7_n_3 ),
        .I5(Q[1]),
        .O(\fid[0]_INST_0_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h44444F444F444444)) 
    \fid[0]_INST_0_i_3 
       (.I0(\fid[0]_INST_0_i_8_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\fid[0]_INST_0_i_9_n_3 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(counter_loc_0_i_fu_104_reg),
        .I5(\fid[0]_INST_0_i_6 [1]),
        .O(\fid[0]_INST_0_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fid[0]_INST_0_i_5 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\fid[0]_INST_0_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \fid[0]_INST_0_i_7 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\fid[0]_INST_0_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF0FBFFFB)) 
    \fid[0]_INST_0_i_8 
       (.I0(\fid[0]_INST_0_i_6 [0]),
        .I1(\fid[0]_INST_0_i_6 [1]),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(\field_id_val8_read_reg_299_reg[10] ),
        .I4(fid_in_val9_read_reg_294),
        .O(\fid[0]_INST_0_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \fid[0]_INST_0_i_9 
       (.I0(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .I1(\fid[0]_INST_0_i_6 [0]),
        .I2(\field_id_val8_read_reg_299_reg[10] ),
        .O(\fid[0]_INST_0_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I1(CO),
        .I2(Q[0]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [12]),
        .I1(j_fu_124_reg[12]),
        .O(i__carry__0_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [11]),
        .I1(j_fu_124_reg[11]),
        .I2(j_fu_124_reg[9]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [9]),
        .I4(j_fu_124_reg[10]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [10]),
        .O(i__carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [8]),
        .I1(j_fu_124_reg[8]),
        .I2(j_fu_124_reg[7]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [7]),
        .I4(j_fu_124_reg[6]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [6]),
        .O(i__carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [5]),
        .I1(j_fu_124_reg[5]),
        .I2(j_fu_124_reg[3]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [3]),
        .I4(j_fu_124_reg[4]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [4]),
        .O(i__carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [2]),
        .I1(j_fu_124_reg[2]),
        .I2(j_fu_124_reg[0]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [0]),
        .I4(j_fu_124_reg[1]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [1]),
        .O(i__carry_i_4__0_n_3));
  LUT5 #(
    .INIT(32'h8A8A8ABA)) 
    \icmp_ln1020_reg_488[0]_i_1 
       (.I0(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln1020_reg_488[0]_i_2_n_3 ),
        .I4(\icmp_ln1020_reg_488[0]_i_3_n_3 ),
        .O(\icmp_ln1020_reg_488[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1020_reg_488[0]_i_2 
       (.I0(\icmp_ln1020_reg_488_reg[0]_2 [2]),
        .I1(\icmp_ln1020_reg_488_reg[0]_2 [1]),
        .I2(\icmp_ln1020_reg_488_reg[0]_2 [6]),
        .I3(\icmp_ln1020_reg_488_reg[0]_2 [0]),
        .O(\icmp_ln1020_reg_488[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1020_reg_488[0]_i_3 
       (.I0(\icmp_ln1020_reg_488_reg[0]_2 [7]),
        .I1(\icmp_ln1020_reg_488_reg[0]_2 [5]),
        .I2(\icmp_ln1020_reg_488_reg[0]_2 [4]),
        .I3(\icmp_ln1020_reg_488_reg[0]_2 [3]),
        .O(\icmp_ln1020_reg_488[0]_i_3_n_3 ));
  FDRE \icmp_ln1020_reg_488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1020_reg_488[0]_i_1_n_3 ),
        .Q(\icmp_ln1020_reg_488_reg_n_3_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln981_fu_277_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_4 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_5 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_3,i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,i__carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln981_fu_277_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],ap_condition_pp0_exit_iter0_state2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1__2_n_3}));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln981_reg_479[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\fid[0]_INST_0_i_5_n_3 ),
        .I2(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .O(\icmp_ln981_reg_479[0]_i_1_n_3 ));
  FDRE \icmp_ln981_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln981_reg_479[0]_i_1_n_3 ),
        .Q(\icmp_ln981_reg_479_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_124[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'h0040)) 
    \j_fu_124[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .O(j_fu_1240));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_124[0]_i_4 
       (.I0(j_fu_124_reg[0]),
        .O(\j_fu_124[0]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[0]_i_3_n_10 ),
        .Q(j_fu_124_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_fu_124_reg[0]_i_3_n_3 ,\j_fu_124_reg[0]_i_3_n_4 ,\j_fu_124_reg[0]_i_3_n_5 ,\j_fu_124_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_fu_124_reg[0]_i_3_n_7 ,\j_fu_124_reg[0]_i_3_n_8 ,\j_fu_124_reg[0]_i_3_n_9 ,\j_fu_124_reg[0]_i_3_n_10 }),
        .S({j_fu_124_reg[3:1],\j_fu_124[0]_i_4_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[8]_i_1_n_8 ),
        .Q(j_fu_124_reg[10]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[8]_i_1_n_7 ),
        .Q(j_fu_124_reg[11]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[12]_i_1_n_10 ),
        .Q(j_fu_124_reg[12]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[12]_i_1 
       (.CI(\j_fu_124_reg[8]_i_1_n_3 ),
        .CO(\NLW_j_fu_124_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_124_reg[12]_i_1_O_UNCONNECTED [3:1],\j_fu_124_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,j_fu_124_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[0]_i_3_n_9 ),
        .Q(j_fu_124_reg[1]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[0]_i_3_n_8 ),
        .Q(j_fu_124_reg[2]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[0]_i_3_n_7 ),
        .Q(j_fu_124_reg[3]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[4]_i_1_n_10 ),
        .Q(j_fu_124_reg[4]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[4]_i_1 
       (.CI(\j_fu_124_reg[0]_i_3_n_3 ),
        .CO({\j_fu_124_reg[4]_i_1_n_3 ,\j_fu_124_reg[4]_i_1_n_4 ,\j_fu_124_reg[4]_i_1_n_5 ,\j_fu_124_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_124_reg[4]_i_1_n_7 ,\j_fu_124_reg[4]_i_1_n_8 ,\j_fu_124_reg[4]_i_1_n_9 ,\j_fu_124_reg[4]_i_1_n_10 }),
        .S(j_fu_124_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[4]_i_1_n_9 ),
        .Q(j_fu_124_reg[5]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[4]_i_1_n_8 ),
        .Q(j_fu_124_reg[6]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[4]_i_1_n_7 ),
        .Q(j_fu_124_reg[7]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[8]_i_1_n_10 ),
        .Q(j_fu_124_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[8]_i_1 
       (.CI(\j_fu_124_reg[4]_i_1_n_3 ),
        .CO({\j_fu_124_reg[8]_i_1_n_3 ,\j_fu_124_reg[8]_i_1_n_4 ,\j_fu_124_reg[8]_i_1_n_5 ,\j_fu_124_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_124_reg[8]_i_1_n_7 ,\j_fu_124_reg[8]_i_1_n_8 ,\j_fu_124_reg[8]_i_1_n_9 ,\j_fu_124_reg[8]_i_1_n_10 }),
        .S(j_fu_124_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1240),
        .D(\j_fu_124_reg[8]_i_1_n_9 ),
        .Q(j_fu_124_reg[9]),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(push),
        .O(mOutPtr16_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_phi_i_loc_fu_108[0]_i_1 
       (.I0(p_phi_i_reg_233),
        .I1(Q[1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .I3(p_phi_i_loc_fu_108),
        .O(\p_phi_i_reg_233_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFFFCCCCA000CCCC)) 
    \p_phi_i_reg_233[0]_i_1 
       (.I0(empty_reg_149),
        .I1(\p_phi_i_reg_233[0]_i_2_n_3 ),
        .I2(ap_CS_fsm_state1),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(p_phi_i_reg_233),
        .O(\p_phi_i_reg_233[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \p_phi_i_reg_233[0]_i_2 
       (.I0(ap_phi_reg_pp0_iter1_empty_174_reg_244),
        .I1(\fid[0]_INST_0_i_9_n_3 ),
        .I2(\fid[0]_INST_0_i_6 [1]),
        .I3(counter_loc_0_i_fu_104_reg),
        .O(\p_phi_i_reg_233[0]_i_2_n_3 ));
  FDRE \p_phi_i_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_phi_i_reg_233[0]_i_1_n_3 ),
        .Q(p_phi_i_reg_233),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [0]),
        .Q(sext_ln979_cast_reg_474[0]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [10]),
        .Q(sext_ln979_cast_reg_474[10]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [11]),
        .Q(sext_ln979_cast_reg_474[11]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [12]),
        .Q(sext_ln979_cast_reg_474[13]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [1]),
        .Q(sext_ln979_cast_reg_474[1]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [2]),
        .Q(sext_ln979_cast_reg_474[2]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [3]),
        .Q(sext_ln979_cast_reg_474[3]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [4]),
        .Q(sext_ln979_cast_reg_474[4]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [5]),
        .Q(sext_ln979_cast_reg_474[5]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [6]),
        .Q(sext_ln979_cast_reg_474[6]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [7]),
        .Q(sext_ln979_cast_reg_474[7]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [8]),
        .Q(sext_ln979_cast_reg_474[8]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_474_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_474_reg[13]_0 [9]),
        .Q(sext_ln979_cast_reg_474[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEA2A0000)) 
    \sof_2_reg_221[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .I1(ap_CS_fsm_state1),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I3(\sof_2_reg_221_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\sof_2_reg_221[0]_i_1_n_3 ));
  FDRE \sof_2_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_2_reg_221[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (P,
    ap_clk,
    B);
  output [15:0]P;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]P;
  wire ap_clk;

  design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (P,
    ap_clk,
    B);
  output [15:0]P;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],P,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_entry_proc
   (start_once_reg,
    E,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    push_0,
    ap_sync_reg_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_for_tpgForeground_U0_full_n,
    \mOutPtr_reg[2] );
  output start_once_reg;
  output [0:0]E;
  output push;
  output [0:0]ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input push_0;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_for_tpgForeground_U0_full_n;
  input \mOutPtr_reg[2] ;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire [0:0]ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire \mOutPtr_reg[2] ;
  wire push;
  wire push_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_for_tpgForeground_U0_full_n),
        .I5(\mOutPtr_reg[2] ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__0 
       (.I0(push),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__8 
       (.I0(push),
        .I1(push_0),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w12_d2_S
   (height_val4_c_empty_n,
    height_val4_c_full_n,
    full_n_reg_0,
    S,
    \SRL_SIG_reg[0][11] ,
    push,
    height_val4_c12_dout,
    ap_clk,
    SS,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    boxColorR_val25_c_empty_n,
    width_val7_c13_empty_n,
    crossHairX_val18_c_empty_n,
    y_fu_116_reg,
    \mOutPtr_reg[1]_0 ,
    E);
  output height_val4_c_empty_n;
  output height_val4_c_full_n;
  output full_n_reg_0;
  output [3:0]S;
  output [11:0]\SRL_SIG_reg[0][11] ;
  input push;
  input [11:0]height_val4_c12_dout;
  input ap_clk;
  input [0:0]SS;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input boxColorR_val25_c_empty_n;
  input width_val7_c13_empty_n;
  input crossHairX_val18_c_empty_n;
  input [11:0]y_fu_116_reg;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [3:0]S;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]SS;
  wire ap_clk;
  wire boxColorR_val25_c_empty_n;
  wire crossHairX_val18_c_empty_n;
  wire empty_n_i_1__5_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_reg_0;
  wire [11:0]height_val4_c12_dout;
  wire height_val4_c_empty_n;
  wire height_val4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr[2]_i_2__2_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire push;
  wire width_val7_c13_empty_n;
  wire [11:0]y_fu_116_reg;

  design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .ap_clk(ap_clk),
        .height_val4_c12_dout(height_val4_c12_dout),
        .push(push),
        .y_fu_116_reg(y_fu_116_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000FF00)) 
    empty_n_i_1__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I5(height_val4_c_empty_n),
        .O(empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_3),
        .Q(height_val4_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__1
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(height_val4_c_full_n),
        .O(full_n_i_1__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(height_val4_c_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \loopWidth_reg_487[15]_i_6 
       (.I0(height_val4_c_full_n),
        .I1(boxColorR_val25_c_empty_n),
        .I2(width_val7_c13_empty_n),
        .I3(crossHairX_val18_c_empty_n),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg
   (S,
    \SRL_SIG_reg[0][11]_0 ,
    push,
    height_val4_c12_dout,
    ap_clk,
    y_fu_116_reg,
    Q);
  output [3:0]S;
  output [11:0]\SRL_SIG_reg[0][11]_0 ;
  input push;
  input [11:0]height_val4_c12_dout;
  input ap_clk;
  input [11:0]y_fu_116_reg;
  input [1:0]Q;

  wire [1:0]Q;
  wire [3:0]S;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_1 ;
  wire [11:0]\SRL_SIG_reg[1]_10 ;
  wire ap_clk;
  wire [11:0]height_val4_c12_dout;
  wire push;
  wire [11:0]y_fu_116_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val4_c12_dout[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_10 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_10 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_10 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_394_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_1 [11]),
        .I1(y_fu_116_reg[11]),
        .I2(y_fu_116_reg[9]),
        .I3(\SRL_SIG_reg[0]_1 [9]),
        .I4(y_fu_116_reg[10]),
        .I5(\SRL_SIG_reg[0]_1 [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_394_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_1 [8]),
        .I1(y_fu_116_reg[8]),
        .I2(y_fu_116_reg[6]),
        .I3(\SRL_SIG_reg[0]_1 [6]),
        .I4(y_fu_116_reg[7]),
        .I5(\SRL_SIG_reg[0]_1 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_394_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_1 [5]),
        .I1(y_fu_116_reg[5]),
        .I2(y_fu_116_reg[3]),
        .I3(\SRL_SIG_reg[0]_1 [3]),
        .I4(y_fu_116_reg[4]),
        .I5(\SRL_SIG_reg[0]_1 [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_394_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_1 [2]),
        .I1(y_fu_116_reg[2]),
        .I2(y_fu_116_reg[0]),
        .I3(\SRL_SIG_reg[0]_1 [0]),
        .I4(y_fu_116_reg[1]),
        .I5(\SRL_SIG_reg[0]_1 [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [0]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [10]),
        .O(\SRL_SIG_reg[0][11]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [11]),
        .O(\SRL_SIG_reg[0][11]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [1]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [2]),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [3]),
        .O(\SRL_SIG_reg[0][11]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [4]),
        .O(\SRL_SIG_reg[0][11]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [5]),
        .O(\SRL_SIG_reg[0][11]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [6]),
        .O(\SRL_SIG_reg[0][11]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [7]),
        .O(\SRL_SIG_reg[0][11]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [8]),
        .O(\SRL_SIG_reg[0][11]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_10 [9]),
        .O(\SRL_SIG_reg[0][11]_0 [9]));
endmodule

module design_1_v_tpg_0_0_fifo_w12_d3_S
   (boxColorB_val27_c_full_n,
    full_n_reg_0,
    empty_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    colorFormat_val17_c_full_n,
    maskId_val12_c_empty_n,
    motionSpeed_val14_c_empty_n,
    boxColorG_val26_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    crossHairY_val19_c_empty_n,
    width_val7_c_full_n,
    tpgForeground_U0_ap_start,
    boxColorR_val25_c_empty_n,
    boxSize_val24_c_empty_n,
    \boxColorB_val_read_reg_442_reg[11] ,
    E);
  output boxColorB_val27_c_full_n;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [11:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input colorFormat_val17_c_full_n;
  input maskId_val12_c_empty_n;
  input motionSpeed_val14_c_empty_n;
  input boxColorG_val26_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input crossHairY_val19_c_empty_n;
  input width_val7_c_full_n;
  input tpgForeground_U0_ap_start;
  input boxColorR_val25_c_empty_n;
  input boxSize_val24_c_empty_n;
  input [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire boxColorB_val27_c_empty_n;
  wire boxColorB_val27_c_full_n;
  wire [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  wire boxColorG_val26_c_empty_n;
  wire boxColorR_val25_c_empty_n;
  wire boxSize_val24_c_empty_n;
  wire colorFormat_val17_c_full_n;
  wire crossHairY_val19_c_empty_n;
  wire empty_n_i_1__17_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__13_n_3;
  wire full_n_reg_0;
  wire \loopWidth_reg_487[15]_i_4_n_3 ;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire maskId_val12_c_empty_n;
  wire motionSpeed_val14_c_empty_n;
  wire [11:0]out;
  wire push;
  wire push_0;
  wire tpgForeground_U0_ap_start;
  wire width_val7_c_full_n;

  design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg_33 U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorB_val_read_reg_442_reg[11] (\boxColorB_val_read_reg_442_reg[11] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxColorB_val27_c_empty_n),
        .O(empty_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_3),
        .Q(boxColorB_val27_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFDFFFF0000FF00)) 
    full_n_i_1__13
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxColorB_val27_c_full_n),
        .O(full_n_i_1__13_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_3),
        .Q(boxColorB_val27_c_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \loopWidth_reg_487[15]_i_3 
       (.I0(\loopWidth_reg_487[15]_i_4_n_3 ),
        .I1(colorFormat_val17_c_full_n),
        .I2(maskId_val12_c_empty_n),
        .I3(motionSpeed_val14_c_empty_n),
        .I4(boxColorG_val26_c_empty_n),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \loopWidth_reg_487[15]_i_4 
       (.I0(boxColorB_val27_c_empty_n),
        .I1(crossHairY_val19_c_empty_n),
        .I2(width_val7_c_full_n),
        .I3(tpgForeground_U0_ap_start),
        .O(\loopWidth_reg_487[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_5 
       (.I0(boxColorB_val27_c_empty_n),
        .I1(boxColorG_val26_c_empty_n),
        .I2(boxColorR_val25_c_empty_n),
        .I3(boxSize_val24_c_empty_n),
        .O(empty_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w12_d3_S" *) 
module design_1_v_tpg_0_0_fifo_w12_d3_S_1
   (boxColorG_val26_c_empty_n,
    boxColorG_val26_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    \boxColorG_val_read_reg_447_reg[11] ,
    E);
  output boxColorG_val26_c_empty_n;
  output boxColorG_val26_c_full_n;
  output [11:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire boxColorG_val26_c_empty_n;
  wire boxColorG_val26_c_full_n;
  wire [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  wire empty_n_i_1__16_n_3;
  wire full_n_i_1__12_n_3;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [11:0]out;
  wire push;
  wire push_0;

  design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg_32 U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorG_val_read_reg_447_reg[11] (\boxColorG_val_read_reg_447_reg[11] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxColorG_val26_c_empty_n),
        .O(empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_3),
        .Q(boxColorG_val26_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFDFFFF0000FF00)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxColorG_val26_c_full_n),
        .O(full_n_i_1__12_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_3),
        .Q(boxColorG_val26_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w12_d3_S" *) 
module design_1_v_tpg_0_0_fifo_w12_d3_S_2
   (boxColorR_val25_c_empty_n,
    boxColorR_val25_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    \boxColorR_val_read_reg_452_reg[11] ,
    E);
  output boxColorR_val25_c_empty_n;
  output boxColorR_val25_c_full_n;
  output [11:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire boxColorR_val25_c_empty_n;
  wire boxColorR_val25_c_full_n;
  wire [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  wire empty_n_i_1__15_n_3;
  wire full_n_i_1__11_n_3;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [11:0]out;
  wire push;
  wire push_0;

  design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorR_val_read_reg_452_reg[11] (\boxColorR_val_read_reg_452_reg[11] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxColorR_val25_c_empty_n),
        .O(empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_3),
        .Q(boxColorR_val25_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__11
       (.I0(push_0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(boxColorR_val25_c_full_n),
        .O(full_n_i_1__11_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_3),
        .Q(boxColorR_val25_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg
   (out,
    Q,
    push,
    \boxColorR_val_read_reg_452_reg[11] ,
    ap_clk);
  output [11:0]out;
  input [2:0]Q;
  input push;
  input [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  wire [11:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_452_reg[11] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg_32
   (out,
    Q,
    push,
    \boxColorG_val_read_reg_447_reg[11] ,
    ap_clk);
  output [11:0]out;
  input [2:0]Q;
  input push;
  input [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  wire [11:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_447_reg[11] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg_33
   (out,
    Q,
    push,
    \boxColorB_val_read_reg_442_reg[11] ,
    ap_clk);
  output [11:0]out;
  input [2:0]Q;
  input push;
  input [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  wire [11:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_design_1_v_tpg_0_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_442_reg[11] [9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_fifo_w13_d2_S
   (\SRL_SIG_reg[0][12] ,
    width_val7_c_empty_n,
    width_val7_c_full_n,
    S,
    \icmp_ln979_reg_322_reg[0] ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    D,
    full_n_reg_0,
    DI,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][11] ,
    push,
    width_val7_c13_dout,
    ap_clk,
    SS,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    out,
    \icmp_ln979_reg_322_reg[0]_0 ,
    height_val4_c_full_n,
    colorFormat_val17_c_full_n,
    motionSpeed_val14_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    E);
  output [0:0]\SRL_SIG_reg[0][12] ;
  output width_val7_c_empty_n;
  output width_val7_c_full_n;
  output [3:0]S;
  output \icmp_ln979_reg_322_reg[0] ;
  output [12:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][4] ;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [0:0]D;
  output full_n_reg_0;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8] ;
  output [2:0]\SRL_SIG_reg[0][11] ;
  input push;
  input [12:0]width_val7_c13_dout;
  input ap_clk;
  input [0:0]SS;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input [11:0]out;
  input \icmp_ln979_reg_322_reg[0]_0 ;
  input height_val4_c_full_n;
  input colorFormat_val17_c_full_n;
  input motionSpeed_val14_c_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [3:0]S;
  wire [2:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]\SRL_SIG_reg[0][12] ;
  wire [12:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][8] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][4] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire colorFormat_val17_c_full_n;
  wire empty_n_i_1__6_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_reg_0;
  wire height_val4_c_full_n;
  wire \icmp_ln979_reg_322[0]_i_5_n_3 ;
  wire \icmp_ln979_reg_322_reg[0] ;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr[2]_i_1__17_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire motionSpeed_val14_c_empty_n;
  wire [11:0]out;
  wire push;
  wire [12:0]width_val7_c13_dout;
  wire width_val7_c_empty_n;
  wire width_val7_c_full_n;

  design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0][12] ),
        .DI(DI),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12]_0 ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (D),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .\icmp_ln979_reg_322_reg[0] (\icmp_ln979_reg_322_reg[0] ),
        .\icmp_ln979_reg_322_reg[0]_0 (\icmp_ln979_reg_322_reg[0]_0 ),
        .\icmp_ln979_reg_322_reg[0]_1 (\icmp_ln979_reg_322[0]_i_5_n_3 ),
        .out(out),
        .push(push),
        .width_val7_c13_dout(width_val7_c13_dout));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__6
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I5(width_val7_c_empty_n),
        .O(empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_3),
        .Q(width_val7_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__2
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(width_val7_c_full_n),
        .O(full_n_i_1__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(width_val7_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln979_reg_322[0]_i_5 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(\icmp_ln979_reg_322[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__17_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_7 
       (.I0(width_val7_c_full_n),
        .I1(height_val4_c_full_n),
        .I2(colorFormat_val17_c_full_n),
        .I3(motionSpeed_val14_c_empty_n),
        .O(full_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__17_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg
   (D,
    S,
    \icmp_ln979_reg_322_reg[0] ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    DI,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    push,
    width_val7_c13_dout,
    ap_clk,
    out,
    \icmp_ln979_reg_322_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    Q,
    \icmp_ln979_reg_322_reg[0]_1 );
  output [0:0]D;
  output [3:0]S;
  output \icmp_ln979_reg_322_reg[0] ;
  output [12:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8]_0 ;
  output [2:0]\SRL_SIG_reg[0][11]_0 ;
  input push;
  input [12:0]width_val7_c13_dout;
  input ap_clk;
  input [11:0]out;
  input \icmp_ln979_reg_322_reg[0]_0 ;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input [1:0]Q;
  input \icmp_ln979_reg_322_reg[0]_1 ;

  wire [0:0]D;
  wire [3:0]DI;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [1:0]Q;
  wire [3:0]S;
  wire [2:0]\SRL_SIG_reg[0][11]_0 ;
  wire [12:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][8]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [12:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire \icmp_ln979_reg_322[0]_i_2_n_3 ;
  wire \icmp_ln979_reg_322[0]_i_3_n_3 ;
  wire \icmp_ln979_reg_322[0]_i_4_n_3 ;
  wire \icmp_ln979_reg_322_reg[0] ;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire \icmp_ln979_reg_322_reg[0]_1 ;
  wire [11:0]out;
  wire push;
  wire [12:0]width_val7_c13_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[12]),
        .Q(D),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val7_c13_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_11 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D),
        .Q(\SRL_SIG_reg[1]_11 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .O(\SRL_SIG_reg[0][12]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [11]),
        .O(\SRL_SIG_reg[0][12]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[12]_i_1 
       (.I0(D),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [12]),
        .O(\SRL_SIG_reg[0][12]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][12]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][12]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][12]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][12]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .O(\SRL_SIG_reg[0][12]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .O(\SRL_SIG_reg[0][12]_0 [9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(out[11]),
        .I2(out[9]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .I4(out[10]),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(out[8]),
        .I2(out[6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(out[7]),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(out[4]),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(out[0]),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00000030AAAAAAAA)) 
    \icmp_ln979_reg_322[0]_i_1 
       (.I0(\icmp_ln979_reg_322_reg[0]_0 ),
        .I1(\icmp_ln979_reg_322[0]_i_2_n_3 ),
        .I2(\icmp_ln979_reg_322[0]_i_3_n_3 ),
        .I3(\SRL_SIG_reg[0][12]_0 [12]),
        .I4(\SRL_SIG_reg[0][12]_0 [11]),
        .I5(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .O(\icmp_ln979_reg_322_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln979_reg_322[0]_i_2 
       (.I0(\SRL_SIG_reg[0][12]_0 [7]),
        .I1(\SRL_SIG_reg[0][12]_0 [6]),
        .I2(\SRL_SIG_reg[0][12]_0 [1]),
        .I3(\icmp_ln979_reg_322[0]_i_4_n_3 ),
        .I4(\SRL_SIG_reg[0][12]_0 [0]),
        .I5(\SRL_SIG_reg[0][12]_0 [2]),
        .O(\icmp_ln979_reg_322[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \icmp_ln979_reg_322[0]_i_3 
       (.I0(\SRL_SIG_reg[0][12]_0 [9]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\icmp_ln979_reg_322_reg[0]_1 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .I4(\SRL_SIG_reg[0][12]_0 [3]),
        .I5(\SRL_SIG_reg[0][12]_0 [4]),
        .O(\icmp_ln979_reg_322[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_ln979_reg_322[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_11 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_11 [5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\icmp_ln979_reg_322[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_11 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_11 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_11 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_11 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [11]),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_11 [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D),
        .O(\SRL_SIG_reg[1][12]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_11 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_11 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_11 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_11 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][4]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_11 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][4]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_11 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_11 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][4]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \sub_i_reg_317[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][0]_0 ));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d2_S
   (height_val4_c12_empty_n,
    height_val4_c12_full_n,
    height_val4_c12_dout,
    empty_n_reg_0,
    DI,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][14] ,
    S,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[0]_0 ,
    SS,
    ap_clk,
    full_n_reg_0,
    push,
    push_0,
    width_val7_c13_empty_n,
    ovrlayId_val11_c_empty_n,
    D,
    E,
    Q);
  output height_val4_c12_empty_n;
  output height_val4_c12_full_n;
  output [15:0]height_val4_c12_dout;
  output empty_n_reg_0;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][11] ;
  output [2:0]\SRL_SIG_reg[0][14] ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][11] ;
  output [3:0]\SRL_SIG_reg[1][15] ;
  output \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input full_n_reg_0;
  input push;
  input push_0;
  input width_val7_c13_empty_n;
  input ovrlayId_val11_c_empty_n;
  input [15:0]D;
  input [0:0]E;
  input [15:0]Q;

  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][11] ;
  wire [2:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [3:0]\SRL_SIG_reg[1][11] ;
  wire [3:0]\SRL_SIG_reg[1][15] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__0_n_3;
  wire empty_n_reg_0;
  wire full_n_reg_0;
  wire [15:0]height_val4_c12_dout;
  wire height_val4_c12_empty_n;
  wire height_val4_c12_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_2__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire ovrlayId_val11_c_empty_n;
  wire push;
  wire push_0;
  wire width_val7_c13_empty_n;

  design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_27 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .height_val4_c12_dout(height_val4_c12_dout),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(height_val4_c12_empty_n),
        .O(empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(height_val4_c12_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(height_val4_c12_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[2]_i_6 
       (.I0(height_val4_c12_empty_n),
        .I1(width_val7_c13_empty_n),
        .I2(ovrlayId_val11_c_empty_n),
        .O(empty_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module design_1_v_tpg_0_0_fifo_w16_d2_S_9
   (width_val7_c13_empty_n,
    width_val7_c13_full_n,
    width_val7_c13_dout,
    DI,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[0]_0 ,
    SS,
    ap_clk,
    full_n_reg_0,
    push,
    push_0,
    out,
    E,
    \SRL_SIG_reg[0][15] );
  output width_val7_c13_empty_n;
  output width_val7_c13_full_n;
  output [15:0]width_val7_c13_dout;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][11] ;
  output [2:0]\SRL_SIG_reg[0][14] ;
  output [3:0]\SRL_SIG_reg[1][3] ;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][11] ;
  output [3:0]\SRL_SIG_reg[1][15] ;
  output \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input full_n_reg_0;
  input push;
  input push_0;
  input [15:0]out;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]\SRL_SIG_reg[0][11] ;
  wire [2:0]\SRL_SIG_reg[0][14] ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [3:0]\SRL_SIG_reg[1][11] ;
  wire [3:0]\SRL_SIG_reg[1][15] ;
  wire [3:0]\SRL_SIG_reg[1][3] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__1_n_3;
  wire full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__10_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire push_0;
  wire [15:0]width_val7_c13_dout;
  wire width_val7_c13_empty_n;
  wire width_val7_c13_full_n;

  design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.DI(DI),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .out(out),
        .push(push),
        .width_val7_c13_dout(width_val7_c13_dout));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(width_val7_c13_empty_n),
        .O(empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(width_val7_c13_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(width_val7_c13_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__10_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__10_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
   (width_val7_c13_dout,
    DI,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    Q,
    out,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]width_val7_c13_dout;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][11]_0 ;
  output [2:0]\SRL_SIG_reg[0][14]_0 ;
  output [3:0]\SRL_SIG_reg[1][3]_0 ;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][11]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  input [1:0]Q;
  input [15:0]out;
  input push;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]\SRL_SIG_reg[0][11]_0 ;
  wire [2:0]\SRL_SIG_reg[0][14]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_4 ;
  wire [3:0]\SRL_SIG_reg[1][11]_0 ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [3:0]\SRL_SIG_reg[1][3]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [15:0]out;
  wire push;
  wire [15:0]width_val7_c13_dout;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(width_val7_c13_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(width_val7_c13_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(width_val7_c13_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(width_val7_c13_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(width_val7_c13_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(width_val7_c13_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(width_val7_c13_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(width_val7_c13_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(width_val7_c13_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(width_val7_c13_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(width_val7_c13_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(width_val7_c13_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(width_val7_c13_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [7]),
        .I4(out[7]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [6]),
        .I4(out[6]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [5]),
        .I4(out[5]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [4]),
        .I4(out[4]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(\SRL_SIG_reg[0][11]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [11]),
        .I4(out[11]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [10]),
        .I4(out[10]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [9]),
        .I4(out[9]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [8]),
        .I4(out[8]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    hMax_fu_294_p2_carry__2_i_4
       (.I0(out[15]),
        .I1(\SRL_SIG_reg[1]_5 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [15]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[1]_5 [14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [14]),
        .I4(out[14]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_5 [13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [13]),
        .I4(out[13]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_5 [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [12]),
        .I4(out[12]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    hMax_fu_294_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [3]),
        .I4(out[3]),
        .O(\SRL_SIG_reg[1][3]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [2]),
        .I4(out[2]),
        .O(\SRL_SIG_reg[1][3]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [1]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][3]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    hMax_fu_294_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_4 [0]),
        .I4(out[0]),
        .O(\SRL_SIG_reg[1][3]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_487[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(width_val7_c13_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_487[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(width_val7_c13_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_487[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(width_val7_c13_dout[15]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_27
   (height_val4_c12_dout,
    DI,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    S,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    Q,
    D,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]height_val4_c12_dout;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][11]_0 ;
  output [2:0]\SRL_SIG_reg[0][14]_0 ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][11]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  input [1:0]Q;
  input [15:0]D;
  input push;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][11]_0 ;
  wire [2:0]\SRL_SIG_reg[0][14]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire [3:0]\SRL_SIG_reg[1][11]_0 ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [15:0]height_val4_c12_dout;
  wire push;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(height_val4_c12_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(height_val4_c12_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(height_val4_c12_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(height_val4_c12_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(height_val4_c12_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(height_val4_c12_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(height_val4_c12_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(height_val4_c12_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(height_val4_c12_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(height_val4_c12_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(height_val4_c12_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(height_val4_c12_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_492[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(height_val4_c12_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_492[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(height_val4_c12_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_492[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(height_val4_c12_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_492[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(height_val4_c12_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [7]),
        .I4(D[7]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [6]),
        .I4(D[6]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [5]),
        .I4(D[5]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [4]),
        .I4(D[4]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(\SRL_SIG_reg[0][11]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [11]),
        .I4(D[11]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [10]),
        .I4(D[10]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [9]),
        .I4(D[9]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [8]),
        .I4(D[8]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    vMax_fu_300_p2_carry__2_i_4
       (.I0(D[15]),
        .I1(\SRL_SIG_reg[1]_3 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_2 [15]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [14]),
        .I4(D[14]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [13]),
        .I4(D[13]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [12]),
        .I4(D[12]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    vMax_fu_300_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [3]),
        .I4(D[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [2]),
        .I4(D[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [1]),
        .I4(D[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    vMax_fu_300_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_2 [0]),
        .I4(D[0]),
        .O(S[0]));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d3_S
   (boxSize_val24_c_empty_n,
    full_n_reg_0,
    empty_n_reg_0,
    full_n_reg_1,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    boxColorG_val26_c_full_n,
    ovrlayId_val11_c_full_n,
    crossHairX_val18_c_full_n,
    start_once_reg_reg,
    height_val4_c12_empty_n,
    ovrlayId_val11_c_empty_n,
    colorFormat_val17_c14_empty_n,
    \loopWidth_reg_487[15]_i_3 ,
    start_for_tpgForeground_U0_full_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    ap_sync_reg_entry_proc_U0_ap_ready,
    \boxSize_val_read_reg_457_reg[15] ,
    E);
  output boxSize_val24_c_empty_n;
  output full_n_reg_0;
  output empty_n_reg_0;
  output full_n_reg_1;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input boxColorG_val26_c_full_n;
  input ovrlayId_val11_c_full_n;
  input crossHairX_val18_c_full_n;
  input start_once_reg_reg;
  input height_val4_c12_empty_n;
  input ovrlayId_val11_c_empty_n;
  input colorFormat_val17_c14_empty_n;
  input \loopWidth_reg_487[15]_i_3 ;
  input start_for_tpgForeground_U0_full_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [15:0]\boxSize_val_read_reg_457_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire boxColorG_val26_c_full_n;
  wire boxSize_val24_c_empty_n;
  wire boxSize_val24_c_full_n;
  wire [15:0]\boxSize_val_read_reg_457_reg[15] ;
  wire colorFormat_val17_c14_empty_n;
  wire crossHairX_val18_c_full_n;
  wire empty_n_i_1__14_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire height_val4_c12_empty_n;
  wire \loopWidth_reg_487[15]_i_3 ;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [15:0]out;
  wire ovrlayId_val11_c_empty_n;
  wire ovrlayId_val11_c_full_n;
  wire push;
  wire push_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(boxSize_val24_c_full_n),
        .I1(boxColorG_val26_c_full_n),
        .I2(ovrlayId_val11_c_full_n),
        .I3(crossHairX_val18_c_full_n),
        .I4(start_once_reg_reg),
        .O(full_n_reg_0));
  design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_31 U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxSize_val_read_reg_457_reg[15] (\boxSize_val_read_reg_457_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(boxSize_val24_c_empty_n),
        .O(empty_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_3),
        .Q(boxSize_val24_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__10
       (.I0(push_0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(boxSize_val24_c_full_n),
        .O(full_n_i_1__10_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_3),
        .Q(boxSize_val24_c_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \loopWidth_reg_487[15]_i_5 
       (.I0(boxSize_val24_c_empty_n),
        .I1(height_val4_c12_empty_n),
        .I2(ovrlayId_val11_c_empty_n),
        .I3(colorFormat_val17_c14_empty_n),
        .I4(\loopWidth_reg_487[15]_i_3 ),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hFF00FF00AA80FF00)) 
    start_once_reg_i_1
       (.I0(full_n_reg_0),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S" *) 
module design_1_v_tpg_0_0_fifo_w16_d3_S_4
   (crossHairX_val18_c_empty_n,
    crossHairX_val18_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    \crossHairX_val_read_reg_467_reg[15] ,
    E);
  output crossHairX_val18_c_empty_n;
  output crossHairX_val18_c_full_n;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire crossHairX_val18_c_empty_n;
  wire crossHairX_val18_c_full_n;
  wire [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  wire empty_n_i_1__12_n_3;
  wire full_n_i_1__8_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [15:0]out;
  wire push;
  wire push_0;

  design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_28 U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\crossHairX_val_read_reg_467_reg[15] (\crossHairX_val_read_reg_467_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(crossHairX_val18_c_empty_n),
        .O(empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_3),
        .Q(crossHairX_val18_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__8
       (.I0(push_0),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(crossHairX_val18_c_full_n),
        .O(full_n_i_1__8_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_3),
        .Q(crossHairX_val18_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S" *) 
module design_1_v_tpg_0_0_fifo_w16_d3_S_5
   (crossHairY_val19_c_empty_n,
    full_n_reg_0,
    empty_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    fid_in_val9_c_full_n,
    field_id_val8_c_full_n,
    boxColorB_val27_c_full_n,
    maskId_val12_c_full_n,
    boxColorR_val25_c_full_n,
    crossHairX_val18_c_empty_n,
    colorFormat_val17_c14_empty_n,
    maskId_val12_c_empty_n,
    \crossHairY_val_read_reg_462_reg[15] ,
    E);
  output crossHairY_val19_c_empty_n;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input fid_in_val9_c_full_n;
  input field_id_val8_c_full_n;
  input boxColorB_val27_c_full_n;
  input maskId_val12_c_full_n;
  input boxColorR_val25_c_full_n;
  input crossHairX_val18_c_empty_n;
  input colorFormat_val17_c14_empty_n;
  input maskId_val12_c_empty_n;
  input [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire boxColorB_val27_c_full_n;
  wire boxColorR_val25_c_full_n;
  wire colorFormat_val17_c14_empty_n;
  wire crossHairX_val18_c_empty_n;
  wire crossHairY_val19_c_empty_n;
  wire crossHairY_val19_c_full_n;
  wire [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  wire empty_n_i_1__13_n_3;
  wire empty_n_reg_0;
  wire fid_in_val9_c_full_n;
  wire field_id_val8_c_full_n;
  wire full_n_i_1__9_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire maskId_val12_c_empty_n;
  wire maskId_val12_c_full_n;
  wire [15:0]out;
  wire push;
  wire push_0;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(crossHairY_val19_c_full_n),
        .I1(fid_in_val9_c_full_n),
        .I2(field_id_val8_c_full_n),
        .I3(boxColorB_val27_c_full_n),
        .I4(maskId_val12_c_full_n),
        .I5(boxColorR_val25_c_full_n),
        .O(full_n_reg_0));
  design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\crossHairY_val_read_reg_462_reg[15] (\crossHairY_val_read_reg_462_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(crossHairY_val19_c_empty_n),
        .O(empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_3),
        .Q(crossHairY_val19_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__9
       (.I0(push_0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(crossHairY_val19_c_full_n),
        .O(full_n_i_1__9_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_3),
        .Q(crossHairY_val19_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_4 
       (.I0(crossHairY_val19_c_empty_n),
        .I1(crossHairX_val18_c_empty_n),
        .I2(colorFormat_val17_c14_empty_n),
        .I3(maskId_val12_c_empty_n),
        .O(empty_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
   (out,
    Q,
    push,
    \crossHairY_val_read_reg_462_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_462_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_28
   (out,
    Q,
    push,
    \crossHairX_val_read_reg_467_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_467_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_31
   (out,
    Q,
    push,
    \boxSize_val_read_reg_457_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\boxSize_val_read_reg_457_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\boxSize_val_read_reg_457_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_457_reg[15] [9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d4_S
   (field_id_val8_c_empty_n,
    field_id_val8_c_full_n,
    out,
    SS,
    ap_clk,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    push,
    \field_id_val8_read_reg_299_reg[15] ,
    E);
  output field_id_val8_c_empty_n;
  output field_id_val8_c_full_n;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input push;
  input [15:0]\field_id_val8_read_reg_299_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__8_n_3;
  wire field_id_val8_c_empty_n;
  wire field_id_val8_c_full_n;
  wire [15:0]\field_id_val8_read_reg_299_reg[15] ;
  wire full_n_i_1__4_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire [15:0]out;
  wire push;

  design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\field_id_val8_read_reg_299_reg[15] (\field_id_val8_read_reg_299_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I4(push),
        .I5(field_id_val8_c_empty_n),
        .O(empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_3),
        .Q(field_id_val8_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I5(field_id_val8_c_full_n),
        .O(full_n_i_1__4_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(field_id_val8_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I1(push),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I4(push),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg
   (out,
    Q,
    push,
    \field_id_val8_read_reg_299_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\field_id_val8_read_reg_299_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\field_id_val8_read_reg_299_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/field_id_val8_c_U/U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val8_read_reg_299_reg[15] [9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_fifo_w1_d4_S
   (fid_in_val9_c_dout,
    fid_in_val9_c_full_n,
    empty_n_reg_0,
    push,
    fid_in,
    ap_clk,
    SS,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    ap_done_reg,
    colorFormat_val17_c_empty_n,
    field_id_val8_c_empty_n,
    E);
  output fid_in_val9_c_dout;
  output fid_in_val9_c_full_n;
  output empty_n_reg_0;
  input push;
  input [0:0]fid_in;
  input ap_clk;
  input [0:0]SS;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input ap_done_reg;
  input colorFormat_val17_c_empty_n;
  input field_id_val8_c_empty_n;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire colorFormat_val17_c_empty_n;
  wire empty_n_i_1__9_n_3;
  wire empty_n_reg_0;
  wire [0:0]fid_in;
  wire fid_in_val9_c_dout;
  wire fid_in_val9_c_empty_n;
  wire fid_in_val9_c_full_n;
  wire field_id_val8_c_empty_n;
  wire full_n_i_1__5_n_3;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire push;

  design_1_v_tpg_0_0_fifo_w1_d4_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w1_d4_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .fid_in(fid_in),
        .fid_in_val9_c_dout(fid_in_val9_c_dout),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I4(push),
        .I5(fid_in_val9_c_empty_n),
        .O(empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_3),
        .Q(fid_in_val9_c_empty_n),
        .R(SS));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \fid[0]_INST_0_i_4 
       (.I0(fid_in_val9_c_empty_n),
        .I1(ap_done_reg),
        .I2(colorFormat_val17_c_empty_n),
        .I3(field_id_val8_c_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I5(fid_in_val9_c_full_n),
        .O(full_n_i_1__5_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(fid_in_val9_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__0 
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I4(push),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w1_d4_S_ShiftReg
   (fid_in_val9_c_dout,
    push,
    fid_in,
    ap_clk,
    Q);
  output fid_in_val9_c_dout;
  input push;
  input [0:0]fid_in;
  input ap_clk;
  input [2:0]Q;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [0:0]fid_in;
  wire fid_in_val9_c_dout;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/fid_in_val9_c_U/U_design_1_v_tpg_0_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/fid_in_val9_c_U/U_design_1_v_tpg_0_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(fid_in),
        .Q(fid_in_val9_c_dout));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
endmodule

module design_1_v_tpg_0_0_fifo_w36_d16_S
   (bckgndYUV_empty_n,
    bckgndYUV_full_n,
    out,
    SS,
    ap_clk,
    mOutPtr16_out,
    empty_n_reg_0,
    Q,
    bckgndYUV_write,
    push,
    bckgndYUV_din,
    E);
  output bckgndYUV_empty_n;
  output bckgndYUV_full_n;
  output [35:0]out;
  input [0:0]SS;
  input ap_clk;
  input mOutPtr16_out;
  input empty_n_reg_0;
  input [0:0]Q;
  input bckgndYUV_write;
  input push;
  input [35:0]bckgndYUV_din;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [1:1]addr;
  wire ap_clk;
  wire [35:0]bckgndYUV_din;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire bckgndYUV_write;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1_n_3;
  wire full_n_i_2__1_n_3;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__14_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [35:0]out;
  wire push;

  design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg_34 U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .bckgndYUV_din(bckgndYUV_din),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFBBBBBBB30000000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(empty_n_reg_0),
        .I2(Q),
        .I3(bckgndYUV_write),
        .I4(bckgndYUV_full_n),
        .I5(bckgndYUV_empty_n),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(bckgndYUV_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    full_n_i_1
       (.I0(addr),
        .I1(full_n_i_2__1_n_3),
        .I2(mOutPtr_reg[0]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(bckgndYUV_full_n),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(full_n_i_2__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(bckgndYUV_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__14_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w36_d16_S" *) 
module design_1_v_tpg_0_0_fifo_w36_d16_S_8
   (ovrlayYUV_empty_n,
    ovrlayYUV_full_n,
    out,
    SS,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    push,
    mOutPtr16_out,
    in,
    E);
  output ovrlayYUV_empty_n;
  output ovrlayYUV_full_n;
  output [35:0]out;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input push;
  input mOutPtr16_out;
  input [35:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [1:1]addr;
  wire ap_clk;
  wire empty_n_i_1__4_n_3;
  wire empty_n_i_2__0_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__2_n_3;
  wire [35:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__13_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[2]_0 ;
  wire [35:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire push;

  design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFE88)) 
    empty_n_i_1__4
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(empty_n_i_2__0_n_3),
        .I3(ovrlayYUV_empty_n),
        .O(empty_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hDFFFFFFF000000FF)) 
    full_n_i_1__0
       (.I0(full_n_i_2__2_n_3),
        .I1(mOutPtr_reg[0]),
        .I2(addr),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(ovrlayYUV_full_n),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(full_n_i_2__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(ovrlayYUV_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(push),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \mOutPtr[2]_i_1__13 
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__13_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FEEE0111)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__13_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [35:0]out;
  input [4:0]Q;
  input push;
  input [35:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [35:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [35:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\mOutPtr_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg_34
   (\mOutPtr_reg[1] ,
    out,
    Q,
    push,
    bckgndYUV_din,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [35:0]out;
  input [4:0]Q;
  input push;
  input [35:0]bckgndYUV_din;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [35:0]bckgndYUV_din;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [35:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\mOutPtr_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(bckgndYUV_din[9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_fifo_w8_d2_S
   (colorFormat_val17_c14_empty_n,
    colorFormat_val17_c14_full_n,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg,
    \SRL_SIG_reg[1][0] ,
    icmp_fu_354_p2,
    colorFormat_val17_c14_dout,
    \mOutPtr_reg[0]_0 ,
    SS,
    ap_clk,
    full_n_reg_0,
    push,
    push_0,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    \ap_CS_fsm_reg[0] ,
    height_val4_c12_full_n,
    width_val7_c13_full_n,
    motionSpeed_val14_c_full_n,
    E,
    \SRL_SIG_reg[0][7] );
  output colorFormat_val17_c14_empty_n;
  output colorFormat_val17_c14_full_n;
  output grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg;
  output \SRL_SIG_reg[1][0] ;
  output icmp_fu_354_p2;
  output [7:0]colorFormat_val17_c14_dout;
  output \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input full_n_reg_0;
  input push;
  input push_0;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input \ap_CS_fsm_reg[0] ;
  input height_val4_c12_full_n;
  input width_val7_c13_full_n;
  input motionSpeed_val14_c_full_n;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire [7:0]colorFormat_val17_c14_dout;
  wire colorFormat_val17_c14_empty_n;
  wire colorFormat_val17_c14_full_n;
  wire empty_n_i_1__3_n_3;
  wire full_n_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg;
  wire height_val4_c12_full_n;
  wire icmp_fu_354_p2;
  wire \icmp_reg_532[0]_i_3_n_3 ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_1__9_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire motionSpeed_val14_c_full_n;
  wire push;
  wire push_0;
  wire width_val7_c13_full_n;

  design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg_30 U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .colorFormat_val17_c14_dout(colorFormat_val17_c14_dout),
        .icmp_fu_354_p2(icmp_fu_354_p2),
        .\icmp_reg_532_reg[0] (\icmp_reg_532[0]_i_3_n_3 ),
        .push(push));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I1(colorFormat_val17_c14_full_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(height_val4_c12_full_n),
        .I4(width_val7_c13_full_n),
        .I5(motionSpeed_val14_c_full_n),
        .O(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(colorFormat_val17_c14_empty_n),
        .O(empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_3),
        .Q(colorFormat_val17_c14_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__6
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(colorFormat_val17_c14_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_reg_532[0]_i_3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(\icmp_reg_532[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__9_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S" *) 
module design_1_v_tpg_0_0_fifo_w8_d2_S_3
   (colorFormat_val17_c_empty_n,
    colorFormat_val17_c_full_n,
    \colorFormat_val_read_reg_472_reg[7] ,
    SS,
    ap_clk,
    push,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    colorFormat_val_read_reg_472,
    \mOutPtr_reg[1]_0 ,
    E);
  output colorFormat_val17_c_empty_n;
  output colorFormat_val17_c_full_n;
  output [7:0]\colorFormat_val_read_reg_472_reg[7] ;
  input [0:0]SS;
  input ap_clk;
  input push;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input [7:0]colorFormat_val_read_reg_472;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]SS;
  wire ap_clk;
  wire colorFormat_val17_c_empty_n;
  wire colorFormat_val17_c_full_n;
  wire [7:0]colorFormat_val_read_reg_472;
  wire [7:0]\colorFormat_val_read_reg_472_reg[7] ;
  wire empty_n_i_1__7_n_3;
  wire full_n_i_1__3_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr[2]_i_1__16_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire push;

  design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg_29 U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .ap_clk(ap_clk),
        .colorFormat_val_read_reg_472(colorFormat_val_read_reg_472),
        .\colorFormat_val_read_reg_472_reg[7] (\colorFormat_val_read_reg_472_reg[7] ),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__7
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I5(colorFormat_val17_c_empty_n),
        .O(empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_3),
        .Q(colorFormat_val17_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__3
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(colorFormat_val17_c_full_n),
        .O(full_n_i_1__3_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(colorFormat_val17_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__16_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__16_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S" *) 
module design_1_v_tpg_0_0_fifo_w8_d2_S_6
   (motionSpeed_val14_c_empty_n,
    motionSpeed_val14_c_full_n,
    motionSpeed_val14_c_dout,
    \mOutPtr_reg[0]_0 ,
    SS,
    ap_clk,
    full_n_reg_0,
    push,
    push_0,
    E,
    \SRL_SIG_reg[0][7] );
  output motionSpeed_val14_c_empty_n;
  output motionSpeed_val14_c_full_n;
  output [7:0]motionSpeed_val14_c_dout;
  output \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;
  input full_n_reg_0;
  input push;
  input push_0;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__2_n_3;
  wire full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr[2]_i_1__11_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]motionSpeed_val14_c_dout;
  wire motionSpeed_val14_c_empty_n;
  wire motionSpeed_val14_c_full_n;
  wire push;
  wire push_0;

  design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .motionSpeed_val14_c_dout(motionSpeed_val14_c_dout),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(motionSpeed_val14_c_empty_n),
        .O(empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(motionSpeed_val14_c_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(motionSpeed_val14_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__11_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__11_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
   (motionSpeed_val14_c_dout,
    Q,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]motionSpeed_val14_c_dout;
  input [1:0]Q;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_6 ;
  wire [7:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [7:0]motionSpeed_val14_c_dout;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(motionSpeed_val14_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(motionSpeed_val14_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(motionSpeed_val14_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(motionSpeed_val14_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(motionSpeed_val14_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(motionSpeed_val14_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(motionSpeed_val14_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_537[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(motionSpeed_val14_c_dout[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg_29
   (\colorFormat_val_read_reg_472_reg[7] ,
    colorFormat_val_read_reg_472,
    Q,
    push,
    ap_clk);
  output [7:0]\colorFormat_val_read_reg_472_reg[7] ;
  input [7:0]colorFormat_val_read_reg_472;
  input [1:0]Q;
  input push;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[1]_12 ;
  wire ap_clk;
  wire [7:0]colorFormat_val_read_reg_472;
  wire [7:0]\colorFormat_val_read_reg_472_reg[7] ;
  wire push;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[0]),
        .Q(\SRL_SIG_reg[1]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[1]),
        .Q(\SRL_SIG_reg[1]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[2]),
        .Q(\SRL_SIG_reg[1]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[3]),
        .Q(\SRL_SIG_reg[1]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[4]),
        .Q(\SRL_SIG_reg[1]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[5]),
        .Q(\SRL_SIG_reg[1]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[6]),
        .Q(\SRL_SIG_reg[1]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val_read_reg_472[7]),
        .Q(\SRL_SIG_reg[1]_12 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[0]_i_1 
       (.I0(colorFormat_val_read_reg_472[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [0]),
        .O(\colorFormat_val_read_reg_472_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[1]_i_1 
       (.I0(colorFormat_val_read_reg_472[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [1]),
        .O(\colorFormat_val_read_reg_472_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[2]_i_1 
       (.I0(colorFormat_val_read_reg_472[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [2]),
        .O(\colorFormat_val_read_reg_472_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[3]_i_1 
       (.I0(colorFormat_val_read_reg_472[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [3]),
        .O(\colorFormat_val_read_reg_472_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[4]_i_1 
       (.I0(colorFormat_val_read_reg_472[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [4]),
        .O(\colorFormat_val_read_reg_472_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[5]_i_1 
       (.I0(colorFormat_val_read_reg_472[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [5]),
        .O(\colorFormat_val_read_reg_472_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[6]_i_1 
       (.I0(colorFormat_val_read_reg_472[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [6]),
        .O(\colorFormat_val_read_reg_472_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val17_read_reg_289[7]_i_1 
       (.I0(colorFormat_val_read_reg_472[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [7]),
        .O(\colorFormat_val_read_reg_472_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg_30
   (\SRL_SIG_reg[1][0]_0 ,
    icmp_fu_354_p2,
    colorFormat_val17_c14_dout,
    Q,
    \icmp_reg_532_reg[0] ,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output \SRL_SIG_reg[1][0]_0 ;
  output icmp_fu_354_p2;
  output [7:0]colorFormat_val17_c14_dout;
  input [1:0]Q;
  input \icmp_reg_532_reg[0] ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_8 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [7:0]colorFormat_val17_c14_dout;
  wire icmp_fu_354_p2;
  wire \icmp_reg_532[0]_i_2_n_3 ;
  wire \icmp_reg_532[0]_i_4_n_3 ;
  wire \icmp_reg_532[0]_i_5_n_3 ;
  wire \icmp_reg_532_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFFFB08)) 
    \and4_i_reg_517[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_8 [0]),
        .I4(icmp_fu_354_p2),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(colorFormat_val17_c14_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(colorFormat_val17_c14_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(colorFormat_val17_c14_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(colorFormat_val17_c14_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(colorFormat_val17_c14_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(colorFormat_val17_c14_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(colorFormat_val17_c14_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \colorFormat_val_read_reg_472[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(colorFormat_val17_c14_dout[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \icmp_reg_532[0]_i_1 
       (.I0(\icmp_reg_532[0]_i_2_n_3 ),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(\icmp_reg_532_reg[0] ),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .I4(\icmp_reg_532[0]_i_4_n_3 ),
        .I5(\icmp_reg_532[0]_i_5_n_3 ),
        .O(icmp_fu_354_p2));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_reg_532[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(\SRL_SIG_reg[1]_9 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_8 [1]),
        .O(\icmp_reg_532[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_reg_532[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(\SRL_SIG_reg[1]_9 [3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_8 [3]),
        .O(\icmp_reg_532[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_reg_532[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(\SRL_SIG_reg[1]_9 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_8 [7]),
        .O(\icmp_reg_532[0]_i_5_n_3 ));
endmodule

module design_1_v_tpg_0_0_fifo_w8_d3_S
   (maskId_val12_c_empty_n,
    maskId_val12_c_full_n,
    and10_i_fu_324_p2,
    and26_i_fu_338_p2,
    and4_i_fu_310_p2,
    \maskId_read_reg_771_reg[0] ,
    SS,
    ap_clk,
    push,
    push_0,
    \and4_i_reg_517_reg[0] ,
    \tobool_reg_497[0]_i_3 ,
    \mOutPtr_reg[2]_0 );
  output maskId_val12_c_empty_n;
  output maskId_val12_c_full_n;
  output and10_i_fu_324_p2;
  output and26_i_fu_338_p2;
  output and4_i_fu_310_p2;
  output \maskId_read_reg_771_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input \and4_i_reg_517_reg[0] ;
  input [7:0]\tobool_reg_497[0]_i_3 ;
  input [0:0]\mOutPtr_reg[2]_0 ;

  wire [0:0]SS;
  wire and10_i_fu_324_p2;
  wire and26_i_fu_338_p2;
  wire and4_i_fu_310_p2;
  wire \and4_i_reg_517_reg[0] ;
  wire ap_clk;
  wire empty_n_i_1__11_n_3;
  wire full_n_i_1__7_n_3;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__7_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \maskId_read_reg_771_reg[0] ;
  wire maskId_val12_c_empty_n;
  wire maskId_val12_c_full_n;
  wire push;
  wire push_0;
  wire [7:0]\tobool_reg_497[0]_i_3 ;

  design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_26 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .and10_i_fu_324_p2(and10_i_fu_324_p2),
        .and26_i_fu_338_p2(and26_i_fu_338_p2),
        .and4_i_fu_310_p2(and4_i_fu_310_p2),
        .\and4_i_reg_517_reg[0] (\and4_i_reg_517_reg[0] ),
        .ap_clk(ap_clk),
        .\maskId_read_reg_771_reg[0] (\maskId_read_reg_771_reg[0] ),
        .push(push),
        .\tobool_reg_497[0]_i_3_0 (\tobool_reg_497[0]_i_3 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(maskId_val12_c_empty_n),
        .O(empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_3),
        .Q(maskId_val12_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(push),
        .I4(push_0),
        .I5(maskId_val12_c_full_n),
        .O(full_n_i_1__7_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(maskId_val12_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__7_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[2]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module design_1_v_tpg_0_0_fifo_w8_d3_S_7
   (ovrlayId_val11_c_empty_n,
    ovrlayId_val11_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    push_0,
    \patternId_val_read_reg_482_reg[7] ,
    \mOutPtr_reg[2]_0 );
  output ovrlayId_val11_c_empty_n;
  output ovrlayId_val11_c_full_n;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input push_0;
  input [7:0]\patternId_val_read_reg_482_reg[7] ;
  input [0:0]\mOutPtr_reg[2]_0 ;

  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__10_n_3;
  wire full_n_i_1__6_n_3;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [7:0]out;
  wire ovrlayId_val11_c_empty_n;
  wire ovrlayId_val11_c_full_n;
  wire [7:0]\patternId_val_read_reg_482_reg[7] ;
  wire push;
  wire push_0;

  design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .out(out),
        .\patternId_val_read_reg_482_reg[7] (\patternId_val_read_reg_482_reg[7] ),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push_0),
        .I4(push),
        .I5(ovrlayId_val11_c_empty_n),
        .O(empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_3),
        .Q(ovrlayId_val11_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__6
       (.I0(push_0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(ovrlayId_val11_c_full_n),
        .O(full_n_i_1__6_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(ovrlayId_val11_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
   (out,
    Q,
    push,
    \patternId_val_read_reg_482_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\patternId_val_read_reg_482_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]\patternId_val_read_reg_482_reg[7] ;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/ovrlayId_val11_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_482_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_26
   (and10_i_fu_324_p2,
    and26_i_fu_338_p2,
    and4_i_fu_310_p2,
    \maskId_read_reg_771_reg[0] ,
    \and4_i_reg_517_reg[0] ,
    Q,
    push,
    \tobool_reg_497[0]_i_3_0 ,
    ap_clk);
  output and10_i_fu_324_p2;
  output and26_i_fu_338_p2;
  output and4_i_fu_310_p2;
  output \maskId_read_reg_771_reg[0] ;
  input \and4_i_reg_517_reg[0] ;
  input [2:0]Q;
  input push;
  input [7:0]\tobool_reg_497[0]_i_3_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire and10_i_fu_324_p2;
  wire and26_i_fu_338_p2;
  wire and4_i_fu_310_p2;
  wire \and4_i_reg_517_reg[0] ;
  wire ap_clk;
  wire \maskId_read_reg_771_reg[0] ;
  wire [7:0]maskId_val12_c_dout;
  wire push;
  wire [7:0]\tobool_reg_497[0]_i_3_0 ;
  wire \tobool_reg_497[0]_i_3_n_3 ;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [0]),
        .Q(maskId_val12_c_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [1]),
        .Q(maskId_val12_c_dout[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [2]),
        .Q(maskId_val12_c_dout[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [3]),
        .Q(maskId_val12_c_dout[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [4]),
        .Q(maskId_val12_c_dout[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [5]),
        .Q(maskId_val12_c_dout[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [6]),
        .Q(maskId_val12_c_dout[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_497[0]_i_3_0 [7]),
        .Q(maskId_val12_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and10_i_reg_522[0]_i_1 
       (.I0(maskId_val12_c_dout[1]),
        .I1(\and4_i_reg_517_reg[0] ),
        .O(and10_i_fu_324_p2));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and26_i_reg_527[0]_i_1 
       (.I0(maskId_val12_c_dout[2]),
        .I1(\and4_i_reg_517_reg[0] ),
        .O(and26_i_fu_338_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \and4_i_reg_517[0]_i_1 
       (.I0(maskId_val12_c_dout[0]),
        .I1(\and4_i_reg_517_reg[0] ),
        .O(and4_i_fu_310_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tobool_reg_497[0]_i_2 
       (.I0(maskId_val12_c_dout[0]),
        .I1(maskId_val12_c_dout[6]),
        .I2(maskId_val12_c_dout[2]),
        .I3(maskId_val12_c_dout[1]),
        .I4(\tobool_reg_497[0]_i_3_n_3 ),
        .O(\maskId_read_reg_771_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool_reg_497[0]_i_3 
       (.I0(maskId_val12_c_dout[7]),
        .I1(maskId_val12_c_dout[5]),
        .I2(maskId_val12_c_dout[4]),
        .I3(maskId_val12_c_dout[3]),
        .O(\tobool_reg_497[0]_i_3_n_3 ));
endmodule

module design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int,
    \icmp_ln774_reg_915_reg[0] ,
    boxHCoord_loc_1_fu_144,
    full_n_reg,
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg,
    D,
    S,
    \boxHCoord_loc_0_load_reg_555_reg[15] ,
    SS,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg,
    boxVCoord_loc_1_fu_140_reg_0_sp_1,
    ap_condition_227,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter3,
    bckgndYUV_empty_n,
    \x_fu_136_reg[0] ,
    \x_fu_136_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \boxVCoord_loc_1_fu_140_reg[15] ,
    boxVCoord_loc_1_fu_140_reg,
    \boxVCoord_loc_1_fu_140_reg[15]_0 ,
    \boxHCoord_loc_1_fu_144_reg[15] ,
    boxHCoord_loc_1_fu_144_reg,
    \boxHCoord_loc_1_fu_144_reg[15]_0 );
  output ap_loop_init_int;
  output \icmp_ln774_reg_915_reg[0] ;
  output boxHCoord_loc_1_fu_144;
  output full_n_reg;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg;
  output [1:0]D;
  output [0:0]S;
  output [0:0]\boxHCoord_loc_0_load_reg_555_reg[15] ;
  input [0:0]SS;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg;
  input boxVCoord_loc_1_fu_140_reg_0_sp_1;
  input ap_condition_227;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter3;
  input bckgndYUV_empty_n;
  input \x_fu_136_reg[0] ;
  input \x_fu_136_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]\boxVCoord_loc_1_fu_140_reg[15] ;
  input [0:0]boxVCoord_loc_1_fu_140_reg;
  input \boxVCoord_loc_1_fu_140_reg[15]_0 ;
  input [0:0]\boxHCoord_loc_1_fu_144_reg[15] ;
  input [0:0]boxHCoord_loc_1_fu_144_reg;
  input \boxHCoord_loc_1_fu_144_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]S;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_condition_227;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [0:0]\boxHCoord_loc_0_load_reg_555_reg[15] ;
  wire boxHCoord_loc_1_fu_144;
  wire [0:0]boxHCoord_loc_1_fu_144_reg;
  wire [0:0]\boxHCoord_loc_1_fu_144_reg[15] ;
  wire \boxHCoord_loc_1_fu_144_reg[15]_0 ;
  wire [0:0]boxVCoord_loc_1_fu_140_reg;
  wire [0:0]\boxVCoord_loc_1_fu_140_reg[15] ;
  wire \boxVCoord_loc_1_fu_140_reg[15]_0 ;
  wire boxVCoord_loc_1_fu_140_reg_0_sn_1;
  wire full_n_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg;
  wire \icmp_ln774_reg_915_reg[0] ;
  wire ovrlayYUV_full_n;
  wire \x_fu_136_reg[0] ;
  wire \x_fu_136_reg[0]_0 ;

  assign boxVCoord_loc_1_fu_140_reg_0_sn_1 = boxVCoord_loc_1_fu_140_reg_0_sp_1;
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\icmp_ln774_reg_915_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\icmp_ln774_reg_915_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0404FF04)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\x_fu_136_reg[0]_0 ),
        .I1(\x_fu_136_reg[0] ),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(\icmp_ln774_reg_915_reg[0] ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I1(\icmp_ln774_reg_915_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln774_reg_915_reg[0] ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \boxHCoord_loc_1_fu_144[0]_i_1 
       (.I0(full_n_reg),
        .I1(boxVCoord_loc_1_fu_140_reg_0_sn_1),
        .I2(ap_condition_227),
        .O(boxHCoord_loc_1_fu_144));
  LUT6 #(
    .INIT(64'hBF80BF80BF8080BF)) 
    \boxHCoord_loc_1_fu_144[12]_i_2 
       (.I0(\boxHCoord_loc_1_fu_144_reg[15] ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_144_reg),
        .I4(\boxHCoord_loc_1_fu_144_reg[15]_0 ),
        .I5(boxVCoord_loc_1_fu_140_reg_0_sn_1),
        .O(\boxHCoord_loc_0_load_reg_555_reg[15] ));
  LUT6 #(
    .INIT(64'hBF80BF80BF8080BF)) 
    \boxVCoord_loc_1_fu_140[12]_i_2 
       (.I0(\boxVCoord_loc_1_fu_140_reg[15] ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_140_reg),
        .I4(\boxVCoord_loc_1_fu_140_reg[15]_0 ),
        .I5(boxVCoord_loc_1_fu_140_reg_0_sn_1),
        .O(S));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A008A8A)) 
    \x_fu_136[0]_i_1 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(bckgndYUV_empty_n),
        .I4(\x_fu_136_reg[0] ),
        .I5(\x_fu_136_reg[0]_0 ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_136[0]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_11
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    ap_done_cache_reg_0,
    \x_fu_496_reg[8] ,
    \x_fu_496_reg[10] ,
    ap_loop_init,
    \x_fu_496_reg[9] ,
    \x_fu_496_reg[8]_0 ,
    \x_fu_496_reg[10]_0 ,
    \x_fu_496_reg[9]_0 ,
    \x_fu_496_reg[4] ,
    \x_fu_496_reg[7] ,
    \x_fu_496_reg[6] ,
    \x_fu_496_reg[5] ,
    \x_fu_496_reg[5]_0 ,
    \x_fu_496_reg[3] ,
    B,
    \x_fu_496_reg[6]_0 ,
    \x_fu_496_reg[4]_0 ,
    \ap_CS_fsm_reg[1] ,
    \width_read_reg_746_reg[15] ,
    SR,
    icmp_ln1072_fu_1621_p2,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg_0,
    and_ln1337_fu_1789_p2,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    \genblk1[0].v2_reg[0]_1 ,
    icmp_ln1095_fu_1807_p2,
    \cmp_i370_reg_1385_reg[0] ,
    p_46_in,
    \icmp_ln1473_reg_5019_reg[0] ,
    \sub35_i_reg_1361_reg[16] ,
    \x_fu_496_reg[3]_0 ,
    add_ln549_1_fu_1633_p2,
    add_ln549_fu_1627_p2,
    \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] ,
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready,
    exitcond,
    D,
    SS,
    ap_done_cache_reg_1,
    ap_clk,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg,
    pf_all_done,
    \ap_CS_fsm_reg[3] ,
    CO,
    \icmp_ln565_reg_4944_reg[0] ,
    Q,
    valid_out,
    \xBar_0_reg[0] ,
    \xBar_0_reg[0]_0 ,
    \xCount_0_reg[0] ,
    \xCount_3_0_reg[0] ,
    cmp12_i_reg_1400,
    \yCount_1_reg[5] ,
    icmp_ln1072_reg_4971,
    icmp_ln1746_reg_4993,
    \yCount_1_reg[5]_0 ,
    \yCount_3_reg[9] ,
    \yCount_reg[9] ,
    \icmp_ln1095_reg_5035_reg[0] ,
    \yCount_2_reg[0] ,
    \yCount_2_reg[0]_0 ,
    cmp11_i_reg_1405,
    \yCount_2_reg[0]_1 ,
    \xCount_4_0_reg[0] ,
    \icmp_ln1473_reg_5019_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_2 ,
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_2 ,
    ap_rst_n);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [1:0]ap_done_cache_reg_0;
  output \x_fu_496_reg[8] ;
  output \x_fu_496_reg[10] ;
  output ap_loop_init;
  output \x_fu_496_reg[9] ;
  output \x_fu_496_reg[8]_0 ;
  output \x_fu_496_reg[10]_0 ;
  output \x_fu_496_reg[9]_0 ;
  output \x_fu_496_reg[4] ;
  output \x_fu_496_reg[7] ;
  output \x_fu_496_reg[6] ;
  output \x_fu_496_reg[5] ;
  output \x_fu_496_reg[5]_0 ;
  output \x_fu_496_reg[3] ;
  output [15:0]B;
  output \x_fu_496_reg[6]_0 ;
  output \x_fu_496_reg[4]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\width_read_reg_746_reg[15] ;
  output [0:0]SR;
  output icmp_ln1072_fu_1621_p2;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg_0;
  output and_ln1337_fu_1789_p2;
  output [0:0]\genblk1[0].v2_reg[0] ;
  output [0:0]\genblk1[0].v2_reg[0]_0 ;
  output [0:0]\genblk1[0].v2_reg[0]_1 ;
  output icmp_ln1095_fu_1807_p2;
  output [0:0]\cmp_i370_reg_1385_reg[0] ;
  output p_46_in;
  output [0:0]\icmp_ln1473_reg_5019_reg[0] ;
  output [0:0]\sub35_i_reg_1361_reg[16] ;
  output \x_fu_496_reg[3]_0 ;
  output [2:0]add_ln549_1_fu_1633_p2;
  output [1:0]add_ln549_fu_1627_p2;
  output \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] ;
  output \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready;
  output exitcond;
  output [15:0]D;
  input [0:0]SS;
  input ap_done_cache_reg_1;
  input ap_clk;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg;
  input pf_all_done;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]CO;
  input [15:0]\icmp_ln565_reg_4944_reg[0] ;
  input [15:0]Q;
  input [1:0]valid_out;
  input \xBar_0_reg[0] ;
  input [1:0]\xBar_0_reg[0]_0 ;
  input \xCount_0_reg[0] ;
  input \xCount_3_0_reg[0] ;
  input cmp12_i_reg_1400;
  input \yCount_1_reg[5] ;
  input icmp_ln1072_reg_4971;
  input icmp_ln1746_reg_4993;
  input \yCount_1_reg[5]_0 ;
  input [0:0]\yCount_3_reg[9] ;
  input [0:0]\yCount_reg[9] ;
  input \icmp_ln1095_reg_5035_reg[0] ;
  input \yCount_2_reg[0] ;
  input \yCount_2_reg[0]_0 ;
  input cmp11_i_reg_1405;
  input \yCount_2_reg[0]_1 ;
  input \xCount_4_0_reg[0] ;
  input [16:0]\icmp_ln1473_reg_5019_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_2 ;
  input ap_rst_n;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [2:0]add_ln549_1_fu_1633_p2;
  wire \add_ln549_1_reg_4987[10]_i_2_n_3 ;
  wire \add_ln549_1_reg_4987[6]_i_2_n_3 ;
  wire \add_ln549_1_reg_4987[8]_i_2_n_3 ;
  wire [1:0]add_ln549_fu_1627_p2;
  wire \add_ln549_reg_4981[8]_i_2_n_3 ;
  wire \add_ln549_reg_4981[9]_i_2_n_3 ;
  wire and_ln1337_fu_1789_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0]_0 ;
  wire ap_rst_n;
  wire cmp11_i_reg_1405;
  wire cmp12_i_reg_1400;
  wire [0:0]\cmp_i370_reg_1385_reg[0] ;
  wire exitcond;
  wire [0:0]\genblk1[0].v2_reg[0] ;
  wire [0:0]\genblk1[0].v2_reg[0]_0 ;
  wire [0:0]\genblk1[0].v2_reg[0]_1 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg_0;
  wire icmp_ln1072_fu_1621_p2;
  wire icmp_ln1072_reg_4971;
  wire \icmp_ln1072_reg_4971[0]_i_2_n_3 ;
  wire icmp_ln1095_fu_1807_p2;
  wire \icmp_ln1095_reg_5035_reg[0] ;
  wire \icmp_ln1473_reg_5019[0]_i_3_n_3 ;
  wire \icmp_ln1473_reg_5019[0]_i_4_n_3 ;
  wire \icmp_ln1473_reg_5019[0]_i_5_n_3 ;
  wire \icmp_ln1473_reg_5019[0]_i_6_n_3 ;
  wire \icmp_ln1473_reg_5019[0]_i_7_n_3 ;
  wire \icmp_ln1473_reg_5019[0]_i_8_n_3 ;
  wire [0:0]\icmp_ln1473_reg_5019_reg[0] ;
  wire [16:0]\icmp_ln1473_reg_5019_reg[0]_0 ;
  wire \icmp_ln1473_reg_5019_reg[0]_i_1_n_6 ;
  wire \icmp_ln1473_reg_5019_reg[0]_i_2_n_3 ;
  wire \icmp_ln1473_reg_5019_reg[0]_i_2_n_4 ;
  wire \icmp_ln1473_reg_5019_reg[0]_i_2_n_5 ;
  wire \icmp_ln1473_reg_5019_reg[0]_i_2_n_6 ;
  wire \icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_i_2_n_3 ;
  wire icmp_ln1746_reg_4993;
  wire \icmp_ln565_reg_4944[0]_i_3_n_3 ;
  wire \icmp_ln565_reg_4944[0]_i_4_n_3 ;
  wire \icmp_ln565_reg_4944[0]_i_5_n_3 ;
  wire \icmp_ln565_reg_4944[0]_i_6_n_3 ;
  wire \icmp_ln565_reg_4944[0]_i_7_n_3 ;
  wire \icmp_ln565_reg_4944[0]_i_8_n_3 ;
  wire [15:0]\icmp_ln565_reg_4944_reg[0] ;
  wire \icmp_ln565_reg_4944_reg[0]_i_1_n_6 ;
  wire \icmp_ln565_reg_4944_reg[0]_i_2_n_3 ;
  wire \icmp_ln565_reg_4944_reg[0]_i_2_n_4 ;
  wire \icmp_ln565_reg_4944_reg[0]_i_2_n_5 ;
  wire \icmp_ln565_reg_4944_reg[0]_i_2_n_6 ;
  wire p_46_in;
  wire pf_all_done;
  wire [0:0]\sub35_i_reg_1361_reg[16] ;
  wire [1:0]valid_out;
  wire [0:0]\width_read_reg_746_reg[15] ;
  wire \xBar_0_reg[0] ;
  wire [1:0]\xBar_0_reg[0]_0 ;
  wire \xCount_0_reg[0] ;
  wire \xCount_3_0_reg[0] ;
  wire \xCount_4_0_reg[0] ;
  wire x_fu_4961;
  wire \x_fu_496[11]_i_2_n_3 ;
  wire \x_fu_496[11]_i_3_n_3 ;
  wire \x_fu_496[11]_i_4_n_3 ;
  wire \x_fu_496[11]_i_5_n_3 ;
  wire \x_fu_496[15]_i_2_n_3 ;
  wire \x_fu_496[15]_i_3_n_3 ;
  wire \x_fu_496[15]_i_4_n_3 ;
  wire \x_fu_496[15]_i_5_n_3 ;
  wire \x_fu_496[3]_i_2_n_3 ;
  wire \x_fu_496[3]_i_3_n_3 ;
  wire \x_fu_496[3]_i_4_n_3 ;
  wire \x_fu_496[3]_i_5_n_3 ;
  wire \x_fu_496[3]_i_6_n_3 ;
  wire \x_fu_496[7]_i_2_n_3 ;
  wire \x_fu_496[7]_i_3_n_3 ;
  wire \x_fu_496[7]_i_4_n_3 ;
  wire \x_fu_496[7]_i_5_n_3 ;
  wire \x_fu_496_reg[10] ;
  wire \x_fu_496_reg[10]_0 ;
  wire \x_fu_496_reg[11]_i_1_n_3 ;
  wire \x_fu_496_reg[11]_i_1_n_4 ;
  wire \x_fu_496_reg[11]_i_1_n_5 ;
  wire \x_fu_496_reg[11]_i_1_n_6 ;
  wire \x_fu_496_reg[15]_i_1_n_4 ;
  wire \x_fu_496_reg[15]_i_1_n_5 ;
  wire \x_fu_496_reg[15]_i_1_n_6 ;
  wire \x_fu_496_reg[3] ;
  wire \x_fu_496_reg[3]_0 ;
  wire \x_fu_496_reg[3]_i_1_n_3 ;
  wire \x_fu_496_reg[3]_i_1_n_4 ;
  wire \x_fu_496_reg[3]_i_1_n_5 ;
  wire \x_fu_496_reg[3]_i_1_n_6 ;
  wire \x_fu_496_reg[4] ;
  wire \x_fu_496_reg[4]_0 ;
  wire \x_fu_496_reg[5] ;
  wire \x_fu_496_reg[5]_0 ;
  wire \x_fu_496_reg[6] ;
  wire \x_fu_496_reg[6]_0 ;
  wire \x_fu_496_reg[7] ;
  wire \x_fu_496_reg[7]_i_1_n_3 ;
  wire \x_fu_496_reg[7]_i_1_n_4 ;
  wire \x_fu_496_reg[7]_i_1_n_5 ;
  wire \x_fu_496_reg[7]_i_1_n_6 ;
  wire \x_fu_496_reg[8] ;
  wire \x_fu_496_reg[8]_0 ;
  wire \x_fu_496_reg[9] ;
  wire \x_fu_496_reg[9]_0 ;
  wire \yCount[9]_i_4_n_3 ;
  wire \yCount_1_reg[5] ;
  wire \yCount_1_reg[5]_0 ;
  wire \yCount_2_reg[0] ;
  wire \yCount_2_reg[0]_0 ;
  wire \yCount_2_reg[0]_1 ;
  wire [0:0]\yCount_3_reg[9] ;
  wire [0:0]\yCount_reg[9] ;
  wire [3:2]\NLW_icmp_ln1473_reg_5019_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1473_reg_5019_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1473_reg_5019_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln565_reg_4944_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln565_reg_4944_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln565_reg_4944_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_496_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_1_reg_4987[10]_i_1 
       (.I0(Q[10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[8]),
        .I4(\add_ln549_1_reg_4987[10]_i_2_n_3 ),
        .I5(Q[9]),
        .O(\x_fu_496_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFF1011FFFF5555)) 
    \add_ln549_1_reg_4987[10]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\add_ln549_1_reg_4987[6]_i_2_n_3 ),
        .I3(Q[4]),
        .I4(ap_loop_init),
        .I5(Q[6]),
        .O(\add_ln549_1_reg_4987[10]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln549_1_reg_4987[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[1]),
        .O(add_ln549_1_fu_1633_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln549_1_reg_4987[2]_i_1 
       (.I0(Q[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[1]),
        .O(add_ln549_1_fu_1633_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hEAC0D5FF)) 
    \add_ln549_1_reg_4987[3]_i_1 
       (.I0(Q[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(add_ln549_1_fu_1633_p2[2]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    \add_ln549_1_reg_4987[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\x_fu_496_reg[4] ));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln549_1_reg_4987[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\x_fu_496_reg[5] ));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_1_reg_4987[6]_i_1 
       (.I0(Q[6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[4]),
        .I4(\add_ln549_1_reg_4987[6]_i_2_n_3 ),
        .I5(Q[5]),
        .O(\x_fu_496_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hF111F555)) 
    \add_ln549_1_reg_4987[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I4(Q[1]),
        .O(\add_ln549_1_reg_4987[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    \add_ln549_1_reg_4987[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\add_ln549_1_reg_4987[6]_i_2_n_3 ),
        .I3(Q[4]),
        .I4(ap_loop_init),
        .I5(Q[6]),
        .O(\x_fu_496_reg[7] ));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_1_reg_4987[8]_i_1 
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(\add_ln549_1_reg_4987[8]_i_2_n_3 ),
        .I5(Q[7]),
        .O(\x_fu_496_reg[8] ));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    \add_ln549_1_reg_4987[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln549_1_reg_4987[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    \add_ln549_1_reg_4987[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\add_ln549_1_reg_4987[8]_i_2_n_3 ),
        .I3(Q[6]),
        .I4(ap_loop_init),
        .I5(Q[8]),
        .O(\x_fu_496_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    \add_ln549_reg_4981[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\add_ln549_reg_4981[9]_i_2_n_3 ),
        .I3(Q[7]),
        .I4(ap_loop_init),
        .I5(Q[9]),
        .O(\x_fu_496_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln549_reg_4981[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[2]),
        .O(add_ln549_fu_1627_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln549_reg_4981[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[2]),
        .O(add_ln549_fu_1627_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    \add_ln549_reg_4981[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I4(Q[3]),
        .O(\x_fu_496_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    \add_ln549_reg_4981[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\x_fu_496_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln549_reg_4981[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\x_fu_496_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    \add_ln549_reg_4981[7]_i_1 
       (.I0(B[7]),
        .I1(B[5]),
        .I2(Q[3]),
        .I3(B[2]),
        .I4(B[4]),
        .I5(B[6]),
        .O(\x_fu_496_reg[3] ));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln549_reg_4981[8]_i_1 
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(\add_ln549_reg_4981[8]_i_2_n_3 ),
        .I5(Q[7]),
        .O(\x_fu_496_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    \add_ln549_reg_4981[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\add_ln549_reg_4981[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_reg_4981[9]_i_1 
       (.I0(Q[9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[7]),
        .I4(\add_ln549_reg_4981[9]_i_2_n_3 ),
        .I5(Q[8]),
        .O(\x_fu_496_reg[9] ));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    \add_ln549_reg_4981[9]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\add_ln549_reg_4981[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(cmp12_i_reg_1400),
        .I1(icmp_ln1072_fu_1621_p2),
        .O(and_ln1337_fu_1789_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1449_reg_5015[0]_i_1 
       (.I0(cmp11_i_reg_1405),
        .I1(icmp_ln1072_fu_1621_p2),
        .O(p_46_in));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[3] [0]),
        .I2(pf_all_done),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(ap_done_cache_reg_0[0]));
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(pf_all_done),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .O(ap_done_cache_reg_0[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1
       (.I0(\width_read_reg_746_reg[15] ),
        .I1(valid_out[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1
       (.I0(valid_out[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_rst_n),
        .I3(pf_all_done),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ),
        .I3(\xBar_0_reg[0]_0 [0]),
        .I4(\xBar_0_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_1 ),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_2 ),
        .I2(\width_read_reg_746_reg[15] ),
        .I3(valid_out[0]),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ),
        .I3(\xBar_0_reg[0]_0 [0]),
        .I4(\xBar_0_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h3A0A0A0A)) 
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_0 ),
        .I1(\width_read_reg_746_reg[15] ),
        .I2(valid_out[0]),
        .I3(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] ));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ),
        .I3(\xBar_0_reg[0]_0 [0]),
        .I4(\xBar_0_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458[0]_i_1 
       (.I0(valid_out[0]),
        .I1(\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502[0]_i_2_n_3 ),
        .I3(\xBar_0_reg[0]_0 [0]),
        .I4(\xBar_0_reg[0]_0 [1]),
        .I5(\xBar_0_reg[0] ),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    frp_pipeline_valid_U_i_2
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(\width_read_reg_746_reg[15] ),
        .O(exitcond));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_i_1
       (.I0(valid_out[0]),
        .I1(\width_read_reg_746_reg[15] ),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[3] [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln1072_reg_4971[0]_i_1 
       (.I0(\x_fu_496_reg[3]_0 ),
        .I1(B[8]),
        .I2(B[9]),
        .I3(B[14]),
        .I4(B[15]),
        .I5(\icmp_ln1072_reg_4971[0]_i_2_n_3 ),
        .O(icmp_ln1072_fu_1621_p2));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1072_reg_4971[0]_i_2 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I5(Q[10]),
        .O(\icmp_ln1072_reg_4971[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1095_reg_5035[0]_i_1 
       (.I0(icmp_ln1072_fu_1621_p2),
        .I1(\icmp_ln1095_reg_5035_reg[0] ),
        .O(icmp_ln1095_fu_1807_p2));
  LUT5 #(
    .INIT(32'h04445111)) 
    \icmp_ln1473_reg_5019[0]_i_3 
       (.I0(\icmp_ln1473_reg_5019_reg[0]_0 [16]),
        .I1(Q[15]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I4(\icmp_ln1473_reg_5019_reg[0]_0 [15]),
        .O(\icmp_ln1473_reg_5019[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_5019[0]_i_4 
       (.I0(\icmp_ln1473_reg_5019_reg[0]_0 [12]),
        .I1(B[12]),
        .I2(\icmp_ln1473_reg_5019_reg[0]_0 [14]),
        .I3(B[14]),
        .I4(B[13]),
        .I5(\icmp_ln1473_reg_5019_reg[0]_0 [13]),
        .O(\icmp_ln1473_reg_5019[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_5019[0]_i_5 
       (.I0(B[10]),
        .I1(\icmp_ln1473_reg_5019_reg[0]_0 [10]),
        .I2(\icmp_ln1473_reg_5019_reg[0]_0 [11]),
        .I3(B[11]),
        .I4(\icmp_ln1473_reg_5019_reg[0]_0 [9]),
        .I5(B[9]),
        .O(\icmp_ln1473_reg_5019[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_5019[0]_i_6 
       (.I0(B[6]),
        .I1(\icmp_ln1473_reg_5019_reg[0]_0 [6]),
        .I2(\icmp_ln1473_reg_5019_reg[0]_0 [8]),
        .I3(B[8]),
        .I4(\icmp_ln1473_reg_5019_reg[0]_0 [7]),
        .I5(B[7]),
        .O(\icmp_ln1473_reg_5019[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_5019[0]_i_7 
       (.I0(B[4]),
        .I1(\icmp_ln1473_reg_5019_reg[0]_0 [4]),
        .I2(\icmp_ln1473_reg_5019_reg[0]_0 [3]),
        .I3(B[3]),
        .I4(\icmp_ln1473_reg_5019_reg[0]_0 [5]),
        .I5(B[5]),
        .O(\icmp_ln1473_reg_5019[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_5019[0]_i_8 
       (.I0(B[1]),
        .I1(\icmp_ln1473_reg_5019_reg[0]_0 [1]),
        .I2(\icmp_ln1473_reg_5019_reg[0]_0 [0]),
        .I3(B[0]),
        .I4(\icmp_ln1473_reg_5019_reg[0]_0 [2]),
        .I5(B[2]),
        .O(\icmp_ln1473_reg_5019[0]_i_8_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1473_reg_5019_reg[0]_i_1 
       (.CI(\icmp_ln1473_reg_5019_reg[0]_i_2_n_3 ),
        .CO({\NLW_icmp_ln1473_reg_5019_reg[0]_i_1_CO_UNCONNECTED [3:2],\sub35_i_reg_1361_reg[16] ,\icmp_ln1473_reg_5019_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1473_reg_5019_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1473_reg_5019[0]_i_3_n_3 ,\icmp_ln1473_reg_5019[0]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1473_reg_5019_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1473_reg_5019_reg[0]_i_2_n_3 ,\icmp_ln1473_reg_5019_reg[0]_i_2_n_4 ,\icmp_ln1473_reg_5019_reg[0]_i_2_n_5 ,\icmp_ln1473_reg_5019_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1473_reg_5019_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1473_reg_5019[0]_i_5_n_3 ,\icmp_ln1473_reg_5019[0]_i_6_n_3 ,\icmp_ln1473_reg_5019[0]_i_7_n_3 ,\icmp_ln1473_reg_5019[0]_i_8_n_3 }));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(\icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_i_2_n_3 ),
        .O(\x_fu_496_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I5(Q[2]),
        .O(\icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6A55)) 
    \icmp_ln565_reg_4944[0]_i_3 
       (.I0(\icmp_ln565_reg_4944_reg[0] [15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[15]),
        .O(\icmp_ln565_reg_4944[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_4944[0]_i_4 
       (.I0(\icmp_ln565_reg_4944_reg[0] [12]),
        .I1(B[12]),
        .I2(\icmp_ln565_reg_4944_reg[0] [14]),
        .I3(B[14]),
        .I4(B[13]),
        .I5(\icmp_ln565_reg_4944_reg[0] [13]),
        .O(\icmp_ln565_reg_4944[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_4944[0]_i_5 
       (.I0(B[10]),
        .I1(\icmp_ln565_reg_4944_reg[0] [10]),
        .I2(\icmp_ln565_reg_4944_reg[0] [11]),
        .I3(B[11]),
        .I4(\icmp_ln565_reg_4944_reg[0] [9]),
        .I5(B[9]),
        .O(\icmp_ln565_reg_4944[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_4944[0]_i_6 
       (.I0(B[6]),
        .I1(\icmp_ln565_reg_4944_reg[0] [6]),
        .I2(\icmp_ln565_reg_4944_reg[0] [8]),
        .I3(B[8]),
        .I4(\icmp_ln565_reg_4944_reg[0] [7]),
        .I5(B[7]),
        .O(\icmp_ln565_reg_4944[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_4944[0]_i_7 
       (.I0(B[4]),
        .I1(\icmp_ln565_reg_4944_reg[0] [4]),
        .I2(\icmp_ln565_reg_4944_reg[0] [5]),
        .I3(B[5]),
        .I4(\icmp_ln565_reg_4944_reg[0] [3]),
        .I5(B[3]),
        .O(\icmp_ln565_reg_4944[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_4944[0]_i_8 
       (.I0(B[1]),
        .I1(\icmp_ln565_reg_4944_reg[0] [1]),
        .I2(\icmp_ln565_reg_4944_reg[0] [0]),
        .I3(B[0]),
        .I4(\icmp_ln565_reg_4944_reg[0] [2]),
        .I5(B[2]),
        .O(\icmp_ln565_reg_4944[0]_i_8_n_3 ));
  CARRY4 \icmp_ln565_reg_4944_reg[0]_i_1 
       (.CI(\icmp_ln565_reg_4944_reg[0]_i_2_n_3 ),
        .CO({\NLW_icmp_ln565_reg_4944_reg[0]_i_1_CO_UNCONNECTED [3:2],\width_read_reg_746_reg[15] ,\icmp_ln565_reg_4944_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln565_reg_4944_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln565_reg_4944[0]_i_3_n_3 ,\icmp_ln565_reg_4944[0]_i_4_n_3 }));
  CARRY4 \icmp_ln565_reg_4944_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln565_reg_4944_reg[0]_i_2_n_3 ,\icmp_ln565_reg_4944_reg[0]_i_2_n_4 ,\icmp_ln565_reg_4944_reg[0]_i_2_n_5 ,\icmp_ln565_reg_4944_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln565_reg_4944_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln565_reg_4944[0]_i_5_n_3 ,\icmp_ln565_reg_4944[0]_i_6_n_3 ,\icmp_ln565_reg_4944[0]_i_7_n_3 ,\icmp_ln565_reg_4944[0]_i_8_n_3 }));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_10
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_11
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_12
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_13
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_14
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_15
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_16
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_6
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_7
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_8
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_9
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \phi_mul_fu_492[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \xBar_0[10]_i_1 
       (.I0(\width_read_reg_746_reg[15] ),
        .I1(valid_out[0]),
        .I2(icmp_ln1072_fu_1621_p2),
        .I3(\xBar_0_reg[0] ),
        .I4(\xBar_0_reg[0]_0 [1]),
        .I5(\xBar_0_reg[0]_0 [0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \xCount_0[9]_i_1 
       (.I0(\width_read_reg_746_reg[15] ),
        .I1(valid_out[0]),
        .I2(icmp_ln1072_fu_1621_p2),
        .I3(\xCount_0_reg[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \xCount_3_0[9]_i_1 
       (.I0(\width_read_reg_746_reg[15] ),
        .I1(valid_out[0]),
        .I2(icmp_ln1072_fu_1621_p2),
        .I3(\xCount_3_0_reg[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAAAAAAA)) 
    \xCount_4_0[9]_i_1 
       (.I0(\xCount_4_0_reg[0] ),
        .I1(\sub35_i_reg_1361_reg[16] ),
        .I2(icmp_ln1072_fu_1621_p2),
        .I3(\width_read_reg_746_reg[15] ),
        .I4(valid_out[0]),
        .I5(\yCount_2_reg[0]_1 ),
        .O(\icmp_ln1473_reg_5019_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[11]_i_2 
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[11]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[11]_i_3 
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[11]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[11]_i_4 
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[11]_i_5 
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[11]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[15]_i_2 
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[15]_i_3 
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[15]_i_4 
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[15]_i_5 
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[3]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[3]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[3]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[3]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h708F7070)) 
    \x_fu_496[3]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[0]),
        .I3(\width_read_reg_746_reg[15] ),
        .I4(valid_out[0]),
        .O(\x_fu_496[3]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[7]_i_2 
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[7]_i_3 
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[7]_i_4 
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_496[7]_i_5 
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .O(\x_fu_496[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_496_reg[11]_i_1 
       (.CI(\x_fu_496_reg[7]_i_1_n_3 ),
        .CO({\x_fu_496_reg[11]_i_1_n_3 ,\x_fu_496_reg[11]_i_1_n_4 ,\x_fu_496_reg[11]_i_1_n_5 ,\x_fu_496_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\x_fu_496[11]_i_2_n_3 ,\x_fu_496[11]_i_3_n_3 ,\x_fu_496[11]_i_4_n_3 ,\x_fu_496[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_496_reg[15]_i_1 
       (.CI(\x_fu_496_reg[11]_i_1_n_3 ),
        .CO({\NLW_x_fu_496_reg[15]_i_1_CO_UNCONNECTED [3],\x_fu_496_reg[15]_i_1_n_4 ,\x_fu_496_reg[15]_i_1_n_5 ,\x_fu_496_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\x_fu_496[15]_i_2_n_3 ,\x_fu_496[15]_i_3_n_3 ,\x_fu_496[15]_i_4_n_3 ,\x_fu_496[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_496_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_496_reg[3]_i_1_n_3 ,\x_fu_496_reg[3]_i_1_n_4 ,\x_fu_496_reg[3]_i_1_n_5 ,\x_fu_496_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_fu_496[3]_i_2_n_3 }),
        .O(D[3:0]),
        .S({\x_fu_496[3]_i_3_n_3 ,\x_fu_496[3]_i_4_n_3 ,\x_fu_496[3]_i_5_n_3 ,\x_fu_496[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_496_reg[7]_i_1 
       (.CI(\x_fu_496_reg[3]_i_1_n_3 ),
        .CO({\x_fu_496_reg[7]_i_1_n_3 ,\x_fu_496_reg[7]_i_1_n_4 ,\x_fu_496_reg[7]_i_1_n_5 ,\x_fu_496_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\x_fu_496[7]_i_2_n_3 ,\x_fu_496[7]_i_3_n_3 ,\x_fu_496[7]_i_4_n_3 ,\x_fu_496[7]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h222222222A222222)) 
    \yCount[9]_i_1 
       (.I0(\xCount_0_reg[0] ),
        .I1(\yCount[9]_i_4_n_3 ),
        .I2(\yCount_reg[9] ),
        .I3(valid_out[1]),
        .I4(icmp_ln1072_reg_4971),
        .I5(icmp_ln1746_reg_4993),
        .O(\genblk1[0].v2_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \yCount[9]_i_4 
       (.I0(\width_read_reg_746_reg[15] ),
        .I1(valid_out[0]),
        .I2(\icmp_ln1095_reg_5035_reg[0] ),
        .I3(icmp_ln1072_fu_1621_p2),
        .O(\yCount[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0040000055555555)) 
    \yCount_1[5]_i_1 
       (.I0(\yCount_1_reg[5] ),
        .I1(valid_out[1]),
        .I2(icmp_ln1072_reg_4971),
        .I3(icmp_ln1746_reg_4993),
        .I4(\yCount_1_reg[5]_0 ),
        .I5(\yCount[9]_i_4_n_3 ),
        .O(\genblk1[0].v2_reg[0] ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAAAAAAA)) 
    \yCount_2[9]_i_1 
       (.I0(\yCount_2_reg[0] ),
        .I1(\yCount_2_reg[0]_0 ),
        .I2(icmp_ln1072_fu_1621_p2),
        .I3(cmp11_i_reg_1405),
        .I4(x_fu_4961),
        .I5(\yCount_2_reg[0]_1 ),
        .O(\cmp_i370_reg_1385_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \yCount_2[9]_i_5 
       (.I0(valid_out[0]),
        .I1(\width_read_reg_746_reg[15] ),
        .O(x_fu_4961));
  LUT6 #(
    .INIT(64'h00000080AAAAAAAA)) 
    \yCount_3[9]_i_1 
       (.I0(\xCount_3_0_reg[0] ),
        .I1(valid_out[1]),
        .I2(icmp_ln1072_reg_4971),
        .I3(icmp_ln1746_reg_4993),
        .I4(\yCount_3_reg[9] ),
        .I5(\yCount[9]_i_4_n_3 ),
        .O(\genblk1[0].v2_reg[0]_0 ));
endmodule

(* BlockingType = "1" *) (* CeilLog2FDepth = "5" *) (* CeilLog2Stages = "5" *) 
(* DataWidth = "36" *) (* FDEPTH = "23" *) (* NUM_STAGES = "22" *) 
(* NumWrites = "1" *) (* PfAllDoneEnable = "2" *) (* PipeLatency = "22" *) 
(* PipelineII = "1" *) (* hls_module = "yes" *) (* keep_hierarchy = "yes" *) 
module design_1_v_tpg_0_0_frp_fifoout
   (ap_clk,
    ap_rst,
    data_in,
    data_in_vld,
    data_in_last,
    data_out,
    data_out_vld,
    ap_start,
    data_out_read,
    valid,
    num_valid_datasets,
    pf_ready,
    pf_done,
    pf_all_done,
    pf_continue);
  input ap_clk;
  input ap_rst;
  input [35:0]data_in;
  input data_in_vld;
  input data_in_last;
  output [35:0]data_out;
  output data_out_vld;
  input ap_start;
  input data_out_read;
  input [21:0]valid;
  input [5:0]num_valid_datasets;
  output pf_ready;
  output pf_done;
  input pf_all_done;
  input pf_continue;

  wire ap_clk;
  wire ap_rst;
  wire data_cannot_vld5_out;
  wire data_cannot_vld_reg_n_3;
  wire data_done;
  wire data_done0;
  wire data_done_i_1_n_3;
  wire data_done_i_3_n_3;
  wire [35:0]data_in;
  wire data_in_last;
  wire data_in_vld;
  wire [35:0]data_out;
  wire data_out_last_reg_i_1_n_3;
  wire data_out_last_reg_reg_n_3;
  wire data_out_read;
  wire data_out_vld;
  wire data_out_vld_INST_0_i_1_n_3;
  wire fifo_empty;
  wire fifo_empty_i_1_n_3;
  wire fifo_empty_i_2_n_3;
  wire fifo_empty_i_5_n_3;
  wire fifo_empty_i_6_n_3;
  wire fifo_full_i_1_n_3;
  wire fifo_full_reg_n_3;
  wire fifo_rdPtr0;
  wire fifo_rdPtr115_out;
  wire \fifo_rdPtr[0]_i_1_n_3 ;
  wire \fifo_rdPtr[1]_i_1_n_3 ;
  wire \fifo_rdPtr[2]_i_1_n_3 ;
  wire \fifo_rdPtr[3]_i_1_n_3 ;
  wire \fifo_rdPtr[4]_i_1_n_3 ;
  wire \fifo_rdPtr[5]_i_1_n_3 ;
  wire \fifo_rdPtr[5]_i_2_n_3 ;
  wire \fifo_rdPtr[5]_i_3_n_3 ;
  wire \fifo_rdPtr[5]_i_4_n_3 ;
  wire [4:0]fifo_rdPtr_reg;
  wire [5:5]fifo_rdPtr_reg__0;
  wire \fifo_reg[22][0]_srl23_i_2_n_3 ;
  wire \fifo_reg[22][0]_srl23_n_3 ;
  wire \fifo_reg[22][10]_srl23_n_3 ;
  wire \fifo_reg[22][11]_srl23_n_3 ;
  wire \fifo_reg[22][12]_srl23_n_3 ;
  wire \fifo_reg[22][13]_srl23_n_3 ;
  wire \fifo_reg[22][14]_srl23_n_3 ;
  wire \fifo_reg[22][15]_srl23_n_3 ;
  wire \fifo_reg[22][16]_srl23_n_3 ;
  wire \fifo_reg[22][17]_srl23_n_3 ;
  wire \fifo_reg[22][18]_srl23_n_3 ;
  wire \fifo_reg[22][19]_srl23_n_3 ;
  wire \fifo_reg[22][1]_srl23_n_3 ;
  wire \fifo_reg[22][20]_srl23_n_3 ;
  wire \fifo_reg[22][21]_srl23_n_3 ;
  wire \fifo_reg[22][22]_srl23_n_3 ;
  wire \fifo_reg[22][23]_srl23_n_3 ;
  wire \fifo_reg[22][24]_srl23_n_3 ;
  wire \fifo_reg[22][25]_srl23_n_3 ;
  wire \fifo_reg[22][26]_srl23_n_3 ;
  wire \fifo_reg[22][27]_srl23_n_3 ;
  wire \fifo_reg[22][28]_srl23_n_3 ;
  wire \fifo_reg[22][29]_srl23_n_3 ;
  wire \fifo_reg[22][2]_srl23_n_3 ;
  wire \fifo_reg[22][30]_srl23_n_3 ;
  wire \fifo_reg[22][31]_srl23_n_3 ;
  wire \fifo_reg[22][32]_srl23_n_3 ;
  wire \fifo_reg[22][33]_srl23_n_3 ;
  wire \fifo_reg[22][34]_srl23_n_3 ;
  wire \fifo_reg[22][35]_srl23_n_3 ;
  wire \fifo_reg[22][36]_srl23_n_3 ;
  wire \fifo_reg[22][37]_srl23_n_3 ;
  wire \fifo_reg[22][3]_srl23_n_3 ;
  wire \fifo_reg[22][4]_srl23_n_3 ;
  wire \fifo_reg[22][5]_srl23_n_3 ;
  wire \fifo_reg[22][6]_srl23_n_3 ;
  wire \fifo_reg[22][7]_srl23_n_3 ;
  wire \fifo_reg[22][8]_srl23_n_3 ;
  wire \fifo_reg[22][9]_srl23_n_3 ;
  wire [5:0]num_valid_datasets;
  wire p_1_in;
  wire pf_all_done;
  wire pf_continue;
  wire pf_done;
  wire pf_done_INST_0_i_1_n_3;
  wire pf_ready;
  wire pf_ready_INST_0_i_10_n_3;
  wire pf_ready_INST_0_i_11_n_3;
  wire pf_ready_INST_0_i_12_n_3;
  wire pf_ready_INST_0_i_13_n_3;
  wire pf_ready_INST_0_i_14_n_3;
  wire pf_ready_INST_0_i_1_n_3;
  wire pf_ready_INST_0_i_1_n_4;
  wire pf_ready_INST_0_i_1_n_5;
  wire pf_ready_INST_0_i_1_n_6;
  wire pf_ready_INST_0_i_2_n_3;
  wire pf_ready_INST_0_i_3_n_3;
  wire pf_ready_INST_0_i_4_n_3;
  wire pf_ready_INST_0_i_5_n_3;
  wire pf_ready_INST_0_i_6_n_3;
  wire pf_ready_INST_0_i_7_n_3;
  wire pf_ready_INST_0_i_8_n_3;
  wire pf_ready_INST_0_i_9_n_3;
  wire pf_ready_INST_0_n_5;
  wire pf_ready_INST_0_n_6;
  wire write_enable;
  wire \NLW_fifo_reg[22][0]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][10]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][11]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][12]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][13]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][14]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][15]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][16]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][17]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][18]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][19]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][1]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][20]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][21]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][22]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][23]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][24]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][25]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][26]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][27]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][28]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][29]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][2]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][30]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][31]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][32]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][33]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][34]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][35]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][36]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][37]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][3]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][4]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][5]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][6]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][7]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][8]_srl23_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[22][9]_srl23_Q31_UNCONNECTED ;
  wire [3:2]NLW_pf_ready_INST_0_CO_UNCONNECTED;
  wire [3:0]NLW_pf_ready_INST_0_O_UNCONNECTED;
  wire [3:0]NLW_pf_ready_INST_0_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h000077F5)) 
    data_cannot_vld_i_1
       (.I0(pf_done_INST_0_i_1_n_3),
        .I1(pf_continue),
        .I2(data_out_last_reg_reg_n_3),
        .I3(pf_all_done),
        .I4(ap_rst),
        .O(data_cannot_vld5_out));
  FDRE data_cannot_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_cannot_vld5_out),
        .Q(data_cannot_vld_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    data_done_i_1
       (.I0(data_done0),
        .I1(data_out_vld_INST_0_i_1_n_3),
        .I2(data_out_read),
        .I3(\fifo_reg[22][0]_srl23_i_2_n_3 ),
        .I4(data_done),
        .O(data_done_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFAAEAFFFFFFFF)) 
    data_done_i_2
       (.I0(data_done_i_3_n_3),
        .I1(data_out_vld_INST_0_i_1_n_3),
        .I2(data_out_read),
        .I3(data_cannot_vld_reg_n_3),
        .I4(pf_continue),
        .I5(pf_all_done),
        .O(data_done0));
  LUT5 #(
    .INIT(32'h04F40404)) 
    data_done_i_3
       (.I0(\fifo_reg[22][36]_srl23_n_3 ),
        .I1(\fifo_reg[22][37]_srl23_n_3 ),
        .I2(fifo_empty),
        .I3(data_in_vld),
        .I4(data_in_last),
        .O(data_done_i_3_n_3));
  FDRE data_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_done_i_1_n_3),
        .Q(data_done),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[0]_INST_0 
       (.I0(data_in[0]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][0]_srl23_n_3 ),
        .O(data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[10]_INST_0 
       (.I0(data_in[10]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][10]_srl23_n_3 ),
        .O(data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[11]_INST_0 
       (.I0(data_in[11]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][11]_srl23_n_3 ),
        .O(data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[12]_INST_0 
       (.I0(data_in[12]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][12]_srl23_n_3 ),
        .O(data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[13]_INST_0 
       (.I0(data_in[13]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][13]_srl23_n_3 ),
        .O(data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[14]_INST_0 
       (.I0(data_in[14]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][14]_srl23_n_3 ),
        .O(data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[15]_INST_0 
       (.I0(data_in[15]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][15]_srl23_n_3 ),
        .O(data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[16]_INST_0 
       (.I0(data_in[16]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][16]_srl23_n_3 ),
        .O(data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[17]_INST_0 
       (.I0(data_in[17]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][17]_srl23_n_3 ),
        .O(data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[18]_INST_0 
       (.I0(data_in[18]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][18]_srl23_n_3 ),
        .O(data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[19]_INST_0 
       (.I0(data_in[19]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][19]_srl23_n_3 ),
        .O(data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[1]_INST_0 
       (.I0(data_in[1]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][1]_srl23_n_3 ),
        .O(data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[20]_INST_0 
       (.I0(data_in[20]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][20]_srl23_n_3 ),
        .O(data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[21]_INST_0 
       (.I0(data_in[21]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][21]_srl23_n_3 ),
        .O(data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[22]_INST_0 
       (.I0(data_in[22]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][22]_srl23_n_3 ),
        .O(data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[23]_INST_0 
       (.I0(data_in[23]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][23]_srl23_n_3 ),
        .O(data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[24]_INST_0 
       (.I0(data_in[24]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][24]_srl23_n_3 ),
        .O(data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[25]_INST_0 
       (.I0(data_in[25]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][25]_srl23_n_3 ),
        .O(data_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[26]_INST_0 
       (.I0(data_in[26]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][26]_srl23_n_3 ),
        .O(data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[27]_INST_0 
       (.I0(data_in[27]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][27]_srl23_n_3 ),
        .O(data_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[28]_INST_0 
       (.I0(data_in[28]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][28]_srl23_n_3 ),
        .O(data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[29]_INST_0 
       (.I0(data_in[29]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][29]_srl23_n_3 ),
        .O(data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[2]_INST_0 
       (.I0(data_in[2]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][2]_srl23_n_3 ),
        .O(data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[30]_INST_0 
       (.I0(data_in[30]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][30]_srl23_n_3 ),
        .O(data_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[31]_INST_0 
       (.I0(data_in[31]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][31]_srl23_n_3 ),
        .O(data_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[32]_INST_0 
       (.I0(data_in[32]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][32]_srl23_n_3 ),
        .O(data_out[32]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[33]_INST_0 
       (.I0(data_in[33]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][33]_srl23_n_3 ),
        .O(data_out[33]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[34]_INST_0 
       (.I0(data_in[34]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][34]_srl23_n_3 ),
        .O(data_out[34]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[35]_INST_0 
       (.I0(data_in[35]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][35]_srl23_n_3 ),
        .O(data_out[35]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[3]_INST_0 
       (.I0(data_in[3]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][3]_srl23_n_3 ),
        .O(data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[4]_INST_0 
       (.I0(data_in[4]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][4]_srl23_n_3 ),
        .O(data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[5]_INST_0 
       (.I0(data_in[5]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][5]_srl23_n_3 ),
        .O(data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[6]_INST_0 
       (.I0(data_in[6]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][6]_srl23_n_3 ),
        .O(data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_INST_0 
       (.I0(data_in[7]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][7]_srl23_n_3 ),
        .O(data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[8]_INST_0 
       (.I0(data_in[8]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][8]_srl23_n_3 ),
        .O(data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[9]_INST_0 
       (.I0(data_in[9]),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][9]_srl23_n_3 ),
        .O(data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F45)) 
    data_out_last_reg_i_1
       (.I0(pf_done_INST_0_i_1_n_3),
        .I1(pf_continue),
        .I2(pf_all_done),
        .I3(data_out_last_reg_reg_n_3),
        .O(data_out_last_reg_i_1_n_3));
  FDRE data_out_last_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_out_last_reg_i_1_n_3),
        .Q(data_out_last_reg_reg_n_3),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    data_out_vld_INST_0
       (.I0(data_out_vld_INST_0_i_1_n_3),
        .I1(data_done),
        .I2(pf_continue),
        .I3(pf_all_done),
        .I4(data_cannot_vld_reg_n_3),
        .O(data_out_vld));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    data_out_vld_INST_0_i_1
       (.I0(data_in_vld),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][36]_srl23_n_3 ),
        .O(data_out_vld_INST_0_i_1_n_3));
  LUT4 #(
    .INIT(16'h0B08)) 
    fifo_empty_i_1
       (.I0(fifo_empty_i_2_n_3),
        .I1(fifo_rdPtr0),
        .I2(fifo_rdPtr115_out),
        .I3(fifo_empty),
        .O(fifo_empty_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    fifo_empty_i_2
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg__0),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[4]),
        .I5(fifo_rdPtr_reg[2]),
        .O(fifo_empty_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000000011110010)) 
    fifo_empty_i_3
       (.I0(\fifo_reg[22][0]_srl23_i_2_n_3 ),
        .I1(fifo_empty),
        .I2(\fifo_reg[22][37]_srl23_n_3 ),
        .I3(\fifo_reg[22][36]_srl23_n_3 ),
        .I4(data_out_read),
        .I5(fifo_empty_i_5_n_3),
        .O(fifo_rdPtr0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    fifo_empty_i_4
       (.I0(data_in_last),
        .I1(data_in_vld),
        .I2(fifo_empty_i_6_n_3),
        .I3(\fifo_reg[22][0]_srl23_i_2_n_3 ),
        .I4(fifo_full_reg_n_3),
        .O(fifo_rdPtr115_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_empty_i_5
       (.I0(data_in_vld),
        .I1(data_in_last),
        .O(fifo_empty_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    fifo_empty_i_6
       (.I0(\fifo_reg[22][36]_srl23_n_3 ),
        .I1(\fifo_reg[22][37]_srl23_n_3 ),
        .I2(fifo_empty),
        .I3(data_in_vld),
        .I4(data_out_read),
        .O(fifo_empty_i_6_n_3));
  FDSE #(
    .INIT(1'b1)) 
    fifo_empty_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_empty_i_1_n_3),
        .Q(fifo_empty),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h00004540)) 
    fifo_full_i_1
       (.I0(ap_rst),
        .I1(p_1_in),
        .I2(fifo_rdPtr115_out),
        .I3(fifo_full_reg_n_3),
        .I4(fifo_rdPtr0),
        .O(fifo_full_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    fifo_full_i_2
       (.I0(fifo_rdPtr_reg[1]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[4]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr_reg__0),
        .I5(fifo_rdPtr_reg[3]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    fifo_full_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_full_i_1_n_3),
        .Q(fifo_full_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rdPtr[0]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .O(\fifo_rdPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_rdPtr[1]_i_1 
       (.I0(fifo_rdPtr115_out),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .O(\fifo_rdPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_rdPtr[2]_i_1 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_rdPtr_reg[0]),
        .I3(fifo_rdPtr_reg[1]),
        .O(\fifo_rdPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_rdPtr[3]_i_1 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg[0]),
        .I3(fifo_rdPtr115_out),
        .I4(fifo_rdPtr_reg[3]),
        .O(\fifo_rdPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_rdPtr[4]_i_1 
       (.I0(fifo_rdPtr_reg[4]),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_rdPtr_reg[0]),
        .I3(fifo_rdPtr_reg[1]),
        .I4(fifo_rdPtr_reg[2]),
        .I5(fifo_rdPtr_reg[3]),
        .O(\fifo_rdPtr[4]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_rdPtr[5]_i_1 
       (.I0(fifo_rdPtr115_out),
        .I1(fifo_rdPtr0),
        .O(\fifo_rdPtr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFF3FDDDD00C02222)) 
    \fifo_rdPtr[5]_i_2 
       (.I0(\fifo_rdPtr[5]_i_3_n_3 ),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr115_out),
        .I3(pf_ready_INST_0_i_14_n_3),
        .I4(fifo_rdPtr_reg[4]),
        .I5(fifo_rdPtr_reg__0),
        .O(\fifo_rdPtr[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4444444404044404)) 
    \fifo_rdPtr[5]_i_3 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(\fifo_rdPtr[5]_i_4_n_3 ),
        .I2(fifo_empty_i_5_n_3),
        .I3(fifo_empty_i_6_n_3),
        .I4(\fifo_reg[22][0]_srl23_i_2_n_3 ),
        .I5(fifo_full_reg_n_3),
        .O(\fifo_rdPtr[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_rdPtr[5]_i_4 
       (.I0(fifo_rdPtr_reg[1]),
        .I1(fifo_rdPtr_reg[0]),
        .O(\fifo_rdPtr[5]_i_4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[0]_i_1_n_3 ),
        .Q(fifo_rdPtr_reg[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[1]_i_1_n_3 ),
        .Q(fifo_rdPtr_reg[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[2]_i_1_n_3 ),
        .Q(fifo_rdPtr_reg[2]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[3]_i_1_n_3 ),
        .Q(fifo_rdPtr_reg[3]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[4]_i_1_n_3 ),
        .Q(fifo_rdPtr_reg[4]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[5] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_3 ),
        .D(\fifo_rdPtr[5]_i_2_n_3 ),
        .Q(fifo_rdPtr_reg__0),
        .S(ap_rst));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][0]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][0]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[0]),
        .Q(\fifo_reg[22][0]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][0]_srl23_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hCFFF8A8A)) 
    \fifo_reg[22][0]_srl23_i_1 
       (.I0(data_in_last),
        .I1(\fifo_reg[22][0]_srl23_i_2_n_3 ),
        .I2(fifo_empty),
        .I3(data_out_read),
        .I4(data_in_vld),
        .O(write_enable));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \fifo_reg[22][0]_srl23_i_2 
       (.I0(pf_continue),
        .I1(data_out_last_reg_reg_n_3),
        .I2(pf_all_done),
        .O(\fifo_reg[22][0]_srl23_i_2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][10]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][10]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[10]),
        .Q(\fifo_reg[22][10]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][10]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][11]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][11]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[11]),
        .Q(\fifo_reg[22][11]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][11]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][12]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][12]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[12]),
        .Q(\fifo_reg[22][12]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][12]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][13]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][13]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[13]),
        .Q(\fifo_reg[22][13]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][13]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][14]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][14]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[14]),
        .Q(\fifo_reg[22][14]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][14]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][15]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][15]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[15]),
        .Q(\fifo_reg[22][15]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][15]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][16]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][16]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[16]),
        .Q(\fifo_reg[22][16]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][16]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][17]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][17]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[17]),
        .Q(\fifo_reg[22][17]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][17]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][18]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][18]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[18]),
        .Q(\fifo_reg[22][18]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][18]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][19]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][19]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[19]),
        .Q(\fifo_reg[22][19]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][19]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][1]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][1]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[1]),
        .Q(\fifo_reg[22][1]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][1]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][20]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][20]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[20]),
        .Q(\fifo_reg[22][20]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][20]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][21]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][21]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[21]),
        .Q(\fifo_reg[22][21]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][21]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][22]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][22]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[22]),
        .Q(\fifo_reg[22][22]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][22]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][23]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][23]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[23]),
        .Q(\fifo_reg[22][23]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][23]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][24]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][24]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[24]),
        .Q(\fifo_reg[22][24]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][24]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][25]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][25]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[25]),
        .Q(\fifo_reg[22][25]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][25]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][26]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][26]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[26]),
        .Q(\fifo_reg[22][26]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][26]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][27]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][27]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[27]),
        .Q(\fifo_reg[22][27]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][27]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][28]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][28]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[28]),
        .Q(\fifo_reg[22][28]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][28]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][29]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][29]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[29]),
        .Q(\fifo_reg[22][29]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][29]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][2]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][2]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[2]),
        .Q(\fifo_reg[22][2]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][2]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][30]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][30]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[30]),
        .Q(\fifo_reg[22][30]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][30]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][31]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][31]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[31]),
        .Q(\fifo_reg[22][31]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][31]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][32]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][32]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[32]),
        .Q(\fifo_reg[22][32]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][32]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][33]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][33]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[33]),
        .Q(\fifo_reg[22][33]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][33]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][34]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][34]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[34]),
        .Q(\fifo_reg[22][34]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][34]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][35]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][35]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[35]),
        .Q(\fifo_reg[22][35]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][35]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][36]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][36]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_vld),
        .Q(\fifo_reg[22][36]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][36]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][37]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][37]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_last),
        .Q(\fifo_reg[22][37]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][37]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][3]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][3]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[3]),
        .Q(\fifo_reg[22][3]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][3]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][4]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][4]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[4]),
        .Q(\fifo_reg[22][4]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][4]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][5]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][5]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[5]),
        .Q(\fifo_reg[22][5]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][5]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][6]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][6]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[6]),
        .Q(\fifo_reg[22][6]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][6]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][7]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][7]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[7]),
        .Q(\fifo_reg[22][7]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][7]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][8]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][8]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[8]),
        .Q(\fifo_reg[22][8]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][8]_srl23_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/pf_bckgndYUV_U /\\fifo_reg[22][9]_srl23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[22][9]_srl23 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[9]),
        .Q(\fifo_reg[22][9]_srl23_n_3 ),
        .Q31(\NLW_fifo_reg[22][9]_srl23_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3ABB)) 
    pf_done_INST_0
       (.I0(data_out_last_reg_reg_n_3),
        .I1(pf_done_INST_0_i_1_n_3),
        .I2(pf_continue),
        .I3(pf_all_done),
        .O(pf_done));
  LUT6 #(
    .INIT(64'h0F000FFFAFCCAFFF)) 
    pf_done_INST_0_i_1
       (.I0(data_in_vld),
        .I1(\fifo_reg[22][36]_srl23_n_3 ),
        .I2(data_in_last),
        .I3(fifo_empty),
        .I4(\fifo_reg[22][37]_srl23_n_3 ),
        .I5(data_out_read),
        .O(pf_done_INST_0_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pf_ready_INST_0
       (.CI(pf_ready_INST_0_i_1_n_3),
        .CO({NLW_pf_ready_INST_0_CO_UNCONNECTED[3:2],pf_ready_INST_0_n_5,pf_ready_INST_0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pf_ready_INST_0_i_2_n_3,pf_ready_INST_0_i_3_n_3}),
        .O({NLW_pf_ready_INST_0_O_UNCONNECTED[3],pf_ready,NLW_pf_ready_INST_0_O_UNCONNECTED[1:0]}),
        .S({1'b0,pf_ready_INST_0_i_4_n_3,pf_ready_INST_0_i_5_n_3,pf_ready_INST_0_i_6_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pf_ready_INST_0_i_1
       (.CI(1'b0),
        .CO({pf_ready_INST_0_i_1_n_3,pf_ready_INST_0_i_1_n_4,pf_ready_INST_0_i_1_n_5,pf_ready_INST_0_i_1_n_6}),
        .CYINIT(1'b0),
        .DI({pf_ready_INST_0_i_7_n_3,num_valid_datasets[1],pf_ready_INST_0_i_8_n_3,pf_ready_INST_0_i_9_n_3}),
        .O(NLW_pf_ready_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({pf_ready_INST_0_i_10_n_3,pf_ready_INST_0_i_11_n_3,pf_ready_INST_0_i_12_n_3,pf_ready_INST_0_i_13_n_3}));
  LUT6 #(
    .INIT(64'h157FEA80EA80157F)) 
    pf_ready_INST_0_i_10
       (.I0(num_valid_datasets[2]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr_reg[3]),
        .I5(num_valid_datasets[3]),
        .O(pf_ready_INST_0_i_10_n_3));
  LUT5 #(
    .INIT(32'h69999666)) 
    pf_ready_INST_0_i_11
       (.I0(num_valid_datasets[1]),
        .I1(fifo_rdPtr_reg[2]),
        .I2(fifo_rdPtr_reg[0]),
        .I3(fifo_rdPtr_reg[1]),
        .I4(num_valid_datasets[2]),
        .O(pf_ready_INST_0_i_11_n_3));
  LUT3 #(
    .INIT(8'h69)) 
    pf_ready_INST_0_i_12
       (.I0(num_valid_datasets[1]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .O(pf_ready_INST_0_i_12_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    pf_ready_INST_0_i_13
       (.I0(fifo_rdPtr_reg[0]),
        .I1(num_valid_datasets[0]),
        .O(pf_ready_INST_0_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    pf_ready_INST_0_i_14
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg[2]),
        .O(pf_ready_INST_0_i_14_n_3));
  LUT6 #(
    .INIT(64'h00002AAAAAAA8000)) 
    pf_ready_INST_0_i_2
       (.I0(num_valid_datasets[4]),
        .I1(fifo_rdPtr_reg[2]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[0]),
        .I4(fifo_rdPtr_reg[3]),
        .I5(fifo_rdPtr_reg[4]),
        .O(pf_ready_INST_0_i_2_n_3));
  LUT5 #(
    .INIT(32'h80002AAA)) 
    pf_ready_INST_0_i_3
       (.I0(num_valid_datasets[3]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr_reg[3]),
        .O(pf_ready_INST_0_i_3_n_3));
  LUT5 #(
    .INIT(32'h758AFFFF)) 
    pf_ready_INST_0_i_4
       (.I0(fifo_rdPtr_reg[4]),
        .I1(fifo_rdPtr_reg[3]),
        .I2(pf_ready_INST_0_i_14_n_3),
        .I3(fifo_rdPtr_reg__0),
        .I4(num_valid_datasets[5]),
        .O(pf_ready_INST_0_i_4_n_3));
  LUT6 #(
    .INIT(64'h336366C6CC9C9939)) 
    pf_ready_INST_0_i_5
       (.I0(num_valid_datasets[4]),
        .I1(fifo_rdPtr_reg__0),
        .I2(pf_ready_INST_0_i_14_n_3),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[4]),
        .I5(num_valid_datasets[5]),
        .O(pf_ready_INST_0_i_5_n_3));
  LUT5 #(
    .INIT(32'h66969969)) 
    pf_ready_INST_0_i_6
       (.I0(pf_ready_INST_0_i_3_n_3),
        .I1(num_valid_datasets[4]),
        .I2(pf_ready_INST_0_i_14_n_3),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[4]),
        .O(pf_ready_INST_0_i_6_n_3));
  LUT4 #(
    .INIT(16'h2A80)) 
    pf_ready_INST_0_i_7
       (.I0(num_valid_datasets[2]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg[0]),
        .I3(fifo_rdPtr_reg[2]),
        .O(pf_ready_INST_0_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    pf_ready_INST_0_i_8
       (.I0(num_valid_datasets[1]),
        .O(pf_ready_INST_0_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    pf_ready_INST_0_i_9
       (.I0(fifo_rdPtr_reg[0]),
        .O(pf_ready_INST_0_i_9_n_3));
endmodule

(* CeilLog2Stages = "5" *) (* ExitLatency = "0" *) (* NUM_STAGES = "22" *) 
(* PipelineII = "1" *) (* PipelineLatency = "22" *) (* hls_module = "yes" *) 
(* keep_hierarchy = "yes" *) 
module design_1_v_tpg_0_0_frp_pipeline_valid
   (ap_clk,
    ap_rst,
    valid_in,
    exitcond,
    valid_out,
    num_valid_datasets);
  input ap_clk;
  input ap_rst;
  input valid_in;
  input exitcond;
  output [21:0]valid_out;
  output [5:0]num_valid_datasets;

  wire ap_clk;
  wire ap_rst;
  wire exitcond;
  wire \genblk1[0].v2_reg0 ;
  wire [5:0]num_valid_datasets;
  wire \nvd_reg[3]_i_2_n_3 ;
  wire \nvd_reg[3]_i_3_n_3 ;
  wire \nvd_reg[3]_i_4_n_3 ;
  wire \nvd_reg[3]_i_5_n_3 ;
  wire \nvd_reg[3]_i_6_n_3 ;
  wire \nvd_reg[5]_i_2_n_3 ;
  wire \nvd_reg[5]_i_3_n_3 ;
  wire \nvd_reg_reg[3]_i_1_n_3 ;
  wire \nvd_reg_reg[3]_i_1_n_4 ;
  wire \nvd_reg_reg[3]_i_1_n_5 ;
  wire \nvd_reg_reg[3]_i_1_n_6 ;
  wire \nvd_reg_reg[5]_i_1_n_6 ;
  wire [5:0]p_0_in;
  wire valid_in;
  wire [21:1]\^valid_out ;
  wire [3:1]\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED ;

  assign valid_out[21:1] = \^valid_out [21:1];
  assign valid_out[0] = valid_in;
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[0].v2[0]_i_1 
       (.I0(valid_in),
        .I1(exitcond),
        .O(\genblk1[0].v2_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].v2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\genblk1[0].v2_reg0 ),
        .Q(\^valid_out [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[10].v2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [10]),
        .Q(\^valid_out [11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[11].v2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [11]),
        .Q(\^valid_out [12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[12].v2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [12]),
        .Q(\^valid_out [13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[13].v2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [13]),
        .Q(\^valid_out [14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[14].v2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [14]),
        .Q(\^valid_out [15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[15].v2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [15]),
        .Q(\^valid_out [16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[16].v2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [16]),
        .Q(\^valid_out [17]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[17].v2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [17]),
        .Q(\^valid_out [18]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[18].v2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [18]),
        .Q(\^valid_out [19]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[19].v2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [19]),
        .Q(\^valid_out [20]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[1].v2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [1]),
        .Q(\^valid_out [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[20].v2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [20]),
        .Q(\^valid_out [21]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[2].v2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [2]),
        .Q(\^valid_out [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[3].v2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [3]),
        .Q(\^valid_out [4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[4].v2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [4]),
        .Q(\^valid_out [5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[5].v2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [5]),
        .Q(\^valid_out [6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[6].v2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [6]),
        .Q(\^valid_out [7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[7].v2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [7]),
        .Q(\^valid_out [8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[8].v2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [8]),
        .Q(\^valid_out [9]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[9].v2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [9]),
        .Q(\^valid_out [10]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h4F)) 
    \nvd_reg[3]_i_2 
       (.I0(exitcond),
        .I1(valid_in),
        .I2(\^valid_out [21]),
        .O(\nvd_reg[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[3]_i_3 
       (.I0(num_valid_datasets[2]),
        .I1(num_valid_datasets[3]),
        .O(\nvd_reg[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \nvd_reg[3]_i_4 
       (.I0(exitcond),
        .I1(valid_in),
        .I2(\^valid_out [21]),
        .I3(num_valid_datasets[2]),
        .O(\nvd_reg[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \nvd_reg[3]_i_5 
       (.I0(exitcond),
        .I1(valid_in),
        .I2(\^valid_out [21]),
        .I3(num_valid_datasets[1]),
        .O(\nvd_reg[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \nvd_reg[3]_i_6 
       (.I0(num_valid_datasets[0]),
        .I1(\^valid_out [21]),
        .I2(valid_in),
        .I3(exitcond),
        .O(\nvd_reg[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_2 
       (.I0(num_valid_datasets[4]),
        .I1(num_valid_datasets[5]),
        .O(\nvd_reg[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_3 
       (.I0(num_valid_datasets[3]),
        .I1(num_valid_datasets[4]),
        .O(\nvd_reg[5]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(num_valid_datasets[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(num_valid_datasets[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(num_valid_datasets[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(num_valid_datasets[3]),
        .R(ap_rst));
  CARRY4 \nvd_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\nvd_reg_reg[3]_i_1_n_3 ,\nvd_reg_reg[3]_i_1_n_4 ,\nvd_reg_reg[3]_i_1_n_5 ,\nvd_reg_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({num_valid_datasets[2],\nvd_reg[3]_i_2_n_3 ,num_valid_datasets[1:0]}),
        .O(p_0_in[3:0]),
        .S({\nvd_reg[3]_i_3_n_3 ,\nvd_reg[3]_i_4_n_3 ,\nvd_reg[3]_i_5_n_3 ,\nvd_reg[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(num_valid_datasets[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(num_valid_datasets[5]),
        .R(ap_rst));
  CARRY4 \nvd_reg_reg[5]_i_1 
       (.CI(\nvd_reg_reg[3]_i_1_n_3 ),
        .CO({\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED [3:1],\nvd_reg_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,num_valid_datasets[3]}),
        .O({\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED [3:2],p_0_in[5:4]}),
        .S({1'b0,1'b0,\nvd_reg[5]_i_2_n_3 ,\nvd_reg[5]_i_3_n_3 }));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1
   (\genblk1[19].v2_reg[19] ,
    ap_predicate_pred2156_state20_reg,
    ap_predicate_pred2169_state21_reg,
    ap_predicate_pred2528_state21_reg,
    ap_predicate_pred2528_state21_reg_0,
    \genblk1[19].v2_reg[19]_0 ,
    \r_reg_5198_pp0_iter19_reg_reg[11]__0 ,
    ap_predicate_pred2528_state21_reg_1,
    ap_predicate_pred2528_state21_reg_2,
    ap_predicate_pred2528_state21_reg_3,
    ap_clk,
    D,
    P,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ,
    data0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ,
    r_reg_5198_pp0_iter19_reg,
    cmp2_i236_reg_1295,
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ,
    ap_predicate_pred2528_state21);
  output [2:0]\genblk1[19].v2_reg[19] ;
  output ap_predicate_pred2156_state20_reg;
  output ap_predicate_pred2169_state21_reg;
  output ap_predicate_pred2528_state21_reg;
  output ap_predicate_pred2528_state21_reg_0;
  output \genblk1[19].v2_reg[19]_0 ;
  output \r_reg_5198_pp0_iter19_reg_reg[11]__0 ;
  output ap_predicate_pred2528_state21_reg_1;
  output ap_predicate_pred2528_state21_reg_2;
  output ap_predicate_pred2528_state21_reg_3;
  input ap_clk;
  input [8:0]D;
  input [19:0]P;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ;
  input [1:0]data0;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ;
  input [8:0]r_reg_5198_pp0_iter19_reg;
  input cmp2_i236_reg_1295;
  input \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ;
  input ap_predicate_pred2528_state21;

  wire [8:0]D;
  wire [19:0]P;
  wire ap_clk;
  wire ap_predicate_pred2156_state20_reg;
  wire ap_predicate_pred2169_state21_reg;
  wire ap_predicate_pred2528_state21;
  wire ap_predicate_pred2528_state21_reg;
  wire ap_predicate_pred2528_state21_reg_0;
  wire ap_predicate_pred2528_state21_reg_1;
  wire ap_predicate_pred2528_state21_reg_2;
  wire ap_predicate_pred2528_state21_reg_3;
  wire cmp2_i236_reg_1295;
  wire [1:0]data0;
  wire [2:0]\genblk1[19].v2_reg[19] ;
  wire \genblk1[19].v2_reg[19]_0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  wire [8:0]r_reg_5198_pp0_iter19_reg;
  wire \r_reg_5198_pp0_iter19_reg_reg[11]__0 ;

  design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1_DSP48_7_U
       (.D(D),
        .P(P),
        .ap_clk(ap_clk),
        .ap_predicate_pred2156_state20_reg(ap_predicate_pred2156_state20_reg),
        .ap_predicate_pred2169_state21_reg(ap_predicate_pred2169_state21_reg),
        .ap_predicate_pred2528_state21(ap_predicate_pred2528_state21),
        .ap_predicate_pred2528_state21_reg(ap_predicate_pred2528_state21_reg),
        .ap_predicate_pred2528_state21_reg_0(ap_predicate_pred2528_state21_reg_0),
        .ap_predicate_pred2528_state21_reg_1(ap_predicate_pred2528_state21_reg_1),
        .ap_predicate_pred2528_state21_reg_2(ap_predicate_pred2528_state21_reg_2),
        .ap_predicate_pred2528_state21_reg_3(ap_predicate_pred2528_state21_reg_3),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .data0(data0),
        .\genblk1[19].v2_reg[19] (\genblk1[19].v2_reg[19] ),
        .\genblk1[19].v2_reg[19]_0 (\genblk1[19].v2_reg[19]_0 ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] (\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 (\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ),
        .r_reg_5198_pp0_iter19_reg(r_reg_5198_pp0_iter19_reg),
        .\r_reg_5198_pp0_iter19_reg_reg[11]__0 (\r_reg_5198_pp0_iter19_reg_reg[11]__0 ));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1_DSP48_7
   (\genblk1[19].v2_reg[19] ,
    ap_predicate_pred2156_state20_reg,
    ap_predicate_pred2169_state21_reg,
    ap_predicate_pred2528_state21_reg,
    ap_predicate_pred2528_state21_reg_0,
    \genblk1[19].v2_reg[19]_0 ,
    \r_reg_5198_pp0_iter19_reg_reg[11]__0 ,
    ap_predicate_pred2528_state21_reg_1,
    ap_predicate_pred2528_state21_reg_2,
    ap_predicate_pred2528_state21_reg_3,
    ap_clk,
    D,
    P,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ,
    data0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ,
    r_reg_5198_pp0_iter19_reg,
    cmp2_i236_reg_1295,
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ,
    ap_predicate_pred2528_state21);
  output [2:0]\genblk1[19].v2_reg[19] ;
  output ap_predicate_pred2156_state20_reg;
  output ap_predicate_pred2169_state21_reg;
  output ap_predicate_pred2528_state21_reg;
  output ap_predicate_pred2528_state21_reg_0;
  output \genblk1[19].v2_reg[19]_0 ;
  output \r_reg_5198_pp0_iter19_reg_reg[11]__0 ;
  output ap_predicate_pred2528_state21_reg_1;
  output ap_predicate_pred2528_state21_reg_2;
  output ap_predicate_pred2528_state21_reg_3;
  input ap_clk;
  input [8:0]D;
  input [19:0]P;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ;
  input [1:0]data0;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ;
  input [8:0]r_reg_5198_pp0_iter19_reg;
  input cmp2_i236_reg_1295;
  input \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ;
  input ap_predicate_pred2528_state21;

  wire [8:0]D;
  wire [19:0]P;
  wire ap_clk;
  wire ap_predicate_pred2156_state20_reg;
  wire ap_predicate_pred2169_state21_reg;
  wire ap_predicate_pred2528_state21;
  wire ap_predicate_pred2528_state21_reg;
  wire ap_predicate_pred2528_state21_reg_0;
  wire ap_predicate_pred2528_state21_reg_1;
  wire ap_predicate_pred2528_state21_reg_2;
  wire ap_predicate_pred2528_state21_reg_3;
  wire cmp2_i236_reg_1295;
  wire [1:0]data0;
  wire [2:0]\genblk1[19].v2_reg[19] ;
  wire \genblk1[19].v2_reg[19]_0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_13_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_12_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [8:0]r_reg_5198_pp0_iter19_reg;
  wire \r_reg_5198_pp0_iter19_reg_reg[11]__0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hE000E0E0EEEEEEEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_8_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .O(ap_predicate_pred2156_state20_reg));
  LUT6 #(
    .INIT(64'hBBBBBBBFFFFFBBBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_8 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_100),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_10 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_90),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[7]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_10_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 ),
        .O(\genblk1[19].v2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hBABABABFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_13 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 ),
        .I1(r_reg_5198_pp0_iter19_reg[8]),
        .I2(cmp2_i236_reg_1295),
        .I3(p_reg_reg_n_89),
        .I4(p_reg_reg_n_88),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .O(\r_reg_5198_pp0_iter19_reg_reg[11]__0 ));
  LUT6 #(
    .INIT(64'h8B88BBBBBBBBBBBB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_1 
       (.I0(data0[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 ),
        .O(\genblk1[19].v2_reg[19] [0]));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_6_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBFFFFFBBBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_6 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_99),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_10 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_98),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_10_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ),
        .O(ap_predicate_pred2169_state21_reg));
  LUT6 #(
    .INIT(64'h8B88BBBBBBBBBBBB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_1 
       (.I0(data0[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ),
        .O(\genblk1[19].v2_reg[19] [1]));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_7 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_97),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_10 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_96),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[1]),
        .O(ap_predicate_pred2528_state21_reg_1));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_10 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_95),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[2]),
        .O(ap_predicate_pred2528_state21_reg_2));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_10 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_94),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[3]),
        .O(ap_predicate_pred2528_state21_reg_3));
  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 ),
        .O(\genblk1[19].v2_reg[19] [2]));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_13 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_93),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00F2FFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_13_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_12 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_92),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_12_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ),
        .O(ap_predicate_pred2528_state21_reg));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ),
        .O(ap_predicate_pred2528_state21_reg_0));
  LUT6 #(
    .INIT(64'h4444444000004440)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_9 
       (.I0(ap_predicate_pred2528_state21),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 ),
        .I2(p_reg_reg_n_91),
        .I3(p_reg_reg_n_88),
        .I4(cmp2_i236_reg_1295),
        .I5(r_reg_5198_pp0_iter19_reg[6]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_9_n_3 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,D[0],D[0],D[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1
   (P,
    trunc_ln1289_1_fu_2564_p1,
    SS,
    D,
    ap_clk,
    C,
    Q,
    cmp2_i236_reg_1295,
    \b_2_reg_5277_reg[11] ,
    DI,
    S,
    \b_2_reg_5277_reg[0] ,
    \b_2_reg_5277_reg[11]_0 ,
    \b_2_reg_5277_reg[11]_i_4 );
  output [0:0]P;
  output [0:0]trunc_ln1289_1_fu_2564_p1;
  output [0:0]SS;
  output [11:0]D;
  input ap_clk;
  input [8:0]C;
  input [8:0]Q;
  input cmp2_i236_reg_1295;
  input [8:0]\b_2_reg_5277_reg[11] ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\b_2_reg_5277_reg[0] ;
  input [0:0]\b_2_reg_5277_reg[11]_0 ;
  input [18:0]\b_2_reg_5277_reg[11]_i_4 ;

  wire [8:0]C;
  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]P;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]\b_2_reg_5277_reg[0] ;
  wire [8:0]\b_2_reg_5277_reg[11] ;
  wire [0:0]\b_2_reg_5277_reg[11]_0 ;
  wire [18:0]\b_2_reg_5277_reg[11]_i_4 ;
  wire cmp2_i236_reg_1295;
  wire [0:0]trunc_ln1289_1_fu_2564_p1;

  design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1_DSP48_5_U
       (.A(trunc_ln1289_1_fu_2564_p1),
        .C(C),
        .D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .SS(SS),
        .ap_clk(ap_clk),
        .\b_2_reg_5277_reg[0] (\b_2_reg_5277_reg[0] ),
        .\b_2_reg_5277_reg[11] (\b_2_reg_5277_reg[11] ),
        .\b_2_reg_5277_reg[11]_0 (\b_2_reg_5277_reg[11]_0 ),
        .\b_2_reg_5277_reg[11]_i_4_0 (\b_2_reg_5277_reg[11]_i_4 ),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1_DSP48_5
   (P,
    A,
    SS,
    D,
    ap_clk,
    C,
    Q,
    cmp2_i236_reg_1295,
    \b_2_reg_5277_reg[11] ,
    DI,
    S,
    \b_2_reg_5277_reg[0] ,
    \b_2_reg_5277_reg[11]_0 ,
    \b_2_reg_5277_reg[11]_i_4_0 );
  output [0:0]P;
  output [0:0]A;
  output [0:0]SS;
  output [11:0]D;
  input ap_clk;
  input [8:0]C;
  input [8:0]Q;
  input cmp2_i236_reg_1295;
  input [8:0]\b_2_reg_5277_reg[11] ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\b_2_reg_5277_reg[0] ;
  input [0:0]\b_2_reg_5277_reg[11]_0 ;
  input [18:0]\b_2_reg_5277_reg[11]_i_4_0 ;

  wire [0:0]A;
  wire [8:0]C;
  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]P;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [20:20]add_ln1304_2_fu_2989_p2;
  wire [19:8]add_ln1304_3_fu_2985_p2;
  wire ap_clk;
  wire \b_2_reg_5277[11]_i_10_n_3 ;
  wire \b_2_reg_5277[11]_i_14_n_3 ;
  wire \b_2_reg_5277[11]_i_15_n_3 ;
  wire \b_2_reg_5277[11]_i_16_n_3 ;
  wire \b_2_reg_5277[11]_i_18_n_3 ;
  wire \b_2_reg_5277[11]_i_19_n_3 ;
  wire \b_2_reg_5277[11]_i_20_n_3 ;
  wire \b_2_reg_5277[11]_i_21_n_3 ;
  wire \b_2_reg_5277[11]_i_23_n_3 ;
  wire \b_2_reg_5277[11]_i_24_n_3 ;
  wire \b_2_reg_5277[11]_i_25_n_3 ;
  wire \b_2_reg_5277[11]_i_26_n_3 ;
  wire \b_2_reg_5277[11]_i_28_n_3 ;
  wire \b_2_reg_5277[11]_i_29_n_3 ;
  wire \b_2_reg_5277[11]_i_30_n_3 ;
  wire \b_2_reg_5277[11]_i_31_n_3 ;
  wire \b_2_reg_5277[11]_i_32_n_3 ;
  wire \b_2_reg_5277[11]_i_33_n_3 ;
  wire \b_2_reg_5277[11]_i_34_n_3 ;
  wire \b_2_reg_5277[11]_i_35_n_3 ;
  wire \b_2_reg_5277[11]_i_8_n_3 ;
  wire \b_2_reg_5277[11]_i_9_n_3 ;
  wire \b_2_reg_5277[3]_i_10_n_3 ;
  wire \b_2_reg_5277[3]_i_11_n_3 ;
  wire \b_2_reg_5277[3]_i_12_n_3 ;
  wire \b_2_reg_5277[3]_i_13_n_3 ;
  wire \b_2_reg_5277[3]_i_14_n_3 ;
  wire \b_2_reg_5277[3]_i_15_n_3 ;
  wire \b_2_reg_5277[3]_i_16_n_3 ;
  wire \b_2_reg_5277[3]_i_4_n_3 ;
  wire \b_2_reg_5277[3]_i_5_n_3 ;
  wire \b_2_reg_5277[3]_i_6_n_3 ;
  wire \b_2_reg_5277[3]_i_7_n_3 ;
  wire \b_2_reg_5277[3]_i_9_n_3 ;
  wire \b_2_reg_5277[7]_i_3_n_3 ;
  wire \b_2_reg_5277[7]_i_4_n_3 ;
  wire \b_2_reg_5277[7]_i_5_n_3 ;
  wire \b_2_reg_5277[7]_i_6_n_3 ;
  wire [0:0]\b_2_reg_5277_reg[0] ;
  wire [8:0]\b_2_reg_5277_reg[11] ;
  wire [0:0]\b_2_reg_5277_reg[11]_0 ;
  wire \b_2_reg_5277_reg[11]_i_11_n_3 ;
  wire \b_2_reg_5277_reg[11]_i_11_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_11_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_11_n_6 ;
  wire \b_2_reg_5277_reg[11]_i_17_n_3 ;
  wire \b_2_reg_5277_reg[11]_i_17_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_17_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_17_n_6 ;
  wire \b_2_reg_5277_reg[11]_i_22_n_3 ;
  wire \b_2_reg_5277_reg[11]_i_22_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_22_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_22_n_6 ;
  wire \b_2_reg_5277_reg[11]_i_27_n_3 ;
  wire \b_2_reg_5277_reg[11]_i_27_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_27_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_27_n_6 ;
  wire [18:0]\b_2_reg_5277_reg[11]_i_4_0 ;
  wire \b_2_reg_5277_reg[11]_i_4_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_4_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_4_n_6 ;
  wire \b_2_reg_5277_reg[11]_i_5_n_3 ;
  wire \b_2_reg_5277_reg[11]_i_5_n_4 ;
  wire \b_2_reg_5277_reg[11]_i_5_n_5 ;
  wire \b_2_reg_5277_reg[11]_i_5_n_6 ;
  wire \b_2_reg_5277_reg[3]_i_2_n_3 ;
  wire \b_2_reg_5277_reg[3]_i_2_n_4 ;
  wire \b_2_reg_5277_reg[3]_i_2_n_5 ;
  wire \b_2_reg_5277_reg[3]_i_2_n_6 ;
  wire \b_2_reg_5277_reg[3]_i_3_n_3 ;
  wire \b_2_reg_5277_reg[3]_i_3_n_4 ;
  wire \b_2_reg_5277_reg[3]_i_3_n_5 ;
  wire \b_2_reg_5277_reg[3]_i_3_n_6 ;
  wire \b_2_reg_5277_reg[3]_i_8_n_3 ;
  wire \b_2_reg_5277_reg[3]_i_8_n_4 ;
  wire \b_2_reg_5277_reg[3]_i_8_n_5 ;
  wire \b_2_reg_5277_reg[3]_i_8_n_6 ;
  wire \b_2_reg_5277_reg[7]_i_2_n_3 ;
  wire \b_2_reg_5277_reg[7]_i_2_n_4 ;
  wire \b_2_reg_5277_reg[7]_i_2_n_5 ;
  wire \b_2_reg_5277_reg[7]_i_2_n_6 ;
  wire cmp2_i236_reg_1295;
  wire p_reg_reg_i_1__3_n_3;
  wire p_reg_reg_i_2__3_n_3;
  wire p_reg_reg_i_3__3_n_3;
  wire p_reg_reg_i_4__3_n_3;
  wire p_reg_reg_i_5__3_n_3;
  wire p_reg_reg_i_6__3_n_3;
  wire p_reg_reg_i_7__3_n_3;
  wire p_reg_reg_i_8__3_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_b_2_reg_5277_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_b_2_reg_5277_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_b_2_reg_5277_reg[3]_i_8_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[0]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[10]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [7]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \b_2_reg_5277[11]_i_1 
       (.I0(add_ln1304_2_fu_2989_p2),
        .I1(cmp2_i236_reg_1295),
        .O(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_10 
       (.I0(p_reg_reg_n_92),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [16]),
        .O(\b_2_reg_5277[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_14 
       (.I0(p_reg_reg_n_90),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [18]),
        .O(\b_2_reg_5277[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_15 
       (.I0(p_reg_reg_n_91),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [17]),
        .O(\b_2_reg_5277[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_16 
       (.I0(p_reg_reg_n_92),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [16]),
        .O(\b_2_reg_5277[11]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_18 
       (.I0(p_reg_reg_n_93),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [15]),
        .O(\b_2_reg_5277[11]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_19 
       (.I0(p_reg_reg_n_94),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [14]),
        .O(\b_2_reg_5277[11]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[11]_i_2 
       (.I0(\b_2_reg_5277_reg[11] [8]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[19]),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_20 
       (.I0(p_reg_reg_n_95),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [13]),
        .O(\b_2_reg_5277[11]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_21 
       (.I0(p_reg_reg_n_96),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [12]),
        .O(\b_2_reg_5277[11]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_23 
       (.I0(p_reg_reg_n_97),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [11]),
        .O(\b_2_reg_5277[11]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_24 
       (.I0(p_reg_reg_n_98),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [10]),
        .O(\b_2_reg_5277[11]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_25 
       (.I0(p_reg_reg_n_99),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [9]),
        .O(\b_2_reg_5277[11]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_26 
       (.I0(p_reg_reg_n_100),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [8]),
        .O(\b_2_reg_5277[11]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_28 
       (.I0(p_reg_reg_n_101),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [7]),
        .O(\b_2_reg_5277[11]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_29 
       (.I0(p_reg_reg_n_102),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [6]),
        .O(\b_2_reg_5277[11]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_30 
       (.I0(p_reg_reg_n_103),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [5]),
        .O(\b_2_reg_5277[11]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_31 
       (.I0(p_reg_reg_n_104),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [4]),
        .O(\b_2_reg_5277[11]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_32 
       (.I0(p_reg_reg_n_105),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [3]),
        .O(\b_2_reg_5277[11]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_33 
       (.I0(p_reg_reg_n_106),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [2]),
        .O(\b_2_reg_5277[11]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_34 
       (.I0(p_reg_reg_n_107),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [1]),
        .O(\b_2_reg_5277[11]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_35 
       (.I0(p_reg_reg_n_108),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [0]),
        .O(\b_2_reg_5277[11]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_8 
       (.I0(p_reg_reg_n_90),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [18]),
        .O(\b_2_reg_5277[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_9 
       (.I0(p_reg_reg_n_91),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [17]),
        .O(\b_2_reg_5277[11]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[1]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[2]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[3]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[11]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_10 
       (.I0(p_reg_reg_n_102),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [6]),
        .O(\b_2_reg_5277[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_11 
       (.I0(p_reg_reg_n_103),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [5]),
        .O(\b_2_reg_5277[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [4]),
        .O(\b_2_reg_5277[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [3]),
        .O(\b_2_reg_5277[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [2]),
        .O(\b_2_reg_5277[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [1]),
        .O(\b_2_reg_5277[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_16 
       (.I0(p_reg_reg_n_108),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [0]),
        .O(\b_2_reg_5277[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_4 
       (.I0(p_reg_reg_n_97),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [11]),
        .O(\b_2_reg_5277[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_5 
       (.I0(p_reg_reg_n_98),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [10]),
        .O(\b_2_reg_5277[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_6 
       (.I0(p_reg_reg_n_99),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [9]),
        .O(\b_2_reg_5277[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [8]),
        .O(\b_2_reg_5277[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[3]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [7]),
        .O(\b_2_reg_5277[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[4]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [1]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[5]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [2]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[6]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [3]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[7]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [4]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[15]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[7]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [15]),
        .O(\b_2_reg_5277[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[7]_i_4 
       (.I0(p_reg_reg_n_94),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [14]),
        .O(\b_2_reg_5277[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[7]_i_5 
       (.I0(p_reg_reg_n_95),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [13]),
        .O(\b_2_reg_5277[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[7]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\b_2_reg_5277_reg[11]_i_4_0 [12]),
        .O(\b_2_reg_5277[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[8]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [5]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \b_2_reg_5277[9]_i_1 
       (.I0(\b_2_reg_5277_reg[11] [6]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1304_3_fu_2985_p2[17]),
        .O(D[9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_11 
       (.CI(\b_2_reg_5277_reg[11]_i_17_n_3 ),
        .CO({\b_2_reg_5277_reg[11]_i_11_n_3 ,\b_2_reg_5277_reg[11]_i_11_n_4 ,\b_2_reg_5277_reg[11]_i_11_n_5 ,\b_2_reg_5277_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(\NLW_b_2_reg_5277_reg[11]_i_11_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[11]_i_18_n_3 ,\b_2_reg_5277[11]_i_19_n_3 ,\b_2_reg_5277[11]_i_20_n_3 ,\b_2_reg_5277[11]_i_21_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_17 
       (.CI(\b_2_reg_5277_reg[11]_i_22_n_3 ),
        .CO({\b_2_reg_5277_reg[11]_i_17_n_3 ,\b_2_reg_5277_reg[11]_i_17_n_4 ,\b_2_reg_5277_reg[11]_i_17_n_5 ,\b_2_reg_5277_reg[11]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_b_2_reg_5277_reg[11]_i_17_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[11]_i_23_n_3 ,\b_2_reg_5277[11]_i_24_n_3 ,\b_2_reg_5277[11]_i_25_n_3 ,\b_2_reg_5277[11]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_22 
       (.CI(\b_2_reg_5277_reg[11]_i_27_n_3 ),
        .CO({\b_2_reg_5277_reg[11]_i_22_n_3 ,\b_2_reg_5277_reg[11]_i_22_n_4 ,\b_2_reg_5277_reg[11]_i_22_n_5 ,\b_2_reg_5277_reg[11]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_b_2_reg_5277_reg[11]_i_22_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[11]_i_28_n_3 ,\b_2_reg_5277[11]_i_29_n_3 ,\b_2_reg_5277[11]_i_30_n_3 ,\b_2_reg_5277[11]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_27 
       (.CI(1'b0),
        .CO({\b_2_reg_5277_reg[11]_i_27_n_3 ,\b_2_reg_5277_reg[11]_i_27_n_4 ,\b_2_reg_5277_reg[11]_i_27_n_5 ,\b_2_reg_5277_reg[11]_i_27_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_b_2_reg_5277_reg[11]_i_27_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[11]_i_32_n_3 ,\b_2_reg_5277[11]_i_33_n_3 ,\b_2_reg_5277[11]_i_34_n_3 ,\b_2_reg_5277[11]_i_35_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_3 
       (.CI(\b_2_reg_5277_reg[11]_i_5_n_3 ),
        .CO(\NLW_b_2_reg_5277_reg[11]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_2_reg_5277_reg[11]_i_3_O_UNCONNECTED [3:1],add_ln1304_2_fu_2989_p2}),
        .S({1'b0,1'b0,1'b0,\b_2_reg_5277_reg[0] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_4 
       (.CI(\b_2_reg_5277_reg[7]_i_2_n_3 ),
        .CO({\NLW_b_2_reg_5277_reg[11]_i_4_CO_UNCONNECTED [3],\b_2_reg_5277_reg[11]_i_4_n_4 ,\b_2_reg_5277_reg[11]_i_4_n_5 ,\b_2_reg_5277_reg[11]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92}),
        .O(add_ln1304_3_fu_2985_p2[19:16]),
        .S({\b_2_reg_5277_reg[11]_0 ,\b_2_reg_5277[11]_i_8_n_3 ,\b_2_reg_5277[11]_i_9_n_3 ,\b_2_reg_5277[11]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[11]_i_5 
       (.CI(\b_2_reg_5277_reg[11]_i_11_n_3 ),
        .CO({\b_2_reg_5277_reg[11]_i_5_n_3 ,\b_2_reg_5277_reg[11]_i_5_n_4 ,\b_2_reg_5277_reg[11]_i_5_n_5 ,\b_2_reg_5277_reg[11]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({DI,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92}),
        .O(\NLW_b_2_reg_5277_reg[11]_i_5_O_UNCONNECTED [3:0]),
        .S({S,\b_2_reg_5277[11]_i_14_n_3 ,\b_2_reg_5277[11]_i_15_n_3 ,\b_2_reg_5277[11]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[3]_i_2 
       (.CI(\b_2_reg_5277_reg[3]_i_3_n_3 ),
        .CO({\b_2_reg_5277_reg[3]_i_2_n_3 ,\b_2_reg_5277_reg[3]_i_2_n_4 ,\b_2_reg_5277_reg[3]_i_2_n_5 ,\b_2_reg_5277_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(add_ln1304_3_fu_2985_p2[11:8]),
        .S({\b_2_reg_5277[3]_i_4_n_3 ,\b_2_reg_5277[3]_i_5_n_3 ,\b_2_reg_5277[3]_i_6_n_3 ,\b_2_reg_5277[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[3]_i_3 
       (.CI(\b_2_reg_5277_reg[3]_i_8_n_3 ),
        .CO({\b_2_reg_5277_reg[3]_i_3_n_3 ,\b_2_reg_5277_reg[3]_i_3_n_4 ,\b_2_reg_5277_reg[3]_i_3_n_5 ,\b_2_reg_5277_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_b_2_reg_5277_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[3]_i_9_n_3 ,\b_2_reg_5277[3]_i_10_n_3 ,\b_2_reg_5277[3]_i_11_n_3 ,\b_2_reg_5277[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\b_2_reg_5277_reg[3]_i_8_n_3 ,\b_2_reg_5277_reg[3]_i_8_n_4 ,\b_2_reg_5277_reg[3]_i_8_n_5 ,\b_2_reg_5277_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_b_2_reg_5277_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\b_2_reg_5277[3]_i_13_n_3 ,\b_2_reg_5277[3]_i_14_n_3 ,\b_2_reg_5277[3]_i_15_n_3 ,\b_2_reg_5277[3]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \b_2_reg_5277_reg[7]_i_2 
       (.CI(\b_2_reg_5277_reg[3]_i_2_n_3 ),
        .CO({\b_2_reg_5277_reg[7]_i_2_n_3 ,\b_2_reg_5277_reg[7]_i_2_n_4 ,\b_2_reg_5277_reg[7]_i_2_n_5 ,\b_2_reg_5277_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(add_ln1304_3_fu_2985_p2[15:12]),
        .S({\b_2_reg_5277[7]_i_3_n_3 ,\b_2_reg_5277[7]_i_4_n_3 ,\b_2_reg_5277[7]_i_5_n_3 ,\b_2_reg_5277[7]_i_6_n_3 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__3_n_3,p_reg_reg_i_2__3_n_3,p_reg_reg_i_3__3_n_3,p_reg_reg_i_4__3_n_3,p_reg_reg_i_5__3_n_3,p_reg_reg_i_6__3_n_3,p_reg_reg_i_7__3_n_3,p_reg_reg_i_8__3_n_3,A,A,A,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,C[0],C[0],C[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],P,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(p_reg_reg_i_1__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(p_reg_reg_i_2__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(p_reg_reg_i_3__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(p_reg_reg_i_4__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(p_reg_reg_i_5__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(p_reg_reg_i_6__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(p_reg_reg_i_7__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(p_reg_reg_i_8__3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__2
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(A));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1
   (P,
    \tmp_reg_5183_reg[8] ,
    ap_clk,
    A,
    Q);
  output [18:0]P;
  output [7:0]\tmp_reg_5183_reg[8] ;
  input ap_clk;
  input [0:0]A;
  input [8:0]Q;

  wire [0:0]A;
  wire [18:0]P;
  wire [8:0]Q;
  wire ap_clk;
  wire [7:0]\tmp_reg_5183_reg[8] ;

  design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1_DSP48_2_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\tmp_reg_5183_reg[8] (\tmp_reg_5183_reg[8] ));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1_DSP48_2
   (P,
    \tmp_reg_5183_reg[8] ,
    ap_clk,
    A,
    Q);
  output [18:0]P;
  output [7:0]\tmp_reg_5183_reg[8] ;
  input ap_clk;
  input [0:0]A;
  input [8:0]Q;

  wire [0:0]A;
  wire [18:0]P;
  wire [8:0]Q;
  wire ap_clk;
  wire [7:0]\tmp_reg_5183_reg[8] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\tmp_reg_5183_reg[8] ,\tmp_reg_5183_reg[8] [0],\tmp_reg_5183_reg[8] [0],\tmp_reg_5183_reg[8] [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\tmp_reg_5183_reg[8] [7]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(\tmp_reg_5183_reg[8] [6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(\tmp_reg_5183_reg[8] [5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(\tmp_reg_5183_reg[8] [4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(\tmp_reg_5183_reg[8] [3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\tmp_reg_5183_reg[8] [2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(\tmp_reg_5183_reg[8] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_reg_5198[3]_i_1 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\tmp_reg_5183_reg[8] [0]));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1
   (PCOUT,
    A,
    ap_clk,
    p_reg_reg,
    Q);
  output [47:0]PCOUT;
  output [0:0]A;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [1:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg;

  design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1_DSP48_3_U
       (.A(A),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1_DSP48_3
   (PCOUT,
    A,
    ap_clk,
    p_reg_reg_0,
    Q);
  output [47:0]PCOUT;
  output [0:0]A;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [1:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,p_reg_reg_0,p_reg_reg_0[0],p_reg_reg_0[0],p_reg_reg_0[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(A));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1
   (P,
    \tmp_3_reg_5188_reg[8] ,
    ap_clk,
    A,
    p_reg_reg,
    Q);
  output [19:0]P;
  output [7:0]\tmp_3_reg_5188_reg[8] ;
  input ap_clk;
  input [0:0]A;
  input [18:0]p_reg_reg;
  input [8:0]Q;

  wire [0:0]A;
  wire [19:0]P;
  wire [8:0]Q;
  wire ap_clk;
  wire [18:0]p_reg_reg;
  wire [7:0]\tmp_3_reg_5188_reg[8] ;

  design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1_DSP48_6_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .\tmp_3_reg_5188_reg[8] (\tmp_3_reg_5188_reg[8] ));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1_DSP48_6
   (P,
    \tmp_3_reg_5188_reg[8] ,
    ap_clk,
    A,
    p_reg_reg_0,
    Q);
  output [19:0]P;
  output [7:0]\tmp_3_reg_5188_reg[8] ;
  input ap_clk;
  input [0:0]A;
  input [18:0]p_reg_reg_0;
  input [8:0]Q;

  wire [0:0]A;
  wire [19:0]P;
  wire [8:0]Q;
  wire ap_clk;
  wire [18:0]p_reg_reg_0;
  wire [7:0]\tmp_3_reg_5188_reg[8] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\tmp_3_reg_5188_reg[8] ,\tmp_3_reg_5188_reg[8] [0],\tmp_3_reg_5188_reg[8] [0],\tmp_3_reg_5188_reg[8] [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\tmp_3_reg_5188_reg[8] [7]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(\tmp_3_reg_5188_reg[8] [6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(\tmp_3_reg_5188_reg[8] [5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(\tmp_3_reg_5188_reg[8] [4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(\tmp_3_reg_5188_reg[8] [3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\tmp_3_reg_5188_reg[8] [2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(\tmp_3_reg_5188_reg[8] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__1
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\tmp_3_reg_5188_reg[8] [0]));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1
   (p_reg_reg,
    p_reg_reg_0,
    S,
    p_reg_reg_1,
    DI,
    ap_clk,
    A,
    P);
  output [18:0]p_reg_reg;
  output [0:0]p_reg_reg_0;
  output [0:0]S;
  output [0:0]p_reg_reg_1;
  output [0:0]DI;
  input ap_clk;
  input [8:0]A;
  input [0:0]P;

  wire [8:0]A;
  wire [0:0]DI;
  wire [0:0]P;
  wire [0:0]S;
  wire ap_clk;
  wire [18:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;

  design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4_25 design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4_U
       (.A(A),
        .DI(DI),
        .P(P),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1" *) 
module design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_12
   (A,
    SS,
    D,
    ap_clk,
    p_reg_reg,
    PCOUT,
    Q,
    cmp2_i236_reg_1295,
    g_reg_5204_pp0_iter18_reg,
    \g_2_reg_5396_reg[11]_i_3 );
  output [0:0]A;
  output [0:0]SS;
  output [11:0]D;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [47:0]PCOUT;
  input [1:0]Q;
  input cmp2_i236_reg_1295;
  input [8:0]g_reg_5204_pp0_iter18_reg;
  input [8:0]\g_2_reg_5396_reg[11]_i_3 ;

  wire [0:0]A;
  wire [11:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire cmp2_i236_reg_1295;
  wire [8:0]\g_2_reg_5396_reg[11]_i_3 ;
  wire [8:0]g_reg_5204_pp0_iter18_reg;
  wire [7:0]p_reg_reg;

  design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .SS(SS),
        .ap_clk(ap_clk),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\g_2_reg_5396_reg[11]_i_3_0 (\g_2_reg_5396_reg[11]_i_3 ),
        .g_reg_5204_pp0_iter18_reg(g_reg_5204_pp0_iter18_reg),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4
   (A,
    SS,
    D,
    ap_clk,
    p_reg_reg_0,
    PCOUT,
    Q,
    cmp2_i236_reg_1295,
    g_reg_5204_pp0_iter18_reg,
    \g_2_reg_5396_reg[11]_i_3_0 );
  output [0:0]A;
  output [0:0]SS;
  output [11:0]D;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [47:0]PCOUT;
  input [1:0]Q;
  input cmp2_i236_reg_1295;
  input [8:0]g_reg_5204_pp0_iter18_reg;
  input [8:0]\g_2_reg_5396_reg[11]_i_3_0 ;

  wire [0:0]A;
  wire [11:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [20:20]add_ln1303_2_fu_3172_p2;
  wire [19:8]add_ln1303_2_fu_3172_p2__0;
  wire ap_clk;
  wire cmp2_i236_reg_1295;
  wire \g_2_reg_5396[11]_i_4_n_3 ;
  wire \g_2_reg_5396[1]_i_3_n_3 ;
  wire \g_2_reg_5396[1]_i_4_n_3 ;
  wire \g_2_reg_5396[1]_i_5_n_3 ;
  wire \g_2_reg_5396[5]_i_3_n_3 ;
  wire \g_2_reg_5396[5]_i_4_n_3 ;
  wire \g_2_reg_5396[5]_i_5_n_3 ;
  wire \g_2_reg_5396[5]_i_6_n_3 ;
  wire \g_2_reg_5396[9]_i_3_n_3 ;
  wire \g_2_reg_5396[9]_i_4_n_3 ;
  wire \g_2_reg_5396[9]_i_5_n_3 ;
  wire \g_2_reg_5396[9]_i_6_n_3 ;
  wire [8:0]\g_2_reg_5396_reg[11]_i_3_0 ;
  wire \g_2_reg_5396_reg[11]_i_3_n_6 ;
  wire \g_2_reg_5396_reg[1]_i_2_n_3 ;
  wire \g_2_reg_5396_reg[1]_i_2_n_4 ;
  wire \g_2_reg_5396_reg[1]_i_2_n_5 ;
  wire \g_2_reg_5396_reg[1]_i_2_n_6 ;
  wire \g_2_reg_5396_reg[5]_i_2_n_3 ;
  wire \g_2_reg_5396_reg[5]_i_2_n_4 ;
  wire \g_2_reg_5396_reg[5]_i_2_n_5 ;
  wire \g_2_reg_5396_reg[5]_i_2_n_6 ;
  wire \g_2_reg_5396_reg[9]_i_2_n_3 ;
  wire \g_2_reg_5396_reg[9]_i_2_n_4 ;
  wire \g_2_reg_5396_reg[9]_i_2_n_5 ;
  wire \g_2_reg_5396_reg[9]_i_2_n_6 ;
  wire [8:0]g_reg_5204_pp0_iter18_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_g_2_reg_5396_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_2_reg_5396_reg[11]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_g_2_reg_5396_reg[1]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[0]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[10]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[7]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \g_2_reg_5396[11]_i_1 
       (.I0(add_ln1303_2_fu_3172_p2),
        .I1(cmp2_i236_reg_1295),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[11]_i_2 
       (.I0(g_reg_5204_pp0_iter18_reg[8]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[19]),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[11]_i_4 
       (.I0(p_reg_reg_n_90),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [8]),
        .O(\g_2_reg_5396[11]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[1]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[9]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[1]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [0]),
        .O(\g_2_reg_5396[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[1]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [0]),
        .O(\g_2_reg_5396[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[1]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [0]),
        .O(\g_2_reg_5396[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[2]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[3]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[0]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[4]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[1]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[5]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[2]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[13]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[5]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [3]),
        .O(\g_2_reg_5396[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[5]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [2]),
        .O(\g_2_reg_5396[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[5]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [1]),
        .O(\g_2_reg_5396[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[5]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [0]),
        .O(\g_2_reg_5396[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[6]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[3]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[7]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[4]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[15]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[8]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[5]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_5396[9]_i_1 
       (.I0(g_reg_5204_pp0_iter18_reg[6]),
        .I1(cmp2_i236_reg_1295),
        .I2(add_ln1303_2_fu_3172_p2__0[17]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[9]_i_3 
       (.I0(p_reg_reg_n_91),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [7]),
        .O(\g_2_reg_5396[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[9]_i_4 
       (.I0(p_reg_reg_n_92),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [6]),
        .O(\g_2_reg_5396[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[9]_i_5 
       (.I0(p_reg_reg_n_93),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [5]),
        .O(\g_2_reg_5396[9]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_5396[9]_i_6 
       (.I0(p_reg_reg_n_94),
        .I1(\g_2_reg_5396_reg[11]_i_3_0 [4]),
        .O(\g_2_reg_5396[9]_i_6_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \g_2_reg_5396_reg[11]_i_3 
       (.CI(\g_2_reg_5396_reg[9]_i_2_n_3 ),
        .CO({\NLW_g_2_reg_5396_reg[11]_i_3_CO_UNCONNECTED [3],add_ln1303_2_fu_3172_p2,\NLW_g_2_reg_5396_reg[11]_i_3_CO_UNCONNECTED [1],\g_2_reg_5396_reg[11]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_90}),
        .O({\NLW_g_2_reg_5396_reg[11]_i_3_O_UNCONNECTED [3:2],add_ln1303_2_fu_3172_p2__0[19:18]}),
        .S({1'b0,1'b1,p_reg_reg_n_89,\g_2_reg_5396[11]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \g_2_reg_5396_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\g_2_reg_5396_reg[1]_i_2_n_3 ,\g_2_reg_5396_reg[1]_i_2_n_4 ,\g_2_reg_5396_reg[1]_i_2_n_5 ,\g_2_reg_5396_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,1'b0}),
        .O({add_ln1303_2_fu_3172_p2__0[9:8],\NLW_g_2_reg_5396_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\g_2_reg_5396[1]_i_3_n_3 ,\g_2_reg_5396[1]_i_4_n_3 ,\g_2_reg_5396[1]_i_5_n_3 ,p_reg_reg_n_102}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \g_2_reg_5396_reg[5]_i_2 
       (.CI(\g_2_reg_5396_reg[1]_i_2_n_3 ),
        .CO({\g_2_reg_5396_reg[5]_i_2_n_3 ,\g_2_reg_5396_reg[5]_i_2_n_4 ,\g_2_reg_5396_reg[5]_i_2_n_5 ,\g_2_reg_5396_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98}),
        .O(add_ln1303_2_fu_3172_p2__0[13:10]),
        .S({\g_2_reg_5396[5]_i_3_n_3 ,\g_2_reg_5396[5]_i_4_n_3 ,\g_2_reg_5396[5]_i_5_n_3 ,\g_2_reg_5396[5]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \g_2_reg_5396_reg[9]_i_2 
       (.CI(\g_2_reg_5396_reg[5]_i_2_n_3 ),
        .CO({\g_2_reg_5396_reg[9]_i_2_n_3 ,\g_2_reg_5396_reg[9]_i_2_n_4 ,\g_2_reg_5396_reg[9]_i_2_n_5 ,\g_2_reg_5396_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94}),
        .O(add_ln1303_2_fu_3172_p2__0[17:14]),
        .S({\g_2_reg_5396[9]_i_3_n_3 ,\g_2_reg_5396[9]_i_4_n_3 ,\g_2_reg_5396[9]_i_5_n_3 ,\g_2_reg_5396[9]_i_6_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,p_reg_reg_0,p_reg_reg_0[0],p_reg_reg_0[0],p_reg_reg_0[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(A));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4" *) 
module design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_DSP48_4_25
   (p_reg_reg_0,
    p_reg_reg_1,
    S,
    p_reg_reg_2,
    DI,
    ap_clk,
    A,
    P);
  output [18:0]p_reg_reg_0;
  output [0:0]p_reg_reg_1;
  output [0:0]S;
  output [0:0]p_reg_reg_2;
  output [0:0]DI;
  input ap_clk;
  input [8:0]A;
  input [0:0]P;

  wire [8:0]A;
  wire [0:0]DI;
  wire [0:0]P;
  wire [0:0]S;
  wire ap_clk;
  wire [18:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire p_reg_reg_n_89;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \b_2_reg_5277[11]_i_12 
       (.I0(p_reg_reg_n_89),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_13 
       (.I0(p_reg_reg_n_89),
        .I1(P),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \b_2_reg_5277[11]_i_6 
       (.I0(p_reg_reg_n_89),
        .O(p_reg_reg_2));
  LUT2 #(
    .INIT(4'h6)) 
    \b_2_reg_5277[11]_i_7 
       (.I0(p_reg_reg_n_89),
        .I1(P),
        .O(p_reg_reg_1));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,A[0],A[0],A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],p_reg_reg_n_89,p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (P,
    p_reg_reg,
    ap_clk,
    ZplateHorContDelta_val,
    p_reg_reg_0,
    p_reg_reg_1,
    phi_mul_fu_492_reg);
  output [10:0]P;
  input [0:0]p_reg_reg;
  input ap_clk;
  input [15:0]ZplateHorContDelta_val;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [15:0]phi_mul_fu_492_reg;

  wire [10:0]P;
  wire [15:0]ZplateHorContDelta_val;
  wire ap_clk;
  wire [0:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [15:0]phi_mul_fu_492_reg;

  design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U
       (.P(P),
        .ZplateHorContDelta_val(ZplateHorContDelta_val),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .phi_mul_fu_492_reg(phi_mul_fu_492_reg));
endmodule

module design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
   (P,
    p_reg_reg_0,
    ap_clk,
    ZplateHorContDelta_val,
    p_reg_reg_1,
    p_reg_reg_2,
    phi_mul_fu_492_reg);
  output [10:0]P;
  input [0:0]p_reg_reg_0;
  input ap_clk;
  input [15:0]ZplateHorContDelta_val;
  input [15:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]phi_mul_fu_492_reg;

  wire [10:0]P;
  wire [15:0]ZplateHorContDelta_val;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire p_reg_reg_i_10__0_n_3;
  wire p_reg_reg_i_11__0_n_3;
  wire p_reg_reg_i_12__0_n_3;
  wire p_reg_reg_i_13__0_n_3;
  wire p_reg_reg_i_14__0_n_3;
  wire p_reg_reg_i_15__0_n_3;
  wire p_reg_reg_i_16__0_n_3;
  wire p_reg_reg_i_17_n_3;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_1__0_n_10;
  wire p_reg_reg_i_1__0_n_4;
  wire p_reg_reg_i_1__0_n_5;
  wire p_reg_reg_i_1__0_n_6;
  wire p_reg_reg_i_1__0_n_7;
  wire p_reg_reg_i_1__0_n_8;
  wire p_reg_reg_i_1__0_n_9;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_2__0_n_10;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_2__0_n_7;
  wire p_reg_reg_i_2__0_n_8;
  wire p_reg_reg_i_2__0_n_9;
  wire p_reg_reg_i_3__0_n_10;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_3__0_n_7;
  wire p_reg_reg_i_3__0_n_8;
  wire p_reg_reg_i_3__0_n_9;
  wire p_reg_reg_i_4__0_n_10;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_4__0_n_4;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_4__0_n_6;
  wire p_reg_reg_i_4__0_n_7;
  wire p_reg_reg_i_4__0_n_8;
  wire p_reg_reg_i_4__0_n_9;
  wire p_reg_reg_i_5__0_n_3;
  wire p_reg_reg_i_6__0_n_3;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_8__0_n_3;
  wire p_reg_reg_i_9__0_n_3;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [15:0]phi_mul_fu_492_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ZplateHorContDelta_val[15],ZplateHorContDelta_val[15],ZplateHorContDelta_val}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__0_n_7,p_reg_reg_i_1__0_n_8,p_reg_reg_i_1__0_n_9,p_reg_reg_i_1__0_n_10,p_reg_reg_i_2__0_n_7,p_reg_reg_i_2__0_n_8,p_reg_reg_i_2__0_n_9,p_reg_reg_i_2__0_n_10,p_reg_reg_i_3__0_n_7,p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10,p_reg_reg_i_4__0_n_7,p_reg_reg_i_4__0_n_8,p_reg_reg_i_4__0_n_9,p_reg_reg_i_4__0_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0
       (.I0(phi_mul_fu_492_reg[10]),
        .I1(p_reg_reg_2[10]),
        .O(p_reg_reg_i_10__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__0
       (.I0(phi_mul_fu_492_reg[9]),
        .I1(p_reg_reg_2[9]),
        .O(p_reg_reg_i_11__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__0
       (.I0(phi_mul_fu_492_reg[8]),
        .I1(p_reg_reg_2[8]),
        .O(p_reg_reg_i_12__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__0
       (.I0(phi_mul_fu_492_reg[7]),
        .I1(p_reg_reg_2[7]),
        .O(p_reg_reg_i_13__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__0
       (.I0(phi_mul_fu_492_reg[6]),
        .I1(p_reg_reg_2[6]),
        .O(p_reg_reg_i_14__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__0
       (.I0(phi_mul_fu_492_reg[5]),
        .I1(p_reg_reg_2[5]),
        .O(p_reg_reg_i_15__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__0
       (.I0(phi_mul_fu_492_reg[4]),
        .I1(p_reg_reg_2[4]),
        .O(p_reg_reg_i_16__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(phi_mul_fu_492_reg[3]),
        .I1(p_reg_reg_2[3]),
        .O(p_reg_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(phi_mul_fu_492_reg[2]),
        .I1(p_reg_reg_2[2]),
        .O(p_reg_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(phi_mul_fu_492_reg[1]),
        .I1(p_reg_reg_2[1]),
        .O(p_reg_reg_i_19_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_3),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3],p_reg_reg_i_1__0_n_4,p_reg_reg_i_1__0_n_5,p_reg_reg_i_1__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_fu_492_reg[14:12]}),
        .O({p_reg_reg_i_1__0_n_7,p_reg_reg_i_1__0_n_8,p_reg_reg_i_1__0_n_9,p_reg_reg_i_1__0_n_10}),
        .S({p_reg_reg_i_5__0_n_3,p_reg_reg_i_6__0_n_3,p_reg_reg_i_7__0_n_3,p_reg_reg_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(phi_mul_fu_492_reg[0]),
        .I1(p_reg_reg_2[0]),
        .O(p_reg_reg_i_20_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_3),
        .CO({p_reg_reg_i_2__0_n_3,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_492_reg[11:8]),
        .O({p_reg_reg_i_2__0_n_7,p_reg_reg_i_2__0_n_8,p_reg_reg_i_2__0_n_9,p_reg_reg_i_2__0_n_10}),
        .S({p_reg_reg_i_9__0_n_3,p_reg_reg_i_10__0_n_3,p_reg_reg_i_11__0_n_3,p_reg_reg_i_12__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_3__0
       (.CI(p_reg_reg_i_4__0_n_3),
        .CO({p_reg_reg_i_3__0_n_3,p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_492_reg[7:4]),
        .O({p_reg_reg_i_3__0_n_7,p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10}),
        .S({p_reg_reg_i_13__0_n_3,p_reg_reg_i_14__0_n_3,p_reg_reg_i_15__0_n_3,p_reg_reg_i_16__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_4__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_4__0_n_3,p_reg_reg_i_4__0_n_4,p_reg_reg_i_4__0_n_5,p_reg_reg_i_4__0_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_492_reg[3:0]),
        .O({p_reg_reg_i_4__0_n_7,p_reg_reg_i_4__0_n_8,p_reg_reg_i_4__0_n_9,p_reg_reg_i_4__0_n_10}),
        .S({p_reg_reg_i_17_n_3,p_reg_reg_i_18_n_3,p_reg_reg_i_19_n_3,p_reg_reg_i_20_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_2[15]),
        .I1(phi_mul_fu_492_reg[15]),
        .O(p_reg_reg_i_5__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_6__0
       (.I0(phi_mul_fu_492_reg[14]),
        .I1(p_reg_reg_2[14]),
        .O(p_reg_reg_i_6__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_7__0
       (.I0(phi_mul_fu_492_reg[13]),
        .I1(p_reg_reg_2[13]),
        .O(p_reg_reg_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8__0
       (.I0(phi_mul_fu_492_reg[12]),
        .I1(p_reg_reg_2[12]),
        .O(p_reg_reg_i_8__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__0
       (.I0(phi_mul_fu_492_reg[11]),
        .I1(p_reg_reg_2[11]),
        .O(p_reg_reg_i_9__0_n_3));
endmodule

module design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
   (P,
    ap_clk,
    A);
  output [8:0]P;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_clk;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_84,tmp_product_n_85,P,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1" *) 
module design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1_13
   (P,
    ap_clk,
    A);
  output [8:0]P;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_clk;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_84,tmp_product_n_85,P,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1" *) 
module design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1_14
   (P,
    ap_clk,
    A);
  output [8:0]P;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_clk;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_84,tmp_product_n_85,P,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_reg_ap_uint_10_s
   (\ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] ,
    \icmp_ln1473_reg_5019_reg[0] ,
    E,
    D,
    Q,
    ap_phi_reg_pp0_iter2_hHatch_reg_1414,
    valid_out,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0]_0 ,
    \xCount_4_0_reg[9] ,
    \xCount_4_0_reg[9]_0 ,
    \xCount_4_0_reg[9]_1 ,
    \xCount_4_0_reg[9]_2 ,
    icmp_ln1072_reg_4971,
    \d_val_read_reg_22_reg[9]_0 ,
    ap_clk);
  output \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] ;
  output \icmp_ln1473_reg_5019_reg[0] ;
  output [0:0]E;
  output [9:0]D;
  input [9:0]Q;
  input ap_phi_reg_pp0_iter2_hHatch_reg_1414;
  input [0:0]valid_out;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0]_0 ;
  input \xCount_4_0_reg[9] ;
  input \xCount_4_0_reg[9]_0 ;
  input \xCount_4_0_reg[9]_1 ;
  input \xCount_4_0_reg[9]_2 ;
  input icmp_ln1072_reg_4971;
  input [9:0]\d_val_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1414;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0]_0 ;
  wire [9:0]d_val_read_reg_22;
  wire [9:0]\d_val_read_reg_22_reg[9]_0 ;
  wire icmp_ln1072_reg_4971;
  wire \icmp_ln1473_reg_5019_reg[0] ;
  wire icmp_ln1478_fu_1977_p2;
  wire icmp_ln1483_fu_1983_p2;
  wire [0:0]valid_out;
  wire \xCount_4_0[3]_i_2_n_3 ;
  wire \xCount_4_0[3]_i_3_n_3 ;
  wire \xCount_4_0[3]_i_4_n_3 ;
  wire \xCount_4_0[3]_i_5_n_3 ;
  wire \xCount_4_0[3]_i_6_n_3 ;
  wire \xCount_4_0[7]_i_2_n_3 ;
  wire \xCount_4_0[7]_i_3_n_3 ;
  wire \xCount_4_0[7]_i_4_n_3 ;
  wire \xCount_4_0[7]_i_5_n_3 ;
  wire \xCount_4_0[9]_i_10_n_3 ;
  wire \xCount_4_0[9]_i_12_n_3 ;
  wire \xCount_4_0[9]_i_13_n_3 ;
  wire \xCount_4_0[9]_i_14_n_3 ;
  wire \xCount_4_0[9]_i_15_n_3 ;
  wire \xCount_4_0[9]_i_16_n_3 ;
  wire \xCount_4_0[9]_i_17_n_3 ;
  wire \xCount_4_0[9]_i_18_n_3 ;
  wire \xCount_4_0[9]_i_19_n_3 ;
  wire \xCount_4_0[9]_i_20_n_3 ;
  wire \xCount_4_0[9]_i_21_n_3 ;
  wire \xCount_4_0[9]_i_22_n_3 ;
  wire \xCount_4_0[9]_i_23_n_3 ;
  wire \xCount_4_0[9]_i_24_n_3 ;
  wire \xCount_4_0[9]_i_25_n_3 ;
  wire \xCount_4_0[9]_i_26_n_3 ;
  wire \xCount_4_0[9]_i_9_n_3 ;
  wire \xCount_4_0_reg[3]_i_1_n_3 ;
  wire \xCount_4_0_reg[3]_i_1_n_4 ;
  wire \xCount_4_0_reg[3]_i_1_n_5 ;
  wire \xCount_4_0_reg[3]_i_1_n_6 ;
  wire \xCount_4_0_reg[7]_i_1_n_3 ;
  wire \xCount_4_0_reg[7]_i_1_n_4 ;
  wire \xCount_4_0_reg[7]_i_1_n_5 ;
  wire \xCount_4_0_reg[7]_i_1_n_6 ;
  wire \xCount_4_0_reg[9] ;
  wire \xCount_4_0_reg[9]_0 ;
  wire \xCount_4_0_reg[9]_1 ;
  wire \xCount_4_0_reg[9]_2 ;
  wire \xCount_4_0_reg[9]_i_11_n_3 ;
  wire \xCount_4_0_reg[9]_i_11_n_4 ;
  wire \xCount_4_0_reg[9]_i_11_n_5 ;
  wire \xCount_4_0_reg[9]_i_11_n_6 ;
  wire \xCount_4_0_reg[9]_i_3_n_6 ;
  wire \xCount_4_0_reg[9]_i_8_n_4 ;
  wire \xCount_4_0_reg[9]_i_8_n_5 ;
  wire \xCount_4_0_reg[9]_i_8_n_6 ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_4_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_4_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_4_0_reg[9]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_8_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00F0EEEE)) 
    \ap_phi_reg_pp0_iter2_hHatch_reg_1414[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .I1(valid_out),
        .I2(icmp_ln1483_fu_1983_p2),
        .I3(icmp_ln1478_fu_1977_p2),
        .I4(\ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] ));
  FDRE \d_val_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [0]),
        .Q(d_val_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [1]),
        .Q(d_val_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [2]),
        .Q(d_val_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [3]),
        .Q(d_val_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [4]),
        .Q(d_val_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [5]),
        .Q(d_val_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [6]),
        .Q(d_val_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [7]),
        .Q(d_val_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [8]),
        .Q(d_val_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [9]),
        .Q(d_val_read_reg_22[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_4_0[3]_i_2 
       (.I0(\xCount_4_0[9]_i_18_n_3 ),
        .O(\xCount_4_0[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[3]_i_3 
       (.I0(Q[3]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[3]),
        .O(\xCount_4_0[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[3]_i_4 
       (.I0(Q[2]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[2]),
        .O(\xCount_4_0[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[3]_i_5 
       (.I0(Q[1]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[1]),
        .O(\xCount_4_0[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h59)) 
    \xCount_4_0[3]_i_6 
       (.I0(Q[0]),
        .I1(d_val_read_reg_22[0]),
        .I2(\xCount_4_0[9]_i_18_n_3 ),
        .O(\xCount_4_0[3]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[7]_i_2 
       (.I0(Q[7]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[7]),
        .O(\xCount_4_0[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[7]_i_3 
       (.I0(Q[6]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[6]),
        .O(\xCount_4_0[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[7]_i_4 
       (.I0(Q[5]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[5]),
        .O(\xCount_4_0[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[7]_i_5 
       (.I0(Q[4]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[4]),
        .O(\xCount_4_0[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xCount_4_0[9]_i_10 
       (.I0(Q[8]),
        .I1(\xCount_4_0[9]_i_18_n_3 ),
        .I2(d_val_read_reg_22[8]),
        .O(\xCount_4_0[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \xCount_4_0[9]_i_12 
       (.I0(Q[8]),
        .I1(d_val_read_reg_22[8]),
        .I2(d_val_read_reg_22[9]),
        .I3(Q[9]),
        .O(\xCount_4_0[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_4_0[9]_i_13 
       (.I0(Q[9]),
        .I1(d_val_read_reg_22[9]),
        .I2(Q[8]),
        .I3(d_val_read_reg_22[8]),
        .O(\xCount_4_0[9]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_4_0[9]_i_14 
       (.I0(d_val_read_reg_22[9]),
        .I1(Q[9]),
        .O(\xCount_4_0[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_4_0[9]_i_15 
       (.I0(d_val_read_reg_22[6]),
        .I1(Q[6]),
        .I2(d_val_read_reg_22[7]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(d_val_read_reg_22[8]),
        .O(\xCount_4_0[9]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_4_0[9]_i_16 
       (.I0(d_val_read_reg_22[4]),
        .I1(Q[4]),
        .I2(d_val_read_reg_22[5]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(d_val_read_reg_22[3]),
        .O(\xCount_4_0[9]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_4_0[9]_i_17 
       (.I0(d_val_read_reg_22[0]),
        .I1(Q[0]),
        .I2(d_val_read_reg_22[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(d_val_read_reg_22[2]),
        .O(\xCount_4_0[9]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \xCount_4_0[9]_i_18 
       (.I0(icmp_ln1478_fu_1977_p2),
        .I1(valid_out),
        .I2(icmp_ln1072_reg_4971),
        .I3(\xCount_4_0_reg[9]_0 ),
        .I4(\xCount_4_0_reg[9]_1 ),
        .I5(\xCount_4_0_reg[9]_2 ),
        .O(\xCount_4_0[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xCount_4_0[9]_i_19 
       (.I0(d_val_read_reg_22[7]),
        .I1(Q[7]),
        .I2(d_val_read_reg_22[6]),
        .I3(Q[6]),
        .O(\xCount_4_0[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \xCount_4_0[9]_i_2 
       (.I0(\xCount_4_0_reg[9] ),
        .I1(\xCount_4_0_reg[9]_0 ),
        .I2(\xCount_4_0_reg[9]_1 ),
        .I3(\xCount_4_0_reg[9]_2 ),
        .I4(icmp_ln1478_fu_1977_p2),
        .I5(icmp_ln1483_fu_1983_p2),
        .O(E));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xCount_4_0[9]_i_20 
       (.I0(d_val_read_reg_22[5]),
        .I1(Q[5]),
        .I2(d_val_read_reg_22[4]),
        .I3(Q[4]),
        .O(\xCount_4_0[9]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xCount_4_0[9]_i_21 
       (.I0(d_val_read_reg_22[3]),
        .I1(Q[3]),
        .I2(d_val_read_reg_22[2]),
        .I3(Q[2]),
        .O(\xCount_4_0[9]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xCount_4_0[9]_i_22 
       (.I0(d_val_read_reg_22[1]),
        .I1(Q[1]),
        .I2(d_val_read_reg_22[0]),
        .I3(Q[0]),
        .O(\xCount_4_0[9]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_4_0[9]_i_23 
       (.I0(Q[7]),
        .I1(d_val_read_reg_22[7]),
        .I2(Q[6]),
        .I3(d_val_read_reg_22[6]),
        .O(\xCount_4_0[9]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_4_0[9]_i_24 
       (.I0(Q[5]),
        .I1(d_val_read_reg_22[5]),
        .I2(Q[4]),
        .I3(d_val_read_reg_22[4]),
        .O(\xCount_4_0[9]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_4_0[9]_i_25 
       (.I0(Q[3]),
        .I1(d_val_read_reg_22[3]),
        .I2(Q[2]),
        .I3(d_val_read_reg_22[2]),
        .O(\xCount_4_0[9]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_4_0[9]_i_26 
       (.I0(Q[1]),
        .I1(d_val_read_reg_22[1]),
        .I2(Q[0]),
        .I3(d_val_read_reg_22[0]),
        .O(\xCount_4_0[9]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \xCount_4_0[9]_i_4 
       (.I0(\xCount_4_0_reg[9] ),
        .I1(\xCount_4_0_reg[9]_0 ),
        .I2(\xCount_4_0_reg[9]_1 ),
        .I3(\xCount_4_0_reg[9]_2 ),
        .I4(icmp_ln1478_fu_1977_p2),
        .I5(icmp_ln1483_fu_1983_p2),
        .O(\icmp_ln1473_reg_5019_reg[0] ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xCount_4_0[9]_i_9 
       (.I0(\xCount_4_0[9]_i_18_n_3 ),
        .I1(d_val_read_reg_22[9]),
        .I2(Q[9]),
        .O(\xCount_4_0[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_4_0_reg[3]_i_1_n_3 ,\xCount_4_0_reg[3]_i_1_n_4 ,\xCount_4_0_reg[3]_i_1_n_5 ,\xCount_4_0_reg[3]_i_1_n_6 }),
        .CYINIT(\xCount_4_0[3]_i_2_n_3 ),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S({\xCount_4_0[3]_i_3_n_3 ,\xCount_4_0[3]_i_4_n_3 ,\xCount_4_0[3]_i_5_n_3 ,\xCount_4_0[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[7]_i_1 
       (.CI(\xCount_4_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_4_0_reg[7]_i_1_n_3 ,\xCount_4_0_reg[7]_i_1_n_4 ,\xCount_4_0_reg[7]_i_1_n_5 ,\xCount_4_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\xCount_4_0[7]_i_2_n_3 ,\xCount_4_0[7]_i_3_n_3 ,\xCount_4_0[7]_i_4_n_3 ,\xCount_4_0[7]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_11 
       (.CI(1'b0),
        .CO({\xCount_4_0_reg[9]_i_11_n_3 ,\xCount_4_0_reg[9]_i_11_n_4 ,\xCount_4_0_reg[9]_i_11_n_5 ,\xCount_4_0_reg[9]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_4_0[9]_i_19_n_3 ,\xCount_4_0[9]_i_20_n_3 ,\xCount_4_0[9]_i_21_n_3 ,\xCount_4_0[9]_i_22_n_3 }),
        .O(\NLW_xCount_4_0_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({\xCount_4_0[9]_i_23_n_3 ,\xCount_4_0[9]_i_24_n_3 ,\xCount_4_0[9]_i_25_n_3 ,\xCount_4_0[9]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_3 
       (.CI(\xCount_4_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_4_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_4_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_4_0_reg[9]_i_3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\xCount_4_0[9]_i_9_n_3 ,\xCount_4_0[9]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_7 
       (.CI(\xCount_4_0_reg[9]_i_11_n_3 ),
        .CO({\NLW_xCount_4_0_reg[9]_i_7_CO_UNCONNECTED [3:1],icmp_ln1478_fu_1977_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_4_0[9]_i_12_n_3 }),
        .O(\NLW_xCount_4_0_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\xCount_4_0[9]_i_13_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_8 
       (.CI(1'b0),
        .CO({icmp_ln1483_fu_1983_p2,\xCount_4_0_reg[9]_i_8_n_4 ,\xCount_4_0_reg[9]_i_8_n_5 ,\xCount_4_0_reg[9]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_4_0_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({\xCount_4_0[9]_i_14_n_3 ,\xCount_4_0[9]_i_15_n_3 ,\xCount_4_0[9]_i_16_n_3 ,\xCount_4_0[9]_i_17_n_3 }));
endmodule

module design_1_v_tpg_0_0_reg_unsigned_short_s
   (s,
    \count_reg[12] ,
    \count_reg[8] ,
    \count_reg[0] ,
    \count_reg[20] ,
    E,
    count_new_0_reg_432,
    D,
    \ap_CS_fsm_reg[1] ,
    Q,
    \count_new_0_reg_432_reg[31] ,
    tmp_1_fu_672_p4,
    icmp_ln500_reg_729,
    \d_read_reg_22_reg[15]_0 ,
    ap_clk);
  output s;
  output \count_reg[12] ;
  output \count_reg[8] ;
  output \count_reg[0] ;
  output \count_reg[20] ;
  output [0:0]E;
  output count_new_0_reg_432;
  output [30:0]D;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]Q;
  input [31:0]\count_new_0_reg_432_reg[31] ;
  input [28:0]tmp_1_fu_672_p4;
  input icmp_ln500_reg_729;
  input [15:0]\d_read_reg_22_reg[15]_0 ;
  input ap_clk;

  wire [30:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire count_new_0_reg_432;
  wire \count_new_0_reg_432[31]_i_10_n_3 ;
  wire \count_new_0_reg_432[31]_i_11_n_3 ;
  wire \count_new_0_reg_432[31]_i_12_n_3 ;
  wire \count_new_0_reg_432[31]_i_13_n_3 ;
  wire \count_new_0_reg_432[31]_i_14_n_3 ;
  wire \count_new_0_reg_432[31]_i_15_n_3 ;
  wire \count_new_0_reg_432[31]_i_9_n_3 ;
  wire \count_new_0_reg_432_reg[12]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[12]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[12]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[12]_i_1_n_6 ;
  wire \count_new_0_reg_432_reg[16]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[16]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[16]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[16]_i_1_n_6 ;
  wire \count_new_0_reg_432_reg[20]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[20]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[20]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[20]_i_1_n_6 ;
  wire \count_new_0_reg_432_reg[24]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[24]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[24]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[24]_i_1_n_6 ;
  wire \count_new_0_reg_432_reg[28]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[28]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[28]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[28]_i_1_n_6 ;
  wire [31:0]\count_new_0_reg_432_reg[31] ;
  wire \count_new_0_reg_432_reg[31]_i_3_n_5 ;
  wire \count_new_0_reg_432_reg[31]_i_3_n_6 ;
  wire \count_new_0_reg_432_reg[4]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[4]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[4]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[4]_i_1_n_6 ;
  wire \count_new_0_reg_432_reg[8]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg[8]_i_1_n_4 ;
  wire \count_new_0_reg_432_reg[8]_i_1_n_5 ;
  wire \count_new_0_reg_432_reg[8]_i_1_n_6 ;
  wire \count_reg[0] ;
  wire \count_reg[12] ;
  wire \count_reg[20] ;
  wire \count_reg[8] ;
  wire [15:0]d_read_reg_22;
  wire [15:0]\d_read_reg_22_reg[15]_0 ;
  wire icmp_ln500_fu_646_p2;
  wire icmp_ln500_reg_729;
  wire p_0_in;
  wire s;
  wire \s[0]_i_10_n_3 ;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_19_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_22_n_3 ;
  wire \s[0]_i_23_n_3 ;
  wire \s[0]_i_6_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire \s_reg[0]_i_14_n_3 ;
  wire \s_reg[0]_i_14_n_4 ;
  wire \s_reg[0]_i_14_n_5 ;
  wire \s_reg[0]_i_14_n_6 ;
  wire \s_reg[0]_i_3_n_5 ;
  wire \s_reg[0]_i_3_n_6 ;
  wire \s_reg[0]_i_5_n_3 ;
  wire \s_reg[0]_i_5_n_4 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_9_n_3 ;
  wire \s_reg[0]_i_9_n_4 ;
  wire \s_reg[0]_i_9_n_5 ;
  wire \s_reg[0]_i_9_n_6 ;
  wire [28:0]tmp_1_fu_672_p4;
  wire [3:2]\NLW_count_new_0_reg_432_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_new_0_reg_432_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_9_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000002)) 
    \count_new_0_reg_432[31]_i_1 
       (.I0(E),
        .I1(\count_reg[20] ),
        .I2(\count_reg[0] ),
        .I3(\count_reg[8] ),
        .I4(\count_reg[12] ),
        .O(count_new_0_reg_432));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_432[31]_i_10 
       (.I0(D[22]),
        .I1(D[9]),
        .I2(D[28]),
        .I3(D[13]),
        .O(\count_new_0_reg_432[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_432[31]_i_11 
       (.I0(D[18]),
        .I1(D[7]),
        .I2(D[3]),
        .I3(D[4]),
        .O(\count_new_0_reg_432[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_432[31]_i_12 
       (.I0(D[27]),
        .I1(D[23]),
        .I2(D[29]),
        .I3(D[24]),
        .O(\count_new_0_reg_432[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_432[31]_i_13 
       (.I0(d_read_reg_22[12]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[15]),
        .O(\count_new_0_reg_432[31]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_432[31]_i_14 
       (.I0(d_read_reg_22[5]),
        .I1(d_read_reg_22[11]),
        .I2(d_read_reg_22[1]),
        .I3(d_read_reg_22[7]),
        .I4(\count_new_0_reg_432[31]_i_15_n_3 ),
        .O(\count_new_0_reg_432[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_432[31]_i_15 
       (.I0(d_read_reg_22[9]),
        .I1(d_read_reg_22[4]),
        .I2(d_read_reg_22[13]),
        .I3(d_read_reg_22[3]),
        .O(\count_new_0_reg_432[31]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_new_0_reg_432[31]_i_2 
       (.I0(Q),
        .I1(icmp_ln500_fu_646_p2),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \count_new_0_reg_432[31]_i_4 
       (.I0(D[17]),
        .I1(D[2]),
        .I2(D[12]),
        .I3(D[30]),
        .I4(\count_new_0_reg_432[31]_i_9_n_3 ),
        .O(\count_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \count_new_0_reg_432[31]_i_5 
       (.I0(D[15]),
        .I1(D[25]),
        .I2(D[21]),
        .I3(\count_new_0_reg_432_reg[31] [0]),
        .I4(\count_new_0_reg_432[31]_i_10_n_3 ),
        .O(\count_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_432[31]_i_6 
       (.I0(D[5]),
        .I1(D[20]),
        .I2(D[14]),
        .I3(D[1]),
        .I4(\count_new_0_reg_432[31]_i_11_n_3 ),
        .O(\count_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_432[31]_i_7 
       (.I0(D[11]),
        .I1(D[19]),
        .I2(D[10]),
        .I3(D[26]),
        .I4(\count_new_0_reg_432[31]_i_12_n_3 ),
        .O(\count_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count_new_0_reg_432[31]_i_8 
       (.I0(\count_new_0_reg_432[31]_i_13_n_3 ),
        .I1(d_read_reg_22[8]),
        .I2(d_read_reg_22[6]),
        .I3(d_read_reg_22[14]),
        .I4(d_read_reg_22[2]),
        .I5(\count_new_0_reg_432[31]_i_14_n_3 ),
        .O(icmp_ln500_fu_646_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \count_new_0_reg_432[31]_i_9 
       (.I0(D[0]),
        .I1(D[16]),
        .I2(D[6]),
        .I3(D[8]),
        .O(\count_new_0_reg_432[31]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[12]_i_1 
       (.CI(\count_new_0_reg_432_reg[8]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[12]_i_1_n_3 ,\count_new_0_reg_432_reg[12]_i_1_n_4 ,\count_new_0_reg_432_reg[12]_i_1_n_5 ,\count_new_0_reg_432_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\count_new_0_reg_432_reg[31] [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[16]_i_1 
       (.CI(\count_new_0_reg_432_reg[12]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[16]_i_1_n_3 ,\count_new_0_reg_432_reg[16]_i_1_n_4 ,\count_new_0_reg_432_reg[16]_i_1_n_5 ,\count_new_0_reg_432_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\count_new_0_reg_432_reg[31] [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[20]_i_1 
       (.CI(\count_new_0_reg_432_reg[16]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[20]_i_1_n_3 ,\count_new_0_reg_432_reg[20]_i_1_n_4 ,\count_new_0_reg_432_reg[20]_i_1_n_5 ,\count_new_0_reg_432_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\count_new_0_reg_432_reg[31] [20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[24]_i_1 
       (.CI(\count_new_0_reg_432_reg[20]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[24]_i_1_n_3 ,\count_new_0_reg_432_reg[24]_i_1_n_4 ,\count_new_0_reg_432_reg[24]_i_1_n_5 ,\count_new_0_reg_432_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\count_new_0_reg_432_reg[31] [24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[28]_i_1 
       (.CI(\count_new_0_reg_432_reg[24]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[28]_i_1_n_3 ,\count_new_0_reg_432_reg[28]_i_1_n_4 ,\count_new_0_reg_432_reg[28]_i_1_n_5 ,\count_new_0_reg_432_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\count_new_0_reg_432_reg[31] [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[31]_i_3 
       (.CI(\count_new_0_reg_432_reg[28]_i_1_n_3 ),
        .CO({\NLW_count_new_0_reg_432_reg[31]_i_3_CO_UNCONNECTED [3:2],\count_new_0_reg_432_reg[31]_i_3_n_5 ,\count_new_0_reg_432_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_new_0_reg_432_reg[31]_i_3_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b0,\count_new_0_reg_432_reg[31] [31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_new_0_reg_432_reg[4]_i_1_n_3 ,\count_new_0_reg_432_reg[4]_i_1_n_4 ,\count_new_0_reg_432_reg[4]_i_1_n_5 ,\count_new_0_reg_432_reg[4]_i_1_n_6 }),
        .CYINIT(\count_new_0_reg_432_reg[31] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(\count_new_0_reg_432_reg[31] [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_new_0_reg_432_reg[8]_i_1 
       (.CI(\count_new_0_reg_432_reg[4]_i_1_n_3 ),
        .CO({\count_new_0_reg_432_reg[8]_i_1_n_3 ,\count_new_0_reg_432_reg[8]_i_1_n_4 ,\count_new_0_reg_432_reg[8]_i_1_n_5 ,\count_new_0_reg_432_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\count_new_0_reg_432_reg[31] [8:5]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln500_reg_729[0]_i_1 
       (.I0(icmp_ln500_fu_646_p2),
        .I1(Q),
        .I2(icmp_ln500_reg_729),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \s[0]_i_1 
       (.I0(\count_reg[12] ),
        .I1(\count_reg[8] ),
        .I2(\count_reg[0] ),
        .I3(\count_reg[20] ),
        .I4(E),
        .I5(p_0_in),
        .O(s));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_672_p4[23]),
        .I1(tmp_1_fu_672_p4[22]),
        .O(\s[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_672_p4[21]),
        .I1(tmp_1_fu_672_p4[20]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_672_p4[19]),
        .I1(tmp_1_fu_672_p4[18]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_672_p4[17]),
        .I1(tmp_1_fu_672_p4[16]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_672_p4[15]),
        .I1(tmp_1_fu_672_p4[14]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_672_p4[13]),
        .I1(tmp_1_fu_672_p4[12]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_672_p4[11]),
        .I1(tmp_1_fu_672_p4[10]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_672_p4[9]),
        .I1(tmp_1_fu_672_p4[8]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_672_p4[0]),
        .I1(tmp_1_fu_672_p4[1]),
        .O(\s[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_672_p4[7]),
        .I1(tmp_1_fu_672_p4[6]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_672_p4[5]),
        .I1(tmp_1_fu_672_p4[4]),
        .O(\s[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_22 
       (.I0(tmp_1_fu_672_p4[3]),
        .I1(tmp_1_fu_672_p4[2]),
        .O(\s[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_23 
       (.I0(tmp_1_fu_672_p4[0]),
        .I1(tmp_1_fu_672_p4[1]),
        .O(\s[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_672_p4[28]),
        .O(\s[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_672_p4[27]),
        .I1(tmp_1_fu_672_p4[26]),
        .O(\s[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_672_p4[25]),
        .I1(tmp_1_fu_672_p4[24]),
        .O(\s[0]_i_8_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_14_n_3 ,\s_reg[0]_i_14_n_4 ,\s_reg[0]_i_14_n_5 ,\s_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s[0]_i_19_n_3 }),
        .O(\NLW_s_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 ,\s[0]_i_22_n_3 ,\s[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_3 ),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [3],p_0_in,\s_reg[0]_i_3_n_5 ,\s_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_672_p4[28],1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\s[0]_i_6_n_3 ,\s[0]_i_7_n_3 ,\s[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_5 
       (.CI(\s_reg[0]_i_9_n_3 ),
        .CO({\s_reg[0]_i_5_n_3 ,\s_reg[0]_i_5_n_4 ,\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_10_n_3 ,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 ,\s[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_9 
       (.CI(\s_reg[0]_i_14_n_3 ),
        .CO({\s_reg[0]_i_9_n_3 ,\s_reg[0]_i_9_n_4 ,\s_reg[0]_i_9_n_5 ,\s_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 }));
endmodule

module design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    \B_V_data_1_state_reg[1]_0 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_1 ,
    ap_rst_n,
    ap_start,
    Q,
    \B_V_data_1_payload_A_reg[35]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output ap_done;
  output \B_V_data_1_state_reg[1]_0 ;
  output [35:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_1 ;
  input ap_rst_n;
  input ap_start;
  input [1:0]Q;
  input [35:0]\B_V_data_1_payload_A_reg[35]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [35:0]\B_V_data_1_payload_A_reg[35]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [35:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[35]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[35]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[35]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'h2A00AAAA)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[34]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h0888A8A8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h0888A8A8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
   (D,
    grp_fu_1699_p2,
    DOADO,
    \tmp_reg_5183_reg[7] ,
    \tmp_reg_5183_reg[8] ,
    \tmp_reg_5183_reg[7]_0 ,
    \tmp_reg_5183_reg[7]_1 );
  output [8:0]D;
  input [2:0]grp_fu_1699_p2;
  input [7:0]DOADO;
  input [7:0]\tmp_reg_5183_reg[7] ;
  input [8:0]\tmp_reg_5183_reg[8] ;
  input [7:0]\tmp_reg_5183_reg[7]_0 ;
  input [7:0]\tmp_reg_5183_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]DOADO;
  wire [2:0]grp_fu_1699_p2;
  wire \tmp_reg_5183[0]_i_2_n_3 ;
  wire \tmp_reg_5183[1]_i_2_n_3 ;
  wire \tmp_reg_5183[2]_i_2_n_3 ;
  wire \tmp_reg_5183[3]_i_2_n_3 ;
  wire \tmp_reg_5183[4]_i_2_n_3 ;
  wire \tmp_reg_5183[5]_i_2_n_3 ;
  wire \tmp_reg_5183[6]_i_2_n_3 ;
  wire \tmp_reg_5183[7]_i_2_n_3 ;
  wire \tmp_reg_5183[8]_i_2_n_3 ;
  wire [7:0]\tmp_reg_5183_reg[7] ;
  wire [7:0]\tmp_reg_5183_reg[7]_0 ;
  wire [7:0]\tmp_reg_5183_reg[7]_1 ;
  wire [8:0]\tmp_reg_5183_reg[8] ;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[0]_i_1 
       (.I0(\tmp_reg_5183[0]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[0]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[0]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [0]),
        .I1(\tmp_reg_5183_reg[8] [0]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [0]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [0]),
        .O(\tmp_reg_5183[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[1]_i_1 
       (.I0(\tmp_reg_5183[1]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[1]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[1]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [1]),
        .I1(\tmp_reg_5183_reg[8] [1]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [1]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [1]),
        .O(\tmp_reg_5183[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[2]_i_1 
       (.I0(\tmp_reg_5183[2]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[2]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[2]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [2]),
        .I1(\tmp_reg_5183_reg[8] [2]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [2]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [2]),
        .O(\tmp_reg_5183[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[3]_i_1 
       (.I0(\tmp_reg_5183[3]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[3]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[3]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [3]),
        .I1(\tmp_reg_5183_reg[8] [3]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [3]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [3]),
        .O(\tmp_reg_5183[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[4]_i_1 
       (.I0(\tmp_reg_5183[4]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[4]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[4]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [4]),
        .I1(\tmp_reg_5183_reg[8] [4]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [4]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [4]),
        .O(\tmp_reg_5183[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[5]_i_1 
       (.I0(\tmp_reg_5183[5]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[5]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[5]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [5]),
        .I1(\tmp_reg_5183_reg[8] [5]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [5]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [5]),
        .O(\tmp_reg_5183[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[6]_i_1 
       (.I0(\tmp_reg_5183[6]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[6]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[6]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [6]),
        .I1(\tmp_reg_5183_reg[8] [6]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [6]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [6]),
        .O(\tmp_reg_5183[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[7]_i_1 
       (.I0(\tmp_reg_5183[7]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[7]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[7]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [7]),
        .I1(\tmp_reg_5183_reg[8] [7]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [7]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [7]),
        .O(\tmp_reg_5183[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_5183[8]_i_1 
       (.I0(\tmp_reg_5183[8]_i_2_n_3 ),
        .I1(grp_fu_1699_p2[1]),
        .I2(grp_fu_1699_p2[2]),
        .I3(DOADO[7]),
        .I4(grp_fu_1699_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5183[8]_i_2 
       (.I0(\tmp_reg_5183_reg[7] [7]),
        .I1(\tmp_reg_5183_reg[8] [8]),
        .I2(grp_fu_1699_p2[1]),
        .I3(\tmp_reg_5183_reg[7]_0 [7]),
        .I4(grp_fu_1699_p2[0]),
        .I5(\tmp_reg_5183_reg[7]_1 [7]),
        .O(\tmp_reg_5183[8]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_sparsemux_11_3_9_1_1" *) 
module design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_15
   (D,
    grp_fu_1705_p2,
    DOBDO,
    \tmp_3_reg_5188_reg[7] ,
    \tmp_3_reg_5188_reg[8] ,
    \tmp_3_reg_5188_reg[7]_0 ,
    \tmp_3_reg_5188_reg[7]_1 );
  output [8:0]D;
  input [2:0]grp_fu_1705_p2;
  input [7:0]DOBDO;
  input [7:0]\tmp_3_reg_5188_reg[7] ;
  input [8:0]\tmp_3_reg_5188_reg[8] ;
  input [7:0]\tmp_3_reg_5188_reg[7]_0 ;
  input [7:0]\tmp_3_reg_5188_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]DOBDO;
  wire [2:0]grp_fu_1705_p2;
  wire \tmp_3_reg_5188[0]_i_2_n_3 ;
  wire \tmp_3_reg_5188[1]_i_2_n_3 ;
  wire \tmp_3_reg_5188[2]_i_2_n_3 ;
  wire \tmp_3_reg_5188[3]_i_2_n_3 ;
  wire \tmp_3_reg_5188[4]_i_2_n_3 ;
  wire \tmp_3_reg_5188[5]_i_2_n_3 ;
  wire \tmp_3_reg_5188[6]_i_2_n_3 ;
  wire \tmp_3_reg_5188[7]_i_2_n_3 ;
  wire \tmp_3_reg_5188[8]_i_2_n_3 ;
  wire [7:0]\tmp_3_reg_5188_reg[7] ;
  wire [7:0]\tmp_3_reg_5188_reg[7]_0 ;
  wire [7:0]\tmp_3_reg_5188_reg[7]_1 ;
  wire [8:0]\tmp_3_reg_5188_reg[8] ;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[0]_i_1 
       (.I0(\tmp_3_reg_5188[0]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[0]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[0]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [0]),
        .I1(\tmp_3_reg_5188_reg[8] [0]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [0]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [0]),
        .O(\tmp_3_reg_5188[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[1]_i_1 
       (.I0(\tmp_3_reg_5188[1]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[1]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[1]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [1]),
        .I1(\tmp_3_reg_5188_reg[8] [1]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [1]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [1]),
        .O(\tmp_3_reg_5188[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[2]_i_1 
       (.I0(\tmp_3_reg_5188[2]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[2]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[2]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [2]),
        .I1(\tmp_3_reg_5188_reg[8] [2]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [2]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [2]),
        .O(\tmp_3_reg_5188[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[3]_i_1 
       (.I0(\tmp_3_reg_5188[3]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[3]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[3]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [3]),
        .I1(\tmp_3_reg_5188_reg[8] [3]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [3]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [3]),
        .O(\tmp_3_reg_5188[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[4]_i_1 
       (.I0(\tmp_3_reg_5188[4]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[4]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[4]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [4]),
        .I1(\tmp_3_reg_5188_reg[8] [4]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [4]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [4]),
        .O(\tmp_3_reg_5188[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[5]_i_1 
       (.I0(\tmp_3_reg_5188[5]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[5]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[5]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [5]),
        .I1(\tmp_3_reg_5188_reg[8] [5]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [5]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [5]),
        .O(\tmp_3_reg_5188[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[6]_i_1 
       (.I0(\tmp_3_reg_5188[6]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[6]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[6]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [6]),
        .I1(\tmp_3_reg_5188_reg[8] [6]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [6]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [6]),
        .O(\tmp_3_reg_5188[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[7]_i_1 
       (.I0(\tmp_3_reg_5188[7]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[7]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[7]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [7]),
        .I1(\tmp_3_reg_5188_reg[8] [7]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [7]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [7]),
        .O(\tmp_3_reg_5188[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_3_reg_5188[8]_i_1 
       (.I0(\tmp_3_reg_5188[8]_i_2_n_3 ),
        .I1(grp_fu_1705_p2[1]),
        .I2(grp_fu_1705_p2[2]),
        .I3(DOBDO[7]),
        .I4(grp_fu_1705_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_3_reg_5188[8]_i_2 
       (.I0(\tmp_3_reg_5188_reg[7] [7]),
        .I1(\tmp_3_reg_5188_reg[8] [8]),
        .I2(grp_fu_1705_p2[1]),
        .I3(\tmp_3_reg_5188_reg[7]_0 [7]),
        .I4(grp_fu_1705_p2[0]),
        .I5(\tmp_3_reg_5188_reg[7]_1 [7]),
        .O(\tmp_3_reg_5188[8]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_sparsemux_11_3_9_1_1" *) 
module design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_16
   (D,
    grp_fu_1711_p2,
    DOADO,
    \tmp_4_reg_5193_reg[7] ,
    \tmp_4_reg_5193_reg[8] ,
    \tmp_4_reg_5193_reg[7]_0 ,
    \tmp_4_reg_5193_reg[7]_1 );
  output [8:0]D;
  input [2:0]grp_fu_1711_p2;
  input [7:0]DOADO;
  input [7:0]\tmp_4_reg_5193_reg[7] ;
  input [8:0]\tmp_4_reg_5193_reg[8] ;
  input [7:0]\tmp_4_reg_5193_reg[7]_0 ;
  input [7:0]\tmp_4_reg_5193_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]DOADO;
  wire [2:0]grp_fu_1711_p2;
  wire \tmp_4_reg_5193[0]_i_2_n_3 ;
  wire \tmp_4_reg_5193[1]_i_2_n_3 ;
  wire \tmp_4_reg_5193[2]_i_2_n_3 ;
  wire \tmp_4_reg_5193[3]_i_2_n_3 ;
  wire \tmp_4_reg_5193[4]_i_2_n_3 ;
  wire \tmp_4_reg_5193[5]_i_2_n_3 ;
  wire \tmp_4_reg_5193[6]_i_2_n_3 ;
  wire \tmp_4_reg_5193[7]_i_2_n_3 ;
  wire \tmp_4_reg_5193[8]_i_2_n_3 ;
  wire [7:0]\tmp_4_reg_5193_reg[7] ;
  wire [7:0]\tmp_4_reg_5193_reg[7]_0 ;
  wire [7:0]\tmp_4_reg_5193_reg[7]_1 ;
  wire [8:0]\tmp_4_reg_5193_reg[8] ;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[0]_i_1 
       (.I0(\tmp_4_reg_5193[0]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[0]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[0]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [0]),
        .I1(\tmp_4_reg_5193_reg[8] [0]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [0]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [0]),
        .O(\tmp_4_reg_5193[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[1]_i_1 
       (.I0(\tmp_4_reg_5193[1]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[1]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[1]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [1]),
        .I1(\tmp_4_reg_5193_reg[8] [1]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [1]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [1]),
        .O(\tmp_4_reg_5193[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[2]_i_1 
       (.I0(\tmp_4_reg_5193[2]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[2]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[2]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [2]),
        .I1(\tmp_4_reg_5193_reg[8] [2]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [2]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [2]),
        .O(\tmp_4_reg_5193[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[3]_i_1 
       (.I0(\tmp_4_reg_5193[3]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[3]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[3]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [3]),
        .I1(\tmp_4_reg_5193_reg[8] [3]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [3]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [3]),
        .O(\tmp_4_reg_5193[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[4]_i_1 
       (.I0(\tmp_4_reg_5193[4]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[4]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[4]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [4]),
        .I1(\tmp_4_reg_5193_reg[8] [4]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [4]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [4]),
        .O(\tmp_4_reg_5193[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[5]_i_1 
       (.I0(\tmp_4_reg_5193[5]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[5]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[5]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [5]),
        .I1(\tmp_4_reg_5193_reg[8] [5]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [5]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [5]),
        .O(\tmp_4_reg_5193[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[6]_i_1 
       (.I0(\tmp_4_reg_5193[6]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[6]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[6]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [6]),
        .I1(\tmp_4_reg_5193_reg[8] [6]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [6]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [6]),
        .O(\tmp_4_reg_5193[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[7]_i_1 
       (.I0(\tmp_4_reg_5193[7]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[7]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[7]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [7]),
        .I1(\tmp_4_reg_5193_reg[8] [7]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [7]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [7]),
        .O(\tmp_4_reg_5193[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_4_reg_5193[8]_i_1 
       (.I0(\tmp_4_reg_5193[8]_i_2_n_3 ),
        .I1(grp_fu_1711_p2[1]),
        .I2(grp_fu_1711_p2[2]),
        .I3(DOADO[7]),
        .I4(grp_fu_1711_p2[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_reg_5193[8]_i_2 
       (.I0(\tmp_4_reg_5193_reg[7] [7]),
        .I1(\tmp_4_reg_5193_reg[8] [8]),
        .I2(grp_fu_1711_p2[1]),
        .I3(\tmp_4_reg_5193_reg[7]_0 [7]),
        .I4(grp_fu_1711_p2[0]),
        .I5(\tmp_4_reg_5193_reg[7]_1 [7]),
        .O(\tmp_4_reg_5193[8]_i_2_n_3 ));
endmodule

module design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    empty_n_reg_0,
    SS,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    start_for_tpgForeground_U0_full_n,
    start_once_reg,
    width_val7_c_empty_n,
    height_val4_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_ready,
    full_n_reg_0,
    CO,
    Q);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output empty_n_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input start_for_tpgForeground_U0_full_n;
  input start_once_reg;
  input width_val7_c_empty_n;
  input height_val4_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input full_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;

  wire [2:0]A;
  wire [0:0]CO;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire empty_n_i_1__19_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__15_n_3;
  wire full_n_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire height_val4_c_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire width_val7_c_empty_n;

  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(width_val7_c_empty_n),
        .I2(height_val4_c_empty_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__19
       (.I0(A[0]),
        .I1(A[1]),
        .I2(A[2]),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__15
       (.I0(A[1]),
        .I1(A[2]),
        .I2(A[0]),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I4(full_n_reg_0),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(full_n_i_1__15_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I4(A[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(A[0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(CO),
        .I3(Q),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(A[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(A[1]),
        .I1(A[0]),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(A[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(A[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(A[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(A[2]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_start_for_tpgForeground_U0
   (tpgForeground_U0_ap_start,
    start_for_tpgForeground_U0_full_n,
    SS,
    ap_clk,
    CO,
    Q,
    \mOutPtr_reg[1]_0 ,
    full_n_reg_0);
  output tpgForeground_U0_ap_start;
  output start_for_tpgForeground_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input full_n_reg_0;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__18_n_3;
  wire full_n_i_1__14_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_tpgForeground_U0_full_n;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_3),
        .Q(tpgForeground_U0_ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(start_for_tpgForeground_U0_full_n),
        .O(full_n_i_1__14_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_3),
        .Q(start_for_tpgForeground_U0_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_tpgBackground
   (push,
    ap_rst_n_0,
    ap_rst_n_1,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg,
    E,
    push_0,
    bckgndYUV_write,
    ap_rst_n_2,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_3,
    ap_rst_n_4,
    bckgndYUV_din,
    ap_clk,
    Q,
    SS,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done,
    grp_v_tpgHlsDataFlow_fu_443_ap_done,
    ap_done_reg_reg_0,
    ap_predicate_pred2632_state21_reg,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_sync_reg_entry_proc_U0_ap_ready,
    push_1,
    \ap_CS_fsm_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    bckgndYUV_full_n,
    \rampStart_reg[7]_0 ,
    \sub35_i_reg_1361_reg[16]_0 ,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    ap_predicate_pred2483_state21_reg,
    \hBarSel_4_0_reg[0]_0 ,
    S,
    ZplateHorContDelta_val,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_492_reg[15] ,
    \cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ,
    \cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 );
  output push;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]D;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg;
  output [0:0]E;
  output push_0;
  output bckgndYUV_write;
  output ap_rst_n_2;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_rst_n_3;
  output ap_rst_n_4;
  output [35:0]bckgndYUV_din;
  input ap_clk;
  input [15:0]Q;
  input [0:0]SS;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  input grp_v_tpgHlsDataFlow_fu_443_ap_done;
  input [1:0]ap_done_reg_reg_0;
  input [7:0]ap_predicate_pred2632_state21_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input push_1;
  input \ap_CS_fsm_reg[0]_0 ;
  input \mOutPtr_reg[0] ;
  input bckgndYUV_full_n;
  input [7:0]\rampStart_reg[7]_0 ;
  input [15:0]\sub35_i_reg_1361_reg[16]_0 ;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input [7:0]ap_predicate_pred2483_state21_reg;
  input \hBarSel_4_0_reg[0]_0 ;
  input [1:0]S;
  input [15:0]ZplateHorContDelta_val;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\phi_mul_fu_492_reg[15] ;
  input [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ;
  input [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ;

  wire [0:0]D;
  wire [3:3]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [15:0]ZplateHorContDelta_val;
  wire [13:4]add5_i_fu_796_p2;
  wire [11:1]add_ln1101_fu_3320_p2;
  wire [11:0]add_ln1533_fu_3958_p2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg_reg;
  wire [1:0]ap_done_reg_reg_0;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436;
  wire ap_predicate_pred2087_state20;
  wire ap_predicate_pred2118_state20;
  wire ap_predicate_pred2143_state20;
  wire ap_predicate_pred2156_state20;
  wire ap_predicate_pred2157_state20;
  wire ap_predicate_pred2196_state21;
  wire ap_predicate_pred2243_state19_i_1_n_3;
  wire ap_predicate_pred2302_state18_i_1_n_3;
  wire ap_predicate_pred2334_state21;
  wire ap_predicate_pred2354_state18_i_1_n_3;
  wire ap_predicate_pred2384_state21;
  wire [7:0]ap_predicate_pred2483_state21_reg;
  wire [7:0]ap_predicate_pred2632_state21_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg;
  wire [0:0]barWidthMinSamples_fu_782_p2;
  wire [9:0]barWidthMinSamples_reg_1346;
  wire \barWidthMinSamples_reg_1346[1]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[2]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[3]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[4]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[5]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[6]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[7]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[8]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[9]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1346[9]_i_2_n_3 ;
  wire [10:0]barWidth_reg_1340;
  wire [35:0]bckgndYUV_din;
  wire bckgndYUV_full_n;
  wire bckgndYUV_write;
  wire cmp11_i_fu_1044_p2;
  wire cmp11_i_fu_1044_p2_carry__0_i_1_n_3;
  wire cmp11_i_fu_1044_p2_carry__0_i_2_n_3;
  wire cmp11_i_fu_1044_p2_carry__0_n_6;
  wire cmp11_i_fu_1044_p2_carry_i_1_n_3;
  wire cmp11_i_fu_1044_p2_carry_i_2_n_3;
  wire cmp11_i_fu_1044_p2_carry_i_3_n_3;
  wire cmp11_i_fu_1044_p2_carry_i_4_n_3;
  wire cmp11_i_fu_1044_p2_carry_n_3;
  wire cmp11_i_fu_1044_p2_carry_n_4;
  wire cmp11_i_fu_1044_p2_carry_n_5;
  wire cmp11_i_fu_1044_p2_carry_n_6;
  wire cmp11_i_reg_1405;
  wire [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ;
  wire cmp12_i_fu_1037_p2;
  wire cmp12_i_reg_1400;
  wire \cmp12_i_reg_1400[0]_i_2_n_3 ;
  wire \cmp12_i_reg_1400[0]_i_3_n_3 ;
  wire \cmp12_i_reg_1400[0]_i_4_n_3 ;
  wire cmp2_i236_fu_672_p2;
  wire cmp2_i236_reg_1295;
  wire \cmp2_i236_reg_1295[0]_i_2_n_3 ;
  wire [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ;
  wire \cmp_i370_reg_1385[0]_i_1_n_3 ;
  wire \cmp_i370_reg_1385_reg_n_3_[0] ;
  wire [11:11]conv2_i_i10_i246_reg_1310;
  wire \conv2_i_i10_i246_reg_1310[11]_i_1_n_3 ;
  wire \conv2_i_i_i_cast_cast_reg_1305[4]_i_1_n_3 ;
  wire \conv2_i_i_i_cast_cast_reg_1305_reg_n_3_[4] ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire [20:19]frp_pipeline_valid_U_valid_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_100;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_101;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_102;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_103;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_104;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_119;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_120;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_121;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_122;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_123;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_124;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_125;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_126;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_127;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_128;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_129;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_130;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_145;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_146;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_147;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_148;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_149;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_150;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_151;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_152;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_153;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_154;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_155;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_156;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_157;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_158;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_159;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_160;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_179;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_180;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_181;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_182;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_183;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_184;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_185;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_186;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_187;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_188;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_189;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_190;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_196;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_197;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_198;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_199;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_200;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_201;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_202;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_203;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_204;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_205;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_206;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_207;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_208;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_209;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_210;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_211;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_212;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_213;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_214;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_215;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_216;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_217;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_218;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_219;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_220;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_221;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_222;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_223;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_224;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_225;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_226;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_227;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_228;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_229;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_230;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_282;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_283;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_53;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_62;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_63;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_64;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_67;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_68;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_69;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_70;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_71;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_72;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_73;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_74;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_75;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_76;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_77;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_78;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_93;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_94;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_95;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_96;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_97;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_98;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_99;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out;
  wire [11:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire [2:0]hBarSel_0;
  wire [2:0]hBarSel_0_loc_0_fu_316;
  wire [0:0]hBarSel_3_0;
  wire [0:0]hBarSel_3_0_loc_0_fu_300;
  wire [2:0]hBarSel_4_0;
  wire [2:0]hBarSel_4_0_loc_0_fu_328;
  wire \hBarSel_4_0_reg[0]_0 ;
  wire [2:0]hBarSel_5_0;
  wire \hBarSel_5_0[2]_i_2_n_3 ;
  wire [2:0]hBarSel_5_0_loc_0_fu_284;
  wire [11:0]hdata;
  wire hdata0;
  wire \hdata_flag_0_reg_466_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_504[0]_i_1_n_3 ;
  wire [11:0]hdata_loc_0_fu_308;
  wire [11:0]hdata_new_0_fu_312;
  wire hdata_new_0_fu_3120;
  wire \hdata_new_0_fu_312[0]_i_3_n_3 ;
  wire \hdata_new_0_fu_312[0]_i_4_n_3 ;
  wire \hdata_new_0_fu_312[0]_i_5_n_3 ;
  wire \hdata_new_0_fu_312[0]_i_6_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_10_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_7_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_8_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_9_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_10_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_7_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_8_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_9_n_3 ;
  wire \hdata_new_0_fu_312_reg[0]_i_2_n_3 ;
  wire \hdata_new_0_fu_312_reg[0]_i_2_n_4 ;
  wire \hdata_new_0_fu_312_reg[0]_i_2_n_5 ;
  wire \hdata_new_0_fu_312_reg[0]_i_2_n_6 ;
  wire \hdata_new_0_fu_312_reg[11]_i_6_n_4 ;
  wire \hdata_new_0_fu_312_reg[11]_i_6_n_5 ;
  wire \hdata_new_0_fu_312_reg[11]_i_6_n_6 ;
  wire \hdata_new_0_fu_312_reg[8]_i_6_n_3 ;
  wire \hdata_new_0_fu_312_reg[8]_i_6_n_4 ;
  wire \hdata_new_0_fu_312_reg[8]_i_6_n_5 ;
  wire \hdata_new_0_fu_312_reg[8]_i_6_n_6 ;
  wire icmp_fu_812_p2;
  wire icmp_ln563_fu_995_p2;
  wire icmp_ln563_fu_995_p2_carry__0_i_1_n_3;
  wire icmp_ln563_fu_995_p2_carry__0_i_2_n_3;
  wire icmp_ln563_fu_995_p2_carry__0_n_6;
  wire icmp_ln563_fu_995_p2_carry_i_1_n_3;
  wire icmp_ln563_fu_995_p2_carry_i_2_n_3;
  wire icmp_ln563_fu_995_p2_carry_i_3_n_3;
  wire icmp_ln563_fu_995_p2_carry_i_4_n_3;
  wire icmp_ln563_fu_995_p2_carry_n_3;
  wire icmp_ln563_fu_995_p2_carry_n_4;
  wire icmp_ln563_fu_995_p2_carry_n_5;
  wire icmp_ln563_fu_995_p2_carry_n_6;
  wire icmp_reg_1351;
  wire \icmp_reg_1351[0]_i_2_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire [11:0]p_0_0_0_0_0214_lcssa221_fu_268;
  wire [11:0]p_0_1_0_0_0216_lcssa224_fu_272;
  wire p_0_1_0_0_0216_lcssa224_fu_2720;
  wire [11:0]p_0_2_0_0_0218_lcssa227_fu_276;
  wire p_0_2_0_0_0218_lcssa227_fu_2760;
  wire [10:0]p_0_in;
  wire p_0_in11_in;
  wire p_0_in9_in;
  wire [9:0]p_cast_fu_772_p4;
  wire pf_all_done;
  wire [15:0]\phi_mul_fu_492_reg[15] ;
  wire [10:10]pix_5_reg_1335;
  wire \pix_5_reg_1335[10]_i_1_n_3 ;
  wire \pix_5_reg_1335[10]_i_2_n_3 ;
  wire \pix_reg_1330[11]_i_1_n_3 ;
  wire \pix_reg_1330_reg_n_3_[11] ;
  wire push;
  wire push_0;
  wire push_1;
  wire \q0[0]_i_1__0_n_3 ;
  wire \q0[10]_i_1__0__0_n_3 ;
  wire \q0[10]_i_1__1__0_n_3 ;
  wire \q0[10]_i_1__1_n_3 ;
  wire \q0[10]_i_1__2__0_n_3 ;
  wire \q0[11]_i_1__0__0_n_3 ;
  wire \q0[11]_i_1__1__0_n_3 ;
  wire \q0[11]_i_1__4_n_3 ;
  wire \q0[1]_i_1__0__0_n_3 ;
  wire \q0[1]_i_1__1__0_n_3 ;
  wire \q0[1]_i_1__2__0_n_3 ;
  wire \q0[1]_i_1__3_n_3 ;
  wire \q0[2]_i_1__0__0_n_3 ;
  wire \q0[2]_i_1__1_n_3 ;
  wire \q0[4]_i_1__0__1_n_3 ;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0[6]_i_1__1_n_3 ;
  wire \q0[7]_i_1__4_n_3 ;
  wire \q0[7]_i_2_n_3 ;
  wire \q0[8]_i_2_n_3 ;
  wire \q0[9]_i_1__0__0_n_3 ;
  wire \q0[9]_i_1__1_n_3 ;
  wire \rampStart[0]_i_3_n_3 ;
  wire \rampStart[0]_i_4_n_3 ;
  wire \rampStart[0]_i_5_n_3 ;
  wire \rampStart[0]_i_6_n_3 ;
  wire \rampStart[4]_i_2_n_3 ;
  wire \rampStart[4]_i_3_n_3 ;
  wire \rampStart[4]_i_4_n_3 ;
  wire \rampStart[4]_i_5_n_3 ;
  wire [11:0]rampStart_load_reg_1371;
  wire [11:0]rampStart_reg;
  wire \rampStart_reg[0]_i_2_n_10 ;
  wire \rampStart_reg[0]_i_2_n_3 ;
  wire \rampStart_reg[0]_i_2_n_4 ;
  wire \rampStart_reg[0]_i_2_n_5 ;
  wire \rampStart_reg[0]_i_2_n_6 ;
  wire \rampStart_reg[0]_i_2_n_7 ;
  wire \rampStart_reg[0]_i_2_n_8 ;
  wire \rampStart_reg[0]_i_2_n_9 ;
  wire \rampStart_reg[4]_i_1_n_10 ;
  wire \rampStart_reg[4]_i_1_n_3 ;
  wire \rampStart_reg[4]_i_1_n_4 ;
  wire \rampStart_reg[4]_i_1_n_5 ;
  wire \rampStart_reg[4]_i_1_n_6 ;
  wire \rampStart_reg[4]_i_1_n_7 ;
  wire \rampStart_reg[4]_i_1_n_8 ;
  wire \rampStart_reg[4]_i_1_n_9 ;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire \rampStart_reg[8]_i_1_n_10 ;
  wire \rampStart_reg[8]_i_1_n_4 ;
  wire \rampStart_reg[8]_i_1_n_5 ;
  wire \rampStart_reg[8]_i_1_n_6 ;
  wire \rampStart_reg[8]_i_1_n_7 ;
  wire \rampStart_reg[8]_i_1_n_8 ;
  wire \rampStart_reg[8]_i_1_n_9 ;
  wire [11:0]rampVal;
  wire rampVal0;
  wire [11:0]rampVal_1;
  wire rampVal_10;
  wire [11:0]rampVal_2;
  wire rampVal_20;
  wire \rampVal_2_flag_0_reg_478_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_500[0]_i_1_n_3 ;
  wire [11:0]rampVal_2_loc_0_fu_292;
  wire [11:0]rampVal_2_new_0_fu_296;
  wire rampVal_2_new_0_fu_2960;
  wire \rampVal_3_flag_0_reg_454_reg_n_3_[0] ;
  wire \rampVal_3_flag_1_fu_508[0]_i_1_n_3 ;
  wire [11:0]rampVal_3_loc_0_fu_336;
  wire [11:0]rampVal_3_new_0_fu_340;
  wire rampVal_3_new_0_fu_3400;
  wire [11:0]rampVal_loc_0_fu_332;
  wire \rampVal_reg[11]_i_3_n_5 ;
  wire \rampVal_reg[11]_i_3_n_6 ;
  wire \rampVal_reg[4]_i_2_n_3 ;
  wire \rampVal_reg[4]_i_2_n_4 ;
  wire \rampVal_reg[4]_i_2_n_5 ;
  wire \rampVal_reg[4]_i_2_n_6 ;
  wire \rampVal_reg[8]_i_2_n_3 ;
  wire \rampVal_reg[8]_i_2_n_4 ;
  wire \rampVal_reg[8]_i_2_n_5 ;
  wire \rampVal_reg[8]_i_2_n_6 ;
  wire [16:0]sub10_i_fu_844_p2;
  wire sub10_i_fu_844_p2__0_carry__0_n_3;
  wire sub10_i_fu_844_p2__0_carry__0_n_4;
  wire sub10_i_fu_844_p2__0_carry__0_n_5;
  wire sub10_i_fu_844_p2__0_carry__0_n_6;
  wire sub10_i_fu_844_p2__0_carry__1_n_3;
  wire sub10_i_fu_844_p2__0_carry__1_n_4;
  wire sub10_i_fu_844_p2__0_carry__1_n_5;
  wire sub10_i_fu_844_p2__0_carry__1_n_6;
  wire sub10_i_fu_844_p2__0_carry_i_1_n_3;
  wire sub10_i_fu_844_p2__0_carry_i_2_n_3;
  wire sub10_i_fu_844_p2__0_carry_i_3_n_3;
  wire sub10_i_fu_844_p2__0_carry_n_3;
  wire sub10_i_fu_844_p2__0_carry_n_4;
  wire sub10_i_fu_844_p2__0_carry_n_5;
  wire sub10_i_fu_844_p2__0_carry_n_6;
  wire sub10_i_fu_844_p2_carry__0_i_1_n_3;
  wire sub10_i_fu_844_p2_carry__0_i_2_n_3;
  wire sub10_i_fu_844_p2_carry__0_i_3_n_3;
  wire sub10_i_fu_844_p2_carry__0_i_4_n_3;
  wire sub10_i_fu_844_p2_carry__0_n_3;
  wire sub10_i_fu_844_p2_carry__0_n_4;
  wire sub10_i_fu_844_p2_carry__0_n_5;
  wire sub10_i_fu_844_p2_carry__0_n_6;
  wire sub10_i_fu_844_p2_carry__1_i_1_n_3;
  wire sub10_i_fu_844_p2_carry__1_i_2_n_3;
  wire sub10_i_fu_844_p2_carry__1_i_3_n_3;
  wire sub10_i_fu_844_p2_carry__1_i_4_n_3;
  wire sub10_i_fu_844_p2_carry__1_n_3;
  wire sub10_i_fu_844_p2_carry__1_n_4;
  wire sub10_i_fu_844_p2_carry__1_n_5;
  wire sub10_i_fu_844_p2_carry__1_n_6;
  wire sub10_i_fu_844_p2_carry__2_i_1_n_3;
  wire sub10_i_fu_844_p2_carry__2_i_2_n_3;
  wire sub10_i_fu_844_p2_carry__2_i_3_n_3;
  wire sub10_i_fu_844_p2_carry__2_n_4;
  wire sub10_i_fu_844_p2_carry__2_n_5;
  wire sub10_i_fu_844_p2_carry__2_n_6;
  wire sub10_i_fu_844_p2_carry_i_1_n_3;
  wire sub10_i_fu_844_p2_carry_i_2_n_3;
  wire sub10_i_fu_844_p2_carry_i_3_n_3;
  wire sub10_i_fu_844_p2_carry_i_4_n_3;
  wire sub10_i_fu_844_p2_carry_n_3;
  wire sub10_i_fu_844_p2_carry_n_4;
  wire sub10_i_fu_844_p2_carry_n_5;
  wire sub10_i_fu_844_p2_carry_n_6;
  wire [16:0]sub10_i_reg_1366;
  wire [16:0]sub35_i_fu_838_p2;
  wire sub35_i_fu_838_p2__0_carry__0_n_3;
  wire sub35_i_fu_838_p2__0_carry__0_n_4;
  wire sub35_i_fu_838_p2__0_carry__0_n_5;
  wire sub35_i_fu_838_p2__0_carry__0_n_6;
  wire sub35_i_fu_838_p2__0_carry__1_n_3;
  wire sub35_i_fu_838_p2__0_carry__1_n_4;
  wire sub35_i_fu_838_p2__0_carry__1_n_5;
  wire sub35_i_fu_838_p2__0_carry__1_n_6;
  wire sub35_i_fu_838_p2__0_carry__3_i_1_n_3;
  wire sub35_i_fu_838_p2__0_carry__3_i_2_n_3;
  wire sub35_i_fu_838_p2__0_carry__3_i_3_n_3;
  wire sub35_i_fu_838_p2__0_carry__3_n_3;
  wire sub35_i_fu_838_p2__0_carry__3_n_4;
  wire sub35_i_fu_838_p2__0_carry__3_n_5;
  wire sub35_i_fu_838_p2__0_carry__3_n_6;
  wire sub35_i_fu_838_p2__0_carry__4_n_3;
  wire sub35_i_fu_838_p2__0_carry__4_n_4;
  wire sub35_i_fu_838_p2__0_carry__4_n_5;
  wire sub35_i_fu_838_p2__0_carry__4_n_6;
  wire sub35_i_fu_838_p2__0_carry__5_n_3;
  wire sub35_i_fu_838_p2__0_carry__5_n_4;
  wire sub35_i_fu_838_p2__0_carry__5_n_5;
  wire sub35_i_fu_838_p2__0_carry__5_n_6;
  wire sub35_i_fu_838_p2__0_carry_i_1_n_3;
  wire sub35_i_fu_838_p2__0_carry_i_2_n_3;
  wire sub35_i_fu_838_p2__0_carry_n_3;
  wire sub35_i_fu_838_p2__0_carry_n_4;
  wire sub35_i_fu_838_p2__0_carry_n_5;
  wire sub35_i_fu_838_p2__0_carry_n_6;
  wire sub35_i_fu_838_p2_carry__0_i_1_n_3;
  wire sub35_i_fu_838_p2_carry__0_i_2_n_3;
  wire sub35_i_fu_838_p2_carry__0_i_3_n_3;
  wire sub35_i_fu_838_p2_carry__0_i_4_n_3;
  wire sub35_i_fu_838_p2_carry__0_n_3;
  wire sub35_i_fu_838_p2_carry__0_n_4;
  wire sub35_i_fu_838_p2_carry__0_n_5;
  wire sub35_i_fu_838_p2_carry__0_n_6;
  wire sub35_i_fu_838_p2_carry__1_i_1_n_3;
  wire sub35_i_fu_838_p2_carry__1_i_2_n_3;
  wire sub35_i_fu_838_p2_carry__1_i_3_n_3;
  wire sub35_i_fu_838_p2_carry__1_i_4_n_3;
  wire sub35_i_fu_838_p2_carry__1_n_3;
  wire sub35_i_fu_838_p2_carry__1_n_4;
  wire sub35_i_fu_838_p2_carry__1_n_5;
  wire sub35_i_fu_838_p2_carry__1_n_6;
  wire sub35_i_fu_838_p2_carry__2_i_1_n_3;
  wire sub35_i_fu_838_p2_carry__2_i_2_n_3;
  wire sub35_i_fu_838_p2_carry__2_i_3_n_3;
  wire sub35_i_fu_838_p2_carry__2_n_4;
  wire sub35_i_fu_838_p2_carry__2_n_5;
  wire sub35_i_fu_838_p2_carry__2_n_6;
  wire sub35_i_fu_838_p2_carry_i_1_n_3;
  wire sub35_i_fu_838_p2_carry_i_2_n_3;
  wire sub35_i_fu_838_p2_carry_i_3_n_3;
  wire sub35_i_fu_838_p2_carry_i_4_n_3;
  wire sub35_i_fu_838_p2_carry_n_3;
  wire sub35_i_fu_838_p2_carry_n_4;
  wire sub35_i_fu_838_p2_carry_n_5;
  wire sub35_i_fu_838_p2_carry_n_6;
  wire [16:0]sub35_i_reg_1361;
  wire [15:0]\sub35_i_reg_1361_reg[16]_0 ;
  wire [10:0]sub_i_i_i_fu_832_p2;
  wire [10:0]sub_i_i_i_reg_1356;
  wire \sub_i_i_i_reg_1356[10]_i_2_n_3 ;
  wire \sub_i_i_i_reg_1356[1]_i_1_n_3 ;
  wire tpgBackground_U0_ap_ready;
  wire [2:0]tpgBarSelRgb_r_address0;
  wire [2:0]tpgBarSelYuv_v_address0;
  wire [4:4]tpgCheckerBoardArray_address0;
  wire [5:3]tpgTartanBarArray_address0;
  wire [11:0]trunc_ln565_reg_1410;
  wire [2:0]vBarSel;
  wire vBarSel_1;
  wire [0:0]vBarSel_2;
  wire [15:12]y_3_reg_1377;
  wire \y_fu_280[0]_i_3_n_3 ;
  wire [15:0]y_fu_280_reg;
  wire \y_fu_280_reg[0]_i_2_n_10 ;
  wire \y_fu_280_reg[0]_i_2_n_3 ;
  wire \y_fu_280_reg[0]_i_2_n_4 ;
  wire \y_fu_280_reg[0]_i_2_n_5 ;
  wire \y_fu_280_reg[0]_i_2_n_6 ;
  wire \y_fu_280_reg[0]_i_2_n_7 ;
  wire \y_fu_280_reg[0]_i_2_n_8 ;
  wire \y_fu_280_reg[0]_i_2_n_9 ;
  wire \y_fu_280_reg[12]_i_1_n_10 ;
  wire \y_fu_280_reg[12]_i_1_n_4 ;
  wire \y_fu_280_reg[12]_i_1_n_5 ;
  wire \y_fu_280_reg[12]_i_1_n_6 ;
  wire \y_fu_280_reg[12]_i_1_n_7 ;
  wire \y_fu_280_reg[12]_i_1_n_8 ;
  wire \y_fu_280_reg[12]_i_1_n_9 ;
  wire \y_fu_280_reg[4]_i_1_n_10 ;
  wire \y_fu_280_reg[4]_i_1_n_3 ;
  wire \y_fu_280_reg[4]_i_1_n_4 ;
  wire \y_fu_280_reg[4]_i_1_n_5 ;
  wire \y_fu_280_reg[4]_i_1_n_6 ;
  wire \y_fu_280_reg[4]_i_1_n_7 ;
  wire \y_fu_280_reg[4]_i_1_n_8 ;
  wire \y_fu_280_reg[4]_i_1_n_9 ;
  wire \y_fu_280_reg[8]_i_1_n_10 ;
  wire \y_fu_280_reg[8]_i_1_n_3 ;
  wire \y_fu_280_reg[8]_i_1_n_4 ;
  wire \y_fu_280_reg[8]_i_1_n_5 ;
  wire \y_fu_280_reg[8]_i_1_n_6 ;
  wire \y_fu_280_reg[8]_i_1_n_7 ;
  wire \y_fu_280_reg[8]_i_1_n_8 ;
  wire \y_fu_280_reg[8]_i_1_n_9 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire [15:0]zonePlateVAddr_loc_0_fu_324;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [3:0]NLW_cmp11_i_fu_1044_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp11_i_fu_1044_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp11_i_fu_1044_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_hdata_new_0_fu_312_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln563_fu_995_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln563_fu_995_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln563_fu_995_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_rampStart_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_reg[11]_i_3_O_UNCONNECTED ;
  wire [2:1]NLW_sub10_i_fu_844_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub10_i_fu_844_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_sub10_i_fu_844_p2__0_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_sub10_i_fu_844_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub10_i_fu_844_p2_carry__2_CO_UNCONNECTED;
  wire [1:1]NLW_sub35_i_fu_838_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub35_i_fu_838_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_sub35_i_fu_838_p2__0_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_sub35_i_fu_838_p2__0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sub35_i_fu_838_p2__0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub35_i_fu_838_p2__0_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_sub35_i_fu_838_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub35_i_fu_838_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_y_fu_280_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln563_fu_995_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(push),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hABABABFFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_done_reg_reg_0[0]),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_ready),
        .I2(ap_done_reg_reg),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I4(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I5(ap_done_reg_reg_0[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEEAAAA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_done_reg_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln563_fu_995_p2),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .I5(push_1),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(pf_all_done),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  LUT5 #(
    .INIT(32'h0200AA00)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_ready),
        .I2(ap_done_reg_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I4(ap_done_reg_reg_0[1]),
        .O(ap_rst_n_2));
  LUT3 #(
    .INIT(8'hEF)) 
    ap_predicate_pred2243_state19_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_202),
        .I1(ap_predicate_pred2483_state21_reg[1]),
        .I2(ap_predicate_pred2483_state21_reg[0]),
        .O(ap_predicate_pred2243_state19_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred2302_state18_i_1
       (.I0(p_0_in11_in),
        .O(ap_predicate_pred2302_state18_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred2354_state18_i_1
       (.I0(p_0_in9_in),
        .O(ap_predicate_pred2354_state18_i_1_n_3));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(tpgBackground_U0_ap_ready),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .I5(push_1),
        .O(ap_rst_n_3));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_ready),
        .I2(ap_done_reg_reg),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I4(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I5(ap_done_reg_reg_0[1]),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done_i_2
       (.I0(push_1),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(icmp_ln563_fu_995_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(grp_v_tpgHlsDataFlow_fu_443_ap_ready));
  LUT6 #(
    .INIT(64'h000000A8A8A8A8A8)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_ready),
        .I2(ap_done_reg_reg),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I4(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .I5(ap_done_reg_reg_0[1]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(tpgBackground_U0_ap_ready),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .I5(push_1),
        .O(ap_rst_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \barWidthMinSamples_reg_1346[0]_i_1 
       (.I0(p_cast_fu_772_p4[0]),
        .O(barWidthMinSamples_fu_782_p2));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \barWidthMinSamples_reg_1346[1]_i_1 
       (.I0(p_cast_fu_772_p4[0]),
        .I1(p_cast_fu_772_p4[1]),
        .O(\barWidthMinSamples_reg_1346[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \barWidthMinSamples_reg_1346[2]_i_1 
       (.I0(p_cast_fu_772_p4[1]),
        .I1(p_cast_fu_772_p4[0]),
        .I2(p_cast_fu_772_p4[2]),
        .O(\barWidthMinSamples_reg_1346[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \barWidthMinSamples_reg_1346[3]_i_1 
       (.I0(p_cast_fu_772_p4[2]),
        .I1(p_cast_fu_772_p4[0]),
        .I2(p_cast_fu_772_p4[1]),
        .I3(p_cast_fu_772_p4[3]),
        .O(\barWidthMinSamples_reg_1346[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \barWidthMinSamples_reg_1346[4]_i_1 
       (.I0(p_cast_fu_772_p4[3]),
        .I1(p_cast_fu_772_p4[1]),
        .I2(p_cast_fu_772_p4[0]),
        .I3(p_cast_fu_772_p4[2]),
        .I4(p_cast_fu_772_p4[4]),
        .O(\barWidthMinSamples_reg_1346[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \barWidthMinSamples_reg_1346[5]_i_1 
       (.I0(p_cast_fu_772_p4[4]),
        .I1(p_cast_fu_772_p4[2]),
        .I2(p_cast_fu_772_p4[0]),
        .I3(p_cast_fu_772_p4[1]),
        .I4(p_cast_fu_772_p4[3]),
        .I5(p_cast_fu_772_p4[5]),
        .O(\barWidthMinSamples_reg_1346[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \barWidthMinSamples_reg_1346[6]_i_1 
       (.I0(\barWidthMinSamples_reg_1346[9]_i_2_n_3 ),
        .I1(p_cast_fu_772_p4[6]),
        .O(\barWidthMinSamples_reg_1346[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \barWidthMinSamples_reg_1346[7]_i_1 
       (.I0(p_cast_fu_772_p4[6]),
        .I1(\barWidthMinSamples_reg_1346[9]_i_2_n_3 ),
        .I2(p_cast_fu_772_p4[7]),
        .O(\barWidthMinSamples_reg_1346[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \barWidthMinSamples_reg_1346[8]_i_1 
       (.I0(p_cast_fu_772_p4[7]),
        .I1(\barWidthMinSamples_reg_1346[9]_i_2_n_3 ),
        .I2(p_cast_fu_772_p4[6]),
        .I3(p_cast_fu_772_p4[8]),
        .O(\barWidthMinSamples_reg_1346[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \barWidthMinSamples_reg_1346[9]_i_1 
       (.I0(p_cast_fu_772_p4[8]),
        .I1(p_cast_fu_772_p4[6]),
        .I2(\barWidthMinSamples_reg_1346[9]_i_2_n_3 ),
        .I3(p_cast_fu_772_p4[7]),
        .I4(p_cast_fu_772_p4[9]),
        .O(\barWidthMinSamples_reg_1346[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \barWidthMinSamples_reg_1346[9]_i_2 
       (.I0(p_cast_fu_772_p4[4]),
        .I1(p_cast_fu_772_p4[2]),
        .I2(p_cast_fu_772_p4[0]),
        .I3(p_cast_fu_772_p4[1]),
        .I4(p_cast_fu_772_p4[3]),
        .I5(p_cast_fu_772_p4[5]),
        .O(\barWidthMinSamples_reg_1346[9]_i_2_n_3 ));
  FDRE \barWidthMinSamples_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(barWidthMinSamples_fu_782_p2),
        .Q(barWidthMinSamples_reg_1346[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[1]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[2]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[3]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[4]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[5]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[6]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[7]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[8]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1346_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1346[9]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1346[9]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[0]),
        .Q(barWidth_reg_1340[0]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[10]),
        .Q(barWidth_reg_1340[10]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[1]),
        .Q(barWidth_reg_1340[1]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[2]),
        .Q(barWidth_reg_1340[2]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[3]),
        .Q(barWidth_reg_1340[3]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[4]),
        .Q(barWidth_reg_1340[4]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[5]),
        .Q(barWidth_reg_1340[5]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[6]),
        .Q(barWidth_reg_1340[6]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[7]),
        .Q(barWidth_reg_1340[7]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[8]),
        .Q(barWidth_reg_1340[8]),
        .R(1'b0));
  FDRE \barWidth_reg_1340_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[9]),
        .Q(barWidth_reg_1340[9]),
        .R(1'b0));
  CARRY4 cmp11_i_fu_1044_p2_carry
       (.CI(1'b0),
        .CO({cmp11_i_fu_1044_p2_carry_n_3,cmp11_i_fu_1044_p2_carry_n_4,cmp11_i_fu_1044_p2_carry_n_5,cmp11_i_fu_1044_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp11_i_fu_1044_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp11_i_fu_1044_p2_carry_i_1_n_3,cmp11_i_fu_1044_p2_carry_i_2_n_3,cmp11_i_fu_1044_p2_carry_i_3_n_3,cmp11_i_fu_1044_p2_carry_i_4_n_3}));
  CARRY4 cmp11_i_fu_1044_p2_carry__0
       (.CI(cmp11_i_fu_1044_p2_carry_n_3),
        .CO({NLW_cmp11_i_fu_1044_p2_carry__0_CO_UNCONNECTED[3:2],cmp11_i_fu_1044_p2,cmp11_i_fu_1044_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp11_i_fu_1044_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp11_i_fu_1044_p2_carry__0_i_1_n_3,cmp11_i_fu_1044_p2_carry__0_i_2_n_3}));
  LUT3 #(
    .INIT(8'h41)) 
    cmp11_i_fu_1044_p2_carry__0_i_1
       (.I0(sub10_i_reg_1366[16]),
        .I1(y_fu_280_reg[15]),
        .I2(sub10_i_reg_1366[15]),
        .O(cmp11_i_fu_1044_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_1044_p2_carry__0_i_2
       (.I0(y_fu_280_reg[12]),
        .I1(sub10_i_reg_1366[12]),
        .I2(y_fu_280_reg[13]),
        .I3(sub10_i_reg_1366[13]),
        .I4(sub10_i_reg_1366[14]),
        .I5(y_fu_280_reg[14]),
        .O(cmp11_i_fu_1044_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_1044_p2_carry_i_1
       (.I0(y_fu_280_reg[9]),
        .I1(sub10_i_reg_1366[9]),
        .I2(y_fu_280_reg[10]),
        .I3(sub10_i_reg_1366[10]),
        .I4(sub10_i_reg_1366[11]),
        .I5(y_fu_280_reg[11]),
        .O(cmp11_i_fu_1044_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_1044_p2_carry_i_2
       (.I0(y_fu_280_reg[7]),
        .I1(sub10_i_reg_1366[7]),
        .I2(y_fu_280_reg[6]),
        .I3(sub10_i_reg_1366[6]),
        .I4(sub10_i_reg_1366[8]),
        .I5(y_fu_280_reg[8]),
        .O(cmp11_i_fu_1044_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_1044_p2_carry_i_3
       (.I0(y_fu_280_reg[3]),
        .I1(sub10_i_reg_1366[3]),
        .I2(y_fu_280_reg[4]),
        .I3(sub10_i_reg_1366[4]),
        .I4(sub10_i_reg_1366[5]),
        .I5(y_fu_280_reg[5]),
        .O(cmp11_i_fu_1044_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_1044_p2_carry_i_4
       (.I0(y_fu_280_reg[2]),
        .I1(sub10_i_reg_1366[2]),
        .I2(y_fu_280_reg[0]),
        .I3(sub10_i_reg_1366[0]),
        .I4(sub10_i_reg_1366[1]),
        .I5(y_fu_280_reg[1]),
        .O(cmp11_i_fu_1044_p2_carry_i_4_n_3));
  FDRE \cmp11_i_reg_1405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp11_i_fu_1044_p2),
        .Q(cmp11_i_reg_1405),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1400[0]_i_1 
       (.I0(\cmp12_i_reg_1400[0]_i_2_n_3 ),
        .I1(y_fu_280_reg[12]),
        .I2(y_fu_280_reg[6]),
        .I3(y_fu_280_reg[13]),
        .I4(y_fu_280_reg[11]),
        .I5(\cmp12_i_reg_1400[0]_i_3_n_3 ),
        .O(cmp12_i_fu_1037_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1400[0]_i_2 
       (.I0(y_fu_280_reg[8]),
        .I1(y_fu_280_reg[2]),
        .I2(y_fu_280_reg[9]),
        .I3(y_fu_280_reg[3]),
        .O(\cmp12_i_reg_1400[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1400[0]_i_3 
       (.I0(y_fu_280_reg[10]),
        .I1(y_fu_280_reg[15]),
        .I2(y_fu_280_reg[0]),
        .I3(y_fu_280_reg[1]),
        .I4(\cmp12_i_reg_1400[0]_i_4_n_3 ),
        .O(\cmp12_i_reg_1400[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1400[0]_i_4 
       (.I0(y_fu_280_reg[5]),
        .I1(y_fu_280_reg[4]),
        .I2(y_fu_280_reg[14]),
        .I3(y_fu_280_reg[7]),
        .O(\cmp12_i_reg_1400[0]_i_4_n_3 ));
  FDRE \cmp12_i_reg_1400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp12_i_fu_1037_p2),
        .Q(cmp12_i_reg_1400),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp2_i236_reg_1295[0]_i_1 
       (.I0(ap_predicate_pred2632_state21_reg[4]),
        .I1(ap_predicate_pred2632_state21_reg[5]),
        .I2(ap_predicate_pred2632_state21_reg[7]),
        .I3(ap_predicate_pred2632_state21_reg[6]),
        .I4(\cmp2_i236_reg_1295[0]_i_2_n_3 ),
        .O(cmp2_i236_fu_672_p2));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp2_i236_reg_1295[0]_i_2 
       (.I0(ap_predicate_pred2632_state21_reg[3]),
        .I1(ap_predicate_pred2632_state21_reg[2]),
        .I2(ap_predicate_pred2632_state21_reg[1]),
        .I3(ap_predicate_pred2632_state21_reg[0]),
        .O(\cmp2_i236_reg_1295[0]_i_2_n_3 ));
  FDRE \cmp2_i236_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(cmp2_i236_fu_672_p2),
        .Q(cmp2_i236_reg_1295),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \cmp_i370_reg_1385[0]_i_1 
       (.I0(\cmp_i370_reg_1385_reg_n_3_[0] ),
        .I1(cmp12_i_fu_1037_p2),
        .I2(ap_CS_fsm_state2),
        .O(\cmp_i370_reg_1385[0]_i_1_n_3 ));
  FDRE \cmp_i370_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i370_reg_1385[0]_i_1_n_3 ),
        .Q(\cmp_i370_reg_1385_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \conv2_i_i10_i246_reg_1310[11]_i_1 
       (.I0(ap_predicate_pred2632_state21_reg[4]),
        .I1(ap_predicate_pred2632_state21_reg[5]),
        .I2(ap_predicate_pred2632_state21_reg[7]),
        .I3(ap_predicate_pred2632_state21_reg[6]),
        .I4(\cmp2_i236_reg_1295[0]_i_2_n_3 ),
        .O(\conv2_i_i10_i246_reg_1310[11]_i_1_n_3 ));
  FDRE \conv2_i_i10_i246_reg_1310_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\conv2_i_i10_i246_reg_1310[11]_i_1_n_3 ),
        .Q(conv2_i_i10_i246_reg_1310),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \conv2_i_i_i_cast_cast_reg_1305[4]_i_1 
       (.I0(\conv2_i_i_i_cast_cast_reg_1305_reg_n_3_[4] ),
        .I1(push),
        .I2(\pix_5_reg_1335[10]_i_2_n_3 ),
        .O(\conv2_i_i_i_cast_cast_reg_1305[4]_i_1_n_3 ));
  FDRE \conv2_i_i_i_cast_cast_reg_1305_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv2_i_i_i_cast_cast_reg_1305[4]_i_1_n_3 ),
        .Q(\conv2_i_i_i_cast_cast_reg_1305_reg_n_3_[4] ),
        .R(1'b0));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490
       (.CO(icmp_ln563_fu_995_p2),
        .D({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_67,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_68,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_69,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_70,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_71,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_72,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_73,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_74,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_75,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_76,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_77,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_78}),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .E(p_0_1_0_0_0216_lcssa224_fu_2720),
        .Q(DPtpgBarArray_q0),
        .S(S),
        .SS(SS),
        .ZplateHorContDelta_val(ZplateHorContDelta_val),
        .add_ln1101_fu_3320_p2(add_ln1101_fu_3320_p2),
        .add_ln1533_fu_3958_p2(add_ln1533_fu_3958_p2),
        .\ap_CS_fsm_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_198),
        .\ap_CS_fsm_reg[2] (p_0_2_0_0_0218_lcssa227_fu_2760),
        .\ap_CS_fsm_reg[2]_0 (rampVal_3_new_0_fu_3400),
        .\ap_CS_fsm_reg[2]_1 (hdata_new_0_fu_3120),
        .\ap_CS_fsm_reg[2]_2 (rampVal_2_new_0_fu_2960),
        .\ap_CS_fsm_reg[2]_3 (rampVal0),
        .\ap_CS_fsm_reg[2]_4 (zonePlateVAddr0),
        .\ap_CS_fsm_reg[2]_5 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_205),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_NS_fsm[3:2]),
        .ap_done_cache_reg_0(ap_done_cache_i_1_n_3),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469),
        .ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458),
        .ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447),
        .ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436),
        .ap_predicate_pred1790_state21_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o),
        .ap_predicate_pred2087_state20(ap_predicate_pred2087_state20),
        .ap_predicate_pred2118_state20(ap_predicate_pred2118_state20),
        .ap_predicate_pred2143_state20(ap_predicate_pred2143_state20),
        .ap_predicate_pred2156_state20(ap_predicate_pred2156_state20),
        .ap_predicate_pred2157_state20(ap_predicate_pred2157_state20),
        .ap_predicate_pred2196_state21(ap_predicate_pred2196_state21),
        .ap_predicate_pred2196_state21_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .ap_predicate_pred2243_state19_reg_0(ap_predicate_pred2243_state19_i_1_n_3),
        .ap_predicate_pred2302_state18_reg_0(ap_predicate_pred2302_state18_i_1_n_3),
        .ap_predicate_pred2334_state21(ap_predicate_pred2334_state21),
        .ap_predicate_pred2334_state21_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o),
        .ap_predicate_pred2354_state18_reg_0(ap_predicate_pred2354_state18_i_1_n_3),
        .ap_predicate_pred2384_state21(ap_predicate_pred2384_state21),
        .ap_predicate_pred2483_state21_reg_0(ap_predicate_pred2483_state21_reg),
        .ap_predicate_pred2632_state21_reg_0(ap_predicate_pred2632_state21_reg),
        .ap_rst_n(ap_rst_n),
        .\barWidth_cast_cast_reg_4916_reg[10]_0 (barWidth_reg_1340),
        .\bckgndId_read_reg_761_reg[5] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_202),
        .bckgndYUV_din(bckgndYUV_din),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .bckgndYUV_write(bckgndYUV_write),
        .cmp11_i_reg_1405(cmp11_i_reg_1405),
        .\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 (\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ),
        .cmp12_i_reg_1400(cmp12_i_reg_1400),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 (\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ),
        .conv2_i_i10_i246_reg_1310(conv2_i_i10_i246_reg_1310),
        .\conv2_i_i_i_cast_cast_cast_reg_4932_reg[11]_0 (\conv2_i_i_i_cast_cast_reg_1305_reg_n_3_[4] ),
        .\d_val_read_reg_22_reg[9] (barWidthMinSamples_reg_1346),
        .data_in({p_0_2_0_0_0218_lcssa227_fu_276,p_0_1_0_0_0216_lcssa224_fu_272,p_0_0_0_0_0214_lcssa221_fu_268}),
        .\genblk1[18].v2_reg[18] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .\genblk1[19].v2_reg[19] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .\genblk1[19].v2_reg[19]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .\genblk1[4].v2_reg[4] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out),
        .hBarSel_0(hBarSel_0),
        .hBarSel_0_loc_0_fu_316(hBarSel_0_loc_0_fu_316),
        .\hBarSel_0_loc_0_fu_316_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_215),
        .\hBarSel_0_loc_0_fu_316_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_216),
        .\hBarSel_0_loc_0_fu_316_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_217),
        .\hBarSel_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_218),
        .\hBarSel_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_219),
        .\hBarSel_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_220),
        .hBarSel_3_0(hBarSel_3_0),
        .hBarSel_3_0_loc_0_fu_300(hBarSel_3_0_loc_0_fu_300),
        .\hBarSel_3_0_loc_0_fu_300_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_223),
        .\hBarSel_3_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_196),
        .hBarSel_4_0(hBarSel_4_0),
        .hBarSel_4_0_loc_0_fu_328(hBarSel_4_0_loc_0_fu_328),
        .\hBarSel_4_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_208),
        .\hBarSel_4_0_reg[0]_0 (\hBarSel_4_0_reg[0]_0 ),
        .\hBarSel_4_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_207),
        .\hBarSel_4_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_206),
        .hBarSel_5_0(hBarSel_5_0),
        .hBarSel_5_0_loc_0_fu_284(hBarSel_5_0_loc_0_fu_284),
        .\hBarSel_5_0_loc_0_fu_284_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_226),
        .\hBarSel_5_0_loc_0_fu_284_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_227),
        .\hBarSel_5_0_loc_0_fu_284_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_225),
        .\hBarSel_5_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_230),
        .\hBarSel_5_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_229),
        .\hBarSel_5_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_228),
        .\hBarSel_5_0_reg[2]_0 (\hBarSel_5_0[2]_i_2_n_3 ),
        .\hdata_flag_0_reg_466_reg[0] (\hdata_flag_0_reg_466_reg_n_3_[0] ),
        .\hdata_flag_1_fu_504_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_200),
        .\hdata_flag_1_fu_504_reg[0]_1 (\hdata_flag_1_fu_504[0]_i_1_n_3 ),
        .\hdata_loc_0_fu_308_reg[11] (hdata),
        .\hdata_loc_0_fu_308_reg[11]_0 (hdata_loc_0_fu_308),
        .\hdata_reg[11] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_93,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_94,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_95,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_96,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_97,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_98,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_99,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_100,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_101,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_102,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_103,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_104}),
        .\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out),
        .\icmp_ln1095_reg_5035_reg[0]_0 (y_3_reg_1377),
        .\icmp_ln1473_reg_5019_reg[0]_0 (sub35_i_reg_1361),
        .\icmp_ln565_reg_4944_reg[0]_0 (\sub35_i_reg_1361_reg[16]_0 ),
        .icmp_reg_1351(icmp_reg_1351),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] (\pix_reg_1330_reg_n_3_[11] ),
        .p_0_in11_in(p_0_in11_in),
        .p_0_in9_in(p_0_in9_in),
        .p_reg_reg(ap_done_reg_reg_0[0]),
        .p_reg_reg_0(zonePlateVAddr_loc_0_fu_324),
        .pf_all_done(pf_all_done),
        .\phi_mul_fu_492_reg[15]_0 (\phi_mul_fu_492_reg[15] ),
        .pix_5_reg_1335(pix_5_reg_1335),
        .push_0(push_0),
        .\q0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_53),
        .\q0_reg[0]_0 (\q0[0]_i_1__0_n_3 ),
        .\q0_reg[10] (\q0[10]_i_1__1_n_3 ),
        .\q0_reg[10]_0 (\q0[10]_i_1__0__0_n_3 ),
        .\q0_reg[10]_1 (\q0[10]_i_1__2__0_n_3 ),
        .\q0_reg[10]_2 (\q0[10]_i_1__1__0_n_3 ),
        .\q0_reg[11] (\q0[11]_i_1__4_n_3 ),
        .\q0_reg[11]_0 (\q0[11]_i_1__1__0_n_3 ),
        .\q0_reg[11]_1 ({\q0[11]_i_1__0__0_n_3 ,\q0[9]_i_1__1_n_3 }),
        .\q0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_62),
        .\q0_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_63),
        .\q0_reg[1]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_64),
        .\q0_reg[1]_2 (\q0[1]_i_1__2__0_n_3 ),
        .\q0_reg[1]_3 (\q0[1]_i_1__1__0_n_3 ),
        .\q0_reg[1]_4 (\q0[1]_i_1__0__0_n_3 ),
        .\q0_reg[1]_5 (\q0[1]_i_1__3_n_3 ),
        .\q0_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_282,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_283}),
        .\q0_reg[2]_0 (\q0[2]_i_1__1_n_3 ),
        .\q0_reg[2]_1 (\q0[2]_i_1__0__0_n_3 ),
        .\q0_reg[4] (\q0[4]_i_1__0_n_3 ),
        .\q0_reg[4]_0 (\q0[4]_i_1__0__1_n_3 ),
        .\q0_reg[6] (\q0[6]_i_1__1_n_3 ),
        .\q0_reg[7] (\q0[7]_i_1__4_n_3 ),
        .\q0_reg[7]_0 (\q0[7]_i_2_n_3 ),
        .\q0_reg[8] (\q0[8]_i_2_n_3 ),
        .\q0_reg[9] (\q0[9]_i_1__0__0_n_3 ),
        .\rampStart_load_reg_1371_reg[11] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out),
        .\rampStart_load_reg_1371_reg[11]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o),
        .\rampStart_load_reg_1371_reg[11]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal),
        .\rampStart_load_reg_1371_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr),
        .\rampVal_2_flag_0_reg_478_reg[0] ({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2}),
        .\rampVal_2_flag_0_reg_478_reg[0]_0 (\rampVal_2_flag_0_reg_478_reg_n_3_[0] ),
        .\rampVal_2_flag_1_fu_500_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_199),
        .\rampVal_2_flag_1_fu_500_reg[0]_1 (\rampVal_2_flag_1_fu_500[0]_i_1_n_3 ),
        .\rampVal_2_loc_0_fu_292_reg[11] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_292_reg[11]_0 (rampVal_2),
        .\rampVal_2_loc_0_fu_292_reg[11]_1 (rampVal_2_loc_0_fu_292),
        .\rampVal_2_reg[11] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_119,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_120,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_121,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_122,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_123,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_124,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_125,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_126,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_127,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_128,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_129,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_130}),
        .\rampVal_3_flag_0_reg_454_reg[0] (push),
        .\rampVal_3_flag_0_reg_454_reg[0]_0 (\rampVal_3_flag_0_reg_454_reg_n_3_[0] ),
        .\rampVal_3_flag_1_fu_508_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_201),
        .\rampVal_3_flag_1_fu_508_reg[0]_1 (\rampVal_3_flag_1_fu_508[0]_i_1_n_3 ),
        .\rampVal_3_loc_0_fu_336_reg[11] (rampVal_1),
        .\rampVal_3_loc_0_fu_336_reg[11]_0 (rampVal_3_loc_0_fu_336),
        .\rampVal_loc_0_fu_332_reg[11] (rampVal),
        .\rampVal_loc_0_fu_332_reg[11]_0 (rampVal_loc_0_fu_332),
        .\rampVal_reg[11] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_179,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_180,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_181,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_182,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_183,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_184,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_185,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_186,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_187,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_188,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_189,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_190}),
        .\s_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_203),
        .\s_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_204),
        .tpgBarSelRgb_r_address0(tpgBarSelRgb_r_address0),
        .tpgBarSelYuv_v_address0(tpgBarSelYuv_v_address0),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .tpgTartanBarArray_address0(tpgTartanBarArray_address0),
        .trunc_ln565_reg_1410(trunc_ln565_reg_1410),
        .vBarSel(vBarSel),
        .vBarSel_1(vBarSel_1),
        .\vBarSel_1_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_224),
        .vBarSel_2(vBarSel_2),
        .\vBarSel_2_loc_0_fu_304_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_221),
        .\vBarSel_2_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_222),
        .\vBarSel_3_loc_0_fu_288_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_197),
        .\vBarSel_loc_0_fu_320_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_209),
        .\vBarSel_loc_0_fu_320_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_210),
        .\vBarSel_loc_0_fu_320_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_211),
        .\vBarSel_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_212),
        .\vBarSel_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_213),
        .\vBarSel_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_214),
        .valid_out(frp_pipeline_valid_U_valid_out),
        .\yCount_2_reg[0]_0 (\cmp_i370_reg_1385_reg_n_3_[0] ),
        .\yCount_reg[9]_i_5_0 (sub_i_i_i_reg_1356),
        .\zext_ln1084_cast_reg_4921_reg[11]_0 (rampStart_load_reg_1371),
        .\zonePlateVAddr_loc_0_fu_324_reg[15] (zonePlateVAddr),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_145,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_146,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_147,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_148,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_149,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_150,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_151,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_152,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_153,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_154,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_155,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_156,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_157,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_158,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_159,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_160}),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_1 (\zonePlateVDelta_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_198),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_i_1
       (.I0(ap_done_reg_reg_0[1]),
        .I1(grp_v_tpgHlsDataFlow_fu_443_ap_ready),
        .I2(ap_done_reg_reg),
        .I3(ap_done_reg_reg_0[0]),
        .I4(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_218),
        .Q(hBarSel_0_loc_0_fu_316[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_219),
        .Q(hBarSel_0_loc_0_fu_316[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_220),
        .Q(hBarSel_0_loc_0_fu_316[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_215),
        .Q(hBarSel_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_216),
        .Q(hBarSel_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_217),
        .Q(hBarSel_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_0_loc_0_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_196),
        .Q(hBarSel_3_0_loc_0_fu_300),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_223),
        .Q(hBarSel_3_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_208),
        .Q(hBarSel_4_0_loc_0_fu_328[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_207),
        .Q(hBarSel_4_0_loc_0_fu_328[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_206),
        .Q(hBarSel_4_0_loc_0_fu_328[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_203),
        .Q(hBarSel_4_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_204),
        .Q(hBarSel_4_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_205),
        .Q(hBarSel_4_0[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \hBarSel_5_0[2]_i_2 
       (.I0(hBarSel_5_0_loc_0_fu_284[1]),
        .I1(hBarSel_5_0_loc_0_fu_284[0]),
        .O(\hBarSel_5_0[2]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_230),
        .Q(hBarSel_5_0_loc_0_fu_284[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_229),
        .Q(hBarSel_5_0_loc_0_fu_284[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_228),
        .Q(hBarSel_5_0_loc_0_fu_284[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_226),
        .Q(hBarSel_5_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_227),
        .Q(hBarSel_5_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_225),
        .Q(hBarSel_5_0[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hdata[11]_i_1 
       (.I0(\hdata_flag_0_reg_466_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_995_p2),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_200),
        .Q(\hdata_flag_0_reg_466_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF808080)) 
    \hdata_flag_1_fu_504[0]_i_1 
       (.I0(\hdata_flag_0_reg_466_reg_n_3_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(ap_predicate_pred2334_state21),
        .I4(frp_pipeline_valid_U_valid_out[20]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_504[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_104),
        .Q(hdata_loc_0_fu_308[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_94),
        .Q(hdata_loc_0_fu_308[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_93),
        .Q(hdata_loc_0_fu_308[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_103),
        .Q(hdata_loc_0_fu_308[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_102),
        .Q(hdata_loc_0_fu_308[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_101),
        .Q(hdata_loc_0_fu_308[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_100),
        .Q(hdata_loc_0_fu_308[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_99),
        .Q(hdata_loc_0_fu_308[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_98),
        .Q(hdata_loc_0_fu_308[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_97),
        .Q(hdata_loc_0_fu_308[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_96),
        .Q(hdata_loc_0_fu_308[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_308_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_117),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_95),
        .Q(hdata_loc_0_fu_308[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[0]_i_3 
       (.I0(rampStart_load_reg_1371[3]),
        .I1(trunc_ln565_reg_1410[3]),
        .O(\hdata_new_0_fu_312[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[0]_i_4 
       (.I0(rampStart_load_reg_1371[2]),
        .I1(trunc_ln565_reg_1410[2]),
        .O(\hdata_new_0_fu_312[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[0]_i_5 
       (.I0(rampStart_load_reg_1371[1]),
        .I1(trunc_ln565_reg_1410[1]),
        .O(\hdata_new_0_fu_312[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[0]_i_6 
       (.I0(rampStart_load_reg_1371[0]),
        .I1(trunc_ln565_reg_1410[0]),
        .O(\hdata_new_0_fu_312[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[11]_i_10 
       (.I0(rampStart_load_reg_1371[8]),
        .I1(trunc_ln565_reg_1410[8]),
        .O(\hdata_new_0_fu_312[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[11]_i_7 
       (.I0(trunc_ln565_reg_1410[11]),
        .I1(rampStart_load_reg_1371[11]),
        .O(\hdata_new_0_fu_312[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[11]_i_8 
       (.I0(rampStart_load_reg_1371[10]),
        .I1(trunc_ln565_reg_1410[10]),
        .O(\hdata_new_0_fu_312[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[11]_i_9 
       (.I0(rampStart_load_reg_1371[9]),
        .I1(trunc_ln565_reg_1410[9]),
        .O(\hdata_new_0_fu_312[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[8]_i_10 
       (.I0(rampStart_load_reg_1371[4]),
        .I1(trunc_ln565_reg_1410[4]),
        .O(\hdata_new_0_fu_312[8]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[8]_i_7 
       (.I0(rampStart_load_reg_1371[7]),
        .I1(trunc_ln565_reg_1410[7]),
        .O(\hdata_new_0_fu_312[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[8]_i_8 
       (.I0(rampStart_load_reg_1371[6]),
        .I1(trunc_ln565_reg_1410[6]),
        .O(\hdata_new_0_fu_312[8]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdata_new_0_fu_312[8]_i_9 
       (.I0(rampStart_load_reg_1371[5]),
        .I1(trunc_ln565_reg_1410[5]),
        .O(\hdata_new_0_fu_312[8]_i_9_n_3 ));
  FDRE \hdata_new_0_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_312[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hdata_new_0_fu_312_reg[0]_i_2_n_3 ,\hdata_new_0_fu_312_reg[0]_i_2_n_4 ,\hdata_new_0_fu_312_reg[0]_i_2_n_5 ,\hdata_new_0_fu_312_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(rampStart_load_reg_1371[3:0]),
        .O(add_ln1533_fu_3958_p2[3:0]),
        .S({\hdata_new_0_fu_312[0]_i_3_n_3 ,\hdata_new_0_fu_312[0]_i_4_n_3 ,\hdata_new_0_fu_312[0]_i_5_n_3 ,\hdata_new_0_fu_312[0]_i_6_n_3 }));
  FDRE \hdata_new_0_fu_312_reg[10] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[10]),
        .Q(hdata_new_0_fu_312[10]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[11] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[11]),
        .Q(hdata_new_0_fu_312[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[11]_i_6 
       (.CI(\hdata_new_0_fu_312_reg[8]_i_6_n_3 ),
        .CO({\NLW_hdata_new_0_fu_312_reg[11]_i_6_CO_UNCONNECTED [3],\hdata_new_0_fu_312_reg[11]_i_6_n_4 ,\hdata_new_0_fu_312_reg[11]_i_6_n_5 ,\hdata_new_0_fu_312_reg[11]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,rampStart_load_reg_1371[10:8]}),
        .O(add_ln1533_fu_3958_p2[11:8]),
        .S({\hdata_new_0_fu_312[11]_i_7_n_3 ,\hdata_new_0_fu_312[11]_i_8_n_3 ,\hdata_new_0_fu_312[11]_i_9_n_3 ,\hdata_new_0_fu_312[11]_i_10_n_3 }));
  FDRE \hdata_new_0_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_312[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_312[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_312[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_312[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_312[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_312[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_312[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_312_reg[8] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[8]),
        .Q(hdata_new_0_fu_312[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[8]_i_6 
       (.CI(\hdata_new_0_fu_312_reg[0]_i_2_n_3 ),
        .CO({\hdata_new_0_fu_312_reg[8]_i_6_n_3 ,\hdata_new_0_fu_312_reg[8]_i_6_n_4 ,\hdata_new_0_fu_312_reg[8]_i_6_n_5 ,\hdata_new_0_fu_312_reg[8]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI(rampStart_load_reg_1371[7:4]),
        .O(add_ln1533_fu_3958_p2[7:4]),
        .S({\hdata_new_0_fu_312[8]_i_7_n_3 ,\hdata_new_0_fu_312[8]_i_8_n_3 ,\hdata_new_0_fu_312[8]_i_9_n_3 ,\hdata_new_0_fu_312[8]_i_10_n_3 }));
  FDRE \hdata_new_0_fu_312_reg[9] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_3120),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_new_1_out[9]),
        .Q(hdata_new_0_fu_312[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[10] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[10]),
        .Q(hdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[11] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[11]),
        .Q(hdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[7]),
        .Q(hdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[8] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[8]),
        .Q(hdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[9] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_312[9]),
        .Q(hdata[9]),
        .R(1'b0));
  CARRY4 icmp_ln563_fu_995_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln563_fu_995_p2_carry_n_3,icmp_ln563_fu_995_p2_carry_n_4,icmp_ln563_fu_995_p2_carry_n_5,icmp_ln563_fu_995_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln563_fu_995_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln563_fu_995_p2_carry_i_1_n_3,icmp_ln563_fu_995_p2_carry_i_2_n_3,icmp_ln563_fu_995_p2_carry_i_3_n_3,icmp_ln563_fu_995_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln563_fu_995_p2_carry__0
       (.CI(icmp_ln563_fu_995_p2_carry_n_3),
        .CO({NLW_icmp_ln563_fu_995_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln563_fu_995_p2,icmp_ln563_fu_995_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln563_fu_995_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln563_fu_995_p2_carry__0_i_1_n_3,icmp_ln563_fu_995_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln563_fu_995_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(y_fu_280_reg[15]),
        .O(icmp_ln563_fu_995_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_995_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(y_fu_280_reg[12]),
        .I2(y_fu_280_reg[14]),
        .I3(Q[14]),
        .I4(y_fu_280_reg[13]),
        .I5(Q[13]),
        .O(icmp_ln563_fu_995_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_995_p2_carry_i_1
       (.I0(Q[9]),
        .I1(y_fu_280_reg[9]),
        .I2(y_fu_280_reg[11]),
        .I3(Q[11]),
        .I4(y_fu_280_reg[10]),
        .I5(Q[10]),
        .O(icmp_ln563_fu_995_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_995_p2_carry_i_2
       (.I0(Q[6]),
        .I1(y_fu_280_reg[6]),
        .I2(y_fu_280_reg[8]),
        .I3(Q[8]),
        .I4(y_fu_280_reg[7]),
        .I5(Q[7]),
        .O(icmp_ln563_fu_995_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_995_p2_carry_i_3
       (.I0(Q[3]),
        .I1(y_fu_280_reg[3]),
        .I2(y_fu_280_reg[5]),
        .I3(Q[5]),
        .I4(y_fu_280_reg[4]),
        .I5(Q[4]),
        .O(icmp_ln563_fu_995_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_995_p2_carry_i_4
       (.I0(Q[0]),
        .I1(y_fu_280_reg[0]),
        .I2(y_fu_280_reg[2]),
        .I3(Q[2]),
        .I4(y_fu_280_reg[1]),
        .I5(Q[1]),
        .O(icmp_ln563_fu_995_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1351[0]_i_1 
       (.I0(ap_predicate_pred2632_state21_reg[5]),
        .I1(ap_predicate_pred2632_state21_reg[6]),
        .I2(ap_predicate_pred2632_state21_reg[4]),
        .I3(\icmp_reg_1351[0]_i_2_n_3 ),
        .O(icmp_fu_812_p2));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1351[0]_i_2 
       (.I0(ap_predicate_pred2632_state21_reg[3]),
        .I1(ap_predicate_pred2632_state21_reg[1]),
        .I2(ap_predicate_pred2632_state21_reg[7]),
        .I3(ap_predicate_pred2632_state21_reg[2]),
        .O(\icmp_reg_1351[0]_i_2_n_3 ));
  FDRE \icmp_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(icmp_fu_812_p2),
        .Q(icmp_reg_1351),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__12 
       (.I0(push),
        .I1(\mOutPtr_reg[0] ),
        .O(E));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[0]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[10]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[10]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[11]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[11]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[1]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[2]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[3]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[4]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[5]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[6]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[7]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[8]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_0_0_0_0213_out_o[9]),
        .Q(p_0_0_0_0_0214_lcssa221_fu_268[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[0]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[10]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[10]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[11]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[11]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[1]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[2]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[3]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[4]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[5]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[6]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[7]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[8]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0216_lcssa224_fu_2720),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_1_0_0_0215_out_o[9]),
        .Q(p_0_1_0_0_0216_lcssa224_fu_272[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[0]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[10]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[10]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[11]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[11]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[1]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[2]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[3]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[4]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[5]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[6]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[7]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[8]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2760),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_p_0_2_0_0_0217_out_o[9]),
        .Q(p_0_2_0_0_0218_lcssa227_fu_276[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \pix_5_reg_1335[10]_i_1 
       (.I0(push),
        .I1(pix_5_reg_1335),
        .I2(\pix_5_reg_1335[10]_i_2_n_3 ),
        .O(\pix_5_reg_1335[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pix_5_reg_1335[10]_i_2 
       (.I0(ap_predicate_pred2632_state21_reg[4]),
        .I1(ap_predicate_pred2632_state21_reg[5]),
        .I2(ap_predicate_pred2632_state21_reg[7]),
        .I3(ap_predicate_pred2632_state21_reg[6]),
        .I4(\cmp2_i236_reg_1295[0]_i_2_n_3 ),
        .I5(push),
        .O(\pix_5_reg_1335[10]_i_2_n_3 ));
  FDRE \pix_5_reg_1335_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_5_reg_1335[10]_i_1_n_3 ),
        .Q(pix_5_reg_1335),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \pix_reg_1330[11]_i_1 
       (.I0(\pix_reg_1330_reg_n_3_[11] ),
        .I1(push),
        .I2(\pix_5_reg_1335[10]_i_2_n_3 ),
        .O(\pix_reg_1330[11]_i_1_n_3 ));
  FDRE \pix_reg_1330_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pix_reg_1330[11]_i_1_n_3 ),
        .Q(\pix_reg_1330_reg_n_3_[11] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[0]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .O(\q0[0]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[10]_i_1__0__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]),
        .O(\q0[10]_i_1__0__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[10]_i_1__1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]),
        .O(\q0[10]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[10]_i_1__1__0 
       (.I0(tpgBarSelYuv_v_address0[2]),
        .I1(tpgBarSelYuv_v_address0[0]),
        .I2(tpgBarSelYuv_v_address0[1]),
        .O(\q0[10]_i_1__1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[10]_i_1__2__0 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[10]_i_1__2__0_n_3 ));
  LUT6 #(
    .INIT(64'h757F7575757F7F7F)) 
    \q0[11]_i_1__0__0 
       (.I0(\q0[8]_i_2_n_3 ),
        .I1(hBarSel_4_0_loc_0_fu_328[0]),
        .I2(ap_predicate_pred2156_state20),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_283),
        .I4(ap_predicate_pred2087_state20),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_53),
        .O(\q0[11]_i_1__0__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[11]_i_1__1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]),
        .O(\q0[11]_i_1__1__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[11]_i_1__4 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]),
        .O(\q0[11]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F44444440)) 
    \q0[1]_i_1__0__0 
       (.I0(tpgBarSelRgb_r_address0[2]),
        .I1(frp_pipeline_valid_U_valid_out[19]),
        .I2(ap_predicate_pred2143_state20),
        .I3(ap_predicate_pred2157_state20),
        .I4(ap_predicate_pred2118_state20),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_63),
        .O(\q0[1]_i_1__0__0_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F44444440)) 
    \q0[1]_i_1__1__0 
       (.I0(tpgBarSelRgb_r_address0[0]),
        .I1(frp_pipeline_valid_U_valid_out[19]),
        .I2(ap_predicate_pred2143_state20),
        .I3(ap_predicate_pred2157_state20),
        .I4(ap_predicate_pred2118_state20),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_62),
        .O(\q0[1]_i_1__1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__2__0 
       (.I0(DPtpgBarArray_q0[2]),
        .O(\q0[1]_i_1__2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F44444440)) 
    \q0[1]_i_1__3 
       (.I0(tpgBarSelRgb_r_address0[1]),
        .I1(frp_pipeline_valid_U_valid_out[19]),
        .I2(ap_predicate_pred2143_state20),
        .I3(ap_predicate_pred2157_state20),
        .I4(ap_predicate_pred2118_state20),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_64),
        .O(\q0[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \q0[4]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[4]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h68)) 
    \q0[4]_i_1__0__1 
       (.I0(tpgBarSelYuv_v_address0[0]),
        .I1(tpgBarSelYuv_v_address0[1]),
        .I2(tpgBarSelYuv_v_address0[2]),
        .O(\q0[4]_i_1__0__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[6]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[6]_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__4 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0[7]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_2 
       (.I0(DPtpgBarArray_q0[0]),
        .O(\q0[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \q0[8]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_53),
        .I1(ap_predicate_pred2087_state20),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_282),
        .I3(ap_predicate_pred2156_state20),
        .I4(hBarSel_4_0_loc_0_fu_328[2]),
        .I5(tpgBarSelYuv_v_address0[1]),
        .O(\q0[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[9]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[9]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[9]_i_1__1 
       (.I0(tpgBarSelYuv_v_address0[2]),
        .I1(tpgBarSelYuv_v_address0[0]),
        .I2(tpgBarSelYuv_v_address0[1]),
        .O(\q0[9]_i_1__1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampStart[0]_i_1 
       (.I0(icmp_ln563_fu_995_p2),
        .I1(ap_CS_fsm_state2),
        .O(tpgBackground_U0_ap_ready));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[0]_i_3 
       (.I0(\rampStart_reg[7]_0 [3]),
        .I1(rampStart_reg[3]),
        .O(\rampStart[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[0]_i_4 
       (.I0(\rampStart_reg[7]_0 [2]),
        .I1(rampStart_reg[2]),
        .O(\rampStart[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[0]_i_5 
       (.I0(\rampStart_reg[7]_0 [1]),
        .I1(rampStart_reg[1]),
        .O(\rampStart[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[0]_i_6 
       (.I0(\rampStart_reg[7]_0 [0]),
        .I1(rampStart_reg[0]),
        .O(\rampStart[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[4]_i_2 
       (.I0(\rampStart_reg[7]_0 [7]),
        .I1(rampStart_reg[7]),
        .O(\rampStart[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[4]_i_3 
       (.I0(\rampStart_reg[7]_0 [6]),
        .I1(rampStart_reg[6]),
        .O(\rampStart[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[4]_i_4 
       (.I0(\rampStart_reg[7]_0 [5]),
        .I1(rampStart_reg[5]),
        .O(\rampStart[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rampStart[4]_i_5 
       (.I0(\rampStart_reg[7]_0 [4]),
        .I1(rampStart_reg[4]),
        .O(\rampStart[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampStart_load_reg_1371[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(push));
  FDRE \rampStart_load_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[0]),
        .Q(rampStart_load_reg_1371[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[10]),
        .Q(rampStart_load_reg_1371[10]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[11]),
        .Q(rampStart_load_reg_1371[11]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[1]),
        .Q(rampStart_load_reg_1371[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[2]),
        .Q(rampStart_load_reg_1371[2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[3]),
        .Q(rampStart_load_reg_1371[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[4]),
        .Q(rampStart_load_reg_1371[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[5]),
        .Q(rampStart_load_reg_1371[5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[6]),
        .Q(rampStart_load_reg_1371[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[7]),
        .Q(rampStart_load_reg_1371[7]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[8]),
        .Q(rampStart_load_reg_1371[8]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[9]),
        .Q(rampStart_load_reg_1371[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[0]_i_2_n_10 ),
        .Q(rampStart_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rampStart_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rampStart_reg[0]_i_2_n_3 ,\rampStart_reg[0]_i_2_n_4 ,\rampStart_reg[0]_i_2_n_5 ,\rampStart_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[7]_0 [3:0]),
        .O({\rampStart_reg[0]_i_2_n_7 ,\rampStart_reg[0]_i_2_n_8 ,\rampStart_reg[0]_i_2_n_9 ,\rampStart_reg[0]_i_2_n_10 }),
        .S({\rampStart[0]_i_3_n_3 ,\rampStart[0]_i_4_n_3 ,\rampStart[0]_i_5_n_3 ,\rampStart[0]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[10] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[8]_i_1_n_8 ),
        .Q(rampStart_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[11] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[8]_i_1_n_7 ),
        .Q(rampStart_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[0]_i_2_n_9 ),
        .Q(rampStart_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[0]_i_2_n_8 ),
        .Q(rampStart_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[0]_i_2_n_7 ),
        .Q(rampStart_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[4]_i_1_n_10 ),
        .Q(rampStart_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rampStart_reg[4]_i_1 
       (.CI(\rampStart_reg[0]_i_2_n_3 ),
        .CO({\rampStart_reg[4]_i_1_n_3 ,\rampStart_reg[4]_i_1_n_4 ,\rampStart_reg[4]_i_1_n_5 ,\rampStart_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[7]_0 [7:4]),
        .O({\rampStart_reg[4]_i_1_n_7 ,\rampStart_reg[4]_i_1_n_8 ,\rampStart_reg[4]_i_1_n_9 ,\rampStart_reg[4]_i_1_n_10 }),
        .S({\rampStart[4]_i_2_n_3 ,\rampStart[4]_i_3_n_3 ,\rampStart[4]_i_4_n_3 ,\rampStart[4]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[4]_i_1_n_9 ),
        .Q(rampStart_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[4]_i_1_n_8 ),
        .Q(rampStart_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[4]_i_1_n_7 ),
        .Q(rampStart_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[8] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[8]_i_1_n_10 ),
        .Q(rampStart_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rampStart_reg[8]_i_1 
       (.CI(\rampStart_reg[4]_i_1_n_3 ),
        .CO({\NLW_rampStart_reg[8]_i_1_CO_UNCONNECTED [3],\rampStart_reg[8]_i_1_n_4 ,\rampStart_reg[8]_i_1_n_5 ,\rampStart_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rampStart_reg[8]_i_1_n_7 ,\rampStart_reg[8]_i_1_n_8 ,\rampStart_reg[8]_i_1_n_9 ,\rampStart_reg[8]_i_1_n_10 }),
        .S(rampStart_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[9] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(\rampStart_reg[8]_i_1_n_9 ),
        .Q(rampStart_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_1[11]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_995_p2),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[10] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[10]),
        .Q(rampVal_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[11] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[11]),
        .Q(rampVal_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[8]),
        .Q(rampVal_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_340[9]),
        .Q(rampVal_1[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_995_p2),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_199),
        .Q(\rampVal_2_flag_0_reg_478_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF808080)) 
    \rampVal_2_flag_1_fu_500[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg_n_3_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(ap_predicate_pred2384_state21),
        .I4(frp_pipeline_valid_U_valid_out[20]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_500[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_130),
        .Q(rampVal_2_loc_0_fu_292[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_120),
        .Q(rampVal_2_loc_0_fu_292[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_119),
        .Q(rampVal_2_loc_0_fu_292[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_129),
        .Q(rampVal_2_loc_0_fu_292[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_128),
        .Q(rampVal_2_loc_0_fu_292[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_127),
        .Q(rampVal_2_loc_0_fu_292[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_126),
        .Q(rampVal_2_loc_0_fu_292[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_125),
        .Q(rampVal_2_loc_0_fu_292[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_124),
        .Q(rampVal_2_loc_0_fu_292[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_123),
        .Q(rampVal_2_loc_0_fu_292[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_122),
        .Q(rampVal_2_loc_0_fu_292[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_292_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_143),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_121),
        .Q(rampVal_2_loc_0_fu_292[9]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_296[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[10] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[10]),
        .Q(rampVal_2_new_0_fu_296[10]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[11] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[11]),
        .Q(rampVal_2_new_0_fu_296[11]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_296[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_296[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_296[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_296[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_296[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_296[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_296[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[8]),
        .Q(rampVal_2_new_0_fu_296[8]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_296_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2960),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_new_1_out[9]),
        .Q(rampVal_2_new_0_fu_296[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[10] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[10]),
        .Q(rampVal_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[11] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[11]),
        .Q(rampVal_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[8]),
        .Q(rampVal_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_296[9]),
        .Q(rampVal_2[9]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_201),
        .Q(\rampVal_3_flag_0_reg_454_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF808080)) 
    \rampVal_3_flag_1_fu_508[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg_n_3_[0] ),
        .I1(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I3(frp_pipeline_valid_U_valid_out[20]),
        .I4(ap_predicate_pred2196_state21),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_508[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_78),
        .Q(rampVal_3_loc_0_fu_336[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_68),
        .Q(rampVal_3_loc_0_fu_336[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_67),
        .Q(rampVal_3_loc_0_fu_336[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_77),
        .Q(rampVal_3_loc_0_fu_336[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_76),
        .Q(rampVal_3_loc_0_fu_336[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_75),
        .Q(rampVal_3_loc_0_fu_336[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_74),
        .Q(rampVal_3_loc_0_fu_336[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_73),
        .Q(rampVal_3_loc_0_fu_336[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_72),
        .Q(rampVal_3_loc_0_fu_336[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_71),
        .Q(rampVal_3_loc_0_fu_336[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_70),
        .Q(rampVal_3_loc_0_fu_336[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_336_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_91),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_69),
        .Q(rampVal_3_loc_0_fu_336[9]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_340[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[10] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[10]),
        .Q(rampVal_3_new_0_fu_340[10]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[11] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[11]),
        .Q(rampVal_3_new_0_fu_340[11]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_340[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_340[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_340[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_340[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_340[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_340[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_340[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[8] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[8]),
        .Q(rampVal_3_new_0_fu_340[8]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_340_reg[9] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_new_1_out[9]),
        .Q(rampVal_3_new_0_fu_340[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_190),
        .Q(rampVal_loc_0_fu_332[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_180),
        .Q(rampVal_loc_0_fu_332[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_179),
        .Q(rampVal_loc_0_fu_332[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_189),
        .Q(rampVal_loc_0_fu_332[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_188),
        .Q(rampVal_loc_0_fu_332[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_187),
        .Q(rampVal_loc_0_fu_332[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_186),
        .Q(rampVal_loc_0_fu_332[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_185),
        .Q(rampVal_loc_0_fu_332[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_184),
        .Q(rampVal_loc_0_fu_332[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_183),
        .Q(rampVal_loc_0_fu_332[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_182),
        .Q(rampVal_loc_0_fu_332[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_332_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_191),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_181),
        .Q(rampVal_loc_0_fu_332[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[10] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[10]),
        .Q(rampVal[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[11] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[11]),
        .Q(rampVal[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_reg[11]_i_3 
       (.CI(\rampVal_reg[8]_i_2_n_3 ),
        .CO({\NLW_rampVal_reg[11]_i_3_CO_UNCONNECTED [3:2],\rampVal_reg[11]_i_3_n_5 ,\rampVal_reg[11]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_reg[11]_i_3_O_UNCONNECTED [3],add_ln1101_fu_3320_p2[11:9]}),
        .S({1'b0,rampVal_loc_0_fu_332[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\rampVal_reg[4]_i_2_n_3 ,\rampVal_reg[4]_i_2_n_4 ,\rampVal_reg[4]_i_2_n_5 ,\rampVal_reg[4]_i_2_n_6 }),
        .CYINIT(rampVal_loc_0_fu_332[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1101_fu_3320_p2[4:1]),
        .S(rampVal_loc_0_fu_332[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[8] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[8]),
        .Q(rampVal[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_reg[8]_i_2 
       (.CI(\rampVal_reg[4]_i_2_n_3 ),
        .CO({\rampVal_reg[8]_i_2_n_3 ,\rampVal_reg[8]_i_2_n_4 ,\rampVal_reg[8]_i_2_n_5 ,\rampVal_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1101_fu_3320_p2[8:5]),
        .S(rampVal_loc_0_fu_332[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[9] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal[9]),
        .Q(rampVal[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_844_p2__0_carry
       (.CI(1'b0),
        .CO({sub10_i_fu_844_p2__0_carry_n_3,sub10_i_fu_844_p2__0_carry_n_4,sub10_i_fu_844_p2__0_carry_n_5,sub10_i_fu_844_p2__0_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,Q[3:1]}),
        .O({add5_i_fu_796_p2[4],NLW_sub10_i_fu_844_p2__0_carry_O_UNCONNECTED[2:1],sub10_i_fu_844_p2[1]}),
        .S({Q[4],sub10_i_fu_844_p2__0_carry_i_1_n_3,sub10_i_fu_844_p2__0_carry_i_2_n_3,sub10_i_fu_844_p2__0_carry_i_3_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_844_p2__0_carry__0
       (.CI(sub10_i_fu_844_p2__0_carry_n_3),
        .CO({sub10_i_fu_844_p2__0_carry__0_n_3,sub10_i_fu_844_p2__0_carry__0_n_4,sub10_i_fu_844_p2__0_carry__0_n_5,sub10_i_fu_844_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_796_p2[8:5]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_844_p2__0_carry__1
       (.CI(sub10_i_fu_844_p2__0_carry__0_n_3),
        .CO({sub10_i_fu_844_p2__0_carry__1_n_3,sub10_i_fu_844_p2__0_carry__1_n_4,sub10_i_fu_844_p2__0_carry__1_n_5,sub10_i_fu_844_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_796_p2[12:9]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_844_p2__0_carry__2
       (.CI(sub10_i_fu_844_p2__0_carry__1_n_3),
        .CO(NLW_sub10_i_fu_844_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub10_i_fu_844_p2__0_carry__2_O_UNCONNECTED[3:1],add5_i_fu_796_p2[13]}),
        .S({1'b0,1'b0,1'b0,Q[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2__0_carry_i_1
       (.I0(Q[3]),
        .O(sub10_i_fu_844_p2__0_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2__0_carry_i_2
       (.I0(Q[2]),
        .O(sub10_i_fu_844_p2__0_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2__0_carry_i_3
       (.I0(Q[1]),
        .O(sub10_i_fu_844_p2__0_carry_i_3_n_3));
  CARRY4 sub10_i_fu_844_p2_carry
       (.CI(1'b0),
        .CO({sub10_i_fu_844_p2_carry_n_3,sub10_i_fu_844_p2_carry_n_4,sub10_i_fu_844_p2_carry_n_5,sub10_i_fu_844_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({sub10_i_fu_844_p2[4:2],NLW_sub10_i_fu_844_p2_carry_O_UNCONNECTED[0]}),
        .S({sub10_i_fu_844_p2_carry_i_1_n_3,sub10_i_fu_844_p2_carry_i_2_n_3,sub10_i_fu_844_p2_carry_i_3_n_3,sub10_i_fu_844_p2_carry_i_4_n_3}));
  CARRY4 sub10_i_fu_844_p2_carry__0
       (.CI(sub10_i_fu_844_p2_carry_n_3),
        .CO({sub10_i_fu_844_p2_carry__0_n_3,sub10_i_fu_844_p2_carry__0_n_4,sub10_i_fu_844_p2_carry__0_n_5,sub10_i_fu_844_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(sub10_i_fu_844_p2[8:5]),
        .S({sub10_i_fu_844_p2_carry__0_i_1_n_3,sub10_i_fu_844_p2_carry__0_i_2_n_3,sub10_i_fu_844_p2_carry__0_i_3_n_3,sub10_i_fu_844_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__0_i_1
       (.I0(Q[8]),
        .O(sub10_i_fu_844_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__0_i_2
       (.I0(Q[7]),
        .O(sub10_i_fu_844_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__0_i_3
       (.I0(Q[6]),
        .O(sub10_i_fu_844_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__0_i_4
       (.I0(Q[5]),
        .O(sub10_i_fu_844_p2_carry__0_i_4_n_3));
  CARRY4 sub10_i_fu_844_p2_carry__1
       (.CI(sub10_i_fu_844_p2_carry__0_n_3),
        .CO({sub10_i_fu_844_p2_carry__1_n_3,sub10_i_fu_844_p2_carry__1_n_4,sub10_i_fu_844_p2_carry__1_n_5,sub10_i_fu_844_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(sub10_i_fu_844_p2[12:9]),
        .S({sub10_i_fu_844_p2_carry__1_i_1_n_3,sub10_i_fu_844_p2_carry__1_i_2_n_3,sub10_i_fu_844_p2_carry__1_i_3_n_3,sub10_i_fu_844_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__1_i_1
       (.I0(Q[12]),
        .O(sub10_i_fu_844_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__1_i_2
       (.I0(Q[11]),
        .O(sub10_i_fu_844_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__1_i_3
       (.I0(Q[10]),
        .O(sub10_i_fu_844_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__1_i_4
       (.I0(Q[9]),
        .O(sub10_i_fu_844_p2_carry__1_i_4_n_3));
  CARRY4 sub10_i_fu_844_p2_carry__2
       (.CI(sub10_i_fu_844_p2_carry__1_n_3),
        .CO({NLW_sub10_i_fu_844_p2_carry__2_CO_UNCONNECTED[3],sub10_i_fu_844_p2_carry__2_n_4,sub10_i_fu_844_p2_carry__2_n_5,sub10_i_fu_844_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[15:13]}),
        .O(sub10_i_fu_844_p2[16:13]),
        .S({1'b1,sub10_i_fu_844_p2_carry__2_i_1_n_3,sub10_i_fu_844_p2_carry__2_i_2_n_3,sub10_i_fu_844_p2_carry__2_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__2_i_1
       (.I0(Q[15]),
        .O(sub10_i_fu_844_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__2_i_2
       (.I0(Q[14]),
        .O(sub10_i_fu_844_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry__2_i_3
       (.I0(Q[13]),
        .O(sub10_i_fu_844_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry_i_1
       (.I0(Q[4]),
        .O(sub10_i_fu_844_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry_i_2
       (.I0(Q[3]),
        .O(sub10_i_fu_844_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry_i_3
       (.I0(Q[2]),
        .O(sub10_i_fu_844_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_844_p2_carry_i_4
       (.I0(Q[1]),
        .O(sub10_i_fu_844_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub10_i_reg_1366[0]_i_1 
       (.I0(Q[0]),
        .O(sub10_i_fu_844_p2[0]));
  FDRE \sub10_i_reg_1366_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[0]),
        .Q(sub10_i_reg_1366[0]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[10]),
        .Q(sub10_i_reg_1366[10]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[11]),
        .Q(sub10_i_reg_1366[11]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[12]),
        .Q(sub10_i_reg_1366[12]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[13]),
        .Q(sub10_i_reg_1366[13]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[14]),
        .Q(sub10_i_reg_1366[14]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[15]),
        .Q(sub10_i_reg_1366[15]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[16]),
        .Q(sub10_i_reg_1366[16]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[1]),
        .Q(sub10_i_reg_1366[1]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[2]),
        .Q(sub10_i_reg_1366[2]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[3]),
        .Q(sub10_i_reg_1366[3]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[4]),
        .Q(sub10_i_reg_1366[4]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[5]),
        .Q(sub10_i_reg_1366[5]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[6]),
        .Q(sub10_i_reg_1366[6]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[7]),
        .Q(sub10_i_reg_1366[7]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[8]),
        .Q(sub10_i_reg_1366[8]),
        .R(1'b0));
  FDRE \sub10_i_reg_1366_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_844_p2[9]),
        .Q(sub10_i_reg_1366[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry
       (.CI(1'b0),
        .CO({sub35_i_fu_838_p2__0_carry_n_3,sub35_i_fu_838_p2__0_carry_n_4,sub35_i_fu_838_p2__0_carry_n_5,sub35_i_fu_838_p2__0_carry_n_6}),
        .CYINIT(\sub35_i_reg_1361_reg[16]_0 [0]),
        .DI({1'b0,1'b0,\sub35_i_reg_1361_reg[16]_0 [2:1]}),
        .O({p_0_in[1:0],NLW_sub35_i_fu_838_p2__0_carry_O_UNCONNECTED[1],sub35_i_fu_838_p2[1]}),
        .S({\sub35_i_reg_1361_reg[16]_0 [4:3],sub35_i_fu_838_p2__0_carry_i_1_n_3,sub35_i_fu_838_p2__0_carry_i_2_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__0
       (.CI(sub35_i_fu_838_p2__0_carry_n_3),
        .CO({sub35_i_fu_838_p2__0_carry__0_n_3,sub35_i_fu_838_p2__0_carry__0_n_4,sub35_i_fu_838_p2__0_carry__0_n_5,sub35_i_fu_838_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[5:2]),
        .S(\sub35_i_reg_1361_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__1
       (.CI(sub35_i_fu_838_p2__0_carry__0_n_3),
        .CO({sub35_i_fu_838_p2__0_carry__1_n_3,sub35_i_fu_838_p2__0_carry__1_n_4,sub35_i_fu_838_p2__0_carry__1_n_5,sub35_i_fu_838_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[9:6]),
        .S(\sub35_i_reg_1361_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__2
       (.CI(sub35_i_fu_838_p2__0_carry__1_n_3),
        .CO(NLW_sub35_i_fu_838_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub35_i_fu_838_p2__0_carry__2_O_UNCONNECTED[3:1],p_0_in[10]}),
        .S({1'b0,1'b0,1'b0,\sub35_i_reg_1361_reg[16]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__3
       (.CI(1'b0),
        .CO({sub35_i_fu_838_p2__0_carry__3_n_3,sub35_i_fu_838_p2__0_carry__3_n_4,sub35_i_fu_838_p2__0_carry__3_n_5,sub35_i_fu_838_p2__0_carry__3_n_6}),
        .CYINIT(\sub35_i_reg_1361_reg[16]_0 [0]),
        .DI({1'b0,\sub35_i_reg_1361_reg[16]_0 [3:1]}),
        .O({p_cast_fu_772_p4[0],NLW_sub35_i_fu_838_p2__0_carry__3_O_UNCONNECTED[2:0]}),
        .S({\sub35_i_reg_1361_reg[16]_0 [4],sub35_i_fu_838_p2__0_carry__3_i_1_n_3,sub35_i_fu_838_p2__0_carry__3_i_2_n_3,sub35_i_fu_838_p2__0_carry__3_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2__0_carry__3_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [3]),
        .O(sub35_i_fu_838_p2__0_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2__0_carry__3_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [2]),
        .O(sub35_i_fu_838_p2__0_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2__0_carry__3_i_3
       (.I0(\sub35_i_reg_1361_reg[16]_0 [1]),
        .O(sub35_i_fu_838_p2__0_carry__3_i_3_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__4
       (.CI(sub35_i_fu_838_p2__0_carry__3_n_3),
        .CO({sub35_i_fu_838_p2__0_carry__4_n_3,sub35_i_fu_838_p2__0_carry__4_n_4,sub35_i_fu_838_p2__0_carry__4_n_5,sub35_i_fu_838_p2__0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_772_p4[4:1]),
        .S(\sub35_i_reg_1361_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__5
       (.CI(sub35_i_fu_838_p2__0_carry__4_n_3),
        .CO({sub35_i_fu_838_p2__0_carry__5_n_3,sub35_i_fu_838_p2__0_carry__5_n_4,sub35_i_fu_838_p2__0_carry__5_n_5,sub35_i_fu_838_p2__0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_772_p4[8:5]),
        .S(\sub35_i_reg_1361_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_838_p2__0_carry__6
       (.CI(sub35_i_fu_838_p2__0_carry__5_n_3),
        .CO(NLW_sub35_i_fu_838_p2__0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub35_i_fu_838_p2__0_carry__6_O_UNCONNECTED[3:1],p_cast_fu_772_p4[9]}),
        .S({1'b0,1'b0,1'b0,\sub35_i_reg_1361_reg[16]_0 [13]}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2__0_carry_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [2]),
        .O(sub35_i_fu_838_p2__0_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2__0_carry_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [1]),
        .O(sub35_i_fu_838_p2__0_carry_i_2_n_3));
  CARRY4 sub35_i_fu_838_p2_carry
       (.CI(1'b0),
        .CO({sub35_i_fu_838_p2_carry_n_3,sub35_i_fu_838_p2_carry_n_4,sub35_i_fu_838_p2_carry_n_5,sub35_i_fu_838_p2_carry_n_6}),
        .CYINIT(\sub35_i_reg_1361_reg[16]_0 [0]),
        .DI(\sub35_i_reg_1361_reg[16]_0 [4:1]),
        .O({sub35_i_fu_838_p2[4:2],NLW_sub35_i_fu_838_p2_carry_O_UNCONNECTED[0]}),
        .S({sub35_i_fu_838_p2_carry_i_1_n_3,sub35_i_fu_838_p2_carry_i_2_n_3,sub35_i_fu_838_p2_carry_i_3_n_3,sub35_i_fu_838_p2_carry_i_4_n_3}));
  CARRY4 sub35_i_fu_838_p2_carry__0
       (.CI(sub35_i_fu_838_p2_carry_n_3),
        .CO({sub35_i_fu_838_p2_carry__0_n_3,sub35_i_fu_838_p2_carry__0_n_4,sub35_i_fu_838_p2_carry__0_n_5,sub35_i_fu_838_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub35_i_reg_1361_reg[16]_0 [8:5]),
        .O(sub35_i_fu_838_p2[8:5]),
        .S({sub35_i_fu_838_p2_carry__0_i_1_n_3,sub35_i_fu_838_p2_carry__0_i_2_n_3,sub35_i_fu_838_p2_carry__0_i_3_n_3,sub35_i_fu_838_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__0_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [8]),
        .O(sub35_i_fu_838_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__0_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [7]),
        .O(sub35_i_fu_838_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__0_i_3
       (.I0(\sub35_i_reg_1361_reg[16]_0 [6]),
        .O(sub35_i_fu_838_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__0_i_4
       (.I0(\sub35_i_reg_1361_reg[16]_0 [5]),
        .O(sub35_i_fu_838_p2_carry__0_i_4_n_3));
  CARRY4 sub35_i_fu_838_p2_carry__1
       (.CI(sub35_i_fu_838_p2_carry__0_n_3),
        .CO({sub35_i_fu_838_p2_carry__1_n_3,sub35_i_fu_838_p2_carry__1_n_4,sub35_i_fu_838_p2_carry__1_n_5,sub35_i_fu_838_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub35_i_reg_1361_reg[16]_0 [12:9]),
        .O(sub35_i_fu_838_p2[12:9]),
        .S({sub35_i_fu_838_p2_carry__1_i_1_n_3,sub35_i_fu_838_p2_carry__1_i_2_n_3,sub35_i_fu_838_p2_carry__1_i_3_n_3,sub35_i_fu_838_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__1_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [12]),
        .O(sub35_i_fu_838_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__1_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [11]),
        .O(sub35_i_fu_838_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__1_i_3
       (.I0(\sub35_i_reg_1361_reg[16]_0 [10]),
        .O(sub35_i_fu_838_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__1_i_4
       (.I0(\sub35_i_reg_1361_reg[16]_0 [9]),
        .O(sub35_i_fu_838_p2_carry__1_i_4_n_3));
  CARRY4 sub35_i_fu_838_p2_carry__2
       (.CI(sub35_i_fu_838_p2_carry__1_n_3),
        .CO({NLW_sub35_i_fu_838_p2_carry__2_CO_UNCONNECTED[3],sub35_i_fu_838_p2_carry__2_n_4,sub35_i_fu_838_p2_carry__2_n_5,sub35_i_fu_838_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub35_i_reg_1361_reg[16]_0 [15:13]}),
        .O(sub35_i_fu_838_p2[16:13]),
        .S({1'b1,sub35_i_fu_838_p2_carry__2_i_1_n_3,sub35_i_fu_838_p2_carry__2_i_2_n_3,sub35_i_fu_838_p2_carry__2_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__2_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [15]),
        .O(sub35_i_fu_838_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__2_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [14]),
        .O(sub35_i_fu_838_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry__2_i_3
       (.I0(\sub35_i_reg_1361_reg[16]_0 [13]),
        .O(sub35_i_fu_838_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry_i_1
       (.I0(\sub35_i_reg_1361_reg[16]_0 [4]),
        .O(sub35_i_fu_838_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry_i_2
       (.I0(\sub35_i_reg_1361_reg[16]_0 [3]),
        .O(sub35_i_fu_838_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry_i_3
       (.I0(\sub35_i_reg_1361_reg[16]_0 [2]),
        .O(sub35_i_fu_838_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_838_p2_carry_i_4
       (.I0(\sub35_i_reg_1361_reg[16]_0 [1]),
        .O(sub35_i_fu_838_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub35_i_reg_1361[0]_i_1 
       (.I0(\sub35_i_reg_1361_reg[16]_0 [0]),
        .O(sub35_i_fu_838_p2[0]));
  FDRE \sub35_i_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[0]),
        .Q(sub35_i_reg_1361[0]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[10]),
        .Q(sub35_i_reg_1361[10]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[11]),
        .Q(sub35_i_reg_1361[11]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[12]),
        .Q(sub35_i_reg_1361[12]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[13]),
        .Q(sub35_i_reg_1361[13]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[14]),
        .Q(sub35_i_reg_1361[14]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[15]),
        .Q(sub35_i_reg_1361[15]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[16]),
        .Q(sub35_i_reg_1361[16]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[1]),
        .Q(sub35_i_reg_1361[1]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[2]),
        .Q(sub35_i_reg_1361[2]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[3]),
        .Q(sub35_i_reg_1361[3]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[4]),
        .Q(sub35_i_reg_1361[4]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[5]),
        .Q(sub35_i_reg_1361[5]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[6]),
        .Q(sub35_i_reg_1361[6]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[7]),
        .Q(sub35_i_reg_1361[7]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[8]),
        .Q(sub35_i_reg_1361[8]),
        .R(1'b0));
  FDRE \sub35_i_reg_1361_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_838_p2[9]),
        .Q(sub35_i_reg_1361[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_i_reg_1356[0]_i_1 
       (.I0(add5_i_fu_796_p2[4]),
        .O(sub_i_i_i_fu_832_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_i_i_i_reg_1356[10]_i_1 
       (.I0(add5_i_fu_796_p2[12]),
        .I1(add5_i_fu_796_p2[10]),
        .I2(\sub_i_i_i_reg_1356[10]_i_2_n_3 ),
        .I3(add5_i_fu_796_p2[11]),
        .I4(add5_i_fu_796_p2[13]),
        .O(sub_i_i_i_fu_832_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_i_i_reg_1356[10]_i_2 
       (.I0(add5_i_fu_796_p2[8]),
        .I1(add5_i_fu_796_p2[6]),
        .I2(add5_i_fu_796_p2[4]),
        .I3(add5_i_fu_796_p2[5]),
        .I4(add5_i_fu_796_p2[7]),
        .I5(add5_i_fu_796_p2[9]),
        .O(\sub_i_i_i_reg_1356[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i_i_reg_1356[1]_i_1 
       (.I0(add5_i_fu_796_p2[4]),
        .I1(add5_i_fu_796_p2[5]),
        .O(\sub_i_i_i_reg_1356[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i_i_reg_1356[2]_i_1 
       (.I0(add5_i_fu_796_p2[6]),
        .I1(add5_i_fu_796_p2[5]),
        .I2(add5_i_fu_796_p2[4]),
        .O(sub_i_i_i_fu_832_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_i_i_reg_1356[3]_i_1 
       (.I0(add5_i_fu_796_p2[7]),
        .I1(add5_i_fu_796_p2[6]),
        .I2(add5_i_fu_796_p2[4]),
        .I3(add5_i_fu_796_p2[5]),
        .O(sub_i_i_i_fu_832_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i_i_reg_1356[4]_i_1 
       (.I0(add5_i_fu_796_p2[8]),
        .I1(add5_i_fu_796_p2[7]),
        .I2(add5_i_fu_796_p2[5]),
        .I3(add5_i_fu_796_p2[4]),
        .I4(add5_i_fu_796_p2[6]),
        .O(sub_i_i_i_fu_832_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_i_i_reg_1356[5]_i_1 
       (.I0(add5_i_fu_796_p2[9]),
        .I1(add5_i_fu_796_p2[8]),
        .I2(add5_i_fu_796_p2[6]),
        .I3(add5_i_fu_796_p2[4]),
        .I4(add5_i_fu_796_p2[5]),
        .I5(add5_i_fu_796_p2[7]),
        .O(sub_i_i_i_fu_832_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_i_i_i_reg_1356[6]_i_1 
       (.I0(add5_i_fu_796_p2[10]),
        .I1(\sub_i_i_i_reg_1356[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_832_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sub_i_i_i_reg_1356[7]_i_1 
       (.I0(add5_i_fu_796_p2[11]),
        .I1(add5_i_fu_796_p2[10]),
        .I2(\sub_i_i_i_reg_1356[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_832_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \sub_i_i_i_reg_1356[8]_i_1 
       (.I0(add5_i_fu_796_p2[12]),
        .I1(add5_i_fu_796_p2[11]),
        .I2(\sub_i_i_i_reg_1356[10]_i_2_n_3 ),
        .I3(add5_i_fu_796_p2[10]),
        .O(sub_i_i_i_fu_832_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \sub_i_i_i_reg_1356[9]_i_1 
       (.I0(add5_i_fu_796_p2[13]),
        .I1(add5_i_fu_796_p2[12]),
        .I2(add5_i_fu_796_p2[10]),
        .I3(\sub_i_i_i_reg_1356[10]_i_2_n_3 ),
        .I4(add5_i_fu_796_p2[11]),
        .O(sub_i_i_i_fu_832_p2[9]));
  FDRE \sub_i_i_i_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[0]),
        .Q(sub_i_i_i_reg_1356[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[10]),
        .Q(sub_i_i_i_reg_1356[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\sub_i_i_i_reg_1356[1]_i_1_n_3 ),
        .Q(sub_i_i_i_reg_1356[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[2]),
        .Q(sub_i_i_i_reg_1356[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[3]),
        .Q(sub_i_i_i_reg_1356[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[4]),
        .Q(sub_i_i_i_reg_1356[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[5]),
        .Q(sub_i_i_i_reg_1356[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[6]),
        .Q(sub_i_i_i_reg_1356[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[7]),
        .Q(sub_i_i_i_reg_1356[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[8]),
        .Q(sub_i_i_i_reg_1356[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1356_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_832_p2[9]),
        .Q(sub_i_i_i_reg_1356[9]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[0]),
        .Q(trunc_ln565_reg_1410[0]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[10]),
        .Q(trunc_ln565_reg_1410[10]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[11]),
        .Q(trunc_ln565_reg_1410[11]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[1]),
        .Q(trunc_ln565_reg_1410[1]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[2]),
        .Q(trunc_ln565_reg_1410[2]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[3]),
        .Q(trunc_ln565_reg_1410[3]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[4]),
        .Q(trunc_ln565_reg_1410[4]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[5]),
        .Q(trunc_ln565_reg_1410[5]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[6]),
        .Q(trunc_ln565_reg_1410[6]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[7]),
        .Q(trunc_ln565_reg_1410[7]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[8]),
        .Q(trunc_ln565_reg_1410[8]),
        .R(1'b0));
  FDRE \trunc_ln565_reg_1410_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[9]),
        .Q(trunc_ln565_reg_1410[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_197),
        .Q(vBarSel_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_loc_0_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_222),
        .Q(tpgCheckerBoardArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_221),
        .Q(vBarSel_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_3_loc_0_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_224),
        .Q(DPtpgBarArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_212),
        .Q(tpgTartanBarArray_address0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_213),
        .Q(tpgTartanBarArray_address0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_214),
        .Q(tpgTartanBarArray_address0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_209),
        .Q(vBarSel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_210),
        .Q(vBarSel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_211),
        .Q(vBarSel[2]),
        .R(1'b0));
  FDRE \y_3_reg_1377_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[12]),
        .Q(y_3_reg_1377[12]),
        .R(1'b0));
  FDRE \y_3_reg_1377_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[13]),
        .Q(y_3_reg_1377[13]),
        .R(1'b0));
  FDRE \y_3_reg_1377_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[14]),
        .Q(y_3_reg_1377[14]),
        .R(1'b0));
  FDRE \y_3_reg_1377_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_280_reg[15]),
        .Q(y_3_reg_1377[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_280[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln563_fu_995_p2),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_280[0]_i_3 
       (.I0(y_fu_280_reg[0]),
        .O(\y_fu_280[0]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[0]_i_2_n_10 ),
        .Q(y_fu_280_reg[0]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_280_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_280_reg[0]_i_2_n_3 ,\y_fu_280_reg[0]_i_2_n_4 ,\y_fu_280_reg[0]_i_2_n_5 ,\y_fu_280_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_280_reg[0]_i_2_n_7 ,\y_fu_280_reg[0]_i_2_n_8 ,\y_fu_280_reg[0]_i_2_n_9 ,\y_fu_280_reg[0]_i_2_n_10 }),
        .S({y_fu_280_reg[3:1],\y_fu_280[0]_i_3_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[8]_i_1_n_8 ),
        .Q(y_fu_280_reg[10]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[8]_i_1_n_7 ),
        .Q(y_fu_280_reg[11]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[12]_i_1_n_10 ),
        .Q(y_fu_280_reg[12]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_280_reg[12]_i_1 
       (.CI(\y_fu_280_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_280_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_280_reg[12]_i_1_n_4 ,\y_fu_280_reg[12]_i_1_n_5 ,\y_fu_280_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_280_reg[12]_i_1_n_7 ,\y_fu_280_reg[12]_i_1_n_8 ,\y_fu_280_reg[12]_i_1_n_9 ,\y_fu_280_reg[12]_i_1_n_10 }),
        .S(y_fu_280_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[12]_i_1_n_9 ),
        .Q(y_fu_280_reg[13]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[12]_i_1_n_8 ),
        .Q(y_fu_280_reg[14]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[12]_i_1_n_7 ),
        .Q(y_fu_280_reg[15]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[0]_i_2_n_9 ),
        .Q(y_fu_280_reg[1]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[0]_i_2_n_8 ),
        .Q(y_fu_280_reg[2]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[0]_i_2_n_7 ),
        .Q(y_fu_280_reg[3]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[4]_i_1_n_10 ),
        .Q(y_fu_280_reg[4]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_280_reg[4]_i_1 
       (.CI(\y_fu_280_reg[0]_i_2_n_3 ),
        .CO({\y_fu_280_reg[4]_i_1_n_3 ,\y_fu_280_reg[4]_i_1_n_4 ,\y_fu_280_reg[4]_i_1_n_5 ,\y_fu_280_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_280_reg[4]_i_1_n_7 ,\y_fu_280_reg[4]_i_1_n_8 ,\y_fu_280_reg[4]_i_1_n_9 ,\y_fu_280_reg[4]_i_1_n_10 }),
        .S(y_fu_280_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[4]_i_1_n_9 ),
        .Q(y_fu_280_reg[5]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[4]_i_1_n_8 ),
        .Q(y_fu_280_reg[6]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[4]_i_1_n_7 ),
        .Q(y_fu_280_reg[7]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[8]_i_1_n_10 ),
        .Q(y_fu_280_reg[8]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_280_reg[8]_i_1 
       (.CI(\y_fu_280_reg[4]_i_1_n_3 ),
        .CO({\y_fu_280_reg[8]_i_1_n_3 ,\y_fu_280_reg[8]_i_1_n_4 ,\y_fu_280_reg[8]_i_1_n_5 ,\y_fu_280_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_280_reg[8]_i_1_n_7 ,\y_fu_280_reg[8]_i_1_n_8 ,\y_fu_280_reg[8]_i_1_n_9 ,\y_fu_280_reg[8]_i_1_n_10 }),
        .S(y_fu_280_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg0),
        .D(\y_fu_280_reg[8]_i_1_n_9 ),
        .Q(y_fu_280_reg[9]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_160),
        .Q(zonePlateVAddr_loc_0_fu_324[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_150),
        .Q(zonePlateVAddr_loc_0_fu_324[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_149),
        .Q(zonePlateVAddr_loc_0_fu_324[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_148),
        .Q(zonePlateVAddr_loc_0_fu_324[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_147),
        .Q(zonePlateVAddr_loc_0_fu_324[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_146),
        .Q(zonePlateVAddr_loc_0_fu_324[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_145),
        .Q(zonePlateVAddr_loc_0_fu_324[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_159),
        .Q(zonePlateVAddr_loc_0_fu_324[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_158),
        .Q(zonePlateVAddr_loc_0_fu_324[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_157),
        .Q(zonePlateVAddr_loc_0_fu_324[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_156),
        .Q(zonePlateVAddr_loc_0_fu_324[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_155),
        .Q(zonePlateVAddr_loc_0_fu_324[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_154),
        .Q(zonePlateVAddr_loc_0_fu_324[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_153),
        .Q(zonePlateVAddr_loc_0_fu_324[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_152),
        .Q(zonePlateVAddr_loc_0_fu_324[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_324_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_193),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_n_151),
        .Q(zonePlateVAddr_loc_0_fu_324[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[0]),
        .Q(zonePlateVAddr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[1]),
        .Q(zonePlateVAddr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[2]),
        .Q(zonePlateVAddr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[3]),
        .Q(zonePlateVAddr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[4]),
        .Q(zonePlateVAddr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[5]),
        .Q(zonePlateVAddr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[6]),
        .Q(zonePlateVAddr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[7]),
        .Q(zonePlateVAddr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
   (valid_out,
    bckgndYUV_din,
    bckgndYUV_write,
    pf_all_done,
    ap_predicate_pred2196_state21,
    ap_predicate_pred2334_state21,
    ap_predicate_pred2384_state21,
    p_0_in9_in,
    ap_predicate_pred2087_state20,
    p_0_in11_in,
    ap_predicate_pred2156_state20,
    Q,
    \q0_reg[0] ,
    ap_predicate_pred2157_state20,
    ap_predicate_pred2143_state20,
    ap_predicate_pred2118_state20,
    ap_done_cache,
    ap_loop_init_int,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    E,
    \ap_CS_fsm_reg[2] ,
    D,
    \rampStart_load_reg_1371_reg[11] ,
    ap_predicate_pred2196_state21_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \hdata_reg[11] ,
    \icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 ,
    \genblk1[19].v2_reg[19] ,
    \ap_CS_fsm_reg[2]_1 ,
    \rampVal_2_reg[11] ,
    \rampVal_2_loc_0_fu_292_reg[11] ,
    \genblk1[19].v2_reg[19]_0 ,
    \ap_CS_fsm_reg[2]_2 ,
    \zonePlateVAddr_reg[15] ,
    \rampStart_load_reg_1371_reg[7] ,
    ap_done_cache_reg,
    \rampVal_reg[11] ,
    \genblk1[18].v2_reg[18] ,
    \ap_CS_fsm_reg[2]_3 ,
    \genblk1[4].v2_reg[4] ,
    \ap_CS_fsm_reg[2]_4 ,
    push_0,
    \hBarSel_3_0_reg[0] ,
    \vBarSel_3_loc_0_fu_288_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \rampVal_2_flag_1_fu_500_reg[0]_0 ,
    \hdata_flag_1_fu_504_reg[0]_0 ,
    \rampVal_3_flag_1_fu_508_reg[0]_0 ,
    \bckgndId_read_reg_761_reg[5] ,
    \s_reg[0] ,
    \s_reg[1] ,
    \ap_CS_fsm_reg[2]_5 ,
    \hBarSel_4_0_reg[2] ,
    \hBarSel_4_0_reg[1] ,
    \hBarSel_4_0_reg[0] ,
    \vBarSel_loc_0_fu_320_reg[0] ,
    \vBarSel_loc_0_fu_320_reg[0]_0 ,
    \vBarSel_loc_0_fu_320_reg[1] ,
    \vBarSel_reg[0] ,
    \vBarSel_reg[1] ,
    \vBarSel_reg[2] ,
    \hBarSel_0_loc_0_fu_316_reg[0] ,
    \hBarSel_0_loc_0_fu_316_reg[0]_0 ,
    \hBarSel_0_loc_0_fu_316_reg[1] ,
    \hBarSel_0_reg[0] ,
    \hBarSel_0_reg[1] ,
    \hBarSel_0_reg[2] ,
    \vBarSel_2_loc_0_fu_304_reg[0] ,
    \vBarSel_2_reg[0] ,
    \hBarSel_3_0_loc_0_fu_300_reg[0] ,
    \vBarSel_1_reg[0] ,
    \hBarSel_5_0_loc_0_fu_284_reg[2] ,
    \hBarSel_5_0_loc_0_fu_284_reg[0] ,
    \hBarSel_5_0_loc_0_fu_284_reg[0]_0 ,
    \hBarSel_5_0_reg[2] ,
    \hBarSel_5_0_reg[1] ,
    \hBarSel_5_0_reg[0] ,
    ap_predicate_pred2334_state21_reg_0,
    ap_predicate_pred1790_state21_reg_0,
    \rampStart_load_reg_1371_reg[11]_0 ,
    \rampStart_load_reg_1371_reg[11]_1 ,
    tpgBarSelRgb_r_address0,
    \q0_reg[2] ,
    tpgBarSelYuv_v_address0,
    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469,
    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458,
    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447,
    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436,
    ap_clk,
    SS,
    data_in,
    bckgndYUV_full_n,
    p_reg_reg,
    ZplateHorContDelta_val,
    \q0_reg[11] ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[4] ,
    \q0_reg[7] ,
    \q0_reg[1]_2 ,
    \q0_reg[7]_0 ,
    ap_predicate_pred2243_state19_reg_0,
    cmp2_i236_reg_1295,
    ap_predicate_pred2302_state18_reg_0,
    ap_predicate_pred2354_state18_reg_0,
    \q0_reg[2]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[2]_1 ,
    \q0_reg[4]_0 ,
    \q0_reg[9] ,
    \q0_reg[10]_2 ,
    ap_done_cache_reg_0,
    \rampVal_3_flag_1_fu_508_reg[0]_1 ,
    \hdata_flag_1_fu_504_reg[0]_1 ,
    \rampVal_2_flag_1_fu_500_reg[0]_1 ,
    \conv2_i_i_i_cast_cast_cast_reg_4932_reg[11]_0 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    conv2_i_i10_i246_reg_1310,
    \rampVal_2_flag_0_reg_478_reg[0] ,
    \rampVal_3_loc_0_fu_336_reg[11] ,
    \rampVal_3_flag_0_reg_454_reg[0] ,
    \rampVal_3_loc_0_fu_336_reg[11]_0 ,
    \zext_ln1084_cast_reg_4921_reg[11]_0 ,
    \hdata_loc_0_fu_308_reg[11] ,
    \hdata_loc_0_fu_308_reg[11]_0 ,
    add_ln1533_fu_3958_p2,
    \rampVal_2_loc_0_fu_292_reg[11]_0 ,
    \rampVal_2_loc_0_fu_292_reg[11]_1 ,
    \zonePlateVAddr_loc_0_fu_324_reg[15] ,
    p_reg_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg,
    CO,
    \rampVal_loc_0_fu_332_reg[11] ,
    \rampVal_loc_0_fu_332_reg[11]_0 ,
    \icmp_ln565_reg_4944_reg[0]_0 ,
    icmp_reg_1351,
    trunc_ln565_reg_1410,
    \barWidth_cast_cast_reg_4916_reg[10]_0 ,
    hBarSel_3_0,
    hBarSel_3_0_loc_0_fu_300,
    DPtpgBarArray_address0,
    vBarSel_1,
    \yCount_reg[9]_i_5_0 ,
    \rampVal_2_flag_0_reg_478_reg[0]_0 ,
    \hdata_flag_0_reg_466_reg[0] ,
    \rampVal_3_flag_0_reg_454_reg[0]_0 ,
    ap_predicate_pred2483_state21_reg_0,
    \d_val_read_reg_22_reg[9] ,
    \hBarSel_4_0_reg[0]_0 ,
    hBarSel_4_0_loc_0_fu_328,
    hBarSel_4_0,
    S,
    tpgTartanBarArray_address0,
    vBarSel,
    hBarSel_0_loc_0_fu_316,
    hBarSel_0,
    tpgCheckerBoardArray_address0,
    vBarSel_2,
    \hBarSel_5_0_reg[2]_0 ,
    hBarSel_5_0_loc_0_fu_284,
    hBarSel_5_0,
    cmp12_i_reg_1400,
    \yCount_2_reg[0]_0 ,
    cmp11_i_reg_1405,
    \icmp_ln1473_reg_5019_reg[0]_0 ,
    ap_predicate_pred2632_state21_reg_0,
    \zonePlateVDelta_reg[15]_0 ,
    \zonePlateVDelta_reg[15]_1 ,
    \icmp_ln1095_reg_5035_reg[0]_0 ,
    ap_rst_n,
    add_ln1101_fu_3320_p2,
    pix_5_reg_1335,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ,
    \phi_mul_fu_492_reg[15]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[6] ,
    \q0_reg[8] ,
    \cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 ,
    \cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 ,
    \q0_reg[0]_0 );
  output [1:0]valid_out;
  output [35:0]bckgndYUV_din;
  output bckgndYUV_write;
  output pf_all_done;
  output ap_predicate_pred2196_state21;
  output ap_predicate_pred2334_state21;
  output ap_predicate_pred2384_state21;
  output p_0_in9_in;
  output ap_predicate_pred2087_state20;
  output p_0_in11_in;
  output ap_predicate_pred2156_state20;
  output [2:0]Q;
  output \q0_reg[0] ;
  output ap_predicate_pred2157_state20;
  output ap_predicate_pred2143_state20;
  output ap_predicate_pred2118_state20;
  output ap_done_cache;
  output ap_loop_init_int;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [11:0]D;
  output [11:0]\rampStart_load_reg_1371_reg[11] ;
  output [0:0]ap_predicate_pred2196_state21_reg_0;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [11:0]\hdata_reg[11] ;
  output [11:0]\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 ;
  output [0:0]\genblk1[19].v2_reg[19] ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [11:0]\rampVal_2_reg[11] ;
  output [11:0]\rampVal_2_loc_0_fu_292_reg[11] ;
  output [0:0]\genblk1[19].v2_reg[19]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_2 ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [15:0]\rampStart_load_reg_1371_reg[7] ;
  output [1:0]ap_done_cache_reg;
  output [11:0]\rampVal_reg[11] ;
  output [0:0]\genblk1[18].v2_reg[18] ;
  output [0:0]\ap_CS_fsm_reg[2]_3 ;
  output [0:0]\genblk1[4].v2_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[2]_4 ;
  output push_0;
  output \hBarSel_3_0_reg[0] ;
  output \vBarSel_3_loc_0_fu_288_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output \rampVal_2_flag_1_fu_500_reg[0]_0 ;
  output \hdata_flag_1_fu_504_reg[0]_0 ;
  output \rampVal_3_flag_1_fu_508_reg[0]_0 ;
  output \bckgndId_read_reg_761_reg[5] ;
  output \s_reg[0] ;
  output \s_reg[1] ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \hBarSel_4_0_reg[2] ;
  output \hBarSel_4_0_reg[1] ;
  output \hBarSel_4_0_reg[0] ;
  output \vBarSel_loc_0_fu_320_reg[0] ;
  output \vBarSel_loc_0_fu_320_reg[0]_0 ;
  output \vBarSel_loc_0_fu_320_reg[1] ;
  output \vBarSel_reg[0] ;
  output \vBarSel_reg[1] ;
  output \vBarSel_reg[2] ;
  output \hBarSel_0_loc_0_fu_316_reg[0] ;
  output \hBarSel_0_loc_0_fu_316_reg[0]_0 ;
  output \hBarSel_0_loc_0_fu_316_reg[1] ;
  output \hBarSel_0_reg[0] ;
  output \hBarSel_0_reg[1] ;
  output \hBarSel_0_reg[2] ;
  output \vBarSel_2_loc_0_fu_304_reg[0] ;
  output \vBarSel_2_reg[0] ;
  output \hBarSel_3_0_loc_0_fu_300_reg[0] ;
  output \vBarSel_1_reg[0] ;
  output \hBarSel_5_0_loc_0_fu_284_reg[2] ;
  output \hBarSel_5_0_loc_0_fu_284_reg[0] ;
  output \hBarSel_5_0_loc_0_fu_284_reg[0]_0 ;
  output \hBarSel_5_0_reg[2] ;
  output \hBarSel_5_0_reg[1] ;
  output \hBarSel_5_0_reg[0] ;
  output [11:0]ap_predicate_pred2334_state21_reg_0;
  output [11:0]ap_predicate_pred1790_state21_reg_0;
  output [11:0]\rampStart_load_reg_1371_reg[11]_0 ;
  output [11:0]\rampStart_load_reg_1371_reg[11]_1 ;
  output [2:0]tpgBarSelRgb_r_address0;
  output [1:0]\q0_reg[2] ;
  output [2:0]tpgBarSelYuv_v_address0;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447;
  output [1:0]ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436;
  input ap_clk;
  input [0:0]SS;
  input [35:0]data_in;
  input bckgndYUV_full_n;
  input [0:0]p_reg_reg;
  input [15:0]ZplateHorContDelta_val;
  input \q0_reg[11] ;
  input \q0_reg[10] ;
  input \q0_reg[10]_0 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[4] ;
  input \q0_reg[7] ;
  input \q0_reg[1]_2 ;
  input \q0_reg[7]_0 ;
  input ap_predicate_pred2243_state19_reg_0;
  input cmp2_i236_reg_1295;
  input ap_predicate_pred2302_state18_reg_0;
  input ap_predicate_pred2354_state18_reg_0;
  input \q0_reg[2]_0 ;
  input \q0_reg[10]_1 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[9] ;
  input \q0_reg[10]_2 ;
  input ap_done_cache_reg_0;
  input \rampVal_3_flag_1_fu_508_reg[0]_1 ;
  input \hdata_flag_1_fu_504_reg[0]_1 ;
  input \rampVal_2_flag_1_fu_500_reg[0]_1 ;
  input \conv2_i_i_i_cast_cast_cast_reg_4932_reg[11]_0 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[1]_4 ;
  input \q0_reg[1]_5 ;
  input [0:0]conv2_i_i10_i246_reg_1310;
  input [2:0]\rampVal_2_flag_0_reg_478_reg[0] ;
  input [11:0]\rampVal_3_loc_0_fu_336_reg[11] ;
  input \rampVal_3_flag_0_reg_454_reg[0] ;
  input [11:0]\rampVal_3_loc_0_fu_336_reg[11]_0 ;
  input [11:0]\zext_ln1084_cast_reg_4921_reg[11]_0 ;
  input [11:0]\hdata_loc_0_fu_308_reg[11] ;
  input [11:0]\hdata_loc_0_fu_308_reg[11]_0 ;
  input [11:0]add_ln1533_fu_3958_p2;
  input [11:0]\rampVal_2_loc_0_fu_292_reg[11]_0 ;
  input [11:0]\rampVal_2_loc_0_fu_292_reg[11]_1 ;
  input [15:0]\zonePlateVAddr_loc_0_fu_324_reg[15] ;
  input [15:0]p_reg_reg_0;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg;
  input [0:0]CO;
  input [11:0]\rampVal_loc_0_fu_332_reg[11] ;
  input [11:0]\rampVal_loc_0_fu_332_reg[11]_0 ;
  input [15:0]\icmp_ln565_reg_4944_reg[0]_0 ;
  input icmp_reg_1351;
  input [11:0]trunc_ln565_reg_1410;
  input [10:0]\barWidth_cast_cast_reg_4916_reg[10]_0 ;
  input [0:0]hBarSel_3_0;
  input [0:0]hBarSel_3_0_loc_0_fu_300;
  input [0:0]DPtpgBarArray_address0;
  input vBarSel_1;
  input [10:0]\yCount_reg[9]_i_5_0 ;
  input \rampVal_2_flag_0_reg_478_reg[0]_0 ;
  input \hdata_flag_0_reg_466_reg[0] ;
  input \rampVal_3_flag_0_reg_454_reg[0]_0 ;
  input [7:0]ap_predicate_pred2483_state21_reg_0;
  input [9:0]\d_val_read_reg_22_reg[9] ;
  input \hBarSel_4_0_reg[0]_0 ;
  input [2:0]hBarSel_4_0_loc_0_fu_328;
  input [2:0]hBarSel_4_0;
  input [1:0]S;
  input [2:0]tpgTartanBarArray_address0;
  input [2:0]vBarSel;
  input [2:0]hBarSel_0_loc_0_fu_316;
  input [2:0]hBarSel_0;
  input [0:0]tpgCheckerBoardArray_address0;
  input [0:0]vBarSel_2;
  input \hBarSel_5_0_reg[2]_0 ;
  input [2:0]hBarSel_5_0_loc_0_fu_284;
  input [2:0]hBarSel_5_0;
  input cmp12_i_reg_1400;
  input \yCount_2_reg[0]_0 ;
  input cmp11_i_reg_1405;
  input [16:0]\icmp_ln1473_reg_5019_reg[0]_0 ;
  input [7:0]ap_predicate_pred2632_state21_reg_0;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_1 ;
  input [3:0]\icmp_ln1095_reg_5035_reg[0]_0 ;
  input ap_rst_n;
  input [10:0]add_ln1101_fu_3320_p2;
  input [0:0]pix_5_reg_1335;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  input [15:0]\phi_mul_fu_492_reg[15]_0 ;
  input [1:0]\q0_reg[11]_1 ;
  input [0:0]\q0_reg[6] ;
  input \q0_reg[8] ;
  input [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 ;
  input [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 ;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_22;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_7;
  wire DPtpgBarArray_U_n_8;
  wire DPtpgBarArray_U_n_9;
  wire [0:0]DPtpgBarArray_address0;
  wire DPtpgBarSelRgb_CEA_b_U_n_3;
  wire DPtpgBarSelRgb_CEA_b_U_n_4;
  wire DPtpgBarSelRgb_CEA_g_U_n_3;
  wire DPtpgBarSelRgb_CEA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_b_U_n_10;
  wire DPtpgBarSelRgb_VESA_b_U_n_11;
  wire DPtpgBarSelRgb_VESA_b_U_n_3;
  wire DPtpgBarSelRgb_VESA_b_U_n_4;
  wire DPtpgBarSelRgb_VESA_b_U_n_5;
  wire DPtpgBarSelRgb_VESA_b_U_n_7;
  wire DPtpgBarSelRgb_VESA_b_U_n_8;
  wire DPtpgBarSelRgb_VESA_b_U_n_9;
  wire DPtpgBarSelRgb_VESA_g_U_n_10;
  wire DPtpgBarSelRgb_VESA_g_U_n_11;
  wire DPtpgBarSelRgb_VESA_g_U_n_12;
  wire DPtpgBarSelRgb_VESA_g_U_n_13;
  wire DPtpgBarSelRgb_VESA_g_U_n_14;
  wire DPtpgBarSelRgb_VESA_g_U_n_4;
  wire DPtpgBarSelRgb_VESA_g_U_n_5;
  wire DPtpgBarSelRgb_VESA_g_U_n_6;
  wire DPtpgBarSelRgb_VESA_g_U_n_7;
  wire DPtpgBarSelRgb_VESA_g_U_n_8;
  wire DPtpgBarSelRgb_VESA_g_U_n_9;
  wire DPtpgBarSelRgb_VESA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_r_U_n_4;
  wire DPtpgBarSelRgb_VESA_r_U_n_5;
  wire DPtpgBarSelRgb_VESA_r_U_n_6;
  wire DPtpgBarSelRgb_VESA_r_U_n_7;
  wire DPtpgBarSelRgb_VESA_r_U_n_8;
  wire DPtpgBarSelRgb_VESA_r_U_n_9;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_4;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_u_U_n_7;
  wire DPtpgBarSelYuv_601_u_U_n_8;
  wire DPtpgBarSelYuv_601_v_U_n_10;
  wire DPtpgBarSelYuv_601_v_U_n_11;
  wire DPtpgBarSelYuv_601_v_U_n_12;
  wire DPtpgBarSelYuv_601_v_U_n_13;
  wire DPtpgBarSelYuv_601_v_U_n_14;
  wire DPtpgBarSelYuv_601_v_U_n_15;
  wire DPtpgBarSelYuv_601_v_U_n_16;
  wire DPtpgBarSelYuv_601_v_U_n_17;
  wire DPtpgBarSelYuv_601_v_U_n_18;
  wire DPtpgBarSelYuv_601_v_U_n_19;
  wire DPtpgBarSelYuv_601_v_U_n_20;
  wire DPtpgBarSelYuv_601_v_U_n_21;
  wire DPtpgBarSelYuv_601_v_U_n_22;
  wire DPtpgBarSelYuv_601_v_U_n_23;
  wire DPtpgBarSelYuv_601_v_U_n_24;
  wire DPtpgBarSelYuv_601_v_U_n_25;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_v_U_n_5;
  wire DPtpgBarSelYuv_601_v_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_601_v_U_n_8;
  wire DPtpgBarSelYuv_601_v_U_n_9;
  wire DPtpgBarSelYuv_601_y_U_n_3;
  wire [11:1]DPtpgBarSelYuv_709_u_q0;
  wire DPtpgBarSelYuv_709_v_U_n_10;
  wire DPtpgBarSelYuv_709_v_U_n_11;
  wire DPtpgBarSelYuv_709_v_U_n_12;
  wire DPtpgBarSelYuv_709_v_U_n_13;
  wire DPtpgBarSelYuv_709_v_U_n_14;
  wire DPtpgBarSelYuv_709_v_U_n_15;
  wire DPtpgBarSelYuv_709_v_U_n_16;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_7;
  wire DPtpgBarSelYuv_709_v_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_9;
  wire [7:1]DPtpgBarSelYuv_709_v_q0;
  wire DPtpgBarSelYuv_709_y_U_n_10;
  wire DPtpgBarSelYuv_709_y_U_n_11;
  wire DPtpgBarSelYuv_709_y_U_n_12;
  wire DPtpgBarSelYuv_709_y_U_n_8;
  wire DPtpgBarSelYuv_709_y_U_n_9;
  wire [9:7]DPtpgBarSelYuv_709_y_q0;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [15:0]ZplateHorContDelta_val;
  wire [10:0]add_ln1101_fu_3320_p2;
  wire [15:0]add_ln1341_fu_2165_p2;
  wire [7:0]add_ln1359_fu_3275_p2;
  wire [7:0]add_ln1359_reg_5442;
  wire \add_ln1359_reg_5442[3]_i_10_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_11_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_12_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_14_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_15_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_16_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_17_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_19_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_20_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_21_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_22_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_23_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_24_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_25_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_4_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_5_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_6_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_7_n_3 ;
  wire \add_ln1359_reg_5442[3]_i_9_n_3 ;
  wire \add_ln1359_reg_5442[4]_i_3_n_3 ;
  wire \add_ln1359_reg_5442[4]_i_4_n_3 ;
  wire \add_ln1359_reg_5442[4]_i_5_n_3 ;
  wire \add_ln1359_reg_5442[4]_i_6_n_3 ;
  wire \add_ln1359_reg_5442[4]_i_7_n_3 ;
  wire \add_ln1359_reg_5442[5]_i_2_n_3 ;
  wire \add_ln1359_reg_5442[7]_i_2_n_3 ;
  wire \add_ln1359_reg_5442[7]_i_4_n_3 ;
  wire \add_ln1359_reg_5442[7]_i_5_n_3 ;
  wire \add_ln1359_reg_5442[7]_i_6_n_3 ;
  wire \add_ln1359_reg_5442[7]_i_7_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_13_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_13_n_4 ;
  wire \add_ln1359_reg_5442_reg[3]_i_13_n_5 ;
  wire \add_ln1359_reg_5442_reg[3]_i_13_n_6 ;
  wire \add_ln1359_reg_5442_reg[3]_i_18_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_18_n_4 ;
  wire \add_ln1359_reg_5442_reg[3]_i_18_n_5 ;
  wire \add_ln1359_reg_5442_reg[3]_i_18_n_6 ;
  wire \add_ln1359_reg_5442_reg[3]_i_2_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_2_n_4 ;
  wire \add_ln1359_reg_5442_reg[3]_i_2_n_5 ;
  wire \add_ln1359_reg_5442_reg[3]_i_2_n_6 ;
  wire \add_ln1359_reg_5442_reg[3]_i_3_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_3_n_4 ;
  wire \add_ln1359_reg_5442_reg[3]_i_3_n_5 ;
  wire \add_ln1359_reg_5442_reg[3]_i_3_n_6 ;
  wire \add_ln1359_reg_5442_reg[3]_i_8_n_3 ;
  wire \add_ln1359_reg_5442_reg[3]_i_8_n_4 ;
  wire \add_ln1359_reg_5442_reg[3]_i_8_n_5 ;
  wire \add_ln1359_reg_5442_reg[3]_i_8_n_6 ;
  wire \add_ln1359_reg_5442_reg[4]_i_2_n_3 ;
  wire \add_ln1359_reg_5442_reg[4]_i_2_n_4 ;
  wire \add_ln1359_reg_5442_reg[4]_i_2_n_5 ;
  wire \add_ln1359_reg_5442_reg[4]_i_2_n_6 ;
  wire \add_ln1359_reg_5442_reg[7]_i_3_n_5 ;
  wire \add_ln1359_reg_5442_reg[7]_i_3_n_6 ;
  wire [9:1]add_ln1388_fu_2043_p2;
  wire [9:1]add_ln1461_fu_1937_p2;
  wire [11:0]add_ln1533_fu_3958_p2;
  wire [9:1]add_ln1570_fu_1875_p2;
  wire [5:0]add_ln1753_fu_1839_p2;
  wire [3:1]add_ln549_1_fu_1633_p2;
  wire [10:0]add_ln549_1_reg_4987;
  wire [10:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[0]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[10]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[1]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[2]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[3]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[4]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[5]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[6]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[7]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[8]_srl7_n_3 ;
  wire \add_ln549_1_reg_4987_pp0_iter8_reg_reg[9]_srl7_n_3 ;
  wire [10:0]add_ln549_1_reg_4987_pp0_iter9_reg;
  wire [3:2]add_ln549_fu_1627_p2;
  wire [10:1]add_ln549_reg_4981;
  wire [10:1]add_ln549_reg_4981_pp0_iter1_reg;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[10]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[1]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[2]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[3]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[4]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[5]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[6]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[7]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[8]_srl7_n_3 ;
  wire \add_ln549_reg_4981_pp0_iter8_reg_reg[9]_srl7_n_3 ;
  wire [10:1]add_ln549_reg_4981_pp0_iter9_reg;
  wire and_ln1337_fu_1789_p2;
  wire \and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3_n_3 ;
  wire and_ln1337_reg_5031_pp0_iter3_reg;
  wire \and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire and_ln1386_reg_5062_pp0_iter15_reg;
  wire and_ln1449_reg_5015;
  wire \and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire and_ln1568_reg_5043_pp0_iter15_reg;
  wire \and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire and_ln1751_reg_5039_pp0_iter15_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire ap_clk;
  wire ap_done_cache;
  wire [1:0]ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_frp_vld_in;
  wire ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502;
  wire \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491;
  wire \ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480;
  wire \ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469;
  wire \ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458;
  wire \ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447;
  wire \ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]_i_1_n_3 ;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436;
  wire \ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg_n_3_[0] ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1414;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1414[0]_i_2_n_3 ;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458;
  wire \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436_reg_n_3_[0] ;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447;
  wire [0:0]ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436;
  wire ap_predicate_pred1790_state21;
  wire [11:0]ap_predicate_pred1790_state21_reg_0;
  wire ap_predicate_pred2081_state20;
  wire ap_predicate_pred2087_state20;
  wire ap_predicate_pred2118_state20;
  wire ap_predicate_pred2122_state20;
  wire ap_predicate_pred2143_state20;
  wire ap_predicate_pred2147_state20;
  wire ap_predicate_pred2156_state20;
  wire ap_predicate_pred2156_state20_i_1_n_3;
  wire ap_predicate_pred2157_state20;
  wire ap_predicate_pred2161_state20;
  wire ap_predicate_pred2161_state20_i_1_n_3;
  wire ap_predicate_pred2169_state21;
  wire ap_predicate_pred2174_state21;
  wire ap_predicate_pred2174_state21_i_1_n_3;
  wire ap_predicate_pred2179_state21;
  wire ap_predicate_pred2184_state21;
  wire ap_predicate_pred2189_state21;
  wire ap_predicate_pred2196_state21;
  wire ap_predicate_pred2196_state21_i_2_n_3;
  wire [0:0]ap_predicate_pred2196_state21_reg_0;
  wire ap_predicate_pred2212_state21;
  wire ap_predicate_pred2216_state20;
  wire ap_predicate_pred2216_state200;
  wire ap_predicate_pred2222_state20;
  wire ap_predicate_pred2222_state200;
  wire ap_predicate_pred2243_state19;
  wire ap_predicate_pred2243_state19_i_2_n_3;
  wire ap_predicate_pred2243_state19_reg_0;
  wire ap_predicate_pred2249_state19;
  wire ap_predicate_pred2268_state6;
  wire ap_predicate_pred2268_state60;
  wire ap_predicate_pred2274_state6;
  wire ap_predicate_pred2274_state60;
  wire ap_predicate_pred2292_state18;
  wire ap_predicate_pred2292_state180;
  wire ap_predicate_pred2296_state18;
  wire ap_predicate_pred2296_state180;
  wire ap_predicate_pred2302_state18;
  wire ap_predicate_pred2302_state18_reg_0;
  wire ap_predicate_pred2318_state18;
  wire ap_predicate_pred2318_state18_i_1_n_3;
  wire ap_predicate_pred2334_state21;
  wire ap_predicate_pred2334_state21_i_1_n_3;
  wire ap_predicate_pred2334_state21_i_2_n_3;
  wire [11:0]ap_predicate_pred2334_state21_reg_0;
  wire ap_predicate_pred2344_state18;
  wire ap_predicate_pred2344_state180;
  wire ap_predicate_pred2348_state18;
  wire ap_predicate_pred2348_state180;
  wire ap_predicate_pred2354_state18;
  wire ap_predicate_pred2354_state18_reg_0;
  wire ap_predicate_pred2368_state18;
  wire ap_predicate_pred2368_state18_i_1_n_3;
  wire ap_predicate_pred2384_state21;
  wire ap_predicate_pred2384_state21_i_1_n_3;
  wire ap_predicate_pred2384_state21_i_2_n_3;
  wire ap_predicate_pred2398_state18;
  wire ap_predicate_pred2398_state180;
  wire ap_predicate_pred2398_state18_i_2_n_3;
  wire ap_predicate_pred2404_state18;
  wire ap_predicate_pred2404_state180;
  wire ap_predicate_pred2423_state18;
  wire ap_predicate_pred2423_state180;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2448_state210;
  wire ap_predicate_pred2454_state21;
  wire ap_predicate_pred2454_state210;
  wire ap_predicate_pred2461_state21;
  wire ap_predicate_pred2461_state210;
  wire ap_predicate_pred2468_state21;
  wire ap_predicate_pred2468_state210;
  wire ap_predicate_pred2475_state21;
  wire ap_predicate_pred2475_state21_i_1_n_3;
  wire ap_predicate_pred2483_state21;
  wire ap_predicate_pred2483_state21_i_1_n_3;
  wire [7:0]ap_predicate_pred2483_state21_reg_0;
  wire ap_predicate_pred2500_state21;
  wire ap_predicate_pred2500_state21_i_1_n_3;
  wire ap_predicate_pred2510_state21;
  wire ap_predicate_pred2510_state210;
  wire ap_predicate_pred2510_state21_i_2_n_3;
  wire ap_predicate_pred2510_state21_i_3_n_3;
  wire ap_predicate_pred2519_state21;
  wire ap_predicate_pred2519_state210;
  wire ap_predicate_pred2528_state21;
  wire ap_predicate_pred2528_state21_i_1_n_3;
  wire ap_predicate_pred2534_state21;
  wire ap_predicate_pred2534_state21_i_1_n_3;
  wire ap_predicate_pred2542_state21;
  wire ap_predicate_pred2542_state210;
  wire ap_predicate_pred2548_state21;
  wire ap_predicate_pred2548_state210;
  wire ap_predicate_pred2582_state21;
  wire ap_predicate_pred2582_state21_i_1_n_3;
  wire ap_predicate_pred2595_state21;
  wire ap_predicate_pred2595_state21_i_1_n_3;
  wire ap_predicate_pred2595_state21_i_2_n_3;
  wire ap_predicate_pred2595_state21_i_3_n_3;
  wire ap_predicate_pred2595_state21_i_4_n_3;
  wire ap_predicate_pred2608_state21;
  wire ap_predicate_pred2608_state21_i_1_n_3;
  wire ap_predicate_pred2620_state21;
  wire ap_predicate_pred2620_state21_i_1_n_3;
  wire ap_predicate_pred2632_state21;
  wire ap_predicate_pred2632_state21_i_1_n_3;
  wire [7:0]ap_predicate_pred2632_state21_reg_0;
  wire ap_predicate_pred2645_state21;
  wire ap_predicate_pred2645_state21_i_1_n_3;
  wire ap_predicate_pred2757_state5;
  wire ap_predicate_pred2757_state50;
  wire ap_predicate_pred2766_state17;
  wire ap_predicate_pred2810_state17;
  wire ap_predicate_pred2871_state17;
  wire ap_predicate_pred2913_state17;
  wire ap_predicate_pred2929_state17;
  wire ap_predicate_pred2929_state170;
  wire ap_predicate_pred2967_state17;
  wire ap_predicate_pred2967_state170;
  wire ap_predicate_pred568_state19;
  wire ap_predicate_pred568_state190;
  wire ap_predicate_pred573_state19;
  wire ap_predicate_pred573_state190;
  wire ap_predicate_pred582_state19;
  wire ap_predicate_pred591_state19;
  wire ap_predicate_pred600_state19;
  wire ap_predicate_pred609_state19;
  wire ap_predicate_pred618_state19;
  wire ap_predicate_pred618_state19_i_1_n_3;
  wire ap_rst_n;
  wire bSerie0;
  wire \bSerie_reg[0]__0_n_3 ;
  wire \bSerie_reg[1]_srl2_n_3 ;
  wire \bSerie_reg[3]__0_n_3 ;
  wire \bSerie_reg[4]_srl13_n_3 ;
  wire [11:0]b_2_fu_3021_p30_in;
  wire [11:0]b_2_reg_5277;
  wire [11:0]b_2_reg_5277_pp0_iter19_reg;
  wire [11:3]b_reg_5209;
  wire [11:3]b_reg_5209_pp0_iter16_reg;
  wire [11:3]b_reg_5209_pp0_iter17_reg;
  wire [10:0]barWidth_cast_cast_reg_4916;
  wire [10:0]\barWidth_cast_cast_reg_4916_reg[10]_0 ;
  wire \bckgndId_read_reg_761_reg[5] ;
  wire [35:0]bckgndYUV_din;
  wire bckgndYUV_full_n;
  wire bckgndYUV_write;
  wire blkYuv_U_n_3;
  wire bluYuv_U_n_3;
  wire bluYuv_U_n_4;
  wire bluYuv_U_n_5;
  wire bluYuv_U_n_6;
  wire cmp11_i_reg_1405;
  wire \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ;
  wire \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ;
  wire \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_n_3 ;
  wire cmp121_i_reg_5001_pp0_iter18_reg;
  wire [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 ;
  wire cmp12_i_reg_1400;
  wire cmp2_i236_reg_1295;
  wire \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ;
  wire \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ;
  wire \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_n_3 ;
  wire cmp54_i_reg_4997_pp0_iter18_reg;
  wire [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 ;
  wire [0:0]conv2_i_i10_i246_reg_1310;
  wire [11:11]conv2_i_i_i_cast_cast_cast_reg_4932;
  wire \conv2_i_i_i_cast_cast_cast_reg_4932_reg[11]_0 ;
  wire [15:0]d;
  wire [9:0]\d_val_read_reg_22_reg[9] ;
  wire [11:0]data0;
  wire [8:8]data4;
  wire [35:0]data_in;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire frp_pipeline_valid_U_exitcond;
  wire [5:0]frp_pipeline_valid_U_num_valid_datasets;
  wire [21:0]frp_pipeline_valid_U_valid_out;
  wire [27:0]gSerie;
  wire \gSerie_reg[1]_srl2_n_3 ;
  wire \gSerie_reg[4]_srl13_n_3 ;
  wire [11:0]g_2_fu_3204_p30_in;
  wire [11:0]g_2_reg_5396;
  wire [11:4]g_reg_5204;
  wire \g_reg_5204_pp0_iter17_reg_reg[10]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[11]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[3]_srl3_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[4]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[5]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[6]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[7]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[8]_srl2_n_3 ;
  wire \g_reg_5204_pp0_iter17_reg_reg[9]_srl2_n_3 ;
  wire [11:3]g_reg_5204_pp0_iter18_reg;
  wire [0:0]\genblk1[18].v2_reg[18] ;
  wire [0:0]\genblk1[19].v2_reg[19] ;
  wire [0:0]\genblk1[19].v2_reg[19]_0 ;
  wire [0:0]\genblk1[4].v2_reg[4] ;
  wire grnYuv_U_n_4;
  wire grnYuv_U_n_5;
  wire grnYuv_U_n_6;
  wire [2:0]grp_fu_1699_p2;
  wire [2:0]grp_fu_1705_p2;
  wire [2:0]grp_fu_1711_p2;
  wire grp_reg_ap_uint_10_s_fu_1717_n_3;
  wire grp_reg_ap_uint_10_s_fu_1717_n_4;
  wire grp_reg_ap_uint_10_s_fu_1717_n_5;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg;
  wire [2:1]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o_ap_vld;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_3_0_loc_1_out_o;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire [11:1]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o_ap_vld;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_2_loc_1_out_o;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_3_loc_1_out_o;
  wire [2:1]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o_ap_vld;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld;
  wire [2:0]hBarSel_0;
  wire hBarSel_00;
  wire \hBarSel_0[2]_i_2_n_3 ;
  wire [2:0]hBarSel_0_loc_0_fu_316;
  wire \hBarSel_0_loc_0_fu_316[0]_i_2_n_3 ;
  wire \hBarSel_0_loc_0_fu_316_reg[0] ;
  wire \hBarSel_0_loc_0_fu_316_reg[0]_0 ;
  wire \hBarSel_0_loc_0_fu_316_reg[1] ;
  wire \hBarSel_0_reg[0] ;
  wire \hBarSel_0_reg[1] ;
  wire \hBarSel_0_reg[2] ;
  wire [0:0]hBarSel_3_0;
  wire \hBarSel_3_0[0]_i_2_n_3 ;
  wire [0:0]hBarSel_3_0_loc_0_fu_300;
  wire \hBarSel_3_0_loc_0_fu_300[0]_i_3_n_3 ;
  wire \hBarSel_3_0_loc_0_fu_300_reg[0] ;
  wire \hBarSel_3_0_reg[0] ;
  wire [2:0]hBarSel_4_0;
  wire hBarSel_4_00;
  wire [2:0]hBarSel_4_0_loc_0_fu_328;
  wire \hBarSel_4_0_reg[0] ;
  wire \hBarSel_4_0_reg[0]_0 ;
  wire \hBarSel_4_0_reg[1] ;
  wire \hBarSel_4_0_reg[2] ;
  wire [2:0]hBarSel_5_0;
  wire \hBarSel_5_0[2]_i_3_n_3 ;
  wire [2:0]hBarSel_5_0_loc_0_fu_284;
  wire \hBarSel_5_0_loc_0_fu_284[0]_i_2_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_284[1]_i_2_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_284[2]_i_2_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_284[2]_i_3_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_284_reg[0] ;
  wire \hBarSel_5_0_loc_0_fu_284_reg[0]_0 ;
  wire \hBarSel_5_0_loc_0_fu_284_reg[2] ;
  wire \hBarSel_5_0_reg[0] ;
  wire \hBarSel_5_0_reg[1] ;
  wire \hBarSel_5_0_reg[2] ;
  wire \hBarSel_5_0_reg[2]_0 ;
  wire \hdata_flag_0_reg_466_reg[0] ;
  wire \hdata_flag_1_fu_504_reg[0]_0 ;
  wire \hdata_flag_1_fu_504_reg[0]_1 ;
  wire [11:0]\hdata_loc_0_fu_308_reg[11] ;
  wire [11:0]\hdata_loc_0_fu_308_reg[11]_0 ;
  wire \hdata_new_0_fu_312[11]_i_3_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_4_n_3 ;
  wire \hdata_new_0_fu_312[11]_i_5_n_3 ;
  wire \hdata_new_0_fu_312[4]_i_2_n_3 ;
  wire \hdata_new_0_fu_312[4]_i_3_n_3 ;
  wire \hdata_new_0_fu_312[4]_i_4_n_3 ;
  wire \hdata_new_0_fu_312[4]_i_5_n_3 ;
  wire \hdata_new_0_fu_312[4]_i_6_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_2_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_3_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_4_n_3 ;
  wire \hdata_new_0_fu_312[8]_i_5_n_3 ;
  wire \hdata_new_0_fu_312_reg[11]_i_2_n_5 ;
  wire \hdata_new_0_fu_312_reg[11]_i_2_n_6 ;
  wire \hdata_new_0_fu_312_reg[4]_i_1_n_3 ;
  wire \hdata_new_0_fu_312_reg[4]_i_1_n_4 ;
  wire \hdata_new_0_fu_312_reg[4]_i_1_n_5 ;
  wire \hdata_new_0_fu_312_reg[4]_i_1_n_6 ;
  wire \hdata_new_0_fu_312_reg[8]_i_1_n_3 ;
  wire \hdata_new_0_fu_312_reg[8]_i_1_n_4 ;
  wire \hdata_new_0_fu_312_reg[8]_i_1_n_5 ;
  wire \hdata_new_0_fu_312_reg[8]_i_1_n_6 ;
  wire [11:0]\hdata_reg[11] ;
  wire icmp_ln1072_fu_1621_p2;
  wire icmp_ln1072_reg_4971;
  wire \icmp_ln1072_reg_4971_pp0_iter13_reg_reg[0]_srl13_n_3 ;
  wire icmp_ln1072_reg_4971_pp0_iter14_reg;
  wire icmp_ln1072_reg_4971_pp0_iter15_reg;
  wire icmp_ln1072_reg_4971_pp0_iter16_reg;
  wire icmp_ln1072_reg_4971_pp0_iter17_reg;
  wire icmp_ln1072_reg_4971_pp0_iter18_reg;
  wire icmp_ln1072_reg_4971_pp0_iter19_reg;
  wire [11:0]\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 ;
  wire icmp_ln1095_fu_1807_p2;
  wire \icmp_ln1095_reg_5035[0]_i_2_n_3 ;
  wire \icmp_ln1095_reg_5035[0]_i_3_n_3 ;
  wire \icmp_ln1095_reg_5035[0]_i_4_n_3 ;
  wire \icmp_ln1095_reg_5035[0]_i_5_n_3 ;
  wire \icmp_ln1095_reg_5035_pp0_iter13_reg_reg[0]_srl10_n_3 ;
  wire icmp_ln1095_reg_5035_pp0_iter16_reg;
  wire icmp_ln1095_reg_5035_pp0_iter17_reg;
  wire [3:0]\icmp_ln1095_reg_5035_reg[0]_0 ;
  wire icmp_ln1250_fu_2101_p2;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_13_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_14_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_15_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_16_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_n_6 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ;
  wire \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire icmp_ln1250_reg_5070_pp0_iter16_reg;
  wire icmp_ln1386_fu_2027_p2;
  wire icmp_ln1405_fu_2059_p2;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_4 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_5 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_6 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ;
  wire \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1405_reg_5066_pp0_iter15_reg;
  wire icmp_ln1454_fu_1927_p2;
  wire icmp_ln1473_fu_1735_p2;
  wire [16:0]\icmp_ln1473_reg_5019_reg[0]_0 ;
  wire \icmp_ln1473_reg_5019_reg_n_3_[0] ;
  wire icmp_ln1568_fu_1859_p2;
  wire icmp_ln1586_fu_1891_p2;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_4 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_5 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_6 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ;
  wire \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1586_reg_5047_pp0_iter15_reg;
  wire \icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_n_3 ;
  wire icmp_ln1674_reg_5005_pp0_iter19_reg;
  wire icmp_ln1746_reg_4993;
  wire icmp_ln1746_reg_4993_pp0_iter14_reg;
  wire icmp_ln1746_reg_4993_pp0_iter15_reg;
  wire icmp_ln1746_reg_4993_pp0_iter1_reg;
  wire icmp_ln1746_reg_4993_pp0_iter2_reg;
  wire icmp_ln1746_reg_4993_pp0_iter3_reg;
  wire icmp_ln565_fu_1593_p2119_in;
  wire \icmp_ln565_reg_4944_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire \icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0_n_3 ;
  wire icmp_ln565_reg_4944_pp0_iter1_reg;
  wire [15:0]\icmp_ln565_reg_4944_reg[0]_0 ;
  wire \icmp_ln565_reg_4944_reg_n_3_[0] ;
  wire icmp_reg_1351;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[0]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[10]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[1]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[2]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[3]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[4]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[5]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[6]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[7]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[8]_srl7_n_3 ;
  wire \lshr_ln3_reg_5088_pp0_iter13_reg_reg[9]_srl7_n_3 ;
  wire [10:0]lshr_ln3_reg_5088_pp0_iter14_reg;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_23;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_24;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_25;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_26;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_27;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_28;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_29;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_30;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_31;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_32;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_33;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_34;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_35;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_36;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_37;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_38;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_16;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_17;
  wire lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_18;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_10;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_11;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_12;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_13;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_14;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_6;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_7;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_8;
  wire mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_9;
  wire mac_muladd_12ns_6s_19ns_20_4_1_U39_n_3;
  wire mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_10;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_11;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_12;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_13;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_14;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_15;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_16;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_17;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_18;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_19;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_20;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_21;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_22;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_23;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_24;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_25;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_26;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_27;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_28;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_3;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_4;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_5;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_6;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_7;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_8;
  wire mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_9;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_10;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_11;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_12;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_13;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_14;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_15;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_16;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_17;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_18;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_19;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_20;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_21;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_22;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_23;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_24;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_25;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_26;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_27;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_28;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_29;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_3;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_30;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_31;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_32;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_33;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_34;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_35;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_36;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_37;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_38;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_39;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_4;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_40;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_41;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_42;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_43;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_44;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_45;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_46;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_47;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_48;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_49;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_5;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_50;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_51;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_6;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_7;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_8;
  wire mac_muladd_12ns_7s_20s_20_4_1_U37_n_9;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_10;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_11;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_12;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_13;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_14;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_15;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_16;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_17;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_18;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_19;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_20;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_21;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_22;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_23;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_24;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_25;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_26;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_27;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_28;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_29;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_3;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_4;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_5;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_6;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_7;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_8;
  wire mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_9;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_10;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_11;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_12;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_13;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_14;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_15;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_16;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_17;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_18;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_19;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_20;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_21;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_22;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_23;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_24;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_25;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_3;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_4;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_5;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_6;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_7;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_8;
  wire mac_muladd_12ns_8s_20s_20_4_1_U38_n_9;
  wire mac_muladd_12ns_8s_20s_20_4_1_U41_n_3;
  wire mac_muladd_12ns_8s_20s_20_4_1_U41_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_3;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U35_n_9;
  wire mul_11ns_13ns_23_1_1_U27_n_10;
  wire mul_11ns_13ns_23_1_1_U27_n_11;
  wire mul_11ns_13ns_23_1_1_U27_n_3;
  wire mul_11ns_13ns_23_1_1_U27_n_4;
  wire mul_11ns_13ns_23_1_1_U27_n_5;
  wire mul_11ns_13ns_23_1_1_U27_n_6;
  wire mul_11ns_13ns_23_1_1_U27_n_7;
  wire mul_11ns_13ns_23_1_1_U27_n_8;
  wire mul_11ns_13ns_23_1_1_U27_n_9;
  wire mul_11ns_13ns_23_1_1_U28_n_10;
  wire mul_11ns_13ns_23_1_1_U28_n_11;
  wire mul_11ns_13ns_23_1_1_U28_n_3;
  wire mul_11ns_13ns_23_1_1_U28_n_4;
  wire mul_11ns_13ns_23_1_1_U28_n_5;
  wire mul_11ns_13ns_23_1_1_U28_n_6;
  wire mul_11ns_13ns_23_1_1_U28_n_7;
  wire mul_11ns_13ns_23_1_1_U28_n_8;
  wire mul_11ns_13ns_23_1_1_U28_n_9;
  wire mul_11ns_13ns_23_1_1_U29_n_10;
  wire mul_11ns_13ns_23_1_1_U29_n_11;
  wire mul_11ns_13ns_23_1_1_U29_n_3;
  wire mul_11ns_13ns_23_1_1_U29_n_4;
  wire mul_11ns_13ns_23_1_1_U29_n_5;
  wire mul_11ns_13ns_23_1_1_U29_n_6;
  wire mul_11ns_13ns_23_1_1_U29_n_7;
  wire mul_11ns_13ns_23_1_1_U29_n_8;
  wire mul_11ns_13ns_23_1_1_U29_n_9;
  wire mul_ln1356_reg_5290_reg_n_100;
  wire mul_ln1356_reg_5290_reg_n_101;
  wire mul_ln1356_reg_5290_reg_n_102;
  wire mul_ln1356_reg_5290_reg_n_103;
  wire mul_ln1356_reg_5290_reg_n_104;
  wire mul_ln1356_reg_5290_reg_n_105;
  wire mul_ln1356_reg_5290_reg_n_106;
  wire mul_ln1356_reg_5290_reg_n_107;
  wire mul_ln1356_reg_5290_reg_n_108;
  wire mul_ln1356_reg_5290_reg_n_82;
  wire mul_ln1356_reg_5290_reg_n_83;
  wire mul_ln1356_reg_5290_reg_n_84;
  wire mul_ln1356_reg_5290_reg_n_85;
  wire mul_ln1356_reg_5290_reg_n_86;
  wire mul_ln1356_reg_5290_reg_n_87;
  wire mul_ln1356_reg_5290_reg_n_88;
  wire mul_ln1356_reg_5290_reg_n_89;
  wire mul_ln1356_reg_5290_reg_n_90;
  wire mul_ln1356_reg_5290_reg_n_91;
  wire mul_ln1356_reg_5290_reg_n_92;
  wire mul_ln1356_reg_5290_reg_n_93;
  wire mul_ln1356_reg_5290_reg_n_94;
  wire mul_ln1356_reg_5290_reg_n_95;
  wire mul_ln1356_reg_5290_reg_n_96;
  wire mul_ln1356_reg_5290_reg_n_97;
  wire mul_ln1356_reg_5290_reg_n_98;
  wire mul_ln1356_reg_5290_reg_n_99;
  wire or_ln1494_fu_2131_p2;
  wire \or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14_n_3 ;
  wire or_ln1494_reg_5074_pp0_iter16_reg;
  wire or_ln1494_reg_5074_pp0_iter17_reg;
  wire or_ln1494_reg_5074_pp0_iter18_reg;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_13_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_12_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_15_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_16_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_21_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_23_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_24_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_25_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_12_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_12_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_14_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_19_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_21_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_25_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_29_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_9_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_9_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_15_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_9_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_16_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_11_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_14_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_19_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_14_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_15_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_15_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_16_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_21_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_22_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_23_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_24_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_25_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_26_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_27_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_28_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_32_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_34_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_14_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_15_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_16_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_12_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_14_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_17_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_18_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_19_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in25_in;
  wire p_0_in43_in;
  wire p_0_in9_in;
  wire [9:0]p_2_in;
  wire p_45_in;
  wire p_46_in;
  wire p_50_in;
  wire p_52_in;
  wire [0:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire pf_all_done;
  wire pf_bckgndYUV_U_pf_done;
  wire pf_bckgndYUV_U_pf_ready;
  wire \phi_mul_fu_492[0]_i_3_n_3 ;
  wire \phi_mul_fu_492[0]_i_4_n_3 ;
  wire \phi_mul_fu_492[0]_i_5_n_3 ;
  wire \phi_mul_fu_492[0]_i_6_n_3 ;
  wire \phi_mul_fu_492[12]_i_2_n_3 ;
  wire \phi_mul_fu_492[12]_i_3_n_3 ;
  wire \phi_mul_fu_492[12]_i_4_n_3 ;
  wire \phi_mul_fu_492[12]_i_5_n_3 ;
  wire \phi_mul_fu_492[4]_i_2_n_3 ;
  wire \phi_mul_fu_492[4]_i_3_n_3 ;
  wire \phi_mul_fu_492[4]_i_4_n_3 ;
  wire \phi_mul_fu_492[4]_i_5_n_3 ;
  wire \phi_mul_fu_492[8]_i_2_n_3 ;
  wire \phi_mul_fu_492[8]_i_3_n_3 ;
  wire \phi_mul_fu_492[8]_i_4_n_3 ;
  wire \phi_mul_fu_492[8]_i_5_n_3 ;
  wire [15:0]phi_mul_fu_492_reg;
  wire \phi_mul_fu_492_reg[0]_i_2_n_10 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_3 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_4 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_5 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_6 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_7 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_8 ;
  wire \phi_mul_fu_492_reg[0]_i_2_n_9 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_10 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_8 ;
  wire \phi_mul_fu_492_reg[12]_i_1_n_9 ;
  wire [15:0]\phi_mul_fu_492_reg[15]_0 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_10 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_7 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_8 ;
  wire \phi_mul_fu_492_reg[4]_i_1_n_9 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_10 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_7 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_8 ;
  wire \phi_mul_fu_492_reg[8]_i_1_n_9 ;
  wire [0:0]pix_5_reg_1335;
  wire push_0;
  wire \q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire [1:0]\q0_reg[11]_1 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [1:0]\q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire [27:0]rSerie;
  wire \rSerie_reg[1]_srl2_n_3 ;
  wire \rSerie_reg[4]_srl13_n_3 ;
  wire [11:3]r_reg_5198;
  wire \r_reg_5198_pp0_iter18_reg_reg[10]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[11]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[3]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[4]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[5]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[6]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[7]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[8]_srl3_n_3 ;
  wire \r_reg_5198_pp0_iter18_reg_reg[9]_srl3_n_3 ;
  wire [11:3]r_reg_5198_pp0_iter19_reg;
  wire [11:0]\rampStart_load_reg_1371_reg[11] ;
  wire [11:0]\rampStart_load_reg_1371_reg[11]_0 ;
  wire [11:0]\rampStart_load_reg_1371_reg[11]_1 ;
  wire [15:0]\rampStart_load_reg_1371_reg[7] ;
  wire [2:0]\rampVal_2_flag_0_reg_478_reg[0] ;
  wire \rampVal_2_flag_0_reg_478_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_500_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_500_reg[0]_1 ;
  wire [11:0]\rampVal_2_loc_0_fu_292_reg[11] ;
  wire [11:0]\rampVal_2_loc_0_fu_292_reg[11]_0 ;
  wire [11:0]\rampVal_2_loc_0_fu_292_reg[11]_1 ;
  wire \rampVal_2_new_0_fu_296[11]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_296[11]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_296[11]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_296[11]_i_6_n_3 ;
  wire \rampVal_2_new_0_fu_296[3]_i_2_n_3 ;
  wire \rampVal_2_new_0_fu_296[3]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_296[3]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_296[3]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_296[3]_i_6_n_3 ;
  wire \rampVal_2_new_0_fu_296[7]_i_2_n_3 ;
  wire \rampVal_2_new_0_fu_296[7]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_296[7]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_296[7]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_296[7]_i_6_n_3 ;
  wire \rampVal_2_new_0_fu_296_reg[11]_i_2_n_4 ;
  wire \rampVal_2_new_0_fu_296_reg[11]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_296_reg[11]_i_2_n_6 ;
  wire \rampVal_2_new_0_fu_296_reg[3]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_296_reg[3]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_296_reg[3]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_296_reg[3]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_296_reg[7]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_296_reg[7]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_296_reg[7]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_296_reg[7]_i_1_n_6 ;
  wire [11:0]\rampVal_2_reg[11] ;
  wire \rampVal_3_flag_0_reg_454_reg[0] ;
  wire \rampVal_3_flag_0_reg_454_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_508_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_508_reg[0]_1 ;
  wire [11:0]\rampVal_3_loc_0_fu_336_reg[11] ;
  wire [11:0]\rampVal_3_loc_0_fu_336_reg[11]_0 ;
  wire \rampVal_3_new_0_fu_340[11]_i_3_n_3 ;
  wire \rampVal_3_new_0_fu_340[11]_i_4_n_3 ;
  wire \rampVal_3_new_0_fu_340[11]_i_5_n_3 ;
  wire \rampVal_3_new_0_fu_340[4]_i_3_n_3 ;
  wire \rampVal_3_new_0_fu_340[4]_i_4_n_3 ;
  wire \rampVal_3_new_0_fu_340[4]_i_6_n_3 ;
  wire \rampVal_3_new_0_fu_340[8]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_340[8]_i_5_n_3 ;
  wire \rampVal_3_new_0_fu_340_reg[11]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_340_reg[11]_i_2_n_6 ;
  wire \rampVal_3_new_0_fu_340_reg[4]_i_1_n_3 ;
  wire \rampVal_3_new_0_fu_340_reg[4]_i_1_n_4 ;
  wire \rampVal_3_new_0_fu_340_reg[4]_i_1_n_5 ;
  wire \rampVal_3_new_0_fu_340_reg[4]_i_1_n_6 ;
  wire \rampVal_3_new_0_fu_340_reg[8]_i_1_n_3 ;
  wire \rampVal_3_new_0_fu_340_reg[8]_i_1_n_4 ;
  wire \rampVal_3_new_0_fu_340_reg[8]_i_1_n_5 ;
  wire \rampVal_3_new_0_fu_340_reg[8]_i_1_n_6 ;
  wire [11:0]\rampVal_loc_0_fu_332_reg[11] ;
  wire [11:0]\rampVal_loc_0_fu_332_reg[11]_0 ;
  wire [11:0]\rampVal_reg[11] ;
  wire redYuv_U_n_3;
  wire redYuv_U_n_5;
  wire redYuv_U_n_6;
  wire redYuv_U_n_7;
  wire redYuv_U_n_8;
  wire \s_reg[0] ;
  wire \s_reg[1] ;
  wire [12:4]shl_ln1_fu_2510_p3;
  wire [12:4]shl_ln2_fu_2543_p3;
  wire [12:4]shl_ln_fu_2477_p3;
  wire [26:19]sub_ln1356_fu_3237_p2;
  wire [11:0]tmp_1_fu_3813_p3;
  wire tmp_32_fu_3230_p3;
  wire [8:0]tmp_3_fu_2401_p13;
  wire [8:0]tmp_4_fu_2449_p13;
  wire [8:0]tmp_fu_2353_p13;
  wire tpgBarSelRgb_b_U_n_15;
  wire tpgBarSelRgb_b_U_n_16;
  wire tpgBarSelRgb_g_U_n_7;
  wire tpgBarSelRgb_g_U_n_8;
  wire tpgBarSelRgb_g_U_n_9;
  wire tpgBarSelRgb_r_U_n_10;
  wire tpgBarSelRgb_r_U_n_11;
  wire tpgBarSelRgb_r_U_n_12;
  wire tpgBarSelRgb_r_U_n_13;
  wire tpgBarSelRgb_r_U_n_14;
  wire tpgBarSelRgb_r_U_n_15;
  wire tpgBarSelRgb_r_U_n_16;
  wire tpgBarSelRgb_r_U_n_17;
  wire tpgBarSelRgb_r_U_n_18;
  wire tpgBarSelRgb_r_U_n_19;
  wire tpgBarSelRgb_r_U_n_20;
  wire tpgBarSelRgb_r_U_n_9;
  wire [2:0]tpgBarSelRgb_r_address0;
  wire tpgBarSelYuv_u_U_n_3;
  wire tpgBarSelYuv_u_U_n_4;
  wire tpgBarSelYuv_u_U_n_5;
  wire tpgBarSelYuv_u_ce0;
  wire tpgBarSelYuv_v_U_n_11;
  wire tpgBarSelYuv_v_U_n_12;
  wire tpgBarSelYuv_v_U_n_13;
  wire tpgBarSelYuv_v_U_n_14;
  wire tpgBarSelYuv_v_U_n_15;
  wire tpgBarSelYuv_v_U_n_16;
  wire tpgBarSelYuv_v_U_n_17;
  wire tpgBarSelYuv_v_U_n_3;
  wire tpgBarSelYuv_v_U_n_5;
  wire tpgBarSelYuv_v_U_n_6;
  wire [2:0]tpgBarSelYuv_v_address0;
  wire tpgBarSelYuv_y_U_n_10;
  wire tpgBarSelYuv_y_U_n_11;
  wire tpgBarSelYuv_y_U_n_3;
  wire tpgBarSelYuv_y_U_n_4;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgBarSelYuv_y_U_n_9;
  wire tpgCheckerBoardArray_U_n_4;
  wire tpgCheckerBoardArray_U_n_5;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire [7:0]tpgSinTableArray_9bit_0_q0;
  wire [7:0]tpgSinTableArray_9bit_0_q1;
  wire [7:0]tpgSinTableArray_9bit_0_q2;
  wire [7:0]tpgSinTableArray_9bit_1_q0;
  wire [7:0]tpgSinTableArray_9bit_1_q1;
  wire [7:0]tpgSinTableArray_9bit_1_q2;
  wire [8:0]tpgSinTableArray_9bit_2_q0;
  wire [8:0]tpgSinTableArray_9bit_2_q1;
  wire [8:0]tpgSinTableArray_9bit_2_q2;
  wire [7:0]tpgSinTableArray_9bit_3_q0;
  wire [7:0]tpgSinTableArray_9bit_3_q1;
  wire [7:0]tpgSinTableArray_9bit_3_q2;
  wire [7:0]tpgSinTableArray_9bit_4_q0;
  wire [7:0]tpgSinTableArray_9bit_4_q1;
  wire [7:0]tpgSinTableArray_9bit_4_q2;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_18;
  wire tpgTartanBarArray_U_n_19;
  wire tpgTartanBarArray_U_n_3;
  wire tpgTartanBarArray_U_n_4;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire [2:0]tpgTartanBarArray_address0;
  wire [1:0]trunc_ln1252_fu_2106_p1;
  wire [12:12]trunc_ln1281_1_fu_2498_p1;
  wire [11:11]trunc_ln1281_1_fu_2498_p1__0;
  wire [12:12]trunc_ln1285_1_fu_2531_p1;
  wire [11:11]trunc_ln1285_1_fu_2531_p1__0;
  wire [12:12]trunc_ln1289_1_fu_2564_p1;
  wire [11:11]trunc_ln1289_1_fu_2564_p1__0;
  wire trunc_ln1356_reg_5296_reg_n_100;
  wire trunc_ln1356_reg_5296_reg_n_101;
  wire trunc_ln1356_reg_5296_reg_n_102;
  wire trunc_ln1356_reg_5296_reg_n_103;
  wire trunc_ln1356_reg_5296_reg_n_104;
  wire trunc_ln1356_reg_5296_reg_n_105;
  wire trunc_ln1356_reg_5296_reg_n_106;
  wire trunc_ln1356_reg_5296_reg_n_107;
  wire trunc_ln1356_reg_5296_reg_n_108;
  wire trunc_ln1356_reg_5296_reg_n_82;
  wire trunc_ln1356_reg_5296_reg_n_83;
  wire trunc_ln1356_reg_5296_reg_n_84;
  wire trunc_ln1356_reg_5296_reg_n_85;
  wire trunc_ln1356_reg_5296_reg_n_86;
  wire trunc_ln1356_reg_5296_reg_n_87;
  wire trunc_ln1356_reg_5296_reg_n_88;
  wire trunc_ln1356_reg_5296_reg_n_89;
  wire trunc_ln1356_reg_5296_reg_n_90;
  wire trunc_ln1356_reg_5296_reg_n_91;
  wire trunc_ln1356_reg_5296_reg_n_92;
  wire trunc_ln1356_reg_5296_reg_n_93;
  wire trunc_ln1356_reg_5296_reg_n_94;
  wire trunc_ln1356_reg_5296_reg_n_95;
  wire trunc_ln1356_reg_5296_reg_n_96;
  wire trunc_ln1356_reg_5296_reg_n_97;
  wire trunc_ln1356_reg_5296_reg_n_98;
  wire trunc_ln1356_reg_5296_reg_n_99;
  wire [10:0]trunc_ln565_11_fu_1617_p1;
  wire [10:2]trunc_ln565_11_reg_4965;
  wire [10:2]trunc_ln565_11_reg_4965_pp0_iter1_reg;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[10]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[2]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[3]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[4]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[5]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[6]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[7]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[8]_srl7_n_3 ;
  wire \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[9]_srl7_n_3 ;
  wire [10:2]trunc_ln565_11_reg_4965_pp0_iter9_reg;
  wire \trunc_ln565_2_reg_4948_pp0_iter16_reg_reg[0]_srl7_n_3 ;
  wire trunc_ln565_2_reg_4948_pp0_iter17_reg;
  wire trunc_ln565_2_reg_4948_pp0_iter18_reg;
  wire trunc_ln565_2_reg_4948_pp0_iter19_reg;
  wire [11:0]trunc_ln565_reg_1410;
  wire urem_11ns_4ns_3_15_1_U26_n_3;
  wire urem_11ns_4ns_3_15_1_U26_n_4;
  wire [2:0]vBarSel;
  wire vBarSel0;
  wire \vBarSel[2]_i_2_n_3 ;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_2_n_3 ;
  wire \vBarSel_1_reg[0] ;
  wire [0:0]vBarSel_2;
  wire \vBarSel_2[0]_i_2_n_3 ;
  wire \vBarSel_2_loc_0_fu_304[0]_i_3_n_3 ;
  wire \vBarSel_2_loc_0_fu_304_reg[0] ;
  wire \vBarSel_2_reg[0] ;
  wire \vBarSel_3_loc_0_fu_288[0]_i_3_n_3 ;
  wire \vBarSel_3_loc_0_fu_288_reg[0] ;
  wire \vBarSel_loc_0_fu_320[0]_i_2_n_3 ;
  wire \vBarSel_loc_0_fu_320_reg[0] ;
  wire \vBarSel_loc_0_fu_320_reg[0]_0 ;
  wire \vBarSel_loc_0_fu_320_reg[1] ;
  wire \vBarSel_reg[0] ;
  wire \vBarSel_reg[1] ;
  wire \vBarSel_reg[2] ;
  wire vHatch;
  wire \vHatch[0]_i_1_n_3 ;
  wire \vHatch[0]_i_2_n_3 ;
  wire \vHatch[0]_i_3_n_3 ;
  wire [1:0]valid_out;
  wire whiYuv_1_U_n_10;
  wire whiYuv_1_U_n_11;
  wire whiYuv_1_U_n_12;
  wire whiYuv_1_U_n_13;
  wire whiYuv_1_U_n_5;
  wire whiYuv_1_U_n_6;
  wire whiYuv_1_U_n_7;
  wire whiYuv_1_U_n_8;
  wire whiYuv_1_U_n_9;
  wire whiYuv_U_n_3;
  wire whiYuv_U_n_4;
  wire whiYuv_U_n_5;
  wire [10:0]xBar_0;
  wire xBar_00;
  wire \xBar_0[10]_i_10_n_3 ;
  wire \xBar_0[10]_i_11_n_3 ;
  wire \xBar_0[10]_i_12_n_3 ;
  wire \xBar_0[10]_i_2_n_3 ;
  wire \xBar_0[10]_i_5_n_3 ;
  wire \xBar_0[10]_i_6_n_3 ;
  wire \xBar_0[10]_i_7_n_3 ;
  wire \xBar_0[10]_i_8_n_3 ;
  wire \xBar_0[10]_i_9_n_3 ;
  wire \xBar_0[3]_i_10_n_3 ;
  wire \xBar_0[3]_i_2_n_3 ;
  wire \xBar_0[3]_i_3_n_3 ;
  wire \xBar_0[3]_i_4_n_3 ;
  wire \xBar_0[3]_i_7_n_3 ;
  wire \xBar_0[3]_i_8_n_3 ;
  wire \xBar_0[3]_i_9_n_3 ;
  wire \xBar_0[7]_i_2_n_3 ;
  wire \xBar_0[7]_i_3_n_3 ;
  wire \xBar_0[7]_i_4_n_3 ;
  wire \xBar_0[7]_i_5_n_3 ;
  wire \xBar_0[7]_i_6_n_3 ;
  wire \xBar_0[7]_i_7_n_3 ;
  wire \xBar_0[7]_i_8_n_3 ;
  wire \xBar_0[7]_i_9_n_3 ;
  wire \xBar_0_reg[10]_i_3_n_5 ;
  wire \xBar_0_reg[10]_i_3_n_6 ;
  wire \xBar_0_reg[3]_i_1_n_3 ;
  wire \xBar_0_reg[3]_i_1_n_4 ;
  wire \xBar_0_reg[3]_i_1_n_5 ;
  wire \xBar_0_reg[3]_i_1_n_6 ;
  wire \xBar_0_reg[7]_i_1_n_3 ;
  wire \xBar_0_reg[7]_i_1_n_4 ;
  wire \xBar_0_reg[7]_i_1_n_5 ;
  wire \xBar_0_reg[7]_i_1_n_6 ;
  wire \xBar_0_reg_n_3_[0] ;
  wire \xBar_0_reg_n_3_[10] ;
  wire \xBar_0_reg_n_3_[1] ;
  wire \xBar_0_reg_n_3_[2] ;
  wire \xBar_0_reg_n_3_[3] ;
  wire \xBar_0_reg_n_3_[4] ;
  wire \xBar_0_reg_n_3_[5] ;
  wire \xBar_0_reg_n_3_[6] ;
  wire \xBar_0_reg_n_3_[7] ;
  wire \xBar_0_reg_n_3_[8] ;
  wire \xBar_0_reg_n_3_[9] ;
  wire [9:0]xCount_0;
  wire xCount_00;
  wire \xCount_0[3]_i_2_n_3 ;
  wire \xCount_0[3]_i_3_n_3 ;
  wire \xCount_0[3]_i_4_n_3 ;
  wire \xCount_0[3]_i_5_n_3 ;
  wire \xCount_0[3]_i_6_n_3 ;
  wire \xCount_0[7]_i_2_n_3 ;
  wire \xCount_0[7]_i_3_n_3 ;
  wire \xCount_0[7]_i_4_n_3 ;
  wire \xCount_0[7]_i_5_n_3 ;
  wire \xCount_0[9]_i_2_n_3 ;
  wire \xCount_0[9]_i_4_n_3 ;
  wire \xCount_0[9]_i_5_n_3 ;
  wire \xCount_0_reg[3]_i_1_n_3 ;
  wire \xCount_0_reg[3]_i_1_n_4 ;
  wire \xCount_0_reg[3]_i_1_n_5 ;
  wire \xCount_0_reg[3]_i_1_n_6 ;
  wire \xCount_0_reg[7]_i_1_n_3 ;
  wire \xCount_0_reg[7]_i_1_n_4 ;
  wire \xCount_0_reg[7]_i_1_n_5 ;
  wire \xCount_0_reg[7]_i_1_n_6 ;
  wire \xCount_0_reg[9]_i_3_n_6 ;
  wire \xCount_0_reg_n_3_[0] ;
  wire \xCount_0_reg_n_3_[1] ;
  wire \xCount_0_reg_n_3_[2] ;
  wire \xCount_0_reg_n_3_[3] ;
  wire \xCount_0_reg_n_3_[4] ;
  wire \xCount_0_reg_n_3_[5] ;
  wire \xCount_0_reg_n_3_[6] ;
  wire \xCount_0_reg_n_3_[7] ;
  wire \xCount_0_reg_n_3_[8] ;
  wire \xCount_0_reg_n_3_[9] ;
  wire [9:0]xCount_3_0;
  wire xCount_3_00;
  wire \xCount_3_0[3]_i_2_n_3 ;
  wire \xCount_3_0[3]_i_3_n_3 ;
  wire \xCount_3_0[3]_i_4_n_3 ;
  wire \xCount_3_0[3]_i_5_n_3 ;
  wire \xCount_3_0[3]_i_6_n_3 ;
  wire \xCount_3_0[7]_i_2_n_3 ;
  wire \xCount_3_0[7]_i_3_n_3 ;
  wire \xCount_3_0[7]_i_4_n_3 ;
  wire \xCount_3_0[7]_i_5_n_3 ;
  wire \xCount_3_0[9]_i_2_n_3 ;
  wire \xCount_3_0[9]_i_4_n_3 ;
  wire \xCount_3_0[9]_i_5_n_3 ;
  wire \xCount_3_0_reg[3]_i_1_n_3 ;
  wire \xCount_3_0_reg[3]_i_1_n_4 ;
  wire \xCount_3_0_reg[3]_i_1_n_5 ;
  wire \xCount_3_0_reg[3]_i_1_n_6 ;
  wire \xCount_3_0_reg[7]_i_1_n_3 ;
  wire \xCount_3_0_reg[7]_i_1_n_4 ;
  wire \xCount_3_0_reg[7]_i_1_n_5 ;
  wire \xCount_3_0_reg[7]_i_1_n_6 ;
  wire \xCount_3_0_reg[9]_i_3_n_6 ;
  wire \xCount_3_0_reg_n_3_[0] ;
  wire \xCount_3_0_reg_n_3_[1] ;
  wire \xCount_3_0_reg_n_3_[2] ;
  wire \xCount_3_0_reg_n_3_[3] ;
  wire \xCount_3_0_reg_n_3_[4] ;
  wire \xCount_3_0_reg_n_3_[5] ;
  wire \xCount_3_0_reg_n_3_[6] ;
  wire \xCount_3_0_reg_n_3_[7] ;
  wire \xCount_3_0_reg_n_3_[8] ;
  wire \xCount_3_0_reg_n_3_[9] ;
  wire [9:0]xCount_4_0;
  wire \xCount_4_0[9]_i_5_n_3 ;
  wire \xCount_4_0[9]_i_6_n_3 ;
  wire \xCount_4_0_reg_n_3_[0] ;
  wire \xCount_4_0_reg_n_3_[1] ;
  wire \xCount_4_0_reg_n_3_[2] ;
  wire \xCount_4_0_reg_n_3_[3] ;
  wire \xCount_4_0_reg_n_3_[4] ;
  wire \xCount_4_0_reg_n_3_[5] ;
  wire \xCount_4_0_reg_n_3_[6] ;
  wire \xCount_4_0_reg_n_3_[7] ;
  wire \xCount_4_0_reg_n_3_[8] ;
  wire \xCount_4_0_reg_n_3_[9] ;
  wire xCount_5_01;
  wire \xCount_5_0[9]_i_1_n_3 ;
  wire \xCount_5_0[9]_i_2_n_3 ;
  wire \xCount_5_0[9]_i_4_n_3 ;
  wire \xCount_5_0[9]_i_5_n_3 ;
  wire \xCount_5_0_reg_n_3_[0] ;
  wire \xCount_5_0_reg_n_3_[1] ;
  wire \xCount_5_0_reg_n_3_[2] ;
  wire \xCount_5_0_reg_n_3_[3] ;
  wire \xCount_5_0_reg_n_3_[4] ;
  wire \xCount_5_0_reg_n_3_[5] ;
  wire \xCount_5_0_reg_n_3_[6] ;
  wire \xCount_5_0_reg_n_3_[7] ;
  wire \xCount_5_0_reg_n_3_[8] ;
  wire \xCount_5_0_reg_n_3_[9] ;
  wire [15:0]x_fu_496;
  wire \x_fu_496_reg_n_3_[0] ;
  wire \x_fu_496_reg_n_3_[10] ;
  wire \x_fu_496_reg_n_3_[11] ;
  wire \x_fu_496_reg_n_3_[12] ;
  wire \x_fu_496_reg_n_3_[13] ;
  wire \x_fu_496_reg_n_3_[14] ;
  wire \x_fu_496_reg_n_3_[15] ;
  wire \x_fu_496_reg_n_3_[1] ;
  wire \x_fu_496_reg_n_3_[2] ;
  wire \x_fu_496_reg_n_3_[3] ;
  wire \x_fu_496_reg_n_3_[4] ;
  wire \x_fu_496_reg_n_3_[5] ;
  wire \x_fu_496_reg_n_3_[6] ;
  wire \x_fu_496_reg_n_3_[7] ;
  wire \x_fu_496_reg_n_3_[8] ;
  wire \x_fu_496_reg_n_3_[9] ;
  wire xor_ln1839_fu_3695_p2;
  wire xor_ln1846_fu_3731_p2;
  wire yCount0;
  wire \yCount[0]_i_1_n_3 ;
  wire \yCount[9]_i_10_n_3 ;
  wire \yCount[9]_i_11_n_3 ;
  wire \yCount[9]_i_12_n_3 ;
  wire \yCount[9]_i_13_n_3 ;
  wire \yCount[9]_i_14_n_3 ;
  wire \yCount[9]_i_15_n_3 ;
  wire \yCount[9]_i_16_n_3 ;
  wire \yCount[9]_i_17_n_3 ;
  wire \yCount[9]_i_18_n_3 ;
  wire \yCount[9]_i_6_n_3 ;
  wire \yCount[9]_i_8_n_3 ;
  wire \yCount[9]_i_9_n_3 ;
  wire yCount_10;
  wire \yCount_1[5]_i_4_n_3 ;
  wire [5:0]yCount_1_reg;
  wire yCount_20;
  wire \yCount_2[0]_i_1_n_3 ;
  wire \yCount_2[9]_i_10_n_3 ;
  wire \yCount_2[9]_i_11_n_3 ;
  wire \yCount_2[9]_i_2_n_3 ;
  wire \yCount_2[9]_i_4_n_3 ;
  wire \yCount_2[9]_i_7_n_3 ;
  wire \yCount_2[9]_i_8_n_3 ;
  wire \yCount_2[9]_i_9_n_3 ;
  wire [9:0]yCount_2_reg;
  wire \yCount_2_reg[0]_0 ;
  wire \yCount_2_reg[9]_i_6_n_4 ;
  wire \yCount_2_reg[9]_i_6_n_5 ;
  wire \yCount_2_reg[9]_i_6_n_6 ;
  wire yCount_30;
  wire \yCount_3[0]_i_1_n_3 ;
  wire \yCount_3[9]_i_10_n_3 ;
  wire \yCount_3[9]_i_11_n_3 ;
  wire \yCount_3[9]_i_12_n_3 ;
  wire \yCount_3[9]_i_13_n_3 ;
  wire \yCount_3[9]_i_14_n_3 ;
  wire \yCount_3[9]_i_15_n_3 ;
  wire \yCount_3[9]_i_16_n_3 ;
  wire \yCount_3[9]_i_17_n_3 ;
  wire \yCount_3[9]_i_5_n_3 ;
  wire \yCount_3[9]_i_7_n_3 ;
  wire \yCount_3[9]_i_8_n_3 ;
  wire \yCount_3[9]_i_9_n_3 ;
  wire [9:0]yCount_3_reg;
  wire \yCount_3_reg[9]_i_4_n_6 ;
  wire \yCount_3_reg[9]_i_6_n_3 ;
  wire \yCount_3_reg[9]_i_6_n_4 ;
  wire \yCount_3_reg[9]_i_6_n_5 ;
  wire \yCount_3_reg[9]_i_6_n_6 ;
  wire [9:0]yCount_reg;
  wire [10:0]\yCount_reg[9]_i_5_0 ;
  wire \yCount_reg[9]_i_5_n_6 ;
  wire \yCount_reg[9]_i_7_n_3 ;
  wire \yCount_reg[9]_i_7_n_4 ;
  wire \yCount_reg[9]_i_7_n_5 ;
  wire \yCount_reg[9]_i_7_n_6 ;
  wire [11:0]zext_ln1084_cast_reg_4921_reg;
  wire [11:0]\zext_ln1084_cast_reg_4921_reg[11]_0 ;
  wire [18:10]zext_ln1303_fu_3165_p1;
  wire \zonePlateVAddr[11]_i_3_n_3 ;
  wire \zonePlateVAddr[11]_i_4_n_3 ;
  wire \zonePlateVAddr[11]_i_5_n_3 ;
  wire \zonePlateVAddr[11]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_4_n_3 ;
  wire \zonePlateVAddr[15]_i_5_n_3 ;
  wire \zonePlateVAddr[15]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_7_n_3 ;
  wire \zonePlateVAddr[3]_i_3_n_3 ;
  wire \zonePlateVAddr[3]_i_4_n_3 ;
  wire \zonePlateVAddr[3]_i_5_n_3 ;
  wire \zonePlateVAddr[3]_i_6_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_324_reg[15] ;
  wire \zonePlateVAddr_reg[11]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_6 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[15]_i_3_n_4 ;
  wire \zonePlateVAddr_reg[15]_i_3_n_5 ;
  wire \zonePlateVAddr_reg[15]_i_3_n_6 ;
  wire \zonePlateVAddr_reg[3]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[3]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[3]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[3]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVDelta[0]_i_10_n_3 ;
  wire \zonePlateVDelta[0]_i_1_n_3 ;
  wire \zonePlateVDelta[0]_i_3_n_3 ;
  wire \zonePlateVDelta[0]_i_4_n_3 ;
  wire \zonePlateVDelta[0]_i_5_n_3 ;
  wire \zonePlateVDelta[0]_i_6_n_3 ;
  wire \zonePlateVDelta[0]_i_7_n_3 ;
  wire \zonePlateVDelta[0]_i_8_n_3 ;
  wire \zonePlateVDelta[0]_i_9_n_3 ;
  wire \zonePlateVDelta[12]_i_2_n_3 ;
  wire \zonePlateVDelta[12]_i_3_n_3 ;
  wire \zonePlateVDelta[12]_i_4_n_3 ;
  wire \zonePlateVDelta[12]_i_5_n_3 ;
  wire \zonePlateVDelta[12]_i_6_n_3 ;
  wire \zonePlateVDelta[12]_i_7_n_3 ;
  wire \zonePlateVDelta[12]_i_8_n_3 ;
  wire \zonePlateVDelta[4]_i_2_n_3 ;
  wire \zonePlateVDelta[4]_i_3_n_3 ;
  wire \zonePlateVDelta[4]_i_4_n_3 ;
  wire \zonePlateVDelta[4]_i_5_n_3 ;
  wire \zonePlateVDelta[4]_i_6_n_3 ;
  wire \zonePlateVDelta[4]_i_7_n_3 ;
  wire \zonePlateVDelta[4]_i_8_n_3 ;
  wire \zonePlateVDelta[4]_i_9_n_3 ;
  wire \zonePlateVDelta[8]_i_2_n_3 ;
  wire \zonePlateVDelta[8]_i_3_n_3 ;
  wire \zonePlateVDelta[8]_i_4_n_3 ;
  wire \zonePlateVDelta[8]_i_5_n_3 ;
  wire \zonePlateVDelta[8]_i_6_n_3 ;
  wire \zonePlateVDelta[8]_i_7_n_3 ;
  wire \zonePlateVDelta[8]_i_8_n_3 ;
  wire \zonePlateVDelta[8]_i_9_n_3 ;
  wire [15:0]zonePlateVDelta_reg;
  wire \zonePlateVDelta_reg[0]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_9 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_9 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_1 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_9 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_add_ln1359_reg_5442_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1359_reg_5442_reg[3]_i_18_O_UNCONNECTED ;
  wire [2:0]\NLW_add_ln1359_reg_5442_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1359_reg_5442_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1359_reg_5442_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1359_reg_5442_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1359_reg_5442_reg[7]_i_3_O_UNCONNECTED ;
  wire NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED;
  wire \NLW_cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire [3:2]\NLW_hdata_new_0_fu_312_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_hdata_new_0_fu_312_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_O_UNCONNECTED ;
  wire \NLW_icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_Q31_UNCONNECTED ;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:4]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1356_reg_5290_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1356_reg_5290_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1356_reg_5290_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1356_reg_5290_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln1356_reg_5290_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1356_reg_5290_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_phi_mul_fu_492_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_2_new_0_fu_296_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_3_new_0_fu_340_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_3_new_0_fu_340_reg[11]_i_2_O_UNCONNECTED ;
  wire [15:8]NLW_tmp_20_reg_5103_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:9]NLW_tmp_20_reg_5103_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:9]NLW_tmp_20_reg_5103_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep__2_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_20_reg_5103_reg_rep__2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_20_reg_5103_reg_rep__2_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_8_reg_5093_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_8_reg_5093_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_8_reg_5093_reg_rep_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_8_reg_5093_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_8_reg_5093_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_8_reg_5093_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:9]NLW_tmp_8_reg_5093_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_8_reg_5093_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_8_reg_5093_reg_rep__2_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_8_reg_5093_reg_rep__2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_8_reg_5093_reg_rep__2_DOPBDOP_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln1356_reg_5296_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln1356_reg_5296_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln1356_reg_5296_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln1356_reg_5296_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_trunc_ln1356_reg_5296_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln1356_reg_5296_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_xBar_0_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_xBar_0_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_3_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_3_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_2_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_3_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_3_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_3_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_reg[9]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVAddr_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVDelta_reg[12]_i_1_CO_UNCONNECTED ;

  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D(DPtpgBarArray_U_n_8),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .DPtpgBarSelYuv_709_u_q0(DPtpgBarSelYuv_709_u_q0[11]),
        .Q(Q),
        .ap_clk(ap_clk),
        .\genblk1[18].v2_reg[18] (DPtpgBarArray_U_n_3),
        .hBarSel_5_0_loc_0_fu_284(hBarSel_5_0_loc_0_fu_284),
        .\q0_reg[0]_0 ({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_26),
        .\q0_reg[11] (DPtpgBarArray_U_n_13),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_7),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_9),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_10),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_12),
        .\q0_reg[1]_4 ({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .\q0_reg[1]_5 ({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17,DPtpgBarArray_U_n_18,DPtpgBarArray_U_n_19,DPtpgBarArray_U_n_20,DPtpgBarArray_U_n_21,DPtpgBarArray_U_n_22}),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_11),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_25),
        .valid_out({valid_out[0],frp_pipeline_valid_U_valid_out[18]}));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R DPtpgBarSelRgb_CEA_b_U
       (.Q(Q[0]),
        .ap_clk(ap_clk),
        .\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_0 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_1 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_2 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_3 (DPtpgBarSelYuv_601_v_U_n_16),
        .\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_4 (DPtpgBarSelYuv_709_v_U_n_16),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8] (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 (tpgBarSelYuv_v_U_n_6),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_3 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\q0_reg[8]_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\q0_reg[8]_1 (DPtpgBarSelRgb_CEA_b_U_n_4),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R DPtpgBarSelRgb_CEA_g_U
       (.Q(Q[2]),
        .ap_clk(ap_clk),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 (DPtpgBarSelYuv_709_v_U_n_14),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 (DPtpgBarSelYuv_601_v_U_n_20),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 (DPtpgBarSelRgb_VESA_g_U_n_11),
        .\q0_reg[8]_0 (DPtpgBarSelRgb_CEA_g_U_n_3),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R DPtpgBarSelRgb_CEA_r_U
       (.Q(Q[1]),
        .ap_clk(ap_clk),
        .ap_predicate_pred2461_state21(ap_predicate_pred2461_state21),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 (DPtpgBarSelYuv_709_y_U_n_12),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_1 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\q0_reg[8]_0 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R DPtpgBarSelRgb_VESA_b_U
       (.DPtpgBarSelYuv_709_y_q0({DPtpgBarSelYuv_709_y_q0[9],DPtpgBarSelYuv_709_y_q0[7]}),
        .Q(DPtpgBarSelYuv_709_v_q0[1]),
        .ap_clk(ap_clk),
        .ap_predicate_pred2448_state21(ap_predicate_pred2448_state21),
        .ap_predicate_pred2454_state21(ap_predicate_pred2454_state21),
        .ap_predicate_pred2461_state21(ap_predicate_pred2461_state21),
        .ap_predicate_pred2468_state21(ap_predicate_pred2468_state21),
        .ap_predicate_pred2475_state21(ap_predicate_pred2475_state21),
        .ap_predicate_pred2483_state21(ap_predicate_pred2483_state21),
        .ap_predicate_pred2483_state21_reg(DPtpgBarSelRgb_VESA_b_U_n_10),
        .ap_predicate_pred2620_state21_reg(DPtpgBarSelRgb_VESA_b_U_n_4),
        .\b_2_reg_5277_pp0_iter19_reg_reg[11] (DPtpgBarSelRgb_VESA_b_U_n_7),
        .\b_2_reg_5277_pp0_iter19_reg_reg[1] (DPtpgBarSelRgb_VESA_b_U_n_8),
        .data0(data0[9]),
        .data_in({data_in[25],data_in[9],data_in[7]}),
        .\genblk1[19].v2_reg[19] (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\genblk1[19].v2_reg[19]_0 (DPtpgBarSelRgb_VESA_b_U_n_5),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_9),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_4 (tpgBarSelRgb_r_U_n_18),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_5 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_6 (DPtpgBarSelRgb_VESA_r_U_n_8),
        .\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_0 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_28_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_1 (DPtpgBarSelYuv_601_v_U_n_24),
        .\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_2 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_32_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_3 (tpgBarSelYuv_v_U_n_14),
        .\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_1 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_2 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_22),
        .\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_1 (\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 (DPtpgBarSelYuv_601_v_U_n_23),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 (tpgBarSelYuv_v_U_n_15),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 (tpgBarSelRgb_b_U_n_16),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_21_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ({b_2_reg_5277_pp0_iter19_reg[11],b_2_reg_5277_pp0_iter19_reg[1]}),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] (ap_predicate_pred2384_state21),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_b_U_n_9),
        .\q0_reg[1]_1 (DPtpgBarSelRgb_VESA_b_U_n_11),
        .\q0_reg[1]_2 (\q0_reg[7]_0 ),
        .\rampStart_load_reg_1371_reg[9] (\rampStart_load_reg_1371_reg[11]_0 [9]),
        .trunc_ln565_2_reg_4948_pp0_iter19_reg(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R DPtpgBarSelRgb_VESA_g_U
       (.Q(DPtpgBarSelYuv_601_u_U_n_6),
        .ap_clk(ap_clk),
        .ap_predicate_pred2384_state21_reg(DPtpgBarSelRgb_VESA_g_U_n_7),
        .ap_predicate_pred2448_state21(ap_predicate_pred2448_state21),
        .ap_predicate_pred2454_state21(ap_predicate_pred2454_state21),
        .ap_predicate_pred2461_state21(ap_predicate_pred2461_state21),
        .ap_predicate_pred2461_state21_reg(DPtpgBarSelRgb_VESA_g_U_n_8),
        .ap_predicate_pred2468_state21(ap_predicate_pred2468_state21),
        .ap_predicate_pred2475_state21(ap_predicate_pred2475_state21),
        .ap_predicate_pred2475_state21_reg(DPtpgBarSelRgb_VESA_g_U_n_5),
        .\cmp2_i236_reg_1295_reg[0] (ap_predicate_pred2334_state21_reg_0[3]),
        .data_in(data_in[11]),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .icmp_ln1674_reg_5005_pp0_iter19_reg(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .\icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 (DPtpgBarSelRgb_VESA_g_U_n_9),
        .\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11] (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_7_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 (tpgBarSelRgb_r_U_n_14),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 (DPtpgBarSelRgb_VESA_r_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 (ap_predicate_pred2384_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 (\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_0 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_1 (DPtpgBarSelYuv_601_v_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ({\rampVal_2_loc_0_fu_292_reg[11]_1 [9:8],\rampVal_2_loc_0_fu_292_reg[11]_1 [6:5],\rampVal_2_loc_0_fu_292_reg[11]_1 [3:2]}),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] (DPtpgBarSelRgb_VESA_g_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 (DPtpgBarSelYuv_601_v_U_n_25),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_2_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 (whiYuv_1_U_n_12),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_3 (whiYuv_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_4 (DPtpgBarSelYuv_601_v_U_n_9),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_5 (DPtpgBarSelYuv_709_v_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_6 (tpgBarSelRgb_g_U_n_7),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_7 (\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_8 (\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_9_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 (DPtpgBarSelYuv_709_v_U_n_12),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_12_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_12_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] (DPtpgBarSelYuv_601_v_U_n_15),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_19),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_9_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 (tpgBarSelYuv_u_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] (DPtpgBarSelYuv_709_v_U_n_11),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 (DPtpgBarSelYuv_601_v_U_n_18),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] (DPtpgBarSelYuv_601_v_U_n_21),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 (DPtpgBarSelYuv_709_v_U_n_15),
        .\q0_reg[10] (DPtpgBarSelRgb_VESA_g_U_n_12),
        .\q0_reg[1]_0 (\q0_reg[1]_2 ),
        .\q0_reg[7] (DPtpgBarSelRgb_VESA_g_U_n_10),
        .\rSerie_reg[3]__0 (DPtpgBarSelRgb_VESA_g_U_n_14),
        .\rampVal_2_loc_0_fu_292_reg[2] (DPtpgBarSelRgb_VESA_g_U_n_6),
        .\rampVal_2_loc_0_fu_292_reg[5] (DPtpgBarSelRgb_VESA_g_U_n_4),
        .\rampVal_2_loc_0_fu_292_reg[8] (DPtpgBarSelRgb_VESA_g_U_n_11),
        .trunc_ln565_2_reg_4948_pp0_iter19_reg(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .trunc_ln565_reg_1410(trunc_ln565_reg_1410[5]),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R DPtpgBarSelRgb_VESA_r_U
       (.ap_clk(ap_clk),
        .ap_predicate_pred2081_state20(ap_predicate_pred2081_state20),
        .ap_predicate_pred2081_state20_reg(DPtpgBarSelRgb_VESA_r_U_n_4),
        .ap_predicate_pred2334_state21_reg(DPtpgBarSelRgb_VESA_r_U_n_5),
        .ap_predicate_pred2334_state21_reg_0(DPtpgBarSelRgb_VESA_r_U_n_8),
        .ap_predicate_pred2468_state21(ap_predicate_pred2468_state21),
        .ap_predicate_pred2468_state21_reg(DPtpgBarSelRgb_VESA_r_U_n_7),
        .ap_predicate_pred2475_state21(ap_predicate_pred2475_state21),
        .ap_predicate_pred2528_state21(ap_predicate_pred2528_state21),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_25_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 (ap_predicate_pred2334_state21),
        .\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_21_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] (DPtpgBarSelYuv_709_y_U_n_9),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] (\q0_reg[1]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 (DPtpgBarSelYuv_601_u_U_n_4),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\q0_reg[1]_2 (\q0_reg[7] ),
        .trunc_ln565_2_reg_4948_pp0_iter19_reg(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .\trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] (DPtpgBarSelRgb_VESA_r_U_n_9),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({DPtpgBarArray_U_n_8,\q0_reg[6] }),
        .Q({DPtpgBarSelYuv_601_u_U_n_5,DPtpgBarSelYuv_601_u_U_n_6}),
        .ap_clk(ap_clk),
        .data_in(data_in[3]),
        .\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_0 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_1 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_2 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[11]_0 (DPtpgBarSelYuv_601_u_U_n_8),
        .\q0_reg[11]_1 (Q),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\q0_reg[2]_1 (DPtpgBarSelYuv_601_u_U_n_4),
        .\q0_reg[2]_2 (\q0_reg[2]_0 ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_u_U_n_7),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_3),
        .\q0_reg[7]_2 (\q0_reg[7] ),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.D({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .DPtpgBarSelYuv_709_u_q0(DPtpgBarSelYuv_709_u_q0[11]),
        .Q(DPtpgBarSelYuv_709_v_q0[7]),
        .ap_clk(ap_clk),
        .ap_predicate_pred2448_state21(ap_predicate_pred2448_state21),
        .ap_predicate_pred2448_state21_reg(DPtpgBarSelYuv_601_v_U_n_12),
        .ap_predicate_pred2448_state21_reg_0(DPtpgBarSelYuv_601_v_U_n_23),
        .ap_predicate_pred2448_state21_reg_1(DPtpgBarSelYuv_601_v_U_n_24),
        .ap_predicate_pred2454_state21(ap_predicate_pred2454_state21),
        .ap_predicate_pred2461_state21(ap_predicate_pred2461_state21),
        .ap_predicate_pred2461_state21_reg(DPtpgBarSelYuv_601_v_U_n_9),
        .ap_predicate_pred2461_state21_reg_0(DPtpgBarSelYuv_601_v_U_n_14),
        .ap_predicate_pred2461_state21_reg_1(DPtpgBarSelYuv_601_v_U_n_15),
        .ap_predicate_pred2461_state21_reg_2(DPtpgBarSelYuv_601_v_U_n_18),
        .ap_predicate_pred2461_state21_reg_3(DPtpgBarSelYuv_601_v_U_n_20),
        .ap_predicate_pred2620_state21_reg(DPtpgBarSelYuv_601_v_U_n_6),
        .data_in({data_in[35:33],data_in[30],data_in[27:26],data_in[23:21],data_in[18:17]}),
        .\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_1 (DPtpgBarSelYuv_601_u_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 (DPtpgBarSelYuv_601_u_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 (DPtpgBarSelYuv_601_u_U_n_7),
        .\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ({DPtpgBarSelYuv_601_u_U_n_5,DPtpgBarSelYuv_601_u_U_n_6}),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] (DPtpgBarSelYuv_601_v_U_n_25),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] (DPtpgBarSelRgb_VESA_g_U_n_5),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 (DPtpgBarSelRgb_VESA_g_U_n_7),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_19_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] (DPtpgBarSelYuv_601_v_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 (DPtpgBarSelRgb_VESA_g_U_n_9),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2] (DPtpgBarSelYuv_601_v_U_n_7),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_3 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] (DPtpgBarSelYuv_601_v_U_n_11),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 (DPtpgBarSelRgb_VESA_b_U_n_5),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_3 (tpgBarSelYuv_v_U_n_15),
        .\q0_reg[10]_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\q0_reg[10]_1 (DPtpgBarSelYuv_601_v_U_n_19),
        .\q0_reg[10]_2 (DPtpgBarSelYuv_601_v_U_n_21),
        .\q0_reg[10]_3 (DPtpgBarArray_U_n_11),
        .\q0_reg[11]_0 (DPtpgBarSelYuv_601_v_U_n_10),
        .\q0_reg[11]_1 (DPtpgBarArray_U_n_12),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[2]_1 (\q0_reg[2]_1 ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_v_U_n_13),
        .\q0_reg[7]_1 (DPtpgBarSelYuv_601_v_U_n_22),
        .\q0_reg[7]_2 (DPtpgBarArray_U_n_3),
        .\q0_reg[7]_3 (\q0_reg[7]_0 ),
        .\q0_reg[8]_0 ({DPtpgBarSelYuv_601_v_U_n_16,DPtpgBarSelYuv_601_v_U_n_17}),
        .\q0_reg[9]_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[9]_1 (\q0_reg[9] ),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_y_U_n_3),
        .\q0_reg[4]_1 (\q0_reg[4] ),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.DPtpgBarSelYuv_709_u_q0({DPtpgBarSelYuv_709_u_q0[11],DPtpgBarSelYuv_709_u_q0[8],DPtpgBarSelYuv_709_u_q0[1]}),
        .ap_clk(ap_clk),
        .\q0_reg[11]_0 (DPtpgBarArray_U_n_13),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_25),
        .\q0_reg[8]_0 (DPtpgBarArray_U_n_26),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24,\q0_reg[0]_0 }),
        .DPtpgBarSelYuv_709_u_q0({DPtpgBarSelYuv_709_u_q0[8],DPtpgBarSelYuv_709_u_q0[1]}),
        .Q({DPtpgBarSelYuv_709_v_q0[7],DPtpgBarSelYuv_709_v_q0[1]}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2448_state21(ap_predicate_pred2448_state21),
        .ap_predicate_pred2454_state21(ap_predicate_pred2454_state21),
        .ap_predicate_pred2454_state21_reg(DPtpgBarSelYuv_709_v_U_n_16),
        .ap_predicate_pred2461_state21(ap_predicate_pred2461_state21),
        .ap_predicate_pred2461_state21_reg(DPtpgBarSelYuv_709_v_U_n_5),
        .ap_predicate_pred2461_state21_reg_0(DPtpgBarSelYuv_709_v_U_n_6),
        .ap_predicate_pred2461_state21_reg_1(DPtpgBarSelYuv_709_v_U_n_15),
        .\b_2_reg_5277_pp0_iter19_reg_reg[0] (DPtpgBarSelYuv_709_v_U_n_7),
        .data_in({data_in[32:31],data_in[29],data_in[24],data_in[20:19],data_in[16:12]}),
        .\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 (\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] (DPtpgBarSelYuv_709_v_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 (DPtpgBarSelRgb_VESA_g_U_n_7),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 (\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] (DPtpgBarSelYuv_709_v_U_n_9),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] (DPtpgBarSelYuv_709_v_U_n_10),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 (DPtpgBarSelYuv_601_v_U_n_14),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 (DPtpgBarSelRgb_VESA_g_U_n_6),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] (DPtpgBarSelYuv_709_v_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] (DPtpgBarSelYuv_709_v_U_n_12),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] (DPtpgBarSelYuv_709_v_U_n_14),
        .\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_0 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_1 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_2 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_17),
        .\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_13),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] (tpgBarSelRgb_b_U_n_16),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 (b_2_reg_5277_pp0_iter19_reg[0]),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5] (\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 (DPtpgBarSelRgb_VESA_b_U_n_5),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 (tpgBarSelYuv_v_U_n_15),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_v_U_n_11),
        .\q0_reg[8]_0 (DPtpgBarArray_U_n_7),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17,DPtpgBarArray_U_n_18,DPtpgBarArray_U_n_19,DPtpgBarArray_U_n_20,DPtpgBarArray_U_n_21,DPtpgBarArray_U_n_22}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2448_state21(ap_predicate_pred2448_state21),
        .ap_predicate_pred2454_state21(ap_predicate_pred2454_state21),
        .data0({data0[10],data0[4]}),
        .data_in({data_in[10],data_in[8],data_in[6:4],data_in[2:0]}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 (\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 (\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_0 (DPtpgBarSelYuv_601_y_U_n_3),
        .\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_0 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_0 (\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_1 (DPtpgBarSelRgb_VESA_r_U_n_7),
        .\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_2 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_10),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 (tpgBarSelRgb_r_U_n_19),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] (tpgBarSelRgb_r_U_n_12),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_7),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_3 (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_6 (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_7_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4] (tpgBarSelRgb_r_U_n_11),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_4 (tpgBarSelRgb_r_U_n_15),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 (DPtpgBarSelRgb_VESA_r_U_n_8),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 (tpgBarSelRgb_r_U_n_16),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_14),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14_n_3 ),
        .\q0_reg[0]_0 (DPtpgBarSelYuv_709_y_U_n_10),
        .\q0_reg[10]_0 (DPtpgBarSelYuv_709_y_U_n_11),
        .\q0_reg[10]_1 (\q0_reg[10]_1 ),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_709_y_U_n_9),
        .\q0_reg[5]_0 (DPtpgBarArray_U_n_10),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_709_y_U_n_8),
        .\q0_reg[7]_0 (DPtpgBarArray_U_n_9),
        .\q0_reg[8]_0 (DPtpgBarSelYuv_709_y_U_n_12),
        .\q0_reg[9]_0 ({DPtpgBarSelYuv_709_y_q0[9],DPtpgBarSelYuv_709_y_q0[7]}),
        .\rampStart_load_reg_1371_reg[10] ({\rampStart_load_reg_1371_reg[11]_0 [10],\rampStart_load_reg_1371_reg[11]_0 [4],\rampStart_load_reg_1371_reg[11]_0 [2]}),
        .valid_out(valid_out));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(bckgndYUV_full_n),
        .I1(bckgndYUV_write),
        .I2(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1359_reg_5442[0]_i_1 
       (.I0(sub_ln1356_fu_3237_p2[19]),
        .I1(tmp_32_fu_3230_p3),
        .I2(mul_ln1356_reg_5290_reg_n_89),
        .O(add_ln1359_fu_3275_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln1359_reg_5442[1]_i_1 
       (.I0(sub_ln1356_fu_3237_p2[20]),
        .I1(sub_ln1356_fu_3237_p2[19]),
        .I2(tmp_32_fu_3230_p3),
        .I3(mul_ln1356_reg_5290_reg_n_88),
        .O(add_ln1359_fu_3275_p2[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \add_ln1359_reg_5442[2]_i_1 
       (.I0(sub_ln1356_fu_3237_p2[21]),
        .I1(sub_ln1356_fu_3237_p2[20]),
        .I2(sub_ln1356_fu_3237_p2[19]),
        .I3(tmp_32_fu_3230_p3),
        .I4(mul_ln1356_reg_5290_reg_n_87),
        .O(add_ln1359_fu_3275_p2[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \add_ln1359_reg_5442[3]_i_1 
       (.I0(sub_ln1356_fu_3237_p2[22]),
        .I1(sub_ln1356_fu_3237_p2[21]),
        .I2(sub_ln1356_fu_3237_p2[19]),
        .I3(sub_ln1356_fu_3237_p2[20]),
        .I4(tmp_32_fu_3230_p3),
        .I5(mul_ln1356_reg_5290_reg_n_86),
        .O(add_ln1359_fu_3275_p2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_10 
       (.I0(trunc_ln1356_reg_5296_reg_n_94),
        .O(\add_ln1359_reg_5442[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_11 
       (.I0(trunc_ln1356_reg_5296_reg_n_95),
        .O(\add_ln1359_reg_5442[3]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_12 
       (.I0(trunc_ln1356_reg_5296_reg_n_96),
        .O(\add_ln1359_reg_5442[3]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_14 
       (.I0(trunc_ln1356_reg_5296_reg_n_97),
        .O(\add_ln1359_reg_5442[3]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_15 
       (.I0(trunc_ln1356_reg_5296_reg_n_98),
        .O(\add_ln1359_reg_5442[3]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_16 
       (.I0(trunc_ln1356_reg_5296_reg_n_99),
        .O(\add_ln1359_reg_5442[3]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_17 
       (.I0(trunc_ln1356_reg_5296_reg_n_100),
        .O(\add_ln1359_reg_5442[3]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_19 
       (.I0(trunc_ln1356_reg_5296_reg_n_101),
        .O(\add_ln1359_reg_5442[3]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_20 
       (.I0(trunc_ln1356_reg_5296_reg_n_102),
        .O(\add_ln1359_reg_5442[3]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_21 
       (.I0(trunc_ln1356_reg_5296_reg_n_103),
        .O(\add_ln1359_reg_5442[3]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_22 
       (.I0(trunc_ln1356_reg_5296_reg_n_104),
        .O(\add_ln1359_reg_5442[3]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_23 
       (.I0(trunc_ln1356_reg_5296_reg_n_105),
        .O(\add_ln1359_reg_5442[3]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_24 
       (.I0(trunc_ln1356_reg_5296_reg_n_106),
        .O(\add_ln1359_reg_5442[3]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_25 
       (.I0(trunc_ln1356_reg_5296_reg_n_107),
        .O(\add_ln1359_reg_5442[3]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_4 
       (.I0(trunc_ln1356_reg_5296_reg_n_89),
        .O(\add_ln1359_reg_5442[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_5 
       (.I0(trunc_ln1356_reg_5296_reg_n_90),
        .O(\add_ln1359_reg_5442[3]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_6 
       (.I0(trunc_ln1356_reg_5296_reg_n_91),
        .O(\add_ln1359_reg_5442[3]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_7 
       (.I0(trunc_ln1356_reg_5296_reg_n_92),
        .O(\add_ln1359_reg_5442[3]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[3]_i_9 
       (.I0(trunc_ln1356_reg_5296_reg_n_93),
        .O(\add_ln1359_reg_5442[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFC035555)) 
    \add_ln1359_reg_5442[4]_i_1 
       (.I0(mul_ln1356_reg_5290_reg_n_85),
        .I1(sub_ln1356_fu_3237_p2[22]),
        .I2(\add_ln1359_reg_5442[4]_i_3_n_3 ),
        .I3(sub_ln1356_fu_3237_p2[23]),
        .I4(tmp_32_fu_3230_p3),
        .O(add_ln1359_fu_3275_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln1359_reg_5442[4]_i_3 
       (.I0(sub_ln1356_fu_3237_p2[20]),
        .I1(sub_ln1356_fu_3237_p2[19]),
        .I2(sub_ln1356_fu_3237_p2[21]),
        .O(\add_ln1359_reg_5442[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[4]_i_4 
       (.I0(trunc_ln1356_reg_5296_reg_n_85),
        .O(\add_ln1359_reg_5442[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[4]_i_5 
       (.I0(trunc_ln1356_reg_5296_reg_n_86),
        .O(\add_ln1359_reg_5442[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[4]_i_6 
       (.I0(trunc_ln1356_reg_5296_reg_n_87),
        .O(\add_ln1359_reg_5442[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[4]_i_7 
       (.I0(trunc_ln1356_reg_5296_reg_n_88),
        .O(\add_ln1359_reg_5442[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF0660F66)) 
    \add_ln1359_reg_5442[5]_i_1 
       (.I0(mul_ln1356_reg_5290_reg_n_84),
        .I1(mul_ln1356_reg_5290_reg_n_85),
        .I2(sub_ln1356_fu_3237_p2[24]),
        .I3(tmp_32_fu_3230_p3),
        .I4(\add_ln1359_reg_5442[5]_i_2_n_3 ),
        .O(add_ln1359_fu_3275_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \add_ln1359_reg_5442[5]_i_2 
       (.I0(sub_ln1356_fu_3237_p2[22]),
        .I1(sub_ln1356_fu_3237_p2[20]),
        .I2(sub_ln1356_fu_3237_p2[19]),
        .I3(sub_ln1356_fu_3237_p2[21]),
        .I4(sub_ln1356_fu_3237_p2[23]),
        .O(\add_ln1359_reg_5442[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FF6A6AFF006A6A)) 
    \add_ln1359_reg_5442[6]_i_1 
       (.I0(mul_ln1356_reg_5290_reg_n_83),
        .I1(mul_ln1356_reg_5290_reg_n_84),
        .I2(mul_ln1356_reg_5290_reg_n_85),
        .I3(sub_ln1356_fu_3237_p2[25]),
        .I4(tmp_32_fu_3230_p3),
        .I5(\add_ln1359_reg_5442[7]_i_4_n_3 ),
        .O(add_ln1359_fu_3275_p2[6]));
  LUT6 #(
    .INIT(64'hF066F066F0660F66)) 
    \add_ln1359_reg_5442[7]_i_1 
       (.I0(mul_ln1356_reg_5290_reg_n_82),
        .I1(\add_ln1359_reg_5442[7]_i_2_n_3 ),
        .I2(sub_ln1356_fu_3237_p2[26]),
        .I3(tmp_32_fu_3230_p3),
        .I4(sub_ln1356_fu_3237_p2[25]),
        .I5(\add_ln1359_reg_5442[7]_i_4_n_3 ),
        .O(add_ln1359_fu_3275_p2[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln1359_reg_5442[7]_i_2 
       (.I0(mul_ln1356_reg_5290_reg_n_84),
        .I1(mul_ln1356_reg_5290_reg_n_85),
        .I2(mul_ln1356_reg_5290_reg_n_83),
        .O(\add_ln1359_reg_5442[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \add_ln1359_reg_5442[7]_i_4 
       (.I0(sub_ln1356_fu_3237_p2[24]),
        .I1(sub_ln1356_fu_3237_p2[23]),
        .I2(sub_ln1356_fu_3237_p2[21]),
        .I3(sub_ln1356_fu_3237_p2[19]),
        .I4(sub_ln1356_fu_3237_p2[20]),
        .I5(sub_ln1356_fu_3237_p2[22]),
        .O(\add_ln1359_reg_5442[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[7]_i_5 
       (.I0(trunc_ln1356_reg_5296_reg_n_82),
        .O(\add_ln1359_reg_5442[7]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[7]_i_6 
       (.I0(trunc_ln1356_reg_5296_reg_n_83),
        .O(\add_ln1359_reg_5442[7]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1359_reg_5442[7]_i_7 
       (.I0(trunc_ln1356_reg_5296_reg_n_84),
        .O(\add_ln1359_reg_5442[7]_i_7_n_3 ));
  FDRE \add_ln1359_reg_5442_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[0]),
        .Q(add_ln1359_reg_5442[0]),
        .R(1'b0));
  FDRE \add_ln1359_reg_5442_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[1]),
        .Q(add_ln1359_reg_5442[1]),
        .R(1'b0));
  FDRE \add_ln1359_reg_5442_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[2]),
        .Q(add_ln1359_reg_5442[2]),
        .R(1'b0));
  FDRE \add_ln1359_reg_5442_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[3]),
        .Q(add_ln1359_reg_5442[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[3]_i_13 
       (.CI(\add_ln1359_reg_5442_reg[3]_i_18_n_3 ),
        .CO({\add_ln1359_reg_5442_reg[3]_i_13_n_3 ,\add_ln1359_reg_5442_reg[3]_i_13_n_4 ,\add_ln1359_reg_5442_reg[3]_i_13_n_5 ,\add_ln1359_reg_5442_reg[3]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1359_reg_5442_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\add_ln1359_reg_5442[3]_i_19_n_3 ,\add_ln1359_reg_5442[3]_i_20_n_3 ,\add_ln1359_reg_5442[3]_i_21_n_3 ,\add_ln1359_reg_5442[3]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[3]_i_18 
       (.CI(1'b0),
        .CO({\add_ln1359_reg_5442_reg[3]_i_18_n_3 ,\add_ln1359_reg_5442_reg[3]_i_18_n_4 ,\add_ln1359_reg_5442_reg[3]_i_18_n_5 ,\add_ln1359_reg_5442_reg[3]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_add_ln1359_reg_5442_reg[3]_i_18_O_UNCONNECTED [3:0]),
        .S({\add_ln1359_reg_5442[3]_i_23_n_3 ,\add_ln1359_reg_5442[3]_i_24_n_3 ,\add_ln1359_reg_5442[3]_i_25_n_3 ,trunc_ln1356_reg_5296_reg_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[3]_i_2 
       (.CI(\add_ln1359_reg_5442_reg[3]_i_3_n_3 ),
        .CO({\add_ln1359_reg_5442_reg[3]_i_2_n_3 ,\add_ln1359_reg_5442_reg[3]_i_2_n_4 ,\add_ln1359_reg_5442_reg[3]_i_2_n_5 ,\add_ln1359_reg_5442_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1356_fu_3237_p2[19],\NLW_add_ln1359_reg_5442_reg[3]_i_2_O_UNCONNECTED [2:0]}),
        .S({\add_ln1359_reg_5442[3]_i_4_n_3 ,\add_ln1359_reg_5442[3]_i_5_n_3 ,\add_ln1359_reg_5442[3]_i_6_n_3 ,\add_ln1359_reg_5442[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[3]_i_3 
       (.CI(\add_ln1359_reg_5442_reg[3]_i_8_n_3 ),
        .CO({\add_ln1359_reg_5442_reg[3]_i_3_n_3 ,\add_ln1359_reg_5442_reg[3]_i_3_n_4 ,\add_ln1359_reg_5442_reg[3]_i_3_n_5 ,\add_ln1359_reg_5442_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1359_reg_5442_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln1359_reg_5442[3]_i_9_n_3 ,\add_ln1359_reg_5442[3]_i_10_n_3 ,\add_ln1359_reg_5442[3]_i_11_n_3 ,\add_ln1359_reg_5442[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[3]_i_8 
       (.CI(\add_ln1359_reg_5442_reg[3]_i_13_n_3 ),
        .CO({\add_ln1359_reg_5442_reg[3]_i_8_n_3 ,\add_ln1359_reg_5442_reg[3]_i_8_n_4 ,\add_ln1359_reg_5442_reg[3]_i_8_n_5 ,\add_ln1359_reg_5442_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1359_reg_5442_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\add_ln1359_reg_5442[3]_i_14_n_3 ,\add_ln1359_reg_5442[3]_i_15_n_3 ,\add_ln1359_reg_5442[3]_i_16_n_3 ,\add_ln1359_reg_5442[3]_i_17_n_3 }));
  FDRE \add_ln1359_reg_5442_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[4]),
        .Q(add_ln1359_reg_5442[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[4]_i_2 
       (.CI(\add_ln1359_reg_5442_reg[3]_i_2_n_3 ),
        .CO({\add_ln1359_reg_5442_reg[4]_i_2_n_3 ,\add_ln1359_reg_5442_reg[4]_i_2_n_4 ,\add_ln1359_reg_5442_reg[4]_i_2_n_5 ,\add_ln1359_reg_5442_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1356_fu_3237_p2[23:20]),
        .S({\add_ln1359_reg_5442[4]_i_4_n_3 ,\add_ln1359_reg_5442[4]_i_5_n_3 ,\add_ln1359_reg_5442[4]_i_6_n_3 ,\add_ln1359_reg_5442[4]_i_7_n_3 }));
  FDRE \add_ln1359_reg_5442_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[5]),
        .Q(add_ln1359_reg_5442[5]),
        .R(1'b0));
  FDRE \add_ln1359_reg_5442_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[6]),
        .Q(add_ln1359_reg_5442[6]),
        .R(1'b0));
  FDRE \add_ln1359_reg_5442_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln1359_fu_3275_p2[7]),
        .Q(add_ln1359_reg_5442[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1359_reg_5442_reg[7]_i_3 
       (.CI(\add_ln1359_reg_5442_reg[4]_i_2_n_3 ),
        .CO({\NLW_add_ln1359_reg_5442_reg[7]_i_3_CO_UNCONNECTED [3:2],\add_ln1359_reg_5442_reg[7]_i_3_n_5 ,\add_ln1359_reg_5442_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1359_reg_5442_reg[7]_i_3_O_UNCONNECTED [3],sub_ln1356_fu_3237_p2[26:24]}),
        .S({1'b0,\add_ln1359_reg_5442[7]_i_5_n_3 ,\add_ln1359_reg_5442[7]_i_6_n_3 ,\add_ln1359_reg_5442[7]_i_7_n_3 }));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[0]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[10]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[1]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[2]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[3]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[4]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[5]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[6]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[7]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[8]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987[9]),
        .Q(add_ln549_1_reg_4987_pp0_iter1_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[0]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[10]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[1]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[2]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[3]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[4]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[5]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[6]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[7]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[8]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_1_reg_4987_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln549_1_reg_4987_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[9]),
        .Q(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[9]_srl7_n_3 ));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[0]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[10]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[1]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[2]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[3]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[5]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[6]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[7]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[8]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_1_reg_4987_pp0_iter8_reg_reg[9]_srl7_n_3 ),
        .Q(add_ln549_1_reg_4987_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[0]),
        .Q(add_ln549_1_reg_4987[0]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(add_ln549_1_reg_4987[10]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_fu_1633_p2[1]),
        .Q(add_ln549_1_reg_4987[1]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_fu_1633_p2[2]),
        .Q(add_ln549_1_reg_4987[2]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_fu_1633_p2[3]),
        .Q(add_ln549_1_reg_4987[3]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(add_ln549_1_reg_4987[4]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(add_ln549_1_reg_4987[5]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(add_ln549_1_reg_4987[6]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(add_ln549_1_reg_4987[7]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(add_ln549_1_reg_4987[8]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_4987_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(add_ln549_1_reg_4987[9]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[10]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[1]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[2]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[3]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[4]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[5]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[6]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[7]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[8]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981[9]),
        .Q(add_ln549_reg_4981_pp0_iter1_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[10]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[1]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[2]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[3]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[4]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[5]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[6]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[7]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[8]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/add_ln549_reg_4981_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln549_reg_4981_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[9]),
        .Q(\add_ln549_reg_4981_pp0_iter8_reg_reg[9]_srl7_n_3 ));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[10]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[1]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[2]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[3]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[5]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[6]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[7]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[8]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln549_reg_4981_pp0_iter8_reg_reg[9]_srl7_n_3 ),
        .Q(add_ln549_reg_4981_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(add_ln549_reg_4981[10]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[1]),
        .Q(add_ln549_reg_4981[1]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_fu_1627_p2[2]),
        .Q(add_ln549_reg_4981[2]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_fu_1627_p2[3]),
        .Q(add_ln549_reg_4981[3]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(add_ln549_reg_4981[4]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(add_ln549_reg_4981[5]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(add_ln549_reg_4981[6]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(add_ln549_reg_4981[7]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(add_ln549_reg_4981[8]),
        .R(1'b0));
  FDRE \add_ln549_reg_4981_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(add_ln549_reg_4981[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U34
       (.B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,trunc_ln565_11_fu_1617_p1}),
        .P(d),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1337_reg_5031_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln1337_fu_1789_p2),
        .Q(\and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1337_reg_5031_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1337_reg_5031_pp0_iter2_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1337_reg_5031_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1386_reg_5062_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_52_in),
        .Q(\and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14_i_1 
       (.I0(icmp_ln1072_reg_4971),
        .I1(icmp_ln1386_fu_2027_p2),
        .O(p_52_in));
  FDRE \and_ln1386_reg_5062_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1386_reg_5062_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(and_ln1386_reg_5062_pp0_iter15_reg),
        .R(1'b0));
  FDRE \and_ln1449_reg_5015_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_46_in),
        .Q(and_ln1449_reg_5015),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1568_reg_5043_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_45_in),
        .Q(\and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14_i_1 
       (.I0(icmp_ln1072_reg_4971),
        .I1(icmp_ln1568_fu_1859_p2),
        .O(p_45_in));
  FDRE \and_ln1568_reg_5043_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1568_reg_5043_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(and_ln1568_reg_5043_pp0_iter15_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1751_reg_5039_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_50_in),
        .Q(\and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14_i_1 
       (.I0(icmp_ln1072_reg_4971),
        .I1(\yCount_1[5]_i_4_n_3 ),
        .O(p_50_in));
  FDRE \and_ln1751_reg_5039_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1751_reg_5039_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(and_ln1751_reg_5039_pp0_iter15_reg),
        .R(1'b0));
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/ap_loop_exit_ready_pp0_iter19_reg_reg_srl19 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter19_reg_reg_srl19
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter20_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_3),
        .Q(ap_loop_exit_ready_pp0_iter20_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[9]),
        .D(ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[10]),
        .D(ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[11]),
        .D(ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[12]),
        .D(ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[13]),
        .D(ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[14]),
        .D(ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[15]),
        .D(ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[16]),
        .D(ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[17]),
        .D(ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred618_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[18]),
        .I1(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred618_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred609_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred609_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred600_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred600_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred591_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred591_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred582_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred582_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred573_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred573_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]_i_1 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .I1(ap_predicate_pred568_state19),
        .I2(ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436),
        .O(\ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(\ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[18]),
        .D(ap_predicate_pred568_state19),
        .Q(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436[1]),
        .R(\ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480[0]_i_2 
       (.I0(ap_predicate_pred2595_state21_i_3_n_3),
        .I1(ap_predicate_pred2632_state21_reg_0[1]),
        .I2(ap_predicate_pred2632_state21_reg_0[0]),
        .I3(ap_predicate_pred2632_state21_reg_0[6]),
        .I4(ap_predicate_pred2632_state21_reg_0[7]),
        .O(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_phi_reg_pp0_iter2_hHatch_reg_1414[0]_i_2 
       (.I0(\xCount_4_0[9]_i_5_n_3 ),
        .I1(\icmp_ln565_reg_4944_reg_n_3_[0] ),
        .I2(\icmp_ln1473_reg_5019_reg_n_3_[0] ),
        .I3(icmp_ln1072_reg_4971),
        .I4(frp_pipeline_valid_U_valid_out[1]),
        .O(\ap_phi_reg_pp0_iter2_hHatch_reg_1414[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_1717_n_3),
        .Q(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447_reg_n_3_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[2]),
        .I2(icmp_ln565_reg_4944_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .I4(vHatch),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_2 
       (.I0(\xCount_4_0[9]_i_5_n_3 ),
        .I1(ap_predicate_pred2632_state21_reg_0[0]),
        .I2(ap_predicate_pred2510_state21_i_2_n_3),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA03AA00AA00AA)) 
    \ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436_reg_n_3_[0] ),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .I2(vHatch),
        .I3(frp_pipeline_valid_U_valid_out[2]),
        .I4(icmp_ln565_reg_4944_pp0_iter1_reg),
        .I5(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[3]),
        .D(\ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436_reg_n_3_[0] ),
        .Q(ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[4]),
        .D(ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[5]),
        .D(ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[7]),
        .D(ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[8]),
        .D(ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436),
        .Q(ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1790_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_761_reg[5] ),
        .O(p_0_in25_in));
  FDRE ap_predicate_pred1790_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in25_in),
        .Q(ap_predicate_pred1790_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2081_state20_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2334_state21_i_2_n_3),
        .O(p_0_in9_in));
  FDRE ap_predicate_pred2081_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in9_in),
        .Q(ap_predicate_pred2081_state20),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2087_state20_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_761_reg[5] ),
        .O(p_0_in11_in));
  FDRE ap_predicate_pred2087_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in11_in),
        .Q(ap_predicate_pred2087_state20),
        .R(1'b0));
  FDRE ap_predicate_pred2118_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp2_i236_reg_1295),
        .Q(ap_predicate_pred2118_state20),
        .R(ap_predicate_pred2354_state18_reg_0));
  FDRE ap_predicate_pred2122_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2161_state20_i_1_n_3),
        .Q(ap_predicate_pred2122_state20),
        .R(ap_predicate_pred2354_state18_reg_0));
  FDRE ap_predicate_pred2143_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp2_i236_reg_1295),
        .Q(ap_predicate_pred2143_state20),
        .R(ap_predicate_pred2302_state18_reg_0));
  FDRE ap_predicate_pred2147_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2161_state20_i_1_n_3),
        .Q(ap_predicate_pred2147_state20),
        .R(ap_predicate_pred2302_state18_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_predicate_pred2156_state20_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_761_reg[5] ),
        .O(ap_predicate_pred2156_state20_i_1_n_3));
  FDRE ap_predicate_pred2156_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2156_state20_i_1_n_3),
        .Q(ap_predicate_pred2156_state20),
        .R(1'b0));
  FDRE ap_predicate_pred2157_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cmp2_i236_reg_1295),
        .Q(ap_predicate_pred2157_state20),
        .R(ap_predicate_pred2243_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred2161_state20_i_1
       (.I0(cmp2_i236_reg_1295),
        .O(ap_predicate_pred2161_state20_i_1_n_3));
  FDRE ap_predicate_pred2161_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2161_state20_i_1_n_3),
        .Q(ap_predicate_pred2161_state20),
        .R(ap_predicate_pred2243_state19_reg_0));
  FDRE ap_predicate_pred2169_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2582_state21_i_1_n_3),
        .Q(ap_predicate_pred2169_state21),
        .R(ap_predicate_pred2174_state21_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred2174_state21_i_1
       (.I0(ap_predicate_pred2595_state21_i_1_n_3),
        .O(ap_predicate_pred2174_state21_i_1_n_3));
  FDRE ap_predicate_pred2174_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2595_state21_i_2_n_3),
        .Q(ap_predicate_pred2174_state21),
        .R(ap_predicate_pred2174_state21_i_1_n_3));
  FDRE ap_predicate_pred2179_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2608_state21_i_1_n_3),
        .Q(ap_predicate_pred2179_state21),
        .R(ap_predicate_pred2174_state21_i_1_n_3));
  FDRE ap_predicate_pred2184_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2620_state21_i_1_n_3),
        .Q(ap_predicate_pred2184_state21),
        .R(ap_predicate_pred2174_state21_i_1_n_3));
  FDRE ap_predicate_pred2189_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2632_state21_i_1_n_3),
        .Q(ap_predicate_pred2189_state21),
        .R(ap_predicate_pred2174_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2196_state21_i_1
       (.I0(ap_predicate_pred2196_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[0]),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_predicate_pred2196_state21_i_2
       (.I0(ap_predicate_pred2483_state21_reg_0[5]),
        .I1(ap_predicate_pred2483_state21_reg_0[7]),
        .I2(ap_predicate_pred2483_state21_reg_0[6]),
        .I3(ap_predicate_pred2483_state21_reg_0[4]),
        .I4(ap_predicate_pred2483_state21_reg_0[2]),
        .I5(ap_predicate_pred2483_state21_reg_0[3]),
        .O(ap_predicate_pred2196_state21_i_2_n_3));
  FDRE ap_predicate_pred2196_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ap_predicate_pred2196_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_predicate_pred2212_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2196_state21_i_2_n_3),
        .O(p_0_in43_in));
  FDRE ap_predicate_pred2212_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in43_in),
        .Q(ap_predicate_pred2212_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred2216_state20_i_1
       (.I0(ap_predicate_pred2196_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(icmp_ln1072_reg_4971_pp0_iter17_reg),
        .I4(icmp_ln1095_reg_5035_pp0_iter17_reg),
        .O(ap_predicate_pred2216_state200));
  FDRE ap_predicate_pred2216_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2216_state200),
        .Q(ap_predicate_pred2216_state20),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ap_predicate_pred2222_state20_i_1
       (.I0(icmp_ln1095_reg_5035_pp0_iter17_reg),
        .I1(ap_predicate_pred2196_state21_i_2_n_3),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .I3(ap_predicate_pred2483_state21_reg_0[0]),
        .O(ap_predicate_pred2222_state200));
  FDRE ap_predicate_pred2222_state20_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2222_state200),
        .Q(ap_predicate_pred2222_state20),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred2243_state19_i_2
       (.I0(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .I1(icmp_ln1250_reg_5070_pp0_iter16_reg),
        .O(ap_predicate_pred2243_state19_i_2_n_3));
  FDRE ap_predicate_pred2243_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2243_state19_i_2_n_3),
        .Q(ap_predicate_pred2243_state19),
        .R(ap_predicate_pred2243_state19_reg_0));
  FDRE ap_predicate_pred2249_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .Q(ap_predicate_pred2249_state19),
        .R(ap_predicate_pred2243_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_predicate_pred2268_state6_i_1
       (.I0(\bckgndId_read_reg_761_reg[5] ),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(and_ln1337_reg_5031_pp0_iter3_reg),
        .I4(icmp_ln1746_reg_4993_pp0_iter3_reg),
        .O(ap_predicate_pred2268_state60));
  FDRE ap_predicate_pred2268_state6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2268_state60),
        .Q(ap_predicate_pred2268_state6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ap_predicate_pred2274_state6_i_1
       (.I0(icmp_ln1746_reg_4993_pp0_iter3_reg),
        .I1(\bckgndId_read_reg_761_reg[5] ),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .I3(ap_predicate_pred2483_state21_reg_0[0]),
        .O(ap_predicate_pred2274_state60));
  FDRE ap_predicate_pred2274_state6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2274_state60),
        .Q(ap_predicate_pred2274_state6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_predicate_pred2292_state18_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I1(p_0_in11_in),
        .O(ap_predicate_pred2292_state180));
  FDRE ap_predicate_pred2292_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2292_state180),
        .Q(ap_predicate_pred2292_state18),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ap_predicate_pred2296_state18_i_1
       (.I0(p_0_in11_in),
        .I1(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I2(and_ln1386_reg_5062_pp0_iter15_reg),
        .I3(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .O(ap_predicate_pred2296_state180));
  FDRE ap_predicate_pred2296_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2296_state180),
        .Q(ap_predicate_pred2296_state18),
        .R(1'b0));
  FDRE ap_predicate_pred2302_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .Q(ap_predicate_pred2302_state18),
        .R(ap_predicate_pred2302_state18_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred2318_state18_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I1(icmp_ln1405_reg_5066_pp0_iter15_reg),
        .O(ap_predicate_pred2318_state18_i_1_n_3));
  FDRE ap_predicate_pred2318_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2318_state18_i_1_n_3),
        .Q(ap_predicate_pred2318_state18),
        .R(ap_predicate_pred2302_state18_reg_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2334_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2334_state21_i_2_n_3),
        .O(ap_predicate_pred2334_state21_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ap_predicate_pred2334_state21_i_2
       (.I0(ap_predicate_pred2483_state21_reg_0[2]),
        .I1(ap_predicate_pred2483_state21_reg_0[4]),
        .I2(ap_predicate_pred2483_state21_reg_0[6]),
        .I3(ap_predicate_pred2483_state21_reg_0[7]),
        .I4(ap_predicate_pred2483_state21_reg_0[5]),
        .I5(ap_predicate_pred2483_state21_reg_0[3]),
        .O(ap_predicate_pred2334_state21_i_2_n_3));
  FDRE ap_predicate_pred2334_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2334_state21_i_1_n_3),
        .Q(ap_predicate_pred2334_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_predicate_pred2344_state18_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I1(p_0_in9_in),
        .O(ap_predicate_pred2344_state180));
  FDRE ap_predicate_pred2344_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2344_state180),
        .Q(ap_predicate_pred2344_state18),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ap_predicate_pred2348_state18_i_1
       (.I0(p_0_in9_in),
        .I1(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I2(and_ln1568_reg_5043_pp0_iter15_reg),
        .I3(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .O(ap_predicate_pred2348_state180));
  FDRE ap_predicate_pred2348_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2348_state180),
        .Q(ap_predicate_pred2348_state18),
        .R(1'b0));
  FDRE ap_predicate_pred2354_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .Q(ap_predicate_pred2354_state18),
        .R(ap_predicate_pred2354_state18_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred2368_state18_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I1(icmp_ln1586_reg_5047_pp0_iter15_reg),
        .O(ap_predicate_pred2368_state18_i_1_n_3));
  FDRE ap_predicate_pred2368_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2368_state18_i_1_n_3),
        .Q(ap_predicate_pred2368_state18),
        .R(ap_predicate_pred2354_state18_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2384_state21_i_1
       (.I0(ap_predicate_pred2384_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[0]),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .O(ap_predicate_pred2384_state21_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ap_predicate_pred2384_state21_i_2
       (.I0(ap_predicate_pred2483_state21_reg_0[6]),
        .I1(ap_predicate_pred2483_state21_reg_0[7]),
        .I2(ap_predicate_pred2483_state21_reg_0[5]),
        .I3(ap_predicate_pred2483_state21_reg_0[4]),
        .I4(ap_predicate_pred2483_state21_reg_0[3]),
        .I5(ap_predicate_pred2483_state21_reg_0[2]),
        .O(ap_predicate_pred2384_state21_i_2_n_3));
  FDRE ap_predicate_pred2384_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2384_state21_i_1_n_3),
        .Q(ap_predicate_pred2384_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ap_predicate_pred2398_state18_i_1
       (.I0(ap_predicate_pred2398_state18_i_2_n_3),
        .I1(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I2(and_ln1751_reg_5039_pp0_iter15_reg),
        .I3(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .O(ap_predicate_pred2398_state180));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ap_predicate_pred2398_state18_i_2
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2384_state21_i_2_n_3),
        .O(ap_predicate_pred2398_state18_i_2_n_3));
  FDRE ap_predicate_pred2398_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2398_state180),
        .Q(ap_predicate_pred2398_state18),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred2404_state18_i_1
       (.I0(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2404_state180));
  FDRE ap_predicate_pred2404_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2404_state180),
        .Q(ap_predicate_pred2404_state18),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred2423_state18_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2423_state180));
  FDRE ap_predicate_pred2423_state18_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2423_state180),
        .Q(ap_predicate_pred2423_state18),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred2448_state21_i_1
       (.I0(cmp121_i_reg_5001_pp0_iter18_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .I2(cmp2_i236_reg_1295),
        .O(ap_predicate_pred2448_state210));
  FDRE ap_predicate_pred2448_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2448_state210),
        .Q(ap_predicate_pred2448_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_predicate_pred2454_state21_i_1
       (.I0(cmp121_i_reg_5001_pp0_iter18_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .I2(cmp2_i236_reg_1295),
        .O(ap_predicate_pred2454_state210));
  FDRE ap_predicate_pred2454_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2454_state210),
        .Q(ap_predicate_pred2454_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2461_state21_i_1
       (.I0(cmp54_i_reg_4997_pp0_iter18_reg),
        .I1(cmp2_i236_reg_1295),
        .I2(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2461_state210));
  FDRE ap_predicate_pred2461_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2461_state210),
        .Q(ap_predicate_pred2461_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2468_state21_i_1
       (.I0(cmp54_i_reg_4997_pp0_iter18_reg),
        .I1(cmp2_i236_reg_1295),
        .I2(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2468_state210));
  FDRE ap_predicate_pred2468_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2468_state210),
        .Q(ap_predicate_pred2468_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2475_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2384_state21_i_2_n_3),
        .O(ap_predicate_pred2475_state21_i_1_n_3));
  FDRE ap_predicate_pred2475_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2475_state21_i_1_n_3),
        .Q(ap_predicate_pred2475_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred2483_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2384_state21_i_2_n_3),
        .O(ap_predicate_pred2483_state21_i_1_n_3));
  FDRE ap_predicate_pred2483_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2483_state21_i_1_n_3),
        .Q(ap_predicate_pred2483_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_predicate_pred2500_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2334_state21_i_2_n_3),
        .O(ap_predicate_pred2500_state21_i_1_n_3));
  FDRE ap_predicate_pred2500_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2500_state21_i_1_n_3),
        .Q(ap_predicate_pred2500_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000100010101000)) 
    ap_predicate_pred2510_state21_i_1
       (.I0(ap_predicate_pred2334_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(ap_predicate_pred2632_state21_reg_0[0]),
        .I4(ap_predicate_pred2510_state21_i_2_n_3),
        .I5(trunc_ln565_2_reg_4948_pp0_iter18_reg),
        .O(ap_predicate_pred2510_state210));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_predicate_pred2510_state21_i_2
       (.I0(ap_predicate_pred2510_state21_i_3_n_3),
        .I1(ap_predicate_pred2632_state21_reg_0[1]),
        .I2(ap_predicate_pred2632_state21_reg_0[2]),
        .I3(ap_predicate_pred2632_state21_reg_0[5]),
        .I4(ap_predicate_pred2632_state21_reg_0[3]),
        .I5(ap_predicate_pred2632_state21_reg_0[4]),
        .O(ap_predicate_pred2510_state21_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_predicate_pred2510_state21_i_3
       (.I0(ap_predicate_pred2632_state21_reg_0[6]),
        .I1(ap_predicate_pred2632_state21_reg_0[7]),
        .O(ap_predicate_pred2510_state21_i_3_n_3));
  FDRE ap_predicate_pred2510_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2510_state210),
        .Q(ap_predicate_pred2510_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ap_predicate_pred2519_state21_i_1
       (.I0(ap_predicate_pred2334_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(ap_predicate_pred2510_state21_i_2_n_3),
        .I4(trunc_ln565_2_reg_4948_pp0_iter18_reg),
        .O(ap_predicate_pred2519_state210));
  FDRE ap_predicate_pred2519_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2519_state210),
        .Q(ap_predicate_pred2519_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2528_state21_i_1
       (.I0(or_ln1494_reg_5074_pp0_iter18_reg),
        .I1(\xCount_4_0[9]_i_5_n_3 ),
        .I2(ap_predicate_pred2595_state21_i_1_n_3),
        .O(ap_predicate_pred2528_state21_i_1_n_3));
  FDRE ap_predicate_pred2528_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2528_state21_i_1_n_3),
        .Q(ap_predicate_pred2528_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_predicate_pred2534_state21_i_1
       (.I0(or_ln1494_reg_5074_pp0_iter18_reg),
        .I1(ap_predicate_pred2595_state21_i_1_n_3),
        .I2(\xCount_4_0[9]_i_5_n_3 ),
        .O(ap_predicate_pred2534_state21_i_1_n_3));
  FDRE ap_predicate_pred2534_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2534_state21_i_1_n_3),
        .Q(ap_predicate_pred2534_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2542_state21_i_1
       (.I0(or_ln1494_reg_5074_pp0_iter18_reg),
        .I1(\xCount_4_0[9]_i_5_n_3 ),
        .I2(ap_predicate_pred2595_state21_i_1_n_3),
        .O(ap_predicate_pred2542_state210));
  FDRE ap_predicate_pred2542_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2542_state210),
        .Q(ap_predicate_pred2542_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_predicate_pred2548_state21_i_1
       (.I0(or_ln1494_reg_5074_pp0_iter18_reg),
        .I1(ap_predicate_pred2595_state21_i_1_n_3),
        .I2(\xCount_4_0[9]_i_5_n_3 ),
        .O(ap_predicate_pred2548_state210));
  FDRE ap_predicate_pred2548_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2548_state210),
        .Q(ap_predicate_pred2548_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred2582_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_761_reg[5] ),
        .O(ap_predicate_pred2582_state21_i_1_n_3));
  FDRE ap_predicate_pred2582_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2582_state21_i_1_n_3),
        .Q(ap_predicate_pred2582_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ap_predicate_pred2595_state21_i_1
       (.I0(ap_predicate_pred2632_state21_reg_0[0]),
        .I1(ap_predicate_pred2595_state21_i_3_n_3),
        .I2(ap_predicate_pred2632_state21_reg_0[1]),
        .I3(ap_predicate_pred2632_state21_reg_0[7]),
        .I4(ap_predicate_pred2632_state21_reg_0[6]),
        .O(ap_predicate_pred2595_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_predicate_pred2595_state21_i_2
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2595_state21_i_4_n_3),
        .O(ap_predicate_pred2595_state21_i_2_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ap_predicate_pred2595_state21_i_3
       (.I0(ap_predicate_pred2632_state21_reg_0[4]),
        .I1(ap_predicate_pred2632_state21_reg_0[3]),
        .I2(ap_predicate_pred2632_state21_reg_0[5]),
        .I3(ap_predicate_pred2632_state21_reg_0[2]),
        .O(ap_predicate_pred2595_state21_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ap_predicate_pred2595_state21_i_4
       (.I0(ap_predicate_pred2483_state21_reg_0[3]),
        .I1(ap_predicate_pred2483_state21_reg_0[2]),
        .I2(ap_predicate_pred2483_state21_reg_0[4]),
        .I3(ap_predicate_pred2483_state21_reg_0[6]),
        .I4(ap_predicate_pred2483_state21_reg_0[7]),
        .I5(ap_predicate_pred2483_state21_reg_0[5]),
        .O(ap_predicate_pred2595_state21_i_4_n_3));
  FDRE ap_predicate_pred2595_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2595_state21_i_2_n_3),
        .Q(ap_predicate_pred2595_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred2608_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2595_state21_i_4_n_3),
        .O(ap_predicate_pred2608_state21_i_1_n_3));
  FDRE ap_predicate_pred2608_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2608_state21_i_1_n_3),
        .Q(ap_predicate_pred2608_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_predicate_pred2620_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2595_state21_i_4_n_3),
        .O(ap_predicate_pred2620_state21_i_1_n_3));
  FDRE ap_predicate_pred2620_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2620_state21_i_1_n_3),
        .Q(ap_predicate_pred2620_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred2632_state21_i_1
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2595_state21_i_4_n_3),
        .O(ap_predicate_pred2632_state21_i_1_n_3));
  FDRE ap_predicate_pred2632_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2632_state21_i_1_n_3),
        .Q(ap_predicate_pred2632_state21),
        .R(ap_predicate_pred2595_state21_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_predicate_pred2645_state21_i_1
       (.I0(ap_predicate_pred2196_state21_i_2_n_3),
        .I1(ap_predicate_pred2483_state21_reg_0[0]),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .O(ap_predicate_pred2645_state21_i_1_n_3));
  FDRE ap_predicate_pred2645_state21_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2645_state21_i_1_n_3),
        .Q(ap_predicate_pred2645_state21),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ap_predicate_pred2757_state5_i_1
       (.I0(icmp_ln1746_reg_4993_pp0_iter2_reg),
        .I1(\bckgndId_read_reg_761_reg[5] ),
        .I2(ap_predicate_pred2483_state21_reg_0[1]),
        .I3(ap_predicate_pred2483_state21_reg_0[0]),
        .O(ap_predicate_pred2757_state50));
  FDRE ap_predicate_pred2757_state5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2757_state50),
        .Q(ap_predicate_pred2757_state5),
        .R(1'b0));
  FDRE ap_predicate_pred2766_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter14_reg),
        .Q(ap_predicate_pred2766_state17),
        .R(ap_predicate_pred2302_state18_reg_0));
  FDRE ap_predicate_pred2810_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter14_reg),
        .Q(ap_predicate_pred2810_state17),
        .R(ap_predicate_pred2302_state18_reg_0));
  FDRE ap_predicate_pred2871_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter14_reg),
        .Q(ap_predicate_pred2871_state17),
        .R(ap_predicate_pred2354_state18_reg_0));
  FDRE ap_predicate_pred2913_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter14_reg),
        .Q(ap_predicate_pred2913_state17),
        .R(ap_predicate_pred2354_state18_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred2929_state17_i_1
       (.I0(icmp_ln1072_reg_4971_pp0_iter14_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2929_state170));
  FDRE ap_predicate_pred2929_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2929_state170),
        .Q(ap_predicate_pred2929_state17),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred2967_state17_i_1
       (.I0(icmp_ln1746_reg_4993_pp0_iter14_reg),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .O(ap_predicate_pred2967_state170));
  FDRE ap_predicate_pred2967_state17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2967_state170),
        .Q(ap_predicate_pred2967_state17),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ap_predicate_pred568_state19_i_1
       (.I0(\icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I1(ap_predicate_pred2510_state21_i_2_n_3),
        .I2(\xCount_4_0[9]_i_5_n_3 ),
        .I3(or_ln1494_reg_5074_pp0_iter16_reg),
        .O(ap_predicate_pred568_state190));
  FDRE ap_predicate_pred568_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred568_state190),
        .Q(ap_predicate_pred568_state19),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_predicate_pred573_state19_i_1
       (.I0(\icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I1(ap_predicate_pred2510_state21_i_2_n_3),
        .I2(\xCount_4_0[9]_i_5_n_3 ),
        .I3(or_ln1494_reg_5074_pp0_iter16_reg),
        .O(ap_predicate_pred573_state190));
  FDRE ap_predicate_pred573_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred573_state190),
        .Q(ap_predicate_pred573_state19),
        .R(1'b0));
  FDRE ap_predicate_pred582_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2582_state21_i_1_n_3),
        .Q(ap_predicate_pred582_state19),
        .R(ap_predicate_pred618_state19_i_1_n_3));
  FDRE ap_predicate_pred591_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2595_state21_i_2_n_3),
        .Q(ap_predicate_pred591_state19),
        .R(ap_predicate_pred618_state19_i_1_n_3));
  FDRE ap_predicate_pred600_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2608_state21_i_1_n_3),
        .Q(ap_predicate_pred600_state19),
        .R(ap_predicate_pred618_state19_i_1_n_3));
  FDRE ap_predicate_pred609_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2620_state21_i_1_n_3),
        .Q(ap_predicate_pred609_state19),
        .R(ap_predicate_pred618_state19_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ap_predicate_pred618_state19_i_1
       (.I0(\icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0_n_3 ),
        .I1(ap_predicate_pred2510_state21_i_2_n_3),
        .O(ap_predicate_pred618_state19_i_1_n_3));
  FDRE ap_predicate_pred618_state19_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred2632_state21_i_1_n_3),
        .Q(ap_predicate_pred618_state19),
        .R(ap_predicate_pred618_state19_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \bSerie[27]_i_1 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2483_state21),
        .O(bSerie0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie[27]_i_2 
       (.I0(\bSerie_reg[3]__0_n_3 ),
        .I1(\bSerie_reg[0]__0_n_3 ),
        .O(tmp_1_fu_3813_p3[11]));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\bSerie_reg[1]_srl2_n_3 ),
        .Q(\bSerie_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[17] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[1]),
        .Q(tmp_1_fu_3813_p3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[18] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[2]),
        .Q(tmp_1_fu_3813_p3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[19] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[3]),
        .Q(tmp_1_fu_3813_p3[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/bSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/bSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(\bSerie_reg[3]__0_n_3 ),
        .Q(\bSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[20] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[4]),
        .Q(tmp_1_fu_3813_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[5]),
        .Q(tmp_1_fu_3813_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[6]),
        .Q(tmp_1_fu_3813_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[7]),
        .Q(tmp_1_fu_3813_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[8]),
        .Q(tmp_1_fu_3813_p3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[9]),
        .Q(tmp_1_fu_3813_p3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[10]),
        .Q(tmp_1_fu_3813_p3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(tmp_1_fu_3813_p3[11]),
        .Q(tmp_1_fu_3813_p3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\bSerie_reg[4]_srl13_n_3 ),
        .Q(\bSerie_reg[3]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/bSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/bSerie_reg[4]_srl13 " *) 
  SRL16E #(
    .INIT(16'h001F)) 
    \bSerie_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(tmp_1_fu_3813_p3[0]),
        .Q(\bSerie_reg[4]_srl13_n_3 ));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[0]),
        .Q(b_2_reg_5277_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[10]),
        .Q(b_2_reg_5277_pp0_iter19_reg[10]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[11]),
        .Q(b_2_reg_5277_pp0_iter19_reg[11]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[1]),
        .Q(b_2_reg_5277_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[2]),
        .Q(b_2_reg_5277_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[3]),
        .Q(b_2_reg_5277_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[4]),
        .Q(b_2_reg_5277_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[5]),
        .Q(b_2_reg_5277_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[6]),
        .Q(b_2_reg_5277_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[7]),
        .Q(b_2_reg_5277_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[8]),
        .Q(b_2_reg_5277_pp0_iter19_reg[8]),
        .R(1'b0));
  FDRE \b_2_reg_5277_pp0_iter19_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_reg_5277[9]),
        .Q(b_2_reg_5277_pp0_iter19_reg[9]),
        .R(1'b0));
  FDSE \b_2_reg_5277_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[0]),
        .Q(b_2_reg_5277[0]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[10]),
        .Q(b_2_reg_5277[10]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[11]),
        .Q(b_2_reg_5277[11]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[1]),
        .Q(b_2_reg_5277[1]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[2]),
        .Q(b_2_reg_5277[2]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[3]),
        .Q(b_2_reg_5277[3]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[4]),
        .Q(b_2_reg_5277[4]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[5]),
        .Q(b_2_reg_5277[5]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[6]),
        .Q(b_2_reg_5277[6]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[7]),
        .Q(b_2_reg_5277[7]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[8]),
        .Q(b_2_reg_5277[8]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  FDSE \b_2_reg_5277_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_2_fu_3021_p30_in[9]),
        .Q(b_2_reg_5277[9]),
        .S(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_5209[11]_i_1 
       (.I0(shl_ln2_fu_2543_p3[11]),
        .O(trunc_ln1289_1_fu_2564_p1__0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[10]),
        .Q(b_reg_5209_pp0_iter16_reg[10]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[11]),
        .Q(b_reg_5209_pp0_iter16_reg[11]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[3]),
        .Q(b_reg_5209_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[4]),
        .Q(b_reg_5209_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[5]),
        .Q(b_reg_5209_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[6]),
        .Q(b_reg_5209_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[7]),
        .Q(b_reg_5209_pp0_iter16_reg[7]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[8]),
        .Q(b_reg_5209_pp0_iter16_reg[8]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter16_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209[9]),
        .Q(b_reg_5209_pp0_iter16_reg[9]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[10]),
        .Q(b_reg_5209_pp0_iter17_reg[10]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[11]),
        .Q(b_reg_5209_pp0_iter17_reg[11]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[3]),
        .Q(b_reg_5209_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[4]),
        .Q(b_reg_5209_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[5]),
        .Q(b_reg_5209_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[6]),
        .Q(b_reg_5209_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[7]),
        .Q(b_reg_5209_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[8]),
        .Q(b_reg_5209_pp0_iter17_reg[8]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter17_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter16_reg[9]),
        .Q(b_reg_5209_pp0_iter17_reg[9]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[10]),
        .Q(zext_ln1303_fu_3165_p1[17]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[11]),
        .Q(zext_ln1303_fu_3165_p1[18]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[3]),
        .Q(zext_ln1303_fu_3165_p1[10]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[4]),
        .Q(zext_ln1303_fu_3165_p1[11]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[5]),
        .Q(zext_ln1303_fu_3165_p1[12]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[6]),
        .Q(zext_ln1303_fu_3165_p1[13]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[7]),
        .Q(zext_ln1303_fu_3165_p1[14]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[8]),
        .Q(zext_ln1303_fu_3165_p1[15]),
        .R(1'b0));
  FDRE \b_reg_5209_pp0_iter18_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg_5209_pp0_iter17_reg[9]),
        .Q(zext_ln1303_fu_3165_p1[16]),
        .R(1'b0));
  FDSE \b_reg_5209_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[10]),
        .Q(b_reg_5209[10]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln1289_1_fu_2564_p1__0),
        .Q(b_reg_5209[11]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDRE \b_reg_5209_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln1289_1_fu_2564_p1),
        .Q(b_reg_5209[3]),
        .R(1'b0));
  FDSE \b_reg_5209_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[4]),
        .Q(b_reg_5209[4]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[5]),
        .Q(b_reg_5209[5]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[6]),
        .Q(b_reg_5209[6]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[7]),
        .Q(b_reg_5209[7]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[8]),
        .Q(b_reg_5209[8]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDSE \b_reg_5209_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln2_fu_2543_p3[9]),
        .Q(b_reg_5209[9]),
        .S(trunc_ln1289_1_fu_2564_p1));
  FDRE \barWidth_cast_cast_reg_4916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [0]),
        .Q(barWidth_cast_cast_reg_4916[0]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [10]),
        .Q(barWidth_cast_cast_reg_4916[10]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [1]),
        .Q(barWidth_cast_cast_reg_4916[1]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [2]),
        .Q(barWidth_cast_cast_reg_4916[2]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [3]),
        .Q(barWidth_cast_cast_reg_4916[3]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [4]),
        .Q(barWidth_cast_cast_reg_4916[4]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [5]),
        .Q(barWidth_cast_cast_reg_4916[5]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [6]),
        .Q(barWidth_cast_cast_reg_4916[6]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [7]),
        .Q(barWidth_cast_cast_reg_4916[7]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [8]),
        .Q(barWidth_cast_cast_reg_4916[8]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_4916_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\barWidth_cast_cast_reg_4916_reg[10]_0 [9]),
        .Q(barWidth_cast_cast_reg_4916[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R blkYuv_1_U
       (.ap_clk(ap_clk),
        .ap_predicate_pred2334_state21_reg(ap_predicate_pred2334_state21_reg_0[11]),
        .ap_predicate_pred2534_state21(ap_predicate_pred2534_state21),
        .ap_predicate_pred2542_state21(ap_predicate_pred2542_state21),
        .ap_predicate_pred2548_state21(ap_predicate_pred2548_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_0 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] (DPtpgBarSelYuv_601_v_U_n_10),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 (tpgBarSelYuv_v_U_n_11),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 (blkYuv_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_3 (redYuv_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_6 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_7 (tpgBarSelYuv_v_U_n_12),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_8 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\q0_reg[11]_0 (\q0_reg[11]_0 ),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R_10 blkYuv_U
       (.Q(bluYuv_U_n_5),
        .ap_clk(ap_clk),
        .ap_predicate_pred2179_state21(ap_predicate_pred2179_state21),
        .ap_predicate_pred2595_state21(ap_predicate_pred2595_state21),
        .ap_predicate_pred2595_state21_reg(blkYuv_U_n_3),
        .ap_predicate_pred2608_state21(ap_predicate_pred2608_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_25_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 (grnYuv_U_n_6),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R bluYuv_U
       (.Q(grnYuv_U_n_5),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480),
        .ap_predicate_pred2179_state21(ap_predicate_pred2179_state21),
        .ap_predicate_pred2179_state21_reg(bluYuv_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_19_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 (whiYuv_U_n_4),
        .\q0_reg[11]_0 ({bluYuv_U_n_5,bluYuv_U_n_6}),
        .\q0_reg[8]_0 (bluYuv_U_n_3),
        .valid_out(valid_out));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/cmp121_i_reg_5001_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18 " *) 
  SRLC32E \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ),
        .Q(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_n_3 ),
        .Q31(\NLW_cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_1 
       (.I0(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [5]),
        .I1(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [4]),
        .I2(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [6]),
        .I3(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [7]),
        .I4(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ),
        .O(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_2 
       (.I0(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [2]),
        .I1(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [3]),
        .I2(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [0]),
        .I3(\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0_0 [1]),
        .O(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ));
  FDRE \cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp121_i_reg_5001_pp0_iter17_reg_reg[0]_srl18_n_3 ),
        .Q(cmp121_i_reg_5001_pp0_iter18_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/cmp54_i_reg_4997_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18 " *) 
  SRLC32E \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ),
        .Q(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_n_3 ),
        .Q31(\NLW_cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_1 
       (.I0(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [5]),
        .I1(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [4]),
        .I2(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [6]),
        .I3(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [7]),
        .I4(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ),
        .O(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_2 
       (.I0(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [2]),
        .I1(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [3]),
        .I2(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [0]),
        .I3(\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0_0 [1]),
        .O(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_i_2_n_3 ));
  FDRE \cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp54_i_reg_4997_pp0_iter17_reg_reg[0]_srl18_n_3 ),
        .Q(cmp54_i_reg_4997_pp0_iter18_reg),
        .R(1'b0));
  FDRE \conv2_i_i_i248_cast_cast_cast_reg_4938_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv2_i_i10_i246_reg_1310),
        .Q(data4),
        .R(1'b0));
  FDRE \conv2_i_i_i_cast_cast_cast_reg_4932_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv2_i_i_i_cast_cast_cast_reg_4932_reg[11]_0 ),
        .Q(conv2_i_i_i_cast_cast_cast_reg_4932),
        .R(1'b0));
  design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,trunc_ln565_11_fu_1617_p1}),
        .CO(CO),
        .D(x_fu_496),
        .Q({\x_fu_496_reg_n_3_[15] ,\x_fu_496_reg_n_3_[14] ,\x_fu_496_reg_n_3_[13] ,\x_fu_496_reg_n_3_[12] ,\x_fu_496_reg_n_3_[11] ,\x_fu_496_reg_n_3_[10] ,\x_fu_496_reg_n_3_[9] ,\x_fu_496_reg_n_3_[8] ,\x_fu_496_reg_n_3_[7] ,\x_fu_496_reg_n_3_[6] ,\x_fu_496_reg_n_3_[5] ,\x_fu_496_reg_n_3_[4] ,\x_fu_496_reg_n_3_[3] ,\x_fu_496_reg_n_3_[2] ,\x_fu_496_reg_n_3_[1] ,\x_fu_496_reg_n_3_[0] }),
        .SR(xBar_00),
        .SS(SS),
        .add_ln549_1_fu_1633_p2(add_ln549_1_fu_1633_p2),
        .add_ln549_fu_1627_p2(add_ln549_fu_1627_p2),
        .and_ln1337_fu_1789_p2(and_ln1337_fu_1789_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\rampVal_2_flag_0_reg_478_reg[0] [1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0] (flow_control_loop_pipe_sequential_init_U_n_62),
        .\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_1 (ap_predicate_pred2632_state21_reg_0[0]),
        .\ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502_reg[0]_2 (ap_predicate_pred2510_state21_i_2_n_3),
        .\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0] (flow_control_loop_pipe_sequential_init_U_n_61),
        .\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0] (flow_control_loop_pipe_sequential_init_U_n_63),
        .\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_1 (\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480[0]_i_2_n_3 ),
        .\ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480_reg[0]_2 (ap_predicate_pred2608_state21_i_1_n_3),
        .\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0] (flow_control_loop_pipe_sequential_init_U_n_60),
        .\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469_reg[0]_1 (ap_predicate_pred2595_state21_i_4_n_3),
        .\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg[0]_0 (\ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458_reg_n_3_[0] ),
        .ap_rst_n(ap_rst_n),
        .cmp11_i_reg_1405(cmp11_i_reg_1405),
        .cmp12_i_reg_1400(cmp12_i_reg_1400),
        .\cmp_i370_reg_1385_reg[0] (yCount_20),
        .exitcond(frp_pipeline_valid_U_exitcond),
        .\genblk1[0].v2_reg[0] (flow_control_loop_pipe_sequential_init_U_n_45),
        .\genblk1[0].v2_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_46),
        .\genblk1[0].v2_reg[0]_1 (flow_control_loop_pipe_sequential_init_U_n_47),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_ready),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg(xCount_00),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg_reg_0(xCount_3_00),
        .icmp_ln1072_fu_1621_p2(icmp_ln1072_fu_1621_p2),
        .icmp_ln1072_reg_4971(icmp_ln1072_reg_4971),
        .icmp_ln1095_fu_1807_p2(icmp_ln1095_fu_1807_p2),
        .\icmp_ln1095_reg_5035_reg[0] (\icmp_ln1095_reg_5035[0]_i_2_n_3 ),
        .\icmp_ln1473_reg_5019_reg[0] (flow_control_loop_pipe_sequential_init_U_n_51),
        .\icmp_ln1473_reg_5019_reg[0]_0 (\icmp_ln1473_reg_5019_reg[0]_0 ),
        .icmp_ln1746_reg_4993(icmp_ln1746_reg_4993),
        .\icmp_ln565_reg_4944_reg[0] (\icmp_ln565_reg_4944_reg[0]_0 ),
        .p_46_in(p_46_in),
        .pf_all_done(pf_all_done),
        .\sub35_i_reg_1361_reg[16] (icmp_ln1473_fu_1735_p2),
        .valid_out(frp_pipeline_valid_U_valid_out[1:0]),
        .\width_read_reg_746_reg[15] (icmp_ln565_fu_1593_p2119_in),
        .\xBar_0_reg[0] (\bckgndId_read_reg_761_reg[5] ),
        .\xBar_0_reg[0]_0 (ap_predicate_pred2483_state21_reg_0[1:0]),
        .\xCount_0_reg[0] (p_0_in11_in),
        .\xCount_3_0_reg[0] (p_0_in9_in),
        .\xCount_4_0_reg[0] (grp_reg_ap_uint_10_s_fu_1717_n_4),
        .\x_fu_496_reg[10] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\x_fu_496_reg[10]_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .\x_fu_496_reg[3] (flow_control_loop_pipe_sequential_init_U_n_19),
        .\x_fu_496_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_53),
        .\x_fu_496_reg[4] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\x_fu_496_reg[4]_0 (flow_control_loop_pipe_sequential_init_U_n_37),
        .\x_fu_496_reg[5] (flow_control_loop_pipe_sequential_init_U_n_17),
        .\x_fu_496_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_18),
        .\x_fu_496_reg[6] (flow_control_loop_pipe_sequential_init_U_n_16),
        .\x_fu_496_reg[6]_0 (flow_control_loop_pipe_sequential_init_U_n_36),
        .\x_fu_496_reg[7] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\x_fu_496_reg[8] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\x_fu_496_reg[8]_0 (flow_control_loop_pipe_sequential_init_U_n_11),
        .\x_fu_496_reg[9] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\x_fu_496_reg[9]_0 (flow_control_loop_pipe_sequential_init_U_n_13),
        .\yCount_1_reg[5] (ap_predicate_pred2398_state18_i_2_n_3),
        .\yCount_1_reg[5]_0 (\yCount_1[5]_i_4_n_3 ),
        .\yCount_2_reg[0] (\yCount_2[9]_i_4_n_3 ),
        .\yCount_2_reg[0]_0 (\yCount_2_reg[0]_0 ),
        .\yCount_2_reg[0]_1 (\xCount_4_0[9]_i_5_n_3 ),
        .\yCount_3_reg[9] (icmp_ln1568_fu_1859_p2),
        .\yCount_reg[9] (icmp_ln1386_fu_2027_p2));
  (* CeilLog2Stages = "5" *) 
  (* ExitLatency = "0" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "22" *) 
  (* PipelineII = "1" *) 
  (* PipelineLatency = "22" *) 
  design_1_v_tpg_0_0_frp_pipeline_valid frp_pipeline_valid_U
       (.ap_clk(ap_clk),
        .ap_rst(SS),
        .exitcond(frp_pipeline_valid_U_exitcond),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .valid_in(ap_frp_vld_in),
        .valid_out({frp_pipeline_valid_U_valid_out[21],valid_out,frp_pipeline_valid_U_valid_out[18:0]}));
  LUT2 #(
    .INIT(4'h8)) 
    frp_pipeline_valid_U_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg),
        .I1(pf_bckgndYUV_U_pf_ready),
        .O(ap_frp_vld_in));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie[27]_i_1 
       (.I0(gSerie[3]),
        .I1(gSerie[0]),
        .O(xor_ln1846_fu_3731_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\gSerie_reg[1]_srl2_n_3 ),
        .Q(gSerie[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[17] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[18]),
        .Q(gSerie[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[18] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[19]),
        .Q(gSerie[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[19] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[20]),
        .Q(gSerie[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/gSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/gSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(gSerie[3]),
        .Q(\gSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[20] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[21]),
        .Q(gSerie[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[22]),
        .Q(gSerie[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[23]),
        .Q(gSerie[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[24]),
        .Q(gSerie[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[25]),
        .Q(gSerie[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[26]),
        .Q(gSerie[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[27]),
        .Q(gSerie[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(xor_ln1846_fu_3731_p2),
        .Q(gSerie[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\gSerie_reg[4]_srl13_n_3 ),
        .Q(gSerie[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/gSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/gSerie_reg[4]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0AB5)) 
    \gSerie_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(gSerie[17]),
        .Q(\gSerie_reg[4]_srl13_n_3 ));
  FDSE \g_2_reg_5396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[0]),
        .Q(g_2_reg_5396[0]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[10]),
        .Q(g_2_reg_5396[10]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[11]),
        .Q(g_2_reg_5396[11]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[1]),
        .Q(g_2_reg_5396[1]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[2]),
        .Q(g_2_reg_5396[2]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[3]),
        .Q(g_2_reg_5396[3]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[4]),
        .Q(g_2_reg_5396[4]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[5]),
        .Q(g_2_reg_5396[5]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[6]),
        .Q(g_2_reg_5396[6]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[7]),
        .Q(g_2_reg_5396[7]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[8]),
        .Q(g_2_reg_5396[8]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  FDSE \g_2_reg_5396_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_fu_3204_p30_in[9]),
        .Q(g_2_reg_5396[9]),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_5204[11]_i_1 
       (.I0(shl_ln1_fu_2510_p3[11]),
        .O(trunc_ln1285_1_fu_2531_p1__0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[10]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[10]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[10]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[11]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[11]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[11]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[3]_srl3 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln1285_1_fu_2531_p1),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[4]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[4]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[5]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[5]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[6]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[6]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[7]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[7]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[7]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[8]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[8]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[8]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/g_reg_5204_pp0_iter17_reg_reg[9]_srl2 " *) 
  SRL16E \g_reg_5204_pp0_iter17_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_reg_5204[9]),
        .Q(\g_reg_5204_pp0_iter17_reg_reg[9]_srl2_n_3 ));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[10]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[10]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[11]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[11]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[3]_srl3_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[4]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[5]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[6]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[7]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[8]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[8]),
        .R(1'b0));
  FDRE \g_reg_5204_pp0_iter18_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_reg_5204_pp0_iter17_reg_reg[9]_srl2_n_3 ),
        .Q(g_reg_5204_pp0_iter18_reg[9]),
        .R(1'b0));
  FDSE \g_reg_5204_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[10]),
        .Q(g_reg_5204[10]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln1285_1_fu_2531_p1__0),
        .Q(g_reg_5204[11]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[4]),
        .Q(g_reg_5204[4]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[5]),
        .Q(g_reg_5204[5]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[6]),
        .Q(g_reg_5204[6]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[7]),
        .Q(g_reg_5204[7]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[8]),
        .Q(g_reg_5204[8]),
        .S(trunc_ln1285_1_fu_2531_p1));
  FDSE \g_reg_5204_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln1_fu_2510_p3[9]),
        .Q(g_reg_5204[9]),
        .S(trunc_ln1285_1_fu_2531_p1));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R grnYuv_U
       (.Q({grnYuv_U_n_4,grnYuv_U_n_5}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491),
        .ap_predicate_pred2184_state21(ap_predicate_pred2184_state21),
        .ap_predicate_pred2620_state21(ap_predicate_pred2620_state21),
        .ap_predicate_pred2620_state21_reg(grnYuv_U_n_6),
        .ap_predicate_pred2632_state21(ap_predicate_pred2632_state21),
        .ap_predicate_pred2632_state21_reg(ap_predicate_pred2334_state21_reg_0[7]),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] (tpgBarSelYuv_u_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_3_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 (DPtpgBarSelRgb_VESA_g_U_n_10),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_2 (whiYuv_1_U_n_6),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_3 (redYuv_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_5 (whiYuv_U_n_4),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1717
       (.D(xCount_4_0),
        .E(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .Q({\xCount_4_0_reg_n_3_[9] ,\xCount_4_0_reg_n_3_[8] ,\xCount_4_0_reg_n_3_[7] ,\xCount_4_0_reg_n_3_[6] ,\xCount_4_0_reg_n_3_[5] ,\xCount_4_0_reg_n_3_[4] ,\xCount_4_0_reg_n_3_[3] ,\xCount_4_0_reg_n_3_[2] ,\xCount_4_0_reg_n_3_[1] ,\xCount_4_0_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_hHatch_reg_1414(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0] (grp_reg_ap_uint_10_s_fu_1717_n_3),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1414_reg[0]_0 (\ap_phi_reg_pp0_iter2_hHatch_reg_1414[0]_i_2_n_3 ),
        .\d_val_read_reg_22_reg[9]_0 (\d_val_read_reg_22_reg[9] ),
        .icmp_ln1072_reg_4971(icmp_ln1072_reg_4971),
        .\icmp_ln1473_reg_5019_reg[0] (grp_reg_ap_uint_10_s_fu_1717_n_4),
        .valid_out(frp_pipeline_valid_U_valid_out[1]),
        .\xCount_4_0_reg[9] (\xCount_4_0[9]_i_6_n_3 ),
        .\xCount_4_0_reg[9]_0 (\icmp_ln1473_reg_5019_reg_n_3_[0] ),
        .\xCount_4_0_reg[9]_1 (\icmp_ln565_reg_4944_reg_n_3_[0] ),
        .\xCount_4_0_reg[9]_2 (\xCount_4_0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h33337FFF00004000)) 
    \hBarSel_0[0]_i_1 
       (.I0(hBarSel_0_loc_0_fu_316[0]),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(ap_predicate_pred2318_state18),
        .I4(\hBarSel_0[2]_i_2_n_3 ),
        .I5(hBarSel_0[0]),
        .O(\hBarSel_0_loc_0_fu_316_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \hBarSel_0[1]_i_1 
       (.I0(hBarSel_0_loc_0_fu_316[0]),
        .I1(hBarSel_0_loc_0_fu_316[1]),
        .I2(ap_predicate_pred2766_state17),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(hBarSel_00),
        .I5(hBarSel_0[1]),
        .O(\hBarSel_0_loc_0_fu_316_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \hBarSel_0[2]_i_1 
       (.I0(hBarSel_0_loc_0_fu_316[1]),
        .I1(hBarSel_0_loc_0_fu_316[0]),
        .I2(hBarSel_0_loc_0_fu_316[2]),
        .I3(\hBarSel_0[2]_i_2_n_3 ),
        .I4(hBarSel_00),
        .I5(hBarSel_0[2]),
        .O(\hBarSel_0_loc_0_fu_316_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel_0[2]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[16]),
        .I1(ap_predicate_pred2766_state17),
        .O(\hBarSel_0[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \hBarSel_0[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2318_state18),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(ap_predicate_pred2766_state17),
        .O(hBarSel_00));
  LUT6 #(
    .INIT(64'hA0AFAFAFACA0A0A0)) 
    \hBarSel_0_loc_0_fu_316[0]_i_1 
       (.I0(hBarSel_0[0]),
        .I1(\hBarSel_0_loc_0_fu_316[0]_i_2_n_3 ),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_0_loc_0_fu_316[0]),
        .O(\hBarSel_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \hBarSel_0_loc_0_fu_316[0]_i_2 
       (.I0(ap_predicate_pred2318_state18),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2292_state18),
        .O(\hBarSel_0_loc_0_fu_316[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_0_loc_0_fu_316[1]_i_1 
       (.I0(hBarSel_0[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o[1]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_0_loc_0_fu_316[1]),
        .O(\hBarSel_0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h373F0800)) 
    \hBarSel_0_loc_0_fu_316[1]_i_2 
       (.I0(hBarSel_0_loc_0_fu_316[0]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2292_state18),
        .I3(ap_predicate_pred2318_state18),
        .I4(hBarSel_0_loc_0_fu_316[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_0_loc_0_fu_316[2]_i_1 
       (.I0(hBarSel_0[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o[2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_0_loc_0_fu_316[2]),
        .O(\hBarSel_0_reg[2] ));
  LUT6 #(
    .INIT(64'h0F7F0FFF00800000)) 
    \hBarSel_0_loc_0_fu_316[2]_i_2 
       (.I0(hBarSel_0_loc_0_fu_316[0]),
        .I1(hBarSel_0_loc_0_fu_316[1]),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(ap_predicate_pred2292_state18),
        .I4(ap_predicate_pred2318_state18),
        .I5(hBarSel_0_loc_0_fu_316[2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hBarSel_0_loc_0_fu_316[2]_i_3 
       (.I0(frp_pipeline_valid_U_valid_out[17]),
        .I1(ap_predicate_pred2292_state18),
        .I2(ap_predicate_pred2318_state18),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_0_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h373F3F3F04000000)) 
    \hBarSel_3_0[0]_i_1 
       (.I0(hBarSel_3_0_loc_0_fu_300),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(\hBarSel_3_0[0]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(ap_predicate_pred2368_state18),
        .I5(hBarSel_3_0),
        .O(\hBarSel_3_0_loc_0_fu_300_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel_3_0[0]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[16]),
        .I1(ap_predicate_pred2871_state17),
        .O(\hBarSel_3_0[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \hBarSel_3_0_loc_0_fu_300[0]_i_1 
       (.I0(hBarSel_3_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_3_0_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\hBarSel_3_0_loc_0_fu_300[0]_i_3_n_3 ),
        .I4(hBarSel_3_0_loc_0_fu_300),
        .O(\hBarSel_3_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \hBarSel_3_0_loc_0_fu_300[0]_i_2 
       (.I0(ap_predicate_pred2368_state18),
        .I1(ap_predicate_pred2344_state18),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(hBarSel_3_0_loc_0_fu_300),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_3_0_loc_1_out_o));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \hBarSel_3_0_loc_0_fu_300[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2344_state18),
        .I3(ap_predicate_pred2368_state18),
        .O(\hBarSel_3_0_loc_0_fu_300[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hA3FFA300)) 
    \hBarSel_4_0[0]_i_1 
       (.I0(\hBarSel_4_0_reg[0]_0 ),
        .I1(hBarSel_4_0_loc_0_fu_328[0]),
        .I2(ap_predicate_pred2249_state19),
        .I3(hBarSel_4_00),
        .I4(hBarSel_4_0[0]),
        .O(\s_reg[0] ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \hBarSel_4_0[1]_i_1 
       (.I0(S[0]),
        .I1(ap_predicate_pred2249_state19),
        .I2(hBarSel_4_0_loc_0_fu_328[1]),
        .I3(hBarSel_4_0_loc_0_fu_328[0]),
        .I4(hBarSel_4_00),
        .I5(hBarSel_4_0[1]),
        .O(\s_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \hBarSel_4_0[1]_i_2 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(ap_predicate_pred2249_state19),
        .I2(ap_predicate_pred2243_state19),
        .I3(frp_pipeline_valid_U_valid_out[18]),
        .O(hBarSel_4_00));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \hBarSel_4_0[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[2]),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(ap_predicate_pred2249_state19),
        .I3(ap_predicate_pred2243_state19),
        .I4(frp_pipeline_valid_U_valid_out[18]),
        .I5(hBarSel_4_0[2]),
        .O(\ap_CS_fsm_reg[2]_5 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_4_0[2]_i_2 
       (.I0(S[1]),
        .I1(ap_predicate_pred2249_state19),
        .I2(hBarSel_4_0_loc_0_fu_328[2]),
        .I3(hBarSel_4_0_loc_0_fu_328[0]),
        .I4(hBarSel_4_0_loc_0_fu_328[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[2]));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_4_0_loc_0_fu_328[0]_i_1 
       (.I0(hBarSel_4_0[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[0]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_4_0_loc_0_fu_328[0]),
        .O(\hBarSel_4_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \hBarSel_4_0_loc_0_fu_328[0]_i_2 
       (.I0(\hBarSel_4_0_reg[0]_0 ),
        .I1(hBarSel_4_0_loc_0_fu_328[0]),
        .I2(ap_predicate_pred2249_state19),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[0]));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_4_0_loc_0_fu_328[1]_i_1 
       (.I0(hBarSel_4_0[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[1]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_4_0_loc_0_fu_328[1]),
        .O(\hBarSel_4_0_reg[1] ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \hBarSel_4_0_loc_0_fu_328[1]_i_2 
       (.I0(S[0]),
        .I1(ap_predicate_pred2249_state19),
        .I2(hBarSel_4_0_loc_0_fu_328[1]),
        .I3(hBarSel_4_0_loc_0_fu_328[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[1]));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \hBarSel_4_0_loc_0_fu_328[2]_i_1 
       (.I0(hBarSel_4_0[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0[2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_4_0_loc_0_fu_328[2]),
        .O(\hBarSel_4_0_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hBarSel_4_0_loc_0_fu_328[2]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[18]),
        .I1(ap_predicate_pred2243_state19),
        .I2(ap_predicate_pred2249_state19),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hBarSel_4_0_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'h337F7F7F00404040)) 
    \hBarSel_5_0[0]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_284[0]),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(\hBarSel_5_0[2]_i_3_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(ap_predicate_pred2929_state17),
        .I5(hBarSel_5_0[0]),
        .O(\hBarSel_5_0_loc_0_fu_284_reg[0] ));
  LUT6 #(
    .INIT(64'h0F0F6FFF00006000)) 
    \hBarSel_5_0[1]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_284[0]),
        .I1(hBarSel_5_0_loc_0_fu_284[1]),
        .I2(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I3(\hBarSel_5_0[2]_i_3_n_3 ),
        .I4(xCount_5_01),
        .I5(hBarSel_5_0[1]),
        .O(\hBarSel_5_0_loc_0_fu_284_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0F0F9FFF00009000)) 
    \hBarSel_5_0[2]_i_1 
       (.I0(\hBarSel_5_0_reg[2]_0 ),
        .I1(hBarSel_5_0_loc_0_fu_284[2]),
        .I2(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I3(\hBarSel_5_0[2]_i_3_n_3 ),
        .I4(xCount_5_01),
        .I5(hBarSel_5_0[2]),
        .O(\hBarSel_5_0_loc_0_fu_284_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \hBarSel_5_0[2]_i_3 
       (.I0(\xCount_5_0[9]_i_2_n_3 ),
        .I1(\xCount_5_0[9]_i_4_n_3 ),
        .O(\hBarSel_5_0[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h888BBBBB88B88888)) 
    \hBarSel_5_0_loc_0_fu_284[0]_i_1 
       (.I0(hBarSel_5_0[0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\hBarSel_5_0[2]_i_3_n_3 ),
        .I3(\hBarSel_5_0_loc_0_fu_284[0]_i_2_n_3 ),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(hBarSel_5_0_loc_0_fu_284[0]),
        .O(\hBarSel_5_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel_5_0_loc_0_fu_284[0]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[17]),
        .I1(ap_predicate_pred2423_state18),
        .O(\hBarSel_5_0_loc_0_fu_284[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \hBarSel_5_0_loc_0_fu_284[1]_i_1 
       (.I0(hBarSel_5_0[1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\hBarSel_5_0_loc_0_fu_284[1]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(\hBarSel_5_0_loc_0_fu_284[2]_i_3_n_3 ),
        .I5(hBarSel_5_0_loc_0_fu_284[1]),
        .O(\hBarSel_5_0_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCC6)) 
    \hBarSel_5_0_loc_0_fu_284[1]_i_2 
       (.I0(hBarSel_5_0_loc_0_fu_284[0]),
        .I1(hBarSel_5_0_loc_0_fu_284[1]),
        .I2(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .I3(\xCount_5_0[9]_i_4_n_3 ),
        .I4(ap_predicate_pred2398_state18_i_2_n_3),
        .I5(ap_predicate_pred2423_state18),
        .O(\hBarSel_5_0_loc_0_fu_284[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \hBarSel_5_0_loc_0_fu_284[2]_i_1 
       (.I0(hBarSel_5_0[2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\hBarSel_5_0_loc_0_fu_284[2]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(\hBarSel_5_0_loc_0_fu_284[2]_i_3_n_3 ),
        .I5(hBarSel_5_0_loc_0_fu_284[2]),
        .O(\hBarSel_5_0_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCC9)) 
    \hBarSel_5_0_loc_0_fu_284[2]_i_2 
       (.I0(\hBarSel_5_0_reg[2]_0 ),
        .I1(hBarSel_5_0_loc_0_fu_284[2]),
        .I2(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .I3(\xCount_5_0[9]_i_4_n_3 ),
        .I4(ap_predicate_pred2398_state18_i_2_n_3),
        .I5(ap_predicate_pred2423_state18),
        .O(\hBarSel_5_0_loc_0_fu_284[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFBABABAAAAAAAAA)) 
    \hBarSel_5_0_loc_0_fu_284[2]_i_3 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(\xCount_5_0[9]_i_4_n_3 ),
        .I2(\xCount_5_0[9]_i_2_n_3 ),
        .I3(ap_predicate_pred2423_state18),
        .I4(frp_pipeline_valid_U_valid_out[17]),
        .I5(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(\hBarSel_5_0_loc_0_fu_284[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \hdata_flag_0_reg_466[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\hdata_flag_0_reg_466_reg[0] ),
        .O(\hdata_flag_1_fu_504_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_flag_1_fu_504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_504_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B888BBBBBBB8888)) 
    \hdata_loc_0_fu_308[0]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(add_ln1533_fu_3958_p2[0]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\hdata_loc_0_fu_308_reg[11]_0 [0]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .O(\hdata_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_loc_0_fu_308[0]_i_2 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2334_state21),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[10]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [10]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [10]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [10]),
        .O(\hdata_reg[11] [10]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \hdata_loc_0_fu_308[11]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2334_state21),
        .I3(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(\genblk1[19].v2_reg[19] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[11]_i_2 
       (.I0(\hdata_loc_0_fu_308_reg[11] [11]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [11]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [11]),
        .O(\hdata_reg[11] [11]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[1]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [1]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [1]),
        .O(\hdata_reg[11] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[2]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [2]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [2]),
        .O(\hdata_reg[11] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[3]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [3]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [3]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [3]),
        .O(\hdata_reg[11] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[4]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [4]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [4]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [4]),
        .O(\hdata_reg[11] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[5]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [5]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [5]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [5]),
        .O(\hdata_reg[11] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[6]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [6]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [6]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [6]),
        .O(\hdata_reg[11] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[7]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [7]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [7]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [7]),
        .O(\hdata_reg[11] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[8]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [8]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [8]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [8]),
        .O(\hdata_reg[11] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_308[9]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11] [9]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [9]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(\hdata_loc_0_fu_308_reg[11]_0 [9]),
        .O(\hdata_reg[11] [9]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_312[0]_i_1 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [0]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[0]),
        .O(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \hdata_new_0_fu_312[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(ap_predicate_pred2334_state21),
        .I2(valid_out[1]),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[11]_i_3 
       (.I0(add_ln1533_fu_3958_p2[11]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [11]),
        .O(\hdata_new_0_fu_312[11]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[11]_i_4 
       (.I0(add_ln1533_fu_3958_p2[10]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [10]),
        .O(\hdata_new_0_fu_312[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[11]_i_5 
       (.I0(add_ln1533_fu_3958_p2[9]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [9]),
        .O(\hdata_new_0_fu_312[11]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[4]_i_2 
       (.I0(add_ln1533_fu_3958_p2[0]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [0]),
        .O(\hdata_new_0_fu_312[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[4]_i_3 
       (.I0(add_ln1533_fu_3958_p2[4]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [4]),
        .O(\hdata_new_0_fu_312[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[4]_i_4 
       (.I0(add_ln1533_fu_3958_p2[3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [3]),
        .O(\hdata_new_0_fu_312[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[4]_i_5 
       (.I0(add_ln1533_fu_3958_p2[2]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [2]),
        .O(\hdata_new_0_fu_312[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[4]_i_6 
       (.I0(add_ln1533_fu_3958_p2[1]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [1]),
        .O(\hdata_new_0_fu_312[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[8]_i_2 
       (.I0(add_ln1533_fu_3958_p2[8]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [8]),
        .O(\hdata_new_0_fu_312[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[8]_i_3 
       (.I0(add_ln1533_fu_3958_p2[7]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [7]),
        .O(\hdata_new_0_fu_312[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[8]_i_4 
       (.I0(add_ln1533_fu_3958_p2[6]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [6]),
        .O(\hdata_new_0_fu_312[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_312[8]_i_5 
       (.I0(add_ln1533_fu_3958_p2[5]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [5]),
        .O(\hdata_new_0_fu_312[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[11]_i_2 
       (.CI(\hdata_new_0_fu_312_reg[8]_i_1_n_3 ),
        .CO({\NLW_hdata_new_0_fu_312_reg[11]_i_2_CO_UNCONNECTED [3:2],\hdata_new_0_fu_312_reg[11]_i_2_n_5 ,\hdata_new_0_fu_312_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hdata_new_0_fu_312_reg[11]_i_2_O_UNCONNECTED [3],\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [11:9]}),
        .S({1'b0,\hdata_new_0_fu_312[11]_i_3_n_3 ,\hdata_new_0_fu_312[11]_i_4_n_3 ,\hdata_new_0_fu_312[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\hdata_new_0_fu_312_reg[4]_i_1_n_3 ,\hdata_new_0_fu_312_reg[4]_i_1_n_4 ,\hdata_new_0_fu_312_reg[4]_i_1_n_5 ,\hdata_new_0_fu_312_reg[4]_i_1_n_6 }),
        .CYINIT(\hdata_new_0_fu_312[4]_i_2_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [4:1]),
        .S({\hdata_new_0_fu_312[4]_i_3_n_3 ,\hdata_new_0_fu_312[4]_i_4_n_3 ,\hdata_new_0_fu_312[4]_i_5_n_3 ,\hdata_new_0_fu_312[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdata_new_0_fu_312_reg[8]_i_1 
       (.CI(\hdata_new_0_fu_312_reg[4]_i_1_n_3 ),
        .CO({\hdata_new_0_fu_312_reg[8]_i_1_n_3 ,\hdata_new_0_fu_312_reg[8]_i_1_n_4 ,\hdata_new_0_fu_312_reg[8]_i_1_n_5 ,\hdata_new_0_fu_312_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0]_0 [8:5]),
        .S({\hdata_new_0_fu_312[8]_i_2_n_3 ,\hdata_new_0_fu_312[8]_i_3_n_3 ,\hdata_new_0_fu_312[8]_i_4_n_3 ,\hdata_new_0_fu_312[8]_i_5_n_3 }));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1072_reg_4971_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1072_reg_4971_pp0_iter13_reg_reg[0]_srl13 " *) 
  SRL16E \icmp_ln1072_reg_4971_pp0_iter13_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1072_reg_4971),
        .Q(\icmp_ln1072_reg_4971_pp0_iter13_reg_reg[0]_srl13_n_3 ));
  FDRE \icmp_ln1072_reg_4971_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_reg_4971_pp0_iter13_reg_reg[0]_srl13_n_3 ),
        .Q(icmp_ln1072_reg_4971_pp0_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter14_reg),
        .Q(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter15_reg),
        .Q(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .Q(icmp_ln1072_reg_4971_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter17_reg),
        .Q(icmp_ln1072_reg_4971_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_reg_4971_pp0_iter18_reg),
        .Q(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_4971_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1072_fu_1621_p2),
        .Q(icmp_ln1072_reg_4971),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1095_reg_5035[0]_i_2 
       (.I0(\icmp_ln1095_reg_5035[0]_i_3_n_3 ),
        .I1(\icmp_ln1095_reg_5035_reg[0]_0 [3]),
        .I2(trunc_ln565_reg_1410[8]),
        .I3(trunc_ln565_reg_1410[5]),
        .I4(trunc_ln565_reg_1410[9]),
        .I5(\icmp_ln1095_reg_5035[0]_i_4_n_3 ),
        .O(\icmp_ln1095_reg_5035[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1095_reg_5035[0]_i_3 
       (.I0(trunc_ln565_reg_1410[7]),
        .I1(trunc_ln565_reg_1410[6]),
        .I2(\icmp_ln1095_reg_5035_reg[0]_0 [0]),
        .I3(trunc_ln565_reg_1410[0]),
        .O(\icmp_ln1095_reg_5035[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1095_reg_5035[0]_i_4 
       (.I0(trunc_ln565_reg_1410[1]),
        .I1(trunc_ln565_reg_1410[3]),
        .I2(trunc_ln565_reg_1410[10]),
        .I3(\icmp_ln1095_reg_5035_reg[0]_0 [2]),
        .I4(\icmp_ln1095_reg_5035[0]_i_5_n_3 ),
        .O(\icmp_ln1095_reg_5035[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1095_reg_5035[0]_i_5 
       (.I0(trunc_ln565_reg_1410[2]),
        .I1(\icmp_ln1095_reg_5035_reg[0]_0 [1]),
        .I2(trunc_ln565_reg_1410[11]),
        .I3(trunc_ln565_reg_1410[4]),
        .O(\icmp_ln1095_reg_5035[0]_i_5_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1095_reg_5035_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1095_reg_5035_pp0_iter13_reg_reg[0]_srl10 " *) 
  SRL16E \icmp_ln1095_reg_5035_pp0_iter13_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1746_reg_4993_pp0_iter3_reg),
        .Q(\icmp_ln1095_reg_5035_pp0_iter13_reg_reg[0]_srl10_n_3 ));
  FDRE \icmp_ln1095_reg_5035_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1095_reg_5035_pp0_iter13_reg_reg[0]_srl10_n_3 ),
        .Q(icmp_ln1746_reg_4993_pp0_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter14_reg),
        .Q(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter15_reg),
        .Q(icmp_ln1095_reg_5035_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1095_reg_5035_pp0_iter16_reg),
        .Q(icmp_ln1095_reg_5035_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993),
        .Q(icmp_ln1746_reg_4993_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter1_reg),
        .Q(icmp_ln1746_reg_4993_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1746_reg_4993_pp0_iter2_reg),
        .Q(icmp_ln1746_reg_4993_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_5035_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1095_fu_1807_p2),
        .Q(icmp_ln1746_reg_4993),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1250_reg_5070_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1250_fu_2101_p2),
        .Q(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.CI(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ),
        .CO({\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED [3:2],icmp_ln1250_fu_2101_p2,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 }),
        .O(\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 }));
  LUT4 #(
    .INIT(16'hD890)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_10 
       (.I0(\xBar_0_reg_n_3_[1] ),
        .I1(\xBar_0_reg_n_3_[0] ),
        .I2(barWidth_cast_cast_reg_4916[1]),
        .I3(barWidth_cast_cast_reg_4916[0]),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h90060990)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_11 
       (.I0(barWidth_cast_cast_reg_4916[7]),
        .I1(\xBar_0_reg_n_3_[7] ),
        .I2(barWidth_cast_cast_reg_4916[6]),
        .I3(\xBar_0[10]_i_10_n_3 ),
        .I4(\xBar_0_reg_n_3_[6] ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_12 
       (.I0(barWidth_cast_cast_reg_4916[5]),
        .I1(\xBar_0[7]_i_4_n_3 ),
        .I2(barWidth_cast_cast_reg_4916[4]),
        .I3(\xBar_0[7]_i_5_n_3 ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0690909090090909)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_13 
       (.I0(barWidth_cast_cast_reg_4916[3]),
        .I1(\xBar_0_reg_n_3_[3] ),
        .I2(barWidth_cast_cast_reg_4916[2]),
        .I3(\xBar_0_reg_n_3_[0] ),
        .I4(\xBar_0_reg_n_3_[1] ),
        .I5(\xBar_0_reg_n_3_[2] ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h1842)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_14 
       (.I0(barWidth_cast_cast_reg_4916[0]),
        .I1(barWidth_cast_cast_reg_4916[1]),
        .I2(\xBar_0_reg_n_3_[0] ),
        .I3(\xBar_0_reg_n_3_[1] ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h5155555555555555)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_15 
       (.I0(\xBar_0_reg_n_3_[10] ),
        .I1(\xBar_0_reg_n_3_[7] ),
        .I2(\xBar_0[10]_i_10_n_3 ),
        .I3(\xBar_0_reg_n_3_[6] ),
        .I4(\xBar_0_reg_n_3_[8] ),
        .I5(\xBar_0_reg_n_3_[9] ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_16 
       (.I0(\xBar_0_reg_n_3_[9] ),
        .I1(\xBar_0_reg_n_3_[8] ),
        .I2(\xBar_0_reg_n_3_[6] ),
        .I3(\xBar_0[10]_i_10_n_3 ),
        .I4(\xBar_0_reg_n_3_[7] ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_16_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 }),
        .O(\NLW_icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_13_n_3 ,\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_14_n_3 }));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_3 
       (.I0(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_15_n_3 ),
        .I1(barWidth_cast_cast_reg_4916[10]),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_4 
       (.I0(\xBar_0[10]_i_5_n_3 ),
        .I1(barWidth_cast_cast_reg_4916[9]),
        .I2(barWidth_cast_cast_reg_4916[8]),
        .I3(\xBar_0[10]_i_6_n_3 ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h29)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_5 
       (.I0(barWidth_cast_cast_reg_4916[10]),
        .I1(\xBar_0_reg_n_3_[10] ),
        .I2(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_16_n_3 ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_6 
       (.I0(barWidth_cast_cast_reg_4916[9]),
        .I1(\xBar_0[10]_i_5_n_3 ),
        .I2(barWidth_cast_cast_reg_4916[8]),
        .I3(\xBar_0[10]_i_6_n_3 ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h7D246500)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_7 
       (.I0(\xBar_0_reg_n_3_[7] ),
        .I1(\xBar_0[10]_i_10_n_3 ),
        .I2(\xBar_0_reg_n_3_[6] ),
        .I3(barWidth_cast_cast_reg_4916[7]),
        .I4(barWidth_cast_cast_reg_4916[6]),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_8 
       (.I0(\xBar_0[7]_i_4_n_3 ),
        .I1(barWidth_cast_cast_reg_4916[5]),
        .I2(barWidth_cast_cast_reg_4916[4]),
        .I3(\xBar_0[7]_i_5_n_3 ),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hD57F801595550000)) 
    \icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_9 
       (.I0(\xBar_0_reg_n_3_[3] ),
        .I1(\xBar_0_reg_n_3_[0] ),
        .I2(\xBar_0_reg_n_3_[1] ),
        .I3(\xBar_0_reg_n_3_[2] ),
        .I4(barWidth_cast_cast_reg_4916[3]),
        .I5(barWidth_cast_cast_reg_4916[2]),
        .O(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ));
  FDRE \icmp_ln1250_reg_5070_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1250_reg_5070_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(icmp_ln1250_reg_5070_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1405_reg_5066_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1405_fu_2059_p2),
        .Q(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_1 
       (.CI(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ),
        .CO({\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_1_CO_UNCONNECTED [3:1],icmp_ln1405_fu_2059_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 }),
        .O(\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_10 
       (.I0(\d_val_read_reg_22_reg[9] [5]),
        .I1(\xCount_0_reg_n_3_[5] ),
        .I2(\d_val_read_reg_22_reg[9] [4]),
        .I3(\xCount_0_reg_n_3_[4] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_11 
       (.I0(\d_val_read_reg_22_reg[9] [3]),
        .I1(\xCount_0_reg_n_3_[3] ),
        .I2(\d_val_read_reg_22_reg[9] [2]),
        .I3(\xCount_0_reg_n_3_[2] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_12 
       (.I0(\d_val_read_reg_22_reg[9] [1]),
        .I1(\xCount_0_reg_n_3_[1] ),
        .I2(\d_val_read_reg_22_reg[9] [0]),
        .I3(\xCount_0_reg_n_3_[0] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_4 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_5 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 }),
        .O(\NLW_icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ,\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_3 
       (.I0(\d_val_read_reg_22_reg[9] [9]),
        .I1(\xCount_0_reg_n_3_[9] ),
        .I2(\d_val_read_reg_22_reg[9] [8]),
        .I3(\xCount_0_reg_n_3_[8] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_4 
       (.I0(\xCount_0_reg_n_3_[9] ),
        .I1(\d_val_read_reg_22_reg[9] [9]),
        .I2(\d_val_read_reg_22_reg[9] [8]),
        .I3(\xCount_0_reg_n_3_[8] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_5 
       (.I0(\xCount_0_reg_n_3_[7] ),
        .I1(\d_val_read_reg_22_reg[9] [7]),
        .I2(\d_val_read_reg_22_reg[9] [6]),
        .I3(\xCount_0_reg_n_3_[6] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_6 
       (.I0(\xCount_0_reg_n_3_[5] ),
        .I1(\d_val_read_reg_22_reg[9] [5]),
        .I2(\d_val_read_reg_22_reg[9] [4]),
        .I3(\xCount_0_reg_n_3_[4] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_7 
       (.I0(\xCount_0_reg_n_3_[3] ),
        .I1(\d_val_read_reg_22_reg[9] [3]),
        .I2(\d_val_read_reg_22_reg[9] [2]),
        .I3(\xCount_0_reg_n_3_[2] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_8 
       (.I0(\xCount_0_reg_n_3_[1] ),
        .I1(\d_val_read_reg_22_reg[9] [1]),
        .I2(\d_val_read_reg_22_reg[9] [0]),
        .I3(\xCount_0_reg_n_3_[0] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_9 
       (.I0(\d_val_read_reg_22_reg[9] [7]),
        .I1(\xCount_0_reg_n_3_[7] ),
        .I2(\d_val_read_reg_22_reg[9] [6]),
        .I3(\xCount_0_reg_n_3_[6] ),
        .O(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ));
  FDRE \icmp_ln1405_reg_5066_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1405_reg_5066_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1405_reg_5066_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1473_reg_5019_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1473_fu_1735_p2),
        .Q(\icmp_ln1473_reg_5019_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1586_reg_5047_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1586_fu_1891_p2),
        .Q(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_1 
       (.CI(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ),
        .CO({\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_1_CO_UNCONNECTED [3:1],icmp_ln1586_fu_1891_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 }),
        .O(\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_10 
       (.I0(\xCount_3_0_reg_n_3_[5] ),
        .I1(\d_val_read_reg_22_reg[9] [5]),
        .I2(\xCount_3_0_reg_n_3_[4] ),
        .I3(\d_val_read_reg_22_reg[9] [4]),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_11 
       (.I0(\xCount_3_0_reg_n_3_[3] ),
        .I1(\d_val_read_reg_22_reg[9] [3]),
        .I2(\xCount_3_0_reg_n_3_[2] ),
        .I3(\d_val_read_reg_22_reg[9] [2]),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_12 
       (.I0(\xCount_3_0_reg_n_3_[1] ),
        .I1(\d_val_read_reg_22_reg[9] [1]),
        .I2(\xCount_3_0_reg_n_3_[0] ),
        .I3(\d_val_read_reg_22_reg[9] [0]),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_4 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_5 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 }),
        .O(\NLW_icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_10_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_11_n_3 ,\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_12_n_3 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_3 
       (.I0(\d_val_read_reg_22_reg[9] [9]),
        .I1(\xCount_3_0_reg_n_3_[9] ),
        .I2(\d_val_read_reg_22_reg[9] [8]),
        .I3(\xCount_3_0_reg_n_3_[8] ),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_4 
       (.I0(\xCount_3_0_reg_n_3_[9] ),
        .I1(\d_val_read_reg_22_reg[9] [9]),
        .I2(\xCount_3_0_reg_n_3_[8] ),
        .I3(\d_val_read_reg_22_reg[9] [8]),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_5 
       (.I0(\d_val_read_reg_22_reg[9] [7]),
        .I1(\xCount_3_0_reg_n_3_[7] ),
        .I2(\d_val_read_reg_22_reg[9] [6]),
        .I3(\xCount_3_0_reg_n_3_[6] ),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_6 
       (.I0(\d_val_read_reg_22_reg[9] [5]),
        .I1(\xCount_3_0_reg_n_3_[5] ),
        .I2(\d_val_read_reg_22_reg[9] [4]),
        .I3(\xCount_3_0_reg_n_3_[4] ),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_7 
       (.I0(\d_val_read_reg_22_reg[9] [3]),
        .I1(\xCount_3_0_reg_n_3_[3] ),
        .I2(\d_val_read_reg_22_reg[9] [2]),
        .I3(\xCount_3_0_reg_n_3_[2] ),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_8 
       (.I0(\d_val_read_reg_22_reg[9] [1]),
        .I1(\xCount_3_0_reg_n_3_[1] ),
        .I2(\d_val_read_reg_22_reg[9] [0]),
        .I3(\xCount_3_0_reg_n_3_[0] ),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_9 
       (.I0(\xCount_3_0_reg_n_3_[7] ),
        .I1(\d_val_read_reg_22_reg[9] [7]),
        .I2(\xCount_3_0_reg_n_3_[6] ),
        .I3(\d_val_read_reg_22_reg[9] [6]),
        .O(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_i_9_n_3 ));
  FDRE \icmp_ln1586_reg_5047_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1586_reg_5047_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1586_reg_5047_pp0_iter15_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1674_reg_5005_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19 " *) 
  SRLC32E \icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_n_3 ),
        .Q31(\NLW_icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_Q31_UNCONNECTED ));
  FDRE \icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1674_reg_5005_pp0_iter18_reg_reg[0]_srl19_n_3 ),
        .Q(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln565_reg_4944_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/icmp_ln565_reg_4944_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln565_reg_4944_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln565_reg_4944_pp0_iter1_reg),
        .Q(\icmp_ln565_reg_4944_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln565_reg_4944_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(\icmp_ln565_reg_4944_pp0_iter16_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln565_reg_4944_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln565_reg_4944_reg_n_3_[0] ),
        .Q(icmp_ln565_reg_4944_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln565_reg_4944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln565_fu_1593_p2119_in),
        .Q(\icmp_ln565_reg_4944_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[0]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_13),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[10]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_3),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[1]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_12),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[2]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_11),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[3]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_10),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[4]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_9),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[5]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_8),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[6]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_7),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[7]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_6),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[8]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_5),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter13_reg_reg[9]_srl7 " *) 
  SRL16E \lshr_ln3_reg_5088_pp0_iter13_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U35_n_4),
        .Q(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[9]_srl7_n_3 ));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[0]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[10]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[10]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[1]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[2]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[3]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[4]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[5]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[6]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[7]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[8]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[8]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_5088_pp0_iter14_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln3_reg_5088_pp0_iter13_reg_reg[9]_srl7_n_3 ),
        .Q(lshr_ln3_reg_5088_pp0_iter14_reg[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter15_reg_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln3_reg_5088_pp0_iter15_reg_reg_0
       (.ADDRARDADDR({1'b1,lshr_ln3_reg_5088_pp0_iter14_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOADO_UNCONNECTED[31:16],lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_23,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_24,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_25,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_26,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_27,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_28,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_29,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_30,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_31,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_32,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_33,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_34,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_35,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_36,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_37,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_38}),
        .DOBDO(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/lshr_ln3_reg_5088_pp0_iter15_reg_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln3_reg_5088_pp0_iter15_reg_reg_1
       (.ADDRARDADDR({lshr_ln3_reg_5088_pp0_iter14_reg,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOADO_UNCONNECTED[15:4],lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_16,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_17,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_18}),
        .DOBDO(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1 mac_muladd_12ns_5ns_20ns_21_4_1_U42
       (.D(b_reg_5209),
        .P({mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_3,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_4,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_5,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_6,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_7,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_8,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_9,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_10,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_11,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_12,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_13,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_14,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_15,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_16,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_17,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_18,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_19,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_20,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_21,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_22}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2156_state20_reg(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_6),
        .ap_predicate_pred2169_state21_reg(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_7),
        .ap_predicate_pred2528_state21(ap_predicate_pred2528_state21),
        .ap_predicate_pred2528_state21_reg(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_8),
        .ap_predicate_pred2528_state21_reg_0(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_9),
        .ap_predicate_pred2528_state21_reg_1(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_12),
        .ap_predicate_pred2528_state21_reg_2(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_13),
        .ap_predicate_pred2528_state21_reg_3(mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_14),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .data0({data0[3],data0[1]}),
        .\genblk1[19].v2_reg[19] ({\rampStart_load_reg_1371_reg[11]_0 [7],\rampStart_load_reg_1371_reg[11]_0 [3],\rampStart_load_reg_1371_reg[11]_0 [1]}),
        .\genblk1[19].v2_reg[19]_0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_10),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_24_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_0 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] (\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_7_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 (ap_predicate_pred2156_state20),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_15_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_3 (tpgBarSelYuv_y_U_n_3),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_0 (DPtpgBarSelRgb_VESA_r_U_n_4),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_7_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[1]_3 (\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 (tpgBarSelRgb_r_U_n_9),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_3 (\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_2_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_3_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_3 (tpgBarSelRgb_r_U_n_20),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_4 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_5 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_6 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_7 (tpgBarSelRgb_r_U_n_10),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 (tpgBarSelRgb_r_U_n_17),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 (tpgBarSelRgb_r_U_n_13),
        .r_reg_5198_pp0_iter19_reg(r_reg_5198_pp0_iter19_reg),
        .\r_reg_5198_pp0_iter19_reg_reg[11]__0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_11));
  design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1 mac_muladd_12ns_6s_19ns_20_4_1_U39
       (.C(r_reg_5198),
        .D(b_2_fu_3021_p30_in),
        .DI(mac_muladd_12ns_8s_20s_20_4_1_U38_n_25),
        .P(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_3),
        .Q(shl_ln2_fu_2543_p3),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U38_n_23),
        .SS(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_5),
        .ap_clk(ap_clk),
        .\b_2_reg_5277_reg[0] (mac_muladd_12ns_8s_20s_20_4_1_U38_n_24),
        .\b_2_reg_5277_reg[11] (b_reg_5209_pp0_iter17_reg),
        .\b_2_reg_5277_reg[11]_0 (mac_muladd_12ns_8s_20s_20_4_1_U38_n_22),
        .\b_2_reg_5277_reg[11]_i_4 ({mac_muladd_12ns_8s_20s_20_4_1_U38_n_3,mac_muladd_12ns_8s_20s_20_4_1_U38_n_4,mac_muladd_12ns_8s_20s_20_4_1_U38_n_5,mac_muladd_12ns_8s_20s_20_4_1_U38_n_6,mac_muladd_12ns_8s_20s_20_4_1_U38_n_7,mac_muladd_12ns_8s_20s_20_4_1_U38_n_8,mac_muladd_12ns_8s_20s_20_4_1_U38_n_9,mac_muladd_12ns_8s_20s_20_4_1_U38_n_10,mac_muladd_12ns_8s_20s_20_4_1_U38_n_11,mac_muladd_12ns_8s_20s_20_4_1_U38_n_12,mac_muladd_12ns_8s_20s_20_4_1_U38_n_13,mac_muladd_12ns_8s_20s_20_4_1_U38_n_14,mac_muladd_12ns_8s_20s_20_4_1_U38_n_15,mac_muladd_12ns_8s_20s_20_4_1_U38_n_16,mac_muladd_12ns_8s_20s_20_4_1_U38_n_17,mac_muladd_12ns_8s_20s_20_4_1_U38_n_18,mac_muladd_12ns_8s_20s_20_4_1_U38_n_19,mac_muladd_12ns_8s_20s_20_4_1_U38_n_20,mac_muladd_12ns_8s_20s_20_4_1_U38_n_21}),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .trunc_ln1289_1_fu_2564_p1(trunc_ln1289_1_fu_2564_p1));
  design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1 mac_muladd_12ns_7ns_17ns_19_4_1_U36
       (.A(mac_muladd_12ns_7s_20s_20_4_1_U37_n_51),
        .P({mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_3,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_4,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_5,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_6,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_7,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_8,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_9,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_10,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_11,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_12,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_13,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_14,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_15,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_16,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_17,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_18,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_19,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_20,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_21}),
        .Q(shl_ln_fu_2477_p3),
        .ap_clk(ap_clk),
        .\tmp_reg_5183_reg[8] ({mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_22,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_23,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_24,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_25,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_26,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_27,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_28,trunc_ln1281_1_fu_2498_p1}));
  design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1 mac_muladd_12ns_7s_20s_20_4_1_U37
       (.A(mac_muladd_12ns_7s_20s_20_4_1_U37_n_51),
        .PCOUT({mac_muladd_12ns_7s_20s_20_4_1_U37_n_3,mac_muladd_12ns_7s_20s_20_4_1_U37_n_4,mac_muladd_12ns_7s_20s_20_4_1_U37_n_5,mac_muladd_12ns_7s_20s_20_4_1_U37_n_6,mac_muladd_12ns_7s_20s_20_4_1_U37_n_7,mac_muladd_12ns_7s_20s_20_4_1_U37_n_8,mac_muladd_12ns_7s_20s_20_4_1_U37_n_9,mac_muladd_12ns_7s_20s_20_4_1_U37_n_10,mac_muladd_12ns_7s_20s_20_4_1_U37_n_11,mac_muladd_12ns_7s_20s_20_4_1_U37_n_12,mac_muladd_12ns_7s_20s_20_4_1_U37_n_13,mac_muladd_12ns_7s_20s_20_4_1_U37_n_14,mac_muladd_12ns_7s_20s_20_4_1_U37_n_15,mac_muladd_12ns_7s_20s_20_4_1_U37_n_16,mac_muladd_12ns_7s_20s_20_4_1_U37_n_17,mac_muladd_12ns_7s_20s_20_4_1_U37_n_18,mac_muladd_12ns_7s_20s_20_4_1_U37_n_19,mac_muladd_12ns_7s_20s_20_4_1_U37_n_20,mac_muladd_12ns_7s_20s_20_4_1_U37_n_21,mac_muladd_12ns_7s_20s_20_4_1_U37_n_22,mac_muladd_12ns_7s_20s_20_4_1_U37_n_23,mac_muladd_12ns_7s_20s_20_4_1_U37_n_24,mac_muladd_12ns_7s_20s_20_4_1_U37_n_25,mac_muladd_12ns_7s_20s_20_4_1_U37_n_26,mac_muladd_12ns_7s_20s_20_4_1_U37_n_27,mac_muladd_12ns_7s_20s_20_4_1_U37_n_28,mac_muladd_12ns_7s_20s_20_4_1_U37_n_29,mac_muladd_12ns_7s_20s_20_4_1_U37_n_30,mac_muladd_12ns_7s_20s_20_4_1_U37_n_31,mac_muladd_12ns_7s_20s_20_4_1_U37_n_32,mac_muladd_12ns_7s_20s_20_4_1_U37_n_33,mac_muladd_12ns_7s_20s_20_4_1_U37_n_34,mac_muladd_12ns_7s_20s_20_4_1_U37_n_35,mac_muladd_12ns_7s_20s_20_4_1_U37_n_36,mac_muladd_12ns_7s_20s_20_4_1_U37_n_37,mac_muladd_12ns_7s_20s_20_4_1_U37_n_38,mac_muladd_12ns_7s_20s_20_4_1_U37_n_39,mac_muladd_12ns_7s_20s_20_4_1_U37_n_40,mac_muladd_12ns_7s_20s_20_4_1_U37_n_41,mac_muladd_12ns_7s_20s_20_4_1_U37_n_42,mac_muladd_12ns_7s_20s_20_4_1_U37_n_43,mac_muladd_12ns_7s_20s_20_4_1_U37_n_44,mac_muladd_12ns_7s_20s_20_4_1_U37_n_45,mac_muladd_12ns_7s_20s_20_4_1_U37_n_46,mac_muladd_12ns_7s_20s_20_4_1_U37_n_47,mac_muladd_12ns_7s_20s_20_4_1_U37_n_48,mac_muladd_12ns_7s_20s_20_4_1_U37_n_49,mac_muladd_12ns_7s_20s_20_4_1_U37_n_50}),
        .Q(shl_ln_fu_2477_p3[12:11]),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_22,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_23,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_24,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_25,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_26,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_27,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_28,trunc_ln1281_1_fu_2498_p1}));
  design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1 mac_muladd_12ns_8ns_19ns_20_4_1_U40
       (.A(mac_muladd_12ns_8s_20s_20_4_1_U41_n_3),
        .P({mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_3,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_4,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_5,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_6,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_7,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_8,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_9,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_10,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_11,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_12,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_13,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_14,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_15,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_16,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_17,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_18,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_19,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_20,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_21,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_22}),
        .Q(shl_ln1_fu_2510_p3),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_3,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_4,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_5,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_6,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_7,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_8,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_9,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_10,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_11,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_12,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_13,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_14,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_15,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_16,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_17,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_18,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_19,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_20,mac_muladd_12ns_7ns_17ns_19_4_1_U36_n_21}),
        .\tmp_3_reg_5188_reg[8] ({mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_23,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_24,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_25,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_26,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_27,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_28,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_29,trunc_ln1285_1_fu_2531_p1}));
  design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1 mac_muladd_12ns_8s_20s_20_4_1_U38
       (.A({mac_muladd_12ns_8s_20s_20_4_1_U41_n_3,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_23,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_24,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_25,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_26,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_27,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_28,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_29,trunc_ln1285_1_fu_2531_p1}),
        .DI(mac_muladd_12ns_8s_20s_20_4_1_U38_n_25),
        .P(mac_muladd_12ns_6s_19ns_20_4_1_U39_n_3),
        .S(mac_muladd_12ns_8s_20s_20_4_1_U38_n_23),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_12ns_8s_20s_20_4_1_U38_n_3,mac_muladd_12ns_8s_20s_20_4_1_U38_n_4,mac_muladd_12ns_8s_20s_20_4_1_U38_n_5,mac_muladd_12ns_8s_20s_20_4_1_U38_n_6,mac_muladd_12ns_8s_20s_20_4_1_U38_n_7,mac_muladd_12ns_8s_20s_20_4_1_U38_n_8,mac_muladd_12ns_8s_20s_20_4_1_U38_n_9,mac_muladd_12ns_8s_20s_20_4_1_U38_n_10,mac_muladd_12ns_8s_20s_20_4_1_U38_n_11,mac_muladd_12ns_8s_20s_20_4_1_U38_n_12,mac_muladd_12ns_8s_20s_20_4_1_U38_n_13,mac_muladd_12ns_8s_20s_20_4_1_U38_n_14,mac_muladd_12ns_8s_20s_20_4_1_U38_n_15,mac_muladd_12ns_8s_20s_20_4_1_U38_n_16,mac_muladd_12ns_8s_20s_20_4_1_U38_n_17,mac_muladd_12ns_8s_20s_20_4_1_U38_n_18,mac_muladd_12ns_8s_20s_20_4_1_U38_n_19,mac_muladd_12ns_8s_20s_20_4_1_U38_n_20,mac_muladd_12ns_8s_20s_20_4_1_U38_n_21}),
        .p_reg_reg_0(mac_muladd_12ns_8s_20s_20_4_1_U38_n_22),
        .p_reg_reg_1(mac_muladd_12ns_8s_20s_20_4_1_U38_n_24));
  design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1_12 mac_muladd_12ns_8s_20s_20_4_1_U41
       (.A(mac_muladd_12ns_8s_20s_20_4_1_U41_n_3),
        .D(g_2_fu_3204_p30_in),
        .PCOUT({mac_muladd_12ns_7s_20s_20_4_1_U37_n_3,mac_muladd_12ns_7s_20s_20_4_1_U37_n_4,mac_muladd_12ns_7s_20s_20_4_1_U37_n_5,mac_muladd_12ns_7s_20s_20_4_1_U37_n_6,mac_muladd_12ns_7s_20s_20_4_1_U37_n_7,mac_muladd_12ns_7s_20s_20_4_1_U37_n_8,mac_muladd_12ns_7s_20s_20_4_1_U37_n_9,mac_muladd_12ns_7s_20s_20_4_1_U37_n_10,mac_muladd_12ns_7s_20s_20_4_1_U37_n_11,mac_muladd_12ns_7s_20s_20_4_1_U37_n_12,mac_muladd_12ns_7s_20s_20_4_1_U37_n_13,mac_muladd_12ns_7s_20s_20_4_1_U37_n_14,mac_muladd_12ns_7s_20s_20_4_1_U37_n_15,mac_muladd_12ns_7s_20s_20_4_1_U37_n_16,mac_muladd_12ns_7s_20s_20_4_1_U37_n_17,mac_muladd_12ns_7s_20s_20_4_1_U37_n_18,mac_muladd_12ns_7s_20s_20_4_1_U37_n_19,mac_muladd_12ns_7s_20s_20_4_1_U37_n_20,mac_muladd_12ns_7s_20s_20_4_1_U37_n_21,mac_muladd_12ns_7s_20s_20_4_1_U37_n_22,mac_muladd_12ns_7s_20s_20_4_1_U37_n_23,mac_muladd_12ns_7s_20s_20_4_1_U37_n_24,mac_muladd_12ns_7s_20s_20_4_1_U37_n_25,mac_muladd_12ns_7s_20s_20_4_1_U37_n_26,mac_muladd_12ns_7s_20s_20_4_1_U37_n_27,mac_muladd_12ns_7s_20s_20_4_1_U37_n_28,mac_muladd_12ns_7s_20s_20_4_1_U37_n_29,mac_muladd_12ns_7s_20s_20_4_1_U37_n_30,mac_muladd_12ns_7s_20s_20_4_1_U37_n_31,mac_muladd_12ns_7s_20s_20_4_1_U37_n_32,mac_muladd_12ns_7s_20s_20_4_1_U37_n_33,mac_muladd_12ns_7s_20s_20_4_1_U37_n_34,mac_muladd_12ns_7s_20s_20_4_1_U37_n_35,mac_muladd_12ns_7s_20s_20_4_1_U37_n_36,mac_muladd_12ns_7s_20s_20_4_1_U37_n_37,mac_muladd_12ns_7s_20s_20_4_1_U37_n_38,mac_muladd_12ns_7s_20s_20_4_1_U37_n_39,mac_muladd_12ns_7s_20s_20_4_1_U37_n_40,mac_muladd_12ns_7s_20s_20_4_1_U37_n_41,mac_muladd_12ns_7s_20s_20_4_1_U37_n_42,mac_muladd_12ns_7s_20s_20_4_1_U37_n_43,mac_muladd_12ns_7s_20s_20_4_1_U37_n_44,mac_muladd_12ns_7s_20s_20_4_1_U37_n_45,mac_muladd_12ns_7s_20s_20_4_1_U37_n_46,mac_muladd_12ns_7s_20s_20_4_1_U37_n_47,mac_muladd_12ns_7s_20s_20_4_1_U37_n_48,mac_muladd_12ns_7s_20s_20_4_1_U37_n_49,mac_muladd_12ns_7s_20s_20_4_1_U37_n_50}),
        .Q(shl_ln1_fu_2510_p3[12:11]),
        .SS(mac_muladd_12ns_8s_20s_20_4_1_U41_n_4),
        .ap_clk(ap_clk),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\g_2_reg_5396_reg[11]_i_3 (zext_ln1303_fu_3165_p1),
        .g_reg_5204_pp0_iter18_reg(g_reg_5204_pp0_iter18_reg),
        .p_reg_reg({mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_23,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_24,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_25,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_26,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_27,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_28,mac_muladd_12ns_8ns_19ns_20_4_1_U40_n_29,trunc_ln1285_1_fu_2531_p1}));
  design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U35
       (.P({mac_muladd_16s_16s_16ns_16_4_1_U35_n_3,mac_muladd_16s_16s_16ns_16_4_1_U35_n_4,mac_muladd_16s_16s_16ns_16_4_1_U35_n_5,mac_muladd_16s_16s_16ns_16_4_1_U35_n_6,mac_muladd_16s_16s_16ns_16_4_1_U35_n_7,mac_muladd_16s_16s_16ns_16_4_1_U35_n_8,mac_muladd_16s_16s_16ns_16_4_1_U35_n_9,mac_muladd_16s_16s_16ns_16_4_1_U35_n_10,mac_muladd_16s_16s_16ns_16_4_1_U35_n_11,mac_muladd_16s_16s_16ns_16_4_1_U35_n_12,mac_muladd_16s_16s_16ns_16_4_1_U35_n_13}),
        .ZplateHorContDelta_val(ZplateHorContDelta_val),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(d),
        .p_reg_reg_1(p_reg_reg_0),
        .phi_mul_fu_492_reg(phi_mul_fu_492_reg));
  design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 mul_11ns_13ns_23_1_1_U27
       (.A({trunc_ln565_11_reg_4965_pp0_iter9_reg,add_ln549_reg_4981_pp0_iter9_reg[1],add_ln549_1_reg_4987_pp0_iter9_reg[0]}),
        .P({mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11}),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1_13 mul_11ns_13ns_23_1_1_U28
       (.A(add_ln549_1_reg_4987_pp0_iter9_reg),
        .P({mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11}),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1_14 mul_11ns_13ns_23_1_1_U29
       (.A({add_ln549_reg_4981_pp0_iter9_reg,add_ln549_1_reg_4987_pp0_iter9_reg[0]}),
        .P({mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11}),
        .ap_clk(ap_clk));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1356_reg_5290_reg
       (.A({lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_16,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_17,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_18,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_23,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_24,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_25,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_26,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_27,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_28,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_29,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_30,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_31,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_32,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_33,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_34,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_35,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_36,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_37,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_38}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1356_reg_5290_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1356_reg_5290_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1356_reg_5290_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1356_reg_5290_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(frp_pipeline_valid_U_valid_out[16]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1356_reg_5290_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1356_reg_5290_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1356_reg_5290_reg_P_UNCONNECTED[47:28],tmp_32_fu_3230_p3,mul_ln1356_reg_5290_reg_n_82,mul_ln1356_reg_5290_reg_n_83,mul_ln1356_reg_5290_reg_n_84,mul_ln1356_reg_5290_reg_n_85,mul_ln1356_reg_5290_reg_n_86,mul_ln1356_reg_5290_reg_n_87,mul_ln1356_reg_5290_reg_n_88,mul_ln1356_reg_5290_reg_n_89,mul_ln1356_reg_5290_reg_n_90,mul_ln1356_reg_5290_reg_n_91,mul_ln1356_reg_5290_reg_n_92,mul_ln1356_reg_5290_reg_n_93,mul_ln1356_reg_5290_reg_n_94,mul_ln1356_reg_5290_reg_n_95,mul_ln1356_reg_5290_reg_n_96,mul_ln1356_reg_5290_reg_n_97,mul_ln1356_reg_5290_reg_n_98,mul_ln1356_reg_5290_reg_n_99,mul_ln1356_reg_5290_reg_n_100,mul_ln1356_reg_5290_reg_n_101,mul_ln1356_reg_5290_reg_n_102,mul_ln1356_reg_5290_reg_n_103,mul_ln1356_reg_5290_reg_n_104,mul_ln1356_reg_5290_reg_n_105,mul_ln1356_reg_5290_reg_n_106,mul_ln1356_reg_5290_reg_n_107,mul_ln1356_reg_5290_reg_n_108}),
        .PATTERNBDETECT(NLW_mul_ln1356_reg_5290_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1356_reg_5290_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1356_reg_5290_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1356_reg_5290_reg_UNDERFLOW_UNCONNECTED));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/or_ln1494_reg_5074_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14 " *) 
  SRL16E \or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln1494_fu_2131_p2),
        .Q(\or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter2_hHatch_reg_1414),
        .O(or_ln1494_fu_2131_p2));
  FDRE \or_ln1494_reg_5074_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1494_reg_5074_pp0_iter15_reg_reg[0]_srl14_n_3 ),
        .Q(or_ln1494_reg_5074_pp0_iter16_reg),
        .R(1'b0));
  FDRE \or_ln1494_reg_5074_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln1494_reg_5074_pp0_iter16_reg),
        .Q(or_ln1494_reg_5074_pp0_iter17_reg),
        .R(1'b0));
  FDRE \or_ln1494_reg_5074_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln1494_reg_5074_pp0_iter17_reg),
        .Q(or_ln1494_reg_5074_pp0_iter18_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_10 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ),
        .I1(rSerie[17]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_2 
       (.I0(data0[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\rampVal_loc_0_fu_332_reg[11]_0 [0]),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_7 
       (.I0(ap_predicate_pred1790_state21),
        .I1(valid_out[1]),
        .I2(add_ln1359_reg_5442[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_9 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [0]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(add_ln1533_fu_3958_p2[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11 
       (.I0(ap_predicate_pred2528_state21),
        .I1(ap_predicate_pred2519_state21),
        .I2(ap_predicate_pred2510_state21),
        .I3(ap_predicate_pred2500_state21),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2334_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFBBBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_13 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2582_state21),
        .I3(ap_predicate_pred2169_state21),
        .I4(ap_predicate_pred2595_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [10]),
        .O(data0[10]));
  LUT6 #(
    .INIT(64'hFAFAFAFACACACAEA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_13_n_3 ),
        .I1(ap_predicate_pred2645_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2632_state21),
        .I4(ap_predicate_pred2189_state21),
        .I5(ap_predicate_pred2212_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_6 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [10]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2212_state21),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hAA88A888)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_21_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .I2(ap_predicate_pred2528_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_12 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [11]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[11]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_23_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2548_state21),
        .I2(ap_predicate_pred2542_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_15 
       (.I0(ap_predicate_pred1790_state21),
        .I1(ap_predicate_pred2087_state20),
        .I2(valid_out[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h04FF0000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_16 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ),
        .I2(ap_predicate_pred2595_state21),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_12_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0000444000000000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17 
       (.I0(ap_predicate_pred2645_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2632_state21),
        .I3(ap_predicate_pred2189_state21),
        .I4(ap_predicate_pred2212_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18 
       (.I0(ap_predicate_pred2081_state20),
        .I1(ap_predicate_pred2483_state21),
        .I2(valid_out[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hA8FFFFA8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2081_state20),
        .I2(ap_predicate_pred2483_state21),
        .I3(trunc_ln565_reg_1410[7]),
        .I4(trunc_ln565_reg_1410[6]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [11]),
        .O(data0[11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20 
       (.I0(ap_predicate_pred2475_state21),
        .I1(ap_predicate_pred2468_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2461_state21),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h11111115)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_21 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2534_state21),
        .I3(ap_predicate_pred2548_state21),
        .I4(ap_predicate_pred2542_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_23 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2500_state21),
        .I3(ap_predicate_pred2510_state21),
        .I4(ap_predicate_pred2519_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_24 
       (.I0(ap_predicate_pred2528_state21),
        .I1(ap_predicate_pred2534_state21),
        .I2(valid_out[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h0F0F0F7F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_25 
       (.I0(ap_predicate_pred2475_state21),
        .I1(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2468_state21),
        .I4(ap_predicate_pred2461_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAEAEA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_6 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_16_n_3 ),
        .I1(\rampVal_loc_0_fu_332_reg[11]_0 [11]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h141414141414FF14)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_7 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ),
        .I1(rSerie[3]),
        .I2(rSerie[0]),
        .I3(\rampVal_2_loc_0_fu_292_reg[11]_1 [11]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8 
       (.I0(ap_predicate_pred2384_state21),
        .I1(ap_predicate_pred2483_state21),
        .I2(ap_predicate_pred2081_state20),
        .I3(valid_out[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_10 
       (.I0(ap_predicate_pred2081_state20),
        .I1(bSerie0),
        .I2(rSerie[18]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .I4(\rampVal_2_loc_0_fu_292_reg[11]_1 [1]),
        .I5(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [1]),
        .O(data0[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_5 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [1]),
        .I1(ap_predicate_pred2212_state21),
        .I2(ap_predicate_pred2645_state21),
        .I3(valid_out[1]),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_7 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [1]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[1]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_8 
       (.I0(ap_predicate_pred2156_state20),
        .I1(add_ln1359_reg_5442[1]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_11 
       (.I0(ap_predicate_pred2156_state20),
        .I1(add_ln1359_reg_5442[2]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFF80000F0F80000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_5 
       (.I0(ap_predicate_pred2645_state21),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .I2(ap_predicate_pred2196_state21),
        .I3(ap_predicate_pred2212_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00088808)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_6 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2196_state21),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [2]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h404040404040FF40)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_7 
       (.I0(ap_predicate_pred2081_state20),
        .I1(bSerie0),
        .I2(rSerie[19]),
        .I3(\rampVal_2_loc_0_fu_292_reg[11]_1 [2]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_8 
       (.I0(ap_predicate_pred2454_state21),
        .I1(ap_predicate_pred2461_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2468_state21),
        .I4(ap_predicate_pred2475_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_9 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [2]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[2]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [3]),
        .O(data0[3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_5 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [3]),
        .I1(ap_predicate_pred2212_state21),
        .I2(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_6 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[3]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_8 
       (.I0(ap_predicate_pred2156_state20),
        .I1(add_ln1359_reg_5442[3]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h080808AA08080808)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .I1(rSerie[20]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_11 
       (.I0(add_ln1533_fu_3958_p2[4]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hFF1FFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_12 
       (.I0(ap_predicate_pred2184_state21),
        .I1(ap_predicate_pred2620_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2632_state21),
        .I4(conv2_i_i10_i246_reg_1310),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hFAEAEAEABAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ),
        .I1(ap_predicate_pred2212_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2645_state21),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222A22)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_12_n_3 ),
        .I2(ap_predicate_pred2595_state21),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_8_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_11 
       (.I0(add_ln1533_fu_3958_p2[5]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [5]),
        .O(data0[5]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_5 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [5]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2212_state21),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_6 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .I1(rSerie[22]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ),
        .I3(\rampVal_2_loc_0_fu_292_reg[11]_1 [5]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_11 
       (.I0(ap_predicate_pred2475_state21),
        .I1(ap_predicate_pred2468_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2461_state21),
        .I4(ap_predicate_pred2454_state21),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_12 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [6]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_2 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2196_state21),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [6]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_3 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2196_state21),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_11_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_13_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBABFAAAAAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ),
        .I1(add_ln1533_fu_3958_p2[6]),
        .I2(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I3(\hdata_loc_0_fu_308_reg[11]_0 [6]),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2334_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000000022200000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_10 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .I1(ap_predicate_pred2595_state21),
        .I2(ap_predicate_pred2169_state21),
        .I3(ap_predicate_pred2582_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h00005400)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_11 
       (.I0(ap_predicate_pred2212_state21),
        .I1(ap_predicate_pred2189_state21),
        .I2(ap_predicate_pred2632_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12 
       (.I0(ap_predicate_pred2519_state21),
        .I1(ap_predicate_pred2510_state21),
        .I2(ap_predicate_pred2500_state21),
        .I3(ap_predicate_pred2528_state21),
        .I4(valid_out[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2534_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_2 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2196_state21),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [7]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_3 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_8_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_10_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_11_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .I1(ap_predicate_pred2169_state21),
        .I2(ap_predicate_pred2582_state21),
        .I3(ap_predicate_pred2595_state21),
        .I4(valid_out[1]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_6 
       (.I0(ap_predicate_pred2542_state21),
        .I1(ap_predicate_pred2548_state21),
        .I2(ap_predicate_pred1790_state21),
        .I3(ap_predicate_pred2087_state20),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2156_state20),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_8 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .I1(data4),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2179_state21),
        .I4(ap_predicate_pred2608_state21),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_9 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [7]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2212_state21),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2528_state21),
        .I3(ap_predicate_pred2500_state21),
        .I4(ap_predicate_pred2510_state21),
        .I5(ap_predicate_pred2519_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11 
       (.I0(ap_predicate_pred2156_state20),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2087_state20),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_14 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [8]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [8]),
        .O(data0[8]));
  LUT6 #(
    .INIT(64'h3131313131310111)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2534_state21),
        .I4(ap_predicate_pred2548_state21),
        .I5(ap_predicate_pred2542_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_6 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_16_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [9]),
        .O(data0[9]));
  LUT6 #(
    .INIT(64'h00000000FFFEAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_13_n_3 ),
        .I1(ap_predicate_pred2189_state21),
        .I2(ap_predicate_pred2645_state21),
        .I3(ap_predicate_pred2212_state21),
        .I4(valid_out[1]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_17_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_6 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [9]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2212_state21),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_6 
       (.I0(ap_predicate_pred2384_state21),
        .I1(valid_out[1]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(\rampVal_2_loc_0_fu_292_reg[11]_1 [0]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hA8880888)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .I1(g_2_reg_5396[0]),
        .I2(ap_predicate_pred2519_state21),
        .I3(valid_out[1]),
        .I4(b_2_reg_5277_pp0_iter19_reg[0]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_10 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [10]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[10]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h407FFFFFFFFFFFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_12 
       (.I0(trunc_ln565_reg_1410[7]),
        .I1(icmp_reg_1351),
        .I2(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I3(trunc_ln565_reg_1410[6]),
        .I4(ap_predicate_pred2384_state21),
        .I5(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13 
       (.I0(trunc_ln565_reg_1410[5]),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [10]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFD)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14 
       (.I0(ap_predicate_pred2595_state21_i_3_n_3),
        .I1(ap_predicate_pred2632_state21_reg_0[1]),
        .I2(ap_predicate_pred2632_state21_reg_0[0]),
        .I3(ap_predicate_pred2632_state21_reg_0[6]),
        .I4(ap_predicate_pred2632_state21_reg_0[7]),
        .I5(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16 
       (.I0(ap_predicate_pred2620_state21),
        .I1(ap_predicate_pred2184_state21),
        .I2(ap_predicate_pred2632_state21),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2174_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2595_state21),
        .I2(ap_predicate_pred2582_state21),
        .I3(ap_predicate_pred2169_state21),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0111001101111111)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28_n_3 ),
        .I2(data0[10]),
        .I3(cmp2_i236_reg_1295),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_6_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EA2A0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_8 
       (.I0(gSerie[27]),
        .I1(icmp_reg_1351),
        .I2(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I3(tmp_1_fu_3813_p3[10]),
        .I4(bSerie0),
        .I5(ap_predicate_pred2334_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888880)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2087_state20),
        .I3(ap_predicate_pred2156_state20),
        .I4(ap_predicate_pred2081_state20),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_5_n_3 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFFFEEEEEEEEEEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_10 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14_n_3 ),
        .I2(b_2_reg_5277_pp0_iter19_reg[11]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ),
        .I4(g_2_reg_5396[11]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_29_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h55557555)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_11 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .I1(cmp2_i236_reg_1295),
        .I2(ap_predicate_pred1790_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2156_state20),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h4F5F)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13 
       (.I0(ap_predicate_pred2156_state20),
        .I1(ap_predicate_pred1790_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2087_state20),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2081_state20),
        .I3(ap_predicate_pred2483_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h2000202020000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_19 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [11]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I3(trunc_ln565_reg_1410[7]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I5(trunc_ln565_reg_1410[6]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2081_state20),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h0000AA3C00000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_21 
       (.I0(tmp_1_fu_3813_p3[11]),
        .I1(gSerie[0]),
        .I2(gSerie[3]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I4(ap_predicate_pred2334_state21),
        .I5(bSerie0),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ),
        .I1(ap_predicate_pred2542_state21),
        .I2(ap_predicate_pred2548_state21),
        .I3(ap_predicate_pred2534_state21),
        .I4(valid_out[1]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2582_state21),
        .I2(ap_predicate_pred2169_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_25 
       (.I0(ap_predicate_pred2174_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2179_state21),
        .I3(ap_predicate_pred2608_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26 
       (.I0(ap_predicate_pred2632_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2184_state21),
        .I3(ap_predicate_pred2620_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28 
       (.I0(ap_predicate_pred2196_state21),
        .I1(ap_predicate_pred2645_state21),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2189_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_29 
       (.I0(ap_predicate_pred2519_state21),
        .I1(ap_predicate_pred2510_state21),
        .I2(ap_predicate_pred2500_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2528_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I1(ap_predicate_pred2632_state21_reg_0[7]),
        .I2(ap_predicate_pred2632_state21_reg_0[6]),
        .I3(ap_predicate_pred2632_state21_reg_0[0]),
        .I4(ap_predicate_pred2632_state21_reg_0[1]),
        .I5(ap_predicate_pred2595_state21_i_3_n_3),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7 
       (.I0(ap_predicate_pred2189_state21),
        .I1(ap_predicate_pred2645_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2212_state21),
        .I4(ap_predicate_pred2196_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_6 
       (.I0(trunc_ln565_reg_1410[6]),
        .I1(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I2(icmp_reg_1351),
        .I3(trunc_ln565_reg_1410[7]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_7 
       (.I0(ap_predicate_pred2384_state21),
        .I1(valid_out[1]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(\rampVal_2_loc_0_fu_292_reg[11]_1 [1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_8 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .I1(g_2_reg_5396[1]),
        .I2(ap_predicate_pred2519_state21),
        .I3(valid_out[1]),
        .I4(b_2_reg_5277_pp0_iter19_reg[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_10 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[2]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_5 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [2]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[2]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_9 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .I1(g_2_reg_5396[2]),
        .I2(ap_predicate_pred2519_state21),
        .I3(valid_out[1]),
        .I4(b_2_reg_5277_pp0_iter19_reg[2]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_11 
       (.I0(ap_predicate_pred1790_state21),
        .I1(add_ln1359_reg_5442[3]),
        .I2(cmp2_i236_reg_1295),
        .I3(ap_predicate_pred2156_state20),
        .I4(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_12 
       (.I0(ap_predicate_pred2184_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2620_state21),
        .I3(ap_predicate_pred2632_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_8 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[3]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_9 
       (.I0(ap_predicate_pred2081_state20),
        .I1(bSerie0),
        .I2(ap_predicate_pred2334_state21),
        .I3(gSerie[20]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I5(tmp_1_fu_3813_p3[3]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_12 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [4]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hEA2A000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_13 
       (.I0(gSerie[21]),
        .I1(icmp_reg_1351),
        .I2(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I3(tmp_1_fu_3813_p3[4]),
        .I4(ap_predicate_pred2483_state21),
        .I5(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h55FF3FFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_15 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [4]),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I2(ap_predicate_pred2645_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2212_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_7 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[4]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2156_state20),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_11 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[5]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_12 
       (.I0(ap_predicate_pred2081_state20),
        .I1(bSerie0),
        .I2(ap_predicate_pred2334_state21),
        .I3(gSerie[22]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I5(tmp_1_fu_3813_p3[5]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_11_n_3 ),
        .I2(b_2_reg_5277_pp0_iter19_reg[5]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ),
        .I4(g_2_reg_5396[5]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_9 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_12_n_3 ),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [5]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(add_ln1533_fu_3958_p2[5]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_11 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[6]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h55FF3FFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_13 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [6]),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I2(ap_predicate_pred2645_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2212_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ),
        .I2(gSerie[23]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I4(tmp_1_fu_3813_p3[6]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_7_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000FD)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_6 
       (.I0(cmp2_i236_reg_1295),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_13_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_4_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_7 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [6]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[6]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_8 
       (.I0(ap_predicate_pred2461_state21),
        .I1(ap_predicate_pred2454_state21),
        .I2(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_10 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [7]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I3(trunc_ln565_reg_1410[6]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I5(trunc_ln565_reg_1410[7]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_11 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_12_n_3 ),
        .I2(b_2_reg_5277_pp0_iter19_reg[7]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ),
        .I4(g_2_reg_5396[7]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_12 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[7]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ),
        .I2(gSerie[24]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I4(tmp_1_fu_3813_p3[7]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_7_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_7 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [7]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[7]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2519_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h000001FF00000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15 
       (.I0(ap_predicate_pred2542_state21),
        .I1(ap_predicate_pred2548_state21),
        .I2(ap_predicate_pred2534_state21),
        .I3(valid_out[1]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_29_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h55FF3FFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_16 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [8]),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .I2(ap_predicate_pred2645_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2212_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_7 
       (.I0(ap_predicate_pred2081_state20),
        .I1(bSerie0),
        .I2(ap_predicate_pred2334_state21),
        .I3(gSerie[25]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I5(tmp_1_fu_3813_p3[8]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8 
       (.I0(ap_predicate_pred2384_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2468_state21),
        .I3(ap_predicate_pred2475_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2461_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_11 
       (.I0(ap_predicate_pred2081_state20),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2334_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2483_state21),
        .I3(ap_predicate_pred2081_state20),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13 
       (.I0(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I1(icmp_reg_1351),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_14 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [9]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[9]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18 
       (.I0(ap_predicate_pred2179_state21),
        .I1(ap_predicate_pred2620_state21),
        .I2(ap_predicate_pred2184_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2632_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_19 
       (.I0(ap_predicate_pred2632_state21),
        .I1(ap_predicate_pred2184_state21),
        .I2(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ),
        .I2(tmp_1_fu_3813_p3[9]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .I4(gSerie[26]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_14_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_8 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .I1(g_2_reg_5396[9]),
        .I2(ap_predicate_pred2519_state21),
        .I3(valid_out[1]),
        .I4(b_2_reg_5277_pp0_iter19_reg[9]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_2 
       (.I0(cmp2_i236_reg_1295),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_2_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_3 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[0]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_6 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [0]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[0]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_6_n_3 ),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I3(bSerie0),
        .I4(tmp_1_fu_3813_p3[0]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h3333333333333337)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12 
       (.I0(ap_predicate_pred2118_state20),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2500_state21),
        .I3(ap_predicate_pred2510_state21),
        .I4(ap_predicate_pred2519_state21),
        .I5(ap_predicate_pred2334_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_13 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred1790_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000010505)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_14 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ),
        .I1(ap_predicate_pred2157_state20),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ),
        .I3(ap_predicate_pred1790_state21),
        .I4(valid_out[1]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_15 
       (.I0(add_ln1533_fu_3958_p2[10]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [10]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16 
       (.I0(cmp2_i236_reg_1295),
        .I1(ap_predicate_pred2334_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18 
       (.I0(cmp2_i236_reg_1295),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2196_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19 
       (.I0(ap_predicate_pred2483_state21),
        .I1(ap_predicate_pred2384_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_5 
       (.I0(cmp2_i236_reg_1295),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I2(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I3(\rampVal_3_loc_0_fu_336_reg[11]_0 [10]),
        .I4(ap_predicate_pred2196_state21),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF800080000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_6 
       (.I0(ap_predicate_pred2645_state21),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(\rampVal_loc_0_fu_332_reg[11]_0 [10]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF2FFF2F2F2FFF2FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_7 
       (.I0(bSerie0),
        .I1(tmp_1_fu_3813_p3[10]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13_n_3 ),
        .I5(trunc_ln565_reg_1410[7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hAAAAAA20)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_3_n_3 ),
        .I2(valid_out[1]),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_5_n_3 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_10 
       (.I0(cmp2_i236_reg_1295),
        .I1(\rampVal_3_loc_0_fu_336_reg[11]_0 [11]),
        .I2(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_25_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_11 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_26_n_3 ),
        .I1(ap_predicate_pred2645_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2632_state21),
        .I4(ap_predicate_pred2189_state21),
        .I5(conv2_i_i_i_cast_cast_cast_reg_4932),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2500_state21),
        .I2(ap_predicate_pred2510_state21),
        .I3(ap_predicate_pred2519_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_13 
       (.I0(ap_predicate_pred2542_state21),
        .I1(ap_predicate_pred2548_state21),
        .I2(ap_predicate_pred2169_state21),
        .I3(ap_predicate_pred2582_state21),
        .I4(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14 
       (.I0(ap_predicate_pred2461_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2468_state21),
        .I3(ap_predicate_pred2475_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_15 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_27_n_3 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEF0F0F0F0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_16 
       (.I0(ap_predicate_pred2384_state21),
        .I1(ap_predicate_pred2483_state21),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ),
        .I3(ap_predicate_pred2174_state21),
        .I4(ap_predicate_pred2595_state21),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17 
       (.I0(ap_predicate_pred2608_state21),
        .I1(ap_predicate_pred2179_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_34_n_3 ),
        .I1(ap_predicate_pred2528_state21),
        .I2(ap_predicate_pred2534_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2174_state21),
        .I5(ap_predicate_pred2595_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8088800088888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_21 
       (.I0(ap_predicate_pred2334_state21),
        .I1(valid_out[1]),
        .I2(add_ln1533_fu_3958_p2[11]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\hdata_loc_0_fu_308_reg[11]_0 [11]),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_22 
       (.I0(ap_predicate_pred2157_state20),
        .I1(ap_predicate_pred2608_state21),
        .I2(ap_predicate_pred2179_state21),
        .I3(ap_predicate_pred1790_state21),
        .I4(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_23 
       (.I0(ap_predicate_pred2595_state21),
        .I1(ap_predicate_pred2174_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2534_state21),
        .I4(ap_predicate_pred2528_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_24 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2143_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h0000AFAF0000CC0C)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_25 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [11]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ),
        .I2(cmp2_i236_reg_1295),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_26 
       (.I0(ap_predicate_pred2196_state21),
        .I1(ap_predicate_pred2212_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_27 
       (.I0(ap_predicate_pred2534_state21),
        .I1(ap_predicate_pred2528_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .I4(ap_predicate_pred2448_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hEBAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_28 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I1(\bSerie_reg[3]__0_n_3 ),
        .I2(\bSerie_reg[0]__0_n_3 ),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2483_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_3 
       (.I0(ap_predicate_pred2118_state20),
        .I1(ap_predicate_pred2157_state20),
        .I2(ap_predicate_pred2143_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_31 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2384_state21),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'hAA00EA00AA00AA00)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_32 
       (.I0(ap_predicate_pred2483_state21),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(ap_predicate_pred2384_state21),
        .I3(valid_out[1]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [11]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_34 
       (.I0(ap_predicate_pred2582_state21),
        .I1(ap_predicate_pred2169_state21),
        .I2(ap_predicate_pred2548_state21),
        .I3(ap_predicate_pred2542_state21),
        .I4(ap_predicate_pred2143_state20),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2161_state20),
        .I2(ap_predicate_pred2147_state20),
        .I3(ap_predicate_pred2122_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_5 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_13_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_15_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_16_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00AA02AA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .I1(ap_predicate_pred2620_state21),
        .I2(ap_predicate_pred2184_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2632_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_10 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [1]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h800080008000AA2A)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_2 
       (.I0(cmp2_i236_reg_1295),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2196_state21),
        .I3(data0[1]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_5_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_4 
       (.I0(ap_predicate_pred2179_state21),
        .I1(ap_predicate_pred2608_state21),
        .I2(ap_predicate_pred2157_state20),
        .I3(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_5 
       (.I0(cmp2_i236_reg_1295),
        .I1(add_ln1359_reg_5442[1]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred1790_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_8 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [1]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[1]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00000000B8888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_9 
       (.I0(tmp_1_fu_3813_p3[1]),
        .I1(bSerie0),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_10_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I4(trunc_ln565_reg_1410[7]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_10 
       (.I0(add_ln1533_fu_3958_p2[2]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [2]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_11 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [2]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8888880808088808)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_5_n_3 ),
        .I1(cmp2_i236_reg_1295),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I3(\rampVal_3_loc_0_fu_336_reg[11]_0 [2]),
        .I4(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred1790_state21),
        .I3(ap_predicate_pred2179_state21),
        .I4(ap_predicate_pred2608_state21),
        .I5(ap_predicate_pred2157_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF808F00000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_7 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_11_n_3 ),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(bSerie0),
        .I3(tmp_1_fu_3813_p3[2]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_16_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00AA00AA00AA02AA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_11_n_3 ),
        .I1(ap_predicate_pred2475_state21),
        .I2(ap_predicate_pred2468_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2461_state21),
        .I5(ap_predicate_pred2454_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2454_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2448_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_14 
       (.I0(add_ln1533_fu_3958_p2[3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [3]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_15 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [3]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_16 
       (.I0(ap_predicate_pred2122_state20),
        .I1(ap_predicate_pred2147_state20),
        .I2(ap_predicate_pred2161_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h800080008000AA2A)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_2 
       (.I0(cmp2_i236_reg_1295),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2196_state21),
        .I3(data0[3]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7 
       (.I0(ap_predicate_pred2189_state21),
        .I1(ap_predicate_pred2645_state21),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFF80000000800000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_8 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_15_n_3 ),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I3(bSerie0),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_16_n_3 ),
        .I5(tmp_1_fu_3813_p3[3]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hFFFDDDDD)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_9 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I2(ap_predicate_pred2483_state21),
        .I3(ap_predicate_pred2384_state21),
        .I4(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_11 
       (.I0(ap_predicate_pred2384_state21),
        .I1(ap_predicate_pred2483_state21),
        .I2(ap_predicate_pred2122_state20),
        .I3(ap_predicate_pred2147_state20),
        .I4(ap_predicate_pred2161_state20),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDF5F5F5F5)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_12 
       (.I0(data_in[28]),
        .I1(ap_predicate_pred2448_state21),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15_n_3 ),
        .I3(ap_predicate_pred2461_state21),
        .I4(ap_predicate_pred2454_state21),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_13 
       (.I0(trunc_ln565_reg_1410[7]),
        .I1(ap_predicate_pred2483_state21),
        .I2(ap_predicate_pred2384_state21),
        .I3(valid_out[1]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [4]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h1000000011111111)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_5 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(cmp2_i236_reg_1295),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_14_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAA000000C0000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_6 
       (.I0(data0[4]),
        .I1(\rampVal_loc_0_fu_332_reg[11]_0 [4]),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(cmp2_i236_reg_1295),
        .I5(ap_predicate_pred2196_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_8 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [4]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[4]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_9 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2157_state20),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_10 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [5]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_4 
       (.I0(cmp2_i236_reg_1295),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I2(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I3(\rampVal_3_loc_0_fu_336_reg[11]_0 [5]),
        .I4(ap_predicate_pred2196_state21),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF800080000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_5 
       (.I0(ap_predicate_pred2645_state21),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(\rampVal_loc_0_fu_332_reg[11]_0 [5]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAFBAAFBFFFFAAFB)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_7 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_10_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I4(bSerie0),
        .I5(tmp_1_fu_3813_p3[5]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_8 
       (.I0(\hdata_loc_0_fu_308_reg[11]_0 [5]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(add_ln1533_fu_3958_p2[5]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2334_state21),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_9 
       (.I0(ap_predicate_pred1790_state21),
        .I1(add_ln1359_reg_5442[5]),
        .I2(cmp2_i236_reg_1295),
        .I3(ap_predicate_pred2157_state20),
        .I4(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h4F4F444F4F4F4F4F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_11 
       (.I0(tmp_1_fu_3813_p3[6]),
        .I1(bSerie0),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I3(trunc_ln565_reg_1410[7]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [6]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_4 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [6]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h3777BFFFFFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_5 
       (.I0(ap_predicate_pred2212_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2645_state21),
        .I3(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I4(\rampVal_loc_0_fu_332_reg[11]_0 [6]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5040000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_6 
       (.I0(ap_predicate_pred2632_state21),
        .I1(ap_predicate_pred2184_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2620_state21),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .I5(data4),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_8 
       (.I0(b_2_reg_5277_pp0_iter19_reg[6]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [6]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(add_ln1533_fu_3958_p2[6]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_10 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [7]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_5 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [7]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF800080000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_6 
       (.I0(ap_predicate_pred2645_state21),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(\rampVal_loc_0_fu_332_reg[11]_0 [7]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1515FF15)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_8 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I1(trunc_ln565_reg_1410[7]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_10_n_3 ),
        .I3(bSerie0),
        .I4(tmp_1_fu_3813_p3[7]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_9 
       (.I0(add_ln1533_fu_3958_p2[7]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_11 
       (.I0(bSerie0),
        .I1(tmp_1_fu_3813_p3[8]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I3(trunc_ln565_reg_1410[7]),
        .I4(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [8]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2212_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2645_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h00002FAF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_14 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_26_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_17_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_18_n_3 ),
        .I3(data4),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_19_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15 
       (.I0(ap_predicate_pred2475_state21),
        .I1(ap_predicate_pred2468_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h00C8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_17 
       (.I0(ap_predicate_pred2620_state21),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2184_state21),
        .I3(ap_predicate_pred2632_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_18 
       (.I0(ap_predicate_pred2645_state21),
        .I1(ap_predicate_pred2189_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_19 
       (.I0(conv2_i_i_i_cast_cast_cast_reg_4932),
        .I1(ap_predicate_pred2189_state21),
        .I2(ap_predicate_pred2632_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2645_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000FFFF0001FFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_4 
       (.I0(ap_predicate_pred2189_state21),
        .I1(ap_predicate_pred2645_state21),
        .I2(ap_predicate_pred2620_state21),
        .I3(ap_predicate_pred2184_state21),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2632_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1000000011111111)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_12_n_3 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(cmp2_i236_reg_1295),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_13_n_3 ),
        .I4(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_14_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF080008000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_7 
       (.I0(\rampVal_loc_0_fu_332_reg[11]_0 [8]),
        .I1(ap_predicate_pred2212_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2196_state21),
        .I4(data0[8]),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8 
       (.I0(add_ln1533_fu_3958_p2[8]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [8]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_9 
       (.I0(ap_predicate_pred2483_state21),
        .I1(ap_predicate_pred2384_state21),
        .I2(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_4 
       (.I0(cmp2_i236_reg_1295),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I2(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I3(\rampVal_3_loc_0_fu_336_reg[11]_0 [9]),
        .I4(ap_predicate_pred2196_state21),
        .I5(valid_out[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF800080000000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_5 
       (.I0(ap_predicate_pred2645_state21),
        .I1(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(\rampVal_loc_0_fu_332_reg[11]_0 [9]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_18_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF2FFF2F2F2FFF2FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_6 
       (.I0(bSerie0),
        .I1(tmp_1_fu_3813_p3[9]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_19_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_9_n_3 ),
        .I5(trunc_ln565_reg_1410[7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_8 
       (.I0(add_ln1533_fu_3958_p2[9]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\hdata_loc_0_fu_308_reg[11]_0 [9]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_9 
       (.I0(trunc_ln565_reg_1410[5]),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [9]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    pf_all_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(pf_bckgndYUV_U_pf_done),
        .Q(pf_all_done),
        .R(SS));
  (* BlockingType = "1" *) 
  (* CeilLog2FDepth = "5" *) 
  (* CeilLog2Stages = "5" *) 
  (* DataWidth = "36" *) 
  (* FDEPTH = "23" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "22" *) 
  (* NumWrites = "1" *) 
  (* PfAllDoneEnable = "2" *) 
  (* PipeLatency = "22" *) 
  (* PipelineII = "1" *) 
  design_1_v_tpg_0_0_frp_fifoout pf_bckgndYUV_U
       (.ap_clk(ap_clk),
        .ap_rst(SS),
        .ap_start(1'b0),
        .data_in(data_in),
        .data_in_last(ap_loop_exit_ready_pp0_iter20_reg),
        .data_in_vld(frp_pipeline_valid_U_valid_out[21]),
        .data_out(bckgndYUV_din),
        .data_out_read(bckgndYUV_full_n),
        .data_out_vld(bckgndYUV_write),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .pf_all_done(pf_all_done),
        .pf_continue(1'b1),
        .pf_done(pf_bckgndYUV_U_pf_done),
        .pf_ready(pf_bckgndYUV_U_pf_ready),
        .valid({frp_pipeline_valid_U_valid_out[21],valid_out,frp_pipeline_valid_U_valid_out[18:0]}));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[0]_i_3 
       (.I0(\phi_mul_fu_492_reg[15]_0 [3]),
        .I1(phi_mul_fu_492_reg[3]),
        .O(\phi_mul_fu_492[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[0]_i_4 
       (.I0(\phi_mul_fu_492_reg[15]_0 [2]),
        .I1(phi_mul_fu_492_reg[2]),
        .O(\phi_mul_fu_492[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[0]_i_5 
       (.I0(\phi_mul_fu_492_reg[15]_0 [1]),
        .I1(phi_mul_fu_492_reg[1]),
        .O(\phi_mul_fu_492[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[0]_i_6 
       (.I0(\phi_mul_fu_492_reg[15]_0 [0]),
        .I1(phi_mul_fu_492_reg[0]),
        .O(\phi_mul_fu_492[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[12]_i_2 
       (.I0(phi_mul_fu_492_reg[15]),
        .I1(\phi_mul_fu_492_reg[15]_0 [15]),
        .O(\phi_mul_fu_492[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[12]_i_3 
       (.I0(\phi_mul_fu_492_reg[15]_0 [14]),
        .I1(phi_mul_fu_492_reg[14]),
        .O(\phi_mul_fu_492[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[12]_i_4 
       (.I0(\phi_mul_fu_492_reg[15]_0 [13]),
        .I1(phi_mul_fu_492_reg[13]),
        .O(\phi_mul_fu_492[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[12]_i_5 
       (.I0(\phi_mul_fu_492_reg[15]_0 [12]),
        .I1(phi_mul_fu_492_reg[12]),
        .O(\phi_mul_fu_492[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[4]_i_2 
       (.I0(\phi_mul_fu_492_reg[15]_0 [7]),
        .I1(phi_mul_fu_492_reg[7]),
        .O(\phi_mul_fu_492[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[4]_i_3 
       (.I0(\phi_mul_fu_492_reg[15]_0 [6]),
        .I1(phi_mul_fu_492_reg[6]),
        .O(\phi_mul_fu_492[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[4]_i_4 
       (.I0(\phi_mul_fu_492_reg[15]_0 [5]),
        .I1(phi_mul_fu_492_reg[5]),
        .O(\phi_mul_fu_492[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[4]_i_5 
       (.I0(\phi_mul_fu_492_reg[15]_0 [4]),
        .I1(phi_mul_fu_492_reg[4]),
        .O(\phi_mul_fu_492[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[8]_i_2 
       (.I0(\phi_mul_fu_492_reg[15]_0 [11]),
        .I1(phi_mul_fu_492_reg[11]),
        .O(\phi_mul_fu_492[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[8]_i_3 
       (.I0(\phi_mul_fu_492_reg[15]_0 [10]),
        .I1(phi_mul_fu_492_reg[10]),
        .O(\phi_mul_fu_492[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[8]_i_4 
       (.I0(\phi_mul_fu_492_reg[15]_0 [9]),
        .I1(phi_mul_fu_492_reg[9]),
        .O(\phi_mul_fu_492[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_492[8]_i_5 
       (.I0(\phi_mul_fu_492_reg[15]_0 [8]),
        .I1(phi_mul_fu_492_reg[8]),
        .O(\phi_mul_fu_492[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[0]_i_2_n_10 ),
        .Q(phi_mul_fu_492_reg[0]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_492_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\phi_mul_fu_492_reg[0]_i_2_n_3 ,\phi_mul_fu_492_reg[0]_i_2_n_4 ,\phi_mul_fu_492_reg[0]_i_2_n_5 ,\phi_mul_fu_492_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_492_reg[15]_0 [3:0]),
        .O({\phi_mul_fu_492_reg[0]_i_2_n_7 ,\phi_mul_fu_492_reg[0]_i_2_n_8 ,\phi_mul_fu_492_reg[0]_i_2_n_9 ,\phi_mul_fu_492_reg[0]_i_2_n_10 }),
        .S({\phi_mul_fu_492[0]_i_3_n_3 ,\phi_mul_fu_492[0]_i_4_n_3 ,\phi_mul_fu_492[0]_i_5_n_3 ,\phi_mul_fu_492[0]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[10] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[8]_i_1_n_8 ),
        .Q(phi_mul_fu_492_reg[10]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[11] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_492_reg[11]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[12] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[12]_i_1_n_10 ),
        .Q(phi_mul_fu_492_reg[12]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_492_reg[12]_i_1 
       (.CI(\phi_mul_fu_492_reg[8]_i_1_n_3 ),
        .CO({\NLW_phi_mul_fu_492_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_492_reg[12]_i_1_n_4 ,\phi_mul_fu_492_reg[12]_i_1_n_5 ,\phi_mul_fu_492_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul_fu_492_reg[15]_0 [14:12]}),
        .O({\phi_mul_fu_492_reg[12]_i_1_n_7 ,\phi_mul_fu_492_reg[12]_i_1_n_8 ,\phi_mul_fu_492_reg[12]_i_1_n_9 ,\phi_mul_fu_492_reg[12]_i_1_n_10 }),
        .S({\phi_mul_fu_492[12]_i_2_n_3 ,\phi_mul_fu_492[12]_i_3_n_3 ,\phi_mul_fu_492[12]_i_4_n_3 ,\phi_mul_fu_492[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[13] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[12]_i_1_n_9 ),
        .Q(phi_mul_fu_492_reg[13]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[14] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[12]_i_1_n_8 ),
        .Q(phi_mul_fu_492_reg[14]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[15] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_492_reg[15]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[0]_i_2_n_9 ),
        .Q(phi_mul_fu_492_reg[1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[0]_i_2_n_8 ),
        .Q(phi_mul_fu_492_reg[2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[0]_i_2_n_7 ),
        .Q(phi_mul_fu_492_reg[3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[4]_i_1_n_10 ),
        .Q(phi_mul_fu_492_reg[4]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_492_reg[4]_i_1 
       (.CI(\phi_mul_fu_492_reg[0]_i_2_n_3 ),
        .CO({\phi_mul_fu_492_reg[4]_i_1_n_3 ,\phi_mul_fu_492_reg[4]_i_1_n_4 ,\phi_mul_fu_492_reg[4]_i_1_n_5 ,\phi_mul_fu_492_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_492_reg[15]_0 [7:4]),
        .O({\phi_mul_fu_492_reg[4]_i_1_n_7 ,\phi_mul_fu_492_reg[4]_i_1_n_8 ,\phi_mul_fu_492_reg[4]_i_1_n_9 ,\phi_mul_fu_492_reg[4]_i_1_n_10 }),
        .S({\phi_mul_fu_492[4]_i_2_n_3 ,\phi_mul_fu_492[4]_i_3_n_3 ,\phi_mul_fu_492[4]_i_4_n_3 ,\phi_mul_fu_492[4]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[4]_i_1_n_9 ),
        .Q(phi_mul_fu_492_reg[5]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[4]_i_1_n_8 ),
        .Q(phi_mul_fu_492_reg[6]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[4]_i_1_n_7 ),
        .Q(phi_mul_fu_492_reg[7]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[8]_i_1_n_10 ),
        .Q(phi_mul_fu_492_reg[8]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_492_reg[8]_i_1 
       (.CI(\phi_mul_fu_492_reg[4]_i_1_n_3 ),
        .CO({\phi_mul_fu_492_reg[8]_i_1_n_3 ,\phi_mul_fu_492_reg[8]_i_1_n_4 ,\phi_mul_fu_492_reg[8]_i_1_n_5 ,\phi_mul_fu_492_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_492_reg[15]_0 [11:8]),
        .O({\phi_mul_fu_492_reg[8]_i_1_n_7 ,\phi_mul_fu_492_reg[8]_i_1_n_8 ,\phi_mul_fu_492_reg[8]_i_1_n_9 ,\phi_mul_fu_492_reg[8]_i_1_n_10 }),
        .S({\phi_mul_fu_492[8]_i_2_n_3 ,\phi_mul_fu_492[8]_i_3_n_3 ,\phi_mul_fu_492[8]_i_4_n_3 ,\phi_mul_fu_492[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_492_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[6]),
        .D(\phi_mul_fu_492_reg[8]_i_1_n_9 ),
        .Q(phi_mul_fu_492_reg[9]),
        .R(ap_loop_init));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie[27]_i_1 
       (.I0(rSerie[3]),
        .I1(rSerie[0]),
        .O(xor_ln1839_fu_3695_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[0]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\rSerie_reg[1]_srl2_n_3 ),
        .Q(rSerie[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[17] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[18]),
        .Q(rSerie[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[18] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[19]),
        .Q(rSerie[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[19] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[20]),
        .Q(rSerie[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/rSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/rSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(rSerie[3]),
        .Q(\rSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[20] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[21]),
        .Q(rSerie[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[22]),
        .Q(rSerie[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[23]),
        .Q(rSerie[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[24]),
        .Q(rSerie[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[25]),
        .Q(rSerie[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[26]),
        .Q(rSerie[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[27]),
        .Q(rSerie[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(xor_ln1839_fu_3695_p2),
        .Q(rSerie[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[3]__0 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\rSerie_reg[4]_srl13_n_3 ),
        .Q(rSerie[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/rSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/rSerie_reg[4]_srl13 " *) 
  SRL16E #(
    .INIT(16'h0B4B)) 
    \rSerie_reg[4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(rSerie[17]),
        .Q(\rSerie_reg[4]_srl13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_5198[11]_i_1 
       (.I0(shl_ln_fu_2477_p3[11]),
        .O(trunc_ln1281_1_fu_2498_p1__0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[10]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[10]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[11]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[11]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[11]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[3]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[3]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[4]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[4]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[5]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[5]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[6]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[6]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[7]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[7]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[8]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[8]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/r_reg_5198_pp0_iter18_reg_reg[9]_srl3 " *) 
  SRL16E \r_reg_5198_pp0_iter18_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(r_reg_5198[9]),
        .Q(\r_reg_5198_pp0_iter18_reg_reg[9]_srl3_n_3 ));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[10]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[10]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[11]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[11]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[3]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[4]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[5]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[6]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[7]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[8]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[8]),
        .R(1'b0));
  FDRE \r_reg_5198_pp0_iter19_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_reg_5198_pp0_iter18_reg_reg[9]_srl3_n_3 ),
        .Q(r_reg_5198_pp0_iter19_reg[9]),
        .R(1'b0));
  FDSE \r_reg_5198_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[10]),
        .Q(r_reg_5198[10]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln1281_1_fu_2498_p1__0),
        .Q(r_reg_5198[11]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDRE \r_reg_5198_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln1281_1_fu_2498_p1),
        .Q(r_reg_5198[3]),
        .R(1'b0));
  FDSE \r_reg_5198_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[4]),
        .Q(r_reg_5198[4]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[5]),
        .Q(r_reg_5198[5]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[6]),
        .Q(r_reg_5198[6]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[7]),
        .Q(r_reg_5198[7]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[8]),
        .Q(r_reg_5198[8]),
        .S(trunc_ln1281_1_fu_2498_p1));
  FDSE \r_reg_5198_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(shl_ln_fu_2477_p3[9]),
        .Q(r_reg_5198[9]),
        .S(trunc_ln1281_1_fu_2498_p1));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .I1(ap_predicate_pred2222_state20),
        .I2(\rampVal_loc_0_fu_332_reg[11]_0 [0]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[10]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[9]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \rampVal[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(ap_predicate_pred2222_state20),
        .I2(ap_predicate_pred2216_state20),
        .I3(valid_out[0]),
        .O(\ap_CS_fsm_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[11]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[10]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[1]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[0]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[1]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[2]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[3]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[4]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[6]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[5]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[7]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[6]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[8]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[7]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[9]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I1(ap_predicate_pred2222_state20),
        .I2(add_ln1101_fu_3320_p2[8]),
        .O(\rampStart_load_reg_1371_reg[11]_1 [9]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_2_flag_0_reg_478[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\rampVal_2_flag_0_reg_478_reg[0]_0 ),
        .O(\rampVal_2_flag_1_fu_500_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_flag_1_fu_500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_500_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [0]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [0]),
        .O(\rampVal_2_reg[11] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[10]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [10]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [10]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [10]),
        .O(\rampVal_2_reg[11] [10]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \rampVal_2_loc_0_fu_292[11]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2384_state21),
        .I3(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(\genblk1[19].v2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[11]_i_2 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [11]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [11]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [11]),
        .O(\rampVal_2_reg[11] [11]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [1]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [1]),
        .O(\rampVal_2_reg[11] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [2]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [2]),
        .O(\rampVal_2_reg[11] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [3]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [3]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [3]),
        .O(\rampVal_2_reg[11] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [4]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [4]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [4]),
        .O(\rampVal_2_reg[11] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [5]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [5]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [5]),
        .O(\rampVal_2_reg[11] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [6]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [6]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [6]),
        .O(\rampVal_2_reg[11] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[7]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [7]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [7]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [7]),
        .O(\rampVal_2_reg[11] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[8]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [8]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [8]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [8]),
        .O(\rampVal_2_reg[11] [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_2_loc_0_fu_292[9]_i_1 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_0 [9]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampVal_2_loc_0_fu_292_reg[11] [9]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2384_state21),
        .I5(\rampVal_2_loc_0_fu_292_reg[11]_1 [9]),
        .O(\rampVal_2_reg[11] [9]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2_new_0_fu_296[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(ap_predicate_pred2384_state21),
        .I2(valid_out[1]),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[11]_i_3 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [11]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[11]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h4E)) 
    \rampVal_2_new_0_fu_296[11]_i_4 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [10]),
        .I2(trunc_ln565_reg_1410[5]),
        .O(\rampVal_2_new_0_fu_296[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h4E)) 
    \rampVal_2_new_0_fu_296[11]_i_5 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [9]),
        .I2(trunc_ln565_reg_1410[5]),
        .O(\rampVal_2_new_0_fu_296[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[11]_i_6 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [8]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[3]_i_2 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [0]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[3]_i_3 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [3]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[3]_i_4 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [2]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[3]_i_5 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [1]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \rampVal_2_new_0_fu_296[3]_i_6 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [0]),
        .I2(trunc_ln565_reg_1410[5]),
        .O(\rampVal_2_new_0_fu_296[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [4]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [7]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[7]_i_4 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [6]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_296[7]_i_5 
       (.I0(\rampVal_2_loc_0_fu_292_reg[11]_1 [5]),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .O(\rampVal_2_new_0_fu_296[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \rampVal_2_new_0_fu_296[7]_i_6 
       (.I0(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I1(\rampVal_2_loc_0_fu_292_reg[11]_1 [4]),
        .I2(trunc_ln565_reg_1410[5]),
        .O(\rampVal_2_new_0_fu_296[7]_i_6_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_296_reg[11]_i_2 
       (.CI(\rampVal_2_new_0_fu_296_reg[7]_i_1_n_3 ),
        .CO({\NLW_rampVal_2_new_0_fu_296_reg[11]_i_2_CO_UNCONNECTED [3],\rampVal_2_new_0_fu_296_reg[11]_i_2_n_4 ,\rampVal_2_new_0_fu_296_reg[11]_i_2_n_5 ,\rampVal_2_new_0_fu_296_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampVal_2_loc_0_fu_292_reg[11] [11:8]),
        .S({\rampVal_2_new_0_fu_296[11]_i_3_n_3 ,\rampVal_2_new_0_fu_296[11]_i_4_n_3 ,\rampVal_2_new_0_fu_296[11]_i_5_n_3 ,\rampVal_2_new_0_fu_296[11]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_296_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_2_new_0_fu_296_reg[3]_i_1_n_3 ,\rampVal_2_new_0_fu_296_reg[3]_i_1_n_4 ,\rampVal_2_new_0_fu_296_reg[3]_i_1_n_5 ,\rampVal_2_new_0_fu_296_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rampVal_2_new_0_fu_296[3]_i_2_n_3 }),
        .O(\rampVal_2_loc_0_fu_292_reg[11] [3:0]),
        .S({\rampVal_2_new_0_fu_296[3]_i_3_n_3 ,\rampVal_2_new_0_fu_296[3]_i_4_n_3 ,\rampVal_2_new_0_fu_296[3]_i_5_n_3 ,\rampVal_2_new_0_fu_296[3]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_296_reg[7]_i_1 
       (.CI(\rampVal_2_new_0_fu_296_reg[3]_i_1_n_3 ),
        .CO({\rampVal_2_new_0_fu_296_reg[7]_i_1_n_3 ,\rampVal_2_new_0_fu_296_reg[7]_i_1_n_4 ,\rampVal_2_new_0_fu_296_reg[7]_i_1_n_5 ,\rampVal_2_new_0_fu_296_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rampVal_2_new_0_fu_296[7]_i_2_n_3 }),
        .O(\rampVal_2_loc_0_fu_292_reg[11] [7:4]),
        .S({\rampVal_2_new_0_fu_296[7]_i_3_n_3 ,\rampVal_2_new_0_fu_296[7]_i_4_n_3 ,\rampVal_2_new_0_fu_296[7]_i_5_n_3 ,\rampVal_2_new_0_fu_296[7]_i_6_n_3 }));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_3_flag_0_reg_454[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\rampVal_3_flag_0_reg_454_reg[0]_0 ),
        .O(\rampVal_3_flag_1_fu_508_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_flag_1_fu_508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_508_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B888BBBBBBB8888)) 
    \rampVal_3_loc_0_fu_336[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .I3(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I4(\rampVal_3_loc_0_fu_336_reg[11]_0 [0]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_loc_0_fu_336[0]_i_2 
       (.I0(ap_predicate_pred2196_state21),
        .I1(valid_out[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[10]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [10]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [10]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \rampVal_3_loc_0_fu_336[11]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(ap_predicate_pred2196_state21),
        .I2(valid_out[1]),
        .I3(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(ap_predicate_pred2196_state21_reg_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[11]_i_2 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [11]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [11]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [1]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [2]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [3]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [3]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [4]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [4]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [5]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [5]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [6]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [6]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[7]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [7]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [7]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[8]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [8]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [8]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_336[9]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11] [9]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\rampStart_load_reg_1371_reg[11] [9]),
        .I3(ap_predicate_pred2196_state21),
        .I4(valid_out[1]),
        .I5(\rampVal_3_loc_0_fu_336_reg[11]_0 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_340[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_336_reg[11]_0 [0]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .O(\rampStart_load_reg_1371_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_3_new_0_fu_340[11]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2196_state21),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[11]_i_3 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [11]),
        .O(\rampVal_3_new_0_fu_340[11]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[11]_i_4 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [10]),
        .O(\rampVal_3_new_0_fu_340[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[11]_i_5 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [9]),
        .O(\rampVal_3_new_0_fu_340[11]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[4]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [0]),
        .O(data0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[4]_i_3 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [4]),
        .O(\rampVal_3_new_0_fu_340[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[4]_i_4 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [3]),
        .O(\rampVal_3_new_0_fu_340[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[4]_i_5 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [2]),
        .O(data0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[4]_i_6 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [1]),
        .O(\rampVal_3_new_0_fu_340[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[8]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [8]),
        .O(\rampVal_3_new_0_fu_340[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[8]_i_3 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [7]),
        .O(data0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[8]_i_4 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [6]),
        .O(data0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_340[8]_i_5 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I1(icmp_ln1072_reg_4971_pp0_iter19_reg),
        .I2(\rampVal_3_loc_0_fu_336_reg[11]_0 [5]),
        .O(\rampVal_3_new_0_fu_340[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_3_new_0_fu_340_reg[11]_i_2 
       (.CI(\rampVal_3_new_0_fu_340_reg[8]_i_1_n_3 ),
        .CO({\NLW_rampVal_3_new_0_fu_340_reg[11]_i_2_CO_UNCONNECTED [3:2],\rampVal_3_new_0_fu_340_reg[11]_i_2_n_5 ,\rampVal_3_new_0_fu_340_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_3_new_0_fu_340_reg[11]_i_2_O_UNCONNECTED [3],\rampStart_load_reg_1371_reg[11] [11:9]}),
        .S({1'b0,\rampVal_3_new_0_fu_340[11]_i_3_n_3 ,\rampVal_3_new_0_fu_340[11]_i_4_n_3 ,\rampVal_3_new_0_fu_340[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_3_new_0_fu_340_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_3_new_0_fu_340_reg[4]_i_1_n_3 ,\rampVal_3_new_0_fu_340_reg[4]_i_1_n_4 ,\rampVal_3_new_0_fu_340_reg[4]_i_1_n_5 ,\rampVal_3_new_0_fu_340_reg[4]_i_1_n_6 }),
        .CYINIT(data0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampStart_load_reg_1371_reg[11] [4:1]),
        .S({\rampVal_3_new_0_fu_340[4]_i_3_n_3 ,\rampVal_3_new_0_fu_340[4]_i_4_n_3 ,data0[2],\rampVal_3_new_0_fu_340[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rampVal_3_new_0_fu_340_reg[8]_i_1 
       (.CI(\rampVal_3_new_0_fu_340_reg[4]_i_1_n_3 ),
        .CO({\rampVal_3_new_0_fu_340_reg[8]_i_1_n_3 ,\rampVal_3_new_0_fu_340_reg[8]_i_1_n_4 ,\rampVal_3_new_0_fu_340_reg[8]_i_1_n_5 ,\rampVal_3_new_0_fu_340_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampStart_load_reg_1371_reg[11] [8:5]),
        .S({\rampVal_3_new_0_fu_340[8]_i_2_n_3 ,data0[7:6],\rampVal_3_new_0_fu_340[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_332[0]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(zext_ln1084_cast_reg_4921_reg[0]),
        .I3(ap_predicate_pred2222_state20),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o_ap_vld),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [0]),
        .O(\rampVal_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal_loc_0_fu_332[0]_i_2 
       (.I0(valid_out[0]),
        .I1(ap_predicate_pred2216_state20),
        .I2(ap_predicate_pred2222_state20),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[10]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [10]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[10]),
        .O(\rampVal_reg[11] [10]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[10]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[10]),
        .I1(add_ln1101_fu_3320_p2[9]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \rampVal_loc_0_fu_332[11]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(valid_out[0]),
        .I2(ap_predicate_pred2216_state20),
        .I3(ap_predicate_pred2222_state20),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(\genblk1[18].v2_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[11]_i_2 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [11]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[11]),
        .O(\rampVal_reg[11] [11]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[11]_i_3 
       (.I0(zext_ln1084_cast_reg_4921_reg[11]),
        .I1(add_ln1101_fu_3320_p2[10]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[1]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[11] [1]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[1]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[1]),
        .I1(add_ln1101_fu_3320_p2[0]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[2]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[2]),
        .O(\rampVal_reg[11] [2]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[2]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[2]),
        .I1(add_ln1101_fu_3320_p2[1]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[3]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [3]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[11] [3]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[3]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[3]),
        .I1(add_ln1101_fu_3320_p2[2]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[4]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [4]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[11] [4]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[4]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[4]),
        .I1(add_ln1101_fu_3320_p2[3]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[5]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [5]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[11] [5]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[5]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[5]),
        .I1(add_ln1101_fu_3320_p2[4]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[6]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [6]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[11] [6]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[6]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[6]),
        .I1(add_ln1101_fu_3320_p2[5]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[7]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [7]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[7]),
        .O(\rampVal_reg[11] [7]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[7]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[7]),
        .I1(add_ln1101_fu_3320_p2[6]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [7]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[8]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [8]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[8]),
        .O(\rampVal_reg[11] [8]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[8]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[8]),
        .I1(add_ln1101_fu_3320_p2[7]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_332[9]_i_1 
       (.I0(\rampVal_loc_0_fu_332_reg[11] [9]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[9]),
        .O(\rampVal_reg[11] [9]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_332[9]_i_2 
       (.I0(zext_ln1084_cast_reg_4921_reg[9]),
        .I1(add_ln1101_fu_3320_p2[8]),
        .I2(valid_out[0]),
        .I3(ap_predicate_pred2216_state20),
        .I4(ap_predicate_pred2222_state20),
        .I5(\rampVal_loc_0_fu_332_reg[11]_0 [9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_loc_1_out_o[9]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R redYuv_U
       (.ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502),
        .ap_predicate_pred2189_state21(ap_predicate_pred2189_state21),
        .ap_predicate_pred2212_state21(ap_predicate_pred2212_state21),
        .ap_predicate_pred2645_state21(ap_predicate_pred2645_state21),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\cmp2_i236_reg_1295_reg[0] (ap_predicate_pred2334_state21_reg_0[5]),
        .\cmp2_i236_reg_1295_reg[0]_0 (redYuv_U_n_5),
        .\cmp2_i236_reg_1295_reg[0]_1 (redYuv_U_n_7),
        .data0({data0[9:8],data0[5:4]}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_28_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] (\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_15_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] (DPtpgBarSelRgb_VESA_g_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 (whiYuv_1_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_5_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_3 (whiYuv_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_4 (\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_5_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_5_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_16_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] (ap_predicate_pred2196_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_6_n_3 ),
        .\q0_reg[11]_0 (redYuv_U_n_3),
        .\q0_reg[7]_0 (redYuv_U_n_8),
        .\q0_reg[8]_0 (redYuv_U_n_6),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 sparsemux_11_3_9_1_1_U30
       (.D(tmp_fu_2353_p13),
        .DOADO(tpgSinTableArray_9bit_4_q2),
        .grp_fu_1699_p2(grp_fu_1699_p2),
        .\tmp_reg_5183_reg[7] (tpgSinTableArray_9bit_3_q2),
        .\tmp_reg_5183_reg[7]_0 (tpgSinTableArray_9bit_1_q2),
        .\tmp_reg_5183_reg[7]_1 (tpgSinTableArray_9bit_0_q2),
        .\tmp_reg_5183_reg[8] (tpgSinTableArray_9bit_2_q2));
  design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_15 sparsemux_11_3_9_1_1_U31
       (.D(tmp_3_fu_2401_p13),
        .DOBDO(tpgSinTableArray_9bit_4_q1),
        .grp_fu_1705_p2(grp_fu_1705_p2),
        .\tmp_3_reg_5188_reg[7] (tpgSinTableArray_9bit_3_q1),
        .\tmp_3_reg_5188_reg[7]_0 (tpgSinTableArray_9bit_1_q1),
        .\tmp_3_reg_5188_reg[7]_1 (tpgSinTableArray_9bit_0_q1),
        .\tmp_3_reg_5188_reg[8] (tpgSinTableArray_9bit_2_q1));
  design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_16 sparsemux_11_3_9_1_1_U32
       (.D(tmp_4_fu_2449_p13),
        .DOADO(tpgSinTableArray_9bit_4_q0),
        .grp_fu_1711_p2(grp_fu_1711_p2),
        .\tmp_4_reg_5193_reg[7] (tpgSinTableArray_9bit_3_q0),
        .\tmp_4_reg_5193_reg[7]_0 (tpgSinTableArray_9bit_1_q0),
        .\tmp_4_reg_5193_reg[7]_1 (tpgSinTableArray_9bit_0_q0),
        .\tmp_4_reg_5193_reg[8] (tpgSinTableArray_9bit_2_q0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_20_reg_5103_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_20_reg_5103_reg
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_20_reg_5103_reg_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_4_q0}),
        .DOBDO({NLW_tmp_20_reg_5103_reg_DOBDO_UNCONNECTED[15:8],tpgSinTableArray_9bit_4_q1}),
        .DOPADOP(NLW_tmp_20_reg_5103_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_20_reg_5103_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_20_reg_5103_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_20_reg_5103_reg_rep
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_20_reg_5103_reg_rep_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_0_q0}),
        .DOBDO({NLW_tmp_20_reg_5103_reg_rep_DOBDO_UNCONNECTED[15:8],tpgSinTableArray_9bit_0_q1}),
        .DOPADOP(NLW_tmp_20_reg_5103_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_20_reg_5103_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_20_reg_5103_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_20_reg_5103_reg_rep__0
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_20_reg_5103_reg_rep__0_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_1_q0}),
        .DOBDO({NLW_tmp_20_reg_5103_reg_rep__0_DOBDO_UNCONNECTED[15:8],tpgSinTableArray_9bit_1_q1}),
        .DOPADOP(NLW_tmp_20_reg_5103_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_20_reg_5103_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_20_reg_5103_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_20_reg_5103_reg_rep__1
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_20_reg_5103_reg_rep__1_DOADO_UNCONNECTED[15:9],tpgSinTableArray_9bit_2_q0}),
        .DOBDO({NLW_tmp_20_reg_5103_reg_rep__1_DOBDO_UNCONNECTED[15:9],tpgSinTableArray_9bit_2_q1}),
        .DOPADOP(NLW_tmp_20_reg_5103_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_20_reg_5103_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_20_reg_5103_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_20_reg_5103_reg_rep__2
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U29_n_3,mul_11ns_13ns_23_1_1_U29_n_4,mul_11ns_13ns_23_1_1_U29_n_5,mul_11ns_13ns_23_1_1_U29_n_6,mul_11ns_13ns_23_1_1_U29_n_7,mul_11ns_13ns_23_1_1_U29_n_8,mul_11ns_13ns_23_1_1_U29_n_9,mul_11ns_13ns_23_1_1_U29_n_10,mul_11ns_13ns_23_1_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_1_1_U28_n_3,mul_11ns_13ns_23_1_1_U28_n_4,mul_11ns_13ns_23_1_1_U28_n_5,mul_11ns_13ns_23_1_1_U28_n_6,mul_11ns_13ns_23_1_1_U28_n_7,mul_11ns_13ns_23_1_1_U28_n_8,mul_11ns_13ns_23_1_1_U28_n_9,mul_11ns_13ns_23_1_1_U28_n_10,mul_11ns_13ns_23_1_1_U28_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_20_reg_5103_reg_rep__2_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_3_q0}),
        .DOBDO({NLW_tmp_20_reg_5103_reg_rep__2_DOBDO_UNCONNECTED[15:8],tpgSinTableArray_9bit_3_q1}),
        .DOPADOP(NLW_tmp_20_reg_5103_reg_rep__2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_20_reg_5103_reg_rep__2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(frp_pipeline_valid_U_valid_out[13]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \tmp_3_reg_5188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[0]),
        .Q(shl_ln1_fu_2510_p3[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[1]),
        .Q(shl_ln1_fu_2510_p3[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[2]),
        .Q(shl_ln1_fu_2510_p3[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[3]),
        .Q(shl_ln1_fu_2510_p3[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[4]),
        .Q(shl_ln1_fu_2510_p3[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[5]),
        .Q(shl_ln1_fu_2510_p3[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[6]),
        .Q(shl_ln1_fu_2510_p3[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[7]),
        .Q(shl_ln1_fu_2510_p3[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_5188_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_3_fu_2401_p13[8]),
        .Q(shl_ln1_fu_2510_p3[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[0]),
        .Q(shl_ln2_fu_2543_p3[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[1]),
        .Q(shl_ln2_fu_2543_p3[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[2]),
        .Q(shl_ln2_fu_2543_p3[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[3]),
        .Q(shl_ln2_fu_2543_p3[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[4]),
        .Q(shl_ln2_fu_2543_p3[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[5]),
        .Q(shl_ln2_fu_2543_p3[9]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[6]),
        .Q(shl_ln2_fu_2543_p3[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[7]),
        .Q(shl_ln2_fu_2543_p3[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_5193_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_4_fu_2449_p13[8]),
        .Q(shl_ln2_fu_2543_p3[12]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_8_reg_5093_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_8_reg_5093_reg
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_8_reg_5093_reg_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_4_q2}),
        .DOBDO(NLW_tmp_8_reg_5093_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_8_reg_5093_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_8_reg_5093_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_8_reg_5093_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_8_reg_5093_reg_rep
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_8_reg_5093_reg_rep_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_0_q2}),
        .DOBDO(NLW_tmp_8_reg_5093_reg_rep_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_8_reg_5093_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_8_reg_5093_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_8_reg_5093_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_8_reg_5093_reg_rep__0
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_8_reg_5093_reg_rep__0_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_1_q2}),
        .DOBDO(NLW_tmp_8_reg_5093_reg_rep__0_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_8_reg_5093_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_8_reg_5093_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_8_reg_5093_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_8_reg_5093_reg_rep__1
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_8_reg_5093_reg_rep__1_DOADO_UNCONNECTED[15:9],tpgSinTableArray_9bit_2_q2}),
        .DOBDO(NLW_tmp_8_reg_5093_reg_rep__1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_8_reg_5093_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_8_reg_5093_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/tmp_8_reg_5093_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_8_reg_5093_reg_rep__2
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_1_1_U27_n_3,mul_11ns_13ns_23_1_1_U27_n_4,mul_11ns_13ns_23_1_1_U27_n_5,mul_11ns_13ns_23_1_1_U27_n_6,mul_11ns_13ns_23_1_1_U27_n_7,mul_11ns_13ns_23_1_1_U27_n_8,mul_11ns_13ns_23_1_1_U27_n_9,mul_11ns_13ns_23_1_1_U27_n_10,mul_11ns_13ns_23_1_1_U27_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_8_reg_5093_reg_rep__2_DOADO_UNCONNECTED[15:8],tpgSinTableArray_9bit_3_q2}),
        .DOBDO(NLW_tmp_8_reg_5093_reg_rep__2_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_8_reg_5093_reg_rep__2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_8_reg_5093_reg_rep__2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(frp_pipeline_valid_U_valid_out[13]),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \tmp_reg_5183_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[0]),
        .Q(shl_ln_fu_2477_p3[4]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[1]),
        .Q(shl_ln_fu_2477_p3[5]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[2]),
        .Q(shl_ln_fu_2477_p3[6]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[3]),
        .Q(shl_ln_fu_2477_p3[7]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[4]),
        .Q(shl_ln_fu_2477_p3[8]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[5]),
        .Q(shl_ln_fu_2477_p3[9]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[6]),
        .Q(shl_ln_fu_2477_p3[10]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[7]),
        .Q(shl_ln_fu_2477_p3[11]),
        .R(1'b0));
  FDRE \tmp_reg_5183_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_2353_p13[8]),
        .Q(shl_ln_fu_2477_p3[12]),
        .R(1'b0));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R_17 tpgBarSelRgb_b_U
       (.Q({add_ln1359_reg_5442[7:6],add_ln1359_reg_5442[4:2]}),
        .ap_clk(ap_clk),
        .ap_predicate_pred1790_state21(ap_predicate_pred1790_state21),
        .ap_predicate_pred1790_state21_reg({ap_predicate_pred1790_state21_reg_0[11:7],ap_predicate_pred1790_state21_reg_0[5:0]}),
        .ap_predicate_pred2179_state21(ap_predicate_pred2179_state21),
        .ap_predicate_pred2608_state21(ap_predicate_pred2608_state21),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 (ap_predicate_pred2334_state21),
        .\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 (ap_predicate_pred2118_state20),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_17_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_2_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_3_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 (DPtpgBarSelYuv_709_v_U_n_7),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 (DPtpgBarSelRgb_VESA_b_U_n_4),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_14_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 ({b_2_reg_5277_pp0_iter19_reg[10:7],b_2_reg_5277_pp0_iter19_reg[5],b_2_reg_5277_pp0_iter19_reg[3:2]}),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_5 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_15_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_16_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_13_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_8 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 (DPtpgBarSelRgb_VESA_b_U_n_7),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_10_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 (ap_predicate_pred2157_state20),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_4 (\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_5 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_23_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_6 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_24_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_2_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_2 (DPtpgBarSelRgb_VESA_b_U_n_8),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2] (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_2_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_10_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_2_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 (DPtpgBarSelYuv_601_v_U_n_11),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_14_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4] (tpgBarSelYuv_v_U_n_13),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_13_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_4 (ap_predicate_pred2143_state20),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_22_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5] (DPtpgBarSelYuv_709_v_U_n_6),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7] (DPtpgBarSelYuv_709_v_U_n_5),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_9_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8] (DPtpgBarSelRgb_CEA_b_U_n_4),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9] (DPtpgBarSelYuv_601_v_U_n_6),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_8_n_3 ),
        .pix_5_reg_1335(pix_5_reg_1335),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (tpgBarSelRgb_b_U_n_15),
        .\q0_reg[1]_2 (tpgBarSelRgb_b_U_n_16),
        .\q0_reg[1]_3 (\q0_reg[1]_3 ),
        .valid_out(valid_out[1]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R_18 tpgBarSelRgb_g_U
       (.Q(gSerie[19:17]),
        .ap_clk(ap_clk),
        .ap_predicate_pred2334_state21_reg(tpgBarSelRgb_g_U_n_7),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\cmp2_i236_reg_1295_reg[0] (ap_predicate_pred2334_state21_reg_0[2:0]),
        .\genblk1[19].v2_reg[19] (tpgBarSelRgb_g_U_n_8),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 (ap_predicate_pred2334_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 (tpgBarSelYuv_v_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_2_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 (DPtpgBarSelYuv_709_v_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 (whiYuv_1_U_n_9),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_12_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_13_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_2_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_9),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_1 (whiYuv_1_U_n_10),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_2_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 (DPtpgBarSelYuv_709_v_U_n_10),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 (whiYuv_1_U_n_11),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 (whiYuv_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 (tmp_1_fu_3813_p3[2:0]),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_5_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] (\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_13_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_8_n_3 ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (tpgBarSelRgb_g_U_n_9),
        .\q0_reg[1]_2 (\q0_reg[1]_4 ));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R_19 tpgBarSelRgb_r_U
       (.Q({tpgBarSelYuv_y_U_n_4,tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11}),
        .ap_clk(ap_clk),
        .ap_predicate_pred1790_state21(ap_predicate_pred1790_state21),
        .ap_predicate_pred2081_state20(ap_predicate_pred2081_state20),
        .ap_predicate_pred2156_state20_reg(tpgBarSelRgb_r_U_n_20),
        .bSerie0(bSerie0),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\cmp2_i236_reg_1295_reg[0] (tpgBarSelRgb_r_U_n_9),
        .\cmp2_i236_reg_1295_reg[0]_0 (tpgBarSelRgb_r_U_n_12),
        .data0({data0[11],data0[8],data0[5]}),
        .\genblk1[19].v2_reg[19] (tpgBarSelRgb_r_U_n_11),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_19_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ({rSerie[27:23],rSerie[21]}),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_13_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_2 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_18_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 (\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 (\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 (\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_0 (DPtpgBarSelRgb_VESA_b_U_n_11),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_1 (DPtpgBarSelRgb_VESA_r_U_n_9),
        .\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_2 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_10_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 (\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] (\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_2_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_6),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 (DPtpgBarSelRgb_VESA_r_U_n_5),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_4 (DPtpgBarSelYuv_709_y_U_n_10),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11] (DPtpgBarSelRgb_VESA_g_U_n_14),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_12_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_11),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_4 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_15_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4] (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_9_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_12),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5] (\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_5_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_13),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_11_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_3 (DPtpgBarSelYuv_709_y_U_n_11),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_4 (DPtpgBarSelRgb_VESA_r_U_n_8),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] (\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_2_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 (\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_3_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 (DPtpgBarSelYuv_709_y_U_n_8),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] (ap_predicate_pred2156_state20),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 (add_ln1359_reg_5442[7:4]),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 (ap_predicate_pred2087_state20),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_4_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 (mac_muladd_12ns_5ns_20ns_21_4_1_U42_n_8),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_6_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_8_n_3 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_3 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\q0_reg[1]_0 (\q0_reg[1]_1 ),
        .\q0_reg[1]_1 (tpgBarSelRgb_r_U_n_13),
        .\q0_reg[1]_2 (tpgBarSelRgb_r_U_n_14),
        .\q0_reg[1]_3 (tpgBarSelRgb_r_U_n_17),
        .\q0_reg[1]_4 (\q0_reg[1]_5 ),
        .\rSerie_reg[21] (tpgBarSelRgb_r_U_n_15),
        .\rSerie_reg[23] (tpgBarSelRgb_r_U_n_16),
        .\rSerie_reg[24] (tpgBarSelRgb_r_U_n_10),
        .\rSerie_reg[26] (tpgBarSelRgb_r_U_n_18),
        .\rSerie_reg[27] (tpgBarSelRgb_r_U_n_19),
        .\rampStart_load_reg_1371_reg[11] ({\rampStart_load_reg_1371_reg[11]_0 [11],\rampStart_load_reg_1371_reg[11]_0 [8],\rampStart_load_reg_1371_reg[11]_0 [6:5],\rampStart_load_reg_1371_reg[11]_0 [0]}),
        .valid_out(valid_out[1]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_u_U_n_4,tpgBarSelYuv_u_U_n_5}),
        .ap_clk(ap_clk),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 (\q0_reg[1]_0 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 (tpgBarSelYuv_v_U_n_5),
        .\q0_reg[11]_0 (\q0_reg[11]_1 ),
        .\q0_reg[9]_0 (tpgBarSelYuv_u_U_n_3));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.D({tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19}),
        .E(tpgBarSelYuv_u_ce0),
        .Q(tpgBarSelYuv_v_U_n_6),
        .ap_clk(ap_clk),
        .ap_predicate_pred2081_state20(ap_predicate_pred2081_state20),
        .ap_predicate_pred2179_state21_reg({ap_predicate_pred2334_state21_reg_0[10],ap_predicate_pred2334_state21_reg_0[8],ap_predicate_pred2334_state21_reg_0[6]}),
        .ap_predicate_pred2334_state21_reg(tpgBarSelYuv_v_U_n_11),
        .ap_predicate_pred2334_state21_reg_0(tpgBarSelYuv_v_U_n_14),
        .bSerie0(bSerie0),
        .\b_2_reg_5277_pp0_iter19_reg_reg[4] (tpgBarSelYuv_v_U_n_13),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\cmp2_i236_reg_1295_reg[0] (tpgBarSelYuv_v_U_n_16),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 ({tpgBarSelYuv_u_U_n_4,tpgBarSelYuv_u_U_n_5}),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] (bluYuv_U_n_4),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 (DPtpgBarSelRgb_VESA_g_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 (ap_predicate_pred2334_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 (\q0_reg[1]_0 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_8 (whiYuv_1_U_n_13),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_20_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_21_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_22_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_21_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] (\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_3_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 (DPtpgBarSelYuv_601_v_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 (whiYuv_1_U_n_5),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 (bluYuv_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_3 (\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] (DPtpgBarSelRgb_CEA_g_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 (redYuv_U_n_7),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ({b_2_reg_5277_pp0_iter19_reg[8],b_2_reg_5277_pp0_iter19_reg[4]}),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 (\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_4 (g_2_reg_5396[8]),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_6 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_7 (whiYuv_1_U_n_7),
        .\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_19_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_0 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_13_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_1 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 (ap_predicate_pred2118_state20),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_0 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_1 (DPtpgBarSelRgb_VESA_b_U_n_9),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_2 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_3 (DPtpgBarSelYuv_601_v_U_n_12),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_4 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_14_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_0 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_13_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_1 (tmp_1_fu_3813_p3[4]),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4] (tpgBarSelRgb_b_U_n_16),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_8_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] (\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_6_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_12_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_2 (DPtpgBarSelRgb_VESA_b_U_n_10),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_3 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_7_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_4 (tpgBarSelRgb_b_U_n_15),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_5 (\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_4_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_6 (\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_5_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_7 (\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_11_n_3 ),
        .\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_8 (\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_6_n_3 ),
        .\q0_reg[10]_0 (tpgBarSelYuv_v_U_n_5),
        .\q0_reg[10]_1 (tpgBarSelYuv_v_U_n_15),
        .\q0_reg[10]_2 (tpgBarSelYuv_v_U_n_17),
        .\q0_reg[10]_3 (\q0_reg[10]_2 ),
        .\q0_reg[11]_0 (tpgBarSelYuv_v_U_n_12),
        .\q0_reg[11]_1 (ap_predicate_pred2087_state20),
        .\q0_reg[11]_2 (ap_predicate_pred2156_state20),
        .\q0_reg[4]_0 (tpgBarSelYuv_v_U_n_3),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[8]_0 (ap_predicate_pred1790_state21_reg_0[6]),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D({tpgCheckerBoardArray_U_n_4,tpgCheckerBoardArray_U_n_5,tpgTartanBarArray_U_n_3,tpgTartanBarArray_U_n_4,tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7,tpgTartanBarArray_U_n_8}),
        .Q({tpgBarSelYuv_y_U_n_4,tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2122_state20(ap_predicate_pred2122_state20),
        .ap_predicate_pred2147_state20(ap_predicate_pred2147_state20),
        .ap_predicate_pred2161_state20(ap_predicate_pred2161_state20),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 (\q0_reg[1]_1 ),
        .\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\q0_reg[10]_0 (tpgBarSelYuv_y_U_n_3),
        .valid_out(valid_out[0]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.D({tpgCheckerBoardArray_U_n_4,tpgCheckerBoardArray_U_n_5}),
        .Q({\q0_reg[2] [1],tpgTartanBarArray_U_n_13}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2147_state20(ap_predicate_pred2147_state20),
        .ap_predicate_pred2161_state20(ap_predicate_pred2161_state20),
        .hBarSel_3_0_loc_0_fu_300(hBarSel_3_0_loc_0_fu_300),
        .hBarSel_4_0_loc_0_fu_328(hBarSel_4_0_loc_0_fu_328[2:1]),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .valid_out(frp_pipeline_valid_U_valid_out[18]));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.D({tpgTartanBarArray_U_n_3,tpgTartanBarArray_U_n_4,tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7,tpgTartanBarArray_U_n_8}),
        .Q({\q0_reg[2] [1],tpgTartanBarArray_U_n_13,\q0_reg[2] [0]}),
        .ap_clk(ap_clk),
        .ap_predicate_pred2147_state20(ap_predicate_pred2147_state20),
        .ap_predicate_pred2161_state20(ap_predicate_pred2161_state20),
        .hBarSel_4_0_loc_0_fu_328(hBarSel_4_0_loc_0_fu_328),
        .\hBarSel_4_0_loc_0_fu_328_reg[1] ({tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19}),
        .\q0_reg[1]_0 (ap_predicate_pred2157_state20),
        .\q0_reg[1]_1 (ap_predicate_pred2143_state20),
        .\q0_reg[8] (\q0_reg[0] ),
        .\q0_reg[8]_0 (ap_predicate_pred2156_state20),
        .\q0_reg[8]_1 (ap_predicate_pred2087_state20),
        .\q0_reg[8]_2 (\q0_reg[8] ),
        .sel({tpgTartanBarArray_address0,hBarSel_0_loc_0_fu_316}),
        .tpgBarSelRgb_r_address0(tpgBarSelRgb_r_address0),
        .tpgBarSelYuv_v_address0(tpgBarSelYuv_v_address0),
        .valid_out(frp_pipeline_valid_U_valid_out[18]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    trunc_ln1356_reg_5296_reg
       (.A({lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_15,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_16,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_17,lshr_ln3_reg_5088_pp0_iter15_reg_reg_1_n_18,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_23,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_24,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_25,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_26,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_27,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_28,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_29,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_30,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_31,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_32,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_33,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_34,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_35,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_36,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_37,lshr_ln3_reg_5088_pp0_iter15_reg_reg_0_n_38}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln1356_reg_5296_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln1356_reg_5296_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln1356_reg_5296_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln1356_reg_5296_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(frp_pipeline_valid_U_valid_out[16]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln1356_reg_5296_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln1356_reg_5296_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln1356_reg_5296_reg_P_UNCONNECTED[47:27],trunc_ln1356_reg_5296_reg_n_82,trunc_ln1356_reg_5296_reg_n_83,trunc_ln1356_reg_5296_reg_n_84,trunc_ln1356_reg_5296_reg_n_85,trunc_ln1356_reg_5296_reg_n_86,trunc_ln1356_reg_5296_reg_n_87,trunc_ln1356_reg_5296_reg_n_88,trunc_ln1356_reg_5296_reg_n_89,trunc_ln1356_reg_5296_reg_n_90,trunc_ln1356_reg_5296_reg_n_91,trunc_ln1356_reg_5296_reg_n_92,trunc_ln1356_reg_5296_reg_n_93,trunc_ln1356_reg_5296_reg_n_94,trunc_ln1356_reg_5296_reg_n_95,trunc_ln1356_reg_5296_reg_n_96,trunc_ln1356_reg_5296_reg_n_97,trunc_ln1356_reg_5296_reg_n_98,trunc_ln1356_reg_5296_reg_n_99,trunc_ln1356_reg_5296_reg_n_100,trunc_ln1356_reg_5296_reg_n_101,trunc_ln1356_reg_5296_reg_n_102,trunc_ln1356_reg_5296_reg_n_103,trunc_ln1356_reg_5296_reg_n_104,trunc_ln1356_reg_5296_reg_n_105,trunc_ln1356_reg_5296_reg_n_106,trunc_ln1356_reg_5296_reg_n_107,trunc_ln1356_reg_5296_reg_n_108}),
        .PATTERNBDETECT(NLW_trunc_ln1356_reg_5296_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln1356_reg_5296_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln1356_reg_5296_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln1356_reg_5296_reg_UNDERFLOW_UNCONNECTED));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[10]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[2]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[3]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[4]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[5]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[6]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[7]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[8]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965[9]),
        .Q(trunc_ln565_11_reg_4965_pp0_iter1_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[10]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[10]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[2]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[3]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[4]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[5]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[6]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[7]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[8]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[8]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[9]_srl7 " *) 
  SRL16E \trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[9]),
        .Q(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[9]_srl7_n_3 ));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[10]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[2]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[3]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[4]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[5]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[6]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[7]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[8]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_11_reg_4965_pp0_iter8_reg_reg[9]_srl7_n_3 ),
        .Q(trunc_ln565_11_reg_4965_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[10]),
        .Q(trunc_ln565_11_reg_4965[10]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[2]),
        .Q(trunc_ln565_11_reg_4965[2]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[3]),
        .Q(trunc_ln565_11_reg_4965[3]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[4]),
        .Q(trunc_ln565_11_reg_4965[4]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[5]),
        .Q(trunc_ln565_11_reg_4965[5]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[6]),
        .Q(trunc_ln565_11_reg_4965[6]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[7]),
        .Q(trunc_ln565_11_reg_4965[7]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[8]),
        .Q(trunc_ln565_11_reg_4965[8]),
        .R(1'b0));
  FDRE \trunc_ln565_11_reg_4965_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_fu_1617_p1[9]),
        .Q(trunc_ln565_11_reg_4965[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_2_reg_4948_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/trunc_ln565_2_reg_4948_pp0_iter16_reg_reg[0]_srl7 " *) 
  SRL16E \trunc_ln565_2_reg_4948_pp0_iter16_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter9_reg[0]),
        .Q(\trunc_ln565_2_reg_4948_pp0_iter16_reg_reg[0]_srl7_n_3 ));
  FDRE \trunc_ln565_2_reg_4948_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln565_2_reg_4948_pp0_iter16_reg_reg[0]_srl7_n_3 ),
        .Q(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .R(1'b0));
  FDRE \trunc_ln565_2_reg_4948_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_2_reg_4948_pp0_iter17_reg),
        .Q(trunc_ln565_2_reg_4948_pp0_iter18_reg),
        .R(1'b0));
  FDRE \trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_2_reg_4948_pp0_iter18_reg),
        .Q(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .R(1'b0));
  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 urem_11ns_4ns_3_15_1_U24
       (.DI(urem_11ns_4ns_3_15_1_U26_n_3),
        .ap_clk(ap_clk),
        .grp_fu_1699_p2(grp_fu_1699_p2),
        .\loop[10].remd_tmp_reg[11][0] (urem_11ns_4ns_3_15_1_U26_n_4),
        .trunc_ln565_11_reg_4965_pp0_iter1_reg(trunc_ln565_11_reg_4965_pp0_iter1_reg));
  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_20 urem_11ns_4ns_3_15_1_U25
       (.add_ln549_1_reg_4987_pp0_iter1_reg(add_ln549_1_reg_4987_pp0_iter1_reg[10:1]),
        .ap_clk(ap_clk),
        .grp_fu_1705_p2(grp_fu_1705_p2),
        .\loop[10].remd_tmp_reg[11][0] (urem_11ns_4ns_3_15_1_U26_n_4));
  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_21 urem_11ns_4ns_3_15_1_U26
       (.add_ln549_1_reg_4987_pp0_iter1_reg(add_ln549_1_reg_4987_pp0_iter1_reg[0]),
        .add_ln549_reg_4981_pp0_iter1_reg(add_ln549_reg_4981_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .grp_fu_1711_p2(grp_fu_1711_p2),
        .\loop[9].dividend_tmp_reg[10][10]__0 (urem_11ns_4ns_3_15_1_U26_n_4),
        .p_1_in(urem_11ns_4ns_3_15_1_U26_n_3));
  LUT6 #(
    .INIT(64'h373F3F3F04000000)) 
    \vBarSel[0]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(\vBarSel[2]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(ap_predicate_pred2296_state18),
        .I5(vBarSel[0]),
        .O(\vBarSel_loc_0_fu_320_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \vBarSel[1]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(ap_predicate_pred2810_state17),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(vBarSel0),
        .I5(vBarSel[1]),
        .O(\vBarSel_loc_0_fu_320_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \vBarSel[2]_i_1 
       (.I0(tpgTartanBarArray_address0[1]),
        .I1(tpgTartanBarArray_address0[0]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(\vBarSel[2]_i_2_n_3 ),
        .I4(vBarSel0),
        .I5(vBarSel[2]),
        .O(\vBarSel_loc_0_fu_320_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel[2]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[16]),
        .I1(ap_predicate_pred2810_state17),
        .O(\vBarSel[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vBarSel[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(frp_pipeline_valid_U_valid_out[16]),
        .I2(ap_predicate_pred2810_state17),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(ap_predicate_pred2296_state18),
        .O(vBarSel0));
  LUT6 #(
    .INIT(64'h337F7F7F00404040)) 
    \vBarSel_1[0]_i_1 
       (.I0(DPtpgBarArray_address0),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(\vBarSel_1[0]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .I4(ap_predicate_pred2967_state17),
        .I5(vBarSel_1),
        .O(\vBarSel_3_loc_0_fu_288_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel_1[0]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[17]),
        .I1(ap_predicate_pred2398_state18),
        .O(\vBarSel_1[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h373F3F3F04000000)) 
    \vBarSel_2[0]_i_1 
       (.I0(tpgCheckerBoardArray_address0),
        .I1(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I2(\vBarSel_2[0]_i_2_n_3 ),
        .I3(frp_pipeline_valid_U_valid_out[17]),
        .I4(ap_predicate_pred2348_state18),
        .I5(vBarSel_2),
        .O(\vBarSel_2_loc_0_fu_304_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel_2[0]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[16]),
        .I1(ap_predicate_pred2913_state17),
        .O(\vBarSel_2[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \vBarSel_2_loc_0_fu_304[0]_i_1 
       (.I0(vBarSel_2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_2_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\vBarSel_2_loc_0_fu_304[0]_i_3_n_3 ),
        .I4(tpgCheckerBoardArray_address0),
        .O(\vBarSel_2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \vBarSel_2_loc_0_fu_304[0]_i_2 
       (.I0(ap_predicate_pred2348_state18),
        .I1(ap_predicate_pred2354_state18),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(tpgCheckerBoardArray_address0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_2_loc_1_out_o));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \vBarSel_2_loc_0_fu_304[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2354_state18),
        .I3(ap_predicate_pred2348_state18),
        .O(\vBarSel_2_loc_0_fu_304[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \vBarSel_3_loc_0_fu_288[0]_i_1 
       (.I0(vBarSel_1),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_3_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(\vBarSel_3_loc_0_fu_288[0]_i_3_n_3 ),
        .I4(DPtpgBarArray_address0),
        .O(\vBarSel_1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \vBarSel_3_loc_0_fu_288[0]_i_2 
       (.I0(ap_predicate_pred2398_state18),
        .I1(ap_predicate_pred2404_state18),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(DPtpgBarArray_address0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_3_loc_1_out_o));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \vBarSel_3_loc_0_fu_288[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2404_state18),
        .I3(ap_predicate_pred2398_state18),
        .O(\vBarSel_3_loc_0_fu_288[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA0AFAFAFACA0A0A0)) 
    \vBarSel_loc_0_fu_320[0]_i_1 
       (.I0(vBarSel[0]),
        .I1(\vBarSel_loc_0_fu_320[0]_i_2_n_3 ),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(tpgTartanBarArray_address0[0]),
        .O(\vBarSel_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \vBarSel_loc_0_fu_320[0]_i_2 
       (.I0(ap_predicate_pred2296_state18),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2302_state18),
        .O(\vBarSel_loc_0_fu_320[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \vBarSel_loc_0_fu_320[1]_i_1 
       (.I0(vBarSel[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o[1]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(tpgTartanBarArray_address0[1]),
        .O(\vBarSel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h373F0800)) 
    \vBarSel_loc_0_fu_320[1]_i_2 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(frp_pipeline_valid_U_valid_out[17]),
        .I2(ap_predicate_pred2302_state18),
        .I3(ap_predicate_pred2296_state18),
        .I4(tpgTartanBarArray_address0[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hACAFAFAFACA0A0A0)) 
    \vBarSel_loc_0_fu_320[2]_i_1 
       (.I0(vBarSel[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o[2]),
        .I2(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o_ap_vld),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I5(tpgTartanBarArray_address0[2]),
        .O(\vBarSel_reg[2] ));
  LUT6 #(
    .INIT(64'h0F7F0FFF00800000)) 
    \vBarSel_loc_0_fu_320[2]_i_2 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(frp_pipeline_valid_U_valid_out[17]),
        .I3(ap_predicate_pred2302_state18),
        .I4(ap_predicate_pred2296_state18),
        .I5(tpgTartanBarArray_address0[2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \vBarSel_loc_0_fu_320[2]_i_3 
       (.I0(frp_pipeline_valid_U_valid_out[17]),
        .I1(ap_predicate_pred2302_state18),
        .I2(ap_predicate_pred2296_state18),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_vBarSel_loc_1_out_o_ap_vld));
  LUT6 #(
    .INIT(64'hEAEAEAAAEAEAAAAA)) 
    \vHatch[0]_i_1 
       (.I0(\vHatch[0]_i_2_n_3 ),
        .I1(\vHatch[0]_i_3_n_3 ),
        .I2(frp_pipeline_valid_U_valid_out[1]),
        .I3(icmp_ln1072_reg_4971),
        .I4(and_ln1449_reg_5015),
        .I5(icmp_ln1454_fu_1927_p2),
        .O(\vHatch[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \vHatch[0]_i_2 
       (.I0(\yCount_2[9]_i_2_n_3 ),
        .I1(vHatch),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\yCount_2_reg[0]_0 ),
        .I5(\xCount_4_0[9]_i_5_n_3 ),
        .O(\vHatch[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vHatch[0]_i_3 
       (.I0(\xCount_4_0[9]_i_5_n_3 ),
        .I1(\yCount_2_reg[0]_0 ),
        .O(\vHatch[0]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vHatch[0]_i_1_n_3 ),
        .Q(vHatch),
        .R(1'b0));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R whiYuv_1_U
       (.Q({g_2_reg_5396[10],g_2_reg_5396[6],g_2_reg_5396[4:3]}),
        .ap_clk(ap_clk),
        .ap_predicate_pred1790_state21(ap_predicate_pred1790_state21),
        .ap_predicate_pred2156_state20_reg(whiYuv_1_U_n_8),
        .ap_predicate_pred2519_state21(ap_predicate_pred2519_state21),
        .ap_predicate_pred2534_state21(ap_predicate_pred2534_state21),
        .ap_predicate_pred2548_state21(ap_predicate_pred2548_state21),
        .\b_2_reg_5277_pp0_iter19_reg_reg[10] (whiYuv_1_U_n_13),
        .cmp2_i236_reg_1295(cmp2_i236_reg_1295),
        .\g_2_reg_5396_reg[3] (whiYuv_1_U_n_12),
        .\genblk1[19].v2_reg[19] (whiYuv_1_U_n_5),
        .\genblk1[19].v2_reg[19]_0 (whiYuv_1_U_n_6),
        .\genblk1[19].v2_reg[19]_1 (whiYuv_1_U_n_7),
        .\genblk1[19].v2_reg[19]_2 (whiYuv_1_U_n_9),
        .\genblk1[19].v2_reg[19]_3 (whiYuv_1_U_n_10),
        .\genblk1[19].v2_reg[19]_4 (whiYuv_1_U_n_11),
        .\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_0 (\q0_reg[1]_0 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 ({b_2_reg_5277_pp0_iter19_reg[10],b_2_reg_5277_pp0_iter19_reg[6],b_2_reg_5277_pp0_iter19_reg[4:3]}),
        .\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 (\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_12_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_0 (\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_1 (\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] (\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_3_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] (\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_8_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 (\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_5_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] (ap_predicate_pred2156_state20),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_9_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] (\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_15_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_14_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] (DPtpgBarSelRgb_VESA_g_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 (tpgBarSelRgb_g_U_n_8),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 (whiYuv_U_n_5),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_3 (redYuv_U_n_6),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_6_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_5 (\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_10_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_6 (\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_13_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_8 (tpgBarSelRgb_g_U_n_9),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] (ap_predicate_pred2087_state20),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] (\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 (tpgBarSelYuv_v_U_n_16),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] (\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_11_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 (tpgBarSelYuv_v_U_n_17),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] (tpgBarSelYuv_u_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_4_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 (DPtpgBarSelRgb_VESA_g_U_n_12),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 (whiYuv_U_n_3),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_3 (redYuv_U_n_5),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_4 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_8_n_3 ),
        .\q0_reg[10]_0 (\q0_reg[10]_0 ),
        .\q0_reg[9] ({ap_predicate_pred2334_state21_reg_0[9],ap_predicate_pred2334_state21_reg_0[4]}),
        .valid_out(valid_out));
  design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R_22 whiYuv_U
       (.Q(grnYuv_U_n_4),
        .ap_clk(ap_clk),
        .ap_predicate_pred2169_state21(ap_predicate_pred2169_state21),
        .ap_predicate_pred2179_state21(ap_predicate_pred2179_state21),
        .ap_predicate_pred2179_state21_reg(whiYuv_U_n_5),
        .ap_predicate_pred2184_state21(ap_predicate_pred2184_state21),
        .ap_predicate_pred2582_state21(ap_predicate_pred2582_state21),
        .ap_predicate_pred2595_state21(ap_predicate_pred2595_state21),
        .ap_predicate_pred2595_state21_reg(whiYuv_U_n_4),
        .ap_predicate_pred2620_state21(ap_predicate_pred2620_state21),
        .ap_predicate_pred2632_state21(ap_predicate_pred2632_state21),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] (\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_12_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_7_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_16_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 (\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_23_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] (bluYuv_U_n_6),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_18_n_3 ),
        .\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 (\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_19_n_3 ),
        .\q0_reg[10]_0 (whiYuv_U_n_3),
        .\q0_reg[10]_1 (\q0_reg[10] ),
        .valid_out(valid_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xBar_0[10]_i_10 
       (.I0(\xBar_0_reg_n_3_[4] ),
        .I1(\xBar_0_reg_n_3_[2] ),
        .I2(\xBar_0_reg_n_3_[1] ),
        .I3(\xBar_0_reg_n_3_[0] ),
        .I4(\xBar_0_reg_n_3_[3] ),
        .I5(\xBar_0_reg_n_3_[5] ),
        .O(\xBar_0[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \xBar_0[10]_i_11 
       (.I0(\bckgndId_read_reg_761_reg[5] ),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(icmp_ln1072_reg_4971),
        .I5(icmp_ln1250_fu_2101_p2),
        .O(\xBar_0[10]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \xBar_0[10]_i_12 
       (.I0(\xBar_0_reg_n_3_[10] ),
        .I1(\xBar_0_reg_n_3_[7] ),
        .I2(\xBar_0[10]_i_10_n_3 ),
        .I3(\xBar_0_reg_n_3_[6] ),
        .I4(\xBar_0_reg_n_3_[8] ),
        .I5(\xBar_0_reg_n_3_[9] ),
        .O(\xBar_0[10]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \xBar_0[10]_i_2 
       (.I0(\bckgndId_read_reg_761_reg[5] ),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2483_state21_reg_0[0]),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(icmp_ln1072_reg_4971),
        .O(\xBar_0[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \xBar_0[10]_i_4 
       (.I0(ap_predicate_pred2483_state21_reg_0[5]),
        .I1(ap_predicate_pred2483_state21_reg_0[7]),
        .I2(ap_predicate_pred2483_state21_reg_0[6]),
        .I3(ap_predicate_pred2483_state21_reg_0[4]),
        .I4(ap_predicate_pred2483_state21_reg_0[3]),
        .I5(ap_predicate_pred2483_state21_reg_0[2]),
        .O(\bckgndId_read_reg_761_reg[5] ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \xBar_0[10]_i_5 
       (.I0(\xBar_0_reg_n_3_[8] ),
        .I1(\xBar_0_reg_n_3_[6] ),
        .I2(\xBar_0[10]_i_10_n_3 ),
        .I3(\xBar_0_reg_n_3_[7] ),
        .I4(\xBar_0_reg_n_3_[9] ),
        .O(\xBar_0[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \xBar_0[10]_i_6 
       (.I0(\xBar_0_reg_n_3_[7] ),
        .I1(\xBar_0[10]_i_10_n_3 ),
        .I2(\xBar_0_reg_n_3_[6] ),
        .I3(\xBar_0_reg_n_3_[8] ),
        .O(\xBar_0[10]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \xBar_0[10]_i_7 
       (.I0(\xBar_0[10]_i_11_n_3 ),
        .I1(\barWidth_cast_cast_reg_4916_reg[10]_0 [10]),
        .I2(\xBar_0[10]_i_12_n_3 ),
        .O(\xBar_0[10]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[10]_i_8 
       (.I0(\xBar_0[10]_i_5_n_3 ),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(\barWidth_cast_cast_reg_4916_reg[10]_0 [9]),
        .O(\xBar_0[10]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[10]_i_9 
       (.I0(\xBar_0[10]_i_6_n_3 ),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(\barWidth_cast_cast_reg_4916_reg[10]_0 [8]),
        .O(\xBar_0[10]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h56)) 
    \xBar_0[3]_i_10 
       (.I0(\xBar_0_reg_n_3_[0] ),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(\barWidth_cast_cast_reg_4916_reg[10]_0 [0]),
        .O(\xBar_0[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_0[3]_i_2 
       (.I0(\xBar_0[10]_i_11_n_3 ),
        .O(\xBar_0[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \xBar_0[3]_i_3 
       (.I0(\xBar_0_reg_n_3_[2] ),
        .I1(\xBar_0_reg_n_3_[1] ),
        .I2(\xBar_0_reg_n_3_[0] ),
        .I3(\xBar_0_reg_n_3_[3] ),
        .O(\xBar_0[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \xBar_0[3]_i_4 
       (.I0(\xBar_0_reg_n_3_[0] ),
        .I1(\xBar_0_reg_n_3_[1] ),
        .I2(\xBar_0_reg_n_3_[2] ),
        .O(\xBar_0[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_0[3]_i_5 
       (.I0(\xBar_0_reg_n_3_[0] ),
        .I1(\xBar_0_reg_n_3_[1] ),
        .O(trunc_ln1252_fu_2106_p1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_0[3]_i_6 
       (.I0(\xBar_0_reg_n_3_[0] ),
        .O(trunc_ln1252_fu_2106_p1[0]));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAA9555)) 
    \xBar_0[3]_i_7 
       (.I0(\xBar_0_reg_n_3_[3] ),
        .I1(\xBar_0_reg_n_3_[0] ),
        .I2(\xBar_0_reg_n_3_[1] ),
        .I3(\xBar_0_reg_n_3_[2] ),
        .I4(\xBar_0[10]_i_11_n_3 ),
        .I5(\barWidth_cast_cast_reg_4916_reg[10]_0 [3]),
        .O(\xBar_0[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h6A6A6A95)) 
    \xBar_0[3]_i_8 
       (.I0(\xBar_0_reg_n_3_[2] ),
        .I1(\xBar_0_reg_n_3_[1] ),
        .I2(\xBar_0_reg_n_3_[0] ),
        .I3(\xBar_0[10]_i_11_n_3 ),
        .I4(\barWidth_cast_cast_reg_4916_reg[10]_0 [2]),
        .O(\xBar_0[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \xBar_0[3]_i_9 
       (.I0(\xBar_0_reg_n_3_[1] ),
        .I1(\xBar_0_reg_n_3_[0] ),
        .I2(\xBar_0[10]_i_11_n_3 ),
        .I3(\barWidth_cast_cast_reg_4916_reg[10]_0 [1]),
        .O(\xBar_0[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \xBar_0[7]_i_2 
       (.I0(\xBar_0_reg_n_3_[6] ),
        .I1(\xBar_0[10]_i_10_n_3 ),
        .I2(\xBar_0_reg_n_3_[7] ),
        .O(\xBar_0[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_0[7]_i_3 
       (.I0(\xBar_0[10]_i_10_n_3 ),
        .I1(\xBar_0_reg_n_3_[6] ),
        .O(\xBar_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xBar_0[7]_i_4 
       (.I0(\xBar_0_reg_n_3_[4] ),
        .I1(\xBar_0_reg_n_3_[2] ),
        .I2(\xBar_0_reg_n_3_[1] ),
        .I3(\xBar_0_reg_n_3_[0] ),
        .I4(\xBar_0_reg_n_3_[3] ),
        .I5(\xBar_0_reg_n_3_[5] ),
        .O(\xBar_0[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xBar_0[7]_i_5 
       (.I0(\xBar_0_reg_n_3_[3] ),
        .I1(\xBar_0_reg_n_3_[0] ),
        .I2(\xBar_0_reg_n_3_[1] ),
        .I3(\xBar_0_reg_n_3_[2] ),
        .I4(\xBar_0_reg_n_3_[4] ),
        .O(\xBar_0[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hD2D2D22D)) 
    \xBar_0[7]_i_6 
       (.I0(\xBar_0_reg_n_3_[6] ),
        .I1(\xBar_0[10]_i_10_n_3 ),
        .I2(\xBar_0_reg_n_3_[7] ),
        .I3(\xBar_0[10]_i_11_n_3 ),
        .I4(\barWidth_cast_cast_reg_4916_reg[10]_0 [7]),
        .O(\xBar_0[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \xBar_0[7]_i_7 
       (.I0(\xBar_0[10]_i_10_n_3 ),
        .I1(\xBar_0_reg_n_3_[6] ),
        .I2(\xBar_0[10]_i_11_n_3 ),
        .I3(\barWidth_cast_cast_reg_4916_reg[10]_0 [6]),
        .O(\xBar_0[7]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[7]_i_8 
       (.I0(\xBar_0[7]_i_4_n_3 ),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(\barWidth_cast_cast_reg_4916_reg[10]_0 [5]),
        .O(\xBar_0[7]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[7]_i_9 
       (.I0(\xBar_0[7]_i_5_n_3 ),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(\barWidth_cast_cast_reg_4916_reg[10]_0 [4]),
        .O(\xBar_0[7]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[0] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[0]),
        .Q(\xBar_0_reg_n_3_[0] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[10] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[10]),
        .Q(\xBar_0_reg_n_3_[10] ),
        .R(xBar_00));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[10]_i_3 
       (.CI(\xBar_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xBar_0_reg[10]_i_3_CO_UNCONNECTED [3:2],\xBar_0_reg[10]_i_3_n_5 ,\xBar_0_reg[10]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\xBar_0[10]_i_5_n_3 ,\xBar_0[10]_i_6_n_3 }),
        .O({\NLW_xBar_0_reg[10]_i_3_O_UNCONNECTED [3],xBar_0[10:8]}),
        .S({1'b0,\xBar_0[10]_i_7_n_3 ,\xBar_0[10]_i_8_n_3 ,\xBar_0[10]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[1] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[1]),
        .Q(\xBar_0_reg_n_3_[1] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[2] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[2]),
        .Q(\xBar_0_reg_n_3_[2] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[3] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[3]),
        .Q(\xBar_0_reg_n_3_[3] ),
        .R(xBar_00));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xBar_0_reg[3]_i_1_n_3 ,\xBar_0_reg[3]_i_1_n_4 ,\xBar_0_reg[3]_i_1_n_5 ,\xBar_0_reg[3]_i_1_n_6 }),
        .CYINIT(\xBar_0[3]_i_2_n_3 ),
        .DI({\xBar_0[3]_i_3_n_3 ,\xBar_0[3]_i_4_n_3 ,trunc_ln1252_fu_2106_p1}),
        .O(xBar_0[3:0]),
        .S({\xBar_0[3]_i_7_n_3 ,\xBar_0[3]_i_8_n_3 ,\xBar_0[3]_i_9_n_3 ,\xBar_0[3]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[4] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[4]),
        .Q(\xBar_0_reg_n_3_[4] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[5] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[5]),
        .Q(\xBar_0_reg_n_3_[5] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[6] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[6]),
        .Q(\xBar_0_reg_n_3_[6] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[7] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[7]),
        .Q(\xBar_0_reg_n_3_[7] ),
        .R(xBar_00));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[7]_i_1 
       (.CI(\xBar_0_reg[3]_i_1_n_3 ),
        .CO({\xBar_0_reg[7]_i_1_n_3 ,\xBar_0_reg[7]_i_1_n_4 ,\xBar_0_reg[7]_i_1_n_5 ,\xBar_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_0[7]_i_2_n_3 ,\xBar_0[7]_i_3_n_3 ,\xBar_0[7]_i_4_n_3 ,\xBar_0[7]_i_5_n_3 }),
        .O(xBar_0[7:4]),
        .S({\xBar_0[7]_i_6_n_3 ,\xBar_0[7]_i_7_n_3 ,\xBar_0[7]_i_8_n_3 ,\xBar_0[7]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[8] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[8]),
        .Q(\xBar_0_reg_n_3_[8] ),
        .R(xBar_00));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[9] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_0[9]),
        .Q(\xBar_0_reg_n_3_[9] ),
        .R(xBar_00));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \xCount_0[3]_i_2 
       (.I0(p_0_in11_in),
        .I1(frp_pipeline_valid_U_valid_out[1]),
        .I2(icmp_ln1072_reg_4971),
        .I3(icmp_ln1405_fu_2059_p2),
        .O(\xCount_0[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[3]_i_3 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [3]),
        .I5(\xCount_0_reg_n_3_[3] ),
        .O(\xCount_0[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[3]_i_4 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [2]),
        .I5(\xCount_0_reg_n_3_[2] ),
        .O(\xCount_0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[3]_i_5 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [1]),
        .I5(\xCount_0_reg_n_3_[1] ),
        .O(\xCount_0[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \xCount_0[3]_i_6 
       (.I0(\d_val_read_reg_22_reg[9] [0]),
        .I1(p_0_in11_in),
        .I2(icmp_ln1405_fu_2059_p2),
        .I3(icmp_ln1072_reg_4971),
        .I4(frp_pipeline_valid_U_valid_out[1]),
        .O(\xCount_0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[7]_i_2 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [7]),
        .I5(\xCount_0_reg_n_3_[7] ),
        .O(\xCount_0[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[7]_i_3 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [6]),
        .I5(\xCount_0_reg_n_3_[6] ),
        .O(\xCount_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[7]_i_4 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [5]),
        .I5(\xCount_0_reg_n_3_[5] ),
        .O(\xCount_0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[7]_i_5 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [4]),
        .I5(\xCount_0_reg_n_3_[4] ),
        .O(\xCount_0[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \xCount_0[9]_i_2 
       (.I0(p_0_in11_in),
        .I1(frp_pipeline_valid_U_valid_out[1]),
        .I2(icmp_ln1072_reg_4971),
        .O(\xCount_0[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00000800F7FF)) 
    \xCount_0[9]_i_4 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\xCount_0_reg_n_3_[9] ),
        .I5(\d_val_read_reg_22_reg[9] [9]),
        .O(\xCount_0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_0[9]_i_5 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1405_fu_2059_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [8]),
        .I5(\xCount_0_reg_n_3_[8] ),
        .O(\xCount_0[9]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[0]),
        .Q(\xCount_0_reg_n_3_[0] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[1]),
        .Q(\xCount_0_reg_n_3_[1] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[2]),
        .Q(\xCount_0_reg_n_3_[2] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[3]),
        .Q(\xCount_0_reg_n_3_[3] ),
        .R(xCount_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_0_reg[3]_i_1_n_3 ,\xCount_0_reg[3]_i_1_n_4 ,\xCount_0_reg[3]_i_1_n_5 ,\xCount_0_reg[3]_i_1_n_6 }),
        .CYINIT(\xCount_0_reg_n_3_[0] ),
        .DI({\xCount_0_reg_n_3_[3] ,\xCount_0_reg_n_3_[2] ,\xCount_0_reg_n_3_[1] ,\xCount_0[3]_i_2_n_3 }),
        .O(xCount_0[3:0]),
        .S({\xCount_0[3]_i_3_n_3 ,\xCount_0[3]_i_4_n_3 ,\xCount_0[3]_i_5_n_3 ,\xCount_0[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[4]),
        .Q(\xCount_0_reg_n_3_[4] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[5]),
        .Q(\xCount_0_reg_n_3_[5] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[6]),
        .Q(\xCount_0_reg_n_3_[6] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[7]),
        .Q(\xCount_0_reg_n_3_[7] ),
        .R(xCount_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[7]_i_1 
       (.CI(\xCount_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_0_reg[7]_i_1_n_3 ,\xCount_0_reg[7]_i_1_n_4 ,\xCount_0_reg[7]_i_1_n_5 ,\xCount_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_0_reg_n_3_[7] ,\xCount_0_reg_n_3_[6] ,\xCount_0_reg_n_3_[5] ,\xCount_0_reg_n_3_[4] }),
        .O(xCount_0[7:4]),
        .S({\xCount_0[7]_i_2_n_3 ,\xCount_0[7]_i_3_n_3 ,\xCount_0[7]_i_4_n_3 ,\xCount_0[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[8]),
        .Q(\xCount_0_reg_n_3_[8] ),
        .R(xCount_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_0[9]),
        .Q(\xCount_0_reg_n_3_[9] ),
        .R(xCount_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[9]_i_3 
       (.CI(\xCount_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_0_reg_n_3_[8] }),
        .O({\NLW_xCount_0_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_0[9:8]}),
        .S({1'b0,1'b0,\xCount_0[9]_i_4_n_3 ,\xCount_0[9]_i_5_n_3 }));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \xCount_3_0[3]_i_2 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .O(\xCount_3_0[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[3]_i_3 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [3]),
        .I5(\xCount_3_0_reg_n_3_[3] ),
        .O(\xCount_3_0[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[3]_i_4 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [2]),
        .I5(\xCount_3_0_reg_n_3_[2] ),
        .O(\xCount_3_0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[3]_i_5 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [1]),
        .I5(\xCount_3_0_reg_n_3_[1] ),
        .O(\xCount_3_0[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \xCount_3_0[3]_i_6 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [0]),
        .O(\xCount_3_0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[7]_i_2 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [7]),
        .I5(\xCount_3_0_reg_n_3_[7] ),
        .O(\xCount_3_0[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[7]_i_3 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [6]),
        .I5(\xCount_3_0_reg_n_3_[6] ),
        .O(\xCount_3_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[7]_i_4 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [5]),
        .I5(\xCount_3_0_reg_n_3_[5] ),
        .O(\xCount_3_0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[7]_i_5 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [4]),
        .I5(\xCount_3_0_reg_n_3_[4] ),
        .O(\xCount_3_0[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \xCount_3_0[9]_i_2 
       (.I0(p_0_in9_in),
        .I1(frp_pipeline_valid_U_valid_out[1]),
        .I2(icmp_ln1072_reg_4971),
        .O(\xCount_3_0[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00000800F7FF)) 
    \xCount_3_0[9]_i_4 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\xCount_3_0_reg_n_3_[9] ),
        .I5(\d_val_read_reg_22_reg[9] [9]),
        .O(\xCount_3_0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF08000000F7FF)) 
    \xCount_3_0[9]_i_5 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1586_fu_1891_p2),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\d_val_read_reg_22_reg[9] [8]),
        .I5(\xCount_3_0_reg_n_3_[8] ),
        .O(\xCount_3_0[9]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[0]),
        .Q(\xCount_3_0_reg_n_3_[0] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[1]),
        .Q(\xCount_3_0_reg_n_3_[1] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[2]),
        .Q(\xCount_3_0_reg_n_3_[2] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[3]),
        .Q(\xCount_3_0_reg_n_3_[3] ),
        .R(xCount_3_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_3_0_reg[3]_i_1_n_3 ,\xCount_3_0_reg[3]_i_1_n_4 ,\xCount_3_0_reg[3]_i_1_n_5 ,\xCount_3_0_reg[3]_i_1_n_6 }),
        .CYINIT(\xCount_3_0_reg_n_3_[0] ),
        .DI({\xCount_3_0_reg_n_3_[3] ,\xCount_3_0_reg_n_3_[2] ,\xCount_3_0_reg_n_3_[1] ,\xCount_3_0[3]_i_2_n_3 }),
        .O(xCount_3_0[3:0]),
        .S({\xCount_3_0[3]_i_3_n_3 ,\xCount_3_0[3]_i_4_n_3 ,\xCount_3_0[3]_i_5_n_3 ,\xCount_3_0[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[4]),
        .Q(\xCount_3_0_reg_n_3_[4] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[5]),
        .Q(\xCount_3_0_reg_n_3_[5] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[6]),
        .Q(\xCount_3_0_reg_n_3_[6] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[7]),
        .Q(\xCount_3_0_reg_n_3_[7] ),
        .R(xCount_3_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[7]_i_1 
       (.CI(\xCount_3_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_3_0_reg[7]_i_1_n_3 ,\xCount_3_0_reg[7]_i_1_n_4 ,\xCount_3_0_reg[7]_i_1_n_5 ,\xCount_3_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_3_0_reg_n_3_[7] ,\xCount_3_0_reg_n_3_[6] ,\xCount_3_0_reg_n_3_[5] ,\xCount_3_0_reg_n_3_[4] }),
        .O(xCount_3_0[7:4]),
        .S({\xCount_3_0[7]_i_2_n_3 ,\xCount_3_0[7]_i_3_n_3 ,\xCount_3_0[7]_i_4_n_3 ,\xCount_3_0[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[8]),
        .Q(\xCount_3_0_reg_n_3_[8] ),
        .R(xCount_3_00));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_0[9]),
        .Q(\xCount_3_0_reg_n_3_[9] ),
        .R(xCount_3_00));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[9]_i_3 
       (.CI(\xCount_3_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_3_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_3_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_3_0_reg_n_3_[8] }),
        .O({\NLW_xCount_3_0_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_3_0[9:8]}),
        .S({1'b0,1'b0,\xCount_3_0[9]_i_4_n_3 ,\xCount_3_0[9]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \xCount_4_0[9]_i_5 
       (.I0(ap_predicate_pred2483_state21_reg_0[0]),
        .I1(ap_predicate_pred2483_state21_reg_0[1]),
        .I2(ap_predicate_pred2334_state21_i_2_n_3),
        .O(\xCount_4_0[9]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \xCount_4_0[9]_i_6 
       (.I0(icmp_ln1072_reg_4971),
        .I1(frp_pipeline_valid_U_valid_out[1]),
        .O(\xCount_4_0[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[0]),
        .Q(\xCount_4_0_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[1]),
        .Q(\xCount_4_0_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[2]),
        .Q(\xCount_4_0_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[3]),
        .Q(\xCount_4_0_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[4]),
        .Q(\xCount_4_0_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[5]),
        .Q(\xCount_4_0_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[6]),
        .Q(\xCount_4_0_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[7]),
        .Q(\xCount_4_0_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[8]),
        .Q(\xCount_4_0_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1717_n_5),
        .D(xCount_4_0[9]),
        .Q(\xCount_4_0_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_5_0[0]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[0] ),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_5_0[1]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[1] ),
        .I1(\xCount_5_0_reg_n_3_[0] ),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_5_0[2]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[2] ),
        .I1(\xCount_5_0_reg_n_3_[1] ),
        .I2(\xCount_5_0_reg_n_3_[0] ),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_5_0[3]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[3] ),
        .I1(\xCount_5_0_reg_n_3_[0] ),
        .I2(\xCount_5_0_reg_n_3_[1] ),
        .I3(\xCount_5_0_reg_n_3_[2] ),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_5_0[4]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[4] ),
        .I1(\xCount_5_0_reg_n_3_[2] ),
        .I2(\xCount_5_0_reg_n_3_[1] ),
        .I3(\xCount_5_0_reg_n_3_[0] ),
        .I4(\xCount_5_0_reg_n_3_[3] ),
        .O(p_2_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \xCount_5_0[5]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[16]),
        .I1(ap_predicate_pred2929_state17),
        .O(xCount_5_01));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xCount_5_0[5]_i_2 
       (.I0(\xCount_5_0_reg_n_3_[3] ),
        .I1(\xCount_5_0_reg_n_3_[0] ),
        .I2(\xCount_5_0_reg_n_3_[1] ),
        .I3(\xCount_5_0_reg_n_3_[2] ),
        .I4(\xCount_5_0_reg_n_3_[4] ),
        .I5(\xCount_5_0_reg_n_3_[5] ),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \xCount_5_0[6]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[9] ),
        .I1(\xCount_5_0_reg_n_3_[7] ),
        .I2(\xCount_5_0_reg_n_3_[8] ),
        .I3(\xCount_5_0[9]_i_5_n_3 ),
        .I4(\xCount_5_0_reg_n_3_[6] ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFF0000E)) 
    \xCount_5_0[7]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[9] ),
        .I1(\xCount_5_0_reg_n_3_[8] ),
        .I2(\xCount_5_0_reg_n_3_[6] ),
        .I3(\xCount_5_0[9]_i_5_n_3 ),
        .I4(\xCount_5_0_reg_n_3_[7] ),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFFC0002)) 
    \xCount_5_0[8]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[9] ),
        .I1(\xCount_5_0_reg_n_3_[7] ),
        .I2(\xCount_5_0[9]_i_5_n_3 ),
        .I3(\xCount_5_0_reg_n_3_[6] ),
        .I4(\xCount_5_0_reg_n_3_[8] ),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \xCount_5_0[9]_i_1 
       (.I0(\xCount_5_0[9]_i_4_n_3 ),
        .I1(\xCount_5_0[9]_i_2_n_3 ),
        .I2(ap_predicate_pred2929_state17),
        .I3(frp_pipeline_valid_U_valid_out[16]),
        .O(\xCount_5_0[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h02)) 
    \xCount_5_0[9]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[17]),
        .I1(ap_predicate_pred2398_state18_i_2_n_3),
        .I2(icmp_ln1072_reg_4971_pp0_iter16_reg),
        .O(\xCount_5_0[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \xCount_5_0[9]_i_3 
       (.I0(\xCount_5_0_reg_n_3_[8] ),
        .I1(\xCount_5_0_reg_n_3_[6] ),
        .I2(\xCount_5_0[9]_i_5_n_3 ),
        .I3(\xCount_5_0_reg_n_3_[7] ),
        .I4(\xCount_5_0_reg_n_3_[9] ),
        .O(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \xCount_5_0[9]_i_4 
       (.I0(\xCount_5_0_reg_n_3_[9] ),
        .I1(\xCount_5_0_reg_n_3_[7] ),
        .I2(\xCount_5_0[9]_i_5_n_3 ),
        .I3(\xCount_5_0_reg_n_3_[6] ),
        .I4(\xCount_5_0_reg_n_3_[8] ),
        .O(\xCount_5_0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_5_0[9]_i_5 
       (.I0(\xCount_5_0_reg_n_3_[5] ),
        .I1(\xCount_5_0_reg_n_3_[4] ),
        .I2(\xCount_5_0_reg_n_3_[2] ),
        .I3(\xCount_5_0_reg_n_3_[1] ),
        .I4(\xCount_5_0_reg_n_3_[0] ),
        .I5(\xCount_5_0_reg_n_3_[3] ),
        .O(\xCount_5_0[9]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[0]),
        .Q(\xCount_5_0_reg_n_3_[0] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[1]),
        .Q(\xCount_5_0_reg_n_3_[1] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[2]),
        .Q(\xCount_5_0_reg_n_3_[2] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[3]),
        .Q(\xCount_5_0_reg_n_3_[3] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[4]),
        .Q(\xCount_5_0_reg_n_3_[4] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[5]),
        .Q(\xCount_5_0_reg_n_3_[5] ),
        .R(xCount_5_01));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[6]),
        .Q(\xCount_5_0_reg_n_3_[6] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[7]),
        .Q(\xCount_5_0_reg_n_3_[7] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[8]),
        .Q(\xCount_5_0_reg_n_3_[8] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_5_0[9]_i_2_n_3 ),
        .D(p_2_in[9]),
        .Q(\xCount_5_0_reg_n_3_[9] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[0]),
        .Q(\x_fu_496_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[10]),
        .Q(\x_fu_496_reg_n_3_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[11]),
        .Q(\x_fu_496_reg_n_3_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[12]),
        .Q(\x_fu_496_reg_n_3_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[13]),
        .Q(\x_fu_496_reg_n_3_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[14]),
        .Q(\x_fu_496_reg_n_3_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[15]),
        .Q(\x_fu_496_reg_n_3_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[1]),
        .Q(\x_fu_496_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[2]),
        .Q(\x_fu_496_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[3]),
        .Q(\x_fu_496_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[4]),
        .Q(\x_fu_496_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[5]),
        .Q(\x_fu_496_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[6]),
        .Q(\x_fu_496_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[7]),
        .Q(\x_fu_496_reg_n_3_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[8]),
        .Q(\x_fu_496_reg_n_3_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_496_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_496[9]),
        .Q(\x_fu_496_reg_n_3_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount[0]_i_1 
       (.I0(yCount_reg[0]),
        .O(\yCount[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount[1]_i_1 
       (.I0(yCount_reg[0]),
        .I1(yCount_reg[1]),
        .O(add_ln1388_fu_2043_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount[2]_i_1 
       (.I0(yCount_reg[2]),
        .I1(yCount_reg[1]),
        .I2(yCount_reg[0]),
        .O(add_ln1388_fu_2043_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount[3]_i_1 
       (.I0(yCount_reg[3]),
        .I1(yCount_reg[0]),
        .I2(yCount_reg[1]),
        .I3(yCount_reg[2]),
        .O(add_ln1388_fu_2043_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount[4]_i_1 
       (.I0(yCount_reg[4]),
        .I1(yCount_reg[2]),
        .I2(yCount_reg[1]),
        .I3(yCount_reg[0]),
        .I4(yCount_reg[3]),
        .O(add_ln1388_fu_2043_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount[5]_i_1 
       (.I0(yCount_reg[5]),
        .I1(yCount_reg[3]),
        .I2(yCount_reg[0]),
        .I3(yCount_reg[1]),
        .I4(yCount_reg[2]),
        .I5(yCount_reg[4]),
        .O(add_ln1388_fu_2043_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount[6]_i_1 
       (.I0(yCount_reg[6]),
        .I1(\yCount[9]_i_6_n_3 ),
        .O(add_ln1388_fu_2043_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount[7]_i_1 
       (.I0(yCount_reg[7]),
        .I1(\yCount[9]_i_6_n_3 ),
        .I2(yCount_reg[6]),
        .O(add_ln1388_fu_2043_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount[8]_i_1 
       (.I0(yCount_reg[8]),
        .I1(yCount_reg[6]),
        .I2(\yCount[9]_i_6_n_3 ),
        .I3(yCount_reg[7]),
        .O(add_ln1388_fu_2043_p2[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_10 
       (.I0(\yCount_reg[9]_i_5_0 [9]),
        .I1(yCount_reg[9]),
        .I2(\yCount_reg[9]_i_5_0 [8]),
        .I3(yCount_reg[8]),
        .O(\yCount[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_11 
       (.I0(yCount_reg[7]),
        .I1(\yCount_reg[9]_i_5_0 [7]),
        .I2(\yCount_reg[9]_i_5_0 [6]),
        .I3(yCount_reg[6]),
        .O(\yCount[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_12 
       (.I0(yCount_reg[5]),
        .I1(\yCount_reg[9]_i_5_0 [5]),
        .I2(\yCount_reg[9]_i_5_0 [4]),
        .I3(yCount_reg[4]),
        .O(\yCount[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_13 
       (.I0(yCount_reg[3]),
        .I1(\yCount_reg[9]_i_5_0 [3]),
        .I2(\yCount_reg[9]_i_5_0 [2]),
        .I3(yCount_reg[2]),
        .O(\yCount[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_14 
       (.I0(yCount_reg[1]),
        .I1(\yCount_reg[9]_i_5_0 [1]),
        .I2(\yCount_reg[9]_i_5_0 [0]),
        .I3(yCount_reg[0]),
        .O(\yCount[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_15 
       (.I0(\yCount_reg[9]_i_5_0 [7]),
        .I1(yCount_reg[7]),
        .I2(\yCount_reg[9]_i_5_0 [6]),
        .I3(yCount_reg[6]),
        .O(\yCount[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_16 
       (.I0(\yCount_reg[9]_i_5_0 [5]),
        .I1(yCount_reg[5]),
        .I2(\yCount_reg[9]_i_5_0 [4]),
        .I3(yCount_reg[4]),
        .O(\yCount[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_17 
       (.I0(\yCount_reg[9]_i_5_0 [3]),
        .I1(yCount_reg[3]),
        .I2(\yCount_reg[9]_i_5_0 [2]),
        .I3(yCount_reg[2]),
        .O(\yCount[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_18 
       (.I0(\yCount_reg[9]_i_5_0 [1]),
        .I1(yCount_reg[1]),
        .I2(\yCount_reg[9]_i_5_0 [0]),
        .I3(yCount_reg[0]),
        .O(\yCount[9]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \yCount[9]_i_2 
       (.I0(p_0_in11_in),
        .I1(icmp_ln1746_reg_4993),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(icmp_ln1386_fu_2027_p2),
        .O(yCount0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount[9]_i_3 
       (.I0(yCount_reg[9]),
        .I1(yCount_reg[7]),
        .I2(\yCount[9]_i_6_n_3 ),
        .I3(yCount_reg[6]),
        .I4(yCount_reg[8]),
        .O(add_ln1388_fu_2043_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount[9]_i_6 
       (.I0(yCount_reg[5]),
        .I1(yCount_reg[3]),
        .I2(yCount_reg[0]),
        .I3(yCount_reg[1]),
        .I4(yCount_reg[2]),
        .I5(yCount_reg[4]),
        .O(\yCount[9]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_8 
       (.I0(yCount_reg[9]),
        .I1(\yCount_reg[9]_i_5_0 [9]),
        .I2(\yCount_reg[9]_i_5_0 [8]),
        .I3(yCount_reg[8]),
        .O(\yCount[9]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount[9]_i_9 
       (.I0(\yCount_reg[9]_i_5_0 [10]),
        .O(\yCount[9]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_1[0]_i_1 
       (.I0(yCount_1_reg[0]),
        .O(add_ln1753_fu_1839_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_1[1]_i_1 
       (.I0(yCount_1_reg[1]),
        .I1(yCount_1_reg[0]),
        .O(add_ln1753_fu_1839_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_1[2]_i_1 
       (.I0(yCount_1_reg[2]),
        .I1(yCount_1_reg[0]),
        .I2(yCount_1_reg[1]),
        .O(add_ln1753_fu_1839_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_1[3]_i_1 
       (.I0(yCount_1_reg[3]),
        .I1(yCount_1_reg[1]),
        .I2(yCount_1_reg[0]),
        .I3(yCount_1_reg[2]),
        .O(add_ln1753_fu_1839_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_1[4]_i_1 
       (.I0(yCount_1_reg[4]),
        .I1(yCount_1_reg[2]),
        .I2(yCount_1_reg[0]),
        .I3(yCount_1_reg[1]),
        .I4(yCount_1_reg[3]),
        .O(add_ln1753_fu_1839_p2[4]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \yCount_1[5]_i_2 
       (.I0(ap_predicate_pred2398_state18_i_2_n_3),
        .I1(icmp_ln1746_reg_4993),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\yCount_1[5]_i_4_n_3 ),
        .O(yCount_10));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_1[5]_i_3 
       (.I0(yCount_1_reg[5]),
        .I1(yCount_1_reg[3]),
        .I2(yCount_1_reg[1]),
        .I3(yCount_1_reg[0]),
        .I4(yCount_1_reg[2]),
        .I5(yCount_1_reg[4]),
        .O(add_ln1753_fu_1839_p2[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_1[5]_i_4 
       (.I0(yCount_1_reg[5]),
        .I1(yCount_1_reg[3]),
        .I2(yCount_1_reg[1]),
        .I3(yCount_1_reg[0]),
        .I4(yCount_1_reg[2]),
        .I5(yCount_1_reg[4]),
        .O(\yCount_1[5]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[0]),
        .Q(yCount_1_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[1]),
        .Q(yCount_1_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[2]),
        .Q(yCount_1_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[3]),
        .Q(yCount_1_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[4]),
        .Q(yCount_1_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_10),
        .D(add_ln1753_fu_1839_p2[5]),
        .Q(yCount_1_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_2[0]_i_1 
       (.I0(yCount_2_reg[0]),
        .O(\yCount_2[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_2[1]_i_1 
       (.I0(yCount_2_reg[0]),
        .I1(yCount_2_reg[1]),
        .O(add_ln1461_fu_1937_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_2[2]_i_1 
       (.I0(yCount_2_reg[2]),
        .I1(yCount_2_reg[1]),
        .I2(yCount_2_reg[0]),
        .O(add_ln1461_fu_1937_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_2[3]_i_1 
       (.I0(yCount_2_reg[3]),
        .I1(yCount_2_reg[0]),
        .I2(yCount_2_reg[1]),
        .I3(yCount_2_reg[2]),
        .O(add_ln1461_fu_1937_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_2[4]_i_1 
       (.I0(yCount_2_reg[4]),
        .I1(yCount_2_reg[2]),
        .I2(yCount_2_reg[1]),
        .I3(yCount_2_reg[0]),
        .I4(yCount_2_reg[3]),
        .O(add_ln1461_fu_1937_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_2[5]_i_1 
       (.I0(yCount_2_reg[5]),
        .I1(yCount_2_reg[3]),
        .I2(yCount_2_reg[0]),
        .I3(yCount_2_reg[1]),
        .I4(yCount_2_reg[2]),
        .I5(yCount_2_reg[4]),
        .O(add_ln1461_fu_1937_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_2[6]_i_1 
       (.I0(yCount_2_reg[6]),
        .I1(\yCount_2[9]_i_7_n_3 ),
        .O(add_ln1461_fu_1937_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_2[7]_i_1 
       (.I0(yCount_2_reg[7]),
        .I1(\yCount_2[9]_i_7_n_3 ),
        .I2(yCount_2_reg[6]),
        .O(add_ln1461_fu_1937_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_2[8]_i_1 
       (.I0(yCount_2_reg[8]),
        .I1(yCount_2_reg[6]),
        .I2(\yCount_2[9]_i_7_n_3 ),
        .I3(yCount_2_reg[7]),
        .O(add_ln1461_fu_1937_p2[8]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_10 
       (.I0(\yCount_reg[9]_i_5_0 [4]),
        .I1(yCount_2_reg[4]),
        .I2(\yCount_reg[9]_i_5_0 [3]),
        .I3(yCount_2_reg[3]),
        .I4(yCount_2_reg[5]),
        .I5(\yCount_reg[9]_i_5_0 [5]),
        .O(\yCount_2[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_11 
       (.I0(\yCount_reg[9]_i_5_0 [0]),
        .I1(yCount_2_reg[0]),
        .I2(\yCount_reg[9]_i_5_0 [1]),
        .I3(yCount_2_reg[1]),
        .I4(yCount_2_reg[2]),
        .I5(\yCount_reg[9]_i_5_0 [2]),
        .O(\yCount_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \yCount_2[9]_i_2 
       (.I0(icmp_ln1454_fu_1927_p2),
        .I1(and_ln1449_reg_5015),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\xCount_4_0[9]_i_5_n_3 ),
        .I5(\yCount_2_reg[0]_0 ),
        .O(\yCount_2[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_2[9]_i_3 
       (.I0(yCount_2_reg[9]),
        .I1(yCount_2_reg[7]),
        .I2(\yCount_2[9]_i_7_n_3 ),
        .I3(yCount_2_reg[6]),
        .I4(yCount_2_reg[8]),
        .O(add_ln1461_fu_1937_p2[9]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \yCount_2[9]_i_4 
       (.I0(icmp_ln1454_fu_1927_p2),
        .I1(and_ln1449_reg_5015),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(\xCount_4_0[9]_i_5_n_3 ),
        .I5(\yCount_2_reg[0]_0 ),
        .O(\yCount_2[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_2[9]_i_7 
       (.I0(yCount_2_reg[5]),
        .I1(yCount_2_reg[3]),
        .I2(yCount_2_reg[0]),
        .I3(yCount_2_reg[1]),
        .I4(yCount_2_reg[2]),
        .I5(yCount_2_reg[4]),
        .O(\yCount_2[9]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \yCount_2[9]_i_8 
       (.I0(\yCount_reg[9]_i_5_0 [10]),
        .I1(yCount_2_reg[9]),
        .I2(\yCount_reg[9]_i_5_0 [9]),
        .O(\yCount_2[9]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_9 
       (.I0(\yCount_reg[9]_i_5_0 [6]),
        .I1(yCount_2_reg[6]),
        .I2(\yCount_reg[9]_i_5_0 [7]),
        .I3(yCount_2_reg[7]),
        .I4(yCount_2_reg[8]),
        .I5(\yCount_reg[9]_i_5_0 [8]),
        .O(\yCount_2[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(\yCount_2[0]_i_1_n_3 ),
        .Q(yCount_2_reg[0]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[1]),
        .Q(yCount_2_reg[1]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[2]),
        .Q(yCount_2_reg[2]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[3]),
        .Q(yCount_2_reg[3]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[4]),
        .Q(yCount_2_reg[4]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[5]),
        .Q(yCount_2_reg[5]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[6]),
        .Q(yCount_2_reg[6]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[7]),
        .Q(yCount_2_reg[7]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[8]),
        .Q(yCount_2_reg[8]),
        .R(yCount_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_2[9]_i_2_n_3 ),
        .D(add_ln1461_fu_1937_p2[9]),
        .Q(yCount_2_reg[9]),
        .R(yCount_20));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_2_reg[9]_i_6 
       (.CI(1'b0),
        .CO({icmp_ln1454_fu_1927_p2,\yCount_2_reg[9]_i_6_n_4 ,\yCount_2_reg[9]_i_6_n_5 ,\yCount_2_reg[9]_i_6_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_yCount_2_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\yCount_2[9]_i_8_n_3 ,\yCount_2[9]_i_9_n_3 ,\yCount_2[9]_i_10_n_3 ,\yCount_2[9]_i_11_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_3[0]_i_1 
       (.I0(yCount_3_reg[0]),
        .O(\yCount_3[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_3[1]_i_1 
       (.I0(yCount_3_reg[0]),
        .I1(yCount_3_reg[1]),
        .O(add_ln1570_fu_1875_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_3[2]_i_1 
       (.I0(yCount_3_reg[2]),
        .I1(yCount_3_reg[1]),
        .I2(yCount_3_reg[0]),
        .O(add_ln1570_fu_1875_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_3[3]_i_1 
       (.I0(yCount_3_reg[3]),
        .I1(yCount_3_reg[0]),
        .I2(yCount_3_reg[1]),
        .I3(yCount_3_reg[2]),
        .O(add_ln1570_fu_1875_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_3[4]_i_1 
       (.I0(yCount_3_reg[4]),
        .I1(yCount_3_reg[2]),
        .I2(yCount_3_reg[1]),
        .I3(yCount_3_reg[0]),
        .I4(yCount_3_reg[3]),
        .O(add_ln1570_fu_1875_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_3[5]_i_1 
       (.I0(yCount_3_reg[5]),
        .I1(yCount_3_reg[3]),
        .I2(yCount_3_reg[0]),
        .I3(yCount_3_reg[1]),
        .I4(yCount_3_reg[2]),
        .I5(yCount_3_reg[4]),
        .O(add_ln1570_fu_1875_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_3[6]_i_1 
       (.I0(yCount_3_reg[6]),
        .I1(\yCount_3[9]_i_5_n_3 ),
        .O(add_ln1570_fu_1875_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_3[7]_i_1 
       (.I0(yCount_3_reg[7]),
        .I1(\yCount_3[9]_i_5_n_3 ),
        .I2(yCount_3_reg[6]),
        .O(add_ln1570_fu_1875_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_3[8]_i_1 
       (.I0(yCount_3_reg[8]),
        .I1(yCount_3_reg[6]),
        .I2(\yCount_3[9]_i_5_n_3 ),
        .I3(yCount_3_reg[7]),
        .O(add_ln1570_fu_1875_p2[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_10 
       (.I0(\yCount_reg[9]_i_5_0 [7]),
        .I1(yCount_3_reg[7]),
        .I2(\yCount_reg[9]_i_5_0 [6]),
        .I3(yCount_3_reg[6]),
        .O(\yCount_3[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_11 
       (.I0(\yCount_reg[9]_i_5_0 [5]),
        .I1(yCount_3_reg[5]),
        .I2(\yCount_reg[9]_i_5_0 [4]),
        .I3(yCount_3_reg[4]),
        .O(\yCount_3[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_12 
       (.I0(\yCount_reg[9]_i_5_0 [3]),
        .I1(yCount_3_reg[3]),
        .I2(\yCount_reg[9]_i_5_0 [2]),
        .I3(yCount_3_reg[2]),
        .O(\yCount_3[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_13 
       (.I0(\yCount_reg[9]_i_5_0 [1]),
        .I1(yCount_3_reg[1]),
        .I2(\yCount_reg[9]_i_5_0 [0]),
        .I3(yCount_3_reg[0]),
        .O(\yCount_3[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_14 
       (.I0(yCount_3_reg[7]),
        .I1(\yCount_reg[9]_i_5_0 [7]),
        .I2(yCount_3_reg[6]),
        .I3(\yCount_reg[9]_i_5_0 [6]),
        .O(\yCount_3[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_15 
       (.I0(yCount_3_reg[5]),
        .I1(\yCount_reg[9]_i_5_0 [5]),
        .I2(yCount_3_reg[4]),
        .I3(\yCount_reg[9]_i_5_0 [4]),
        .O(\yCount_3[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_16 
       (.I0(yCount_3_reg[3]),
        .I1(\yCount_reg[9]_i_5_0 [3]),
        .I2(yCount_3_reg[2]),
        .I3(\yCount_reg[9]_i_5_0 [2]),
        .O(\yCount_3[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_17 
       (.I0(yCount_3_reg[1]),
        .I1(\yCount_reg[9]_i_5_0 [1]),
        .I2(yCount_3_reg[0]),
        .I3(\yCount_reg[9]_i_5_0 [0]),
        .O(\yCount_3[9]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \yCount_3[9]_i_2 
       (.I0(p_0_in9_in),
        .I1(icmp_ln1746_reg_4993),
        .I2(icmp_ln1072_reg_4971),
        .I3(frp_pipeline_valid_U_valid_out[1]),
        .I4(icmp_ln1568_fu_1859_p2),
        .O(yCount_30));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_3[9]_i_3 
       (.I0(yCount_3_reg[9]),
        .I1(yCount_3_reg[7]),
        .I2(\yCount_3[9]_i_5_n_3 ),
        .I3(yCount_3_reg[6]),
        .I4(yCount_3_reg[8]),
        .O(add_ln1570_fu_1875_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_3[9]_i_5 
       (.I0(yCount_3_reg[5]),
        .I1(yCount_3_reg[3]),
        .I2(yCount_3_reg[0]),
        .I3(yCount_3_reg[1]),
        .I4(yCount_3_reg[2]),
        .I5(yCount_3_reg[4]),
        .O(\yCount_3[9]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_7 
       (.I0(\yCount_reg[9]_i_5_0 [9]),
        .I1(yCount_3_reg[9]),
        .I2(\yCount_reg[9]_i_5_0 [8]),
        .I3(yCount_3_reg[8]),
        .O(\yCount_3[9]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_3[9]_i_8 
       (.I0(\yCount_reg[9]_i_5_0 [10]),
        .O(\yCount_3[9]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_9 
       (.I0(yCount_3_reg[9]),
        .I1(\yCount_reg[9]_i_5_0 [9]),
        .I2(yCount_3_reg[8]),
        .I3(\yCount_reg[9]_i_5_0 [8]),
        .O(\yCount_3[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(\yCount_3[0]_i_1_n_3 ),
        .Q(yCount_3_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[1]),
        .Q(yCount_3_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[2]),
        .Q(yCount_3_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[3]),
        .Q(yCount_3_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[4]),
        .Q(yCount_3_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[5]),
        .Q(yCount_3_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[6]),
        .Q(yCount_3_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[7]),
        .Q(yCount_3_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[8]),
        .Q(yCount_3_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_30),
        .D(add_ln1570_fu_1875_p2[9]),
        .Q(yCount_3_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_3_reg[9]_i_4 
       (.CI(\yCount_3_reg[9]_i_6_n_3 ),
        .CO({\NLW_yCount_3_reg[9]_i_4_CO_UNCONNECTED [3:2],icmp_ln1568_fu_1859_p2,\yCount_3_reg[9]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount_3[9]_i_7_n_3 }),
        .O(\NLW_yCount_3_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount_3[9]_i_8_n_3 ,\yCount_3[9]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_3_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\yCount_3_reg[9]_i_6_n_3 ,\yCount_3_reg[9]_i_6_n_4 ,\yCount_3_reg[9]_i_6_n_5 ,\yCount_3_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount_3[9]_i_10_n_3 ,\yCount_3[9]_i_11_n_3 ,\yCount_3[9]_i_12_n_3 ,\yCount_3[9]_i_13_n_3 }),
        .O(\NLW_yCount_3_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\yCount_3[9]_i_14_n_3 ,\yCount_3[9]_i_15_n_3 ,\yCount_3[9]_i_16_n_3 ,\yCount_3[9]_i_17_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[0] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(\yCount[0]_i_1_n_3 ),
        .Q(yCount_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[1] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[1]),
        .Q(yCount_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[2] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[2]),
        .Q(yCount_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[3] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[3]),
        .Q(yCount_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[4] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[4]),
        .Q(yCount_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[5] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[5]),
        .Q(yCount_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[6] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[6]),
        .Q(yCount_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[7] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[7]),
        .Q(yCount_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[8] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[8]),
        .Q(yCount_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[9] 
       (.C(ap_clk),
        .CE(yCount0),
        .D(add_ln1388_fu_2043_p2[9]),
        .Q(yCount_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_47));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_reg[9]_i_5 
       (.CI(\yCount_reg[9]_i_7_n_3 ),
        .CO({\NLW_yCount_reg[9]_i_5_CO_UNCONNECTED [3:2],icmp_ln1386_fu_2027_p2,\yCount_reg[9]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount[9]_i_8_n_3 }),
        .O(\NLW_yCount_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount[9]_i_9_n_3 ,\yCount[9]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_reg[9]_i_7 
       (.CI(1'b0),
        .CO({\yCount_reg[9]_i_7_n_3 ,\yCount_reg[9]_i_7_n_4 ,\yCount_reg[9]_i_7_n_5 ,\yCount_reg[9]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount[9]_i_11_n_3 ,\yCount[9]_i_12_n_3 ,\yCount[9]_i_13_n_3 ,\yCount[9]_i_14_n_3 }),
        .O(\NLW_yCount_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({\yCount[9]_i_15_n_3 ,\yCount[9]_i_16_n_3 ,\yCount[9]_i_17_n_3 ,\yCount[9]_i_18_n_3 }));
  FDRE \zext_ln1084_cast_reg_4921_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .Q(zext_ln1084_cast_reg_4921_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [10]),
        .Q(zext_ln1084_cast_reg_4921_reg[10]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [11]),
        .Q(zext_ln1084_cast_reg_4921_reg[11]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .Q(zext_ln1084_cast_reg_4921_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .Q(zext_ln1084_cast_reg_4921_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .Q(zext_ln1084_cast_reg_4921_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .Q(zext_ln1084_cast_reg_4921_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .Q(zext_ln1084_cast_reg_4921_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .Q(zext_ln1084_cast_reg_4921_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .Q(zext_ln1084_cast_reg_4921_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [8]),
        .Q(zext_ln1084_cast_reg_4921_reg[8]),
        .R(1'b0));
  FDRE \zext_ln1084_cast_reg_4921_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln1084_cast_reg_4921_reg[11]_0 [9]),
        .Q(zext_ln1084_cast_reg_4921_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[0]_i_1 
       (.I0(add_ln1341_fu_2165_p2[0]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[10]),
        .O(\rampStart_load_reg_1371_reg[7] [10]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[11]),
        .O(\rampStart_load_reg_1371_reg[7] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_3 
       (.I0(zonePlateVDelta_reg[11]),
        .I1(p_reg_reg_0[11]),
        .O(\zonePlateVAddr[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_4 
       (.I0(zonePlateVDelta_reg[10]),
        .I1(p_reg_reg_0[10]),
        .O(\zonePlateVAddr[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_5 
       (.I0(zonePlateVDelta_reg[9]),
        .I1(p_reg_reg_0[9]),
        .O(\zonePlateVAddr[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_6 
       (.I0(zonePlateVDelta_reg[8]),
        .I1(p_reg_reg_0[8]),
        .O(\zonePlateVAddr[11]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[12]),
        .O(\rampStart_load_reg_1371_reg[7] [12]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[13]),
        .O(\rampStart_load_reg_1371_reg[7] [13]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[14]),
        .O(\rampStart_load_reg_1371_reg[7] [14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .I1(ap_predicate_pred2268_state6),
        .I2(ap_predicate_pred2274_state6),
        .I3(frp_pipeline_valid_U_valid_out[5]),
        .O(\ap_CS_fsm_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[15]),
        .O(\rampStart_load_reg_1371_reg[7] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_4 
       (.I0(zonePlateVDelta_reg[15]),
        .I1(p_reg_reg_0[15]),
        .O(\zonePlateVAddr[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_5 
       (.I0(zonePlateVDelta_reg[14]),
        .I1(p_reg_reg_0[14]),
        .O(\zonePlateVAddr[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVDelta_reg[13]),
        .I1(p_reg_reg_0[13]),
        .O(\zonePlateVAddr[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVDelta_reg[12]),
        .I1(p_reg_reg_0[12]),
        .O(\zonePlateVAddr[15]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[1]_i_1 
       (.I0(add_ln1341_fu_2165_p2[1]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[2]_i_1 
       (.I0(add_ln1341_fu_2165_p2[2]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[3]_i_1 
       (.I0(add_ln1341_fu_2165_p2[3]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_3 
       (.I0(zonePlateVDelta_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(\zonePlateVAddr[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_4 
       (.I0(zonePlateVDelta_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(\zonePlateVAddr[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_5 
       (.I0(zonePlateVDelta_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(\zonePlateVAddr[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_6 
       (.I0(zonePlateVDelta_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(\zonePlateVAddr[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[4]_i_1 
       (.I0(add_ln1341_fu_2165_p2[4]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[5]_i_1 
       (.I0(add_ln1341_fu_2165_p2[5]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[6]_i_1 
       (.I0(add_ln1341_fu_2165_p2[6]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(add_ln1341_fu_2165_p2[7]),
        .I1(ap_predicate_pred2274_state6),
        .O(\rampStart_load_reg_1371_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVDelta_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVDelta_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVDelta_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVDelta_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[8]),
        .O(\rampStart_load_reg_1371_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .I1(ap_predicate_pred2274_state6),
        .I2(add_ln1341_fu_2165_p2[9]),
        .O(\rampStart_load_reg_1371_reg[7] [9]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[0]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [0]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[0]),
        .I4(\rampStart_load_reg_1371_reg[7] [0]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[10]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [10]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[10]),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[10]_i_2 
       (.I0(add_ln1341_fu_2165_p2[10]),
        .I1(p_reg_reg_0[10]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[11]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [11]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[11]),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[11]_i_2 
       (.I0(add_ln1341_fu_2165_p2[11]),
        .I1(p_reg_reg_0[11]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[12]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [12]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[12]),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[12]_i_2 
       (.I0(add_ln1341_fu_2165_p2[12]),
        .I1(p_reg_reg_0[12]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[13]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [13]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[13]),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[13]_i_2 
       (.I0(add_ln1341_fu_2165_p2[13]),
        .I1(p_reg_reg_0[13]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[14]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [14]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[14]),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[14]_i_2 
       (.I0(add_ln1341_fu_2165_p2[14]),
        .I1(p_reg_reg_0[14]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \zonePlateVAddr_loc_0_fu_324[15]_i_1 
       (.I0(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I1(frp_pipeline_valid_U_valid_out[5]),
        .I2(ap_predicate_pred2274_state6),
        .I3(ap_predicate_pred2268_state6),
        .I4(\rampVal_2_flag_0_reg_478_reg[0] [1]),
        .O(\genblk1[4].v2_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[15]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [15]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[15]),
        .O(\zonePlateVAddr_reg[15] [15]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[15]_i_3 
       (.I0(add_ln1341_fu_2165_p2[15]),
        .I1(p_reg_reg_0[15]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [7]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[15]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[1]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [1]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[1]),
        .I4(\rampStart_load_reg_1371_reg[7] [1]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[2]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [2]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[2]),
        .I4(\rampStart_load_reg_1371_reg[7] [2]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[3]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [3]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[3]),
        .I4(\rampStart_load_reg_1371_reg[7] [3]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[4]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [4]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[4]),
        .I4(\rampStart_load_reg_1371_reg[7] [4]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[5]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [5]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[5]),
        .I4(\rampStart_load_reg_1371_reg[7] [5]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[6]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [6]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[6]),
        .I4(\rampStart_load_reg_1371_reg[7] [6]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \zonePlateVAddr_loc_0_fu_324[7]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [7]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ),
        .I3(p_reg_reg_0[7]),
        .I4(\rampStart_load_reg_1371_reg[7] [7]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld),
        .O(\zonePlateVAddr_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr_loc_0_fu_324[7]_i_2 
       (.I0(ap_predicate_pred2268_state6),
        .I1(frp_pipeline_valid_U_valid_out[5]),
        .O(\zonePlateVAddr_loc_0_fu_324[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \zonePlateVAddr_loc_0_fu_324[7]_i_3 
       (.I0(frp_pipeline_valid_U_valid_out[5]),
        .I1(ap_predicate_pred2274_state6),
        .I2(ap_predicate_pred2268_state6),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[8]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [8]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[8]),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[8]_i_2 
       (.I0(add_ln1341_fu_2165_p2[8]),
        .I1(p_reg_reg_0[8]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_324[9]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_324_reg[15] [9]),
        .I1(\rampVal_3_flag_0_reg_454_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[9]),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT6 #(
    .INIT(64'hFCFCACCC0C0CACCC)) 
    \zonePlateVAddr_loc_0_fu_324[9]_i_2 
       (.I0(add_ln1341_fu_2165_p2[9]),
        .I1(p_reg_reg_0[9]),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .I4(ap_predicate_pred2274_state6),
        .I5(\zext_ln1084_cast_reg_4921_reg[11]_0 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_zonePlateVAddr_loc_1_out_o[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[11]_i_2 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[11]_i_2_n_3 ,\zonePlateVAddr_reg[11]_i_2_n_4 ,\zonePlateVAddr_reg[11]_i_2_n_5 ,\zonePlateVAddr_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[11:8]),
        .O(add_ln1341_fu_2165_p2[11:8]),
        .S({\zonePlateVAddr[11]_i_3_n_3 ,\zonePlateVAddr[11]_i_4_n_3 ,\zonePlateVAddr[11]_i_5_n_3 ,\zonePlateVAddr[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[15]_i_3 
       (.CI(\zonePlateVAddr_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_3_CO_UNCONNECTED [3],\zonePlateVAddr_reg[15]_i_3_n_4 ,\zonePlateVAddr_reg[15]_i_3_n_5 ,\zonePlateVAddr_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,zonePlateVDelta_reg[14:12]}),
        .O(add_ln1341_fu_2165_p2[15:12]),
        .S({\zonePlateVAddr[15]_i_4_n_3 ,\zonePlateVAddr[15]_i_5_n_3 ,\zonePlateVAddr[15]_i_6_n_3 ,\zonePlateVAddr[15]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\zonePlateVAddr_reg[3]_i_2_n_3 ,\zonePlateVAddr_reg[3]_i_2_n_4 ,\zonePlateVAddr_reg[3]_i_2_n_5 ,\zonePlateVAddr_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[3:0]),
        .O(add_ln1341_fu_2165_p2[3:0]),
        .S({\zonePlateVAddr[3]_i_3_n_3 ,\zonePlateVAddr[3]_i_4_n_3 ,\zonePlateVAddr[3]_i_5_n_3 ,\zonePlateVAddr[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[7]_i_2 
       (.CI(\zonePlateVAddr_reg[3]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[7:4]),
        .O(add_ln1341_fu_2165_p2[7:4]),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(frp_pipeline_valid_U_valid_out[4]),
        .I1(ap_predicate_pred2757_state5),
        .I2(frp_pipeline_valid_U_valid_out[5]),
        .I3(ap_predicate_pred2268_state6),
        .O(\zonePlateVDelta[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_10 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(zonePlateVDelta_reg[0]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [0]),
        .O(\zonePlateVDelta[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(zonePlateVDelta_reg[3]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [3]),
        .O(\zonePlateVDelta[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(zonePlateVDelta_reg[2]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [2]),
        .O(\zonePlateVDelta[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(zonePlateVDelta_reg[1]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [1]),
        .O(\zonePlateVDelta[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \zonePlateVDelta[12]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_0 [15]),
        .I1(ap_predicate_pred2757_state5),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(\zonePlateVDelta_reg[15]_1 [15]),
        .I4(zonePlateVDelta_reg[15]),
        .O(\zonePlateVDelta[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(zonePlateVDelta_reg[14]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [14]),
        .O(\zonePlateVDelta[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(zonePlateVDelta_reg[13]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [13]),
        .O(\zonePlateVDelta[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(zonePlateVDelta_reg[12]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [12]),
        .O(\zonePlateVDelta[12]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(zonePlateVDelta_reg[7]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [7]),
        .O(\zonePlateVDelta[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(zonePlateVDelta_reg[6]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [6]),
        .O(\zonePlateVDelta[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(zonePlateVDelta_reg[5]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [5]),
        .O(\zonePlateVDelta[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(zonePlateVDelta_reg[4]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [4]),
        .O(\zonePlateVDelta[4]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(frp_pipeline_valid_U_valid_out[4]),
        .I2(ap_predicate_pred2757_state5),
        .O(\zonePlateVDelta[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(zonePlateVDelta_reg[11]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [11]),
        .O(\zonePlateVDelta[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(zonePlateVDelta_reg[10]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [10]),
        .O(\zonePlateVDelta[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(zonePlateVDelta_reg[9]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [9]),
        .O(\zonePlateVDelta[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(zonePlateVDelta_reg[8]),
        .I2(frp_pipeline_valid_U_valid_out[4]),
        .I3(ap_predicate_pred2757_state5),
        .I4(\zonePlateVDelta_reg[15]_0 [8]),
        .O(\zonePlateVDelta[8]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_10 ),
        .Q(zonePlateVDelta_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\zonePlateVDelta_reg[0]_i_2_n_3 ,\zonePlateVDelta_reg[0]_i_2_n_4 ,\zonePlateVDelta_reg[0]_i_2_n_5 ,\zonePlateVDelta_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[0]_i_3_n_3 ,\zonePlateVDelta[0]_i_4_n_3 ,\zonePlateVDelta[0]_i_5_n_3 ,\zonePlateVDelta[0]_i_6_n_3 }),
        .O({\zonePlateVDelta_reg[0]_i_2_n_7 ,\zonePlateVDelta_reg[0]_i_2_n_8 ,\zonePlateVDelta_reg[0]_i_2_n_9 ,\zonePlateVDelta_reg[0]_i_2_n_10 }),
        .S({\zonePlateVDelta[0]_i_7_n_3 ,\zonePlateVDelta[0]_i_8_n_3 ,\zonePlateVDelta[0]_i_9_n_3 ,\zonePlateVDelta[0]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[12]_i_1 
       (.CI(\zonePlateVDelta_reg[8]_i_1_n_3 ),
        .CO({\NLW_zonePlateVDelta_reg[12]_i_1_CO_UNCONNECTED [3],\zonePlateVDelta_reg[12]_i_1_n_4 ,\zonePlateVDelta_reg[12]_i_1_n_5 ,\zonePlateVDelta_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zonePlateVDelta[12]_i_2_n_3 ,\zonePlateVDelta[12]_i_3_n_3 ,\zonePlateVDelta[12]_i_4_n_3 }),
        .O({\zonePlateVDelta_reg[12]_i_1_n_7 ,\zonePlateVDelta_reg[12]_i_1_n_8 ,\zonePlateVDelta_reg[12]_i_1_n_9 ,\zonePlateVDelta_reg[12]_i_1_n_10 }),
        .S({\zonePlateVDelta[12]_i_5_n_3 ,\zonePlateVDelta[12]_i_6_n_3 ,\zonePlateVDelta[12]_i_7_n_3 ,\zonePlateVDelta[12]_i_8_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_9 ),
        .Q(zonePlateVDelta_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_8 ),
        .Q(zonePlateVDelta_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_7 ),
        .Q(zonePlateVDelta_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[4]_i_1 
       (.CI(\zonePlateVDelta_reg[0]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[4]_i_1_n_3 ,\zonePlateVDelta_reg[4]_i_1_n_4 ,\zonePlateVDelta_reg[4]_i_1_n_5 ,\zonePlateVDelta_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[4]_i_2_n_3 ,\zonePlateVDelta[4]_i_3_n_3 ,\zonePlateVDelta[4]_i_4_n_3 ,\zonePlateVDelta[4]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[4]_i_1_n_7 ,\zonePlateVDelta_reg[4]_i_1_n_8 ,\zonePlateVDelta_reg[4]_i_1_n_9 ,\zonePlateVDelta_reg[4]_i_1_n_10 }),
        .S({\zonePlateVDelta[4]_i_6_n_3 ,\zonePlateVDelta[4]_i_7_n_3 ,\zonePlateVDelta[4]_i_8_n_3 ,\zonePlateVDelta[4]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[8]_i_1 
       (.CI(\zonePlateVDelta_reg[4]_i_1_n_3 ),
        .CO({\zonePlateVDelta_reg[8]_i_1_n_3 ,\zonePlateVDelta_reg[8]_i_1_n_4 ,\zonePlateVDelta_reg[8]_i_1_n_5 ,\zonePlateVDelta_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[8]_i_2_n_3 ,\zonePlateVDelta[8]_i_3_n_3 ,\zonePlateVDelta[8]_i_4_n_3 ,\zonePlateVDelta[8]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[8]_i_1_n_7 ,\zonePlateVDelta_reg[8]_i_1_n_8 ,\zonePlateVDelta_reg[8]_i_1_n_9 ,\zonePlateVDelta_reg[8]_i_1_n_10 }),
        .S({\zonePlateVDelta[8]_i_6_n_3 ,\zonePlateVDelta[8]_i_7_n_3 ,\zonePlateVDelta[8]_i_8_n_3 ,\zonePlateVDelta[8]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
   (\genblk1[18].v2_reg[18] ,
    Q,
    \q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_3 ,
    \q0_reg[11] ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[0]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[0]_1 ,
    valid_out,
    hBarSel_5_0_loc_0_fu_284,
    DPtpgBarArray_address0,
    DPtpgBarSelYuv_709_u_q0,
    ap_clk);
  output \genblk1[18].v2_reg[18] ;
  output [2:0]Q;
  output \q0_reg[1]_0 ;
  output [0:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[11] ;
  output [1:0]\q0_reg[1]_4 ;
  output [6:0]\q0_reg[1]_5 ;
  output [1:0]\q0_reg[0]_0 ;
  output \q0_reg[2]_1 ;
  output \q0_reg[0]_1 ;
  input [1:0]valid_out;
  input [2:0]hBarSel_5_0_loc_0_fu_284;
  input [0:0]DPtpgBarArray_address0;
  input [0:0]DPtpgBarSelYuv_709_u_q0;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]DPtpgBarArray_address0;
  wire [0:0]DPtpgBarSelYuv_709_u_q0;
  wire [2:0]Q;
  wire ap_clk;
  wire \genblk1[18].v2_reg[18] ;
  wire [2:0]hBarSel_5_0_loc_0_fu_284;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1_n_3 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[11] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire [1:0]\q0_reg[1]_4 ;
  wire [6:0]\q0_reg[1]_5 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [1:0]valid_out;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \q0[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[1]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[10]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hC0FFAAAA)) 
    \q0[11]_i_1__0 
       (.I0(DPtpgBarSelYuv_709_u_q0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(valid_out[1]),
        .O(\q0_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[11]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \q0[1]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_284[1]),
        .I1(DPtpgBarArray_address0),
        .I2(hBarSel_5_0_loc_0_fu_284[0]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0_reg[1]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[1]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h87F0)) 
    \q0[2]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_284[1]),
        .I1(hBarSel_5_0_loc_0_fu_284[0]),
        .I2(hBarSel_5_0_loc_0_fu_284[2]),
        .I3(DPtpgBarArray_address0),
        .O(\q0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[1]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h43)) 
    \q0[4]_i_1__0__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0_reg[1]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[5]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[1]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \q0[5]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \q0[6]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[1]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[7]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[7]_i_1__2 
       (.I0(valid_out[1]),
        .I1(Q[2]),
        .O(\genblk1[18].v2_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q0[7]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[8]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \q0[8]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[1]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h16)) 
    \q0[8]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[8]_i_1__7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[8]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \q0[9]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[1]_5 [6]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(hBarSel_5_0_loc_0_fu_284[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
   (\q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    valid_out,
    Q,
    ap_clk,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_4 );
  output \q0_reg[8]_0 ;
  output \q0_reg[8]_1 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ;
  input [0:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_2 ;
  input [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_4 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_2 ;
  wire [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ;
  wire [0:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_3 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hDCDCDFDCDFDFDFDF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_1 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3_4 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h000000000F000FEE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_10_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_3 ),
        .O(\q0_reg[8]_1 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
   (\q0_reg[8]_0 ,
    valid_out,
    Q,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 );
  output \q0_reg[8]_0 ;
  input [0:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ;

  wire [0:0]Q;
  wire ap_clk;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_3_[8] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ),
        .I2(\q0_reg_n_3_[8] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ),
        .O(\q0_reg[8]_0 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(Q),
        .Q(\q0_reg_n_3_[8] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
   (\q0_reg[8]_0 ,
    valid_out,
    Q,
    ap_clk,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ,
    ap_predicate_pred2461_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_1 );
  output \q0_reg[8]_0 ;
  input [1:0]valid_out;
  input [0:0]Q;
  input ap_clk;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ;
  input ap_predicate_pred2461_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2461_state21;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_1 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_3_[8] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h000000000A030303)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 
       (.I0(\q0_reg_n_3_[8] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2461_state21),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_1 ),
        .O(\q0_reg[8]_0 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(Q),
        .Q(\q0_reg_n_3_[8] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[11]_0 ,
    valid_out,
    \q0_reg[2]_2 ,
    ap_clk,
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_0 ,
    data_in,
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_2 ,
    D,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[11]_1 );
  output \q0_reg[2]_0 ;
  output \q0_reg[2]_1 ;
  output [1:0]Q;
  output \q0_reg[7]_0 ;
  output \q0_reg[11]_0 ;
  input [0:0]valid_out;
  input \q0_reg[2]_2 ;
  input ap_clk;
  input \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_0 ;
  input [0:0]data_in;
  input \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_2 ;
  input [1:0]D;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [2:0]\q0_reg[11]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [0:0]data_in;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_2 ;
  wire \q0[11]_i_1_n_3 ;
  wire \q0_reg[11]_0 ;
  wire [2:0]\q0_reg[11]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_10 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_0 ),
        .I2(\q0_reg[2]_0 ),
        .I3(data_in),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4_2 ),
        .O(\q0_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hC0FFAAAA)) 
    \q0[11]_i_1 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0_reg[11]_1 [1]),
        .I2(\q0_reg[11]_1 [2]),
        .I3(\q0_reg[11]_1 [0]),
        .I4(valid_out),
        .O(\q0[11]_i_1_n_3 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[11]_i_1_n_3 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[2]_2 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[7]_2 ),
        .Q(\q0_reg[7]_0 ),
        .R(\q0_reg[7]_1 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[2]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    ap_predicate_pred2620_state21_reg,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ,
    ap_predicate_pred2461_state21_reg,
    \q0_reg[11]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ,
    ap_predicate_pred2448_state21_reg,
    \q0_reg[7]_0 ,
    ap_predicate_pred2461_state21_reg_0,
    ap_predicate_pred2461_state21_reg_1,
    \q0_reg[8]_0 ,
    ap_predicate_pred2461_state21_reg_2,
    \q0_reg[10]_1 ,
    ap_predicate_pred2461_state21_reg_3,
    \q0_reg[10]_2 ,
    \q0_reg[7]_1 ,
    ap_predicate_pred2448_state21_reg_0,
    ap_predicate_pred2448_state21_reg_1,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ,
    valid_out,
    \q0_reg[2]_1 ,
    ap_clk,
    \q0_reg[9]_1 ,
    \q0_reg[10]_3 ,
    \q0_reg[11]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ,
    data_in,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ,
    ap_predicate_pred2454_state21,
    ap_predicate_pred2448_state21,
    Q,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ,
    ap_predicate_pred2461_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 ,
    DPtpgBarSelYuv_709_u_q0,
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 ,
    D,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 );
  output \q0_reg[2]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[10]_0 ;
  output ap_predicate_pred2620_state21_reg;
  output \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  output ap_predicate_pred2461_state21_reg;
  output \q0_reg[11]_0 ;
  output \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  output ap_predicate_pred2448_state21_reg;
  output \q0_reg[7]_0 ;
  output ap_predicate_pred2461_state21_reg_0;
  output ap_predicate_pred2461_state21_reg_1;
  output [1:0]\q0_reg[8]_0 ;
  output ap_predicate_pred2461_state21_reg_2;
  output \q0_reg[10]_1 ;
  output ap_predicate_pred2461_state21_reg_3;
  output \q0_reg[10]_2 ;
  output \q0_reg[7]_1 ;
  output ap_predicate_pred2448_state21_reg_0;
  output ap_predicate_pred2448_state21_reg_1;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  input [1:0]valid_out;
  input \q0_reg[2]_1 ;
  input ap_clk;
  input \q0_reg[9]_1 ;
  input \q0_reg[10]_3 ;
  input \q0_reg[11]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ;
  input [10:0]data_in;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  input ap_predicate_pred2454_state21;
  input ap_predicate_pred2448_state21;
  input [0:0]Q;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  input ap_predicate_pred2461_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ;
  input [1:0]\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 ;
  input [0:0]DPtpgBarSelYuv_709_u_q0;
  input \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 ;
  input [1:0]D;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;

  wire [1:0]D;
  wire [0:0]DPtpgBarSelYuv_709_u_q0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2448_state21_reg;
  wire ap_predicate_pred2448_state21_reg_0;
  wire ap_predicate_pred2448_state21_reg_1;
  wire ap_predicate_pred2454_state21;
  wire ap_predicate_pred2461_state21;
  wire ap_predicate_pred2461_state21_reg;
  wire ap_predicate_pred2461_state21_reg_0;
  wire ap_predicate_pred2461_state21_reg_1;
  wire ap_predicate_pred2461_state21_reg_2;
  wire ap_predicate_pred2461_state21_reg_3;
  wire ap_predicate_pred2620_state21_reg;
  wire [10:0]data_in;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_14_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_15_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 ;
  wire [1:0]\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_3 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [1:0]\q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg_n_3_[11] ;
  wire [1:0]valid_out;

  LUT5 #(
    .INIT(32'h0000FE04)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_11 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I1(data_in[3]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .I3(\q0_reg[10]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_14 
       (.I0(\q0_reg_n_3_[11] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I2(DPtpgBarSelYuv_709_u_q0),
        .I3(data_in[4]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hBABF0000AAAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_15 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\q0_reg_n_3_[11] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_1 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2454_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFFFFFF0D)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAEAA0000BFAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_7 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I2(\q0_reg[2]_0 ),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 ),
        .O(ap_predicate_pred2461_state21_reg_0));
  LUT6 #(
    .INIT(64'hBAAA0000BFAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_7 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\q0_reg[8]_0 [0]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 ),
        .O(ap_predicate_pred2461_state21_reg_1));
  LUT6 #(
    .INIT(64'hFFE2FFFFFFE2FF00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_8 
       (.I0(\q0_reg[10]_0 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I2(Q),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I5(data_in[0]),
        .O(\q0_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFA808)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ),
        .I1(data_in[1]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I3(\q0_reg[10]_0 ),
        .I4(ap_predicate_pred2461_state21_reg),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ));
  LUT6 #(
    .INIT(64'hBAAABABABAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_9 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .I1(ap_predicate_pred2461_state21),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 [0]),
        .O(ap_predicate_pred2461_state21_reg));
  LUT6 #(
    .INIT(64'hBAAA0000BFAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_9 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\q0_reg[7]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 ),
        .O(ap_predicate_pred2461_state21_reg_2));
  LUT6 #(
    .INIT(64'hBABF0000AAAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_11 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\q0_reg[8]_0 [1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 [1]),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2454_state21),
        .O(ap_predicate_pred2461_state21_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_15 
       (.I0(\q0_reg[10]_0 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4_0 ),
        .I2(\q0_reg[9]_0 ),
        .I3(data_in[2]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .O(\q0_reg[10]_2 ));
  LUT6 #(
    .INIT(64'hAAAA0A2AA0800000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_9 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ),
        .I1(ap_predicate_pred2448_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2454_state21),
        .I4(\q0_reg[10]_0 ),
        .I5(data_in[9]),
        .O(ap_predicate_pred2448_state21_reg_0));
  LUT6 #(
    .INIT(64'hF0E4CCCC00000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_30 
       (.I0(ap_predicate_pred2448_state21),
        .I1(data_in[10]),
        .I2(\q0_reg_n_3_[11] ),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ),
        .O(ap_predicate_pred2448_state21_reg_1));
  LUT6 #(
    .INIT(64'h0000000044440444)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_8_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ),
        .I3(data_in[5]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ));
  LUT6 #(
    .INIT(64'hBAFFBFFFBFFFBFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_8 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_predicate_pred2454_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2448_state21),
        .I5(Q),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h0F7FFF7F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_12 
       (.I0(ap_predicate_pred2448_state21),
        .I1(\q0_reg[10]_0 ),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2454_state21),
        .I4(\q0_reg[7]_0 ),
        .O(ap_predicate_pred2448_state21_reg));
  LUT6 #(
    .INIT(64'hAAAAABAABBBBBBBB)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .I3(data_in[6]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I5(ap_predicate_pred2448_state21_reg),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ));
  LUT6 #(
    .INIT(64'h530053FF50005FFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_10 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[10]_0 ),
        .I2(ap_predicate_pred2454_state21),
        .I3(valid_out[1]),
        .I4(data_in[7]),
        .I5(ap_predicate_pred2448_state21),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hDDDDFFDF55555555)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_3 ),
        .O(ap_predicate_pred2620_state21_reg));
  LUT6 #(
    .INIT(64'h00470F0FFF470F0F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_7 
       (.I0(\q0_reg[10]_0 ),
        .I1(ap_predicate_pred2448_state21),
        .I2(data_in[8]),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\q0_reg[9]_0 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_7_n_3 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[10]_3 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDSE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[11]_1 ),
        .Q(\q0_reg_n_3_[11] ),
        .S(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[0]),
        .Q(\q0_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(\q0_reg[7]_2 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[1]),
        .Q(\q0_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[9]_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    valid_out,
    \q0_reg[4]_1 ,
    ap_clk);
  output \q0_reg[4]_0 ;
  input [0:0]valid_out;
  input \q0_reg[4]_1 ;
  input ap_clk;

  wire ap_clk;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire [0:0]valid_out;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (DPtpgBarSelYuv_709_u_q0,
    valid_out,
    \q0_reg[8]_0 ,
    ap_clk,
    \q0_reg[1]_0 ,
    \q0_reg[11]_0 );
  output [2:0]DPtpgBarSelYuv_709_u_q0;
  input [0:0]valid_out;
  input \q0_reg[8]_0 ;
  input ap_clk;
  input \q0_reg[1]_0 ;
  input \q0_reg[11]_0 ;

  wire [2:0]DPtpgBarSelYuv_709_u_q0;
  wire ap_clk;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[8]_0 ;
  wire [0:0]valid_out;

  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[11]_0 ),
        .Q(DPtpgBarSelYuv_709_u_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[1]_0 ),
        .Q(DPtpgBarSelYuv_709_u_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(\q0_reg[8]_0 ),
        .Q(DPtpgBarSelYuv_709_u_q0[1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (Q,
    ap_predicate_pred2461_state21_reg,
    ap_predicate_pred2461_state21_reg_0,
    \b_2_reg_5277_pp0_iter19_reg_reg[0] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ,
    \q0_reg[7]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ,
    ap_predicate_pred2461_state21_reg_1,
    ap_predicate_pred2454_state21_reg,
    valid_out,
    \q0_reg[8]_0 ,
    ap_clk,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ,
    data_in,
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3_0 ,
    DPtpgBarSelYuv_709_u_q0,
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ,
    ap_predicate_pred2454_state21,
    ap_predicate_pred2448_state21,
    ap_predicate_pred2461_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2_0 ,
    D);
  output [1:0]Q;
  output ap_predicate_pred2461_state21_reg;
  output ap_predicate_pred2461_state21_reg_0;
  output \b_2_reg_5277_pp0_iter19_reg_reg[0] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  output \q0_reg[7]_0 ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  output ap_predicate_pred2461_state21_reg_1;
  output ap_predicate_pred2454_state21_reg;
  input [1:0]valid_out;
  input \q0_reg[8]_0 ;
  input ap_clk;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ;
  input [0:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  input [10:0]data_in;
  input \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3_0 ;
  input [1:0]DPtpgBarSelYuv_709_u_q0;
  input \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ;
  input ap_predicate_pred2454_state21;
  input ap_predicate_pred2448_state21;
  input ap_predicate_pred2461_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ;
  input [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2_0 ;
  input [2:0]D;

  wire [2:0]D;
  wire [1:0]DPtpgBarSelYuv_709_u_q0;
  wire [8:0]DPtpgBarSelYuv_709_v_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2454_state21;
  wire ap_predicate_pred2454_state21_reg;
  wire ap_predicate_pred2461_state21;
  wire ap_predicate_pred2461_state21_reg;
  wire ap_predicate_pred2461_state21_reg_0;
  wire ap_predicate_pred2461_state21_reg_1;
  wire \b_2_reg_5277_pp0_iter19_reg_reg[0] ;
  wire [10:0]data_in;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_5_n_3 ;
  wire [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ;
  wire [0:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_5_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .I1(data_in[0]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I3(DPtpgBarSelYuv_709_v_q0[0]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_3_0 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_5_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .I1(data_in[1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I3(Q[0]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I5(DPtpgBarSelYuv_709_u_q0[0]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3 
       (.I0(data_in[2]),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_6_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ));
  LUT6 #(
    .INIT(64'hEFEA0000AAAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_6 
       (.I0(ap_predicate_pred2454_state21),
        .I1(Q[1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2448_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_6 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .I1(data_in[3]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I3(DPtpgBarSelYuv_709_v_q0[8]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_11 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .I1(data_in[4]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I3(DPtpgBarSelYuv_709_v_q0[8]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_3_0 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_8 
       (.I0(Q[1]),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I2(DPtpgBarSelYuv_709_v_q0[8]),
        .I3(data_in[5]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFECEFEFEFECECECE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_10 
       (.I0(data_in[6]),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I3(DPtpgBarSelYuv_709_v_q0[8]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I5(DPtpgBarSelYuv_709_u_q0[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ));
  LUT6 #(
    .INIT(64'hABAA0000EFAA0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_16 
       (.I0(ap_predicate_pred2461_state21),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 ),
        .I2(DPtpgBarSelYuv_709_v_q0[8]),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ),
        .O(ap_predicate_pred2461_state21_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ),
        .O(\b_2_reg_5277_pp0_iter19_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_5 
       (.I0(DPtpgBarSelYuv_709_v_q0[0]),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(data_in[7]),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_4_2 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF0D0000FFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 ),
        .O(ap_predicate_pred2461_state21_reg_0));
  LUT6 #(
    .INIT(64'h00470F0FFF470F0F)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_6 
       (.I0(Q[1]),
        .I1(ap_predicate_pred2448_state21),
        .I2(data_in[8]),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_2_0 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF0D0000FFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_3 ),
        .O(ap_predicate_pred2461_state21_reg));
  LUT6 #(
    .INIT(64'h111511D5DD15DDD5)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_7 
       (.I0(data_in[9]),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2448_state21),
        .I3(ap_predicate_pred2454_state21),
        .I4(Q[1]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_2_0 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFECCAECC)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_16 
       (.I0(ap_predicate_pred2454_state21),
        .I1(data_in[10]),
        .I2(ap_predicate_pred2448_state21),
        .I3(valid_out[1]),
        .I4(DPtpgBarSelYuv_709_v_q0[8]),
        .O(ap_predicate_pred2454_state21_reg));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[0]),
        .Q(DPtpgBarSelYuv_709_v_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[8]_0 ),
        .Q(DPtpgBarSelYuv_709_v_q0[8]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (\q0_reg[9]_0 ,
    \rampStart_load_reg_1371_reg[10] ,
    \q0_reg[6]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[8]_0 ,
    valid_out,
    \q0_reg[10]_1 ,
    ap_clk,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_3 ,
    data0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ,
    data_in,
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_6 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_0 ,
    ap_predicate_pred2448_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_0 ,
    ap_predicate_pred2454_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ,
    D,
    \q0_reg[7]_0 ,
    \q0_reg[5]_0 );
  output [1:0]\q0_reg[9]_0 ;
  output [2:0]\rampStart_load_reg_1371_reg[10] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[8]_0 ;
  input [1:0]valid_out;
  input \q0_reg[10]_1 ;
  input ap_clk;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_3 ;
  input [1:0]data0;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ;
  input [7:0]data_in;
  input \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_6 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_0 ;
  input ap_predicate_pred2448_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_0 ;
  input ap_predicate_pred2454_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ;
  input [6:0]D;
  input \q0_reg[7]_0 ;
  input \q0_reg[5]_0 ;

  wire [6:0]D;
  wire [10:0]DPtpgBarSelYuv_709_y_q0;
  wire ap_clk;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2454_state21;
  wire [1:0]data0;
  wire [7:0]data_in;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_6 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire [1:0]\q0_reg[9]_0 ;
  wire [2:0]\rampStart_load_reg_1371_reg[10] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h00000000FFFF47FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_6 
       (.I0(DPtpgBarSelYuv_709_y_q0[0]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ),
        .I2(data_in[0]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 ),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B88BBBB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_1 
       (.I0(data0[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_1 ),
        .O(\rampStart_load_reg_1371_reg[10] [2]));
  LUT6 #(
    .INIT(64'hFFAAEFEFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[10]_2 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_7 
       (.I0(DPtpgBarSelYuv_709_y_q0[10]),
        .I1(ap_predicate_pred2448_state21),
        .I2(data_in[7]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2454_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 ),
        .I1(DPtpgBarSelYuv_709_y_q0[1]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ),
        .I3(data_in[1]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0EFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_0 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_1 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_3 ),
        .O(\rampStart_load_reg_1371_reg[10] [0]));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_6 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_5 ),
        .I3(DPtpgBarSelYuv_709_y_q0[2]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ),
        .I5(data_in[2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_1 
       (.I0(data0[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ),
        .O(\rampStart_load_reg_1371_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFAAEFEFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_4 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_5 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_7 
       (.I0(DPtpgBarSelYuv_709_y_q0[4]),
        .I1(ap_predicate_pred2448_state21),
        .I2(data_in[3]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3_0 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2454_state21),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_0 ),
        .I2(DPtpgBarSelYuv_709_y_q0[10]),
        .I3(data_in[4]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ),
        .I5(DPtpgBarSelYuv_709_y_q0[5]),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_7 
       (.I0(DPtpgBarSelYuv_709_y_q0[6]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[2]_4 ),
        .I2(data_in[5]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_0 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5_2 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_15 
       (.I0(DPtpgBarSelYuv_709_y_q0[8]),
        .I1(ap_predicate_pred2448_state21),
        .I2(data_in[6]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_8 ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2454_state21),
        .O(\q0_reg[8]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[0]),
        .Q(DPtpgBarSelYuv_709_y_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[10]_1 ),
        .Q(DPtpgBarSelYuv_709_y_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[1]),
        .Q(DPtpgBarSelYuv_709_y_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[2]),
        .Q(DPtpgBarSelYuv_709_y_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[3]),
        .Q(DPtpgBarSelYuv_709_y_q0[4]),
        .R(1'b0));
  FDSE \q0_reg[5] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[5]_0 ),
        .Q(DPtpgBarSelYuv_709_y_q0[5]),
        .S(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[4]),
        .Q(DPtpgBarSelYuv_709_y_q0[6]),
        .R(1'b0));
  FDSE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[7]_0 ),
        .Q(\q0_reg[9]_0 [0]),
        .S(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[5]),
        .Q(DPtpgBarSelYuv_709_y_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(D[6]),
        .Q(\q0_reg[9]_0 [1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
   (ap_predicate_pred2334_state21_reg,
    valid_out,
    \q0_reg[11]_0 ,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_6 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_7 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_8 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_0 ,
    ap_predicate_pred2548_state21,
    ap_predicate_pred2542_state21,
    ap_predicate_pred2534_state21);
  output [0:0]ap_predicate_pred2334_state21_reg;
  input [1:0]valid_out;
  input \q0_reg[11]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_6 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_7 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_8 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_0 ;
  input ap_predicate_pred2548_state21;
  input ap_predicate_pred2542_state21;
  input ap_predicate_pred2534_state21;

  wire ap_clk;
  wire [0:0]ap_predicate_pred2334_state21_reg;
  wire ap_predicate_pred2534_state21;
  wire ap_predicate_pred2542_state21;
  wire ap_predicate_pred2548_state21;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_9_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_6 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_7 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_8 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg_n_3_[11] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_3 ),
        .O(ap_predicate_pred2334_state21_reg));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAEFAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_9_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_5 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_6 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_7 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_8 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_9 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3_0 ),
        .I1(\q0_reg_n_3_[11] ),
        .I2(ap_predicate_pred2548_state21),
        .I3(ap_predicate_pred2542_state21),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2534_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_9_n_3 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[11]_0 ),
        .Q(\q0_reg_n_3_[11] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R_10
   (ap_predicate_pred2595_state21_reg,
    valid_out,
    \q0_reg[11]_0 ,
    ap_clk,
    ap_predicate_pred2595_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ,
    ap_predicate_pred2608_state21,
    ap_predicate_pred2179_state21,
    Q);
  output ap_predicate_pred2595_state21_reg;
  input [1:0]valid_out;
  input \q0_reg[11]_0 ;
  input ap_clk;
  input ap_predicate_pred2595_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  input ap_predicate_pred2608_state21;
  input ap_predicate_pred2179_state21;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2179_state21;
  wire ap_predicate_pred2595_state21;
  wire ap_predicate_pred2595_state21_reg;
  wire ap_predicate_pred2608_state21;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_24_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg_n_3_[11] ;
  wire [1:0]valid_out;

  LUT5 #(
    .INIT(32'hFC4C0C4C)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_24 
       (.I0(ap_predicate_pred2608_state21),
        .I1(\q0_reg_n_3_[11] ),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2179_state21),
        .I4(Q),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_6 
       (.I0(ap_predicate_pred2595_state21),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_24_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ),
        .O(ap_predicate_pred2595_state21_reg));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[11]_0 ),
        .Q(\q0_reg_n_3_[11] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
   (\q0_reg[8]_0 ,
    ap_predicate_pred2179_state21_reg,
    \q0_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ,
    Q,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ,
    ap_predicate_pred2179_state21,
    valid_out,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ,
    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480,
    ap_clk);
  output \q0_reg[8]_0 ;
  output ap_predicate_pred2179_state21_reg;
  output [1:0]\q0_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  input [0:0]Q;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  input ap_predicate_pred2179_state21;
  input [1:0]valid_out;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480;
  wire ap_predicate_pred2179_state21;
  wire ap_predicate_pred2179_state21_reg;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  wire \q0[10]_i_1_n_3 ;
  wire \q0[8]_i_1__1_n_3 ;
  wire [1:0]\q0_reg[11]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_3_[8] ;
  wire [1:0]valid_out;

  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_2 
       (.I0(ap_predicate_pred2179_state21),
        .I1(valid_out[1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ),
        .I3(\q0_reg[11]_0 [0]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ),
        .O(ap_predicate_pred2179_state21_reg));
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_5 
       (.I0(\q0_reg_n_3_[8] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ),
        .I2(Q),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ),
        .O(\q0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[10]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]),
        .O(\q0[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[8]_i_1__1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[1]),
        .O(\q0[8]_i_1__1_n_3 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[10]_i_1_n_3 ),
        .Q(\q0_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480[0]),
        .Q(\q0_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[8]_i_1__1_n_3 ),
        .Q(\q0_reg_n_3_[8] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
   (ap_predicate_pred2632_state21_reg,
    Q,
    ap_predicate_pred2620_state21_reg,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_3 ,
    ap_predicate_pred2632_state21,
    ap_predicate_pred2184_state21,
    valid_out,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_5 ,
    ap_predicate_pred2620_state21,
    ap_clk,
    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491);
  output [0:0]ap_predicate_pred2632_state21_reg;
  output [1:0]Q;
  output ap_predicate_pred2620_state21_reg;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_3 ;
  input ap_predicate_pred2632_state21;
  input ap_predicate_pred2184_state21;
  input [1:0]valid_out;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_5 ;
  input ap_predicate_pred2620_state21;
  input ap_clk;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491;

  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491;
  wire ap_predicate_pred2184_state21;
  wire ap_predicate_pred2620_state21;
  wire ap_predicate_pred2620_state21_reg;
  wire ap_predicate_pred2632_state21;
  wire [0:0]ap_predicate_pred2632_state21_reg;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_5 ;
  wire \q0[11]_i_1_n_3 ;
  wire \q0[8]_i_1__0_n_3 ;
  wire \q0_reg_n_3_[11] ;
  wire [1:0]valid_out;

  LUT5 #(
    .INIT(32'h32000200)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_27 
       (.I0(ap_predicate_pred2620_state21),
        .I1(ap_predicate_pred2632_state21),
        .I2(ap_predicate_pred2184_state21),
        .I3(valid_out[1]),
        .I4(\q0_reg_n_3_[11] ),
        .O(ap_predicate_pred2620_state21_reg));
  LUT6 #(
    .INIT(64'h00000000AAAAFFFE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_3 ),
        .O(ap_predicate_pred2632_state21_reg));
  LUT6 #(
    .INIT(64'hFFFF4000FFFFFFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_2 
       (.I0(ap_predicate_pred2632_state21),
        .I1(ap_predicate_pred2184_state21),
        .I2(valid_out[1]),
        .I3(Q[1]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_4 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_5 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]),
        .O(\q0[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[8]_i_1__0 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]),
        .O(\q0[8]_i_1__0_n_3 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[11]_i_1_n_3 ),
        .Q(\q0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[8]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491[0]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
   (\q0_reg[11]_0 ,
    \cmp2_i236_reg_1295_reg[0] ,
    \cmp2_i236_reg_1295_reg[0]_0 ,
    \q0_reg[8]_0 ,
    \cmp2_i236_reg_1295_reg[0]_1 ,
    \q0_reg[7]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_4 ,
    cmp2_i236_reg_1295,
    data0,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ,
    valid_out,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ,
    ap_predicate_pred2645_state21,
    ap_predicate_pred2212_state21,
    ap_predicate_pred2189_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ,
    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502,
    ap_clk);
  output \q0_reg[11]_0 ;
  output [0:0]\cmp2_i236_reg_1295_reg[0] ;
  output \cmp2_i236_reg_1295_reg[0]_0 ;
  output \q0_reg[8]_0 ;
  output \cmp2_i236_reg_1295_reg[0]_1 ;
  output \q0_reg[7]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_4 ;
  input cmp2_i236_reg_1295;
  input [3:0]data0;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  input [1:0]valid_out;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  input ap_predicate_pred2645_state21;
  input ap_predicate_pred2212_state21;
  input ap_predicate_pred2189_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  input [1:0]ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502;
  input ap_clk;

  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502;
  wire ap_predicate_pred2189_state21;
  wire ap_predicate_pred2212_state21;
  wire ap_predicate_pred2645_state21;
  wire cmp2_i236_reg_1295;
  wire [0:0]\cmp2_i236_reg_1295_reg[0] ;
  wire \cmp2_i236_reg_1295_reg[0]_0 ;
  wire \cmp2_i236_reg_1295_reg[0]_1 ;
  wire [3:0]data0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_17_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_20_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  wire \q0[7]_i_1_n_3 ;
  wire \q0[8]_i_1_n_3 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_3_[11] ;
  wire \q0_reg_n_3_[7] ;
  wire \q0_reg_n_3_[8] ;
  wire [1:0]valid_out;

  LUT3 #(
    .INIT(8'hEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_8 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I2(\q0_reg_n_3_[11] ),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0D5C0D5C0)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_6 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(\q0_reg_n_3_[8] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I3(cmp2_i236_reg_1295),
        .I4(data0[0]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00008808AAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0] ));
  LUT6 #(
    .INIT(64'hFCCCECECECECECEC)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_20_n_3 ),
        .I2(cmp2_i236_reg_1295),
        .I3(data0[1]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I5(valid_out[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000111)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_6 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ),
        .I2(\q0_reg_n_3_[7] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_17 
       (.I0(\q0_reg_n_3_[8] ),
        .I1(ap_predicate_pred2189_state21),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2212_state21),
        .I4(ap_predicate_pred2645_state21),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0003030302030203)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_6 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_17_n_3 ),
        .I3(cmp2_i236_reg_1295),
        .I4(data0[2]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .O(\cmp2_i236_reg_1295_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h01FF01FF00FF01FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_20 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I1(ap_predicate_pred2645_state21),
        .I2(ap_predicate_pred2212_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2189_state21),
        .I5(\q0_reg_n_3_[11] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h1505050515555555)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_20_n_3 ),
        .I1(data0[3]),
        .I2(cmp2_i236_reg_1295),
        .I3(valid_out[1]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ),
        .O(\cmp2_i236_reg_1295_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]),
        .O(\q0[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]),
        .I1(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[0]),
        .O(\q0[8]_i_1_n_3 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502[1]),
        .Q(\q0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0[8]_i_1_n_3 ),
        .Q(\q0_reg_n_3_[8] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
   (\genblk1[19].v2_reg[19] ,
    ap_predicate_pred2620_state21_reg,
    \genblk1[19].v2_reg[19]_0 ,
    \rampStart_load_reg_1371_reg[9] ,
    \b_2_reg_5277_pp0_iter19_reg_reg[11] ,
    \b_2_reg_5277_pp0_iter19_reg_reg[1] ,
    \q0_reg[1]_0 ,
    ap_predicate_pred2483_state21_reg,
    \q0_reg[1]_1 ,
    valid_out,
    \q0_reg[1]_2 ,
    ap_clk,
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_1 ,
    data_in,
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_2 ,
    Q,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ,
    data0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld,
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ,
    ap_predicate_pred2483_state21,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_6 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_1 ,
    ap_predicate_pred2454_state21,
    DPtpgBarSelYuv_709_y_q0,
    ap_predicate_pred2448_state21,
    ap_predicate_pred2461_state21,
    ap_predicate_pred2468_state21,
    trunc_ln565_2_reg_4948_pp0_iter19_reg,
    ap_predicate_pred2475_state21);
  output \genblk1[19].v2_reg[19] ;
  output ap_predicate_pred2620_state21_reg;
  output \genblk1[19].v2_reg[19]_0 ;
  output [0:0]\rampStart_load_reg_1371_reg[9] ;
  output \b_2_reg_5277_pp0_iter19_reg_reg[11] ;
  output \b_2_reg_5277_pp0_iter19_reg_reg[1] ;
  output \q0_reg[1]_0 ;
  output ap_predicate_pred2483_state21_reg;
  output \q0_reg[1]_1 ;
  input [1:0]valid_out;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_1 ;
  input [2:0]data_in;
  input \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_2 ;
  input [0:0]Q;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ;
  input [0:0]data0;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ;
  input [1:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_1 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld;
  input \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  input ap_predicate_pred2483_state21;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_6 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_1 ;
  input ap_predicate_pred2454_state21;
  input [1:0]DPtpgBarSelYuv_709_y_q0;
  input ap_predicate_pred2448_state21;
  input ap_predicate_pred2461_state21;
  input ap_predicate_pred2468_state21;
  input trunc_ln565_2_reg_4948_pp0_iter19_reg;
  input ap_predicate_pred2475_state21;

  wire [1:0]DPtpgBarSelYuv_709_y_q0;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2454_state21;
  wire ap_predicate_pred2461_state21;
  wire ap_predicate_pred2468_state21;
  wire ap_predicate_pred2475_state21;
  wire ap_predicate_pred2483_state21;
  wire ap_predicate_pred2483_state21_reg;
  wire ap_predicate_pred2620_state21_reg;
  wire \b_2_reg_5277_pp0_iter19_reg_reg[11] ;
  wire \b_2_reg_5277_pp0_iter19_reg_reg[1] ;
  wire [0:0]data0;
  wire [2:0]data_in;
  wire \genblk1[19].v2_reg[19] ;
  wire \genblk1[19].v2_reg[19]_0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_6 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ;
  wire [1:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg_n_3_[1] ;
  wire [0:0]\rampStart_load_reg_1371_reg[9] ;
  wire trunc_ln565_2_reg_4948_pp0_iter19_reg;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h404C4040737F7F7F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_18 
       (.I0(\q0_reg_n_3_[1] ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2454_state21),
        .I3(DPtpgBarSelYuv_709_y_q0[0]),
        .I4(ap_predicate_pred2448_state21),
        .I5(data_in[0]),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B88BBBB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_1 
       (.I0(data0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_1 ),
        .O(\rampStart_load_reg_1371_reg[9] ));
  LUT6 #(
    .INIT(64'hFFAAEFEFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_2 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_4 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_5 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_6 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h404C4040737F7F7F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_7 
       (.I0(\q0_reg_n_3_[1] ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2454_state21),
        .I3(DPtpgBarSelYuv_709_y_q0[1]),
        .I4(ap_predicate_pred2448_state21),
        .I5(data_in[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hDDDF5555)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ),
        .I2(\genblk1[19].v2_reg[19]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ),
        .O(ap_predicate_pred2620_state21_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_8 
       (.I0(valid_out[1]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ),
        .I2(ap_predicate_pred2483_state21),
        .I3(\q0_reg[1]_0 ),
        .O(\genblk1[19].v2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550054)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_0 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_1 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFF000000A800A800)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_29 
       (.I0(\q0_reg_n_3_[1] ),
        .I1(ap_predicate_pred2461_state21),
        .I2(ap_predicate_pred2468_state21),
        .I3(valid_out[1]),
        .I4(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I5(ap_predicate_pred2475_state21),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_8 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 [1]),
        .O(\b_2_reg_5277_pp0_iter19_reg_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 [0]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ),
        .O(\b_2_reg_5277_pp0_iter19_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0101011111110111)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_7 
       (.I0(\genblk1[19].v2_reg[19] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_1 ),
        .I3(data_in[2]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_2 ),
        .I5(Q),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h3F3F5FFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_13 
       (.I0(\q0_reg_n_3_[1] ),
        .I1(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2468_state21),
        .I4(ap_predicate_pred2475_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00001115FFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_5 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_13_n_3 ),
        .I1(valid_out[1]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ),
        .I3(ap_predicate_pred2483_state21),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ),
        .O(\genblk1[19].v2_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4044)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_7 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_13_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_0 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[9]_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ),
        .O(ap_predicate_pred2483_state21_reg));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg_n_3_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R_17
   (\q0_reg[1]_0 ,
    ap_predicate_pred1790_state21_reg,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    ap_clk,
    cmp2_i236_reg_1295,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ,
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ,
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ,
    valid_out,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ,
    Q,
    ap_predicate_pred1790_state21,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_5 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_3 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_8 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_4 ,
    pix_5_reg_1335,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_4 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_5 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_6 ,
    ap_predicate_pred2179_state21,
    ap_predicate_pred2608_state21);
  output \q0_reg[1]_0 ;
  output [10:0]ap_predicate_pred1790_state21_reg;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input ap_clk;
  input cmp2_i236_reg_1295;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ;
  input [0:0]valid_out;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ;
  input [4:0]Q;
  input ap_predicate_pred1790_state21;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ;
  input [6:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_5 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_3 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_8 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_4 ;
  input [0:0]pix_5_reg_1335;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_4 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_5 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_6 ;
  input ap_predicate_pred2179_state21;
  input ap_predicate_pred2608_state21;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_predicate_pred1790_state21;
  wire [10:0]ap_predicate_pred1790_state21_reg;
  wire ap_predicate_pred2179_state21;
  wire ap_predicate_pred2608_state21;
  wire cmp2_i236_reg_1295;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ;
  wire [6:0]\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_5 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_8 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_5 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_6 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ;
  wire [0:0]pix_5_reg_1335;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'hE0EEE0E0EEEEEEEE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[0]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_1 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_3 ),
        .O(ap_predicate_pred1790_state21_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_2 ),
        .O(ap_predicate_pred1790_state21_reg[9]));
  LUT5 #(
    .INIT(32'hFE00EE00)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_11 
       (.I0(ap_predicate_pred2179_state21),
        .I1(ap_predicate_pred2608_state21),
        .I2(\q0_reg[1]_0 ),
        .I3(valid_out),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ),
        .I4(valid_out),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_11_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_8 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h80808A80AAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_5 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_9_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .O(ap_predicate_pred1790_state21_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFD0FFC0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_20 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6 ),
        .I2(valid_out),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_6_0 ),
        .O(\q0_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h000030A0FFFF3000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_6 
       (.I0(ap_predicate_pred1790_state21),
        .I1(\q0_reg[1]_0 ),
        .I2(valid_out),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I5(cmp2_i236_reg_1295),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAFFEA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_9 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_4 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_5 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_6 ),
        .I5(\q0_reg[1]_0 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hE0EEE0E0EEEEEEEE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1]_2 ),
        .O(ap_predicate_pred1790_state21_reg[1]));
  LUT6 #(
    .INIT(64'hEFEAEAEAFFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ),
        .I1(cmp2_i236_reg_1295),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ),
        .I4(\q0_reg[1]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E0EE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ),
        .O(ap_predicate_pred1790_state21_reg[2]));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I2(cmp2_i236_reg_1295),
        .I3(Q[0]),
        .I4(valid_out),
        .I5(ap_predicate_pred1790_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00002AAAAAAA2AAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[2]_i_5 
       (.I0(\q0_reg[1]_2 ),
        .I1(cmp2_i236_reg_1295),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [0]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0EEEEEEE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_6_n_3 ),
        .O(ap_predicate_pred1790_state21_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[1] ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[1]),
        .I3(valid_out),
        .I4(ap_predicate_pred1790_state21),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[1]_i_3_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBFBFBABFAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[3]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [1]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[3]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ),
        .I5(\q0_reg[1]_2 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_2 ),
        .O(ap_predicate_pred1790_state21_reg[4]));
  LUT6 #(
    .INIT(64'hECECECECEFECECEC)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_3 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ),
        .I3(cmp2_i236_reg_1295),
        .I4(Q[2]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000CAAAC000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_3 ),
        .I1(\q0_reg[1]_0 ),
        .I2(valid_out),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_4 ),
        .I4(pix_5_reg_1335),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_5 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_1 ),
        .O(ap_predicate_pred1790_state21_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[5]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_2 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [2]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[5]_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBABBBBFFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_9_n_3 ),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h13DF13DF10DF13DF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0]_0 ),
        .I3(cmp2_i236_reg_1295),
        .I4(Q[3]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_7 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_1 ),
        .O(ap_predicate_pred1790_state21_reg[6]));
  LUT6 #(
    .INIT(64'h80808A80AAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [3]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[7]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[7]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ),
        .I1(valid_out),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ),
        .I3(cmp2_i236_reg_1295),
        .I4(Q[4]),
        .I5(ap_predicate_pred1790_state21),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1F0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_1 ),
        .O(ap_predicate_pred1790_state21_reg[7]));
  LUT6 #(
    .INIT(64'hBFBFBABFAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[2]_1 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [4]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[8]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ),
        .I5(\q0_reg[1]_2 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[8]_i_5 
       (.I0(\q0_reg[1]_0 ),
        .I1(valid_out),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[0] ),
        .I4(cmp2_i236_reg_1295),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_4_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[11]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_0 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_1 ),
        .O(ap_predicate_pred1790_state21_reg[8]));
  LUT6 #(
    .INIT(64'h80808A80AAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[9]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_4 [5]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[9]_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[10]_6 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_17_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[9]_i_3_n_3 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_3 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
   (\cmp2_i236_reg_1295_reg[0] ,
    \rampVal_2_loc_0_fu_292_reg[5] ,
    ap_predicate_pred2475_state21_reg,
    \rampVal_2_loc_0_fu_292_reg[2] ,
    ap_predicate_pred2384_state21_reg,
    ap_predicate_pred2461_state21_reg,
    \icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 ,
    \q0_reg[7] ,
    \rampVal_2_loc_0_fu_292_reg[8] ,
    \q0_reg[10] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ,
    \rSerie_reg[3]__0 ,
    valid_out,
    \q0_reg[1]_0 ,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_6 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_7 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_8 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ,
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ,
    icmp_ln1674_reg_5005_pp0_iter19_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld,
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ,
    trunc_ln565_reg_1410,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ,
    ap_predicate_pred2448_state21,
    data_in,
    ap_predicate_pred2454_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3_0 ,
    ap_predicate_pred2461_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_2 ,
    Q,
    ap_predicate_pred2475_state21,
    ap_predicate_pred2468_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 ,
    trunc_ln565_2_reg_4948_pp0_iter19_reg);
  output [0:0]\cmp2_i236_reg_1295_reg[0] ;
  output \rampVal_2_loc_0_fu_292_reg[5] ;
  output ap_predicate_pred2475_state21_reg;
  output \rampVal_2_loc_0_fu_292_reg[2] ;
  output ap_predicate_pred2384_state21_reg;
  output ap_predicate_pred2461_state21_reg;
  output \icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 ;
  output \q0_reg[7] ;
  output \rampVal_2_loc_0_fu_292_reg[8] ;
  output \q0_reg[10] ;
  output \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  output \rSerie_reg[3]__0 ;
  input [1:0]valid_out;
  input \q0_reg[1]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_6 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_7 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_8 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  input [5:0]\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ;
  input icmp_ln1674_reg_5005_pp0_iter19_reg;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld;
  input \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  input [0:0]trunc_ln565_reg_1410;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ;
  input ap_predicate_pred2448_state21;
  input [0:0]data_in;
  input ap_predicate_pred2454_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3_0 ;
  input ap_predicate_pred2461_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_2 ;
  input [0:0]Q;
  input ap_predicate_pred2475_state21;
  input ap_predicate_pred2468_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 ;
  input trunc_ln565_2_reg_4948_pp0_iter19_reg;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2384_state21_reg;
  wire ap_predicate_pred2448_state21;
  wire ap_predicate_pred2454_state21;
  wire ap_predicate_pred2461_state21;
  wire ap_predicate_pred2461_state21_reg;
  wire ap_predicate_pred2468_state21;
  wire ap_predicate_pred2475_state21;
  wire ap_predicate_pred2475_state21_reg;
  wire [0:0]\cmp2_i236_reg_1295_reg[0] ;
  wire [0:0]data_in;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld;
  wire icmp_ln1674_reg_5005_pp0_iter19_reg;
  wire \icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_17_n_3 ;
  wire [5:0]\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_6 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_7 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_8 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  wire \q0_reg[10] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg_n_3_[1] ;
  wire \rSerie_reg[3]__0 ;
  wire \rampVal_2_loc_0_fu_292_reg[2] ;
  wire \rampVal_2_loc_0_fu_292_reg[5] ;
  wire \rampVal_2_loc_0_fu_292_reg[8] ;
  wire trunc_ln565_2_reg_4948_pp0_iter19_reg;
  wire [0:0]trunc_ln565_reg_1410;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h0007070700000000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ),
        .O(\rSerie_reg[3]__0 ));
  LUT6 #(
    .INIT(64'hF0E4CCCC00000000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_9 
       (.I0(ap_predicate_pred2448_state21),
        .I1(data_in),
        .I2(\q0_reg_n_3_[1] ),
        .I3(ap_predicate_pred2454_state21),
        .I4(valid_out[1]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_3_0 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h000000000E0E0EEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ),
        .I1(ap_predicate_pred2475_state21_reg),
        .I2(ap_predicate_pred2384_state21_reg),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ));
  LUT6 #(
    .INIT(64'hFF00FE00FE00FE00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_16 
       (.I0(ap_predicate_pred2475_state21),
        .I1(ap_predicate_pred2468_state21),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 ),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2461_state21),
        .I5(\q0_reg_n_3_[1] ),
        .O(ap_predicate_pred2475_state21_reg));
  LUT6 #(
    .INIT(64'hAA00BA00FF00BA00)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_18 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_4 ),
        .I1(\q0_reg_n_3_[1] ),
        .I2(ap_predicate_pred2468_state21),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2475_state21),
        .I5(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .O(ap_predicate_pred2384_state21_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_8 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [0]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ),
        .I5(ap_predicate_pred2384_state21_reg),
        .O(\rampVal_2_loc_0_fu_292_reg[2] ));
  LUT6 #(
    .INIT(64'h000000E0EEEEEEEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_5_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_4 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_5 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_6 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_7 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_8 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [1]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_2_loc_1_out_o_ap_vld),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ),
        .I5(ap_predicate_pred2384_state21_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBAAABABABAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_10 
       (.I0(ap_predicate_pred2475_state21_reg),
        .I1(ap_predicate_pred2461_state21),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3_2 ),
        .I5(Q),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ),
        .I2(ap_predicate_pred2384_state21_reg),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .O(ap_predicate_pred2461_state21_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4544)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_6_n_3 ),
        .I1(ap_predicate_pred2475_state21_reg),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5]_2 ),
        .O(\rampVal_2_loc_0_fu_292_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_6 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [2]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(ap_predicate_pred2384_state21_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_10 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [3]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(ap_predicate_pred2384_state21_reg),
        .O(\icmp_ln1674_reg_5005_pp0_iter19_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .I2(ap_predicate_pred2475_state21_reg),
        .I3(ap_predicate_pred2384_state21_reg),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .O(\q0_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_12 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [4]),
        .I2(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(ap_predicate_pred2384_state21_reg),
        .O(\rampVal_2_loc_0_fu_292_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFEFABAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_17 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I1(icmp_ln1674_reg_5005_pp0_iter19_reg),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5_0 [5]),
        .I3(trunc_ln565_reg_1410),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I5(ap_predicate_pred2384_state21_reg),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ),
        .I2(ap_predicate_pred2475_state21_reg),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_17_n_3 ),
        .O(\q0_reg[10] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[1]_0 ),
        .Q(\q0_reg_n_3_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R_18
   (\q0_reg[1]_0 ,
    \cmp2_i236_reg_1295_reg[0] ,
    ap_predicate_pred2334_state21_reg,
    \genblk1[19].v2_reg[19] ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ,
    Q,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_5 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ,
    cmp2_i236_reg_1295,
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 );
  output \q0_reg[1]_0 ;
  output [2:0]\cmp2_i236_reg_1295_reg[0] ;
  output ap_predicate_pred2334_state21_reg;
  output \genblk1[19].v2_reg[19] ;
  output \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ;
  input [2:0]Q;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ;
  input [2:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_5 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  input cmp2_i236_reg_1295;
  input \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2334_state21_reg;
  wire cmp2_i236_reg_1295;
  wire [2:0]\cmp2_i236_reg_1295_reg[0] ;
  wire \genblk1[19].v2_reg[19] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ;
  wire [2:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;

  LUT6 #(
    .INIT(64'h0000EEE0EEEEEEEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_2 
       (.I0(ap_predicate_pred2334_state21_reg),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ),
        .I2(Q[0]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 [0]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_4 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000EEE0EEEEEEEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_2 
       (.I0(ap_predicate_pred2334_state21_reg),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ),
        .I2(Q[1]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 [1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_2 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000EEE0EEEEEEEE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_2 
       (.I0(ap_predicate_pred2334_state21_reg),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_2 ),
        .I2(Q[2]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_4 [2]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_5 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2_0 ),
        .I3(\q0_reg[1]_0 ),
        .I4(cmp2_i236_reg_1295),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .O(ap_predicate_pred2334_state21_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0454)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_4 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ),
        .I3(\q0_reg[1]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ),
        .O(\genblk1[19].v2_reg[19] ));
  LUT4 #(
    .INIT(16'h0F47)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_9 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_2 ),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    ap_predicate_pred2081_state20_reg,
    ap_predicate_pred2334_state21_reg,
    \q0_reg[1]_1 ,
    ap_predicate_pred2468_state21_reg,
    ap_predicate_pred2334_state21_reg_0,
    \trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] ,
    valid_out,
    \q0_reg[1]_2 ,
    ap_clk,
    ap_predicate_pred2081_state20,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ,
    cmp2_i236_reg_1295,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ,
    ap_predicate_pred2528_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 ,
    ap_predicate_pred2468_state21,
    trunc_ln565_2_reg_4948_pp0_iter19_reg,
    ap_predicate_pred2475_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 );
  output \q0_reg[1]_0 ;
  output ap_predicate_pred2081_state20_reg;
  output ap_predicate_pred2334_state21_reg;
  output \q0_reg[1]_1 ;
  output ap_predicate_pred2468_state21_reg;
  output ap_predicate_pred2334_state21_reg_0;
  output \trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] ;
  input [1:0]valid_out;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input ap_predicate_pred2081_state20;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  input cmp2_i236_reg_1295;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ;
  input ap_predicate_pred2528_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 ;
  input ap_predicate_pred2468_state21;
  input trunc_ln565_2_reg_4948_pp0_iter19_reg;
  input ap_predicate_pred2475_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ;

  wire ap_clk;
  wire ap_predicate_pred2081_state20;
  wire ap_predicate_pred2081_state20_reg;
  wire ap_predicate_pred2334_state21_reg;
  wire ap_predicate_pred2334_state21_reg_0;
  wire ap_predicate_pred2468_state21;
  wire ap_predicate_pred2468_state21_reg;
  wire ap_predicate_pred2475_state21;
  wire ap_predicate_pred2528_state21;
  wire cmp2_i236_reg_1295;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire trunc_ln565_2_reg_4948_pp0_iter19_reg;
  wire \trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h0000000000370000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_11 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2528_state21),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 ),
        .I5(\trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] ),
        .O(ap_predicate_pred2334_state21_reg_0));
  LUT6 #(
    .INIT(64'h0000000045554000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_22 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ),
        .I1(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2475_state21),
        .I4(\q0_reg[1]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 ),
        .O(\trunc_ln565_2_reg_4948_pp0_iter19_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5555555)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[1]_i_4 
       (.I0(ap_predicate_pred2334_state21_reg),
        .I1(ap_predicate_pred2081_state20),
        .I2(valid_out[1]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ),
        .I4(cmp2_i236_reg_1295),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[1] ),
        .O(ap_predicate_pred2081_state20_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD555)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[3]_i_4 
       (.I0(ap_predicate_pred2334_state21_reg),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3] ),
        .I3(cmp2_i236_reg_1295),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[3]_2 ),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00000000C0A0C000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_16 
       (.I0(ap_predicate_pred2468_state21),
        .I1(trunc_ln565_2_reg_4948_pp0_iter19_reg),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2475_state21),
        .I4(\q0_reg[1]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 ),
        .O(ap_predicate_pred2468_state21_reg));
  LUT6 #(
    .INIT(64'h0000000000370000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 ),
        .I1(valid_out[1]),
        .I2(ap_predicate_pred2528_state21),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3_0 ),
        .I5(ap_predicate_pred2468_state21_reg),
        .O(ap_predicate_pred2334_state21_reg));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R_19
   (\q0_reg[1]_0 ,
    \rampStart_load_reg_1371_reg[11] ,
    \cmp2_i236_reg_1295_reg[0] ,
    \rSerie_reg[24] ,
    \genblk1[19].v2_reg[19] ,
    \cmp2_i236_reg_1295_reg[0]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \rSerie_reg[21] ,
    \rSerie_reg[23] ,
    \q0_reg[1]_3 ,
    \rSerie_reg[26] ,
    \rSerie_reg[27] ,
    ap_predicate_pred2156_state20_reg,
    \q0_reg[1]_4 ,
    ap_clk,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld,
    data0,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_1 ,
    cmp2_i236_reg_1295,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_4 ,
    valid_out,
    ap_predicate_pred2081_state20,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ,
    Q,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ,
    bSerie0,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_1 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_2 ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ,
    ap_predicate_pred1790_state21,
    \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 );
  output \q0_reg[1]_0 ;
  output [4:0]\rampStart_load_reg_1371_reg[11] ;
  output \cmp2_i236_reg_1295_reg[0] ;
  output \rSerie_reg[24] ;
  output \genblk1[19].v2_reg[19] ;
  output \cmp2_i236_reg_1295_reg[0]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \rSerie_reg[21] ;
  output \rSerie_reg[23] ;
  output \q0_reg[1]_3 ;
  output \rSerie_reg[26] ;
  output \rSerie_reg[27] ;
  output ap_predicate_pred2156_state20_reg;
  input \q0_reg[1]_4 ;
  input ap_clk;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  input [2:0]data0;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_1 ;
  input cmp2_i236_reg_1295;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_4 ;
  input [0:0]valid_out;
  input ap_predicate_pred2081_state20;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ;
  input [7:0]Q;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ;
  input bSerie0;
  input [5:0]\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_1 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_2 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  input [3:0]\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  input ap_predicate_pred1790_state21;
  input \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;

  wire [7:0]Q;
  wire ap_clk;
  wire ap_predicate_pred1790_state21;
  wire ap_predicate_pred2081_state20;
  wire ap_predicate_pred2156_state20_reg;
  wire bSerie0;
  wire cmp2_i236_reg_1295;
  wire \cmp2_i236_reg_1295_reg[0] ;
  wire \cmp2_i236_reg_1295_reg[0]_0 ;
  wire [2:0]data0;
  wire \genblk1[19].v2_reg[19] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_14_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ;
  wire [5:0]\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_13_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_16_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_17_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ;
  wire [3:0]\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \rSerie_reg[21] ;
  wire \rSerie_reg[23] ;
  wire \rSerie_reg[24] ;
  wire \rSerie_reg[26] ;
  wire \rSerie_reg[27] ;
  wire [4:0]\rampStart_load_reg_1371_reg[11] ;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h55555555777F7F7F)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3_n_3 ),
        .I3(\cmp2_i236_reg_1295_reg[0] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_1 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .O(\rampStart_load_reg_1371_reg[11] [0]));
  LUT6 #(
    .INIT(64'hBFFFAAAAAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I1(cmp2_i236_reg_1295),
        .I2(\q0_reg[1]_0 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_4 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[0]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I1(cmp2_i236_reg_1295),
        .I2(\q0_reg[1]_0 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ),
        .O(\cmp2_i236_reg_1295_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_14 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[6]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0EEE0EEE00000EEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_1 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_14_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [5]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_2 ),
        .O(\rSerie_reg[27] ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_1 
       (.I0(data0[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11] ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_0 ),
        .O(\rampStart_load_reg_1371_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_10 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[7]),
        .O(\q0_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hBABFAAAAAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp2_i236_reg_1295),
        .I3(Q[7]),
        .I4(valid_out),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ),
        .I1(\q0_reg[1]_2 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_1 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_2 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[11]_4 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[2]_i_3 
       (.I0(cmp2_i236_reg_1295),
        .I1(\q0_reg[1]_0 ),
        .I2(valid_out),
        .I3(ap_predicate_pred2081_state20),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ),
        .O(\cmp2_i236_reg_1295_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_13 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_9_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_0 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ),
        .O(\genblk1[19].v2_reg[19] ));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I2(bSerie0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [0]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_13_n_3 ),
        .O(\rSerie_reg[21] ));
  LUT6 #(
    .INIT(64'hEF00EC0020002000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[4]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 [0]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .I2(ap_predicate_pred1790_state21),
        .I3(valid_out),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_13_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B88BBBB)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_1 
       (.I0(data0[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5] ),
        .O(\rampStart_load_reg_1371_reg[11] [1]));
  LUT6 #(
    .INIT(64'hAAAAABBBAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_2 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_4 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_9_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4] ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_0 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[5]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[4]_2 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_7 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hEF00EC0020002000)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[5]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 [1]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .I2(ap_predicate_pred1790_state21),
        .I3(valid_out),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_0 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_3 ),
        .O(\rampStart_load_reg_1371_reg[11] [2]));
  LUT6 #(
    .INIT(64'h4700550047004400)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_6_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 [2]),
        .I3(valid_out),
        .I4(ap_predicate_pred1790_state21),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_6 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[6]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_5 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I2(bSerie0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [1]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[6]_i_6_n_3 ),
        .O(\rSerie_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4474)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_17_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_0 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_1 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_5_2 ),
        .O(\rSerie_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_17 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_15_0 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I2(bSerie0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [2]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_16_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFAAFFB8FFBBFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[7]_i_7 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[7]_i_16_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7] ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_0 [3]),
        .I3(valid_out),
        .I4(ap_predicate_pred1790_state21),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[7]_1 ),
        .O(ap_predicate_pred2156_state20_reg));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_1 
       (.I0(data0[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_rampVal_3_loc_1_out_o_ap_vld),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_0 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_1 ),
        .O(\rampStart_load_reg_1371_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_13 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[4]),
        .O(\q0_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[6]_1 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_2 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8]_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000EEEEEEE0EEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[8]_i_7 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_3_0 ),
        .I2(bSerie0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [3]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I5(\q0_reg[1]_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[8]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_10 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268_reg[8] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_5 ),
        .I2(\q0_reg[1]_0 ),
        .I3(cmp2_i236_reg_1295),
        .I4(Q[5]),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp2_i236_reg_1295),
        .I2(Q[5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00000EEEEEEE0EEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[9]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_3 ),
        .I2(bSerie0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_3_0 [4]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_268_reg[0]_2 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_268[9]_i_11_n_3 ),
        .O(\rSerie_reg[26] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_4 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
   (\q0_reg[9]_0 ,
    Q,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ,
    cmp2_i236_reg_1295,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ,
    E,
    \q0_reg[11]_0 ,
    ap_clk);
  output \q0_reg[9]_0 ;
  output [1:0]Q;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  input cmp2_i236_reg_1295;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ;
  input [0:0]E;
  input [1:0]\q0_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire cmp2_i236_reg_1295;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ;
  wire [1:0]\q0_reg[11]_0 ;
  wire \q0_reg[9]_0 ;

  LUT6 #(
    .INIT(64'hA2A280A2A2808080)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ),
        .I2(Q[0]),
        .I3(cmp2_i236_reg_1295),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ),
        .O(\q0_reg[9]_0 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    E,
    \q0_reg[10]_0 ,
    Q,
    ap_predicate_pred2179_state21_reg,
    \q0_reg[8]_0 ,
    ap_predicate_pred2334_state21_reg,
    \q0_reg[11]_0 ,
    \b_2_reg_5277_pp0_iter19_reg_reg[4] ,
    ap_predicate_pred2334_state21_reg_0,
    \q0_reg[10]_1 ,
    \cmp2_i236_reg_1295_reg[0] ,
    \q0_reg[10]_2 ,
    \q0_reg[4]_1 ,
    ap_clk,
    \q0_reg[10]_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_4 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_5 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_6 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_7 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_8 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ,
    valid_out,
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_0 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_1 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_2 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_3 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_4 ,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_0 ,
    bSerie0,
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_1 ,
    cmp2_i236_reg_1295,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_6 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_7 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_8 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    ap_predicate_pred2081_state20,
    D);
  output \q0_reg[4]_0 ;
  output [0:0]E;
  output \q0_reg[10]_0 ;
  output [0:0]Q;
  output [2:0]ap_predicate_pred2179_state21_reg;
  output [0:0]\q0_reg[8]_0 ;
  output ap_predicate_pred2334_state21_reg;
  output \q0_reg[11]_0 ;
  output \b_2_reg_5277_pp0_iter19_reg_reg[4] ;
  output ap_predicate_pred2334_state21_reg_0;
  output \q0_reg[10]_1 ;
  output \cmp2_i236_reg_1295_reg[0] ;
  output \q0_reg[10]_2 ;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[10]_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_4 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_5 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_6 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_7 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_8 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ;
  input [1:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ;
  input [1:0]valid_out;
  input \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_0 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_1 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_2 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_3 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_4 ;
  input \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_0 ;
  input bSerie0;
  input [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_1 ;
  input cmp2_i236_reg_1295;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ;
  input [0:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_6 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_7 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 ;
  input [1:0]\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_8 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input ap_predicate_pred2081_state20;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2081_state20;
  wire [2:0]ap_predicate_pred2179_state21_reg;
  wire ap_predicate_pred2334_state21_reg;
  wire ap_predicate_pred2334_state21_reg_0;
  wire bSerie0;
  wire \b_2_reg_5277_pp0_iter19_reg_reg[4] ;
  wire cmp2_i236_reg_1295;
  wire \cmp2_i236_reg_1295_reg[0] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_9_n_3 ;
  wire [1:0]\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_8 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ;
  wire [1:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ;
  wire [0:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_6 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_7 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_0 ;
  wire [0:0]\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_2 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_4 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_5 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_6 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_7 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_8 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire \q0_reg_n_3_[11] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_2 ),
        .O(ap_predicate_pred2179_state21_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF30F4)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_4 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_9_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_5 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2733)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .I1(\q0_reg[10]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .I3(cmp2_i236_reg_1295),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_8 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h2733)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_9 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .I1(\q0_reg[10]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .I3(cmp2_i236_reg_1295),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h30353F35)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_12 
       (.I0(\q0_reg_n_3_[11] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 [1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .I3(cmp2_i236_reg_1295),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF30F4)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[11]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_0 ),
        .I3(\q0_reg[11]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_2 ),
        .O(ap_predicate_pred2334_state21_reg));
  LUT6 #(
    .INIT(64'h00000000FFFF00FE)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_3 ),
        .O(ap_predicate_pred2179_state21_reg[0]));
  LUT6 #(
    .INIT(64'hAAAAA2800000A280)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_4 ),
        .I1(cmp2_i236_reg_1295),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .I3(Q),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .I5(\q0_reg[10]_0 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF000E)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_0 ),
        .O(ap_predicate_pred2179_state21_reg[1]));
  LUT6 #(
    .INIT(64'hAAAAAEBFFFFFAEBF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_13 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_7 ),
        .I1(cmp2_i236_reg_1295),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .I3(Q),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .I5(\q0_reg[10]_0 ),
        .O(\cmp2_i236_reg_1295_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_2_n_3 ),
        .I1(cmp2_i236_reg_1295),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_hdata_loc_1_out_o_ap_vld),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_2 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[11]_1 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h02A2AAAA00000000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 
       (.I0(\cmp2_i236_reg_1295_reg[0] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_4 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_5 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 [1]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_6 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_7 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00FF3535)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_10 
       (.I0(\q0_reg[10]_0 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_6 ),
        .I2(cmp2_i236_reg_1295),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[11]_i_3 [0]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_5 ),
        .O(\q0_reg[10]_2 ));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[10]_i_10 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[10]_i_2_1 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ),
        .I5(\q0_reg[10]_0 ),
        .O(\q0_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFCF8FCF8FCF8)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[11]_i_33 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[10]_3 ),
        .I1(valid_out[1]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[11]_i_18 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ),
        .I5(\q0_reg_n_3_[11] ),
        .O(ap_predicate_pred2334_state21_reg_0));
  LUT6 #(
    .INIT(64'h00FF2A2A00000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_10 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_0 ),
        .I1(bSerie0),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_1 ),
        .I3(\q0_reg[4]_0 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4] ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_0 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[4]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[8]_1 [0]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ),
        .O(\b_2_reg_5277_pp0_iter19_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h2A2222222A222A22)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_10_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_1 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_2 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_2_4 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_4 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_5 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_6 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_7 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_8 ),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h04440000FFFFFFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6] ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_0 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_1 ),
        .I3(Q),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_2 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_276_reg[6]_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_276[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \q0[11]_i_1__2 
       (.I0(valid_out[0]),
        .I1(\q0_reg[11]_1 ),
        .I2(\q0_reg[11]_2 ),
        .I3(ap_predicate_pred2081_state20),
        .O(E));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
   (\q0_reg[10]_0 ,
    Q,
    valid_out,
    ap_predicate_pred2161_state20,
    ap_predicate_pred2147_state20,
    ap_predicate_pred2122_state20,
    cmp2_i236_reg_1295,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 ,
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4_0 ,
    D,
    ap_clk);
  output \q0_reg[10]_0 ;
  output [7:0]Q;
  input [0:0]valid_out;
  input ap_predicate_pred2161_state20;
  input ap_predicate_pred2147_state20;
  input ap_predicate_pred2122_state20;
  input cmp2_i236_reg_1295;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 ;
  input \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4_0 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2122_state20;
  wire ap_predicate_pred2147_state20;
  wire ap_predicate_pred2161_state20;
  wire cmp2_i236_reg_1295;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4_0 ;
  wire \q0_reg[10]_0 ;
  wire tpgBarSelYuv_y_ce0;
  wire [0:0]valid_out;

  LUT4 #(
    .INIT(16'h00E2)) 
    \p_0_0_0_0_0214_lcssa221_fu_268[10]_i_12 
       (.I0(Q[6]),
        .I1(cmp2_i236_reg_1295),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_268[10]_i_4_0 ),
        .O(\q0_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \q0[11]_i_1__1 
       (.I0(valid_out),
        .I1(ap_predicate_pred2161_state20),
        .I2(ap_predicate_pred2147_state20),
        .I3(ap_predicate_pred2122_state20),
        .O(tpgBarSelYuv_y_ce0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_y_ce0),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    D,
    valid_out,
    ap_clk,
    hBarSel_3_0_loc_0_fu_300,
    tpgCheckerBoardArray_address0,
    ap_predicate_pred2147_state20,
    Q,
    ap_predicate_pred2161_state20,
    hBarSel_4_0_loc_0_fu_328);
  output \q0_reg[0]_0 ;
  output [1:0]D;
  input [0:0]valid_out;
  input ap_clk;
  input [0:0]hBarSel_3_0_loc_0_fu_300;
  input [0:0]tpgCheckerBoardArray_address0;
  input ap_predicate_pred2147_state20;
  input [1:0]Q;
  input ap_predicate_pred2161_state20;
  input [1:0]hBarSel_4_0_loc_0_fu_328;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2147_state20;
  wire ap_predicate_pred2161_state20;
  wire g0_b0_n_3;
  wire [0:0]hBarSel_3_0_loc_0_fu_300;
  wire [1:0]hBarSel_4_0_loc_0_fu_328;
  wire \q0_reg[0]_0 ;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire [0:0]valid_out;

  LUT2 #(
    .INIT(4'h6)) 
    g0_b0
       (.I0(hBarSel_3_0_loc_0_fu_300),
        .I1(tpgCheckerBoardArray_address0),
        .O(g0_b0_n_3));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \q0[10]_i_1__0 
       (.I0(\q0_reg[0]_0 ),
        .I1(ap_predicate_pred2147_state20),
        .I2(Q[0]),
        .I3(ap_predicate_pred2161_state20),
        .I4(hBarSel_4_0_loc_0_fu_328[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \q0[11]_i_2 
       (.I0(\q0_reg[0]_0 ),
        .I1(ap_predicate_pred2147_state20),
        .I2(Q[1]),
        .I3(ap_predicate_pred2161_state20),
        .I4(hBarSel_4_0_loc_0_fu_328[1]),
        .O(D[1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b0_n_3),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
   (D,
    tpgBarSelRgb_r_address0,
    Q,
    tpgBarSelYuv_v_address0,
    \hBarSel_4_0_loc_0_fu_328_reg[1] ,
    hBarSel_4_0_loc_0_fu_328,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    ap_predicate_pred2161_state20,
    ap_predicate_pred2147_state20,
    valid_out,
    ap_clk,
    \q0_reg[8]_2 ,
    sel);
  output [5:0]D;
  output [2:0]tpgBarSelRgb_r_address0;
  output [2:0]Q;
  output [2:0]tpgBarSelYuv_v_address0;
  output [1:0]\hBarSel_4_0_loc_0_fu_328_reg[1] ;
  input [2:0]hBarSel_4_0_loc_0_fu_328;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input ap_predicate_pred2161_state20;
  input ap_predicate_pred2147_state20;
  input [0:0]valid_out;
  input ap_clk;
  input \q0_reg[8]_2 ;
  input [5:0]sel;

  wire [5:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2147_state20;
  wire ap_predicate_pred2161_state20;
  wire g0_b0__0_n_3;
  wire g0_b1_n_3;
  wire g0_b2_n_3;
  wire [2:0]hBarSel_4_0_loc_0_fu_328;
  wire [1:0]\hBarSel_4_0_loc_0_fu_328_reg[1] ;
  wire \q0[9]_i_2_n_3 ;
  wire \q0[9]_i_3_n_3 ;
  wire \q0[9]_i_4_n_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire [5:0]sel;
  wire [2:0]tpgBarSelRgb_r_address0;
  wire [2:0]tpgBarSelYuv_v_address0;
  wire [0:0]valid_out;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b0__0_n_3));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b1_n_3));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(g0_b2_n_3));
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[11]_i_2__0 
       (.I0(tpgBarSelYuv_v_address0[1]),
        .I1(tpgBarSelYuv_v_address0[0]),
        .I2(tpgBarSelYuv_v_address0[2]),
        .O(\hBarSel_4_0_loc_0_fu_328_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[11]_i_3 
       (.I0(hBarSel_4_0_loc_0_fu_328[1]),
        .I1(\q0_reg[8]_0 ),
        .I2(Q[1]),
        .I3(\q0_reg[8]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelYuv_v_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[11]_i_4 
       (.I0(hBarSel_4_0_loc_0_fu_328[0]),
        .I1(\q0_reg[8]_0 ),
        .I2(Q[0]),
        .I3(\q0_reg[8]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelYuv_v_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[11]_i_5 
       (.I0(hBarSel_4_0_loc_0_fu_328[2]),
        .I1(\q0_reg[8]_0 ),
        .I2(Q[2]),
        .I3(\q0_reg[8]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelYuv_v_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[1]_i_2 
       (.I0(hBarSel_4_0_loc_0_fu_328[2]),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[2]),
        .I3(\q0_reg[1]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelRgb_r_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[1]_i_2__0 
       (.I0(hBarSel_4_0_loc_0_fu_328[1]),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[1]),
        .I3(\q0_reg[1]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelRgb_r_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[1]_i_2__1 
       (.I0(hBarSel_4_0_loc_0_fu_328[0]),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\q0_reg[1]_1 ),
        .I4(\q0_reg[8] ),
        .O(tpgBarSelRgb_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[4]_i_1 
       (.I0(\q0[9]_i_2_n_3 ),
        .I1(\q0[9]_i_3_n_3 ),
        .I2(\q0[9]_i_4_n_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \q0[5]_i_1 
       (.I0(\q0[9]_i_2_n_3 ),
        .I1(\q0_reg[8] ),
        .I2(ap_predicate_pred2147_state20),
        .I3(Q[0]),
        .I4(ap_predicate_pred2161_state20),
        .I5(hBarSel_4_0_loc_0_fu_328[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[6]_i_1__0 
       (.I0(\q0[9]_i_3_n_3 ),
        .I1(\q0[9]_i_4_n_3 ),
        .I2(\q0[9]_i_2_n_3 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[7]_i_1__0 
       (.I0(\q0[9]_i_2_n_3 ),
        .I1(\q0[9]_i_3_n_3 ),
        .I2(\q0[9]_i_4_n_3 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[8]_i_1__2 
       (.I0(\q0[9]_i_3_n_3 ),
        .I1(\q0[9]_i_2_n_3 ),
        .I2(\q0[9]_i_4_n_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \q0[8]_i_1__3 
       (.I0(\q0_reg[8] ),
        .I1(\q0_reg[8]_1 ),
        .I2(Q[0]),
        .I3(\q0_reg[8]_0 ),
        .I4(hBarSel_4_0_loc_0_fu_328[0]),
        .I5(\q0_reg[8]_2 ),
        .O(\hBarSel_4_0_loc_0_fu_328_reg[1] [0]));
  LUT3 #(
    .INIT(8'h17)) 
    \q0[9]_i_1 
       (.I0(\q0[9]_i_2_n_3 ),
        .I1(\q0[9]_i_3_n_3 ),
        .I2(\q0[9]_i_4_n_3 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[9]_i_2 
       (.I0(hBarSel_4_0_loc_0_fu_328[2]),
        .I1(ap_predicate_pred2161_state20),
        .I2(Q[2]),
        .I3(ap_predicate_pred2147_state20),
        .I4(\q0_reg[8] ),
        .O(\q0[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[9]_i_3 
       (.I0(hBarSel_4_0_loc_0_fu_328[1]),
        .I1(ap_predicate_pred2161_state20),
        .I2(Q[1]),
        .I3(ap_predicate_pred2147_state20),
        .I4(\q0_reg[8] ),
        .O(\q0[9]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[9]_i_4 
       (.I0(hBarSel_4_0_loc_0_fu_328[0]),
        .I1(ap_predicate_pred2161_state20),
        .I2(Q[0]),
        .I3(ap_predicate_pred2147_state20),
        .I4(\q0_reg[8] ),
        .O(\q0[9]_i_4_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b0__0_n_3),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b1_n_3),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(valid_out),
        .D(g0_b2_n_3),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
   (\q0_reg[9] ,
    \genblk1[19].v2_reg[19] ,
    \genblk1[19].v2_reg[19]_0 ,
    \genblk1[19].v2_reg[19]_1 ,
    ap_predicate_pred2156_state20_reg,
    \genblk1[19].v2_reg[19]_2 ,
    \genblk1[19].v2_reg[19]_3 ,
    \genblk1[19].v2_reg[19]_4 ,
    \g_2_reg_5396_reg[3] ,
    \b_2_reg_5277_pp0_iter19_reg_reg[10] ,
    valid_out,
    \q0_reg[10]_0 ,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_3 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_6 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_8 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_4 ,
    ap_predicate_pred1790_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ,
    Q,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_0 ,
    cmp2_i236_reg_1295,
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_1 ,
    ap_predicate_pred2519_state21,
    ap_predicate_pred2534_state21,
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_1 ,
    ap_predicate_pred2548_state21);
  output [1:0]\q0_reg[9] ;
  output \genblk1[19].v2_reg[19] ;
  output \genblk1[19].v2_reg[19]_0 ;
  output \genblk1[19].v2_reg[19]_1 ;
  output ap_predicate_pred2156_state20_reg;
  output \genblk1[19].v2_reg[19]_2 ;
  output \genblk1[19].v2_reg[19]_3 ;
  output \genblk1[19].v2_reg[19]_4 ;
  output \g_2_reg_5396_reg[3] ;
  output \b_2_reg_5277_pp0_iter19_reg_reg[10] ;
  input [1:0]valid_out;
  input \q0_reg[10]_0 ;
  input ap_clk;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_3 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_6 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_8 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_4 ;
  input ap_predicate_pred1790_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ;
  input [3:0]Q;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ;
  input [3:0]\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_0 ;
  input cmp2_i236_reg_1295;
  input \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_1 ;
  input ap_predicate_pred2519_state21;
  input ap_predicate_pred2534_state21;
  input \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_1 ;
  input ap_predicate_pred2548_state21;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_predicate_pred1790_state21;
  wire ap_predicate_pred2156_state20_reg;
  wire ap_predicate_pred2519_state21;
  wire ap_predicate_pred2534_state21;
  wire ap_predicate_pred2548_state21;
  wire \b_2_reg_5277_pp0_iter19_reg_reg[10] ;
  wire cmp2_i236_reg_1295;
  wire \g_2_reg_5396_reg[3] ;
  wire \genblk1[19].v2_reg[19] ;
  wire \genblk1[19].v2_reg[19]_0 ;
  wire \genblk1[19].v2_reg[19]_1 ;
  wire \genblk1[19].v2_reg[19]_2 ;
  wire \genblk1[19].v2_reg[19]_3 ;
  wire \genblk1[19].v2_reg[19]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_1 ;
  wire [3:0]\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_8_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_12_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_21_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_5 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_6 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_8 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_4 ;
  wire \q0_reg[10]_0 ;
  wire [1:0]\q0_reg[9] ;
  wire \q0_reg_n_3_[10] ;
  wire [1:0]valid_out;

  LUT6 #(
    .INIT(64'hBAAABBBBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0] ),
        .I2(valid_out[1]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[0]_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ),
        .O(\genblk1[19].v2_reg[19]_2 ));
  LUT6 #(
    .INIT(64'h8AAA8000FFFFFFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[10]_i_15 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 [3]),
        .I2(valid_out[1]),
        .I3(ap_predicate_pred2519_state21),
        .I4(Q[3]),
        .I5(\genblk1[19].v2_reg[19]_1 ),
        .O(\b_2_reg_5277_pp0_iter19_reg_reg[10] ));
  LUT6 #(
    .INIT(64'hBAAABBBBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[1]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1] ),
        .I2(valid_out[1]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[1]_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ),
        .O(\genblk1[19].v2_reg[19]_3 ));
  LUT6 #(
    .INIT(64'hBAAABBBBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[2]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(valid_out[1]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ),
        .O(\genblk1[19].v2_reg[19]_4 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10 
       (.I0(\genblk1[19].v2_reg[19]_1 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_0 ),
        .I3(cmp2_i236_reg_1295),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[0]_i_4_1 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0202022222220222)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ),
        .I3(Q[0]),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_1 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 [0]),
        .O(\g_2_reg_5396_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_3 ),
        .O(\q0_reg[9] [0]));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAEFAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_5 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_6 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_8_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_8 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hD5DDDDDDD5555555)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_8 
       (.I0(\genblk1[19].v2_reg[19]_1 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 [1]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2519_state21),
        .I5(Q[1]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A8AAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[5]_i_4 
       (.I0(\genblk1[19].v2_reg[19]_1 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I3(ap_predicate_pred1790_state21),
        .I4(valid_out[1]),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[5] ),
        .O(ap_predicate_pred2156_state20_reg));
  LUT6 #(
    .INIT(64'hD5DDDDDDD5555555)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_12 
       (.I0(\genblk1[19].v2_reg[19]_1 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[3]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[10]_i_5 [2]),
        .I3(valid_out[1]),
        .I4(ap_predicate_pred2519_state21),
        .I5(Q[2]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAEAFFAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[6]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(valid_out[1]),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6] ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[6]_i_12_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[6]_0 ),
        .O(\genblk1[19].v2_reg[19] ));
  LUT5 #(
    .INIT(32'hBABABAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[7]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7] ),
        .I2(\genblk1[19].v2_reg[19]_1 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ),
        .O(\genblk1[19].v2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h000000005554FFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_2 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_3 ),
        .O(\q0_reg[9] [1]));
  LUT5 #(
    .INIT(32'hBABABAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_4 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_4 ),
        .I2(\genblk1[19].v2_reg[19]_1 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[7]_0 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[4]_7 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_21 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2548_state21),
        .I2(\q0_reg_n_3_[10] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00F8F8)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_9 
       (.I0(valid_out[1]),
        .I1(ap_predicate_pred2534_state21),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272[9]_i_21_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_0 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_272[8]_i_4_1 ),
        .O(\genblk1[19].v2_reg[19]_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[10]_0 ),
        .Q(\q0_reg_n_3_[10] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R_22
   (\q0_reg[10]_0 ,
    ap_predicate_pred2595_state21_reg,
    ap_predicate_pred2179_state21_reg,
    valid_out,
    \q0_reg[10]_1 ,
    ap_clk,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ,
    Q,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ,
    \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ,
    ap_predicate_pred2595_state21,
    ap_predicate_pred2179_state21,
    ap_predicate_pred2620_state21,
    ap_predicate_pred2184_state21,
    ap_predicate_pred2632_state21,
    ap_predicate_pred2582_state21,
    ap_predicate_pred2169_state21);
  output \q0_reg[10]_0 ;
  output ap_predicate_pred2595_state21_reg;
  output ap_predicate_pred2179_state21_reg;
  input [1:0]valid_out;
  input \q0_reg[10]_1 ;
  input ap_clk;
  input [0:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  input [0:0]Q;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  input \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  input ap_predicate_pred2595_state21;
  input ap_predicate_pred2179_state21;
  input ap_predicate_pred2620_state21;
  input ap_predicate_pred2184_state21;
  input ap_predicate_pred2632_state21;
  input ap_predicate_pred2582_state21;
  input ap_predicate_pred2169_state21;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_predicate_pred2169_state21;
  wire ap_predicate_pred2179_state21;
  wire ap_predicate_pred2179_state21_reg;
  wire ap_predicate_pred2184_state21;
  wire ap_predicate_pred2582_state21;
  wire ap_predicate_pred2595_state21;
  wire ap_predicate_pred2595_state21_reg;
  wire ap_predicate_pred2620_state21;
  wire ap_predicate_pred2632_state21;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_13_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_14_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ;
  wire [0:0]\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg_n_3_[10] ;
  wire [1:0]valid_out;

  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_13 
       (.I0(ap_predicate_pred2169_state21),
        .I1(valid_out[1]),
        .I2(\q0_reg_n_3_[10] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h4444444444404444)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[3]_i_4 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2] ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_0 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272[3]_i_13_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_2 ),
        .I5(ap_predicate_pred2595_state21),
        .O(ap_predicate_pred2595_state21_reg));
  LUT6 #(
    .INIT(64'h0500000004040000)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_14 
       (.I0(ap_predicate_pred2595_state21),
        .I1(ap_predicate_pred2582_state21),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[2]_1 ),
        .I3(\q0_reg_n_3_[10] ),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2169_state21),
        .O(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[4]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_272[4]_i_14_n_3 ),
        .I1(ap_predicate_pred2179_state21),
        .I2(ap_predicate_pred2620_state21),
        .I3(ap_predicate_pred2184_state21),
        .I4(valid_out[1]),
        .I5(ap_predicate_pred2632_state21),
        .O(ap_predicate_pred2179_state21_reg));
  LUT5 #(
    .INIT(32'h2A002A2A)) 
    \p_0_1_0_0_0216_lcssa224_fu_272[9]_i_6 
       (.I0(ap_predicate_pred2595_state21_reg),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9] ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_0 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_272_reg[9]_1 ),
        .I4(Q),
        .O(\q0_reg[10]_0 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(valid_out[0]),
        .D(\q0_reg[10]_1 ),
        .Q(\q0_reg_n_3_[10] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgForeground
   (push,
    Q,
    out,
    \y_fu_116_reg[11]_0 ,
    CO,
    colorFormat_val_read_reg_472,
    E,
    push_0,
    ap_enable_reg_pp0_iter2_reg,
    mOutPtr16_out,
    \ap_CS_fsm_reg[3]_0 ,
    in,
    \ap_CS_fsm_reg[0]_0 ,
    empty_n_reg,
    \ap_CS_fsm_reg[0]_1 ,
    full_n_reg,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    ap_clk,
    and4_i_fu_310_p2,
    and10_i_fu_324_p2,
    and26_i_fu_338_p2,
    icmp_fu_354_p2,
    motionSpeed_val14_c_dout,
    S,
    DI,
    \hMax_reg_507_reg[3]_0 ,
    \hMax_reg_507_reg[7]_0 ,
    \hMax_reg_507_reg[7]_1 ,
    \hMax_reg_507_reg[11]_0 ,
    \hMax_reg_507_reg[11]_1 ,
    \hMax_reg_507_reg[15]_0 ,
    \hMax_reg_507_reg[15]_1 ,
    \vMax_reg_512_reg[3]_0 ,
    \vMax_reg_512_reg[3]_1 ,
    \vMax_reg_512_reg[7]_0 ,
    \vMax_reg_512_reg[7]_1 ,
    \vMax_reg_512_reg[11]_0 ,
    \vMax_reg_512_reg[11]_1 ,
    \vMax_reg_512_reg[15]_0 ,
    \vMax_reg_512_reg[15]_1 ,
    icmp_ln772_fu_394_p2_carry__0_0,
    colorFormat_val17_c14_dout,
    SS,
    ovrlayYUV_full_n,
    \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] ,
    bckgndYUV_empty_n,
    \mOutPtr_reg[4] ,
    push_1,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_2 ,
    \pixOut_reg_502_reg[10]_0 ,
    \tobool_reg_497_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_field_id_val8_read,
    tpgForeground_U0_ap_start,
    \SRL_SIG_reg[0]_0 ,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    push_2,
    full_n_reg_7,
    colorFormat_val17_c14_full_n,
    full_n_reg_8,
    motionSpeed_val14_c_full_n,
    full_n_reg_9,
    width_val7_c13_full_n,
    full_n_reg_10,
    height_val4_c12_full_n,
    D,
    \crossHairX_val_read_reg_467_reg[15]_0 ,
    \boxSize_val_read_reg_457_reg[15]_0 ,
    \boxColorR_val_read_reg_452_reg[11]_0 ,
    \boxColorG_val_read_reg_447_reg[11]_0 ,
    \boxColorB_val_read_reg_442_reg[11]_0 ,
    \loopHeight_reg_492_reg[15]_0 ,
    \patternId_val_read_reg_482_reg[7]_0 ,
    \crossHairY_val_read_reg_462_reg[15]_0 );
  output push;
  output [0:0]Q;
  output [11:0]out;
  output [11:0]\y_fu_116_reg[11]_0 ;
  output [0:0]CO;
  output [7:0]colorFormat_val_read_reg_472;
  output [0:0]E;
  output push_0;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output mOutPtr16_out;
  output \ap_CS_fsm_reg[3]_0 ;
  output [35:0]in;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output empty_n_reg;
  output \ap_CS_fsm_reg[0]_1 ;
  output full_n_reg;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  input ap_clk;
  input and4_i_fu_310_p2;
  input and10_i_fu_324_p2;
  input and26_i_fu_338_p2;
  input icmp_fu_354_p2;
  input [7:0]motionSpeed_val14_c_dout;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\hMax_reg_507_reg[3]_0 ;
  input [3:0]\hMax_reg_507_reg[7]_0 ;
  input [3:0]\hMax_reg_507_reg[7]_1 ;
  input [3:0]\hMax_reg_507_reg[11]_0 ;
  input [3:0]\hMax_reg_507_reg[11]_1 ;
  input [2:0]\hMax_reg_507_reg[15]_0 ;
  input [3:0]\hMax_reg_507_reg[15]_1 ;
  input [3:0]\vMax_reg_512_reg[3]_0 ;
  input [3:0]\vMax_reg_512_reg[3]_1 ;
  input [3:0]\vMax_reg_512_reg[7]_0 ;
  input [3:0]\vMax_reg_512_reg[7]_1 ;
  input [3:0]\vMax_reg_512_reg[11]_0 ;
  input [3:0]\vMax_reg_512_reg[11]_1 ;
  input [2:0]\vMax_reg_512_reg[15]_0 ;
  input [3:0]\vMax_reg_512_reg[15]_1 ;
  input [3:0]icmp_ln772_fu_394_p2_carry__0_0;
  input [7:0]colorFormat_val17_c14_dout;
  input [0:0]SS;
  input ovrlayYUV_full_n;
  input [35:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] ;
  input bckgndYUV_empty_n;
  input \mOutPtr_reg[4] ;
  input push_1;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_2 ;
  input \pixOut_reg_502_reg[10]_0 ;
  input \tobool_reg_497_reg[0]_0 ;
  input MultiPixStream2AXIvideo_U0_field_id_val8_read;
  input tpgForeground_U0_ap_start;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input full_n_reg_3;
  input full_n_reg_4;
  input full_n_reg_5;
  input full_n_reg_6;
  input push_2;
  input full_n_reg_7;
  input colorFormat_val17_c14_full_n;
  input full_n_reg_8;
  input motionSpeed_val14_c_full_n;
  input full_n_reg_9;
  input width_val7_c13_full_n;
  input full_n_reg_10;
  input height_val4_c12_full_n;
  input [2:0]D;
  input [15:0]\crossHairX_val_read_reg_467_reg[15]_0 ;
  input [15:0]\boxSize_val_read_reg_457_reg[15]_0 ;
  input [11:0]\boxColorR_val_read_reg_452_reg[11]_0 ;
  input [11:0]\boxColorG_val_read_reg_447_reg[11]_0 ;
  input [11:0]\boxColorB_val_read_reg_442_reg[11]_0 ;
  input [3:0]\loopHeight_reg_492_reg[15]_0 ;
  input [7:0]\patternId_val_read_reg_482_reg[7]_0 ;
  input [15:0]\crossHairY_val_read_reg_462_reg[15]_0 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]SS;
  wire and10_i_fu_324_p2;
  wire and10_i_reg_522;
  wire and26_i_fu_338_p2;
  wire and26_i_reg_527;
  wire and4_i_fu_310_p2;
  wire and4_i_reg_517;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm__0;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire [35:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [11:0]boxColorB_val_read_reg_442;
  wire [11:0]\boxColorB_val_read_reg_442_reg[11]_0 ;
  wire [11:0]boxColorG_val_read_reg_447;
  wire [11:0]\boxColorG_val_read_reg_447_reg[11]_0 ;
  wire [11:0]boxColorR_val_read_reg_452;
  wire [11:0]\boxColorR_val_read_reg_452_reg[11]_0 ;
  wire [15:0]boxHCoord;
  wire \boxHCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxHCoord_loc_0_fu_124;
  wire [15:0]boxHCoord_loc_0_load_reg_555;
  wire [7:0]boxHCoord_loc_1_fu_144_reg;
  wire [15:0]boxSize_val_read_reg_457;
  wire [15:0]\boxSize_val_read_reg_457_reg[15]_0 ;
  wire [15:0]boxVCoord;
  wire \boxVCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxVCoord_loc_0_fu_120;
  wire [15:0]boxVCoord_loc_0_load_reg_550;
  wire [7:0]boxVCoord_loc_1_fu_140_reg;
  wire cmp2_i_fu_411_p2;
  wire cmp2_i_fu_411_p2_carry__0_i_1_n_3;
  wire cmp2_i_fu_411_p2_carry__0_i_2_n_3;
  wire cmp2_i_fu_411_p2_carry__0_n_6;
  wire cmp2_i_fu_411_p2_carry_i_1_n_3;
  wire cmp2_i_fu_411_p2_carry_i_2_n_3;
  wire cmp2_i_fu_411_p2_carry_i_3_n_3;
  wire cmp2_i_fu_411_p2_carry_i_4_n_3;
  wire cmp2_i_fu_411_p2_carry_n_3;
  wire cmp2_i_fu_411_p2_carry_n_4;
  wire cmp2_i_fu_411_p2_carry_n_5;
  wire cmp2_i_fu_411_p2_carry_n_6;
  wire cmp2_i_reg_560;
  wire [7:0]colorFormat_val17_c14_dout;
  wire colorFormat_val17_c14_full_n;
  wire [7:0]colorFormat_val_read_reg_472;
  wire [15:0]crossHairX_val_read_reg_467;
  wire [15:0]\crossHairX_val_read_reg_467_reg[15]_0 ;
  wire [15:0]crossHairY_val_read_reg_462;
  wire [15:0]\crossHairY_val_read_reg_462_reg[15]_0 ;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_10;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire full_n_reg_8;
  wire full_n_reg_9;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_105;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_106;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_107;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_108;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_109;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_110;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_111;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_112;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_113;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_114;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_115;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_116;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_117;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_118;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_119;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_120;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_121;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_122;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_123;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_124;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_125;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_126;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_127;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_128;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_129;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_130;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_131;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_132;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_133;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_134;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_135;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_136;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_137;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_138;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_139;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_140;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_141;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_142;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_143;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_144;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_145;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_146;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_147;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_148;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_149;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_150;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_151;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_152;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_153;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_154;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_155;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_39;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_40;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_41;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_42;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_43;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_44;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_45;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_46;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_47;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_48;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_49;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_50;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_51;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_52;
  wire [15:0]hMax_fu_294_p2;
  wire hMax_fu_294_p2_carry__0_n_3;
  wire hMax_fu_294_p2_carry__0_n_4;
  wire hMax_fu_294_p2_carry__0_n_5;
  wire hMax_fu_294_p2_carry__0_n_6;
  wire hMax_fu_294_p2_carry__1_n_3;
  wire hMax_fu_294_p2_carry__1_n_4;
  wire hMax_fu_294_p2_carry__1_n_5;
  wire hMax_fu_294_p2_carry__1_n_6;
  wire hMax_fu_294_p2_carry__2_n_4;
  wire hMax_fu_294_p2_carry__2_n_5;
  wire hMax_fu_294_p2_carry__2_n_6;
  wire hMax_fu_294_p2_carry_n_3;
  wire hMax_fu_294_p2_carry_n_4;
  wire hMax_fu_294_p2_carry_n_5;
  wire hMax_fu_294_p2_carry_n_6;
  wire [15:0]hMax_reg_507;
  wire [3:0]\hMax_reg_507_reg[11]_0 ;
  wire [3:0]\hMax_reg_507_reg[11]_1 ;
  wire [2:0]\hMax_reg_507_reg[15]_0 ;
  wire [3:0]\hMax_reg_507_reg[15]_1 ;
  wire [3:0]\hMax_reg_507_reg[3]_0 ;
  wire [3:0]\hMax_reg_507_reg[7]_0 ;
  wire [3:0]\hMax_reg_507_reg[7]_1 ;
  wire height_val4_c12_full_n;
  wire icmp_fu_354_p2;
  wire [3:0]icmp_ln772_fu_394_p2_carry__0_0;
  wire icmp_ln772_fu_394_p2_carry__0_i_1_n_3;
  wire icmp_ln772_fu_394_p2_carry__0_i_2_n_3;
  wire icmp_ln772_fu_394_p2_carry__0_n_6;
  wire icmp_ln772_fu_394_p2_carry_n_3;
  wire icmp_ln772_fu_394_p2_carry_n_4;
  wire icmp_ln772_fu_394_p2_carry_n_5;
  wire icmp_ln772_fu_394_p2_carry_n_6;
  wire icmp_reg_532;
  wire [35:0]in;
  wire [15:12]loopHeight_reg_492;
  wire [3:0]\loopHeight_reg_492_reg[15]_0 ;
  wire [15:13]loopWidth_reg_487;
  wire mOutPtr16_out;
  wire \mOutPtr_reg[4] ;
  wire [7:0]motionSpeed_val14_c_dout;
  wire motionSpeed_val14_c_full_n;
  wire [11:0]out;
  wire ovrlayYUV_full_n;
  wire [15:0]p_1_in;
  wire [7:0]patternId_val_read_reg_482;
  wire [7:0]\patternId_val_read_reg_482_reg[7]_0 ;
  wire \pixOut_reg_502[10]_i_1_n_3 ;
  wire \pixOut_reg_502_reg[10]_0 ;
  wire \pixOut_reg_502_reg_n_3_[10] ;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire \tobool_reg_497[0]_i_1_n_3 ;
  wire \tobool_reg_497_reg[0]_0 ;
  wire \tobool_reg_497_reg_n_3_[0] ;
  wire tpgForeground_U0_ap_start;
  wire [15:0]vMax_fu_300_p20_out;
  wire vMax_fu_300_p2_carry__0_n_3;
  wire vMax_fu_300_p2_carry__0_n_4;
  wire vMax_fu_300_p2_carry__0_n_5;
  wire vMax_fu_300_p2_carry__0_n_6;
  wire vMax_fu_300_p2_carry__1_n_3;
  wire vMax_fu_300_p2_carry__1_n_4;
  wire vMax_fu_300_p2_carry__1_n_5;
  wire vMax_fu_300_p2_carry__1_n_6;
  wire vMax_fu_300_p2_carry__2_n_4;
  wire vMax_fu_300_p2_carry__2_n_5;
  wire vMax_fu_300_p2_carry__2_n_6;
  wire vMax_fu_300_p2_carry_n_3;
  wire vMax_fu_300_p2_carry_n_4;
  wire vMax_fu_300_p2_carry_n_5;
  wire vMax_fu_300_p2_carry_n_6;
  wire [15:0]vMax_reg_512;
  wire [3:0]\vMax_reg_512_reg[11]_0 ;
  wire [3:0]\vMax_reg_512_reg[11]_1 ;
  wire [2:0]\vMax_reg_512_reg[15]_0 ;
  wire [3:0]\vMax_reg_512_reg[15]_1 ;
  wire [3:0]\vMax_reg_512_reg[3]_0 ;
  wire [3:0]\vMax_reg_512_reg[3]_1 ;
  wire [3:0]\vMax_reg_512_reg[7]_0 ;
  wire [3:0]\vMax_reg_512_reg[7]_1 ;
  wire width_val7_c13_full_n;
  wire [15:0]y_1_reg_542;
  wire \y_fu_116[0]_i_2_n_3 ;
  wire [15:12]y_fu_116_reg;
  wire \y_fu_116_reg[0]_i_1_n_10 ;
  wire \y_fu_116_reg[0]_i_1_n_3 ;
  wire \y_fu_116_reg[0]_i_1_n_4 ;
  wire \y_fu_116_reg[0]_i_1_n_5 ;
  wire \y_fu_116_reg[0]_i_1_n_6 ;
  wire \y_fu_116_reg[0]_i_1_n_7 ;
  wire \y_fu_116_reg[0]_i_1_n_8 ;
  wire \y_fu_116_reg[0]_i_1_n_9 ;
  wire [11:0]\y_fu_116_reg[11]_0 ;
  wire \y_fu_116_reg[12]_i_1_n_10 ;
  wire \y_fu_116_reg[12]_i_1_n_4 ;
  wire \y_fu_116_reg[12]_i_1_n_5 ;
  wire \y_fu_116_reg[12]_i_1_n_6 ;
  wire \y_fu_116_reg[12]_i_1_n_7 ;
  wire \y_fu_116_reg[12]_i_1_n_8 ;
  wire \y_fu_116_reg[12]_i_1_n_9 ;
  wire \y_fu_116_reg[4]_i_1_n_10 ;
  wire \y_fu_116_reg[4]_i_1_n_3 ;
  wire \y_fu_116_reg[4]_i_1_n_4 ;
  wire \y_fu_116_reg[4]_i_1_n_5 ;
  wire \y_fu_116_reg[4]_i_1_n_6 ;
  wire \y_fu_116_reg[4]_i_1_n_7 ;
  wire \y_fu_116_reg[4]_i_1_n_8 ;
  wire \y_fu_116_reg[4]_i_1_n_9 ;
  wire \y_fu_116_reg[8]_i_1_n_10 ;
  wire \y_fu_116_reg[8]_i_1_n_3 ;
  wire \y_fu_116_reg[8]_i_1_n_4 ;
  wire \y_fu_116_reg[8]_i_1_n_5 ;
  wire \y_fu_116_reg[8]_i_1_n_6 ;
  wire \y_fu_116_reg[8]_i_1_n_7 ;
  wire \y_fu_116_reg[8]_i_1_n_8 ;
  wire \y_fu_116_reg[8]_i_1_n_9 ;
  wire [8:1]zext_ln1914_1;
  wire [3:3]\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]NLW_cmp2_i_fu_411_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp2_i_fu_411_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp2_i_fu_411_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_hMax_fu_294_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln772_fu_394_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln772_fu_394_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln772_fu_394_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_vMax_fu_300_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_y_fu_116_reg[12]_i_1_CO_UNCONNECTED ;

  FDRE \and10_i_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(and10_i_fu_324_p2),
        .Q(and10_i_reg_522),
        .R(1'b0));
  FDRE \and26_i_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(and26_i_fu_338_p2),
        .Q(and26_i_reg_527),
        .R(1'b0));
  FDRE \and4_i_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(and4_i_fu_310_p2),
        .Q(and4_i_reg_517),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_2 ),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(Q),
        .I3(CO),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q),
        .I1(CO),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  FDRE \boxColorB_val_read_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [0]),
        .Q(boxColorB_val_read_reg_442[0]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [10]),
        .Q(boxColorB_val_read_reg_442[10]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [11]),
        .Q(boxColorB_val_read_reg_442[11]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [1]),
        .Q(boxColorB_val_read_reg_442[1]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [2]),
        .Q(boxColorB_val_read_reg_442[2]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [3]),
        .Q(boxColorB_val_read_reg_442[3]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [4]),
        .Q(boxColorB_val_read_reg_442[4]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [5]),
        .Q(boxColorB_val_read_reg_442[5]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [6]),
        .Q(boxColorB_val_read_reg_442[6]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [7]),
        .Q(boxColorB_val_read_reg_442[7]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [8]),
        .Q(boxColorB_val_read_reg_442[8]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_442_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorB_val_read_reg_442_reg[11]_0 [9]),
        .Q(boxColorB_val_read_reg_442[9]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [0]),
        .Q(boxColorG_val_read_reg_447[0]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [10]),
        .Q(boxColorG_val_read_reg_447[10]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [11]),
        .Q(boxColorG_val_read_reg_447[11]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [1]),
        .Q(boxColorG_val_read_reg_447[1]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [2]),
        .Q(boxColorG_val_read_reg_447[2]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [3]),
        .Q(boxColorG_val_read_reg_447[3]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [4]),
        .Q(boxColorG_val_read_reg_447[4]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [5]),
        .Q(boxColorG_val_read_reg_447[5]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [6]),
        .Q(boxColorG_val_read_reg_447[6]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [7]),
        .Q(boxColorG_val_read_reg_447[7]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [8]),
        .Q(boxColorG_val_read_reg_447[8]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorG_val_read_reg_447_reg[11]_0 [9]),
        .Q(boxColorG_val_read_reg_447[9]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [0]),
        .Q(boxColorR_val_read_reg_452[0]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [10]),
        .Q(boxColorR_val_read_reg_452[10]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [11]),
        .Q(boxColorR_val_read_reg_452[11]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [1]),
        .Q(boxColorR_val_read_reg_452[1]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [2]),
        .Q(boxColorR_val_read_reg_452[2]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [3]),
        .Q(boxColorR_val_read_reg_452[3]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [4]),
        .Q(boxColorR_val_read_reg_452[4]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [5]),
        .Q(boxColorR_val_read_reg_452[5]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [6]),
        .Q(boxColorR_val_read_reg_452[6]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [7]),
        .Q(boxColorR_val_read_reg_452[7]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [8]),
        .Q(boxColorR_val_read_reg_452[8]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxColorR_val_read_reg_452_reg[11]_0 [9]),
        .Q(boxColorR_val_read_reg_452[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxHCoord0_inferred__0/i__carry_n_3 ,\boxHCoord0_inferred__0/i__carry_n_4 ,\boxHCoord0_inferred__0/i__carry_n_5 ,\boxHCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxHCoord_loc_1_fu_144_reg[0]),
        .DI({boxHCoord_loc_1_fu_144_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_121}),
        .O({\boxHCoord0_inferred__0/i__carry_n_7 ,\boxHCoord0_inferred__0/i__carry_n_8 ,\boxHCoord0_inferred__0/i__carry_n_9 ,\boxHCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_131,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_132,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_133,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_134}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__0 
       (.CI(\boxHCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__0_n_3 ,\boxHCoord0_inferred__0/i__carry__0_n_4 ,\boxHCoord0_inferred__0/i__carry__0_n_5 ,\boxHCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxHCoord_loc_1_fu_144_reg[7:4]),
        .O({\boxHCoord0_inferred__0/i__carry__0_n_7 ,\boxHCoord0_inferred__0/i__carry__0_n_8 ,\boxHCoord0_inferred__0/i__carry__0_n_9 ,\boxHCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_135,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_136,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_137,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_138}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__1 
       (.CI(\boxHCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__1_n_3 ,\boxHCoord0_inferred__0/i__carry__1_n_4 ,\boxHCoord0_inferred__0/i__carry__1_n_5 ,\boxHCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_124,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_125}),
        .O({\boxHCoord0_inferred__0/i__carry__1_n_7 ,\boxHCoord0_inferred__0/i__carry__1_n_8 ,\boxHCoord0_inferred__0/i__carry__1_n_9 ,\boxHCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_139,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_140,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_141,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_142}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__2 
       (.CI(\boxHCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxHCoord0_inferred__0/i__carry__2_n_4 ,\boxHCoord0_inferred__0/i__carry__2_n_5 ,\boxHCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_50,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_51,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_52}),
        .O({\boxHCoord0_inferred__0/i__carry__2_n_7 ,\boxHCoord0_inferred__0/i__carry__2_n_8 ,\boxHCoord0_inferred__0/i__carry__2_n_9 ,\boxHCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_46,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_48,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_49}));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[0]),
        .Q(boxHCoord_loc_0_fu_124[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[10]),
        .Q(boxHCoord_loc_0_fu_124[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[11]),
        .Q(boxHCoord_loc_0_fu_124[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[12]),
        .Q(boxHCoord_loc_0_fu_124[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[13]),
        .Q(boxHCoord_loc_0_fu_124[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[14]),
        .Q(boxHCoord_loc_0_fu_124[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[15]),
        .Q(boxHCoord_loc_0_fu_124[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[1]),
        .Q(boxHCoord_loc_0_fu_124[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[2]),
        .Q(boxHCoord_loc_0_fu_124[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[3]),
        .Q(boxHCoord_loc_0_fu_124[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[4]),
        .Q(boxHCoord_loc_0_fu_124[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[5]),
        .Q(boxHCoord_loc_0_fu_124[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[6]),
        .Q(boxHCoord_loc_0_fu_124[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[7]),
        .Q(boxHCoord_loc_0_fu_124[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[8]),
        .Q(boxHCoord_loc_0_fu_124[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(p_1_in[9]),
        .Q(boxHCoord_loc_0_fu_124[9]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[0]),
        .Q(boxHCoord_loc_0_load_reg_555[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[10]),
        .Q(boxHCoord_loc_0_load_reg_555[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[11]),
        .Q(boxHCoord_loc_0_load_reg_555[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[12]),
        .Q(boxHCoord_loc_0_load_reg_555[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[13]),
        .Q(boxHCoord_loc_0_load_reg_555[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[14]),
        .Q(boxHCoord_loc_0_load_reg_555[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[15]),
        .Q(boxHCoord_loc_0_load_reg_555[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[1]),
        .Q(boxHCoord_loc_0_load_reg_555[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[2]),
        .Q(boxHCoord_loc_0_load_reg_555[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[3]),
        .Q(boxHCoord_loc_0_load_reg_555[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[4]),
        .Q(boxHCoord_loc_0_load_reg_555[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[5]),
        .Q(boxHCoord_loc_0_load_reg_555[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[6]),
        .Q(boxHCoord_loc_0_load_reg_555[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[7]),
        .Q(boxHCoord_loc_0_load_reg_555[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[8]),
        .Q(boxHCoord_loc_0_load_reg_555[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_124[9]),
        .Q(boxHCoord_loc_0_load_reg_555[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxHCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxHCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxHCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxHCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxHCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxHCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxHCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxHCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxHCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxHCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxHCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxHCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxHCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxHCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxHCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxHCoord[9]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [0]),
        .Q(boxSize_val_read_reg_457[0]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [10]),
        .Q(boxSize_val_read_reg_457[10]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [11]),
        .Q(boxSize_val_read_reg_457[11]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [12]),
        .Q(boxSize_val_read_reg_457[12]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [13]),
        .Q(boxSize_val_read_reg_457[13]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [14]),
        .Q(boxSize_val_read_reg_457[14]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [15]),
        .Q(boxSize_val_read_reg_457[15]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [1]),
        .Q(boxSize_val_read_reg_457[1]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [2]),
        .Q(boxSize_val_read_reg_457[2]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [3]),
        .Q(boxSize_val_read_reg_457[3]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [4]),
        .Q(boxSize_val_read_reg_457[4]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [5]),
        .Q(boxSize_val_read_reg_457[5]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [6]),
        .Q(boxSize_val_read_reg_457[6]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [7]),
        .Q(boxSize_val_read_reg_457[7]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [8]),
        .Q(boxSize_val_read_reg_457[8]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\boxSize_val_read_reg_457_reg[15]_0 [9]),
        .Q(boxSize_val_read_reg_457[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxVCoord0_inferred__0/i__carry_n_3 ,\boxVCoord0_inferred__0/i__carry_n_4 ,\boxVCoord0_inferred__0/i__carry_n_5 ,\boxVCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxVCoord_loc_1_fu_140_reg[0]),
        .DI({boxVCoord_loc_1_fu_140_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_126}),
        .O({\boxVCoord0_inferred__0/i__carry_n_7 ,\boxVCoord0_inferred__0/i__carry_n_8 ,\boxVCoord0_inferred__0/i__carry_n_9 ,\boxVCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_143,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_144,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_145,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_146}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__0 
       (.CI(\boxVCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__0_n_3 ,\boxVCoord0_inferred__0/i__carry__0_n_4 ,\boxVCoord0_inferred__0/i__carry__0_n_5 ,\boxVCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxVCoord_loc_1_fu_140_reg[7:4]),
        .O({\boxVCoord0_inferred__0/i__carry__0_n_7 ,\boxVCoord0_inferred__0/i__carry__0_n_8 ,\boxVCoord0_inferred__0/i__carry__0_n_9 ,\boxVCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_147,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_148,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_149,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_150}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__1 
       (.CI(\boxVCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__1_n_3 ,\boxVCoord0_inferred__0/i__carry__1_n_4 ,\boxVCoord0_inferred__0/i__carry__1_n_5 ,\boxVCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_127,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_128,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_129,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_130}),
        .O({\boxVCoord0_inferred__0/i__carry__1_n_7 ,\boxVCoord0_inferred__0/i__carry__1_n_8 ,\boxVCoord0_inferred__0/i__carry__1_n_9 ,\boxVCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_151,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_152,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_153,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_154}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__2 
       (.CI(\boxVCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxVCoord0_inferred__0/i__carry__2_n_4 ,\boxVCoord0_inferred__0/i__carry__2_n_5 ,\boxVCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_43,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_44,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_45}),
        .O({\boxVCoord0_inferred__0/i__carry__2_n_7 ,\boxVCoord0_inferred__0/i__carry__2_n_8 ,\boxVCoord0_inferred__0/i__carry__2_n_9 ,\boxVCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_39,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_40,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_41,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_42}));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_120),
        .Q(boxVCoord_loc_0_fu_120[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_110),
        .Q(boxVCoord_loc_0_fu_120[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_109),
        .Q(boxVCoord_loc_0_fu_120[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_108),
        .Q(boxVCoord_loc_0_fu_120[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_107),
        .Q(boxVCoord_loc_0_fu_120[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_106),
        .Q(boxVCoord_loc_0_fu_120[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_105),
        .Q(boxVCoord_loc_0_fu_120[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_119),
        .Q(boxVCoord_loc_0_fu_120[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_118),
        .Q(boxVCoord_loc_0_fu_120[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_117),
        .Q(boxVCoord_loc_0_fu_120[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_116),
        .Q(boxVCoord_loc_0_fu_120[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_115),
        .Q(boxVCoord_loc_0_fu_120[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_114),
        .Q(boxVCoord_loc_0_fu_120[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_113),
        .Q(boxVCoord_loc_0_fu_120[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_112),
        .Q(boxVCoord_loc_0_fu_120[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_111),
        .Q(boxVCoord_loc_0_fu_120[9]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[0]),
        .Q(boxVCoord_loc_0_load_reg_550[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[10]),
        .Q(boxVCoord_loc_0_load_reg_550[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[11]),
        .Q(boxVCoord_loc_0_load_reg_550[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[12]),
        .Q(boxVCoord_loc_0_load_reg_550[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[13]),
        .Q(boxVCoord_loc_0_load_reg_550[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[14]),
        .Q(boxVCoord_loc_0_load_reg_550[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[15]),
        .Q(boxVCoord_loc_0_load_reg_550[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[1]),
        .Q(boxVCoord_loc_0_load_reg_550[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[2]),
        .Q(boxVCoord_loc_0_load_reg_550[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[3]),
        .Q(boxVCoord_loc_0_load_reg_550[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[4]),
        .Q(boxVCoord_loc_0_load_reg_550[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[5]),
        .Q(boxVCoord_loc_0_load_reg_550[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[6]),
        .Q(boxVCoord_loc_0_load_reg_550[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[7]),
        .Q(boxVCoord_loc_0_load_reg_550[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[8]),
        .Q(boxVCoord_loc_0_load_reg_550[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_120[9]),
        .Q(boxVCoord_loc_0_load_reg_550[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxVCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxVCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxVCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxVCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxVCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxVCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxVCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxVCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxVCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxVCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxVCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxVCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxVCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxVCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxVCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxVCoord[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_411_p2_carry
       (.CI(1'b0),
        .CO({cmp2_i_fu_411_p2_carry_n_3,cmp2_i_fu_411_p2_carry_n_4,cmp2_i_fu_411_p2_carry_n_5,cmp2_i_fu_411_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_411_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp2_i_fu_411_p2_carry_i_1_n_3,cmp2_i_fu_411_p2_carry_i_2_n_3,cmp2_i_fu_411_p2_carry_i_3_n_3,cmp2_i_fu_411_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_411_p2_carry__0
       (.CI(cmp2_i_fu_411_p2_carry_n_3),
        .CO({NLW_cmp2_i_fu_411_p2_carry__0_CO_UNCONNECTED[3:2],cmp2_i_fu_411_p2,cmp2_i_fu_411_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_411_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp2_i_fu_411_p2_carry__0_i_1_n_3,cmp2_i_fu_411_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    cmp2_i_fu_411_p2_carry__0_i_1
       (.I0(crossHairY_val_read_reg_462[15]),
        .I1(y_fu_116_reg[15]),
        .O(cmp2_i_fu_411_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_411_p2_carry__0_i_2
       (.I0(crossHairY_val_read_reg_462[14]),
        .I1(y_fu_116_reg[14]),
        .I2(y_fu_116_reg[12]),
        .I3(crossHairY_val_read_reg_462[12]),
        .I4(y_fu_116_reg[13]),
        .I5(crossHairY_val_read_reg_462[13]),
        .O(cmp2_i_fu_411_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_411_p2_carry_i_1
       (.I0(crossHairY_val_read_reg_462[11]),
        .I1(\y_fu_116_reg[11]_0 [11]),
        .I2(\y_fu_116_reg[11]_0 [9]),
        .I3(crossHairY_val_read_reg_462[9]),
        .I4(\y_fu_116_reg[11]_0 [10]),
        .I5(crossHairY_val_read_reg_462[10]),
        .O(cmp2_i_fu_411_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_411_p2_carry_i_2
       (.I0(crossHairY_val_read_reg_462[8]),
        .I1(\y_fu_116_reg[11]_0 [8]),
        .I2(\y_fu_116_reg[11]_0 [6]),
        .I3(crossHairY_val_read_reg_462[6]),
        .I4(\y_fu_116_reg[11]_0 [7]),
        .I5(crossHairY_val_read_reg_462[7]),
        .O(cmp2_i_fu_411_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_411_p2_carry_i_3
       (.I0(crossHairY_val_read_reg_462[5]),
        .I1(\y_fu_116_reg[11]_0 [5]),
        .I2(\y_fu_116_reg[11]_0 [3]),
        .I3(crossHairY_val_read_reg_462[3]),
        .I4(\y_fu_116_reg[11]_0 [4]),
        .I5(crossHairY_val_read_reg_462[4]),
        .O(cmp2_i_fu_411_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_411_p2_carry_i_4
       (.I0(crossHairY_val_read_reg_462[2]),
        .I1(\y_fu_116_reg[11]_0 [2]),
        .I2(\y_fu_116_reg[11]_0 [1]),
        .I3(crossHairY_val_read_reg_462[1]),
        .I4(\y_fu_116_reg[11]_0 [0]),
        .I5(crossHairY_val_read_reg_462[0]),
        .O(cmp2_i_fu_411_p2_carry_i_4_n_3));
  FDRE \cmp2_i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(cmp2_i_fu_411_p2),
        .Q(cmp2_i_reg_560),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[0]),
        .Q(colorFormat_val_read_reg_472[0]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[1]),
        .Q(colorFormat_val_read_reg_472[1]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[2]),
        .Q(colorFormat_val_read_reg_472[2]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[3]),
        .Q(colorFormat_val_read_reg_472[3]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[4]),
        .Q(colorFormat_val_read_reg_472[4]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[5]),
        .Q(colorFormat_val_read_reg_472[5]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[6]),
        .Q(colorFormat_val_read_reg_472[6]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(colorFormat_val17_c14_dout[7]),
        .Q(colorFormat_val_read_reg_472[7]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [0]),
        .Q(crossHairX_val_read_reg_467[0]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [10]),
        .Q(crossHairX_val_read_reg_467[10]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [11]),
        .Q(crossHairX_val_read_reg_467[11]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [12]),
        .Q(crossHairX_val_read_reg_467[12]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [13]),
        .Q(crossHairX_val_read_reg_467[13]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [14]),
        .Q(crossHairX_val_read_reg_467[14]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [15]),
        .Q(crossHairX_val_read_reg_467[15]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [1]),
        .Q(crossHairX_val_read_reg_467[1]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [2]),
        .Q(crossHairX_val_read_reg_467[2]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [3]),
        .Q(crossHairX_val_read_reg_467[3]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [4]),
        .Q(crossHairX_val_read_reg_467[4]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [5]),
        .Q(crossHairX_val_read_reg_467[5]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [6]),
        .Q(crossHairX_val_read_reg_467[6]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [7]),
        .Q(crossHairX_val_read_reg_467[7]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [8]),
        .Q(crossHairX_val_read_reg_467[8]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairX_val_read_reg_467_reg[15]_0 [9]),
        .Q(crossHairX_val_read_reg_467[9]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [0]),
        .Q(crossHairY_val_read_reg_462[0]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [10]),
        .Q(crossHairY_val_read_reg_462[10]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [11]),
        .Q(crossHairY_val_read_reg_462[11]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [12]),
        .Q(crossHairY_val_read_reg_462[12]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [13]),
        .Q(crossHairY_val_read_reg_462[13]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [14]),
        .Q(crossHairY_val_read_reg_462[14]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [15]),
        .Q(crossHairY_val_read_reg_462[15]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [1]),
        .Q(crossHairY_val_read_reg_462[1]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [2]),
        .Q(crossHairY_val_read_reg_462[2]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [3]),
        .Q(crossHairY_val_read_reg_462[3]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [4]),
        .Q(crossHairY_val_read_reg_462[4]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [5]),
        .Q(crossHairY_val_read_reg_462[5]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [6]),
        .Q(crossHairY_val_read_reg_462[6]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [7]),
        .Q(crossHairY_val_read_reg_462[7]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [8]),
        .Q(crossHairY_val_read_reg_462[8]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\crossHairY_val_read_reg_462_reg[15]_0 [9]),
        .Q(crossHairY_val_read_reg_462[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD9FB4040)) 
    full_n_i_1__16
       (.I0(push_2),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(push),
        .I3(full_n_reg_7),
        .I4(colorFormat_val17_c14_full_n),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'hD9FB4040)) 
    full_n_i_1__17
       (.I0(push_2),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(push),
        .I3(full_n_reg_8),
        .I4(motionSpeed_val14_c_full_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hD9FB4040)) 
    full_n_i_1__18
       (.I0(push_2),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(push),
        .I3(full_n_reg_9),
        .I4(width_val7_c13_full_n),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'hD9FB4040)) 
    full_n_i_1__19
       (.I0(push_2),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(push),
        .I3(full_n_reg_10),
        .I4(height_val4_c12_full_n),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(empty_n_reg));
  design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222
       (.CO(CO),
        .D({ap_NS_fsm__0[3],ap_NS_fsm__0[1]}),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_43,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_44,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_45}),
        .E(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_31),
        .Q(boxSize_val_read_reg_457),
        .S(S),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[15][35]_srl16 (\tobool_reg_497_reg_n_3_[0] ),
        .SS(SS),
        .\_inferred__1/i__carry__2_0 (y_1_reg_542),
        .and10_i_reg_522(and10_i_reg_522),
        .and26_i_reg_527(and26_i_reg_527),
        .and4_i_reg_517(and4_i_reg_517),
        .\ap_CS_fsm_reg[1] (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_155),
        .\ap_CS_fsm_reg[1]_0 (push),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state4,\ap_CS_fsm_reg_n_3_[2] ,Q}),
        .\ap_CS_fsm_reg[3] (E),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_156),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 (\pixOut_reg_502_reg_n_3_[10] ),
        .\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 (colorFormat_val_read_reg_472[0]),
        .\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 (boxColorG_val_read_reg_447),
        .\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 (\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] ),
        .\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 (boxColorB_val_read_reg_442),
        .\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 (patternId_val_read_reg_482),
        .\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 (boxColorR_val_read_reg_452),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_124_reg[15] (boxHCoord),
        .\boxHCoord_loc_1_fu_144_reg[15]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_46,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_48,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_49}),
        .\boxHCoord_loc_1_fu_144_reg[15]_1 (boxHCoord_loc_0_load_reg_555),
        .\boxHCoord_loc_1_fu_144_reg[7]_0 (boxHCoord_loc_1_fu_144_reg),
        .\boxHCoord_reg[15] (p_1_in),
        .\boxVCoord_loc_0_fu_120_reg[15] (boxVCoord),
        .\boxVCoord_loc_1_fu_140_reg[15]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_39,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_40,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_41,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_42}),
        .\boxVCoord_loc_1_fu_140_reg[15]_1 (boxVCoord_loc_0_load_reg_550),
        .\boxVCoord_loc_1_fu_140_reg[7]_0 (boxVCoord_loc_1_fu_140_reg),
        .\boxVCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_105,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_106,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_107,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_108,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_109,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_110,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_111,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_112,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_113,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_114,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_115,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_116,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_117,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_118,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_119,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_120}),
        .cmp2_i_reg_560(cmp2_i_reg_560),
        .colorFormat_val_read_reg_472(colorFormat_val_read_reg_472[7:1]),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .\hDir_reg[0]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_50,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_51,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_52}),
        .\hDir_reg[0]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_121),
        .\hDir_reg[0]_2 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_124,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_125}),
        .\hDir_reg[0]_3 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_139,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_140,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_141,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_142}),
        .icmp_ln1889_fu_470_p2_carry__0_0(hMax_reg_507),
        .icmp_ln1901_fu_496_p2_carry__0_0(vMax_reg_512),
        .icmp_ln1963_fu_576_p2_carry__0_0(crossHairX_val_read_reg_467),
        .\icmp_ln774_reg_915_reg[0]_0 (loopWidth_reg_487),
        .icmp_reg_532(icmp_reg_532),
        .in(in),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .out(out),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .push_0(push_0),
        .push_1(push_1),
        .\vDir_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_126),
        .\vDir_reg[0]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_127,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_128,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_129,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_130}),
        .\vDir_reg[0]_2 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_151,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_152,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_153,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_154}),
        .zext_ln1914_1(zext_ln1914_1),
        .\zext_ln1914_1_cast_reg_885_reg[4]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_131,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_132,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_133,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_134}),
        .\zext_ln1914_1_cast_reg_885_reg[4]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_143,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_144,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_145,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_146}),
        .\zext_ln1914_1_cast_reg_885_reg[8]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_135,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_136,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_137,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_138}),
        .\zext_ln1914_1_cast_reg_885_reg[8]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_147,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_148,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_149,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_150}));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_n_155),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_294_p2_carry
       (.CI(1'b0),
        .CO({hMax_fu_294_p2_carry_n_3,hMax_fu_294_p2_carry_n_4,hMax_fu_294_p2_carry_n_5,hMax_fu_294_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(hMax_fu_294_p2[3:0]),
        .S(\hMax_reg_507_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_294_p2_carry__0
       (.CI(hMax_fu_294_p2_carry_n_3),
        .CO({hMax_fu_294_p2_carry__0_n_3,hMax_fu_294_p2_carry__0_n_4,hMax_fu_294_p2_carry__0_n_5,hMax_fu_294_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\hMax_reg_507_reg[7]_0 ),
        .O(hMax_fu_294_p2[7:4]),
        .S(\hMax_reg_507_reg[7]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_294_p2_carry__1
       (.CI(hMax_fu_294_p2_carry__0_n_3),
        .CO({hMax_fu_294_p2_carry__1_n_3,hMax_fu_294_p2_carry__1_n_4,hMax_fu_294_p2_carry__1_n_5,hMax_fu_294_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\hMax_reg_507_reg[11]_0 ),
        .O(hMax_fu_294_p2[11:8]),
        .S(\hMax_reg_507_reg[11]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_294_p2_carry__2
       (.CI(hMax_fu_294_p2_carry__1_n_3),
        .CO({NLW_hMax_fu_294_p2_carry__2_CO_UNCONNECTED[3],hMax_fu_294_p2_carry__2_n_4,hMax_fu_294_p2_carry__2_n_5,hMax_fu_294_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\hMax_reg_507_reg[15]_0 }),
        .O(hMax_fu_294_p2[15:12]),
        .S(\hMax_reg_507_reg[15]_1 ));
  FDRE \hMax_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[0]),
        .Q(hMax_reg_507[0]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[10]),
        .Q(hMax_reg_507[10]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[11]),
        .Q(hMax_reg_507[11]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[12]),
        .Q(hMax_reg_507[12]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[13]),
        .Q(hMax_reg_507[13]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[14]),
        .Q(hMax_reg_507[14]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[15]),
        .Q(hMax_reg_507[15]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[1]),
        .Q(hMax_reg_507[1]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[2]),
        .Q(hMax_reg_507[2]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[3]),
        .Q(hMax_reg_507[3]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[4]),
        .Q(hMax_reg_507[4]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[5]),
        .Q(hMax_reg_507[5]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[6]),
        .Q(hMax_reg_507[6]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[7]),
        .Q(hMax_reg_507[7]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[8]),
        .Q(hMax_reg_507[8]),
        .R(1'b0));
  FDRE \hMax_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(hMax_fu_294_p2[9]),
        .Q(hMax_reg_507[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln772_fu_394_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln772_fu_394_p2_carry_n_3,icmp_ln772_fu_394_p2_carry_n_4,icmp_ln772_fu_394_p2_carry_n_5,icmp_ln772_fu_394_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln772_fu_394_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln772_fu_394_p2_carry__0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln772_fu_394_p2_carry__0
       (.CI(icmp_ln772_fu_394_p2_carry_n_3),
        .CO({NLW_icmp_ln772_fu_394_p2_carry__0_CO_UNCONNECTED[3:2],CO,icmp_ln772_fu_394_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln772_fu_394_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln772_fu_394_p2_carry__0_i_1_n_3,icmp_ln772_fu_394_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln772_fu_394_p2_carry__0_i_1
       (.I0(loopHeight_reg_492[15]),
        .I1(y_fu_116_reg[15]),
        .O(icmp_ln772_fu_394_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_394_p2_carry__0_i_2
       (.I0(loopHeight_reg_492[14]),
        .I1(y_fu_116_reg[14]),
        .I2(y_fu_116_reg[13]),
        .I3(loopHeight_reg_492[13]),
        .I4(y_fu_116_reg[12]),
        .I5(loopHeight_reg_492[12]),
        .O(icmp_ln772_fu_394_p2_carry__0_i_2_n_3));
  FDRE \icmp_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(icmp_fu_354_p2),
        .Q(icmp_reg_532),
        .R(1'b0));
  FDRE \loopHeight_reg_492_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_492_reg[15]_0 [0]),
        .Q(loopHeight_reg_492[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_492_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_492_reg[15]_0 [1]),
        .Q(loopHeight_reg_492[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_492_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_492_reg[15]_0 [2]),
        .Q(loopHeight_reg_492[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_492_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_492_reg[15]_0 [3]),
        .Q(loopHeight_reg_492[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \loopWidth_reg_487[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\ap_CS_fsm_reg[0]_2 ),
        .O(push));
  FDRE \loopWidth_reg_487_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(loopWidth_reg_487[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_487_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(loopWidth_reg_487[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_487_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(loopWidth_reg_487[15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__15 
       (.I0(push),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mOutPtr[2]_i_3 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(full_n_reg_3),
        .I2(full_n_reg_4),
        .I3(full_n_reg_5),
        .I4(full_n_reg_6),
        .I5(tpgForeground_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_1 ));
  FDRE \patternId_val_read_reg_482_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [0]),
        .Q(patternId_val_read_reg_482[0]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [1]),
        .Q(patternId_val_read_reg_482[1]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [2]),
        .Q(patternId_val_read_reg_482[2]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [3]),
        .Q(patternId_val_read_reg_482[3]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [4]),
        .Q(patternId_val_read_reg_482[4]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [5]),
        .Q(patternId_val_read_reg_482[5]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [6]),
        .Q(patternId_val_read_reg_482[6]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_482_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\patternId_val_read_reg_482_reg[7]_0 [7]),
        .Q(patternId_val_read_reg_482[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \pixOut_reg_502[10]_i_1 
       (.I0(\pixOut_reg_502_reg_n_3_[10] ),
        .I1(\pixOut_reg_502_reg[10]_0 ),
        .I2(push),
        .O(\pixOut_reg_502[10]_i_1_n_3 ));
  FDRE \pixOut_reg_502_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixOut_reg_502[10]_i_1_n_3 ),
        .Q(\pixOut_reg_502_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[0]),
        .Q(zext_ln1914_1[1]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[1]),
        .Q(zext_ln1914_1[2]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[2]),
        .Q(zext_ln1914_1[3]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[3]),
        .Q(zext_ln1914_1[4]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[4]),
        .Q(zext_ln1914_1[5]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[5]),
        .Q(zext_ln1914_1[6]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[6]),
        .Q(zext_ln1914_1[7]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(motionSpeed_val14_c_dout[7]),
        .Q(zext_ln1914_1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \tobool_reg_497[0]_i_1 
       (.I0(\tobool_reg_497_reg_n_3_[0] ),
        .I1(\tobool_reg_497_reg[0]_0 ),
        .I2(push),
        .O(\tobool_reg_497[0]_i_1_n_3 ));
  FDRE \tobool_reg_497_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_reg_497[0]_i_1_n_3 ),
        .Q(\tobool_reg_497_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_300_p2_carry
       (.CI(1'b0),
        .CO({vMax_fu_300_p2_carry_n_3,vMax_fu_300_p2_carry_n_4,vMax_fu_300_p2_carry_n_5,vMax_fu_300_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\vMax_reg_512_reg[3]_0 ),
        .O(vMax_fu_300_p20_out[3:0]),
        .S(\vMax_reg_512_reg[3]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_300_p2_carry__0
       (.CI(vMax_fu_300_p2_carry_n_3),
        .CO({vMax_fu_300_p2_carry__0_n_3,vMax_fu_300_p2_carry__0_n_4,vMax_fu_300_p2_carry__0_n_5,vMax_fu_300_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\vMax_reg_512_reg[7]_0 ),
        .O(vMax_fu_300_p20_out[7:4]),
        .S(\vMax_reg_512_reg[7]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_300_p2_carry__1
       (.CI(vMax_fu_300_p2_carry__0_n_3),
        .CO({vMax_fu_300_p2_carry__1_n_3,vMax_fu_300_p2_carry__1_n_4,vMax_fu_300_p2_carry__1_n_5,vMax_fu_300_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\vMax_reg_512_reg[11]_0 ),
        .O(vMax_fu_300_p20_out[11:8]),
        .S(\vMax_reg_512_reg[11]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_300_p2_carry__2
       (.CI(vMax_fu_300_p2_carry__1_n_3),
        .CO({NLW_vMax_fu_300_p2_carry__2_CO_UNCONNECTED[3],vMax_fu_300_p2_carry__2_n_4,vMax_fu_300_p2_carry__2_n_5,vMax_fu_300_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\vMax_reg_512_reg[15]_0 }),
        .O(vMax_fu_300_p20_out[15:12]),
        .S(\vMax_reg_512_reg[15]_1 ));
  FDRE \vMax_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[0]),
        .Q(vMax_reg_512[0]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[10]),
        .Q(vMax_reg_512[10]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[11]),
        .Q(vMax_reg_512[11]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[12]),
        .Q(vMax_reg_512[12]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[13]),
        .Q(vMax_reg_512[13]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[14]),
        .Q(vMax_reg_512[14]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[15]),
        .Q(vMax_reg_512[15]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[1]),
        .Q(vMax_reg_512[1]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[2]),
        .Q(vMax_reg_512[2]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[3]),
        .Q(vMax_reg_512[3]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[4]),
        .Q(vMax_reg_512[4]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[5]),
        .Q(vMax_reg_512[5]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[6]),
        .Q(vMax_reg_512[6]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[7]),
        .Q(vMax_reg_512[7]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[8]),
        .Q(vMax_reg_512[8]),
        .R(1'b0));
  FDRE \vMax_reg_512_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(vMax_fu_300_p20_out[9]),
        .Q(vMax_reg_512[9]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [0]),
        .Q(y_1_reg_542[0]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [10]),
        .Q(y_1_reg_542[10]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [11]),
        .Q(y_1_reg_542[11]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_116_reg[12]),
        .Q(y_1_reg_542[12]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_116_reg[13]),
        .Q(y_1_reg_542[13]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_116_reg[14]),
        .Q(y_1_reg_542[14]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_116_reg[15]),
        .Q(y_1_reg_542[15]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [1]),
        .Q(y_1_reg_542[1]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [2]),
        .Q(y_1_reg_542[2]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [3]),
        .Q(y_1_reg_542[3]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [4]),
        .Q(y_1_reg_542[4]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [5]),
        .Q(y_1_reg_542[5]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [6]),
        .Q(y_1_reg_542[6]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [7]),
        .Q(y_1_reg_542[7]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [8]),
        .Q(y_1_reg_542[8]),
        .R(1'b0));
  FDRE \y_1_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\y_fu_116_reg[11]_0 [9]),
        .Q(y_1_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_116[0]_i_2 
       (.I0(\y_fu_116_reg[11]_0 [0]),
        .O(\y_fu_116[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[0]_i_1_n_10 ),
        .Q(\y_fu_116_reg[11]_0 [0]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_116_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_fu_116_reg[0]_i_1_n_3 ,\y_fu_116_reg[0]_i_1_n_4 ,\y_fu_116_reg[0]_i_1_n_5 ,\y_fu_116_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_116_reg[0]_i_1_n_7 ,\y_fu_116_reg[0]_i_1_n_8 ,\y_fu_116_reg[0]_i_1_n_9 ,\y_fu_116_reg[0]_i_1_n_10 }),
        .S({\y_fu_116_reg[11]_0 [3:1],\y_fu_116[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[8]_i_1_n_8 ),
        .Q(\y_fu_116_reg[11]_0 [10]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[8]_i_1_n_7 ),
        .Q(\y_fu_116_reg[11]_0 [11]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[12]_i_1_n_10 ),
        .Q(y_fu_116_reg[12]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_116_reg[12]_i_1 
       (.CI(\y_fu_116_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_116_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_116_reg[12]_i_1_n_4 ,\y_fu_116_reg[12]_i_1_n_5 ,\y_fu_116_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_116_reg[12]_i_1_n_7 ,\y_fu_116_reg[12]_i_1_n_8 ,\y_fu_116_reg[12]_i_1_n_9 ,\y_fu_116_reg[12]_i_1_n_10 }),
        .S(y_fu_116_reg));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[12]_i_1_n_9 ),
        .Q(y_fu_116_reg[13]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[12]_i_1_n_8 ),
        .Q(y_fu_116_reg[14]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[12]_i_1_n_7 ),
        .Q(y_fu_116_reg[15]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[0]_i_1_n_9 ),
        .Q(\y_fu_116_reg[11]_0 [1]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[0]_i_1_n_8 ),
        .Q(\y_fu_116_reg[11]_0 [2]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[0]_i_1_n_7 ),
        .Q(\y_fu_116_reg[11]_0 [3]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[4]_i_1_n_10 ),
        .Q(\y_fu_116_reg[11]_0 [4]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_116_reg[4]_i_1 
       (.CI(\y_fu_116_reg[0]_i_1_n_3 ),
        .CO({\y_fu_116_reg[4]_i_1_n_3 ,\y_fu_116_reg[4]_i_1_n_4 ,\y_fu_116_reg[4]_i_1_n_5 ,\y_fu_116_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_116_reg[4]_i_1_n_7 ,\y_fu_116_reg[4]_i_1_n_8 ,\y_fu_116_reg[4]_i_1_n_9 ,\y_fu_116_reg[4]_i_1_n_10 }),
        .S(\y_fu_116_reg[11]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[4]_i_1_n_9 ),
        .Q(\y_fu_116_reg[11]_0 [5]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[4]_i_1_n_8 ),
        .Q(\y_fu_116_reg[11]_0 [6]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[4]_i_1_n_7 ),
        .Q(\y_fu_116_reg[11]_0 [7]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[8]_i_1_n_10 ),
        .Q(\y_fu_116_reg[11]_0 [8]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_116_reg[8]_i_1 
       (.CI(\y_fu_116_reg[4]_i_1_n_3 ),
        .CO({\y_fu_116_reg[8]_i_1_n_3 ,\y_fu_116_reg[8]_i_1_n_4 ,\y_fu_116_reg[8]_i_1_n_5 ,\y_fu_116_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_116_reg[8]_i_1_n_7 ,\y_fu_116_reg[8]_i_1_n_8 ,\y_fu_116_reg[8]_i_1_n_9 ,\y_fu_116_reg[8]_i_1_n_10 }),
        .S(\y_fu_116_reg[11]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg0),
        .D(\y_fu_116_reg[8]_i_1_n_9 ),
        .Q(\y_fu_116_reg[11]_0 [9]),
        .R(push));
endmodule

module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2
   (out,
    \boxHCoord_loc_1_fu_144_reg[7]_0 ,
    \boxVCoord_loc_1_fu_140_reg[7]_0 ,
    E,
    \ap_CS_fsm_reg[3] ,
    push_0,
    ap_enable_reg_pp0_iter2_reg_0,
    mOutPtr16_out,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    \boxVCoord_loc_1_fu_140_reg[15]_0 ,
    DI,
    \boxHCoord_loc_1_fu_144_reg[15]_0 ,
    \hDir_reg[0]_0 ,
    in,
    \boxHCoord_reg[15] ,
    \boxVCoord_reg[15] ,
    \hDir_reg[0]_1 ,
    \hDir_reg[0]_2 ,
    \vDir_reg[0]_0 ,
    \vDir_reg[0]_1 ,
    \zext_ln1914_1_cast_reg_885_reg[4]_0 ,
    \zext_ln1914_1_cast_reg_885_reg[8]_0 ,
    \hDir_reg[0]_3 ,
    \zext_ln1914_1_cast_reg_885_reg[4]_1 ,
    \zext_ln1914_1_cast_reg_885_reg[8]_1 ,
    \vDir_reg[0]_2 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_clk,
    zext_ln1914_1,
    S,
    Q,
    \_inferred__1/i__carry__2_0 ,
    SS,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    ovrlayYUV_full_n,
    \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 ,
    \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 ,
    \ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 ,
    bckgndYUV_empty_n,
    \mOutPtr_reg[4] ,
    \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 ,
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 ,
    push_1,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg,
    \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ,
    cmp2_i_reg_560,
    \boxVCoord_loc_1_fu_140_reg[15]_1 ,
    \boxHCoord_loc_1_fu_144_reg[15]_1 ,
    \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ,
    and4_i_reg_517,
    \SRL_SIG_reg[15][35]_srl16 ,
    and10_i_reg_522,
    and26_i_reg_527,
    colorFormat_val_read_reg_472,
    \boxHCoord_loc_0_fu_124_reg[15] ,
    \boxVCoord_loc_0_fu_120_reg[15] ,
    \icmp_ln774_reg_915_reg[0]_0 ,
    \SRL_SIG_reg[0]_0 ,
    icmp_ln1963_fu_576_p2_carry__0_0,
    icmp_ln1889_fu_470_p2_carry__0_0,
    icmp_ln1901_fu_496_p2_carry__0_0,
    icmp_reg_532,
    CO);
  output [11:0]out;
  output [7:0]\boxHCoord_loc_1_fu_144_reg[7]_0 ;
  output [7:0]\boxVCoord_loc_1_fu_140_reg[7]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output push_0;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output mOutPtr16_out;
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]D;
  output [3:0]\boxVCoord_loc_1_fu_140_reg[15]_0 ;
  output [2:0]DI;
  output [3:0]\boxHCoord_loc_1_fu_144_reg[15]_0 ;
  output [2:0]\hDir_reg[0]_0 ;
  output [35:0]in;
  output [15:0]\boxHCoord_reg[15] ;
  output [15:0]\boxVCoord_reg[15] ;
  output [0:0]\hDir_reg[0]_1 ;
  output [3:0]\hDir_reg[0]_2 ;
  output [0:0]\vDir_reg[0]_0 ;
  output [3:0]\vDir_reg[0]_1 ;
  output [3:0]\zext_ln1914_1_cast_reg_885_reg[4]_0 ;
  output [3:0]\zext_ln1914_1_cast_reg_885_reg[8]_0 ;
  output [3:0]\hDir_reg[0]_3 ;
  output [3:0]\zext_ln1914_1_cast_reg_885_reg[4]_1 ;
  output [3:0]\zext_ln1914_1_cast_reg_885_reg[8]_1 ;
  output [3:0]\vDir_reg[0]_2 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  input ap_clk;
  input [7:0]zext_ln1914_1;
  input [3:0]S;
  input [15:0]Q;
  input [15:0]\_inferred__1/i__carry__2_0 ;
  input [0:0]SS;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]\ap_CS_fsm_reg[1]_1 ;
  input ovrlayYUV_full_n;
  input [35:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 ;
  input [11:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 ;
  input [11:0]\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 ;
  input bckgndYUV_empty_n;
  input \mOutPtr_reg[4] ;
  input [11:0]\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 ;
  input push_1;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg;
  input \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ;
  input cmp2_i_reg_560;
  input [15:0]\boxVCoord_loc_1_fu_140_reg[15]_1 ;
  input [15:0]\boxHCoord_loc_1_fu_144_reg[15]_1 ;
  input \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ;
  input and4_i_reg_517;
  input \SRL_SIG_reg[15][35]_srl16 ;
  input and10_i_reg_522;
  input and26_i_reg_527;
  input [6:0]colorFormat_val_read_reg_472;
  input [15:0]\boxHCoord_loc_0_fu_124_reg[15] ;
  input [15:0]\boxVCoord_loc_0_fu_120_reg[15] ;
  input [2:0]\icmp_ln774_reg_915_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input [15:0]icmp_ln1963_fu_576_p2_carry__0_0;
  input [15:0]icmp_ln1889_fu_470_p2_carry__0_0;
  input [15:0]icmp_ln1901_fu_496_p2_carry__0_0;
  input icmp_reg_532;
  input [0:0]CO;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_3 ;
  wire \SRL_SIG_reg[15][35]_srl16 ;
  wire [0:0]SS;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire \_inferred__1/i__carry__0_n_4 ;
  wire \_inferred__1/i__carry__0_n_5 ;
  wire \_inferred__1/i__carry__0_n_6 ;
  wire \_inferred__1/i__carry__1_n_3 ;
  wire \_inferred__1/i__carry__1_n_4 ;
  wire \_inferred__1/i__carry__1_n_5 ;
  wire \_inferred__1/i__carry__1_n_6 ;
  wire [15:0]\_inferred__1/i__carry__2_0 ;
  wire \_inferred__1/i__carry__2_n_3 ;
  wire \_inferred__1/i__carry__2_n_4 ;
  wire \_inferred__1/i__carry__2_n_5 ;
  wire \_inferred__1/i__carry__2_n_6 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire and10_i_reg_522;
  wire and26_i_reg_527;
  wire and4_i_reg_517;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_227;
  wire ap_condition_372;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[1] ;
  wire \ap_phi_reg_pp0_iter2_pix_3_reg_368[11]_i_1_n_3 ;
  wire [11:10]ap_phi_reg_pp0_iter2_pix_4_reg_351;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351[10]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ;
  wire [11:11]ap_phi_reg_pp0_iter2_pix_reg_388;
  wire [11:0]ap_phi_reg_pp0_iter3_pix_3_reg_368;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_2_n_3 ;
  wire [11:0]\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 ;
  wire [11:0]ap_phi_reg_pp0_iter3_pix_4_reg_351;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[10]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[11]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[8]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_351[9]_i_1_n_3 ;
  wire [35:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 ;
  wire [11:0]\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 ;
  wire [11:0]ap_phi_reg_pp0_iter3_pix_reg_388;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[10]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_6_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_8_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[8]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_388[9]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter3_pix_reg_388_0;
  wire [11:0]\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_634_p2_carry__0_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__0_n_10;
  wire boxBottom_fu_634_p2_carry__0_n_3;
  wire boxBottom_fu_634_p2_carry__0_n_4;
  wire boxBottom_fu_634_p2_carry__0_n_5;
  wire boxBottom_fu_634_p2_carry__0_n_6;
  wire boxBottom_fu_634_p2_carry__0_n_7;
  wire boxBottom_fu_634_p2_carry__0_n_8;
  wire boxBottom_fu_634_p2_carry__0_n_9;
  wire boxBottom_fu_634_p2_carry__1_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__1_n_10;
  wire boxBottom_fu_634_p2_carry__1_n_3;
  wire boxBottom_fu_634_p2_carry__1_n_4;
  wire boxBottom_fu_634_p2_carry__1_n_5;
  wire boxBottom_fu_634_p2_carry__1_n_6;
  wire boxBottom_fu_634_p2_carry__1_n_7;
  wire boxBottom_fu_634_p2_carry__1_n_8;
  wire boxBottom_fu_634_p2_carry__1_n_9;
  wire boxBottom_fu_634_p2_carry__2_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__2_n_10;
  wire boxBottom_fu_634_p2_carry__2_n_4;
  wire boxBottom_fu_634_p2_carry__2_n_5;
  wire boxBottom_fu_634_p2_carry__2_n_6;
  wire boxBottom_fu_634_p2_carry__2_n_7;
  wire boxBottom_fu_634_p2_carry__2_n_8;
  wire boxBottom_fu_634_p2_carry__2_n_9;
  wire boxBottom_fu_634_p2_carry_i_1_n_3;
  wire boxBottom_fu_634_p2_carry_i_2_n_3;
  wire boxBottom_fu_634_p2_carry_i_3_n_3;
  wire boxBottom_fu_634_p2_carry_i_4_n_3;
  wire boxBottom_fu_634_p2_carry_n_10;
  wire boxBottom_fu_634_p2_carry_n_3;
  wire boxBottom_fu_634_p2_carry_n_4;
  wire boxBottom_fu_634_p2_carry_n_5;
  wire boxBottom_fu_634_p2_carry_n_6;
  wire boxBottom_fu_634_p2_carry_n_7;
  wire boxBottom_fu_634_p2_carry_n_8;
  wire boxBottom_fu_634_p2_carry_n_9;
  wire \boxHCoord[15]_i_10_n_3 ;
  wire \boxHCoord[15]_i_2_n_3 ;
  wire \boxHCoord[15]_i_3_n_3 ;
  wire \boxHCoord[15]_i_4_n_3 ;
  wire \boxHCoord[15]_i_5_n_3 ;
  wire \boxHCoord[15]_i_6_n_3 ;
  wire \boxHCoord[15]_i_7_n_3 ;
  wire \boxHCoord[15]_i_8_n_3 ;
  wire \boxHCoord[15]_i_9_n_3 ;
  wire [15:0]\boxHCoord_loc_0_fu_124_reg[15] ;
  wire boxHCoord_loc_1_fu_144;
  wire \boxHCoord_loc_1_fu_144[0]_i_10_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_11_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_12_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_144[0]_i_9_n_3 ;
  wire \boxHCoord_loc_1_fu_144[12]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_144[12]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_144[12]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_144[4]_i_9_n_3 ;
  wire \boxHCoord_loc_1_fu_144[8]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_144[8]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_144[8]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_144[8]_i_5_n_3 ;
  wire [15:8]boxHCoord_loc_1_fu_144_reg;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_10 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_4 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_5 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_6 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_7 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_8 ;
  wire \boxHCoord_loc_1_fu_144_reg[0]_i_2_n_9 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_10 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_6 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_7 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_8 ;
  wire \boxHCoord_loc_1_fu_144_reg[12]_i_1_n_9 ;
  wire [3:0]\boxHCoord_loc_1_fu_144_reg[15]_0 ;
  wire [15:0]\boxHCoord_loc_1_fu_144_reg[15]_1 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_10 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_3 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_6 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_7 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_8 ;
  wire \boxHCoord_loc_1_fu_144_reg[4]_i_1_n_9 ;
  wire [7:0]\boxHCoord_loc_1_fu_144_reg[7]_0 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_10 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_3 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_6 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_7 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_8 ;
  wire \boxHCoord_loc_1_fu_144_reg[8]_i_1_n_9 ;
  wire [15:0]boxHCoord_loc_1_load_reg_910;
  wire [15:0]\boxHCoord_reg[15] ;
  wire boxRight_fu_629_p2_carry__0_i_1_n_3;
  wire boxRight_fu_629_p2_carry__0_i_2_n_3;
  wire boxRight_fu_629_p2_carry__0_i_3_n_3;
  wire boxRight_fu_629_p2_carry__0_i_4_n_3;
  wire boxRight_fu_629_p2_carry__0_n_10;
  wire boxRight_fu_629_p2_carry__0_n_3;
  wire boxRight_fu_629_p2_carry__0_n_4;
  wire boxRight_fu_629_p2_carry__0_n_5;
  wire boxRight_fu_629_p2_carry__0_n_6;
  wire boxRight_fu_629_p2_carry__0_n_7;
  wire boxRight_fu_629_p2_carry__0_n_8;
  wire boxRight_fu_629_p2_carry__0_n_9;
  wire boxRight_fu_629_p2_carry__1_i_1_n_3;
  wire boxRight_fu_629_p2_carry__1_i_2_n_3;
  wire boxRight_fu_629_p2_carry__1_i_3_n_3;
  wire boxRight_fu_629_p2_carry__1_i_4_n_3;
  wire boxRight_fu_629_p2_carry__1_n_10;
  wire boxRight_fu_629_p2_carry__1_n_3;
  wire boxRight_fu_629_p2_carry__1_n_4;
  wire boxRight_fu_629_p2_carry__1_n_5;
  wire boxRight_fu_629_p2_carry__1_n_6;
  wire boxRight_fu_629_p2_carry__1_n_7;
  wire boxRight_fu_629_p2_carry__1_n_8;
  wire boxRight_fu_629_p2_carry__1_n_9;
  wire boxRight_fu_629_p2_carry__2_i_1_n_3;
  wire boxRight_fu_629_p2_carry__2_i_2_n_3;
  wire boxRight_fu_629_p2_carry__2_i_3_n_3;
  wire boxRight_fu_629_p2_carry__2_i_4_n_3;
  wire boxRight_fu_629_p2_carry__2_n_10;
  wire boxRight_fu_629_p2_carry__2_n_4;
  wire boxRight_fu_629_p2_carry__2_n_5;
  wire boxRight_fu_629_p2_carry__2_n_6;
  wire boxRight_fu_629_p2_carry__2_n_7;
  wire boxRight_fu_629_p2_carry__2_n_8;
  wire boxRight_fu_629_p2_carry__2_n_9;
  wire boxRight_fu_629_p2_carry_i_1_n_3;
  wire boxRight_fu_629_p2_carry_i_2_n_3;
  wire boxRight_fu_629_p2_carry_i_3_n_3;
  wire boxRight_fu_629_p2_carry_i_4_n_3;
  wire boxRight_fu_629_p2_carry_n_10;
  wire boxRight_fu_629_p2_carry_n_3;
  wire boxRight_fu_629_p2_carry_n_4;
  wire boxRight_fu_629_p2_carry_n_5;
  wire boxRight_fu_629_p2_carry_n_6;
  wire boxRight_fu_629_p2_carry_n_7;
  wire boxRight_fu_629_p2_carry_n_8;
  wire boxRight_fu_629_p2_carry_n_9;
  wire [15:0]\boxVCoord_loc_0_fu_120_reg[15] ;
  wire \boxVCoord_loc_1_fu_140[0]_i_10_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_11_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_140[0]_i_9_n_3 ;
  wire \boxVCoord_loc_1_fu_140[12]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_140[12]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_140[12]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_140[4]_i_9_n_3 ;
  wire \boxVCoord_loc_1_fu_140[8]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_140[8]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_140[8]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_140[8]_i_5_n_3 ;
  wire [15:8]boxVCoord_loc_1_fu_140_reg;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_10 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_3 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_6 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_7 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_8 ;
  wire \boxVCoord_loc_1_fu_140_reg[0]_i_1_n_9 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_10 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_6 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_7 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_8 ;
  wire \boxVCoord_loc_1_fu_140_reg[12]_i_1_n_9 ;
  wire [3:0]\boxVCoord_loc_1_fu_140_reg[15]_0 ;
  wire [15:0]\boxVCoord_loc_1_fu_140_reg[15]_1 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_10 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_3 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_6 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_7 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_8 ;
  wire \boxVCoord_loc_1_fu_140_reg[4]_i_1_n_9 ;
  wire [7:0]\boxVCoord_loc_1_fu_140_reg[7]_0 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_10 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_3 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_6 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_7 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_8 ;
  wire \boxVCoord_loc_1_fu_140_reg[8]_i_1_n_9 ;
  wire [15:0]boxVCoord_loc_1_load_reg_905;
  wire [15:0]\boxVCoord_reg[15] ;
  wire cmp2_i_reg_560;
  wire [6:0]colorFormat_val_read_reg_472;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_ready;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg;
  wire hDir;
  wire \hDir[0]_i_1_n_3 ;
  wire [2:0]\hDir_reg[0]_0 ;
  wire [0:0]\hDir_reg[0]_1 ;
  wire [3:0]\hDir_reg[0]_2 ;
  wire [3:0]\hDir_reg[0]_3 ;
  wire i__carry__0_i_1__1_n_3;
  wire i__carry__0_i_1__3_n_3;
  wire i__carry__0_i_1__4_n_3;
  wire i__carry__0_i_2__2_n_3;
  wire i__carry__0_i_2__3_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3__1_n_3;
  wire i__carry__0_i_3__2_n_3;
  wire i__carry__0_i_4__1_n_3;
  wire i__carry__0_i_4__2_n_3;
  wire i__carry__1_i_1__1_n_3;
  wire i__carry__1_i_1__2_n_3;
  wire i__carry__1_i_2__1_n_3;
  wire i__carry__1_i_2__2_n_3;
  wire i__carry__1_i_3__1_n_3;
  wire i__carry__1_i_3__2_n_3;
  wire i__carry__1_i_4__1_n_3;
  wire i__carry__1_i_4__2_n_3;
  wire i__carry__2_i_1__1_n_3;
  wire i__carry__2_i_1__2_n_3;
  wire i__carry__2_i_2__1_n_3;
  wire i__carry__2_i_2__2_n_3;
  wire i__carry__2_i_3__1_n_3;
  wire i__carry__2_i_3__2_n_3;
  wire i__carry__2_i_4__1_n_3;
  wire i__carry__2_i_4__2_n_3;
  wire i__carry_i_1__3_n_3;
  wire i__carry_i_1__4_n_3;
  wire i__carry_i_2__3_n_3;
  wire i__carry_i_2__4_n_3;
  wire i__carry_i_3__3_n_3;
  wire i__carry_i_3__4_n_3;
  wire i__carry_i_4__3_n_3;
  wire i__carry_i_4__4_n_3;
  wire icmp_ln1889_fu_470_p2;
  wire [15:0]icmp_ln1889_fu_470_p2_carry__0_0;
  wire icmp_ln1889_fu_470_p2_carry__0_i_1_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_2_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_3_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_4_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_5_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_6_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_7_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_i_8_n_3;
  wire icmp_ln1889_fu_470_p2_carry__0_n_4;
  wire icmp_ln1889_fu_470_p2_carry__0_n_5;
  wire icmp_ln1889_fu_470_p2_carry__0_n_6;
  wire icmp_ln1889_fu_470_p2_carry_i_1_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_2_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_3_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_4_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_5_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_6_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_7_n_3;
  wire icmp_ln1889_fu_470_p2_carry_i_8_n_3;
  wire icmp_ln1889_fu_470_p2_carry_n_3;
  wire icmp_ln1889_fu_470_p2_carry_n_4;
  wire icmp_ln1889_fu_470_p2_carry_n_5;
  wire icmp_ln1889_fu_470_p2_carry_n_6;
  wire icmp_ln1894_fu_481_p2;
  wire icmp_ln1894_fu_481_p2_carry__0_i_1_n_3;
  wire icmp_ln1894_fu_481_p2_carry__0_i_2_n_3;
  wire icmp_ln1894_fu_481_p2_carry__0_i_3_n_3;
  wire icmp_ln1894_fu_481_p2_carry__0_i_4_n_3;
  wire icmp_ln1894_fu_481_p2_carry__0_i_5_n_3;
  wire icmp_ln1894_fu_481_p2_carry__0_n_4;
  wire icmp_ln1894_fu_481_p2_carry__0_n_5;
  wire icmp_ln1894_fu_481_p2_carry__0_n_6;
  wire icmp_ln1894_fu_481_p2_carry_i_1_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_2_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_3_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_4_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_5_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_6_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_7_n_3;
  wire icmp_ln1894_fu_481_p2_carry_i_8_n_3;
  wire icmp_ln1894_fu_481_p2_carry_n_3;
  wire icmp_ln1894_fu_481_p2_carry_n_4;
  wire icmp_ln1894_fu_481_p2_carry_n_5;
  wire icmp_ln1894_fu_481_p2_carry_n_6;
  wire icmp_ln1901_fu_496_p2;
  wire [15:0]icmp_ln1901_fu_496_p2_carry__0_0;
  wire icmp_ln1901_fu_496_p2_carry__0_i_1_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_2_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_3_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_4_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_5_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_6_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_7_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_i_8_n_3;
  wire icmp_ln1901_fu_496_p2_carry__0_n_4;
  wire icmp_ln1901_fu_496_p2_carry__0_n_5;
  wire icmp_ln1901_fu_496_p2_carry__0_n_6;
  wire icmp_ln1901_fu_496_p2_carry_i_1_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_2_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_3_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_4_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_5_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_6_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_7_n_3;
  wire icmp_ln1901_fu_496_p2_carry_i_8_n_3;
  wire icmp_ln1901_fu_496_p2_carry_n_3;
  wire icmp_ln1901_fu_496_p2_carry_n_4;
  wire icmp_ln1901_fu_496_p2_carry_n_5;
  wire icmp_ln1901_fu_496_p2_carry_n_6;
  wire icmp_ln1906_fu_507_p2;
  wire icmp_ln1906_fu_507_p2_carry__0_i_1_n_3;
  wire icmp_ln1906_fu_507_p2_carry__0_i_2_n_3;
  wire icmp_ln1906_fu_507_p2_carry__0_i_3_n_3;
  wire icmp_ln1906_fu_507_p2_carry__0_i_4_n_3;
  wire icmp_ln1906_fu_507_p2_carry__0_i_5_n_3;
  wire icmp_ln1906_fu_507_p2_carry__0_n_4;
  wire icmp_ln1906_fu_507_p2_carry__0_n_5;
  wire icmp_ln1906_fu_507_p2_carry__0_n_6;
  wire icmp_ln1906_fu_507_p2_carry_i_1_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_2_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_3_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_4_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_5_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_6_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_7_n_3;
  wire icmp_ln1906_fu_507_p2_carry_i_8_n_3;
  wire icmp_ln1906_fu_507_p2_carry_n_3;
  wire icmp_ln1906_fu_507_p2_carry_n_4;
  wire icmp_ln1906_fu_507_p2_carry_n_5;
  wire icmp_ln1906_fu_507_p2_carry_n_6;
  wire icmp_ln1932_fu_639_p2;
  wire icmp_ln1932_fu_639_p2_carry__0_i_1_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_2_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_3_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_4_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_5_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_6_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_7_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_8_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_n_4;
  wire icmp_ln1932_fu_639_p2_carry__0_n_5;
  wire icmp_ln1932_fu_639_p2_carry__0_n_6;
  wire icmp_ln1932_fu_639_p2_carry_i_1_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_2_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_3_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_4_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_5_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_6_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_7_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_8_n_3;
  wire icmp_ln1932_fu_639_p2_carry_n_3;
  wire icmp_ln1932_fu_639_p2_carry_n_4;
  wire icmp_ln1932_fu_639_p2_carry_n_5;
  wire icmp_ln1932_fu_639_p2_carry_n_6;
  wire icmp_ln1937_fu_655_p2;
  wire icmp_ln1937_fu_655_p2_carry__0_i_1_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_2_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_3_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_4_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_5_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_6_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_7_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_8_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_n_4;
  wire icmp_ln1937_fu_655_p2_carry__0_n_5;
  wire icmp_ln1937_fu_655_p2_carry__0_n_6;
  wire icmp_ln1937_fu_655_p2_carry_i_1_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_2_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_3_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_4_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_5_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_6_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_7_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_8_n_3;
  wire icmp_ln1937_fu_655_p2_carry_n_3;
  wire icmp_ln1937_fu_655_p2_carry_n_4;
  wire icmp_ln1937_fu_655_p2_carry_n_5;
  wire icmp_ln1937_fu_655_p2_carry_n_6;
  wire icmp_ln1963_fu_576_p2;
  wire [15:0]icmp_ln1963_fu_576_p2_carry__0_0;
  wire icmp_ln1963_fu_576_p2_carry__0_i_1_n_3;
  wire icmp_ln1963_fu_576_p2_carry__0_i_2_n_3;
  wire icmp_ln1963_fu_576_p2_carry__0_n_6;
  wire icmp_ln1963_fu_576_p2_carry_i_1_n_3;
  wire icmp_ln1963_fu_576_p2_carry_i_2_n_3;
  wire icmp_ln1963_fu_576_p2_carry_i_3_n_3;
  wire icmp_ln1963_fu_576_p2_carry_i_4_n_3;
  wire icmp_ln1963_fu_576_p2_carry_n_3;
  wire icmp_ln1963_fu_576_p2_carry_n_4;
  wire icmp_ln1963_fu_576_p2_carry_n_5;
  wire icmp_ln1963_fu_576_p2_carry_n_6;
  wire icmp_ln774_fu_440_p2;
  wire \icmp_ln774_fu_440_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln774_fu_440_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln774_fu_440_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln774_fu_440_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln774_fu_440_p2_inferred__0/i__carry_n_6 ;
  wire icmp_ln774_reg_915_pp0_iter2_reg;
  wire [2:0]\icmp_ln774_reg_915_reg[0]_0 ;
  wire \icmp_ln774_reg_915_reg_n_3_[0] ;
  wire icmp_reg_532;
  wire [35:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr_reg[4] ;
  wire or_ln1963_fu_581_p2;
  wire or_ln1963_reg_952;
  wire or_ln1963_reg_952_pp0_iter2_reg;
  wire [11:0]out;
  wire ovrlayYUV_full_n;
  wire push_0;
  wire push_1;
  wire vDir;
  wire \vDir[0]_i_1_n_3 ;
  wire [0:0]\vDir_reg[0]_0 ;
  wire [3:0]\vDir_reg[0]_1 ;
  wire [3:0]\vDir_reg[0]_2 ;
  wire [15:0]x_1_reg_899;
  wire x_fu_136;
  wire \x_fu_136[0]_i_5_n_3 ;
  wire [15:12]x_fu_136_reg;
  wire \x_fu_136_reg[0]_i_3_n_10 ;
  wire \x_fu_136_reg[0]_i_3_n_3 ;
  wire \x_fu_136_reg[0]_i_3_n_4 ;
  wire \x_fu_136_reg[0]_i_3_n_5 ;
  wire \x_fu_136_reg[0]_i_3_n_6 ;
  wire \x_fu_136_reg[0]_i_3_n_7 ;
  wire \x_fu_136_reg[0]_i_3_n_8 ;
  wire \x_fu_136_reg[0]_i_3_n_9 ;
  wire \x_fu_136_reg[12]_i_1_n_10 ;
  wire \x_fu_136_reg[12]_i_1_n_4 ;
  wire \x_fu_136_reg[12]_i_1_n_5 ;
  wire \x_fu_136_reg[12]_i_1_n_6 ;
  wire \x_fu_136_reg[12]_i_1_n_7 ;
  wire \x_fu_136_reg[12]_i_1_n_8 ;
  wire \x_fu_136_reg[12]_i_1_n_9 ;
  wire \x_fu_136_reg[4]_i_1_n_10 ;
  wire \x_fu_136_reg[4]_i_1_n_3 ;
  wire \x_fu_136_reg[4]_i_1_n_4 ;
  wire \x_fu_136_reg[4]_i_1_n_5 ;
  wire \x_fu_136_reg[4]_i_1_n_6 ;
  wire \x_fu_136_reg[4]_i_1_n_7 ;
  wire \x_fu_136_reg[4]_i_1_n_8 ;
  wire \x_fu_136_reg[4]_i_1_n_9 ;
  wire \x_fu_136_reg[8]_i_1_n_10 ;
  wire \x_fu_136_reg[8]_i_1_n_3 ;
  wire \x_fu_136_reg[8]_i_1_n_4 ;
  wire \x_fu_136_reg[8]_i_1_n_5 ;
  wire \x_fu_136_reg[8]_i_1_n_6 ;
  wire \x_fu_136_reg[8]_i_1_n_7 ;
  wire \x_fu_136_reg[8]_i_1_n_8 ;
  wire \x_fu_136_reg[8]_i_1_n_9 ;
  wire [7:0]zext_ln1914_1;
  wire [8:1]zext_ln1914_1_cast_reg_885;
  wire [3:0]\zext_ln1914_1_cast_reg_885_reg[4]_0 ;
  wire [3:0]\zext_ln1914_1_cast_reg_885_reg[4]_1 ;
  wire [3:0]\zext_ln1914_1_cast_reg_885_reg[8]_0 ;
  wire [3:0]\zext_ln1914_1_cast_reg_885_reg[8]_1 ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_boxBottom_fu_634_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_boxHCoord_loc_1_fu_144_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_boxRight_fu_629_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_boxVCoord_loc_1_fu_140_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1889_fu_470_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1889_fu_470_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1894_fu_481_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1894_fu_481_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1901_fu_496_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1901_fu_496_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1906_fu_507_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1906_fu_507_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1932_fu_639_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1932_fu_639_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1937_fu_655_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1937_fu_655_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1963_fu_576_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1963_fu_576_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1963_fu_576_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 [2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(bckgndYUV_empty_n),
        .I5(ovrlayYUV_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ),
        .I2(icmp_ln774_reg_915_pp0_iter2_reg),
        .I3(or_ln1963_reg_952_pp0_iter2_reg),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][35]_srl16 ),
        .I1(and4_i_reg_517),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I3(ap_phi_reg_pp0_iter3_pix_reg_388[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I1(ap_phi_reg_pp0_iter3_pix_reg_388[11]),
        .I2(\SRL_SIG_reg[15][35]_srl16 ),
        .I3(and4_i_reg_517),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(and10_i_reg_522),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_3_reg_368[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I1(ap_phi_reg_pp0_iter3_pix_3_reg_368[11]),
        .I2(\SRL_SIG_reg[15][35]_srl16 ),
        .I3(and10_i_reg_522),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(and26_i_reg_527),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_4_reg_351[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_351[8]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ),
        .I3(\SRL_SIG_reg[15][35]_srl16 ),
        .I4(and26_i_reg_527),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_351[9]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ),
        .I3(\SRL_SIG_reg[15][35]_srl16 ),
        .I4(and26_i_reg_527),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_351[10]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ),
        .I3(\SRL_SIG_reg[15][35]_srl16 ),
        .I4(and26_i_reg_527),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I1(ap_phi_reg_pp0_iter3_pix_4_reg_351[11]),
        .I2(\SRL_SIG_reg[15][35]_srl16 ),
        .I3(and26_i_reg_527),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(and4_i_reg_517),
        .I1(\SRL_SIG_reg[15][35]_srl16 ),
        .I2(ap_phi_reg_pp0_iter3_pix_reg_388[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][35]_srl16 ),
        .I1(and4_i_reg_517),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I3(ap_phi_reg_pp0_iter3_pix_reg_388[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][35]_srl16 ),
        .I1(and4_i_reg_517),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I3(ap_phi_reg_pp0_iter3_pix_reg_388[9]),
        .O(in[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(x_1_reg_899[3:0]),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_3,i__carry_i_2__3_n_3,i__carry_i_3__3_n_3,i__carry_i_4__3_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_3 ),
        .CO({\_inferred__0/i__carry__0_n_3 ,\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_899[7:4]),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__3_n_3,i__carry__0_i_2__2_n_3,i__carry__0_i_3__1_n_3,i__carry__0_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_3 ),
        .CO({\_inferred__0/i__carry__1_n_3 ,\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_899[11:8]),
        .O(\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__1_n_3,i__carry__1_i_2__1_n_3,i__carry__1_i_3__1_n_3,i__carry__1_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_3 ),
        .CO({\_inferred__0/i__carry__2_n_3 ,\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_899[15:12]),
        .O(\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__1_n_3,i__carry__2_i_2__1_n_3,i__carry__2_i_3__1_n_3,i__carry__2_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(\_inferred__1/i__carry__2_0 [3:0]),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_3,i__carry_i_2__4_n_3,i__carry_i_3__4_n_3,i__carry_i_4__4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_3 ),
        .CO({\_inferred__1/i__carry__0_n_3 ,\_inferred__1/i__carry__0_n_4 ,\_inferred__1/i__carry__0_n_5 ,\_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\_inferred__1/i__carry__2_0 [7:4]),
        .O(\NLW__inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__4_n_3,i__carry__0_i_2__3_n_3,i__carry__0_i_3__2_n_3,i__carry__0_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__1 
       (.CI(\_inferred__1/i__carry__0_n_3 ),
        .CO({\_inferred__1/i__carry__1_n_3 ,\_inferred__1/i__carry__1_n_4 ,\_inferred__1/i__carry__1_n_5 ,\_inferred__1/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(\_inferred__1/i__carry__2_0 [11:8]),
        .O(\NLW__inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__2_n_3,i__carry__1_i_2__2_n_3,i__carry__1_i_3__2_n_3,i__carry__1_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__2 
       (.CI(\_inferred__1/i__carry__1_n_3 ),
        .CO({\_inferred__1/i__carry__2_n_3 ,\_inferred__1/i__carry__2_n_4 ,\_inferred__1/i__carry__2_n_5 ,\_inferred__1/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(\_inferred__1/i__carry__2_0 [15:12]),
        .O(\NLW__inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__2_n_3,i__carry__2_i_2__2_n_3,i__carry__2_i_3__2_n_3,i__carry__2_i_4__2_n_3}));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I3(ap_rst_n),
        .I4(icmp_ln774_fu_440_p2),
        .I5(ap_condition_227),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(icmp_ln774_fu_440_p2),
        .I5(ap_condition_227),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hFF44FC44)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln774_fu_440_p2),
        .I1(ap_condition_227),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF222E)) 
    \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[0] ),
        .I1(ap_condition_227),
        .I2(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_2_n_3 ),
        .I3(out[0]),
        .I4(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[1] ),
        .I1(ap_condition_227),
        .I2(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_2_n_3 ),
        .I3(out[0]),
        .I4(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hFFF1FFFF)) 
    \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_2 
       (.I0(icmp_ln1963_fu_576_p2),
        .I1(cmp2_i_reg_560),
        .I2(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ),
        .I3(icmp_ln774_fu_440_p2),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020202000)) 
    \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_3 
       (.I0(x_fu_136),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ),
        .I2(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ),
        .I3(icmp_ln1963_fu_576_p2),
        .I4(cmp2_i_reg_560),
        .I5(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340[1]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_368[11]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I1(ap_condition_372),
        .I2(ap_condition_227),
        .O(\ap_phi_reg_pp0_iter2_pix_3_reg_368[11]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_368_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_pix_3_reg_368[11]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_388),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_351[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10]_0 ),
        .I1(ap_condition_372),
        .O(\ap_phi_reg_pp0_iter2_pix_4_reg_351[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11]_0 ),
        .I2(icmp_ln1963_fu_576_p2),
        .I3(cmp2_i_reg_560),
        .I4(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ),
        .I5(icmp_ln774_fu_440_p2),
        .O(ap_condition_372));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2 
       (.I0(colorFormat_val_read_reg_472[3]),
        .I1(colorFormat_val_read_reg_472[1]),
        .I2(colorFormat_val_read_reg_472[2]),
        .I3(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [0]),
        .O(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_4 
       (.I0(colorFormat_val_read_reg_472[4]),
        .I1(colorFormat_val_read_reg_472[6]),
        .I2(colorFormat_val_read_reg_472[0]),
        .I3(colorFormat_val_read_reg_472[5]),
        .O(\ap_phi_reg_pp0_iter2_pix_4_reg_351[11]_i_4_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\ap_phi_reg_pp0_iter2_pix_4_reg_351[10]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_351[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_351_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(ap_condition_372),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_351[11]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [12]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [0]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [22]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [10]),
        .I1(icmp_reg_532),
        .I2(x_1_reg_899[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [10]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [23]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [11]),
        .I1(icmp_reg_532),
        .I2(x_1_reg_899[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [11]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [13]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [1]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [14]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [2]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [15]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [3]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [16]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [4]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [17]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [5]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [18]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [6]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [19]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [7]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2 
       (.I0(icmp_reg_532),
        .I1(x_1_reg_899[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [20]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [8]),
        .I1(icmp_reg_532),
        .I2(x_1_reg_899[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [8]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [21]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11]_0 [9]),
        .I1(icmp_reg_532),
        .I2(x_1_reg_899[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [9]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[10]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[11]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[8]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_368[9]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [24]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [10]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_351[10]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [34]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [11]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_351[11]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [35]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [25]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [26]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [2]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [27]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [3]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [28]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [4]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [29]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [5]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [30]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [6]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [31]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [7]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [8]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_351[10]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [32]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_351[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_1 [9]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_351[10]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [33]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_351[9]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[10]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[11]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[8]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_351[9]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_351[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [10]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [10]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [11]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [11]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3 
       (.I0(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_4),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5_n_3 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080038)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4 
       (.I0(or_ln1963_reg_952),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_6_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_8_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [0]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_6 
       (.I0(icmp_ln1932_fu_639_p2),
        .I1(\_inferred__0/i__carry__2_n_3 ),
        .I2(icmp_ln1937_fu_655_p2),
        .I3(\_inferred__1/i__carry__2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [5]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [6]),
        .I4(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [3]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_0 [4]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hFFFF4FFF)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_8 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [2]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [2]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [3]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [3]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [4]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [4]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [5]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [5]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [6]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [6]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [7]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [7]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2 
       (.I0(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5_n_3 ),
        .I1(\_inferred__1/i__carry__2_n_3 ),
        .I2(icmp_ln1937_fu_655_p2),
        .I3(\_inferred__0/i__carry__2_n_3 ),
        .I4(icmp_ln1932_fu_639_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [8]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [8]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388_reg[11]_0 [9]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_3_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_388),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11]_0 [9]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_388[9]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[10]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_2_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[8]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_388[9]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_388[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry
       (.CI(1'b0),
        .CO({boxBottom_fu_634_p2_carry_n_3,boxBottom_fu_634_p2_carry_n_4,boxBottom_fu_634_p2_carry_n_5,boxBottom_fu_634_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({boxBottom_fu_634_p2_carry_n_7,boxBottom_fu_634_p2_carry_n_8,boxBottom_fu_634_p2_carry_n_9,boxBottom_fu_634_p2_carry_n_10}),
        .S({boxBottom_fu_634_p2_carry_i_1_n_3,boxBottom_fu_634_p2_carry_i_2_n_3,boxBottom_fu_634_p2_carry_i_3_n_3,boxBottom_fu_634_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__0
       (.CI(boxBottom_fu_634_p2_carry_n_3),
        .CO({boxBottom_fu_634_p2_carry__0_n_3,boxBottom_fu_634_p2_carry__0_n_4,boxBottom_fu_634_p2_carry__0_n_5,boxBottom_fu_634_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({boxBottom_fu_634_p2_carry__0_n_7,boxBottom_fu_634_p2_carry__0_n_8,boxBottom_fu_634_p2_carry__0_n_9,boxBottom_fu_634_p2_carry__0_n_10}),
        .S({boxBottom_fu_634_p2_carry__0_i_1_n_3,boxBottom_fu_634_p2_carry__0_i_2_n_3,boxBottom_fu_634_p2_carry__0_i_3_n_3,boxBottom_fu_634_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .O(boxBottom_fu_634_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(boxBottom_fu_634_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .O(boxBottom_fu_634_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(boxBottom_fu_634_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__1
       (.CI(boxBottom_fu_634_p2_carry__0_n_3),
        .CO({boxBottom_fu_634_p2_carry__1_n_3,boxBottom_fu_634_p2_carry__1_n_4,boxBottom_fu_634_p2_carry__1_n_5,boxBottom_fu_634_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({boxBottom_fu_634_p2_carry__1_n_7,boxBottom_fu_634_p2_carry__1_n_8,boxBottom_fu_634_p2_carry__1_n_9,boxBottom_fu_634_p2_carry__1_n_10}),
        .S({boxBottom_fu_634_p2_carry__1_i_1_n_3,boxBottom_fu_634_p2_carry__1_i_2_n_3,boxBottom_fu_634_p2_carry__1_i_3_n_3,boxBottom_fu_634_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(boxVCoord_loc_1_fu_140_reg[11]),
        .O(boxBottom_fu_634_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(boxVCoord_loc_1_fu_140_reg[10]),
        .O(boxBottom_fu_634_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(boxVCoord_loc_1_fu_140_reg[9]),
        .O(boxBottom_fu_634_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(boxVCoord_loc_1_fu_140_reg[8]),
        .O(boxBottom_fu_634_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__2
       (.CI(boxBottom_fu_634_p2_carry__1_n_3),
        .CO({NLW_boxBottom_fu_634_p2_carry__2_CO_UNCONNECTED[3],boxBottom_fu_634_p2_carry__2_n_4,boxBottom_fu_634_p2_carry__2_n_5,boxBottom_fu_634_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({boxBottom_fu_634_p2_carry__2_n_7,boxBottom_fu_634_p2_carry__2_n_8,boxBottom_fu_634_p2_carry__2_n_9,boxBottom_fu_634_p2_carry__2_n_10}),
        .S({boxBottom_fu_634_p2_carry__2_i_1_n_3,boxBottom_fu_634_p2_carry__2_i_2_n_3,boxBottom_fu_634_p2_carry__2_i_3_n_3,boxBottom_fu_634_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_1
       (.I0(boxVCoord_loc_1_fu_140_reg[15]),
        .I1(Q[15]),
        .O(boxBottom_fu_634_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(boxVCoord_loc_1_fu_140_reg[14]),
        .O(boxBottom_fu_634_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(boxVCoord_loc_1_fu_140_reg[13]),
        .O(boxBottom_fu_634_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(boxVCoord_loc_1_fu_140_reg[12]),
        .O(boxBottom_fu_634_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .O(boxBottom_fu_634_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(boxBottom_fu_634_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(boxBottom_fu_634_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .O(boxBottom_fu_634_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \boxHCoord[15]_i_1 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(ap_condition_227),
        .I2(\ap_CS_fsm_reg[1]_1 [2]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_10 
       (.I0(x_fu_136_reg[15]),
        .I1(x_fu_136_reg[14]),
        .I2(\_inferred__1/i__carry__2_0 [7]),
        .I3(\_inferred__1/i__carry__2_0 [4]),
        .O(\boxHCoord[15]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \boxHCoord[15]_i_2 
       (.I0(\boxHCoord[15]_i_3_n_3 ),
        .I1(\boxHCoord[15]_i_4_n_3 ),
        .I2(\boxHCoord[15]_i_5_n_3 ),
        .O(\boxHCoord[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_3 
       (.I0(\boxHCoord[15]_i_6_n_3 ),
        .I1(\_inferred__1/i__carry__2_0 [0]),
        .I2(out[11]),
        .I3(out[6]),
        .I4(icmp_ln774_fu_440_p2),
        .I5(\boxHCoord[15]_i_7_n_3 ),
        .O(\boxHCoord[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_4 
       (.I0(\_inferred__1/i__carry__2_0 [14]),
        .I1(\_inferred__1/i__carry__2_0 [5]),
        .I2(out[3]),
        .I3(x_fu_136_reg[12]),
        .I4(out[5]),
        .I5(out[7]),
        .O(\boxHCoord[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_5_n_3 ),
        .I1(\boxHCoord[15]_i_8_n_3 ),
        .I2(\_inferred__1/i__carry__2_0 [15]),
        .I3(\_inferred__1/i__carry__2_0 [9]),
        .I4(out[4]),
        .O(\boxHCoord[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_6 
       (.I0(out[8]),
        .I1(\_inferred__1/i__carry__2_0 [11]),
        .I2(out[1]),
        .I3(\_inferred__1/i__carry__2_0 [2]),
        .I4(\boxHCoord[15]_i_9_n_3 ),
        .O(\boxHCoord[15]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_7 
       (.I0(\_inferred__1/i__carry__2_0 [13]),
        .I1(x_fu_136_reg[13]),
        .I2(\_inferred__1/i__carry__2_0 [8]),
        .I3(\_inferred__1/i__carry__2_0 [6]),
        .O(\boxHCoord[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_8 
       (.I0(out[2]),
        .I1(\_inferred__1/i__carry__2_0 [12]),
        .I2(out[9]),
        .I3(out[10]),
        .I4(\boxHCoord[15]_i_10_n_3 ),
        .O(\boxHCoord[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_9 
       (.I0(\_inferred__1/i__carry__2_0 [10]),
        .I1(out[0]),
        .I2(\_inferred__1/i__carry__2_0 [3]),
        .I3(\_inferred__1/i__carry__2_0 [1]),
        .O(\boxHCoord[15]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[0]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[0]),
        .O(\boxHCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[10]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [10]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[10]),
        .O(\boxHCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[11]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [11]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[11]),
        .O(\boxHCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[12]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [12]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[12]),
        .O(\boxHCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[13]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [13]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[13]),
        .O(\boxHCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[14]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [14]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[14]),
        .O(\boxHCoord_reg[15] [14]));
  LUT5 #(
    .INIT(32'hEAAAEAEA)) 
    \boxHCoord_loc_0_fu_124[15]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I2(\ap_CS_fsm_reg[1]_1 [2]),
        .I3(ovrlayYUV_full_n),
        .I4(ap_enable_reg_pp0_iter3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[15]_i_2 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [15]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[15]),
        .O(\boxHCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[1]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[1]),
        .O(\boxHCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[2]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [2]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[2]),
        .O(\boxHCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[3]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[3]),
        .O(\boxHCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[4]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[4]),
        .O(\boxHCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[5]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [5]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[5]),
        .O(\boxHCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[6]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [6]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[6]),
        .O(\boxHCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[7]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [7]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[7]),
        .O(\boxHCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[8]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [8]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[8]),
        .O(\boxHCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_124[9]_i_1 
       (.I0(\boxHCoord_loc_0_fu_124_reg[15] [9]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxHCoord_loc_1_load_reg_910[9]),
        .O(\boxHCoord_reg[15] [9]));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[0]_i_10 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[2]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [1]),
        .O(\boxHCoord_loc_1_fu_144[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF56A9000056A9)) 
    \boxHCoord_loc_1_fu_144[0]_i_11 
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(\boxHCoord[15]_i_2_n_3 ),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [0]),
        .O(\boxHCoord_loc_1_fu_144[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \boxHCoord_loc_1_fu_144[0]_i_12 
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .O(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000003A003A003A)) 
    \boxHCoord_loc_1_fu_144[0]_i_3 
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(ap_loop_init_int),
        .I5(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .O(\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[0]_i_4 
       (.I0(zext_ln1914_1_cast_reg_885[4]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[0]_i_5 
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[0]_i_6 
       (.I0(zext_ln1914_1_cast_reg_885[2]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EAFB1504)) 
    \boxHCoord_loc_1_fu_144[0]_i_7 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .I4(zext_ln1914_1_cast_reg_885[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[0]_i_8 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[4]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [3]),
        .O(\boxHCoord_loc_1_fu_144[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[0]_i_9 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[3]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [2]),
        .O(\boxHCoord_loc_1_fu_144[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[12]_i_3 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[14]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [14]),
        .O(\boxHCoord_loc_1_fu_144[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[12]_i_4 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[13]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [13]),
        .O(\boxHCoord_loc_1_fu_144[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[12]_i_5 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[12]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [12]),
        .O(\boxHCoord_loc_1_fu_144[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[4]_i_2 
       (.I0(zext_ln1914_1_cast_reg_885[8]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[4]_i_3 
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[4]_i_4 
       (.I0(zext_ln1914_1_cast_reg_885[6]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxHCoord_loc_1_fu_144[4]_i_5 
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxHCoord_loc_1_fu_144[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[4]_i_6 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[8]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [7]),
        .O(\boxHCoord_loc_1_fu_144[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[4]_i_7 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[7]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [6]),
        .O(\boxHCoord_loc_1_fu_144[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[4]_i_8 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[6]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [5]),
        .O(\boxHCoord_loc_1_fu_144[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxHCoord_loc_1_fu_144[4]_i_9 
       (.I0(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[5]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [4]),
        .O(\boxHCoord_loc_1_fu_144[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[8]_i_2 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[11]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [11]),
        .O(\boxHCoord_loc_1_fu_144[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[8]_i_3 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[10]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [10]),
        .O(\boxHCoord_loc_1_fu_144[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[8]_i_4 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[9]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [9]),
        .O(\boxHCoord_loc_1_fu_144[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxHCoord_loc_1_fu_144[8]_i_5 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .I2(boxHCoord_loc_1_fu_144_reg[8]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxHCoord_loc_1_fu_144_reg[15]_1 [8]),
        .O(\boxHCoord_loc_1_fu_144[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_10 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_144_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_3 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_4 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_5 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_6 }),
        .CYINIT(\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ),
        .DI({\boxHCoord_loc_1_fu_144[0]_i_4_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_5_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_6_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_7_n_3 }),
        .O({\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_7 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_8 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_9 ,\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_10 }),
        .S({\boxHCoord_loc_1_fu_144[0]_i_8_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_9_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_10_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_11_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_8 ),
        .Q(boxHCoord_loc_1_fu_144_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_7 ),
        .Q(boxHCoord_loc_1_fu_144_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_10 ),
        .Q(boxHCoord_loc_1_fu_144_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_144_reg[12]_i_1 
       (.CI(\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxHCoord_loc_1_fu_144_reg[12]_i_1_CO_UNCONNECTED [3],\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_4 ,\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_5 ,\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 }),
        .O({\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_7 ,\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_8 ,\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_9 ,\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_10 }),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,\boxHCoord_loc_1_fu_144[12]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[12]_i_4_n_3 ,\boxHCoord_loc_1_fu_144[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_9 ),
        .Q(boxHCoord_loc_1_fu_144_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_8 ),
        .Q(boxHCoord_loc_1_fu_144_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[12]_i_1_n_7 ),
        .Q(boxHCoord_loc_1_fu_144_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_9 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_8 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_7 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_10 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_144_reg[4]_i_1 
       (.CI(\boxHCoord_loc_1_fu_144_reg[0]_i_2_n_3 ),
        .CO({\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_3 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_4 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_5 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxHCoord_loc_1_fu_144[4]_i_2_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_4_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_5_n_3 }),
        .O({\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_7 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_8 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_9 ,\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_10 }),
        .S({\boxHCoord_loc_1_fu_144[4]_i_6_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_7_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_8_n_3 ,\boxHCoord_loc_1_fu_144[4]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_9 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_8 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_7 ),
        .Q(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_10 ),
        .Q(boxHCoord_loc_1_fu_144_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_144_reg[8]_i_1 
       (.CI(\boxHCoord_loc_1_fu_144_reg[4]_i_1_n_3 ),
        .CO({\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_3 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_4 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_5 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[0]_i_3_n_3 }),
        .O({\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_7 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_8 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_9 ,\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_10 }),
        .S({\boxHCoord_loc_1_fu_144[8]_i_2_n_3 ,\boxHCoord_loc_1_fu_144[8]_i_3_n_3 ,\boxHCoord_loc_1_fu_144[8]_i_4_n_3 ,\boxHCoord_loc_1_fu_144[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxHCoord_loc_1_fu_144_reg[8]_i_1_n_9 ),
        .Q(boxHCoord_loc_1_fu_144_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A008A8A)) 
    \boxHCoord_loc_1_load_reg_910[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .O(ap_condition_227));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .Q(boxHCoord_loc_1_load_reg_910[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[10]),
        .Q(boxHCoord_loc_1_load_reg_910[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[11]),
        .Q(boxHCoord_loc_1_load_reg_910[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[12]),
        .Q(boxHCoord_loc_1_load_reg_910[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[13]),
        .Q(boxHCoord_loc_1_load_reg_910[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[14]),
        .Q(boxHCoord_loc_1_load_reg_910[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[15]),
        .Q(boxHCoord_loc_1_load_reg_910[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .Q(boxHCoord_loc_1_load_reg_910[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .Q(boxHCoord_loc_1_load_reg_910[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .Q(boxHCoord_loc_1_load_reg_910[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .Q(boxHCoord_loc_1_load_reg_910[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .Q(boxHCoord_loc_1_load_reg_910[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .Q(boxHCoord_loc_1_load_reg_910[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .Q(boxHCoord_loc_1_load_reg_910[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[8]),
        .Q(boxHCoord_loc_1_load_reg_910[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_910_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxHCoord_loc_1_fu_144_reg[9]),
        .Q(boxHCoord_loc_1_load_reg_910[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry
       (.CI(1'b0),
        .CO({boxRight_fu_629_p2_carry_n_3,boxRight_fu_629_p2_carry_n_4,boxRight_fu_629_p2_carry_n_5,boxRight_fu_629_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({boxRight_fu_629_p2_carry_n_7,boxRight_fu_629_p2_carry_n_8,boxRight_fu_629_p2_carry_n_9,boxRight_fu_629_p2_carry_n_10}),
        .S({boxRight_fu_629_p2_carry_i_1_n_3,boxRight_fu_629_p2_carry_i_2_n_3,boxRight_fu_629_p2_carry_i_3_n_3,boxRight_fu_629_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__0
       (.CI(boxRight_fu_629_p2_carry_n_3),
        .CO({boxRight_fu_629_p2_carry__0_n_3,boxRight_fu_629_p2_carry__0_n_4,boxRight_fu_629_p2_carry__0_n_5,boxRight_fu_629_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({boxRight_fu_629_p2_carry__0_n_7,boxRight_fu_629_p2_carry__0_n_8,boxRight_fu_629_p2_carry__0_n_9,boxRight_fu_629_p2_carry__0_n_10}),
        .S({boxRight_fu_629_p2_carry__0_i_1_n_3,boxRight_fu_629_p2_carry__0_i_2_n_3,boxRight_fu_629_p2_carry__0_i_3_n_3,boxRight_fu_629_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .O(boxRight_fu_629_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(boxRight_fu_629_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .O(boxRight_fu_629_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(boxRight_fu_629_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__1
       (.CI(boxRight_fu_629_p2_carry__0_n_3),
        .CO({boxRight_fu_629_p2_carry__1_n_3,boxRight_fu_629_p2_carry__1_n_4,boxRight_fu_629_p2_carry__1_n_5,boxRight_fu_629_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({boxRight_fu_629_p2_carry__1_n_7,boxRight_fu_629_p2_carry__1_n_8,boxRight_fu_629_p2_carry__1_n_9,boxRight_fu_629_p2_carry__1_n_10}),
        .S({boxRight_fu_629_p2_carry__1_i_1_n_3,boxRight_fu_629_p2_carry__1_i_2_n_3,boxRight_fu_629_p2_carry__1_i_3_n_3,boxRight_fu_629_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(boxHCoord_loc_1_fu_144_reg[11]),
        .O(boxRight_fu_629_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(boxHCoord_loc_1_fu_144_reg[10]),
        .O(boxRight_fu_629_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(boxHCoord_loc_1_fu_144_reg[9]),
        .O(boxRight_fu_629_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(boxHCoord_loc_1_fu_144_reg[8]),
        .O(boxRight_fu_629_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__2
       (.CI(boxRight_fu_629_p2_carry__1_n_3),
        .CO({NLW_boxRight_fu_629_p2_carry__2_CO_UNCONNECTED[3],boxRight_fu_629_p2_carry__2_n_4,boxRight_fu_629_p2_carry__2_n_5,boxRight_fu_629_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({boxRight_fu_629_p2_carry__2_n_7,boxRight_fu_629_p2_carry__2_n_8,boxRight_fu_629_p2_carry__2_n_9,boxRight_fu_629_p2_carry__2_n_10}),
        .S({boxRight_fu_629_p2_carry__2_i_1_n_3,boxRight_fu_629_p2_carry__2_i_2_n_3,boxRight_fu_629_p2_carry__2_i_3_n_3,boxRight_fu_629_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_1
       (.I0(boxHCoord_loc_1_fu_144_reg[15]),
        .I1(Q[15]),
        .O(boxRight_fu_629_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(boxHCoord_loc_1_fu_144_reg[14]),
        .O(boxRight_fu_629_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(boxHCoord_loc_1_fu_144_reg[13]),
        .O(boxRight_fu_629_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(boxHCoord_loc_1_fu_144_reg[12]),
        .O(boxRight_fu_629_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .O(boxRight_fu_629_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(boxRight_fu_629_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .O(boxRight_fu_629_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .O(boxRight_fu_629_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[0]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[0]),
        .O(\boxVCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[10]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [10]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[10]),
        .O(\boxVCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[11]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [11]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[11]),
        .O(\boxVCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[12]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [12]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[12]),
        .O(\boxVCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[13]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [13]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[13]),
        .O(\boxVCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[14]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [14]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[14]),
        .O(\boxVCoord_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[15]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [15]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[15]),
        .O(\boxVCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[1]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[1]),
        .O(\boxVCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[2]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [2]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[2]),
        .O(\boxVCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[3]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[3]),
        .O(\boxVCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[4]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[4]),
        .O(\boxVCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[5]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [5]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[5]),
        .O(\boxVCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[6]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [6]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[6]),
        .O(\boxVCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[7]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [7]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[7]),
        .O(\boxVCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[8]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [8]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[8]),
        .O(\boxVCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_120[9]_i_1 
       (.I0(\boxVCoord_loc_0_fu_120_reg[15] [9]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(boxVCoord_loc_1_load_reg_905[9]),
        .O(\boxVCoord_reg[15] [9]));
  LUT6 #(
    .INIT(64'hFFFF56A9000056A9)) 
    \boxVCoord_loc_1_fu_140[0]_i_10 
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(\boxHCoord[15]_i_2_n_3 ),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [0]),
        .O(\boxVCoord_loc_1_fu_140[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \boxVCoord_loc_1_fu_140[0]_i_11 
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .O(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000003A003A003A)) 
    \boxVCoord_loc_1_fu_140[0]_i_2 
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(ap_loop_init_int),
        .I5(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .O(\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[0]_i_3 
       (.I0(zext_ln1914_1_cast_reg_885[4]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[0]_i_4 
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[0]_i_5 
       (.I0(zext_ln1914_1_cast_reg_885[2]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EAFB1504)) 
    \boxVCoord_loc_1_fu_140[0]_i_6 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .I4(zext_ln1914_1_cast_reg_885[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[0]_i_7 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[4]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [3]),
        .O(\boxVCoord_loc_1_fu_140[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[0]_i_8 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[3]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [2]),
        .O(\boxVCoord_loc_1_fu_140[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[0]_i_9 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[2]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [1]),
        .O(\boxVCoord_loc_1_fu_140[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[12]_i_3 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[14]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [14]),
        .O(\boxVCoord_loc_1_fu_140[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[12]_i_4 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[13]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [13]),
        .O(\boxVCoord_loc_1_fu_140[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[12]_i_5 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[12]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [12]),
        .O(\boxVCoord_loc_1_fu_140[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[4]_i_2 
       (.I0(zext_ln1914_1_cast_reg_885[8]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[4]_i_3 
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[4]_i_4 
       (.I0(zext_ln1914_1_cast_reg_885[6]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A999AA9A)) 
    \boxVCoord_loc_1_fu_140[4]_i_5 
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\boxVCoord_loc_1_fu_140[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[4]_i_6 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[8]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [7]),
        .O(\boxVCoord_loc_1_fu_140[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[4]_i_7 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[7]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [6]),
        .O(\boxVCoord_loc_1_fu_140[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[4]_i_8 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[6]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [5]),
        .O(\boxVCoord_loc_1_fu_140[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF1EE100001EE1)) 
    \boxVCoord_loc_1_fu_140[4]_i_9 
       (.I0(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(zext_ln1914_1_cast_reg_885[5]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [4]),
        .O(\boxVCoord_loc_1_fu_140[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[8]_i_2 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[11]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [11]),
        .O(\boxVCoord_loc_1_fu_140[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[8]_i_3 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[10]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [10]),
        .O(\boxVCoord_loc_1_fu_140[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[8]_i_4 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[9]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [9]),
        .O(\boxVCoord_loc_1_fu_140[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFE1E1E100E1E1E1)) 
    \boxVCoord_loc_1_fu_140[8]_i_5 
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .I2(boxVCoord_loc_1_fu_140_reg[8]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .I5(\boxVCoord_loc_1_fu_140_reg[15]_1 [8]),
        .O(\boxVCoord_loc_1_fu_140[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_10 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_140_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_3 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_4 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_5 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_6 }),
        .CYINIT(\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ),
        .DI({\boxVCoord_loc_1_fu_140[0]_i_3_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_4_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_5_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_6_n_3 }),
        .O({\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_7 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_8 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_9 ,\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_10 }),
        .S({\boxVCoord_loc_1_fu_140[0]_i_7_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_8_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_9_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_8 ),
        .Q(boxVCoord_loc_1_fu_140_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_7 ),
        .Q(boxVCoord_loc_1_fu_140_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_10 ),
        .Q(boxVCoord_loc_1_fu_140_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_140_reg[12]_i_1 
       (.CI(\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxVCoord_loc_1_fu_140_reg[12]_i_1_CO_UNCONNECTED [3],\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_4 ,\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_5 ,\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 }),
        .O({\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_7 ,\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_8 ,\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_9 ,\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_10 }),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,\boxVCoord_loc_1_fu_140[12]_i_3_n_3 ,\boxVCoord_loc_1_fu_140[12]_i_4_n_3 ,\boxVCoord_loc_1_fu_140[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_9 ),
        .Q(boxVCoord_loc_1_fu_140_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_8 ),
        .Q(boxVCoord_loc_1_fu_140_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[12]_i_1_n_7 ),
        .Q(boxVCoord_loc_1_fu_140_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_9 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_8 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_7 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_10 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_140_reg[4]_i_1 
       (.CI(\boxVCoord_loc_1_fu_140_reg[0]_i_1_n_3 ),
        .CO({\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_3 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_4 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_5 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxVCoord_loc_1_fu_140[4]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_3_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_4_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_5_n_3 }),
        .O({\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_7 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_8 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_9 ,\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_10 }),
        .S({\boxVCoord_loc_1_fu_140[4]_i_6_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_7_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_8_n_3 ,\boxVCoord_loc_1_fu_140[4]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_9 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_8 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_7 ),
        .Q(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_10 ),
        .Q(boxVCoord_loc_1_fu_140_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_140_reg[8]_i_1 
       (.CI(\boxVCoord_loc_1_fu_140_reg[4]_i_1_n_3 ),
        .CO({\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_3 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_4 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_5 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[0]_i_2_n_3 }),
        .O({\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_7 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_8 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_9 ,\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_10 }),
        .S({\boxVCoord_loc_1_fu_140[8]_i_2_n_3 ,\boxVCoord_loc_1_fu_140[8]_i_3_n_3 ,\boxVCoord_loc_1_fu_140[8]_i_4_n_3 ,\boxVCoord_loc_1_fu_140[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_144),
        .D(\boxVCoord_loc_1_fu_140_reg[8]_i_1_n_9 ),
        .Q(boxVCoord_loc_1_fu_140_reg[9]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .Q(boxVCoord_loc_1_load_reg_905[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[10]),
        .Q(boxVCoord_loc_1_load_reg_905[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[11]),
        .Q(boxVCoord_loc_1_load_reg_905[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[12]),
        .Q(boxVCoord_loc_1_load_reg_905[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[13]),
        .Q(boxVCoord_loc_1_load_reg_905[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[14]),
        .Q(boxVCoord_loc_1_load_reg_905[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[15]),
        .Q(boxVCoord_loc_1_load_reg_905[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .Q(boxVCoord_loc_1_load_reg_905[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .Q(boxVCoord_loc_1_load_reg_905[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .Q(boxVCoord_loc_1_load_reg_905[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .Q(boxVCoord_loc_1_load_reg_905[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .Q(boxVCoord_loc_1_load_reg_905[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .Q(boxVCoord_loc_1_load_reg_905[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .Q(boxVCoord_loc_1_load_reg_905[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[8]),
        .Q(boxVCoord_loc_1_load_reg_905[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_905_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_227),
        .D(boxVCoord_loc_1_fu_140_reg[9]),
        .Q(boxVCoord_loc_1_load_reg_905[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000200000002000)) 
    empty_n_i_3
       (.I0(\ap_CS_fsm_reg[1]_1 [2]),
        .I1(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ovrlayYUV_full_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
  design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .S(flow_control_loop_pipe_sequential_init_U_n_10),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_1 [2:1]),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_condition_227(ap_condition_227),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_load_reg_555_reg[15] (flow_control_loop_pipe_sequential_init_U_n_11),
        .boxHCoord_loc_1_fu_144(boxHCoord_loc_1_fu_144),
        .boxHCoord_loc_1_fu_144_reg(boxHCoord_loc_1_fu_144_reg[15]),
        .\boxHCoord_loc_1_fu_144_reg[15] (\boxHCoord_loc_1_fu_144_reg[15]_1 [15]),
        .\boxHCoord_loc_1_fu_144_reg[15]_0 (\boxHCoord_loc_1_fu_144[0]_i_12_n_3 ),
        .boxVCoord_loc_1_fu_140_reg(boxVCoord_loc_1_fu_140_reg[15]),
        .\boxVCoord_loc_1_fu_140_reg[15] (\boxVCoord_loc_1_fu_140_reg[15]_1 [15]),
        .\boxVCoord_loc_1_fu_140_reg[15]_0 (\boxVCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .boxVCoord_loc_1_fu_140_reg_0_sp_1(\boxHCoord[15]_i_2_n_3 ),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .\icmp_ln774_reg_915_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\x_fu_136_reg[0] (ap_enable_reg_pp0_iter2_reg_n_3),
        .\x_fu_136_reg[0]_0 (\icmp_ln774_reg_915_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg_i_1
       (.I0(ap_condition_227),
        .I1(icmp_ln774_fu_440_p2),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hCCCC2ECC)) 
    \hDir[0]_i_1 
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(ap_condition_227),
        .I4(\boxHCoord[15]_i_2_n_3 ),
        .O(\hDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hDir[0]_i_1_n_3 ),
        .Q(hDir),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_1
       (.I0(zext_ln1914_1_cast_reg_885[8]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_1__0
       (.I0(zext_ln1914_1_cast_reg_885[8]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(\icmp_ln774_reg_915_reg[0]_0 [2]),
        .I1(x_fu_136_reg[15]),
        .O(i__carry__0_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(x_1_reg_899[7]),
        .I1(boxRight_fu_629_p2_carry__0_n_7),
        .O(i__carry__0_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(\_inferred__1/i__carry__2_0 [7]),
        .I1(boxBottom_fu_634_p2_carry__0_n_7),
        .O(i__carry__0_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(x_fu_136_reg[14]),
        .I1(\icmp_ln774_reg_915_reg[0]_0 [1]),
        .I2(x_fu_136_reg[12]),
        .I3(\SRL_SIG_reg[0]_0 ),
        .I4(\icmp_ln774_reg_915_reg[0]_0 [0]),
        .I5(x_fu_136_reg[13]),
        .O(i__carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_2__0
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_2__1
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(x_1_reg_899[6]),
        .I1(boxRight_fu_629_p2_carry__0_n_8),
        .O(i__carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(\_inferred__1/i__carry__2_0 [6]),
        .I1(boxBottom_fu_634_p2_carry__0_n_8),
        .O(i__carry__0_i_2__3_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_3
       (.I0(zext_ln1914_1_cast_reg_885[6]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_3__0
       (.I0(zext_ln1914_1_cast_reg_885[6]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(x_1_reg_899[5]),
        .I1(boxRight_fu_629_p2_carry__0_n_9),
        .O(i__carry__0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(\_inferred__1/i__carry__2_0 [5]),
        .I1(boxBottom_fu_634_p2_carry__0_n_9),
        .O(i__carry__0_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_4
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_0 [0]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry__0_i_4__0
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(\zext_ln1914_1_cast_reg_885_reg[8]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(x_1_reg_899[4]),
        .I1(boxRight_fu_629_p2_carry__0_n_10),
        .O(i__carry__0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(\_inferred__1/i__carry__2_0 [4]),
        .I1(boxBottom_fu_634_p2_carry__0_n_10),
        .O(i__carry__0_i_4__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_1
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_1__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(\vDir_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__1
       (.I0(x_1_reg_899[11]),
        .I1(boxRight_fu_629_p2_carry__1_n_7),
        .O(i__carry__1_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__2
       (.I0(\_inferred__1/i__carry__2_0 [11]),
        .I1(boxBottom_fu_634_p2_carry__1_n_7),
        .O(i__carry__1_i_1__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_2
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_2__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(\vDir_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(x_1_reg_899[10]),
        .I1(boxRight_fu_629_p2_carry__1_n_8),
        .O(i__carry__1_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(\_inferred__1/i__carry__2_0 [10]),
        .I1(boxBottom_fu_634_p2_carry__1_n_8),
        .O(i__carry__1_i_2__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_3
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_3__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(\vDir_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__1
       (.I0(x_1_reg_899[9]),
        .I1(boxRight_fu_629_p2_carry__1_n_9),
        .O(i__carry__1_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(\_inferred__1/i__carry__2_0 [9]),
        .I1(boxBottom_fu_634_p2_carry__1_n_9),
        .O(i__carry__1_i_3__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_4
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__1_i_4__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(\vDir_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(x_1_reg_899[8]),
        .I1(boxRight_fu_629_p2_carry__1_n_10),
        .O(i__carry__1_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(\_inferred__1/i__carry__2_0 [8]),
        .I1(boxBottom_fu_634_p2_carry__1_n_10),
        .O(i__carry__1_i_4__2_n_3));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_5
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[11]),
        .O(\hDir_reg[0]_3 [3]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_5__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[11]),
        .O(\vDir_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_6
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[10]),
        .O(\hDir_reg[0]_3 [2]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_6__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[10]),
        .O(\vDir_reg[0]_2 [2]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_7
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[9]),
        .O(\hDir_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_7__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[9]),
        .O(\vDir_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_8
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[8]),
        .O(\hDir_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__1_i_8__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[8]),
        .O(\vDir_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_1
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_1__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__1
       (.I0(x_1_reg_899[15]),
        .I1(boxRight_fu_629_p2_carry__2_n_7),
        .O(i__carry__2_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(\_inferred__1/i__carry__2_0 [15]),
        .I1(boxBottom_fu_634_p2_carry__2_n_7),
        .O(i__carry__2_i_1__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_2
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_2__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__1
       (.I0(x_1_reg_899[14]),
        .I1(boxRight_fu_629_p2_carry__2_n_8),
        .O(i__carry__2_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(\_inferred__1/i__carry__2_0 [14]),
        .I1(boxBottom_fu_634_p2_carry__2_n_8),
        .O(i__carry__2_i_2__2_n_3));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_3
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry__2_i_3__0
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__1
       (.I0(x_1_reg_899[13]),
        .I1(boxRight_fu_629_p2_carry__2_n_9),
        .O(i__carry__2_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(\_inferred__1/i__carry__2_0 [13]),
        .I1(boxBottom_fu_634_p2_carry__2_n_9),
        .O(i__carry__2_i_3__2_n_3));
  LUT5 #(
    .INIT(32'hAAAAA566)) 
    i__carry__2_i_4
       (.I0(boxVCoord_loc_1_fu_140_reg[15]),
        .I1(icmp_ln1901_fu_496_p2),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(vDir),
        .I4(\boxHCoord[15]_i_2_n_3 ),
        .O(\boxVCoord_loc_1_fu_140_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAAA566)) 
    i__carry__2_i_4__0
       (.I0(boxHCoord_loc_1_fu_144_reg[15]),
        .I1(icmp_ln1889_fu_470_p2),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(hDir),
        .I4(\boxHCoord[15]_i_2_n_3 ),
        .O(\boxHCoord_loc_1_fu_144_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__1
       (.I0(x_1_reg_899[12]),
        .I1(boxRight_fu_629_p2_carry__2_n_10),
        .O(i__carry__2_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(\_inferred__1/i__carry__2_0 [12]),
        .I1(boxBottom_fu_634_p2_carry__2_n_10),
        .O(i__carry__2_i_4__2_n_3));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_5
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[14]),
        .O(\boxHCoord_loc_1_fu_144_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_5__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[14]),
        .O(\boxVCoord_loc_1_fu_140_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_6
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[13]),
        .O(\boxHCoord_loc_1_fu_144_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_6__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[13]),
        .O(\boxVCoord_loc_1_fu_140_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_7
       (.I0(icmp_ln1889_fu_470_p2),
        .I1(icmp_ln1894_fu_481_p2),
        .I2(hDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxHCoord_loc_1_fu_144_reg[12]),
        .O(\boxHCoord_loc_1_fu_144_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    i__carry__2_i_7__0
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(icmp_ln1906_fu_507_p2),
        .I2(vDir),
        .I3(\boxHCoord[15]_i_2_n_3 ),
        .I4(boxVCoord_loc_1_fu_140_reg[12]),
        .O(\boxVCoord_loc_1_fu_140_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__1
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1894_fu_481_p2),
        .I3(icmp_ln1889_fu_470_p2),
        .O(\hDir_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__2
       (.I0(\boxHCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(icmp_ln1901_fu_496_p2),
        .O(\vDir_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(x_1_reg_899[3]),
        .I1(boxRight_fu_629_p2_carry_n_7),
        .O(i__carry_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(\_inferred__1/i__carry__2_0 [3]),
        .I1(boxBottom_fu_634_p2_carry_n_7),
        .O(i__carry_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_2__1
       (.I0(zext_ln1914_1_cast_reg_885[4]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_2__2
       (.I0(zext_ln1914_1_cast_reg_885[4]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(x_1_reg_899[2]),
        .I1(boxRight_fu_629_p2_carry_n_8),
        .O(i__carry_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__4
       (.I0(\_inferred__1/i__carry__2_0 [2]),
        .I1(boxBottom_fu_634_p2_carry_n_8),
        .O(i__carry_i_2__4_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_3__1
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_3__2
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(x_1_reg_899[1]),
        .I1(boxRight_fu_629_p2_carry_n_9),
        .O(i__carry_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(\_inferred__1/i__carry__2_0 [1]),
        .I1(boxBottom_fu_634_p2_carry_n_9),
        .O(i__carry_i_3__4_n_3));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_4__1
       (.I0(zext_ln1914_1_cast_reg_885[2]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(hDir),
        .I3(icmp_ln1894_fu_481_p2),
        .I4(icmp_ln1889_fu_470_p2),
        .I5(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h56665565A999AA9A)) 
    i__carry_i_4__2
       (.I0(zext_ln1914_1_cast_reg_885[2]),
        .I1(\boxHCoord[15]_i_2_n_3 ),
        .I2(vDir),
        .I3(icmp_ln1906_fu_507_p2),
        .I4(icmp_ln1901_fu_496_p2),
        .I5(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(x_1_reg_899[0]),
        .I1(boxRight_fu_629_p2_carry_n_10),
        .O(i__carry_i_4__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__4
       (.I0(\_inferred__1/i__carry__2_0 [0]),
        .I1(boxBottom_fu_634_p2_carry_n_10),
        .O(i__carry_i_4__4_n_3));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5__0
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .O(\zext_ln1914_1_cast_reg_885_reg[4]_0 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1889_fu_470_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1889_fu_470_p2_carry_n_3,icmp_ln1889_fu_470_p2_carry_n_4,icmp_ln1889_fu_470_p2_carry_n_5,icmp_ln1889_fu_470_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1889_fu_470_p2_carry_i_1_n_3,icmp_ln1889_fu_470_p2_carry_i_2_n_3,icmp_ln1889_fu_470_p2_carry_i_3_n_3,icmp_ln1889_fu_470_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1889_fu_470_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1889_fu_470_p2_carry_i_5_n_3,icmp_ln1889_fu_470_p2_carry_i_6_n_3,icmp_ln1889_fu_470_p2_carry_i_7_n_3,icmp_ln1889_fu_470_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1889_fu_470_p2_carry__0
       (.CI(icmp_ln1889_fu_470_p2_carry_n_3),
        .CO({icmp_ln1889_fu_470_p2,icmp_ln1889_fu_470_p2_carry__0_n_4,icmp_ln1889_fu_470_p2_carry__0_n_5,icmp_ln1889_fu_470_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1889_fu_470_p2_carry__0_i_1_n_3,icmp_ln1889_fu_470_p2_carry__0_i_2_n_3,icmp_ln1889_fu_470_p2_carry__0_i_3_n_3,icmp_ln1889_fu_470_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1889_fu_470_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1889_fu_470_p2_carry__0_i_5_n_3,icmp_ln1889_fu_470_p2_carry__0_i_6_n_3,icmp_ln1889_fu_470_p2_carry__0_i_7_n_3,icmp_ln1889_fu_470_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_144_reg[15]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[15]),
        .I2(boxHCoord_loc_1_fu_144_reg[14]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[14]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_144_reg[13]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[13]),
        .I2(boxHCoord_loc_1_fu_144_reg[12]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[12]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_144_reg[11]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[11]),
        .I2(boxHCoord_loc_1_fu_144_reg[10]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[10]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_144_reg[9]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[9]),
        .I2(boxHCoord_loc_1_fu_144_reg[8]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[8]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry__0_i_5
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[15]),
        .I1(boxHCoord_loc_1_fu_144_reg[15]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[14]),
        .I3(boxHCoord_loc_1_fu_144_reg[14]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry__0_i_6
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[13]),
        .I1(boxHCoord_loc_1_fu_144_reg[13]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[12]),
        .I3(boxHCoord_loc_1_fu_144_reg[12]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry__0_i_7
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[11]),
        .I1(boxHCoord_loc_1_fu_144_reg[11]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[10]),
        .I3(boxHCoord_loc_1_fu_144_reg[10]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry__0_i_8
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[9]),
        .I1(boxHCoord_loc_1_fu_144_reg[9]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[8]),
        .I3(boxHCoord_loc_1_fu_144_reg[8]),
        .O(icmp_ln1889_fu_470_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry_i_1
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[7]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[6]),
        .O(icmp_ln1889_fu_470_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry_i_2
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[5]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[4]),
        .O(icmp_ln1889_fu_470_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry_i_3
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[3]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[2]),
        .O(icmp_ln1889_fu_470_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_470_p2_carry_i_4
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .I1(icmp_ln1889_fu_470_p2_carry__0_0[1]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .I3(icmp_ln1889_fu_470_p2_carry__0_0[0]),
        .O(icmp_ln1889_fu_470_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry_i_5
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[7]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[6]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(icmp_ln1889_fu_470_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry_i_6
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[5]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[4]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(icmp_ln1889_fu_470_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry_i_7
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[3]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[2]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(icmp_ln1889_fu_470_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_470_p2_carry_i_8
       (.I0(icmp_ln1889_fu_470_p2_carry__0_0[1]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .I2(icmp_ln1889_fu_470_p2_carry__0_0[0]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .O(icmp_ln1889_fu_470_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1894_fu_481_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1894_fu_481_p2_carry_n_3,icmp_ln1894_fu_481_p2_carry_n_4,icmp_ln1894_fu_481_p2_carry_n_5,icmp_ln1894_fu_481_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1894_fu_481_p2_carry_i_1_n_3,icmp_ln1894_fu_481_p2_carry_i_2_n_3,icmp_ln1894_fu_481_p2_carry_i_3_n_3,icmp_ln1894_fu_481_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1894_fu_481_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1894_fu_481_p2_carry_i_5_n_3,icmp_ln1894_fu_481_p2_carry_i_6_n_3,icmp_ln1894_fu_481_p2_carry_i_7_n_3,icmp_ln1894_fu_481_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1894_fu_481_p2_carry__0
       (.CI(icmp_ln1894_fu_481_p2_carry_n_3),
        .CO({icmp_ln1894_fu_481_p2,icmp_ln1894_fu_481_p2_carry__0_n_4,icmp_ln1894_fu_481_p2_carry__0_n_5,icmp_ln1894_fu_481_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1894_fu_481_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1894_fu_481_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1894_fu_481_p2_carry__0_i_2_n_3,icmp_ln1894_fu_481_p2_carry__0_i_3_n_3,icmp_ln1894_fu_481_p2_carry__0_i_4_n_3,icmp_ln1894_fu_481_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1894_fu_481_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_144_reg[9]),
        .I1(zext_ln1914_1_cast_reg_885[8]),
        .I2(boxHCoord_loc_1_fu_144_reg[8]),
        .O(icmp_ln1894_fu_481_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_481_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_144_reg[15]),
        .I1(boxHCoord_loc_1_fu_144_reg[14]),
        .O(icmp_ln1894_fu_481_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_481_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_144_reg[12]),
        .I1(boxHCoord_loc_1_fu_144_reg[13]),
        .O(icmp_ln1894_fu_481_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_481_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_144_reg[10]),
        .I1(boxHCoord_loc_1_fu_144_reg[11]),
        .O(icmp_ln1894_fu_481_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1894_fu_481_p2_carry__0_i_5
       (.I0(boxHCoord_loc_1_fu_144_reg[9]),
        .I1(zext_ln1914_1_cast_reg_885[8]),
        .I2(boxHCoord_loc_1_fu_144_reg[8]),
        .O(icmp_ln1894_fu_481_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1894_fu_481_p2_carry_i_1
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I1(zext_ln1914_1_cast_reg_885[7]),
        .I2(zext_ln1914_1_cast_reg_885[6]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(icmp_ln1894_fu_481_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1894_fu_481_p2_carry_i_2
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I1(zext_ln1914_1_cast_reg_885[5]),
        .I2(zext_ln1914_1_cast_reg_885[4]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(icmp_ln1894_fu_481_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1894_fu_481_p2_carry_i_3
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I1(zext_ln1914_1_cast_reg_885[3]),
        .I2(zext_ln1914_1_cast_reg_885[2]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(icmp_ln1894_fu_481_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1894_fu_481_p2_carry_i_4
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .O(icmp_ln1894_fu_481_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_481_p2_carry_i_5
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I2(zext_ln1914_1_cast_reg_885[6]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(icmp_ln1894_fu_481_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_481_p2_carry_i_6
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I2(zext_ln1914_1_cast_reg_885[4]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(icmp_ln1894_fu_481_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_481_p2_carry_i_7
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I2(zext_ln1914_1_cast_reg_885[2]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(icmp_ln1894_fu_481_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1894_fu_481_p2_carry_i_8
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .I1(zext_ln1914_1_cast_reg_885[1]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .O(icmp_ln1894_fu_481_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1901_fu_496_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1901_fu_496_p2_carry_n_3,icmp_ln1901_fu_496_p2_carry_n_4,icmp_ln1901_fu_496_p2_carry_n_5,icmp_ln1901_fu_496_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1901_fu_496_p2_carry_i_1_n_3,icmp_ln1901_fu_496_p2_carry_i_2_n_3,icmp_ln1901_fu_496_p2_carry_i_3_n_3,icmp_ln1901_fu_496_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1901_fu_496_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1901_fu_496_p2_carry_i_5_n_3,icmp_ln1901_fu_496_p2_carry_i_6_n_3,icmp_ln1901_fu_496_p2_carry_i_7_n_3,icmp_ln1901_fu_496_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1901_fu_496_p2_carry__0
       (.CI(icmp_ln1901_fu_496_p2_carry_n_3),
        .CO({icmp_ln1901_fu_496_p2,icmp_ln1901_fu_496_p2_carry__0_n_4,icmp_ln1901_fu_496_p2_carry__0_n_5,icmp_ln1901_fu_496_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1901_fu_496_p2_carry__0_i_1_n_3,icmp_ln1901_fu_496_p2_carry__0_i_2_n_3,icmp_ln1901_fu_496_p2_carry__0_i_3_n_3,icmp_ln1901_fu_496_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1901_fu_496_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1901_fu_496_p2_carry__0_i_5_n_3,icmp_ln1901_fu_496_p2_carry__0_i_6_n_3,icmp_ln1901_fu_496_p2_carry__0_i_7_n_3,icmp_ln1901_fu_496_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_140_reg[15]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[15]),
        .I2(boxVCoord_loc_1_fu_140_reg[14]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[14]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_140_reg[13]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[13]),
        .I2(boxVCoord_loc_1_fu_140_reg[12]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[12]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_140_reg[11]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[11]),
        .I2(boxVCoord_loc_1_fu_140_reg[10]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[10]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_140_reg[9]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[9]),
        .I2(boxVCoord_loc_1_fu_140_reg[8]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[8]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry__0_i_5
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[15]),
        .I1(boxVCoord_loc_1_fu_140_reg[15]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[14]),
        .I3(boxVCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry__0_i_6
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[13]),
        .I1(boxVCoord_loc_1_fu_140_reg[13]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[12]),
        .I3(boxVCoord_loc_1_fu_140_reg[12]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry__0_i_7
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[11]),
        .I1(boxVCoord_loc_1_fu_140_reg[11]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[10]),
        .I3(boxVCoord_loc_1_fu_140_reg[10]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry__0_i_8
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[9]),
        .I1(boxVCoord_loc_1_fu_140_reg[9]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[8]),
        .I3(boxVCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1901_fu_496_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry_i_1
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[7]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[6]),
        .O(icmp_ln1901_fu_496_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry_i_2
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[5]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[4]),
        .O(icmp_ln1901_fu_496_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry_i_3
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[3]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[2]),
        .O(icmp_ln1901_fu_496_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_496_p2_carry_i_4
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I1(icmp_ln1901_fu_496_p2_carry__0_0[1]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I3(icmp_ln1901_fu_496_p2_carry__0_0[0]),
        .O(icmp_ln1901_fu_496_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry_i_5
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[7]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[6]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1901_fu_496_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry_i_6
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[5]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[4]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1901_fu_496_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry_i_7
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[3]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[2]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1901_fu_496_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_496_p2_carry_i_8
       (.I0(icmp_ln1901_fu_496_p2_carry__0_0[1]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(icmp_ln1901_fu_496_p2_carry__0_0[0]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .O(icmp_ln1901_fu_496_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1906_fu_507_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1906_fu_507_p2_carry_n_3,icmp_ln1906_fu_507_p2_carry_n_4,icmp_ln1906_fu_507_p2_carry_n_5,icmp_ln1906_fu_507_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1906_fu_507_p2_carry_i_1_n_3,icmp_ln1906_fu_507_p2_carry_i_2_n_3,icmp_ln1906_fu_507_p2_carry_i_3_n_3,icmp_ln1906_fu_507_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1906_fu_507_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1906_fu_507_p2_carry_i_5_n_3,icmp_ln1906_fu_507_p2_carry_i_6_n_3,icmp_ln1906_fu_507_p2_carry_i_7_n_3,icmp_ln1906_fu_507_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1906_fu_507_p2_carry__0
       (.CI(icmp_ln1906_fu_507_p2_carry_n_3),
        .CO({icmp_ln1906_fu_507_p2,icmp_ln1906_fu_507_p2_carry__0_n_4,icmp_ln1906_fu_507_p2_carry__0_n_5,icmp_ln1906_fu_507_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1906_fu_507_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1906_fu_507_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1906_fu_507_p2_carry__0_i_2_n_3,icmp_ln1906_fu_507_p2_carry__0_i_3_n_3,icmp_ln1906_fu_507_p2_carry__0_i_4_n_3,icmp_ln1906_fu_507_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1906_fu_507_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_140_reg[9]),
        .I1(zext_ln1914_1_cast_reg_885[8]),
        .I2(boxVCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1906_fu_507_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_507_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_140_reg[15]),
        .I1(boxVCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1906_fu_507_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_507_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_140_reg[12]),
        .I1(boxVCoord_loc_1_fu_140_reg[13]),
        .O(icmp_ln1906_fu_507_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_507_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_140_reg[10]),
        .I1(boxVCoord_loc_1_fu_140_reg[11]),
        .O(icmp_ln1906_fu_507_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1906_fu_507_p2_carry__0_i_5
       (.I0(boxVCoord_loc_1_fu_140_reg[9]),
        .I1(boxVCoord_loc_1_fu_140_reg[8]),
        .I2(zext_ln1914_1_cast_reg_885[8]),
        .O(icmp_ln1906_fu_507_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1906_fu_507_p2_carry_i_1
       (.I0(zext_ln1914_1_cast_reg_885[7]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(zext_ln1914_1_cast_reg_885[6]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1906_fu_507_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1906_fu_507_p2_carry_i_2
       (.I0(zext_ln1914_1_cast_reg_885[5]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(zext_ln1914_1_cast_reg_885[4]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1906_fu_507_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1906_fu_507_p2_carry_i_3
       (.I0(zext_ln1914_1_cast_reg_885[3]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(zext_ln1914_1_cast_reg_885[2]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1906_fu_507_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1906_fu_507_p2_carry_i_4
       (.I0(zext_ln1914_1_cast_reg_885[1]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(icmp_ln1906_fu_507_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_507_p2_carry_i_5
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(zext_ln1914_1_cast_reg_885[7]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(zext_ln1914_1_cast_reg_885[6]),
        .O(icmp_ln1906_fu_507_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_507_p2_carry_i_6
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(zext_ln1914_1_cast_reg_885[5]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(zext_ln1914_1_cast_reg_885[4]),
        .O(icmp_ln1906_fu_507_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_507_p2_carry_i_7
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(zext_ln1914_1_cast_reg_885[3]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(zext_ln1914_1_cast_reg_885[2]),
        .O(icmp_ln1906_fu_507_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1906_fu_507_p2_carry_i_8
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(zext_ln1914_1_cast_reg_885[1]),
        .O(icmp_ln1906_fu_507_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1932_fu_639_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1932_fu_639_p2_carry_n_3,icmp_ln1932_fu_639_p2_carry_n_4,icmp_ln1932_fu_639_p2_carry_n_5,icmp_ln1932_fu_639_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1932_fu_639_p2_carry_i_1_n_3,icmp_ln1932_fu_639_p2_carry_i_2_n_3,icmp_ln1932_fu_639_p2_carry_i_3_n_3,icmp_ln1932_fu_639_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1932_fu_639_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1932_fu_639_p2_carry_i_5_n_3,icmp_ln1932_fu_639_p2_carry_i_6_n_3,icmp_ln1932_fu_639_p2_carry_i_7_n_3,icmp_ln1932_fu_639_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1932_fu_639_p2_carry__0
       (.CI(icmp_ln1932_fu_639_p2_carry_n_3),
        .CO({icmp_ln1932_fu_639_p2,icmp_ln1932_fu_639_p2_carry__0_n_4,icmp_ln1932_fu_639_p2_carry__0_n_5,icmp_ln1932_fu_639_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1932_fu_639_p2_carry__0_i_1_n_3,icmp_ln1932_fu_639_p2_carry__0_i_2_n_3,icmp_ln1932_fu_639_p2_carry__0_i_3_n_3,icmp_ln1932_fu_639_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1932_fu_639_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1932_fu_639_p2_carry__0_i_5_n_3,icmp_ln1932_fu_639_p2_carry__0_i_6_n_3,icmp_ln1932_fu_639_p2_carry__0_i_7_n_3,icmp_ln1932_fu_639_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_140_reg[15]),
        .I1(\_inferred__1/i__carry__2_0 [15]),
        .I2(boxVCoord_loc_1_fu_140_reg[14]),
        .I3(\_inferred__1/i__carry__2_0 [14]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_140_reg[13]),
        .I1(\_inferred__1/i__carry__2_0 [13]),
        .I2(boxVCoord_loc_1_fu_140_reg[12]),
        .I3(\_inferred__1/i__carry__2_0 [12]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_140_reg[11]),
        .I1(\_inferred__1/i__carry__2_0 [11]),
        .I2(boxVCoord_loc_1_fu_140_reg[10]),
        .I3(\_inferred__1/i__carry__2_0 [10]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_140_reg[9]),
        .I1(\_inferred__1/i__carry__2_0 [9]),
        .I2(boxVCoord_loc_1_fu_140_reg[8]),
        .I3(\_inferred__1/i__carry__2_0 [8]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_5
       (.I0(\_inferred__1/i__carry__2_0 [15]),
        .I1(boxVCoord_loc_1_fu_140_reg[15]),
        .I2(\_inferred__1/i__carry__2_0 [14]),
        .I3(boxVCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_6
       (.I0(\_inferred__1/i__carry__2_0 [13]),
        .I1(boxVCoord_loc_1_fu_140_reg[13]),
        .I2(\_inferred__1/i__carry__2_0 [12]),
        .I3(boxVCoord_loc_1_fu_140_reg[12]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_7
       (.I0(\_inferred__1/i__carry__2_0 [11]),
        .I1(boxVCoord_loc_1_fu_140_reg[11]),
        .I2(\_inferred__1/i__carry__2_0 [10]),
        .I3(boxVCoord_loc_1_fu_140_reg[10]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_8
       (.I0(\_inferred__1/i__carry__2_0 [9]),
        .I1(boxVCoord_loc_1_fu_140_reg[9]),
        .I2(\_inferred__1/i__carry__2_0 [8]),
        .I3(boxVCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_1
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(\_inferred__1/i__carry__2_0 [7]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(\_inferred__1/i__carry__2_0 [6]),
        .O(icmp_ln1932_fu_639_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_2
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(\_inferred__1/i__carry__2_0 [5]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(\_inferred__1/i__carry__2_0 [4]),
        .O(icmp_ln1932_fu_639_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_3
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(\_inferred__1/i__carry__2_0 [3]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(\_inferred__1/i__carry__2_0 [2]),
        .O(icmp_ln1932_fu_639_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_4
       (.I0(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I1(\_inferred__1/i__carry__2_0 [1]),
        .I2(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I3(\_inferred__1/i__carry__2_0 [0]),
        .O(icmp_ln1932_fu_639_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_5
       (.I0(\_inferred__1/i__carry__2_0 [7]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(\_inferred__1/i__carry__2_0 [6]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1932_fu_639_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_6
       (.I0(\_inferred__1/i__carry__2_0 [5]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(\_inferred__1/i__carry__2_0 [4]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1932_fu_639_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_7
       (.I0(\_inferred__1/i__carry__2_0 [3]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(\_inferred__1/i__carry__2_0 [2]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1932_fu_639_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_8
       (.I0(\_inferred__1/i__carry__2_0 [1]),
        .I1(\boxVCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(\_inferred__1/i__carry__2_0 [0]),
        .I3(\boxVCoord_loc_1_fu_140_reg[7]_0 [0]),
        .O(icmp_ln1932_fu_639_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1937_fu_655_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1937_fu_655_p2_carry_n_3,icmp_ln1937_fu_655_p2_carry_n_4,icmp_ln1937_fu_655_p2_carry_n_5,icmp_ln1937_fu_655_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1937_fu_655_p2_carry_i_1_n_3,icmp_ln1937_fu_655_p2_carry_i_2_n_3,icmp_ln1937_fu_655_p2_carry_i_3_n_3,icmp_ln1937_fu_655_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1937_fu_655_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1937_fu_655_p2_carry_i_5_n_3,icmp_ln1937_fu_655_p2_carry_i_6_n_3,icmp_ln1937_fu_655_p2_carry_i_7_n_3,icmp_ln1937_fu_655_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1937_fu_655_p2_carry__0
       (.CI(icmp_ln1937_fu_655_p2_carry_n_3),
        .CO({icmp_ln1937_fu_655_p2,icmp_ln1937_fu_655_p2_carry__0_n_4,icmp_ln1937_fu_655_p2_carry__0_n_5,icmp_ln1937_fu_655_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1937_fu_655_p2_carry__0_i_1_n_3,icmp_ln1937_fu_655_p2_carry__0_i_2_n_3,icmp_ln1937_fu_655_p2_carry__0_i_3_n_3,icmp_ln1937_fu_655_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1937_fu_655_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1937_fu_655_p2_carry__0_i_5_n_3,icmp_ln1937_fu_655_p2_carry__0_i_6_n_3,icmp_ln1937_fu_655_p2_carry__0_i_7_n_3,icmp_ln1937_fu_655_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_144_reg[15]),
        .I1(x_1_reg_899[15]),
        .I2(boxHCoord_loc_1_fu_144_reg[14]),
        .I3(x_1_reg_899[14]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_144_reg[13]),
        .I1(x_1_reg_899[13]),
        .I2(boxHCoord_loc_1_fu_144_reg[12]),
        .I3(x_1_reg_899[12]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_144_reg[11]),
        .I1(x_1_reg_899[11]),
        .I2(boxHCoord_loc_1_fu_144_reg[10]),
        .I3(x_1_reg_899[10]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_144_reg[9]),
        .I1(x_1_reg_899[9]),
        .I2(boxHCoord_loc_1_fu_144_reg[8]),
        .I3(x_1_reg_899[8]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_5
       (.I0(x_1_reg_899[15]),
        .I1(boxHCoord_loc_1_fu_144_reg[15]),
        .I2(x_1_reg_899[14]),
        .I3(boxHCoord_loc_1_fu_144_reg[14]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_6
       (.I0(x_1_reg_899[13]),
        .I1(boxHCoord_loc_1_fu_144_reg[13]),
        .I2(x_1_reg_899[12]),
        .I3(boxHCoord_loc_1_fu_144_reg[12]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_7
       (.I0(x_1_reg_899[11]),
        .I1(boxHCoord_loc_1_fu_144_reg[11]),
        .I2(x_1_reg_899[10]),
        .I3(boxHCoord_loc_1_fu_144_reg[10]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_8
       (.I0(x_1_reg_899[9]),
        .I1(boxHCoord_loc_1_fu_144_reg[9]),
        .I2(x_1_reg_899[8]),
        .I3(boxHCoord_loc_1_fu_144_reg[8]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_1
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I1(x_1_reg_899[7]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .I3(x_1_reg_899[6]),
        .O(icmp_ln1937_fu_655_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_2
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I1(x_1_reg_899[5]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .I3(x_1_reg_899[4]),
        .O(icmp_ln1937_fu_655_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_3
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I1(x_1_reg_899[3]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .I3(x_1_reg_899[2]),
        .O(icmp_ln1937_fu_655_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_4
       (.I0(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .I1(x_1_reg_899[1]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .I3(x_1_reg_899[0]),
        .O(icmp_ln1937_fu_655_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_5
       (.I0(x_1_reg_899[7]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [7]),
        .I2(x_1_reg_899[6]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [6]),
        .O(icmp_ln1937_fu_655_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_6
       (.I0(x_1_reg_899[5]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [5]),
        .I2(x_1_reg_899[4]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [4]),
        .O(icmp_ln1937_fu_655_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_7
       (.I0(x_1_reg_899[3]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [3]),
        .I2(x_1_reg_899[2]),
        .I3(\boxHCoord_loc_1_fu_144_reg[7]_0 [2]),
        .O(icmp_ln1937_fu_655_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_8
       (.I0(x_1_reg_899[1]),
        .I1(\boxHCoord_loc_1_fu_144_reg[7]_0 [1]),
        .I2(\boxHCoord_loc_1_fu_144_reg[7]_0 [0]),
        .I3(x_1_reg_899[0]),
        .O(icmp_ln1937_fu_655_p2_carry_i_8_n_3));
  CARRY4 icmp_ln1963_fu_576_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1963_fu_576_p2_carry_n_3,icmp_ln1963_fu_576_p2_carry_n_4,icmp_ln1963_fu_576_p2_carry_n_5,icmp_ln1963_fu_576_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1963_fu_576_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1963_fu_576_p2_carry_i_1_n_3,icmp_ln1963_fu_576_p2_carry_i_2_n_3,icmp_ln1963_fu_576_p2_carry_i_3_n_3,icmp_ln1963_fu_576_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1963_fu_576_p2_carry__0
       (.CI(icmp_ln1963_fu_576_p2_carry_n_3),
        .CO({NLW_icmp_ln1963_fu_576_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1963_fu_576_p2,icmp_ln1963_fu_576_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1963_fu_576_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1963_fu_576_p2_carry__0_i_1_n_3,icmp_ln1963_fu_576_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1963_fu_576_p2_carry__0_i_1
       (.I0(icmp_ln1963_fu_576_p2_carry__0_0[15]),
        .I1(x_fu_136_reg[15]),
        .O(icmp_ln1963_fu_576_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_576_p2_carry__0_i_2
       (.I0(x_fu_136_reg[12]),
        .I1(icmp_ln1963_fu_576_p2_carry__0_0[12]),
        .I2(x_fu_136_reg[13]),
        .I3(icmp_ln1963_fu_576_p2_carry__0_0[13]),
        .I4(icmp_ln1963_fu_576_p2_carry__0_0[14]),
        .I5(x_fu_136_reg[14]),
        .O(icmp_ln1963_fu_576_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_576_p2_carry_i_1
       (.I0(icmp_ln1963_fu_576_p2_carry__0_0[11]),
        .I1(out[11]),
        .I2(out[9]),
        .I3(icmp_ln1963_fu_576_p2_carry__0_0[9]),
        .I4(out[10]),
        .I5(icmp_ln1963_fu_576_p2_carry__0_0[10]),
        .O(icmp_ln1963_fu_576_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_576_p2_carry_i_2
       (.I0(icmp_ln1963_fu_576_p2_carry__0_0[8]),
        .I1(out[8]),
        .I2(out[6]),
        .I3(icmp_ln1963_fu_576_p2_carry__0_0[6]),
        .I4(out[7]),
        .I5(icmp_ln1963_fu_576_p2_carry__0_0[7]),
        .O(icmp_ln1963_fu_576_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_576_p2_carry_i_3
       (.I0(icmp_ln1963_fu_576_p2_carry__0_0[5]),
        .I1(out[5]),
        .I2(out[4]),
        .I3(icmp_ln1963_fu_576_p2_carry__0_0[4]),
        .I4(out[3]),
        .I5(icmp_ln1963_fu_576_p2_carry__0_0[3]),
        .O(icmp_ln1963_fu_576_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_576_p2_carry_i_4
       (.I0(icmp_ln1963_fu_576_p2_carry__0_0[2]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(icmp_ln1963_fu_576_p2_carry__0_0[0]),
        .I4(out[1]),
        .I5(icmp_ln1963_fu_576_p2_carry__0_0[1]),
        .O(icmp_ln1963_fu_576_p2_carry_i_4_n_3));
  CARRY4 \icmp_ln774_fu_440_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln774_fu_440_p2_inferred__0/i__carry_n_3 ,\icmp_ln774_fu_440_p2_inferred__0/i__carry_n_4 ,\icmp_ln774_fu_440_p2_inferred__0/i__carry_n_5 ,\icmp_ln774_fu_440_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \icmp_ln774_fu_440_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln774_fu_440_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],icmp_ln774_fu_440_p2,\icmp_ln774_fu_440_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln774_fu_440_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__1_n_3,i__carry__0_i_2_n_3}));
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \icmp_ln774_reg_915[0]_i_1 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln774_reg_915_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .Q(icmp_ln774_reg_915_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln774_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln774_fu_440_p2),
        .Q(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_1 
       (.I0(push_0),
        .I1(\mOutPtr_reg[4] ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hAAA6AAAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push_1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[1]_1 [2]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push_1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln774_reg_915_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[1]_1 [2]),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1963_reg_952[0]_i_1 
       (.I0(icmp_ln1963_fu_576_p2),
        .I1(cmp2_i_reg_560),
        .O(or_ln1963_fu_581_p2));
  FDRE \or_ln1963_reg_952_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1963_reg_952),
        .Q(or_ln1963_reg_952_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln1963_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1963_fu_581_p2),
        .Q(or_ln1963_reg_952),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hCCCC2ECC)) 
    \vDir[0]_i_1 
       (.I0(icmp_ln1901_fu_496_p2),
        .I1(vDir),
        .I2(icmp_ln1906_fu_507_p2),
        .I3(ap_condition_227),
        .I4(\boxHCoord[15]_i_2_n_3 ),
        .O(\vDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vDir[0]_i_1_n_3 ),
        .Q(vDir),
        .R(1'b0));
  design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R whiYuv_2_U
       (.E(ap_phi_reg_pp0_iter3_pix_reg_388_0),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_368[10:8]),
        .\SRL_SIG_reg[15][20]_srl16 (\SRL_SIG_reg[15][35]_srl16 ),
        .\SRL_SIG_reg[15][22]_srl16 (\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .and10_i_reg_522(and10_i_reg_522),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .in(in[22:20]),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\q0_reg[10]_0 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\q0_reg[10]_1 (\icmp_ln774_reg_915_reg_n_3_[0] ),
        .\q0_reg[10]_2 (\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[1] ),
        .\q0_reg[10]_3 (\ap_phi_reg_pp0_iter2_phi_ln1975_reg_340_reg_n_3_[0] ));
  FDRE \x_1_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[0]),
        .Q(x_1_reg_899[0]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[10]),
        .Q(x_1_reg_899[10]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[11]),
        .Q(x_1_reg_899[11]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_136_reg[12]),
        .Q(x_1_reg_899[12]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_136_reg[13]),
        .Q(x_1_reg_899[13]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_136_reg[14]),
        .Q(x_1_reg_899[14]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_136_reg[15]),
        .Q(x_1_reg_899[15]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[1]),
        .Q(x_1_reg_899[1]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[2]),
        .Q(x_1_reg_899[2]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[3]),
        .Q(x_1_reg_899[3]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[4]),
        .Q(x_1_reg_899[4]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[5]),
        .Q(x_1_reg_899[5]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[6]),
        .Q(x_1_reg_899[6]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[7]),
        .Q(x_1_reg_899[7]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[8]),
        .Q(x_1_reg_899[8]),
        .R(1'b0));
  FDRE \x_1_reg_899_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[9]),
        .Q(x_1_reg_899[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_136[0]_i_2 
       (.I0(ap_condition_227),
        .I1(icmp_ln774_fu_440_p2),
        .O(x_fu_136));
  LUT1 #(
    .INIT(2'h1)) 
    \x_fu_136[0]_i_5 
       (.I0(out[0]),
        .O(\x_fu_136[0]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[0]_i_3_n_10 ),
        .Q(out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_136_reg[0]_i_3_n_3 ,\x_fu_136_reg[0]_i_3_n_4 ,\x_fu_136_reg[0]_i_3_n_5 ,\x_fu_136_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_fu_136_reg[0]_i_3_n_7 ,\x_fu_136_reg[0]_i_3_n_8 ,\x_fu_136_reg[0]_i_3_n_9 ,\x_fu_136_reg[0]_i_3_n_10 }),
        .S({out[3:1],\x_fu_136[0]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[8]_i_1_n_8 ),
        .Q(out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[8]_i_1_n_7 ),
        .Q(out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[12]_i_1_n_10 ),
        .Q(x_fu_136_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[12]_i_1 
       (.CI(\x_fu_136_reg[8]_i_1_n_3 ),
        .CO({\NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED [3],\x_fu_136_reg[12]_i_1_n_4 ,\x_fu_136_reg[12]_i_1_n_5 ,\x_fu_136_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_136_reg[12]_i_1_n_7 ,\x_fu_136_reg[12]_i_1_n_8 ,\x_fu_136_reg[12]_i_1_n_9 ,\x_fu_136_reg[12]_i_1_n_10 }),
        .S(x_fu_136_reg));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[12]_i_1_n_9 ),
        .Q(x_fu_136_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[12]_i_1_n_8 ),
        .Q(x_fu_136_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[12]_i_1_n_7 ),
        .Q(x_fu_136_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[0]_i_3_n_9 ),
        .Q(out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[0]_i_3_n_8 ),
        .Q(out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[0]_i_3_n_7 ),
        .Q(out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[4]_i_1_n_10 ),
        .Q(out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[4]_i_1 
       (.CI(\x_fu_136_reg[0]_i_3_n_3 ),
        .CO({\x_fu_136_reg[4]_i_1_n_3 ,\x_fu_136_reg[4]_i_1_n_4 ,\x_fu_136_reg[4]_i_1_n_5 ,\x_fu_136_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_136_reg[4]_i_1_n_7 ,\x_fu_136_reg[4]_i_1_n_8 ,\x_fu_136_reg[4]_i_1_n_9 ,\x_fu_136_reg[4]_i_1_n_10 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[4]_i_1_n_9 ),
        .Q(out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[4]_i_1_n_8 ),
        .Q(out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[4]_i_1_n_7 ),
        .Q(out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[8]_i_1_n_10 ),
        .Q(out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_136_reg[8]_i_1 
       (.CI(\x_fu_136_reg[4]_i_1_n_3 ),
        .CO({\x_fu_136_reg[8]_i_1_n_3 ,\x_fu_136_reg[8]_i_1_n_4 ,\x_fu_136_reg[8]_i_1_n_5 ,\x_fu_136_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_136_reg[8]_i_1_n_7 ,\x_fu_136_reg[8]_i_1_n_8 ,\x_fu_136_reg[8]_i_1_n_9 ,\x_fu_136_reg[8]_i_1_n_10 }),
        .S(out[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_136),
        .D(\x_fu_136_reg[8]_i_1_n_9 ),
        .Q(out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \zext_ln1914_1_cast_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[0]),
        .Q(zext_ln1914_1_cast_reg_885[1]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[1]),
        .Q(zext_ln1914_1_cast_reg_885[2]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[2]),
        .Q(zext_ln1914_1_cast_reg_885[3]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[3]),
        .Q(zext_ln1914_1_cast_reg_885[4]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[4]),
        .Q(zext_ln1914_1_cast_reg_885[5]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[5]),
        .Q(zext_ln1914_1_cast_reg_885[6]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[6]),
        .Q(zext_ln1914_1_cast_reg_885[7]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_885_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1914_1[7]),
        .Q(zext_ln1914_1_cast_reg_885[8]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
   (E,
    in,
    ap_clk,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter3,
    bckgndYUV_empty_n,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    Q,
    \SRL_SIG_reg[15][22]_srl16 ,
    \SRL_SIG_reg[15][20]_srl16 ,
    and10_i_reg_522,
    \q0_reg[10]_2 ,
    \q0_reg[10]_3 );
  output [0:0]E;
  output [2:0]in;
  input ap_clk;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter3;
  input bckgndYUV_empty_n;
  input \q0_reg[10]_0 ;
  input \q0_reg[10]_1 ;
  input [2:0]Q;
  input \SRL_SIG_reg[15][22]_srl16 ;
  input \SRL_SIG_reg[15][20]_srl16 ;
  input and10_i_reg_522;
  input \q0_reg[10]_2 ;
  input \q0_reg[10]_3 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire \SRL_SIG_reg[15][20]_srl16 ;
  wire \SRL_SIG_reg[15][22]_srl16 ;
  wire and10_i_reg_522;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire bckgndYUV_empty_n;
  wire [2:0]in;
  wire ovrlayYUV_full_n;
  wire [10:10]q0;
  wire \q0[10]_i_1__1_n_3 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;

  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[15][22]_srl16 ),
        .I2(q0),
        .I3(\SRL_SIG_reg[15][20]_srl16 ),
        .I4(and10_i_reg_522),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[15][22]_srl16 ),
        .I2(q0),
        .I3(\SRL_SIG_reg[15][20]_srl16 ),
        .I4(and10_i_reg_522),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[15][22]_srl16 ),
        .I2(q0),
        .I3(\SRL_SIG_reg[15][20]_srl16 ),
        .I4(and10_i_reg_522),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hBB00B000)) 
    \ap_phi_reg_pp0_iter3_pix_reg_388[11]_i_1 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(\q0_reg[10]_0 ),
        .I4(\q0_reg[10]_1 ),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[10]_i_1__1 
       (.I0(\q0_reg[10]_2 ),
        .I1(\q0_reg[10]_3 ),
        .O(\q0[10]_i_1__1_n_3 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[10]_i_1__1_n_3 ),
        .Q(q0),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
   (grp_fu_1699_p2,
    trunc_ln565_11_reg_4965_pp0_iter1_reg,
    ap_clk,
    DI,
    \loop[10].remd_tmp_reg[11][0] );
  output [2:0]grp_fu_1699_p2;
  input [8:0]trunc_ln565_11_reg_4965_pp0_iter1_reg;
  input ap_clk;
  input [0:0]DI;
  input \loop[10].remd_tmp_reg[11][0] ;

  wire [0:0]DI;
  wire ap_clk;
  wire [2:0]grp_fu_1699_p2;
  wire \loop[10].remd_tmp_reg[11][0] ;
  wire [2:0]remd;
  wire [8:0]trunc_ln565_11_reg_4965_pp0_iter1_reg;

  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_24 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.DI(DI),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0]_0 (\loop[10].remd_tmp_reg[11][0] ),
        .remd(remd),
        .trunc_ln565_11_reg_4965_pp0_iter1_reg(trunc_ln565_11_reg_4965_pp0_iter1_reg));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_1699_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_1699_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_1699_p2[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_20
   (grp_fu_1705_p2,
    add_ln549_1_reg_4987_pp0_iter1_reg,
    ap_clk,
    \loop[10].remd_tmp_reg[11][0] );
  output [2:0]grp_fu_1705_p2;
  input [9:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  input ap_clk;
  input \loop[10].remd_tmp_reg[11][0] ;

  wire [9:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  wire ap_clk;
  wire [2:0]grp_fu_1705_p2;
  wire \loop[10].remd_tmp_reg[11][0] ;
  wire [2:0]remd;

  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_23 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.add_ln549_1_reg_4987_pp0_iter1_reg(add_ln549_1_reg_4987_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .\loop[10].remd_tmp_reg[11][0]_0 (\loop[10].remd_tmp_reg[11][0] ),
        .remd(remd));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_1705_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_1705_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_1705_p2[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_21
   (p_1_in,
    \loop[9].dividend_tmp_reg[10][10]__0 ,
    grp_fu_1711_p2,
    add_ln549_reg_4981_pp0_iter1_reg,
    ap_clk,
    add_ln549_1_reg_4987_pp0_iter1_reg);
  output [0:0]p_1_in;
  output \loop[9].dividend_tmp_reg[10][10]__0 ;
  output [2:0]grp_fu_1711_p2;
  input [9:0]add_ln549_reg_4981_pp0_iter1_reg;
  input ap_clk;
  input [0:0]add_ln549_1_reg_4987_pp0_iter1_reg;

  wire [0:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  wire [9:0]add_ln549_reg_4981_pp0_iter1_reg;
  wire ap_clk;
  wire [2:0]grp_fu_1711_p2;
  wire \loop[9].dividend_tmp_reg[10][10]__0 ;
  wire [0:0]p_1_in;
  wire [2:0]remd;

  design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.add_ln549_1_reg_4987_pp0_iter1_reg(add_ln549_1_reg_4987_pp0_iter1_reg),
        .add_ln549_reg_4981_pp0_iter1_reg(add_ln549_reg_4981_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .\loop[9].dividend_tmp_reg[10][10]__0_0 (\loop[9].dividend_tmp_reg[10][10]__0 ),
        .p_1_in(p_1_in),
        .remd(remd));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[0]),
        .Q(grp_fu_1711_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[1]),
        .Q(grp_fu_1711_p2[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(remd[2]),
        .Q(grp_fu_1711_p2[2]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider
   (p_1_in,
    \loop[9].dividend_tmp_reg[10][10]__0_0 ,
    remd,
    add_ln549_reg_4981_pp0_iter1_reg,
    ap_clk,
    add_ln549_1_reg_4987_pp0_iter1_reg);
  output [0:0]p_1_in;
  output [0:0]\loop[9].dividend_tmp_reg[10][10]__0_0 ;
  output [2:0]remd;
  input [9:0]add_ln549_reg_4981_pp0_iter1_reg;
  input ap_clk;
  input [0:0]add_ln549_1_reg_4987_pp0_iter1_reg;

  wire [0:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  wire [9:0]add_ln549_reg_4981_pp0_iter1_reg;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_39 ;
  wire \cal_tmp[10]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_31 ;
  wire \cal_tmp[2]_carry_i_1__1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_32 ;
  wire \cal_tmp[3]_carry_i_1__1_n_3 ;
  wire \cal_tmp[3]_carry_i_2__1_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_33 ;
  wire \cal_tmp[4]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry_i_2__1_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_34 ;
  wire \cal_tmp[5]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_35 ;
  wire \cal_tmp[6]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_36 ;
  wire \cal_tmp[7]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_37 ;
  wire \cal_tmp[8]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_38 ;
  wire \cal_tmp[9]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][10] ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][9] ;
  wire \loop[0].remd_tmp_reg_n_3_[1][0] ;
  wire \loop[10].remd_tmp[11][0]_i_1__1_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1__1_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1__1_n_3 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ;
  wire \loop[1].dividend_tmp_reg_n_3_[2][10] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][1] ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ;
  wire \loop[2].remd_tmp[3][0]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ;
  wire \loop[3].remd_tmp[4][0]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ;
  wire \loop[4].remd_tmp[5][0]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ;
  wire \loop[5].remd_tmp[6][0]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ;
  wire \loop[6].remd_tmp[7][0]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_3 ;
  wire \loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ;
  wire \loop[7].remd_tmp[8][0]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][9]_srl9_n_3 ;
  wire \loop[8].remd_tmp[9][0]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire [0:0]\loop[9].dividend_tmp_reg[10][10]__0_0 ;
  wire \loop[9].remd_tmp[10][0]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire [2:0]remd;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,\loop[9].dividend_tmp_reg[10][10]__0_0 }),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__1_n_3 ,\loop[9].dividend_tmp_reg[10][10]__0_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__1_n_3 ,\cal_tmp[10]_carry__0_i_2__1_n_3 ,\cal_tmp[10]_carry__0_i_3__1_n_3 ,\cal_tmp[10]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_39 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__1_n_3 ,\cal_tmp[10]_carry__1_i_2__1_n_3 ,\cal_tmp[10]_carry__1_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,\loop[1].remd_tmp_reg_n_3_[2][1] ,\loop[1].remd_tmp_reg_n_3_[2][0] ,\loop[1].dividend_tmp_reg_n_3_[2][10] }),
        .O({\cal_tmp[2]_31 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,\loop[1].remd_tmp_reg_n_3_[2][1] ,\cal_tmp[2]_carry_i_1__1_n_3 ,\loop[1].dividend_tmp_reg_n_3_[2][10] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .O(\cal_tmp[2]_carry_i_1__1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__1_n_3 ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_32 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__1_n_3 ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_33 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__1_n_3 ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_34 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__1_n_3 ,\cal_tmp[5]_carry__0_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__1_n_3 ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_35 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__1_n_3 ,\cal_tmp[6]_carry__0_i_2__1_n_3 ,\cal_tmp[6]_carry__0_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__1_n_3 ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__1_n_3 ,\cal_tmp[7]_carry__0_i_2__1_n_3 ,\cal_tmp[7]_carry__0_i_3__1_n_3 ,\cal_tmp[7]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_36 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__1_n_3 ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__1_n_3 ,\cal_tmp[8]_carry__0_i_2__1_n_3 ,\cal_tmp[8]_carry__0_i_3__1_n_3 ,\cal_tmp[8]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_37 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,p_1_in}),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__1_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__1_n_3 ,\cal_tmp[9]_carry__0_i_2__1_n_3 ,\cal_tmp[9]_carry__0_i_3__1_n_3 ,\cal_tmp[9]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_38 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__1_n_3 ,\cal_tmp[9]_carry__1_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__1_n_3 ));
  FDRE \loop[0].dividend_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981_pp0_iter1_reg[8]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \loop[0].dividend_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981_pp0_iter1_reg[7]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_reg_4981_pp0_iter1_reg[9]),
        .Q(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1__1 
       (.I0(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .I1(\cal_tmp[10]_39 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_39 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_39 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1__1_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1__1_n_3 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1__1_n_3 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1__1_n_3 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .Q(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl2 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[6]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl3 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[5]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__1 
       (.I0(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .I1(\cal_tmp[2]_31 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .I1(\cal_tmp[2]_31 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .I1(\cal_tmp[2]_31 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__1_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl4 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[4]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__1 
       (.I0(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .I1(\cal_tmp[3]_32 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_32 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_32 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_32 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl5 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[3]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__1 
       (.I0(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .I1(\cal_tmp[4]_33 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_33 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_33 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_33 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_33 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl6 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[2]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__1 
       (.I0(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_34 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl7 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[1]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__1 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_35 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][9]_srl8 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_reg_4981_pp0_iter1_reg[0]),
        .Q(\loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_36 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ),
        .Q(p_1_in),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U26/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9][9]_srl9 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg),
        .Q(\loop[8].dividend_tmp_reg[9][9]_srl9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__1 
       (.I0(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_37 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  FDRE \loop[9].dividend_tmp_reg[10][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].dividend_tmp_reg[9][9]_srl9_n_3 ),
        .Q(\loop[9].dividend_tmp_reg[10][10]__0_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__1 
       (.I0(p_1_in),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_38 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_23
   (remd,
    add_ln549_1_reg_4987_pp0_iter1_reg,
    ap_clk,
    \loop[10].remd_tmp_reg[11][0]_0 );
  output [2:0]remd;
  input [9:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  input ap_clk;
  input \loop[10].remd_tmp_reg[11][0]_0 ;

  wire [9:0]add_ln549_1_reg_4987_pp0_iter1_reg;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_30 ;
  wire \cal_tmp[10]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_22 ;
  wire \cal_tmp[2]_carry_i_1__0_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_23 ;
  wire \cal_tmp[3]_carry_i_1__0_n_3 ;
  wire \cal_tmp[3]_carry_i_2__0_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_24 ;
  wire \cal_tmp[4]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry_i_2__0_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_25 ;
  wire \cal_tmp[5]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_26 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_27 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_28 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_29 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][10] ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][9] ;
  wire \loop[0].remd_tmp_reg_n_3_[1][0] ;
  wire \loop[10].remd_tmp[11][0]_i_1__0_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1__0_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1__0_n_3 ;
  wire \loop[10].remd_tmp_reg[11][0]_0 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ;
  wire \loop[1].dividend_tmp_reg_n_3_[2][10] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][1] ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_3 ;
  wire \loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][10]__0_n_3 ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [2:0]remd;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,\loop[10].remd_tmp_reg[11][0]_0 }),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__0_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__0_n_3 ,\loop[10].remd_tmp_reg[11][0]_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__0_n_3 ,\cal_tmp[10]_carry__0_i_2__0_n_3 ,\cal_tmp[10]_carry__0_i_3__0_n_3 ,\cal_tmp[10]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_30 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__0_n_3 ,\cal_tmp[10]_carry__1_i_2__0_n_3 ,\cal_tmp[10]_carry__1_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,\loop[1].remd_tmp_reg_n_3_[2][1] ,\loop[1].remd_tmp_reg_n_3_[2][0] ,\loop[1].dividend_tmp_reg_n_3_[2][10] }),
        .O({\cal_tmp[2]_22 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,\loop[1].remd_tmp_reg_n_3_[2][1] ,\cal_tmp[2]_carry_i_1__0_n_3 ,\loop[1].dividend_tmp_reg_n_3_[2][10] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .O(\cal_tmp[2]_carry_i_1__0_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__0_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__0_n_3 ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_23 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__0_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__0_n_3 ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_24 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__0_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__0_n_3 ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_25 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__0_n_3 ,\cal_tmp[5]_carry__0_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__0_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__0_n_3 ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_26 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__0_n_3 ,\cal_tmp[6]_carry__0_i_2__0_n_3 ,\cal_tmp[6]_carry__0_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__0_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__0_n_3 ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_3 ,\cal_tmp[7]_carry__0_i_2__0_n_3 ,\cal_tmp[7]_carry__0_i_3__0_n_3 ,\cal_tmp[7]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_27 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__0_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__0_n_3 ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_3 ,\cal_tmp[8]_carry__0_i_2__0_n_3 ,\cal_tmp[8]_carry__0_i_3__0_n_3 ,\cal_tmp[8]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_28 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,\loop[8].dividend_tmp_reg[9][10]__0_n_3 }),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__0_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__0_n_3 ,\loop[8].dividend_tmp_reg[9][10]__0_n_3 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_3 ,\cal_tmp[9]_carry__0_i_2__0_n_3 ,\cal_tmp[9]_carry__0_i_3__0_n_3 ,\cal_tmp[9]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_29 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__0_n_3 ,\cal_tmp[9]_carry__1_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__0_n_3 ));
  FDRE \loop[0].dividend_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[8]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \loop[0].dividend_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[7]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[9]),
        .Q(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg[11][0]_0 ),
        .I1(\cal_tmp[10]_30 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_30 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_30 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1__0_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1__0_n_3 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1__0_n_3 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1__0_n_3 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .Q(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl2 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[6]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl3 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[5]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .I1(\cal_tmp[2]_22 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .I1(\cal_tmp[2]_22 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .I1(\cal_tmp[2]_22 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl4 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[4]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .I1(\cal_tmp[3]_23 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_23 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_23 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_23 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl5 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[3]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .I1(\cal_tmp[4]_24 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_24 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_24 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_24 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_24 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl6 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[2]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_25 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl7 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[1]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_26 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U25/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][9]_srl8 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_4987_pp0_iter1_reg[0]),
        .Q(\loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_27 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][9]_srl8_n_3 ),
        .Q(\loop[8].dividend_tmp_reg[9][10]__0_n_3 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_28 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg[9][10]__0_n_3 ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_29 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_24
   (remd,
    trunc_ln565_11_reg_4965_pp0_iter1_reg,
    ap_clk,
    DI,
    \loop[10].remd_tmp_reg[11][0]_0 );
  output [2:0]remd;
  input [8:0]trunc_ln565_11_reg_4965_pp0_iter1_reg;
  input ap_clk;
  input [0:0]DI;
  input \loop[10].remd_tmp_reg[11][0]_0 ;

  wire [0:0]DI;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_21 ;
  wire \cal_tmp[10]_carry__0_i_1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1_n_3 ;
  wire \cal_tmp[10]_carry_i_2_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_13 ;
  wire \cal_tmp[2]_carry_i_1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_14 ;
  wire \cal_tmp[3]_carry_i_1_n_3 ;
  wire \cal_tmp[3]_carry_i_2_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_15 ;
  wire \cal_tmp[4]_carry__0_i_1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1_n_3 ;
  wire \cal_tmp[4]_carry_i_2_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_16 ;
  wire \cal_tmp[5]_carry__0_i_1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1_n_3 ;
  wire \cal_tmp[5]_carry_i_2_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_17 ;
  wire \cal_tmp[6]_carry__0_i_1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1_n_3 ;
  wire \cal_tmp[6]_carry_i_2_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_18 ;
  wire \cal_tmp[7]_carry__0_i_1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_3 ;
  wire \cal_tmp[7]_carry_i_2_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_19 ;
  wire \cal_tmp[8]_carry__0_i_1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1_n_3 ;
  wire \cal_tmp[8]_carry_i_2_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_20 ;
  wire \cal_tmp[9]_carry__0_i_1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1_n_3 ;
  wire \cal_tmp[9]_carry_i_2_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][10] ;
  wire \loop[0].dividend_tmp_reg_n_3_[1][9] ;
  wire \loop[0].remd_tmp_reg_n_3_[1][0] ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_3 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_3 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_3 ;
  wire \loop[10].remd_tmp_reg[11][0]_0 ;
  wire \loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ;
  wire \loop[1].dividend_tmp_reg_n_3_[2][10] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_3_[2][1] ;
  wire \loop[2].dividend_tmp_reg[3][10]__0_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][10]__0_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_3 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][10]__0_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_3 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][10]__0_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][10]__0_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_3 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][10]__0_n_3 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_3 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [2:0]remd;
  wire [8:0]trunc_ln565_11_reg_4965_pp0_iter1_reg;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,\loop[10].remd_tmp_reg[11][0]_0 }),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2_n_3 ,\loop[10].remd_tmp_reg[11][0]_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1_n_3 ,\cal_tmp[10]_carry__0_i_2_n_3 ,\cal_tmp[10]_carry__0_i_3_n_3 ,\cal_tmp[10]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_21 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1_n_3 ,\cal_tmp[10]_carry__1_i_2_n_3 ,\cal_tmp[10]_carry__1_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,\loop[1].remd_tmp_reg_n_3_[2][1] ,\loop[1].remd_tmp_reg_n_3_[2][0] ,\loop[1].dividend_tmp_reg_n_3_[2][10] }),
        .O({\cal_tmp[2]_13 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,\loop[1].remd_tmp_reg_n_3_[2][1] ,\cal_tmp[2]_carry_i_1_n_3 ,\loop[1].dividend_tmp_reg_n_3_[2][10] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .O(\cal_tmp[2]_carry_i_1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2_n_3 ,\loop[2].dividend_tmp_reg[3][10]__0_n_3 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_14 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2_n_3 ,\loop[3].dividend_tmp_reg[4][10]__0_n_3 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_15 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2_n_3 ,\loop[4].dividend_tmp_reg[5][10]__0_n_3 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_16 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1_n_3 ,\cal_tmp[5]_carry__0_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2_n_3 ,\loop[5].dividend_tmp_reg[6][10]__0_n_3 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_17 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1_n_3 ,\cal_tmp[6]_carry__0_i_2_n_3 ,\cal_tmp[6]_carry__0_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2_n_3 ,\loop[6].dividend_tmp_reg[7][10]__0_n_3 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_3 ,\cal_tmp[7]_carry__0_i_2_n_3 ,\cal_tmp[7]_carry__0_i_3_n_3 ,\cal_tmp[7]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_18 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2_n_3 ,\loop[7].dividend_tmp_reg[8][10]__0_n_3 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_3 ,\cal_tmp[8]_carry__0_i_2_n_3 ,\cal_tmp[8]_carry__0_i_3_n_3 ,\cal_tmp[8]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_19 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,DI}),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2_n_3 ,DI}));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_3 ,\cal_tmp[9]_carry__0_i_2_n_3 ,\cal_tmp[9]_carry__0_i_3_n_3 ,\cal_tmp[9]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_20 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1_n_3 ,\cal_tmp[9]_carry__1_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2_n_3 ));
  FDRE \loop[0].dividend_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[7]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \loop[0].dividend_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[6]),
        .Q(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[8]),
        .Q(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11][0]_0 ),
        .I1(\cal_tmp[10]_21 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_21 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_21 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_3 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_3 ),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_3 ),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_3 ),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \loop[1].dividend_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][9] ),
        .Q(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][9]_srl2 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[5]),
        .Q(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_3_[1][10] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp_reg_n_3_[1][0] ),
        .Q(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .R(1'b0));
  FDRE \loop[2].dividend_tmp_reg[3][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][9]_srl2_n_3 ),
        .Q(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][9]_srl3 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[4]),
        .Q(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg_n_3_[2][10] ),
        .I1(\cal_tmp[2]_13 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][0] ),
        .I1(\cal_tmp[2]_13 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_3_[2][1] ),
        .I1(\cal_tmp[2]_13 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  FDRE \loop[3].dividend_tmp_reg[4][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][9]_srl3_n_3 ),
        .Q(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][9]_srl4 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[3]),
        .Q(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][10]__0_n_3 ),
        .I1(\cal_tmp[3]_14 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_14 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_14 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_14 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][9]_srl4_n_3 ),
        .Q(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][9]_srl5 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[2]),
        .Q(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][10]__0_n_3 ),
        .I1(\cal_tmp[4]_15 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_15 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_15 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_15 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_15 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  FDRE \loop[5].dividend_tmp_reg[6][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][9]_srl5_n_3 ),
        .Q(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][9]_srl6 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[1]),
        .Q(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][10]__0_n_3 ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_16 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][9]_srl6_n_3 ),
        .Q(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490/urem_11ns_4ns_3_15_1_U24/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][9]_srl7 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln565_11_reg_4965_pp0_iter1_reg[0]),
        .Q(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][10]__0_n_3 ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_17 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][9]_srl7_n_3 ),
        .Q(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][10]__0_n_3 ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_18 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][10]__0_n_3 ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_19 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(DI),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_20 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [0:0]fid_in;
  output [39:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [4:0]m_axis_video_TKEEP;
  output [4:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output [0:0]fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire [15:0]ZplateHorContDelta;
  wire [15:0]ZplateHorContStart;
  wire [15:0]ZplateHorContStart_read_reg_796;
  wire [15:0]ZplateVerContDelta;
  wire [15:0]ZplateVerContDelta_read_reg_811;
  wire [15:0]ZplateVerContStart;
  wire [15:0]ZplateVerContStart_read_reg_806;
  wire [31:1]add_ln502_fu_656_p2;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [7:0]bckgndId;
  wire [7:0]bckgndId_read_reg_761;
  wire [11:0]boxColorB;
  wire [11:0]boxColorG;
  wire [11:0]boxColorR;
  wire [15:0]boxSize;
  wire [15:0]boxSize_read_reg_816;
  wire [7:0]colorFormat;
  wire [7:0]colorFormat_read_reg_781;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_432;
  wire count_new_0_reg_4320;
  wire \count_new_0_reg_432[0]_i_1_n_3 ;
  wire \count_new_0_reg_432_reg_n_3_[0] ;
  wire \count_new_0_reg_432_reg_n_3_[10] ;
  wire \count_new_0_reg_432_reg_n_3_[11] ;
  wire \count_new_0_reg_432_reg_n_3_[12] ;
  wire \count_new_0_reg_432_reg_n_3_[13] ;
  wire \count_new_0_reg_432_reg_n_3_[14] ;
  wire \count_new_0_reg_432_reg_n_3_[15] ;
  wire \count_new_0_reg_432_reg_n_3_[16] ;
  wire \count_new_0_reg_432_reg_n_3_[17] ;
  wire \count_new_0_reg_432_reg_n_3_[18] ;
  wire \count_new_0_reg_432_reg_n_3_[19] ;
  wire \count_new_0_reg_432_reg_n_3_[1] ;
  wire \count_new_0_reg_432_reg_n_3_[20] ;
  wire \count_new_0_reg_432_reg_n_3_[21] ;
  wire \count_new_0_reg_432_reg_n_3_[22] ;
  wire \count_new_0_reg_432_reg_n_3_[23] ;
  wire \count_new_0_reg_432_reg_n_3_[24] ;
  wire \count_new_0_reg_432_reg_n_3_[25] ;
  wire \count_new_0_reg_432_reg_n_3_[26] ;
  wire \count_new_0_reg_432_reg_n_3_[27] ;
  wire \count_new_0_reg_432_reg_n_3_[28] ;
  wire \count_new_0_reg_432_reg_n_3_[29] ;
  wire \count_new_0_reg_432_reg_n_3_[2] ;
  wire \count_new_0_reg_432_reg_n_3_[30] ;
  wire \count_new_0_reg_432_reg_n_3_[31] ;
  wire \count_new_0_reg_432_reg_n_3_[3] ;
  wire \count_new_0_reg_432_reg_n_3_[4] ;
  wire \count_new_0_reg_432_reg_n_3_[5] ;
  wire \count_new_0_reg_432_reg_n_3_[6] ;
  wire \count_new_0_reg_432_reg_n_3_[7] ;
  wire \count_new_0_reg_432_reg_n_3_[8] ;
  wire \count_new_0_reg_432_reg_n_3_[9] ;
  wire [15:0]crossHairX;
  wire [15:0]crossHairX_read_reg_786;
  wire [15:0]crossHairY;
  wire [15:0]crossHairY_read_reg_791;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpDynamicRange_read_reg_836;
  wire [7:0]dpYUVCoef;
  wire [7:0]dpYUVCoef_read_reg_841;
  wire [11:0]empty_89_reg_826;
  wire [11:0]empty_90_reg_831;
  wire [11:0]empty_reg_821;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire [15:0]field_id;
  wire [15:0]field_id_read_reg_751;
  wire grp_reg_unsigned_short_s_fu_640_n_4;
  wire grp_reg_unsigned_short_s_fu_640_n_41;
  wire grp_reg_unsigned_short_s_fu_640_n_5;
  wire grp_reg_unsigned_short_s_fu_640_n_6;
  wire grp_reg_unsigned_short_s_fu_640_n_7;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire [35:0]grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_443_n_11;
  wire grp_v_tpgHlsDataFlow_fu_443_n_12;
  wire grp_v_tpgHlsDataFlow_fu_443_n_5;
  wire grp_v_tpgHlsDataFlow_fu_443_n_6;
  wire grp_v_tpgHlsDataFlow_fu_443_n_9;
  wire [15:0]height;
  wire [15:0]height_read_reg_741;
  wire icmp_ln500_reg_729;
  wire interrupt;
  wire [35:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]maskId;
  wire [7:0]maskId_read_reg_771;
  wire [7:0]motionSpeed;
  wire [7:0]motionSpeed_read_reg_776;
  wire [7:0]ovrlayId;
  wire [7:0]ovrlayId_read_reg_766;
  wire regslice_both_m_axis_video_V_data_V_U_n_8;
  wire s;
  wire \s[0]_i_4_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[12]_i_1_n_10 ;
  wire \s_reg[12]_i_1_n_3 ;
  wire \s_reg[12]_i_1_n_4 ;
  wire \s_reg[12]_i_1_n_5 ;
  wire \s_reg[12]_i_1_n_6 ;
  wire \s_reg[12]_i_1_n_7 ;
  wire \s_reg[12]_i_1_n_8 ;
  wire \s_reg[12]_i_1_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[20]_i_1_n_10 ;
  wire \s_reg[20]_i_1_n_3 ;
  wire \s_reg[20]_i_1_n_4 ;
  wire \s_reg[20]_i_1_n_5 ;
  wire \s_reg[20]_i_1_n_6 ;
  wire \s_reg[20]_i_1_n_7 ;
  wire \s_reg[20]_i_1_n_8 ;
  wire \s_reg[20]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_3 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[28]_i_1_n_10 ;
  wire \s_reg[28]_i_1_n_4 ;
  wire \s_reg[28]_i_1_n_5 ;
  wire \s_reg[28]_i_1_n_6 ;
  wire \s_reg[28]_i_1_n_7 ;
  wire \s_reg[28]_i_1_n_8 ;
  wire \s_reg[28]_i_1_n_9 ;
  wire \s_reg[4]_i_1_n_10 ;
  wire \s_reg[4]_i_1_n_3 ;
  wire \s_reg[4]_i_1_n_4 ;
  wire \s_reg[4]_i_1_n_5 ;
  wire \s_reg[4]_i_1_n_6 ;
  wire \s_reg[4]_i_1_n_7 ;
  wire \s_reg[4]_i_1_n_8 ;
  wire \s_reg[4]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire [28:0]tmp_1_fu_672_p4;
  wire [15:0]width;
  wire [15:0]width_read_reg_746;
  wire [3:3]\NLW_s_reg[28]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDATA[39] = \<const0> ;
  assign m_axis_video_TDATA[38] = \<const0> ;
  assign m_axis_video_TDATA[37] = \<const0> ;
  assign m_axis_video_TDATA[36] = \<const0> ;
  assign m_axis_video_TDATA[35:0] = \^m_axis_video_TDATA [35:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[7]_0 (bckgndId),
        .\int_boxColorB_reg[11]_0 (boxColorB),
        .\int_boxColorG_reg[11]_0 (boxColorG),
        .\int_boxColorR_reg[11]_0 (boxColorR),
        .\int_boxSize_reg[15]_0 (boxSize),
        .\int_colorFormat_reg[7]_0 (colorFormat),
        .\int_crossHairX_reg[15]_0 (crossHairX),
        .\int_crossHairY_reg[15]_0 (crossHairY),
        .\int_dpDynamicRange_reg[7]_0 (dpDynamicRange),
        .\int_dpYUVCoef_reg[7]_0 (dpYUVCoef),
        .\int_field_id_reg[15]_0 (field_id),
        .\int_height_reg[15]_0 (height),
        .\int_maskId_reg[7]_0 (maskId),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[7]_0 (ovrlayId),
        .\int_width_reg[15]_0 (width),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  FDRE \ZplateHorContStart_read_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[0]),
        .Q(ZplateHorContStart_read_reg_796[0]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[10]),
        .Q(ZplateHorContStart_read_reg_796[10]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[11]),
        .Q(ZplateHorContStart_read_reg_796[11]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[12]),
        .Q(ZplateHorContStart_read_reg_796[12]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[13]),
        .Q(ZplateHorContStart_read_reg_796[13]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[14]),
        .Q(ZplateHorContStart_read_reg_796[14]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[15]),
        .Q(ZplateHorContStart_read_reg_796[15]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[1]),
        .Q(ZplateHorContStart_read_reg_796[1]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[2]),
        .Q(ZplateHorContStart_read_reg_796[2]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[3]),
        .Q(ZplateHorContStart_read_reg_796[3]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[4]),
        .Q(ZplateHorContStart_read_reg_796[4]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[5]),
        .Q(ZplateHorContStart_read_reg_796[5]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[6]),
        .Q(ZplateHorContStart_read_reg_796[6]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[7]),
        .Q(ZplateHorContStart_read_reg_796[7]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[8]),
        .Q(ZplateHorContStart_read_reg_796[8]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_796_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateHorContStart[9]),
        .Q(ZplateHorContStart_read_reg_796[9]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[0]),
        .Q(ZplateVerContDelta_read_reg_811[0]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[10]),
        .Q(ZplateVerContDelta_read_reg_811[10]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[11]),
        .Q(ZplateVerContDelta_read_reg_811[11]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[12]),
        .Q(ZplateVerContDelta_read_reg_811[12]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[13]),
        .Q(ZplateVerContDelta_read_reg_811[13]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[14]),
        .Q(ZplateVerContDelta_read_reg_811[14]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[15]),
        .Q(ZplateVerContDelta_read_reg_811[15]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[1]),
        .Q(ZplateVerContDelta_read_reg_811[1]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[2]),
        .Q(ZplateVerContDelta_read_reg_811[2]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[3]),
        .Q(ZplateVerContDelta_read_reg_811[3]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[4]),
        .Q(ZplateVerContDelta_read_reg_811[4]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[5]),
        .Q(ZplateVerContDelta_read_reg_811[5]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[6]),
        .Q(ZplateVerContDelta_read_reg_811[6]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[7]),
        .Q(ZplateVerContDelta_read_reg_811[7]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[8]),
        .Q(ZplateVerContDelta_read_reg_811[8]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_811_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContDelta[9]),
        .Q(ZplateVerContDelta_read_reg_811[9]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[0]),
        .Q(ZplateVerContStart_read_reg_806[0]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[10]),
        .Q(ZplateVerContStart_read_reg_806[10]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[11]),
        .Q(ZplateVerContStart_read_reg_806[11]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[12]),
        .Q(ZplateVerContStart_read_reg_806[12]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[13]),
        .Q(ZplateVerContStart_read_reg_806[13]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[14]),
        .Q(ZplateVerContStart_read_reg_806[14]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[15]),
        .Q(ZplateVerContStart_read_reg_806[15]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[1]),
        .Q(ZplateVerContStart_read_reg_806[1]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[2]),
        .Q(ZplateVerContStart_read_reg_806[2]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[3]),
        .Q(ZplateVerContStart_read_reg_806[3]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[4]),
        .Q(ZplateVerContStart_read_reg_806[4]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[5]),
        .Q(ZplateVerContStart_read_reg_806[5]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[6]),
        .Q(ZplateVerContStart_read_reg_806[6]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[7]),
        .Q(ZplateVerContStart_read_reg_806[7]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[8]),
        .Q(ZplateVerContStart_read_reg_806[8]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_806_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ZplateVerContStart[9]),
        .Q(ZplateVerContStart_read_reg_806[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_443_n_5),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_443_n_6),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[0]),
        .Q(bckgndId_read_reg_761[0]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[1]),
        .Q(bckgndId_read_reg_761[1]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[2]),
        .Q(bckgndId_read_reg_761[2]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[3]),
        .Q(bckgndId_read_reg_761[3]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[4]),
        .Q(bckgndId_read_reg_761[4]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[5]),
        .Q(bckgndId_read_reg_761[5]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[6]),
        .Q(bckgndId_read_reg_761[6]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(bckgndId[7]),
        .Q(bckgndId_read_reg_761[7]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[0]),
        .Q(boxSize_read_reg_816[0]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[10]),
        .Q(boxSize_read_reg_816[10]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[11]),
        .Q(boxSize_read_reg_816[11]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[12]),
        .Q(boxSize_read_reg_816[12]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[13]),
        .Q(boxSize_read_reg_816[13]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[14]),
        .Q(boxSize_read_reg_816[14]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[15]),
        .Q(boxSize_read_reg_816[15]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[1]),
        .Q(boxSize_read_reg_816[1]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[2]),
        .Q(boxSize_read_reg_816[2]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[3]),
        .Q(boxSize_read_reg_816[3]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[4]),
        .Q(boxSize_read_reg_816[4]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[5]),
        .Q(boxSize_read_reg_816[5]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[6]),
        .Q(boxSize_read_reg_816[6]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[7]),
        .Q(boxSize_read_reg_816[7]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[8]),
        .Q(boxSize_read_reg_816[8]),
        .R(1'b0));
  FDRE \boxSize_read_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxSize[9]),
        .Q(boxSize_read_reg_816[9]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[0]),
        .Q(colorFormat_read_reg_781[0]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[1]),
        .Q(colorFormat_read_reg_781[1]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[2]),
        .Q(colorFormat_read_reg_781[2]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[3]),
        .Q(colorFormat_read_reg_781[3]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[4]),
        .Q(colorFormat_read_reg_781[4]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[5]),
        .Q(colorFormat_read_reg_781[5]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[6]),
        .Q(colorFormat_read_reg_781[6]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(colorFormat[7]),
        .Q(colorFormat_read_reg_781[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(icmp_ln500_reg_729),
        .I1(ap_CS_fsm_state3),
        .O(count0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \count_new_0_reg_432[0]_i_1 
       (.I0(grp_reg_unsigned_short_s_fu_640_n_7),
        .I1(grp_reg_unsigned_short_s_fu_640_n_6),
        .I2(grp_reg_unsigned_short_s_fu_640_n_5),
        .I3(grp_reg_unsigned_short_s_fu_640_n_4),
        .I4(count[0]),
        .O(\count_new_0_reg_432[0]_i_1_n_3 ));
  FDRE \count_new_0_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(\count_new_0_reg_432[0]_i_1_n_3 ),
        .Q(\count_new_0_reg_432_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \count_new_0_reg_432_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[10]),
        .Q(\count_new_0_reg_432_reg_n_3_[10] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[11]),
        .Q(\count_new_0_reg_432_reg_n_3_[11] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[12]),
        .Q(\count_new_0_reg_432_reg_n_3_[12] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[13]),
        .Q(\count_new_0_reg_432_reg_n_3_[13] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[14]),
        .Q(\count_new_0_reg_432_reg_n_3_[14] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[15]),
        .Q(\count_new_0_reg_432_reg_n_3_[15] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[16]),
        .Q(\count_new_0_reg_432_reg_n_3_[16] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[17]),
        .Q(\count_new_0_reg_432_reg_n_3_[17] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[18]),
        .Q(\count_new_0_reg_432_reg_n_3_[18] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[19]),
        .Q(\count_new_0_reg_432_reg_n_3_[19] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[1]),
        .Q(\count_new_0_reg_432_reg_n_3_[1] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[20]),
        .Q(\count_new_0_reg_432_reg_n_3_[20] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[21]),
        .Q(\count_new_0_reg_432_reg_n_3_[21] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[22]),
        .Q(\count_new_0_reg_432_reg_n_3_[22] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[23]),
        .Q(\count_new_0_reg_432_reg_n_3_[23] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[24]),
        .Q(\count_new_0_reg_432_reg_n_3_[24] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[25]),
        .Q(\count_new_0_reg_432_reg_n_3_[25] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[26]),
        .Q(\count_new_0_reg_432_reg_n_3_[26] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[27]),
        .Q(\count_new_0_reg_432_reg_n_3_[27] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[28]),
        .Q(\count_new_0_reg_432_reg_n_3_[28] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[29]),
        .Q(\count_new_0_reg_432_reg_n_3_[29] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[2]),
        .Q(\count_new_0_reg_432_reg_n_3_[2] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[30]),
        .Q(\count_new_0_reg_432_reg_n_3_[30] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[31]),
        .Q(\count_new_0_reg_432_reg_n_3_[31] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[3]),
        .Q(\count_new_0_reg_432_reg_n_3_[3] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[4]),
        .Q(\count_new_0_reg_432_reg_n_3_[4] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[5]),
        .Q(\count_new_0_reg_432_reg_n_3_[5] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[6]),
        .Q(\count_new_0_reg_432_reg_n_3_[6] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[7]),
        .Q(\count_new_0_reg_432_reg_n_3_[7] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[8]),
        .Q(\count_new_0_reg_432_reg_n_3_[8] ),
        .R(count_new_0_reg_432));
  FDRE \count_new_0_reg_432_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_4320),
        .D(add_ln502_fu_656_p2[9]),
        .Q(\count_new_0_reg_432_reg_n_3_[9] ),
        .R(count_new_0_reg_432));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_432_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[0]),
        .Q(crossHairX_read_reg_786[0]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[10]),
        .Q(crossHairX_read_reg_786[10]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[11]),
        .Q(crossHairX_read_reg_786[11]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[12]),
        .Q(crossHairX_read_reg_786[12]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[13]),
        .Q(crossHairX_read_reg_786[13]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[14]),
        .Q(crossHairX_read_reg_786[14]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[15]),
        .Q(crossHairX_read_reg_786[15]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[1]),
        .Q(crossHairX_read_reg_786[1]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[2]),
        .Q(crossHairX_read_reg_786[2]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[3]),
        .Q(crossHairX_read_reg_786[3]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[4]),
        .Q(crossHairX_read_reg_786[4]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[5]),
        .Q(crossHairX_read_reg_786[5]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[6]),
        .Q(crossHairX_read_reg_786[6]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[7]),
        .Q(crossHairX_read_reg_786[7]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[8]),
        .Q(crossHairX_read_reg_786[8]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_786_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairX[9]),
        .Q(crossHairX_read_reg_786[9]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[0]),
        .Q(crossHairY_read_reg_791[0]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[10]),
        .Q(crossHairY_read_reg_791[10]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[11]),
        .Q(crossHairY_read_reg_791[11]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[12]),
        .Q(crossHairY_read_reg_791[12]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[13]),
        .Q(crossHairY_read_reg_791[13]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[14]),
        .Q(crossHairY_read_reg_791[14]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[15]),
        .Q(crossHairY_read_reg_791[15]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[1]),
        .Q(crossHairY_read_reg_791[1]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[2]),
        .Q(crossHairY_read_reg_791[2]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[3]),
        .Q(crossHairY_read_reg_791[3]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[4]),
        .Q(crossHairY_read_reg_791[4]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[5]),
        .Q(crossHairY_read_reg_791[5]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[6]),
        .Q(crossHairY_read_reg_791[6]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[7]),
        .Q(crossHairY_read_reg_791[7]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[8]),
        .Q(crossHairY_read_reg_791[8]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_791_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(crossHairY[9]),
        .Q(crossHairY_read_reg_791[9]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[0]),
        .Q(dpDynamicRange_read_reg_836[0]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[1]),
        .Q(dpDynamicRange_read_reg_836[1]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[2]),
        .Q(dpDynamicRange_read_reg_836[2]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[3]),
        .Q(dpDynamicRange_read_reg_836[3]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[4]),
        .Q(dpDynamicRange_read_reg_836[4]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[5]),
        .Q(dpDynamicRange_read_reg_836[5]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[6]),
        .Q(dpDynamicRange_read_reg_836[6]),
        .R(1'b0));
  FDRE \dpDynamicRange_read_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpDynamicRange[7]),
        .Q(dpDynamicRange_read_reg_836[7]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[0]),
        .Q(dpYUVCoef_read_reg_841[0]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[1]),
        .Q(dpYUVCoef_read_reg_841[1]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[2]),
        .Q(dpYUVCoef_read_reg_841[2]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[3]),
        .Q(dpYUVCoef_read_reg_841[3]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[4]),
        .Q(dpYUVCoef_read_reg_841[4]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[5]),
        .Q(dpYUVCoef_read_reg_841[5]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[6]),
        .Q(dpYUVCoef_read_reg_841[6]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dpYUVCoef[7]),
        .Q(dpYUVCoef_read_reg_841[7]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[0]),
        .Q(empty_89_reg_826[0]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[10]),
        .Q(empty_89_reg_826[10]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[11]),
        .Q(empty_89_reg_826[11]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[1]),
        .Q(empty_89_reg_826[1]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[2]),
        .Q(empty_89_reg_826[2]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[3]),
        .Q(empty_89_reg_826[3]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[4]),
        .Q(empty_89_reg_826[4]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[5]),
        .Q(empty_89_reg_826[5]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[6]),
        .Q(empty_89_reg_826[6]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[7]),
        .Q(empty_89_reg_826[7]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[8]),
        .Q(empty_89_reg_826[8]),
        .R(1'b0));
  FDRE \empty_89_reg_826_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorG[9]),
        .Q(empty_89_reg_826[9]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[0]),
        .Q(empty_90_reg_831[0]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[10]),
        .Q(empty_90_reg_831[10]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[11]),
        .Q(empty_90_reg_831[11]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[1]),
        .Q(empty_90_reg_831[1]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[2]),
        .Q(empty_90_reg_831[2]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[3]),
        .Q(empty_90_reg_831[3]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[4]),
        .Q(empty_90_reg_831[4]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[5]),
        .Q(empty_90_reg_831[5]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[6]),
        .Q(empty_90_reg_831[6]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[7]),
        .Q(empty_90_reg_831[7]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[8]),
        .Q(empty_90_reg_831[8]),
        .R(1'b0));
  FDRE \empty_90_reg_831_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorB[9]),
        .Q(empty_90_reg_831[9]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[0]),
        .Q(empty_reg_821[0]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[10]),
        .Q(empty_reg_821[10]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[11]),
        .Q(empty_reg_821[11]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[1]),
        .Q(empty_reg_821[1]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[2]),
        .Q(empty_reg_821[2]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[3]),
        .Q(empty_reg_821[3]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[4]),
        .Q(empty_reg_821[4]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[5]),
        .Q(empty_reg_821[5]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[6]),
        .Q(empty_reg_821[6]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[7]),
        .Q(empty_reg_821[7]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[8]),
        .Q(empty_reg_821[8]),
        .R(1'b0));
  FDRE \empty_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(boxColorR[9]),
        .Q(empty_reg_821[9]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[0]),
        .Q(field_id_read_reg_751[0]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[10]),
        .Q(field_id_read_reg_751[10]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[11]),
        .Q(field_id_read_reg_751[11]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[12]),
        .Q(field_id_read_reg_751[12]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[13]),
        .Q(field_id_read_reg_751[13]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[14]),
        .Q(field_id_read_reg_751[14]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[15]),
        .Q(field_id_read_reg_751[15]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[1]),
        .Q(field_id_read_reg_751[1]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[2]),
        .Q(field_id_read_reg_751[2]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[3]),
        .Q(field_id_read_reg_751[3]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[4]),
        .Q(field_id_read_reg_751[4]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[5]),
        .Q(field_id_read_reg_751[5]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[6]),
        .Q(field_id_read_reg_751[6]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[7]),
        .Q(field_id_read_reg_751[7]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[8]),
        .Q(field_id_read_reg_751[8]),
        .R(1'b0));
  FDRE \field_id_read_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(field_id[9]),
        .Q(field_id_read_reg_751[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_640
       (.D(add_ln502_fu_656_p2),
        .E(count_new_0_reg_4320),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_640_n_41),
        .ap_clk(ap_clk),
        .count_new_0_reg_432(count_new_0_reg_432),
        .\count_new_0_reg_432_reg[31] (count),
        .\count_reg[0] (grp_reg_unsigned_short_s_fu_640_n_6),
        .\count_reg[12] (grp_reg_unsigned_short_s_fu_640_n_4),
        .\count_reg[20] (grp_reg_unsigned_short_s_fu_640_n_7),
        .\count_reg[8] (grp_reg_unsigned_short_s_fu_640_n_5),
        .\d_read_reg_22_reg[15]_0 (bck_motion_en),
        .icmp_ln500_reg_729(icmp_ln500_reg_729),
        .s(s),
        .tmp_1_fu_672_p4(tmp_1_fu_672_p4));
  design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_443
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(grp_v_tpgHlsDataFlow_fu_443_n_12),
        .D(ap_NS_fsm[4:3]),
        .Q(height_read_reg_741),
        .S({\s_reg_n_3_[2] ,\s_reg_n_3_[1] }),
        .\SRL_SIG_reg[0][15] (width_read_reg_746),
        .\SRL_SIG_reg[0][7] (colorFormat_read_reg_781),
        .\SRL_SIG_reg[0][7]_0 (motionSpeed_read_reg_776),
        .SS(ap_rst_n_inv),
        .ZplateHorContDelta_val(ZplateHorContDelta),
        .\ap_CS_fsm_reg[3] (grp_v_tpgHlsDataFlow_fu_443_n_11),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_m_axis_video_V_data_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg_n_3),
        .ap_enable_reg_pp0_iter1_reg(grp_v_tpgHlsDataFlow_fu_443_n_9),
        .ap_predicate_pred2483_state21_reg(bckgndId_read_reg_761),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_v_tpgHlsDataFlow_fu_443_n_5),
        .ap_rst_n_1(grp_v_tpgHlsDataFlow_fu_443_n_6),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .\boxColorB_val_read_reg_442_reg[11] (empty_90_reg_831),
        .\boxColorG_val_read_reg_447_reg[11] (empty_89_reg_826),
        .\boxColorR_val_read_reg_452_reg[11] (empty_reg_821),
        .\boxSize_val_read_reg_457_reg[15] (boxSize_read_reg_816),
        .\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 (dpYUVCoef_read_reg_841),
        .\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 (dpDynamicRange_read_reg_836),
        .\crossHairX_val_read_reg_467_reg[15] (crossHairX_read_reg_786),
        .\crossHairY_val_read_reg_462_reg[15] (crossHairY_read_reg_791),
        .fid(fid),
        .fid_in(fid_in),
        .\field_id_val8_read_reg_299_reg[15] (field_id_read_reg_751),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .\hBarSel_4_0_reg[0] (\s_reg_n_3_[0] ),
        .\icmp_ln1020_reg_488_reg[0] (grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TDATA),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\patternId_val_read_reg_482_reg[7] (ovrlayId_read_reg_766),
        .\phi_mul_fu_492_reg[15] (ZplateHorContStart_read_reg_796),
        .\tobool_reg_497[0]_i_3 (maskId_read_reg_771),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart_read_reg_806),
        .\zonePlateVDelta_reg[15]_0 (ZplateVerContDelta_read_reg_811));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_443_n_11),
        .Q(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \height_read_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[0]),
        .Q(height_read_reg_741[0]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[10]),
        .Q(height_read_reg_741[10]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[11]),
        .Q(height_read_reg_741[11]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[12]),
        .Q(height_read_reg_741[12]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[13]),
        .Q(height_read_reg_741[13]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[14]),
        .Q(height_read_reg_741[14]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[15]),
        .Q(height_read_reg_741[15]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[1]),
        .Q(height_read_reg_741[1]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[2]),
        .Q(height_read_reg_741[2]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[3]),
        .Q(height_read_reg_741[3]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[4]),
        .Q(height_read_reg_741[4]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[5]),
        .Q(height_read_reg_741[5]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[6]),
        .Q(height_read_reg_741[6]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[7]),
        .Q(height_read_reg_741[7]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[8]),
        .Q(height_read_reg_741[8]),
        .R(1'b0));
  FDRE \height_read_reg_741_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height[9]),
        .Q(height_read_reg_741[9]),
        .R(1'b0));
  FDRE \icmp_ln500_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_640_n_41),
        .Q(icmp_ln500_reg_729),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[0]),
        .Q(maskId_read_reg_771[0]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[1]),
        .Q(maskId_read_reg_771[1]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[2]),
        .Q(maskId_read_reg_771[2]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[3]),
        .Q(maskId_read_reg_771[3]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[4]),
        .Q(maskId_read_reg_771[4]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[5]),
        .Q(maskId_read_reg_771[5]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[6]),
        .Q(maskId_read_reg_771[6]),
        .R(1'b0));
  FDRE \maskId_read_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(maskId[7]),
        .Q(maskId_read_reg_771[7]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[0]),
        .Q(motionSpeed_read_reg_776[0]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[1]),
        .Q(motionSpeed_read_reg_776[1]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[2]),
        .Q(motionSpeed_read_reg_776[2]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[3]),
        .Q(motionSpeed_read_reg_776[3]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[4]),
        .Q(motionSpeed_read_reg_776[4]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[5]),
        .Q(motionSpeed_read_reg_776[5]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[6]),
        .Q(motionSpeed_read_reg_776[6]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(motionSpeed[7]),
        .Q(motionSpeed_read_reg_776[7]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[0]),
        .Q(ovrlayId_read_reg_766[0]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[1]),
        .Q(ovrlayId_read_reg_766[1]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[2]),
        .Q(ovrlayId_read_reg_766[2]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[3]),
        .Q(ovrlayId_read_reg_766[3]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[4]),
        .Q(ovrlayId_read_reg_766[4]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[5]),
        .Q(ovrlayId_read_reg_766[5]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[6]),
        .Q(ovrlayId_read_reg_766[6]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ovrlayId[7]),
        .Q(ovrlayId_read_reg_766[7]),
        .R(1'b0));
  design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[35]_0 (grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_v_tpgHlsDataFlow_fu_443_n_12),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_data_V_U_n_8),
        .\B_V_data_1_state_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_443_n_9),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_3_[0] }),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axis_video_TDATA(\^m_axis_video_TDATA ),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_443_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_443_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[0]_i_2_n_10 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .S({tmp_1_fu_672_p4[0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_4_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[8]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[8]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[12]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[9]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[12]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CO({\s_reg[12]_i_1_n_3 ,\s_reg[12]_i_1_n_4 ,\s_reg[12]_i_1_n_5 ,\s_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[12]_i_1_n_7 ,\s_reg[12]_i_1_n_8 ,\s_reg[12]_i_1_n_9 ,\s_reg[12]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[12]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[12]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[12]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[16]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[16]_i_1 
       (.CI(\s_reg[12]_i_1_n_3 ),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[16]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[16]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[16]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[0]_i_2_n_9 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[20]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[17]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[20]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CO({\s_reg[20]_i_1_n_3 ,\s_reg[20]_i_1_n_4 ,\s_reg[20]_i_1_n_5 ,\s_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[20]_i_1_n_7 ,\s_reg[20]_i_1_n_8 ,\s_reg[20]_i_1_n_9 ,\s_reg[20]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[20]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[20]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[20]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[24]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[24]_i_1 
       (.CI(\s_reg[20]_i_1_n_3 ),
        .CO({\s_reg[24]_i_1_n_3 ,\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[24]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[24]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[24]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[28]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[25]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[28]_i_1 
       (.CI(\s_reg[24]_i_1_n_3 ),
        .CO({\NLW_s_reg[28]_i_1_CO_UNCONNECTED [3],\s_reg[28]_i_1_n_4 ,\s_reg[28]_i_1_n_5 ,\s_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[28]_i_1_n_7 ,\s_reg[28]_i_1_n_8 ,\s_reg[28]_i_1_n_9 ,\s_reg[28]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[28]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[0]_i_2_n_8 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[28]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[28]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[0]_i_2_n_7 ),
        .Q(tmp_1_fu_672_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[4]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[1]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[4]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CO({\s_reg[4]_i_1_n_3 ,\s_reg[4]_i_1_n_4 ,\s_reg[4]_i_1_n_5 ,\s_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[4]_i_1_n_7 ,\s_reg[4]_i_1_n_8 ,\s_reg[4]_i_1_n_9 ,\s_reg[4]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[4]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[4]_i_1_n_8 ),
        .Q(tmp_1_fu_672_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[4]_i_1_n_7 ),
        .Q(tmp_1_fu_672_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[8]_i_1_n_10 ),
        .Q(tmp_1_fu_672_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[8]_i_1 
       (.CI(\s_reg[4]_i_1_n_3 ),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .S(tmp_1_fu_672_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_432),
        .D(\s_reg[8]_i_1_n_9 ),
        .Q(tmp_1_fu_672_p4[6]),
        .R(s));
  FDRE \width_read_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[0]),
        .Q(width_read_reg_746[0]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[10]),
        .Q(width_read_reg_746[10]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[11]),
        .Q(width_read_reg_746[11]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[12]),
        .Q(width_read_reg_746[12]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[13]),
        .Q(width_read_reg_746[13]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[14]),
        .Q(width_read_reg_746[14]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[15]),
        .Q(width_read_reg_746[15]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[1]),
        .Q(width_read_reg_746[1]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[2]),
        .Q(width_read_reg_746[2]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[3]),
        .Q(width_read_reg_746[3]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[4]),
        .Q(width_read_reg_746[4]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[5]),
        .Q(width_read_reg_746[5]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[6]),
        .Q(width_read_reg_746[6]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[7]),
        .Q(width_read_reg_746[7]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[8]),
        .Q(width_read_reg_746[8]),
        .R(1'b0));
  FDRE \width_read_reg_746_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(width[9]),
        .Q(width_read_reg_746[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST,
    ap_rst_n_0,
    ap_rst_n_1,
    D,
    ap_enable_reg_pp0_iter1_reg,
    fid,
    \ap_CS_fsm_reg[3] ,
    B_V_data_1_sel_wr_reg,
    \icmp_ln1020_reg_488_reg[0] ,
    ap_clk,
    fid_in,
    Q,
    SS,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done,
    \ap_CS_fsm_reg[4] ,
    \SRL_SIG_reg[0][7] ,
    \ap_CS_fsm_reg[4]_0 ,
    grp_v_tpgHlsDataFlow_fu_443_ap_start_reg,
    m_axis_video_TREADY_int_regslice,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][15] ,
    B_V_data_1_sel_wr,
    ap_predicate_pred2483_state21_reg,
    \hBarSel_4_0_reg[0] ,
    S,
    \field_id_val8_read_reg_299_reg[15] ,
    \patternId_val_read_reg_482_reg[7] ,
    \tobool_reg_497[0]_i_3 ,
    \crossHairX_val_read_reg_467_reg[15] ,
    \crossHairY_val_read_reg_462_reg[15] ,
    \boxSize_val_read_reg_457_reg[15] ,
    \boxColorR_val_read_reg_452_reg[11] ,
    \boxColorG_val_read_reg_447_reg[11] ,
    \boxColorB_val_read_reg_442_reg[11] ,
    ZplateHorContDelta_val,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_492_reg[15] ,
    \cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ,
    \cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 );
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]fid;
  output \ap_CS_fsm_reg[3] ;
  output B_V_data_1_sel_wr_reg;
  output [35:0]\icmp_ln1020_reg_488_reg[0] ;
  input ap_clk;
  input [0:0]fid_in;
  input [15:0]Q;
  input [0:0]SS;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  input m_axis_video_TREADY_int_regslice;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input B_V_data_1_sel_wr;
  input [7:0]ap_predicate_pred2483_state21_reg;
  input \hBarSel_4_0_reg[0] ;
  input [1:0]S;
  input [15:0]\field_id_val8_read_reg_299_reg[15] ;
  input [7:0]\patternId_val_read_reg_482_reg[7] ;
  input [7:0]\tobool_reg_497[0]_i_3 ;
  input [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  input [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  input [15:0]\boxSize_val_read_reg_457_reg[15] ;
  input [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  input [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  input [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  input [15:0]ZplateHorContDelta_val;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\phi_mul_fu_492_reg[15] ;
  input [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ;
  input [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_field_id_val8_read;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [15:0]Q;
  wire [1:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [12:12]\SRL_SIG_reg[0]_0 ;
  wire [0:0]SS;
  wire [15:0]ZplateHorContDelta_val;
  wire and10_i_fu_324_p2;
  wire and26_i_fu_338_p2;
  wire and4_i_fu_310_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_4;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [7:0]ap_predicate_pred2483_state21_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3;
  wire [35:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire boxColorB_val27_c_U_n_4;
  wire boxColorB_val27_c_U_n_5;
  wire [11:0]boxColorB_val27_c_dout;
  wire boxColorB_val27_c_full_n;
  wire [11:0]\boxColorB_val_read_reg_442_reg[11] ;
  wire [11:0]boxColorG_val26_c_dout;
  wire boxColorG_val26_c_empty_n;
  wire boxColorG_val26_c_full_n;
  wire [11:0]\boxColorG_val_read_reg_447_reg[11] ;
  wire [11:0]boxColorR_val25_c_dout;
  wire boxColorR_val25_c_empty_n;
  wire boxColorR_val25_c_full_n;
  wire [11:0]\boxColorR_val_read_reg_452_reg[11] ;
  wire boxSize_val24_c_U_n_4;
  wire boxSize_val24_c_U_n_5;
  wire boxSize_val24_c_U_n_6;
  wire [15:0]boxSize_val24_c_dout;
  wire boxSize_val24_c_empty_n;
  wire [15:0]\boxSize_val_read_reg_457_reg[15] ;
  wire [7:0]\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ;
  wire [7:0]\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ;
  wire colorFormat_val17_c14_U_n_16;
  wire colorFormat_val17_c14_U_n_5;
  wire colorFormat_val17_c14_U_n_6;
  wire [7:0]colorFormat_val17_c14_dout;
  wire colorFormat_val17_c14_empty_n;
  wire colorFormat_val17_c14_full_n;
  wire [7:0]colorFormat_val17_c_dout;
  wire colorFormat_val17_c_empty_n;
  wire colorFormat_val17_c_full_n;
  wire [7:0]colorFormat_val_read_reg_472;
  wire [15:0]crossHairX_val18_c_dout;
  wire crossHairX_val18_c_empty_n;
  wire crossHairX_val18_c_full_n;
  wire [15:0]\crossHairX_val_read_reg_467_reg[15] ;
  wire crossHairY_val19_c_U_n_4;
  wire crossHairY_val19_c_U_n_5;
  wire [15:0]crossHairY_val19_c_dout;
  wire crossHairY_val19_c_empty_n;
  wire [15:0]\crossHairY_val_read_reg_462_reg[15] ;
  wire entry_proc_U0_n_4;
  wire entry_proc_U0_n_6;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire fid_in_val9_c_U_n_5;
  wire fid_in_val9_c_dout;
  wire fid_in_val9_c_full_n;
  wire [15:0]field_id_val8_c_dout;
  wire field_id_val8_c_empty_n;
  wire field_id_val8_c_full_n;
  wire [15:0]\field_id_val8_read_reg_299_reg[15] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_bckgndYUV_write;
  wire [11:0]\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222/x_fu_136_reg ;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_443_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER;
  wire \hBarSel_4_0_reg[0] ;
  wire height_val4_c12_U_n_21;
  wire height_val4_c12_U_n_22;
  wire height_val4_c12_U_n_23;
  wire height_val4_c12_U_n_24;
  wire height_val4_c12_U_n_25;
  wire height_val4_c12_U_n_26;
  wire height_val4_c12_U_n_27;
  wire height_val4_c12_U_n_28;
  wire height_val4_c12_U_n_29;
  wire height_val4_c12_U_n_30;
  wire height_val4_c12_U_n_31;
  wire height_val4_c12_U_n_32;
  wire height_val4_c12_U_n_33;
  wire height_val4_c12_U_n_34;
  wire height_val4_c12_U_n_35;
  wire height_val4_c12_U_n_36;
  wire height_val4_c12_U_n_37;
  wire height_val4_c12_U_n_38;
  wire height_val4_c12_U_n_39;
  wire height_val4_c12_U_n_40;
  wire height_val4_c12_U_n_41;
  wire height_val4_c12_U_n_42;
  wire height_val4_c12_U_n_43;
  wire height_val4_c12_U_n_44;
  wire height_val4_c12_U_n_45;
  wire height_val4_c12_U_n_46;
  wire height_val4_c12_U_n_47;
  wire height_val4_c12_U_n_48;
  wire height_val4_c12_U_n_49;
  wire height_val4_c12_U_n_50;
  wire height_val4_c12_U_n_51;
  wire height_val4_c12_U_n_52;
  wire height_val4_c12_U_n_53;
  wire [15:0]height_val4_c12_dout;
  wire height_val4_c12_empty_n;
  wire height_val4_c12_full_n;
  wire height_val4_c_U_n_5;
  wire height_val4_c_U_n_6;
  wire height_val4_c_U_n_7;
  wire height_val4_c_U_n_8;
  wire height_val4_c_U_n_9;
  wire [11:0]height_val4_c_dout;
  wire height_val4_c_empty_n;
  wire height_val4_c_full_n;
  wire icmp_fu_354_p2;
  wire [35:0]\icmp_ln1020_reg_488_reg[0] ;
  wire icmp_ln772_fu_394_p2;
  wire icmp_ln979_1_fu_240_p2;
  wire mOutPtr16_out;
  wire mOutPtr16_out_2;
  wire m_axis_video_TREADY_int_regslice;
  wire maskId_val12_c_U_n_8;
  wire maskId_val12_c_empty_n;
  wire maskId_val12_c_full_n;
  wire motionSpeed_val14_c_U_n_13;
  wire [7:0]motionSpeed_val14_c_dout;
  wire motionSpeed_val14_c_empty_n;
  wire motionSpeed_val14_c_full_n;
  wire [7:0]ovrlayId_val11_c_dout;
  wire ovrlayId_val11_c_empty_n;
  wire ovrlayId_val11_c_full_n;
  wire [35:0]ovrlayYUV_dout;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [7:0]\patternId_val_read_reg_482_reg[7] ;
  wire [15:0]\phi_mul_fu_492_reg[15] ;
  wire push;
  wire push_0;
  wire push_1;
  wire push_3;
  wire push_5;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_5;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_6;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire [0:0]sub_i_fu_211_p2;
  wire [7:0]\tobool_reg_497[0]_i_3 ;
  wire [35:0]tpgBackground_U0_bckgndYUV_din;
  wire tpgBackground_U0_n_12;
  wire tpgBackground_U0_n_14;
  wire tpgBackground_U0_n_15;
  wire tpgBackground_U0_n_8;
  wire tpgBackground_U0_n_9;
  wire tpgForeground_U0_ap_start;
  wire tpgForeground_U0_n_38;
  wire tpgForeground_U0_n_40;
  wire tpgForeground_U0_n_42;
  wire tpgForeground_U0_n_68;
  wire tpgForeground_U0_n_69;
  wire tpgForeground_U0_n_70;
  wire tpgForeground_U0_n_79;
  wire tpgForeground_U0_n_80;
  wire tpgForeground_U0_n_81;
  wire tpgForeground_U0_n_82;
  wire tpgForeground_U0_n_83;
  wire tpgForeground_U0_n_84;
  wire tpgForeground_U0_n_85;
  wire [35:0]tpgForeground_U0_ovrlayYUV_din;
  wire width_val7_c13_U_n_21;
  wire width_val7_c13_U_n_22;
  wire width_val7_c13_U_n_23;
  wire width_val7_c13_U_n_24;
  wire width_val7_c13_U_n_25;
  wire width_val7_c13_U_n_26;
  wire width_val7_c13_U_n_27;
  wire width_val7_c13_U_n_28;
  wire width_val7_c13_U_n_29;
  wire width_val7_c13_U_n_30;
  wire width_val7_c13_U_n_31;
  wire width_val7_c13_U_n_32;
  wire width_val7_c13_U_n_33;
  wire width_val7_c13_U_n_34;
  wire width_val7_c13_U_n_35;
  wire width_val7_c13_U_n_36;
  wire width_val7_c13_U_n_37;
  wire width_val7_c13_U_n_38;
  wire width_val7_c13_U_n_39;
  wire width_val7_c13_U_n_40;
  wire width_val7_c13_U_n_41;
  wire width_val7_c13_U_n_42;
  wire width_val7_c13_U_n_43;
  wire width_val7_c13_U_n_44;
  wire width_val7_c13_U_n_45;
  wire width_val7_c13_U_n_46;
  wire width_val7_c13_U_n_47;
  wire width_val7_c13_U_n_48;
  wire width_val7_c13_U_n_49;
  wire width_val7_c13_U_n_50;
  wire width_val7_c13_U_n_51;
  wire width_val7_c13_U_n_52;
  wire [15:0]width_val7_c13_dout;
  wire width_val7_c13_empty_n;
  wire width_val7_c13_full_n;
  wire width_val7_c_U_n_10;
  wire width_val7_c_U_n_24;
  wire width_val7_c_U_n_25;
  wire width_val7_c_U_n_26;
  wire width_val7_c_U_n_27;
  wire width_val7_c_U_n_28;
  wire width_val7_c_U_n_29;
  wire width_val7_c_U_n_30;
  wire width_val7_c_U_n_31;
  wire width_val7_c_U_n_32;
  wire width_val7_c_U_n_33;
  wire width_val7_c_U_n_34;
  wire width_val7_c_U_n_35;
  wire width_val7_c_U_n_37;
  wire width_val7_c_U_n_38;
  wire width_val7_c_U_n_39;
  wire width_val7_c_U_n_40;
  wire width_val7_c_U_n_41;
  wire width_val7_c_U_n_42;
  wire width_val7_c_U_n_43;
  wire width_val7_c_U_n_44;
  wire width_val7_c_U_n_45;
  wire width_val7_c_U_n_46;
  wire width_val7_c_U_n_47;
  wire width_val7_c_U_n_48;
  wire width_val7_c_U_n_6;
  wire width_val7_c_U_n_7;
  wire width_val7_c_U_n_8;
  wire width_val7_c_U_n_9;
  wire [12:0]width_val7_c_dout;
  wire width_val7_c_empty_n;
  wire width_val7_c_full_n;
  wire [11:0]y_fu_116_reg;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;

  design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(icmp_ln979_1_fu_240_p2),
        .D(sub_i_fu_211_p2),
        .DI({width_val7_c_U_n_38,width_val7_c_U_n_39,width_val7_c_U_n_40,width_val7_c_U_n_41}),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .Q(ap_CS_fsm_state2),
        .S({width_val7_c_U_n_24,width_val7_c_U_n_25,width_val7_c_U_n_26,width_val7_c_U_n_27}),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .\ap_CS_fsm_reg[3]_0 (D[1]),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] [2:1]),
        .\ap_CS_fsm_reg[4]_0 (tpgBackground_U0_n_8),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(tpgBackground_U0_n_12),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .\colorFormat_val17_read_reg_289_reg[7]_0 (colorFormat_val17_c_dout),
        .\cols_reg_304_reg[12]_0 (width_val7_c_dout),
        .\cols_reg_304_reg[12]_1 (fid_in_val9_c_U_n_5),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_15),
        .fid(fid),
        .fid_in_val9_c_dout(fid_in_val9_c_dout),
        .\field_id_val8_read_reg_299_reg[15]_0 (field_id_val8_c_dout),
        .grp_v_tpgHlsDataFlow_fu_443_ap_done(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_443_m_axis_video_TUSER),
        .height_val4_c_empty_n(height_val4_c_empty_n),
        .\icmp_ln1020_reg_488_reg[0] (\icmp_ln1020_reg_488_reg[0] ),
        .\icmp_ln979_reg_322_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\icmp_ln979_reg_322_reg[0]_1 (width_val7_c_U_n_10),
        .mOutPtr16_out(mOutPtr16_out),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .push(push_3),
        .\rows_reg_309_reg[11]_0 (height_val4_c_dout),
        .\sub_i_reg_317_reg[12]_0 ({width_val7_c_U_n_46,width_val7_c_U_n_47,width_val7_c_U_n_48}),
        .\sub_i_reg_317_reg[12]_1 ({width_val7_c_U_n_32,width_val7_c_U_n_33,width_val7_c_U_n_34,width_val7_c_U_n_35}),
        .\sub_i_reg_317_reg[8]_0 ({width_val7_c_U_n_42,width_val7_c_U_n_43,width_val7_c_U_n_44,width_val7_c_U_n_45}),
        .\sub_i_reg_317_reg[8]_1 ({width_val7_c_U_n_28,width_val7_c_U_n_29,width_val7_c_U_n_30,width_val7_c_U_n_31}),
        .width_val7_c_empty_n(width_val7_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tpgBackground_U0_n_14),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tpgBackground_U0_n_15),
        .Q(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .R(1'b0));
  design_1_v_tpg_0_0_fifo_w36_d16_S bckgndYUV_U
       (.E(tpgForeground_U0_n_40),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .ap_clk(ap_clk),
        .bckgndYUV_din(tpgBackground_U0_bckgndYUV_din),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .bckgndYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_bckgndYUV_write),
        .empty_n_reg_0(tpgForeground_U0_n_42),
        .mOutPtr16_out(mOutPtr16_out_2),
        .out(bckgndYUV_dout),
        .push(push_0));
  design_1_v_tpg_0_0_fifo_w12_d3_S boxColorB_val27_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (boxSize_val24_c_U_n_5),
        .ap_clk(ap_clk),
        .boxColorB_val27_c_full_n(boxColorB_val27_c_full_n),
        .\boxColorB_val_read_reg_442_reg[11] (\boxColorB_val_read_reg_442_reg[11] ),
        .boxColorG_val26_c_empty_n(boxColorG_val26_c_empty_n),
        .boxColorR_val25_c_empty_n(boxColorR_val25_c_empty_n),
        .boxSize_val24_c_empty_n(boxSize_val24_c_empty_n),
        .colorFormat_val17_c_full_n(colorFormat_val17_c_full_n),
        .crossHairY_val19_c_empty_n(crossHairY_val19_c_empty_n),
        .empty_n_reg_0(boxColorB_val27_c_U_n_5),
        .full_n_reg_0(boxColorB_val27_c_U_n_4),
        .maskId_val12_c_empty_n(maskId_val12_c_empty_n),
        .motionSpeed_val14_c_empty_n(motionSpeed_val14_c_empty_n),
        .out(boxColorB_val27_c_dout),
        .push(push),
        .push_0(push_5),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .width_val7_c_full_n(width_val7_c_full_n));
  design_1_v_tpg_0_0_fifo_w12_d3_S_1 boxColorG_val26_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .boxColorG_val26_c_empty_n(boxColorG_val26_c_empty_n),
        .boxColorG_val26_c_full_n(boxColorG_val26_c_full_n),
        .\boxColorG_val_read_reg_447_reg[11] (\boxColorG_val_read_reg_447_reg[11] ),
        .out(boxColorG_val26_c_dout),
        .push(push),
        .push_0(push_5));
  design_1_v_tpg_0_0_fifo_w12_d3_S_2 boxColorR_val25_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .boxColorR_val25_c_empty_n(boxColorR_val25_c_empty_n),
        .boxColorR_val25_c_full_n(boxColorR_val25_c_full_n),
        .\boxColorR_val_read_reg_452_reg[11] (\boxColorR_val_read_reg_452_reg[11] ),
        .out(boxColorR_val25_c_dout),
        .push(push),
        .push_0(push_5));
  design_1_v_tpg_0_0_fifo_w16_d3_S boxSize_val24_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .boxColorG_val26_c_full_n(boxColorG_val26_c_full_n),
        .boxSize_val24_c_empty_n(boxSize_val24_c_empty_n),
        .\boxSize_val_read_reg_457_reg[15] (\boxSize_val_read_reg_457_reg[15] ),
        .colorFormat_val17_c14_empty_n(colorFormat_val17_c14_empty_n),
        .crossHairX_val18_c_full_n(crossHairX_val18_c_full_n),
        .empty_n_reg_0(boxSize_val24_c_U_n_5),
        .full_n_reg_0(boxSize_val24_c_U_n_4),
        .full_n_reg_1(boxSize_val24_c_U_n_6),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .height_val4_c12_empty_n(height_val4_c12_empty_n),
        .\loopWidth_reg_487[15]_i_3 (height_val4_c_U_n_5),
        .out(boxSize_val24_c_dout),
        .ovrlayId_val11_c_empty_n(ovrlayId_val11_c_empty_n),
        .ovrlayId_val11_c_full_n(ovrlayId_val11_c_full_n),
        .push(push),
        .push_0(push_5),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(crossHairY_val19_c_U_n_4));
  design_1_v_tpg_0_0_fifo_w8_d2_S colorFormat_val17_c14_U
       (.E(tpgBackground_U0_n_9),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0] (colorFormat_val17_c14_U_n_6),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .ap_clk(ap_clk),
        .colorFormat_val17_c14_dout(colorFormat_val17_c14_dout),
        .colorFormat_val17_c14_empty_n(colorFormat_val17_c14_empty_n),
        .colorFormat_val17_c14_full_n(colorFormat_val17_c14_full_n),
        .full_n_reg_0(tpgForeground_U0_n_82),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg_reg(colorFormat_val17_c14_U_n_5),
        .height_val4_c12_full_n(height_val4_c12_full_n),
        .icmp_fu_354_p2(icmp_fu_354_p2),
        .\mOutPtr_reg[0]_0 (colorFormat_val17_c14_U_n_16),
        .motionSpeed_val14_c_full_n(motionSpeed_val14_c_full_n),
        .push(push_1),
        .push_0(push_5),
        .width_val7_c13_full_n(width_val7_c13_full_n));
  design_1_v_tpg_0_0_fifo_w8_d2_S_3 colorFormat_val17_c_U
       (.E(tpgForeground_U0_n_79),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .colorFormat_val17_c_empty_n(colorFormat_val17_c_empty_n),
        .colorFormat_val17_c_full_n(colorFormat_val17_c_full_n),
        .colorFormat_val_read_reg_472(colorFormat_val_read_reg_472),
        .\colorFormat_val_read_reg_472_reg[7] (colorFormat_val17_c_dout),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_81),
        .push(push_5));
  design_1_v_tpg_0_0_fifo_w16_d3_S_4 crossHairX_val18_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .crossHairX_val18_c_empty_n(crossHairX_val18_c_empty_n),
        .crossHairX_val18_c_full_n(crossHairX_val18_c_full_n),
        .\crossHairX_val_read_reg_467_reg[15] (\crossHairX_val_read_reg_467_reg[15] ),
        .out(crossHairX_val18_c_dout),
        .push(push),
        .push_0(push_5));
  design_1_v_tpg_0_0_fifo_w16_d3_S_5 crossHairY_val19_c_U
       (.E(entry_proc_U0_n_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .boxColorB_val27_c_full_n(boxColorB_val27_c_full_n),
        .boxColorR_val25_c_full_n(boxColorR_val25_c_full_n),
        .colorFormat_val17_c14_empty_n(colorFormat_val17_c14_empty_n),
        .crossHairX_val18_c_empty_n(crossHairX_val18_c_empty_n),
        .crossHairY_val19_c_empty_n(crossHairY_val19_c_empty_n),
        .\crossHairY_val_read_reg_462_reg[15] (\crossHairY_val_read_reg_462_reg[15] ),
        .empty_n_reg_0(crossHairY_val19_c_U_n_5),
        .fid_in_val9_c_full_n(fid_in_val9_c_full_n),
        .field_id_val8_c_full_n(field_id_val8_c_full_n),
        .full_n_reg_0(crossHairY_val19_c_U_n_4),
        .maskId_val12_c_empty_n(maskId_val12_c_empty_n),
        .maskId_val12_c_full_n(maskId_val12_c_full_n),
        .out(crossHairY_val19_c_dout),
        .push(push),
        .push_0(push_5));
  design_1_v_tpg_0_0_entry_proc entry_proc_U0
       (.E(entry_proc_U0_n_4),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(entry_proc_U0_n_6),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .\mOutPtr_reg[2] (boxSize_val24_c_U_n_4),
        .push(push),
        .push_0(push_5),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(boxSize_val24_c_U_n_6));
  design_1_v_tpg_0_0_fifo_w1_d4_S fid_in_val9_c_U
       (.E(entry_proc_U0_n_4),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .colorFormat_val17_c_empty_n(colorFormat_val17_c_empty_n),
        .empty_n_reg_0(fid_in_val9_c_U_n_5),
        .fid_in(fid_in),
        .fid_in_val9_c_dout(fid_in_val9_c_dout),
        .fid_in_val9_c_full_n(fid_in_val9_c_full_n),
        .field_id_val8_c_empty_n(field_id_val8_c_empty_n),
        .push(push));
  design_1_v_tpg_0_0_fifo_w16_d4_S field_id_val8_c_U
       (.E(entry_proc_U0_n_4),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .field_id_val8_c_empty_n(field_id_val8_c_empty_n),
        .field_id_val8_c_full_n(field_id_val8_c_full_n),
        .\field_id_val8_read_reg_299_reg[15] (\field_id_val8_read_reg_299_reg[15] ),
        .out(field_id_val8_c_dout),
        .push(push));
  design_1_v_tpg_0_0_fifo_w16_d2_S height_val4_c12_U
       (.D(boxSize_val24_c_dout),
        .DI({height_val4_c12_U_n_22,height_val4_c12_U_n_23,height_val4_c12_U_n_24,height_val4_c12_U_n_25}),
        .E(tpgBackground_U0_n_9),
        .Q(Q),
        .S({height_val4_c12_U_n_37,height_val4_c12_U_n_38,height_val4_c12_U_n_39,height_val4_c12_U_n_40}),
        .\SRL_SIG_reg[0][11] ({height_val4_c12_U_n_30,height_val4_c12_U_n_31,height_val4_c12_U_n_32,height_val4_c12_U_n_33}),
        .\SRL_SIG_reg[0][14] ({height_val4_c12_U_n_34,height_val4_c12_U_n_35,height_val4_c12_U_n_36}),
        .\SRL_SIG_reg[0][7] ({height_val4_c12_U_n_26,height_val4_c12_U_n_27,height_val4_c12_U_n_28,height_val4_c12_U_n_29}),
        .\SRL_SIG_reg[1][11] ({height_val4_c12_U_n_45,height_val4_c12_U_n_46,height_val4_c12_U_n_47,height_val4_c12_U_n_48}),
        .\SRL_SIG_reg[1][15] ({height_val4_c12_U_n_49,height_val4_c12_U_n_50,height_val4_c12_U_n_51,height_val4_c12_U_n_52}),
        .\SRL_SIG_reg[1][7] ({height_val4_c12_U_n_41,height_val4_c12_U_n_42,height_val4_c12_U_n_43,height_val4_c12_U_n_44}),
        .SS(SS),
        .ap_clk(ap_clk),
        .empty_n_reg_0(height_val4_c12_U_n_21),
        .full_n_reg_0(tpgForeground_U0_n_85),
        .height_val4_c12_dout(height_val4_c12_dout),
        .height_val4_c12_empty_n(height_val4_c12_empty_n),
        .height_val4_c12_full_n(height_val4_c12_full_n),
        .\mOutPtr_reg[0]_0 (height_val4_c12_U_n_53),
        .ovrlayId_val11_c_empty_n(ovrlayId_val11_c_empty_n),
        .push(push_1),
        .push_0(push_5),
        .width_val7_c13_empty_n(width_val7_c13_empty_n));
  design_1_v_tpg_0_0_fifo_w12_d2_S height_val4_c_U
       (.E(tpgForeground_U0_n_79),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .S({height_val4_c_U_n_6,height_val4_c_U_n_7,height_val4_c_U_n_8,height_val4_c_U_n_9}),
        .\SRL_SIG_reg[0][11] (height_val4_c_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .boxColorR_val25_c_empty_n(boxColorR_val25_c_empty_n),
        .crossHairX_val18_c_empty_n(crossHairX_val18_c_empty_n),
        .full_n_reg_0(height_val4_c_U_n_5),
        .height_val4_c12_dout(height_val4_c12_dout[11:0]),
        .height_val4_c_empty_n(height_val4_c_empty_n),
        .height_val4_c_full_n(height_val4_c_full_n),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_81),
        .push(push_5),
        .width_val7_c13_empty_n(width_val7_c13_empty_n),
        .y_fu_116_reg(y_fu_116_reg));
  design_1_v_tpg_0_0_fifo_w8_d3_S maskId_val12_c_U
       (.SS(SS),
        .and10_i_fu_324_p2(and10_i_fu_324_p2),
        .and26_i_fu_338_p2(and26_i_fu_338_p2),
        .and4_i_fu_310_p2(and4_i_fu_310_p2),
        .\and4_i_reg_517_reg[0] (colorFormat_val17_c14_U_n_6),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (entry_proc_U0_n_6),
        .\maskId_read_reg_771_reg[0] (maskId_val12_c_U_n_8),
        .maskId_val12_c_empty_n(maskId_val12_c_empty_n),
        .maskId_val12_c_full_n(maskId_val12_c_full_n),
        .push(push),
        .push_0(push_5),
        .\tobool_reg_497[0]_i_3 (\tobool_reg_497[0]_i_3 ));
  design_1_v_tpg_0_0_fifo_w8_d2_S_6 motionSpeed_val14_c_U
       (.E(tpgBackground_U0_n_9),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_0 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .full_n_reg_0(tpgForeground_U0_n_83),
        .\mOutPtr_reg[0]_0 (motionSpeed_val14_c_U_n_13),
        .motionSpeed_val14_c_dout(motionSpeed_val14_c_dout),
        .motionSpeed_val14_c_empty_n(motionSpeed_val14_c_empty_n),
        .motionSpeed_val14_c_full_n(motionSpeed_val14_c_full_n),
        .push(push_1),
        .push_0(push_5));
  design_1_v_tpg_0_0_fifo_w8_d3_S_7 ovrlayId_val11_c_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (entry_proc_U0_n_6),
        .out(ovrlayId_val11_c_dout),
        .ovrlayId_val11_c_empty_n(ovrlayId_val11_c_empty_n),
        .ovrlayId_val11_c_full_n(ovrlayId_val11_c_full_n),
        .\patternId_val_read_reg_482_reg[7] (\patternId_val_read_reg_482_reg[7] ),
        .push(push),
        .push_0(push_5));
  design_1_v_tpg_0_0_fifo_w36_d16_S_8 ovrlayYUV_U
       (.E(tpgForeground_U0_n_38),
        .SS(SS),
        .ap_clk(ap_clk),
        .in({tpgForeground_U0_ovrlayYUV_din[35:11],tpgForeground_U0_n_68,tpgForeground_U0_n_69,tpgForeground_U0_n_70,tpgForeground_U0_ovrlayYUV_din[7:0]}),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[2]_0 (ap_enable_reg_pp0_iter1_reg),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .push(push_3));
  design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln979_1_fu_240_p2),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (fid_in_val9_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .empty_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_15),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .height_val4_c_empty_n(height_val4_c_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .width_val7_c_empty_n(width_val7_c_empty_n));
  design_1_v_tpg_0_0_start_for_tpgForeground_U0 start_for_tpgForeground_U0_U
       (.CO(icmp_ln772_fu_394_p2),
        .Q(ap_CS_fsm_state2_4),
        .SS(SS),
        .ap_clk(ap_clk),
        .full_n_reg_0(tpgForeground_U0_n_80),
        .\mOutPtr_reg[1]_0 (start_for_MultiPixStream2AXIvideo_U0_U_n_5),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.D(D[0]),
        .E(tpgBackground_U0_n_9),
        .Q(Q),
        .S(S),
        .SS(SS),
        .ZplateHorContDelta_val(ZplateHorContDelta_val),
        .\ap_CS_fsm_reg[0]_0 (colorFormat_val17_c14_U_n_5),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg_reg),
        .ap_done_reg_reg_0(\ap_CS_fsm_reg[4] [1:0]),
        .ap_predicate_pred2483_state21_reg(ap_predicate_pred2483_state21_reg),
        .ap_predicate_pred2632_state21_reg(\SRL_SIG_reg[0][7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(tpgBackground_U0_n_12),
        .ap_rst_n_3(tpgBackground_U0_n_14),
        .ap_rst_n_4(tpgBackground_U0_n_15),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_443_ap_ready_reg(tpgBackground_U0_n_8),
        .bckgndYUV_din(tpgBackground_U0_bckgndYUV_din),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .bckgndYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_bckgndYUV_write),
        .\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 (\cmp121_i_reg_5001_pp0_iter18_reg_reg[0]__0 ),
        .\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 (\cmp54_i_reg_4997_pp0_iter18_reg_reg[0]__0 ),
        .grp_v_tpgHlsDataFlow_fu_443_ap_done(grp_v_tpgHlsDataFlow_fu_443_ap_done),
        .grp_v_tpgHlsDataFlow_fu_443_ap_start_reg(grp_v_tpgHlsDataFlow_fu_443_ap_start_reg),
        .\hBarSel_4_0_reg[0]_0 (\hBarSel_4_0_reg[0] ),
        .\mOutPtr_reg[0] (tpgForeground_U0_n_81),
        .\phi_mul_fu_492_reg[15] (\phi_mul_fu_492_reg[15] ),
        .push(push_1),
        .push_0(push_0),
        .push_1(push),
        .\rampStart_reg[7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .\sub35_i_reg_1361_reg[16]_0 (\SRL_SIG_reg[0][15] ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  design_1_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.CO(icmp_ln772_fu_394_p2),
        .D(width_val7_c13_dout[15:13]),
        .DI({width_val7_c13_U_n_21,width_val7_c13_U_n_22,width_val7_c13_U_n_23,width_val7_c13_U_n_24}),
        .E(tpgForeground_U0_n_38),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .Q(ap_CS_fsm_state2_4),
        .S({width_val7_c_U_n_6,width_val7_c_U_n_7,width_val7_c_U_n_8,width_val7_c_U_n_9}),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .SS(SS),
        .and10_i_fu_324_p2(and10_i_fu_324_p2),
        .and26_i_fu_338_p2(and26_i_fu_338_p2),
        .and4_i_fu_310_p2(and4_i_fu_310_p2),
        .\ap_CS_fsm_reg[0]_0 (tpgForeground_U0_n_79),
        .\ap_CS_fsm_reg[0]_1 (tpgForeground_U0_n_81),
        .\ap_CS_fsm_reg[0]_2 (boxColorB_val27_c_U_n_4),
        .\ap_CS_fsm_reg[3]_0 (tpgForeground_U0_n_42),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(tpgForeground_U0_n_40),
        .\ap_phi_reg_pp0_iter3_pix_4_reg_351_reg[11] (bckgndYUV_dout),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxColorB_val_read_reg_442_reg[11]_0 (boxColorB_val27_c_dout),
        .\boxColorG_val_read_reg_447_reg[11]_0 (boxColorG_val26_c_dout),
        .\boxColorR_val_read_reg_452_reg[11]_0 (boxColorR_val25_c_dout),
        .\boxSize_val_read_reg_457_reg[15]_0 (boxSize_val24_c_dout),
        .colorFormat_val17_c14_dout(colorFormat_val17_c14_dout),
        .colorFormat_val17_c14_full_n(colorFormat_val17_c14_full_n),
        .colorFormat_val_read_reg_472(colorFormat_val_read_reg_472),
        .\crossHairX_val_read_reg_467_reg[15]_0 (crossHairX_val18_c_dout),
        .\crossHairY_val_read_reg_462_reg[15]_0 (crossHairY_val19_c_dout),
        .empty_n_reg(tpgForeground_U0_n_80),
        .full_n_reg(tpgForeground_U0_n_82),
        .full_n_reg_0(tpgForeground_U0_n_83),
        .full_n_reg_1(tpgForeground_U0_n_84),
        .full_n_reg_10(height_val4_c12_U_n_53),
        .full_n_reg_2(tpgForeground_U0_n_85),
        .full_n_reg_3(crossHairY_val19_c_U_n_5),
        .full_n_reg_4(boxColorB_val27_c_U_n_5),
        .full_n_reg_5(height_val4_c12_U_n_21),
        .full_n_reg_6(width_val7_c_U_n_37),
        .full_n_reg_7(colorFormat_val17_c14_U_n_16),
        .full_n_reg_8(motionSpeed_val14_c_U_n_13),
        .full_n_reg_9(width_val7_c13_U_n_52),
        .\hMax_reg_507_reg[11]_0 ({width_val7_c13_U_n_29,width_val7_c13_U_n_30,width_val7_c13_U_n_31,width_val7_c13_U_n_32}),
        .\hMax_reg_507_reg[11]_1 ({width_val7_c13_U_n_44,width_val7_c13_U_n_45,width_val7_c13_U_n_46,width_val7_c13_U_n_47}),
        .\hMax_reg_507_reg[15]_0 ({width_val7_c13_U_n_33,width_val7_c13_U_n_34,width_val7_c13_U_n_35}),
        .\hMax_reg_507_reg[15]_1 ({width_val7_c13_U_n_48,width_val7_c13_U_n_49,width_val7_c13_U_n_50,width_val7_c13_U_n_51}),
        .\hMax_reg_507_reg[3]_0 ({width_val7_c13_U_n_36,width_val7_c13_U_n_37,width_val7_c13_U_n_38,width_val7_c13_U_n_39}),
        .\hMax_reg_507_reg[7]_0 ({width_val7_c13_U_n_25,width_val7_c13_U_n_26,width_val7_c13_U_n_27,width_val7_c13_U_n_28}),
        .\hMax_reg_507_reg[7]_1 ({width_val7_c13_U_n_40,width_val7_c13_U_n_41,width_val7_c13_U_n_42,width_val7_c13_U_n_43}),
        .height_val4_c12_full_n(height_val4_c12_full_n),
        .icmp_fu_354_p2(icmp_fu_354_p2),
        .icmp_ln772_fu_394_p2_carry__0_0({height_val4_c_U_n_6,height_val4_c_U_n_7,height_val4_c_U_n_8,height_val4_c_U_n_9}),
        .in({tpgForeground_U0_ovrlayYUV_din[35:11],tpgForeground_U0_n_68,tpgForeground_U0_n_69,tpgForeground_U0_n_70,tpgForeground_U0_ovrlayYUV_din[7:0]}),
        .\loopHeight_reg_492_reg[15]_0 (height_val4_c12_dout[15:12]),
        .mOutPtr16_out(mOutPtr16_out_2),
        .\mOutPtr_reg[4] (ap_enable_reg_pp0_iter1_reg),
        .motionSpeed_val14_c_dout(motionSpeed_val14_c_dout),
        .motionSpeed_val14_c_full_n(motionSpeed_val14_c_full_n),
        .out(\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222/x_fu_136_reg ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\patternId_val_read_reg_482_reg[7]_0 (ovrlayId_val11_c_dout),
        .\pixOut_reg_502_reg[10]_0 (colorFormat_val17_c14_U_n_6),
        .push(push_5),
        .push_0(push_3),
        .push_1(push_0),
        .push_2(push_1),
        .\tobool_reg_497_reg[0]_0 (maskId_val12_c_U_n_8),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .\vMax_reg_512_reg[11]_0 ({height_val4_c12_U_n_30,height_val4_c12_U_n_31,height_val4_c12_U_n_32,height_val4_c12_U_n_33}),
        .\vMax_reg_512_reg[11]_1 ({height_val4_c12_U_n_45,height_val4_c12_U_n_46,height_val4_c12_U_n_47,height_val4_c12_U_n_48}),
        .\vMax_reg_512_reg[15]_0 ({height_val4_c12_U_n_34,height_val4_c12_U_n_35,height_val4_c12_U_n_36}),
        .\vMax_reg_512_reg[15]_1 ({height_val4_c12_U_n_49,height_val4_c12_U_n_50,height_val4_c12_U_n_51,height_val4_c12_U_n_52}),
        .\vMax_reg_512_reg[3]_0 ({height_val4_c12_U_n_22,height_val4_c12_U_n_23,height_val4_c12_U_n_24,height_val4_c12_U_n_25}),
        .\vMax_reg_512_reg[3]_1 ({height_val4_c12_U_n_37,height_val4_c12_U_n_38,height_val4_c12_U_n_39,height_val4_c12_U_n_40}),
        .\vMax_reg_512_reg[7]_0 ({height_val4_c12_U_n_26,height_val4_c12_U_n_27,height_val4_c12_U_n_28,height_val4_c12_U_n_29}),
        .\vMax_reg_512_reg[7]_1 ({height_val4_c12_U_n_41,height_val4_c12_U_n_42,height_val4_c12_U_n_43,height_val4_c12_U_n_44}),
        .width_val7_c13_full_n(width_val7_c13_full_n),
        .\y_fu_116_reg[11]_0 (y_fu_116_reg));
  design_1_v_tpg_0_0_fifo_w16_d2_S_9 width_val7_c13_U
       (.DI({width_val7_c13_U_n_21,width_val7_c13_U_n_22,width_val7_c13_U_n_23,width_val7_c13_U_n_24}),
        .E(tpgBackground_U0_n_9),
        .\SRL_SIG_reg[0][11] ({width_val7_c13_U_n_29,width_val7_c13_U_n_30,width_val7_c13_U_n_31,width_val7_c13_U_n_32}),
        .\SRL_SIG_reg[0][14] ({width_val7_c13_U_n_33,width_val7_c13_U_n_34,width_val7_c13_U_n_35}),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][7] ({width_val7_c13_U_n_25,width_val7_c13_U_n_26,width_val7_c13_U_n_27,width_val7_c13_U_n_28}),
        .\SRL_SIG_reg[1][11] ({width_val7_c13_U_n_44,width_val7_c13_U_n_45,width_val7_c13_U_n_46,width_val7_c13_U_n_47}),
        .\SRL_SIG_reg[1][15] ({width_val7_c13_U_n_48,width_val7_c13_U_n_49,width_val7_c13_U_n_50,width_val7_c13_U_n_51}),
        .\SRL_SIG_reg[1][3] ({width_val7_c13_U_n_36,width_val7_c13_U_n_37,width_val7_c13_U_n_38,width_val7_c13_U_n_39}),
        .\SRL_SIG_reg[1][7] ({width_val7_c13_U_n_40,width_val7_c13_U_n_41,width_val7_c13_U_n_42,width_val7_c13_U_n_43}),
        .SS(SS),
        .ap_clk(ap_clk),
        .full_n_reg_0(tpgForeground_U0_n_84),
        .\mOutPtr_reg[0]_0 (width_val7_c13_U_n_52),
        .out(boxSize_val24_c_dout),
        .push(push_1),
        .push_0(push_5),
        .width_val7_c13_dout(width_val7_c13_dout),
        .width_val7_c13_empty_n(width_val7_c13_empty_n),
        .width_val7_c13_full_n(width_val7_c13_full_n));
  design_1_v_tpg_0_0_fifo_w13_d2_S width_val7_c_U
       (.D(sub_i_fu_211_p2),
        .DI({width_val7_c_U_n_38,width_val7_c_U_n_39,width_val7_c_U_n_40,width_val7_c_U_n_41}),
        .E(tpgForeground_U0_n_79),
        .MultiPixStream2AXIvideo_U0_field_id_val8_read(MultiPixStream2AXIvideo_U0_field_id_val8_read),
        .S({width_val7_c_U_n_6,width_val7_c_U_n_7,width_val7_c_U_n_8,width_val7_c_U_n_9}),
        .\SRL_SIG_reg[0][11] ({width_val7_c_U_n_46,width_val7_c_U_n_47,width_val7_c_U_n_48}),
        .\SRL_SIG_reg[0][12] (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][12]_0 (width_val7_c_dout),
        .\SRL_SIG_reg[0][8] ({width_val7_c_U_n_42,width_val7_c_U_n_43,width_val7_c_U_n_44,width_val7_c_U_n_45}),
        .\SRL_SIG_reg[1][12] ({width_val7_c_U_n_32,width_val7_c_U_n_33,width_val7_c_U_n_34,width_val7_c_U_n_35}),
        .\SRL_SIG_reg[1][4] ({width_val7_c_U_n_24,width_val7_c_U_n_25,width_val7_c_U_n_26,width_val7_c_U_n_27}),
        .\SRL_SIG_reg[1][8] ({width_val7_c_U_n_28,width_val7_c_U_n_29,width_val7_c_U_n_30,width_val7_c_U_n_31}),
        .SS(SS),
        .ap_clk(ap_clk),
        .colorFormat_val17_c_full_n(colorFormat_val17_c_full_n),
        .full_n_reg_0(width_val7_c_U_n_37),
        .height_val4_c_full_n(height_val4_c_full_n),
        .\icmp_ln979_reg_322_reg[0] (width_val7_c_U_n_10),
        .\icmp_ln979_reg_322_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_81),
        .motionSpeed_val14_c_empty_n(motionSpeed_val14_c_empty_n),
        .out(\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222/x_fu_136_reg ),
        .push(push_5),
        .width_val7_c13_dout(width_val7_c13_dout[12:0]),
        .width_val7_c_empty_n(width_val7_c_empty_n),
        .width_val7_c_full_n(width_val7_c_full_n));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
