/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire [42:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[20] | celloutsig_0_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[2] | celloutsig_1_2z[0]);
  assign celloutsig_0_16z = ~(_00_ | celloutsig_0_6z);
  assign celloutsig_0_21z = ~((celloutsig_0_16z | celloutsig_0_19z) & (celloutsig_0_13z | in_data[10]));
  assign celloutsig_0_6z = celloutsig_0_5z | celloutsig_0_2z[1];
  assign celloutsig_1_4z = in_data[124] ^ celloutsig_1_3z[6];
  assign celloutsig_1_12z = celloutsig_1_9z ^ celloutsig_1_3z[6];
  assign celloutsig_1_19z = celloutsig_1_8z ^ celloutsig_1_16z;
  assign celloutsig_0_13z = celloutsig_0_4z ^ celloutsig_0_6z;
  assign celloutsig_0_14z = _01_ ^ _02_;
  assign celloutsig_0_20z = celloutsig_0_16z ^ celloutsig_0_3z;
  assign celloutsig_1_0z = ~(in_data[117] ^ in_data[112]);
  assign celloutsig_1_16z = ~(celloutsig_1_3z[4] ^ celloutsig_1_9z);
  reg [10:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 11'h000;
    else _17_ <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z };
  assign { _03_[10], _02_, _03_[8:4], _00_, _01_, _03_[1:0] } = _17_;
  assign celloutsig_0_8z = in_data[80:77] == { celloutsig_0_1z[8], celloutsig_0_4z, 1'h0, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[81:69], celloutsig_0_1z, celloutsig_0_8z } == { in_data[88:68], 2'h0 };
  assign celloutsig_0_0z = in_data[57:50] === in_data[8:1];
  assign celloutsig_0_15z = in_data[51:40] === { celloutsig_0_2z[25:18], 1'h0, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, 1'h0 } > { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_8z } < { celloutsig_1_3z[6:1], celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_1z < celloutsig_0_2z[16:8];
  assign celloutsig_0_4z = celloutsig_0_1z[5] & ~(celloutsig_0_0z);
  assign celloutsig_1_18z = { celloutsig_1_2z[5:3], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_9z } % { 1'h1, celloutsig_1_3z[4:3], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_8z };
  assign { out_data[13:5], out_data[3:2], out_data[0] } = celloutsig_0_3z ? { in_data[19:13], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_16z } : { celloutsig_0_28z[7:0], celloutsig_0_19z, 1'h0, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[158] ? { in_data[188:180], celloutsig_1_1z } : { in_data[161:159], 1'h0, in_data[157:154], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[118:112] : celloutsig_1_2z[8:2];
  assign celloutsig_0_1z = in_data[41] ? { in_data[46:42], 1'h1, in_data[40:38] } : in_data[88:80];
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[88:46] : { in_data[44:12], 1'h0, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_2z[22] ? { in_data[21:18], celloutsig_0_12z } : { _03_[7:4], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_9z, 1'h1, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_1_7z = in_data[177:173] !== in_data[165:161];
  assign celloutsig_0_23z = { in_data[47], celloutsig_0_14z, celloutsig_0_8z } !== { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_33z = & { celloutsig_0_25z[9:3], celloutsig_0_5z };
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, in_data[171:168] };
  assign celloutsig_1_14z = | { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_13z = | { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = | { celloutsig_1_7z, celloutsig_1_3z[6:1] };
  assign celloutsig_0_5z = | { in_data[62:58], celloutsig_0_0z };
  assign celloutsig_0_19z = | in_data[18:16];
  assign celloutsig_1_1z = ~^ { in_data[170:161], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[107:102] >>> in_data[185:180];
  assign celloutsig_0_12z = { _03_[6:4], _00_, _01_, _03_[1] } >>> { _03_[4], _00_, _01_, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_2z[11:5], celloutsig_0_3z, celloutsig_0_26z } >>> { celloutsig_0_2z[28:25], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_26z = ~((celloutsig_0_5z & celloutsig_0_13z) | celloutsig_0_4z);
  assign { _03_[9], _03_[3:2] } = { _02_, _00_, _01_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[4], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, 1'h1, celloutsig_0_21z };
endmodule
