#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 27 17:24:43 2018
# Process ID: 24038
# Current directory: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1
# Command line: vivado -log Testing_IP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Testing_IP.tcl -notrace
# Log file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP.vdi
# Journal file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: link_design -top Testing_IP -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.793 ; gain = 322.074 ; free physical = 7683 ; free virtual = 18735
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.824 ; gain = 96.031 ; free physical = 7678 ; free virtual = 18730
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb989666

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb989666

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d7b8394d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d7b8394d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d7b8394d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7b8394d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
Ending Logic Optimization Task | Checksum: d7b8394d

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18f6cd2cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2069.387 ; gain = 0.000 ; free physical = 7330 ; free virtual = 18382
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2069.387 ; gain = 529.594 ; free physical = 7330 ; free virtual = 18382
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2101.402 ; gain = 0.000 ; free physical = 7325 ; free virtual = 18379
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
Command: report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_drc_opted.rpt.
report_drc completed successfully
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 18f6cd2cb
INFO: [Pwropt 34-50] Optimizing power for module Testing_IP ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
Pre-processing: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2191.500 ; gain = 15.035 ; free physical = 7267 ; free virtual = 18321
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.605 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2191.500 ; gain = 15.035 ; free physical = 7265 ; free virtual = 18319
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2386.680 ; gain = 195.180 ; free physical = 7239 ; free virtual = 18293
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7226 ; free virtual = 18280
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.680 ; gain = 210.215 ; free physical = 7226 ; free virtual = 18280

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7281 ; free virtual = 18335


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Testing_IP ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 279
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18f6cd2cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7281 ; free virtual = 18335
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 18f6cd2cb
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.680 ; gain = 253.262 ; free physical = 7286 ; free virtual = 18339
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -11842424 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f6cd2cb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7284 ; free virtual = 18338
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18f6cd2cb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7284 ; free virtual = 18338
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 3 Remap
Phase 3 Remap | Checksum: 1669f342c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7280 ; free virtual = 18334
INFO: [Opt 31-389] Phase Remap created 648 cells and removed 648 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: be7ef625

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7282 ; free virtual = 18336
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: be7ef625

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7282 ; free virtual = 18336
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7279 ; free virtual = 18334
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_pwropt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7280 ; free virtual = 18334
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbf962c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7280 ; free virtual = 18334
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7280 ; free virtual = 18334

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11ac80b3c

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7281 ; free virtual = 18334

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12426db96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7278 ; free virtual = 18331

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12426db96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7278 ; free virtual = 18331
Phase 1 Placer Initialization | Checksum: 12426db96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2386.680 ; gain = 0.000 ; free physical = 7278 ; free virtual = 18331

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a0a8793d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7268 ; free virtual = 18321

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a0a8793d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7268 ; free virtual = 18321

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fce50343

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18321

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f1d9aa5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18321

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f1d9aa5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18321

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1063e816a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18319

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14c901fcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18319

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14c901fcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18319
Phase 3 Detail Placement | Checksum: 14c901fcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18319

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228c7ba23

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 228c7ba23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18320
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.055. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e2d72f40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18320
Phase 4.1 Post Commit Optimization | Checksum: 1e2d72f40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7266 ; free virtual = 18320

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2d72f40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18320

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e2d72f40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18320

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13a7e0218

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18320
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a7e0218

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7267 ; free virtual = 18320
Ending Placer Task | Checksum: dabd8e37

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.684 ; gain = 8.004 ; free physical = 7271 ; free virtual = 18324
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7262 ; free virtual = 18318
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Testing_IP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7258 ; free virtual = 18312
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_placed.rpt -pb Testing_IP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7267 ; free virtual = 18321
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7267 ; free virtual = 18321
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ca91b454 ConstDB: 0 ShapeSum: 102bd9e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 184a88d2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7172 ; free virtual = 18227
Post Restoration Checksum: NetGraph: e9d60151 NumContArr: 9ad28bd9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 184a88d2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7172 ; free virtual = 18227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 184a88d2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7141 ; free virtual = 18196

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 184a88d2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7141 ; free virtual = 18196
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cf31f96f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7140 ; free virtual = 18195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.052  | TNS=0.000  | WHS=-0.141 | THS=-9.017 |

Phase 2 Router Initialization | Checksum: f40a57d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7140 ; free virtual = 18195

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e13fe8d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7140 ; free virtual = 18195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 974
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a98ba15

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207
Phase 4 Rip-up And Reroute | Checksum: 19a98ba15

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11d30f90d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11d30f90d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11d30f90d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207
Phase 5 Delay and Skew Optimization | Checksum: 11d30f90d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15807ea52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.480  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 168856886

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207
Phase 6 Post Hold Fix | Checksum: 168856886

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06996 %
  Global Horizontal Routing Utilization  = 1.44462 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14eb91408

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18207

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14eb91408

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7151 ; free virtual = 18207

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11af6350b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7151 ; free virtual = 18206

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.480  | TNS=0.000  | WHS=0.131  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11af6350b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7151 ; free virtual = 18206
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7182 ; free virtual = 18237

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7181 ; free virtual = 18236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2394.684 ; gain = 0.000 ; free physical = 7173 ; free virtual = 18233
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
Command: report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
Command: report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/Testing_IP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
Command: report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Testing_IP_route_status.rpt -pb Testing_IP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Testing_IP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Testing_IP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Testing_IP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Testing_IP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jun 27 17:26:11 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2573.137 ; gain = 178.453 ; free physical = 7141 ; free virtual = 18199
INFO: [Common 17-206] Exiting Vivado at Wed Jun 27 17:26:11 2018...
