============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:06:23 am
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock RX_CLK)                launch                                     0 R 
U0_UART_RX
  U0_edge_bit_counter
    edge_count_reg[1]/CK                                 100    +0       0 R 
    edge_count_reg[1]/Q       DFFRX1LVT          7  3.3   22   +65      65 R 
    g1287__2398/B                                               +0      65   
    g1287__2398/Y             MXI2XLLVT          1  0.5   18   +18      84 F 
    g1275__5115/A0                                              +0      84   
    g1275__5115/Y             OAI21X1LVT         1  0.5   17   +17     100 R 
    g1271__8246/C0                                              +0     100   
    g1271__8246/Y             OAI221X1LVT        1  0.3   26   +23     124 F 
    g1270/A                                                     +0     124   
    g1270/Y                   INVXLLVT           1  0.6   11   +13     136 R 
    g1267__2802/B0                                              +0     136   
    g1267__2802/Y             OAI211X1LVT        1  0.4   21   +21     157 F 
    g1266__1617/C0                                              +0     157   
    g1266__1617/Y             AOI221X1LVT        1  0.5   29   +23     180 R 
    g1263__5526/C0                                              +0     180   
    g1263__5526/Y             OAI221X1LVT        1  0.4   29   +27     207 F 
    g1262__8428/C0                                              +0     207   
    g1262__8428/Y             AOI221X1LVT        2  0.8   35   +27     235 R 
    g1259__6260/B                                               +0     235   
    g1259__6260/Y             NAND2X1LVT         4  2.0   27   +24     258 F 
    g1258/A                                                     +0     258   
    g1258/Y                   INVX1LVT           2  0.9   11   +12     270 R 
    g1250__2346/A0N                                             +0     270   
    g1250__2346/Y             OAI2BB1X1LVT       2  1.2   18   +23     294 R 
    g1242__9315/A                                               +0     294   
    g1242__9315/Y             NAND2X1LVT         1  0.5   10   +13     306 F 
    g1237__7482/B0                                              +0     306   
    g1237__7482/Y             OAI21X1LVT         1  0.5   17    +8     314 R 
    bit_count_reg[3]/D   <<<  DFFRHQX1LVT                       +0     314   
    bit_count_reg[3]/CK       setup                      100   +13     327 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock RX_CLK)                capture                                 2500 R 
                              uncertainty                      -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :    2163ps 
Start-point  : U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D

