{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670193913684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670193913688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 16:45:13 2022 " "Processing started: Sun Dec  4 16:45:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670193913688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193913688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Testing4BitDecrementer -c Testing4BitDecrementer " "Command: quartus_sta Testing4BitDecrementer -c Testing4BitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193913688 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670193913735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670193913939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670193913939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193913976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193913976 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670193914234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Testing4BitDecrementer.sdc " "Synopsys Design Constraints File file not found: 'Testing4BitDecrementer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670193914367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|inst6 clock_generator:inst2\|inst6 " "create_clock -period 1.000 -name clock_generator:inst2\|inst6 clock_generator:inst2\|inst6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst8\|inst10 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst8\|inst10 clock_generator:inst2\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst\|inst10 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst\|inst10 clock_generator:inst2\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst8\|dff1 4_Bit_Parallel_Access_Register:inst8\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst8\|dff1 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst16\|dff1 4_Bit_Parallel_Access_Register:inst16\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst16\|dff1 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst7\|dff1 4_Bit_Parallel_Access_Register:inst7\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst7\|dff1 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914372 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670193914372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670193914467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193914525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193914525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.789 " "Worst-case setup slack is -2.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -23.893 clock_generator:inst2\|inst6  " "   -2.789             -23.893 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713             -15.115 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -2.713             -15.115 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571             -16.049 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -2.571             -16.049 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499             -16.642 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -2.499             -16.642 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -7.082 CLK_IN  " "   -2.289              -7.082 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265              -6.641 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -2.265              -6.641 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -3.359 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.897              -3.359 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK_IN  " "    0.402               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clock_generator:inst2\|inst6  " "    0.407               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.832               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    1.103               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    1.319               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193914610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193914635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK_IN  " "   -3.000             -15.850 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 clock_generator:inst2\|inst6  " "   -1.285             -15.420 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.443               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.465               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.474               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670193915095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670193915109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670193915286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193915375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193915403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193915403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.475 " "Worst-case setup slack is -2.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475             -13.684 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -2.475             -13.684 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420             -20.641 clock_generator:inst2\|inst6  " "   -2.420             -20.641 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392             -14.794 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -2.392             -14.794 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -15.293 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -2.284             -15.293 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -5.575 CLK_IN  " "   -2.040              -5.575 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993              -5.151 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.993              -5.151 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -2.638 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.651              -2.638 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK_IN  " "    0.353               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock_generator:inst2\|inst6  " "    0.365               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.877               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    1.145               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    1.329               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193915481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193915506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK_IN  " "   -3.000             -15.850 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 clock_generator:inst2\|inst6  " "   -1.285             -15.420 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.398               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.398               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.430               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915532 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670193915983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193916094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193916096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193916096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.164 " "Worst-case setup slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -6.971 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -1.164              -6.971 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130              -7.216 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -1.130              -7.216 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -7.354 clock_generator:inst2\|inst6  " "   -1.002              -7.354 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952              -5.185 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -0.952              -5.185 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 CLK_IN  " "   -0.599              -0.599 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -0.598 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -0.598              -0.598 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477              -0.477 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -0.477              -0.477 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK_IN  " "    0.180               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clock_generator:inst2\|inst6  " "    0.188               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.228               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.315               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.469               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193916178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193916206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.600 CLK_IN  " "   -3.000             -13.600 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clock_generator:inst2\|inst6  " "   -1.000             -12.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.000              -6.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.366               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.392               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.423               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670193917277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670193917277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 16:45:17 2022 " "Processing ended: Sun Dec  4 16:45:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670193917616 ""}
