{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760710458688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710458688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:14:18 2025 " "Processing started: Fri Oct 17 11:14:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710458688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710458688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710458688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760710458798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760710458798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1 " "Found entity 1: mux_8_para_1" {  } { { "mux_8_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1_8bits " "Found entity 1: mux_8_para_1_8bits" {  } { { "mux_8_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462392 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flag_zero.v " "Can't analyze file -- file flag_zero.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit " "Found entity 1: bin_to_bcd_8bit" {  } { { "bin_to_bcd_8bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS0 ns0 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS0\" differs only in case from object \"ns0\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS1 ns1 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS1\" differs only in case from object \"ns1\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS2 ns2 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS2\" differs only in case from object \"ns2\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file operacao_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 operacao_7seg " "Found entity 1: operacao_7seg" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flag_ov.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flag_ov.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_ov " "Found entity 1: flag_ov" {  } { { "output_files/flag_ov.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/flag_ov.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtrator_5x4bits.v " "Can't analyze file -- file subtrator_5x4bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/subtrator_5x4bits_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/subtrator_5x4bits_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_5x4bits_v2 " "Found entity 1: subtrator_5x4bits_v2" {  } { { "output_files/subtrator_5x4bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/subtrator_5x4bits_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file base_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_7seg " "Found entity 1: base_7seg" {  } { { "base_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/base_7seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n00 N00 calculadora_rpn_completa.v(25) " "Verilog HDL Declaration information at calculadora_rpn_completa.v(25): object \"n00\" differs only in case from object \"N00\" in the same scope" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710462395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n01 N01 calculadora_rpn_completa.v(27) " "Verilog HDL Declaration information at calculadora_rpn_completa.v(27): object \"n01\" differs only in case from object \"N01\" in the same scope" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710462395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora_rpn_completa.v 1 1 " "Found 1 design units, including 1 entities, in source file calculadora_rpn_completa.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora_rpn_completa " "Found entity 1: calculadora_rpn_completa" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bits " "Found entity 1: comparador_8bits" {  } { { "comparador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/comparador_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_1bit " "Found entity 1: contador_1bit" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits " "Found entity 1: contador_2bits" {  } { { "contador_2bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bits " "Found entity 1: contador_3bits" {  } { { "contador_3bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_3bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_clock.v " "Can't analyze file -- file controle_clock.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_entrada.v " "Can't analyze file -- file controle_entrada.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_memoria.v " "Can't analyze file -- file controle_memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bases.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_bases.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_bases " "Found entity 1: conversor_bases" {  } { { "conversor_bases.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_real.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_real " "Found entity 1: divisor_real" {  } { { "divisor_real.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisor_real.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Found entity 1: flip_flop_d" {  } { { "flip_flop_d.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/flip_flop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_recursivo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_recursivo.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_recursivo " "Found entity 1: multiplicador_recursivo" {  } { { "multiplicador_recursivo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_recursivo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_para_1 " "Found entity 1: mux_2_para_1" {  } { { "mux_2_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_para_1_8bits " "Found entity 1: mux_2_para_1_8bits" {  } { { "mux_2_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1 " "Found entity 1: mux_4_para_1" {  } { { "mux_4_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_4bits " "Found entity 1: mux_4_para_1_4bits" {  } { { "mux_4_para_1_4bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_4bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_7bits " "Found entity 1: mux_4_para_1_7bits" {  } { { "mux_4_para_1_7bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_7bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_8bits " "Found entity 1: mux_4_para_1_8bits" {  } { { "mux_4_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pilha_rpn.v " "Can't analyze file -- file pilha_rpn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710462399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_8bits " "Found entity 1: registrador_8bits" {  } { { "registrador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/registrador_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_memoria " "Found entity 1: registrador_memoria" {  } { { "registrador_memoria.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/registrador_memoria.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bits " "Found entity 1: shift_register_8bits" {  } { { "shift_register_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/shift_register_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_8bits " "Found entity 1: somador_8bits" {  } { { "somador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/somador_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_8bits " "Found entity 1: subtrator_8bits" {  } { { "subtrator_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/subtrator_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bits " "Found entity 1: ula_8bits" {  } { { "ula_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_and_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_and_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_and_8bits " "Found entity 1: unidade_and_8bits" {  } { { "unidade_and_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_and_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_not_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_not_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_not_8bits " "Found entity 1: unidade_not_8bits" {  } { { "unidade_not_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_not_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_or_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_or_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_or_8bits " "Found entity 1: unidade_or_8bits" {  } { { "unidade_or_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_or_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_xor_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_xor_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_xor_8bits " "Found entity 1: unidade_xor_8bits" {  } { { "unidade_xor_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_xor_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_rpn_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema_rpn_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_rpn_completo " "Found entity 1: sistema_rpn_completo" {  } { { "sistema_rpn_completo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bits_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits_v2 " "Found entity 1: contador_2bits_v2" {  } { { "contador_2bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atualiza_count.v 1 1 " "Found 1 design units, including 1 entities, in source file atualiza_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 atualiza_count " "Found entity 1: atualiza_count" {  } { { "atualiza_count.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/atualiza_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_estados_calculadora.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_estados_calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_estados_calculadora " "Found entity 1: contador_estados_calculadora" {  } { { "contador_estados_calculadora.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_estados_calculadora.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_3_if_greater_than_4.v 3 3 " "Found 3 design units, including 3 entities, in source file add_3_if_greater_than_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_3_if_greater_than_4 " "Found entity 1: add_3_if_greater_than_4" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462403 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4bit " "Found entity 2: adder_4bit" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462403 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1_4bit " "Found entity 3: mux2_1_4bit" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit_v2 " "Found entity 1: bin_to_bcd_8bit_v2" {  } { { "bin_to_bcd_8bit_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit_v3 " "Found entity 1: bin_to_bcd_8bit_v3" {  } { { "bin_to_bcd_8bit_v3.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_5por4.v 1 1 " "Found 1 design units, including 1 entities, in source file divisao_5por4.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao_5por4 " "Found entity 1: divisao_5por4" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisao_5por4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mutiplicacao_5x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mutiplicacao_5x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mutiplicacao_5x4 " "Found entity 1: mutiplicacao_5x4" {  } { { "mutiplicacao_5x4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mutiplicacao_5x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_push_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_push_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_push_2bits " "Found entity 1: contador_push_2bits" {  } { { "contador_push_2bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_16bits " "Found entity 1: somador_16bits" {  } { { "somador_16bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/somador_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_4x4 " "Found entity 1: multiplicador_4x4" {  } { { "multiplicador_4x4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_4x4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_8x8_recursivo .v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_8x8_recursivo .v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_8x8_recursivo " "Found entity 1: multiplicador_8x8_recursivo" {  } { { "multiplicador_8x8_recursivo .v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/half_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710462407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710462407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_inv contador_1bit.v(34) " "Verilog HDL Implicit Net warning at contador_1bit.v(34): created implicit net for \"dec_inv\"" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_inv contador_1bit.v(35) " "Verilog HDL Implicit Net warning at contador_1bit.v(35): created implicit net for \"inc_inv\"" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_resto_div divisor_real.v(122) " "Verilog HDL Implicit Net warning at divisor_real.v(122): created implicit net for \"load_resto_div\"" {  } { { "divisor_real.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisor_real.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_final contador_2bits_v2.v(31) " "Verilog HDL Implicit Net warning at contador_2bits_v2.v(31): created implicit net for \"reset_final\"" {  } { { "contador_2bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits_v2.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sistema_rpn_completo.v(58) " "Verilog HDL Instantiation warning at sistema_rpn_completo.v(58): instance has no name" {  } { { "sistema_rpn_completo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760710462408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ula_8bits.v(104) " "Verilog HDL Instantiation warning at ula_8bits.v(104): instance has no name" {  } { { "ula_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760710462408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora_rpn_completa " "Elaborating entity \"calculadora_rpn_completa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760710462430 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1..0\] calculadora_rpn_completa.v(19) " "Output port \"LEDR\[1..0\]\" at calculadora_rpn_completa.v(19) has no driver" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760710462430 "|calculadora_rpn_completa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema_rpn_completo sistema_rpn_completo:U_SISTEMA_RPN " "Elaborating entity \"sistema_rpn_completo\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\"" {  } { { "calculadora_rpn_completa.v" "U_SISTEMA_RPN" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_push_2bits sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7 " "Elaborating entity \"contador_push_2bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\"" {  } { { "sistema_rpn_completo.v" "comb_7" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_d sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|flip_flop_d:U_EDGE_DETECT_FF " "Elaborating entity \"flip_flop_d\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|flip_flop_d:U_EDGE_DETECT_FF\"" {  } { { "contador_push_2bits.v" "U_EDGE_DETECT_FF" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|full_adder:AD01 " "Elaborating entity \"full_adder\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|full_adder:AD01\"" {  } { { "contador_push_2bits.v" "AD01" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_8bits sistema_rpn_completo:U_SISTEMA_RPN\|registrador_8bits:U_REG_A " "Elaborating entity \"registrador_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|registrador_8bits:U_REG_A\"" {  } { { "sistema_rpn_completo.v" "U_REG_A" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA " "Elaborating entity \"ula_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\"" {  } { { "sistema_rpn_completo.v" "U_ULA" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|somador_8bits:U_SOMA " "Elaborating entity \"somador_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|somador_8bits:U_SOMA\"" {  } { { "ula_8bits.v" "U_SOMA" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|subtrator_8bits:U_SUB " "Elaborating entity \"subtrator_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|subtrator_8bits:U_SUB\"" {  } { { "ula_8bits.v" "U_SUB" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_8x8_recursivo sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT " "Elaborating entity \"multiplicador_8x8_recursivo\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\"" {  } { { "ula_8bits.v" "U_MULT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_4x4 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1 " "Elaborating entity \"multiplicador_4x4\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\"" {  } { { "multiplicador_8x8_recursivo .v" "U_MULT_A1B1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\|half_adder:HA0_1 " "Elaborating entity \"half_adder\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\|half_adder:HA0_1\"" {  } { { "multiplicador_4x4.v" "HA0_1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_4x4.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_16bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|somador_16bits:ADD_FINAL1 " "Elaborating entity \"somador_16bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|somador_16bits:ADD_FINAL1\"" {  } { { "multiplicador_8x8_recursivo .v" "ADD_FINAL1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_5por4 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|divisao_5por4:comb_18 " "Elaborating entity \"divisao_5por4\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|divisao_5por4:comb_18\"" {  } { { "ula_8bits.v" "comb_18" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd divisao_5por4.v(10) " "Verilog HDL or VHDL warning at divisao_5por4.v(10): object \"gnd\" assigned a value but never read" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisao_5por4.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760710462470 "|calculadora_rpn_completa|sistema_rpn_completo:U_SISTEMA_RPN|ula_8bits:U_ULA|divisao_5por4:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_and_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_and_8bits:U_AND " "Elaborating entity \"unidade_and_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_and_8bits:U_AND\"" {  } { { "ula_8bits.v" "U_AND" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_or_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_or_8bits:U_OR " "Elaborating entity \"unidade_or_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_or_8bits:U_OR\"" {  } { { "ula_8bits.v" "U_OR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_xor_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_xor_8bits:U_XOR " "Elaborating entity \"unidade_xor_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_xor_8bits:U_XOR\"" {  } { { "ula_8bits.v" "U_XOR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_not_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_not_8bits:U_NOT " "Elaborating entity \"unidade_not_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_not_8bits:U_NOT\"" {  } { { "ula_8bits.v" "U_NOT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT " "Elaborating entity \"mux_8_para_1_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\"" {  } { { "ula_8bits.v" "U_MUX_RESULT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd mux_8_para_1_8bits.v(8) " "Verilog HDL or VHDL warning at mux_8_para_1_8bits.v(8): object \"gnd\" assigned a value but never read" {  } { { "mux_8_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760710462472 "|calculadora_rpn_completa|pilha_rpn:U_PILHA|ula_8bits:U_ULA|mux_8_para_1_8bits:U_MUX_RESULT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\|mux_8_para_1:MUX_BIT0 " "Elaborating entity \"mux_8_para_1\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\|mux_8_para_1:MUX_BIT0\"" {  } { { "mux_8_para_1_8bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_para_1_8bits sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO " "Elaborating entity \"mux_2_para_1_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\"" {  } { { "sistema_rpn_completo.v" "U_MUX_EXIBICAO" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_para_1 sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\|mux_2_para_1:MUX_BIT0 " "Elaborating entity \"mux_2_para_1\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\|mux_2_para_1:MUX_BIT0\"" {  } { { "mux_2_para_1_8bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1_8bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_bases conversor_bases:U_CONVERSOR " "Elaborating entity \"conversor_bases\" for hierarchy \"conversor_bases:U_CONVERSOR\"" {  } { { "calculadora_rpn_completa.v" "U_CONVERSOR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd_8bit_v3 conversor_bases:U_CONVERSOR\|bin_to_bcd_8bit_v3:U_BCD " "Elaborating entity \"bin_to_bcd_8bit_v3\" for hierarchy \"conversor_bases:U_CONVERSOR\|bin_to_bcd_8bit_v3:U_BCD\"" {  } { { "conversor_bases.v" "U_BCD" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1_4bits conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE " "Elaborating entity \"mux_4_para_1_4bits\" for hierarchy \"conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\"" {  } { { "conversor_bases.v" "U_MUX_UNIDADE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1 conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\|mux_4_para_1:MUX_BIT0 " "Elaborating entity \"mux_4_para_1\" for hierarchy \"conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\|mux_4_para_1:MUX_BIT0\"" {  } { { "mux_4_para_1_4bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_4bits.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg conversor_bases:U_CONVERSOR\|decodificador_7seg:U_DECOD_UNIDADE " "Elaborating entity \"decodificador_7seg\" for hierarchy \"conversor_bases:U_CONVERSOR\|decodificador_7seg:U_DECOD_UNIDADE\"" {  } { { "conversor_bases.v" "U_DECOD_UNIDADE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_7seg base_7seg:U_BASE_DISPLAY " "Elaborating entity \"base_7seg\" for hierarchy \"base_7seg:U_BASE_DISPLAY\"" {  } { { "calculadora_rpn_completa.v" "U_BASE_DISPLAY" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1_7bits base_7seg:U_BASE_DISPLAY\|mux_4_para_1_7bits:U_MUX_BASE " "Elaborating entity \"mux_4_para_1_7bits\" for hierarchy \"base_7seg:U_BASE_DISPLAY\|mux_4_para_1_7bits:U_MUX_BASE\"" {  } { { "base_7seg.v" "U_MUX_BASE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/base_7seg.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710462483 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[7\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[7\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[7\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710462520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[6\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[6\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[6\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710462520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[5\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[5\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[5\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710462520 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1760710462520 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "87 " "Ignored 87 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "87 " "Ignored 87 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760710462690 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760710462690 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760710463092 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760710463398 "|calculadora_rpn_completa|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760710463398 "|calculadora_rpn_completa|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760710463398 "|calculadora_rpn_completa|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760710463398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760710463445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.map.smsg " "Generated suppressed messages file /home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710464717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760710464789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710464789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760710464822 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760710464822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760710464822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760710464822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710464829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:14:24 2025 " "Processing ended: Fri Oct 17 11:14:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710464829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710464829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710464829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710464829 ""}
