Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cfaaa29896ad4e53a4694d71dd836cde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_top_behav xil_defaultlib.tb_vga_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jacky/Desktop/RISCV/VGA_640x480/vga_stripes_top.v" Line 3. Module vga_stripes_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jacky/Desktop/RISCV/VGA_640x480/vga_640x480.v" Line 1. Module vga_640x480 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jacky/Desktop/RISCV/VGA_640x480/vga_stripes.v" Line 1. Module vga_stripes doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_640x480
Compiling module xil_defaultlib.vga_stripes
Compiling module xil_defaultlib.vga_stripes_top
Compiling module xil_defaultlib.tb_vga_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_top_behav
