#! /Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-395-g155ed084b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x123f0d320 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x123f0c240 .scope module, "tb" "tb" 3 3;
 .timescale -9 -9;
v0x600000bae6d0_0 .var "clk", 0 0;
v0x600000bae760_0 .var "reset", 0 0;
S_0x123f0c3b0 .scope module, "uut" "tpu" 3 9, 4 1 0, S_0x123f0c240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "ui_in";
    .port_info 3 /OUTPUT 8 "uo_out";
    .port_info 4 /INPUT 8 "uio_in";
    .port_info 5 /OUTPUT 8 "uio_out";
    .port_info 6 /OUTPUT 8 "uio_oe";
    .port_info 7 /INPUT 1 "ena";
enum0x6000017ac200 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "EXECUTE" 2'b10,
   "FINISH" 2'b11
 ;
o0x128061ea0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x6000012ab250 .functor BUFZ 8, o0x128061ea0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x128061ed0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x6000012ab4f0 .functor BUFZ 8, o0x128061ed0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x128061e10 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000012ab480 .functor BUFZ 1, o0x128061e10, C4<0>, C4<0>, C4<0>;
v0x600000bad0e0_0 .net "a_in1", 15 0, v0x600000ba9950_0;  1 drivers
v0x600000bad170_0 .net "a_in2", 15 0, v0x600000ba99e0_0;  1 drivers
v0x600000bad200_0 .net "acc1_full", 0 0, v0x600000ba8a20_0;  1 drivers
v0x600000bad290_0 .net "acc1_mem_0_to_ub", 31 0, v0x600000ba8870_0;  1 drivers
v0x600000bad320_0 .net "acc1_mem_1_to_ub", 31 0, v0x600000ba8900_0;  1 drivers
v0x600000bad3b0_0 .net "acc2_full", 0 0, v0x600000ba8fc0_0;  1 drivers
v0x600000bad440_0 .net "acc2_mem_0_to_ub", 31 0, v0x600000ba8e10_0;  1 drivers
v0x600000bad4d0_0 .net "acc2_mem_1_to_ub", 31 0, v0x600000ba8ea0_0;  1 drivers
v0x600000bad560_0 .net "base_address", 12 0, v0x600000ba9290_0;  1 drivers
v0x600000bad5f0_0 .net "clk", 0 0, v0x600000bae6d0_0;  1 drivers
v0x600000bad680_0 .var/i "compute_cycle_counter", 31 0;
v0x600000bad710_0 .net "dummy_ena", 0 0, L_0x6000012ab480;  1 drivers
v0x600000bad7a0_0 .net "dummy_ui_in", 7 0, L_0x6000012ab250;  1 drivers
v0x600000bad830_0 .net "dummy_uio_in", 7 0, L_0x6000012ab4f0;  1 drivers
v0x600000bad8c0_0 .net "ena", 0 0, o0x128061e10;  0 drivers
v0x600000bad950_0 .var "instruction", 15 0;
v0x600000bad9e0 .array "instruction_mem", 7 0, 15 0;
v0x600000bada70_0 .var/i "instruction_pointer", 31 0;
v0x600000badb00_0 .net "load_input", 0 0, v0x600000ba9440_0;  1 drivers
v0x600000badb90_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  1 drivers
v0x600000badc20_0 .net "out_ub_to_input_setup_00", 31 0, v0x600000bac750_0;  1 drivers
v0x600000badcb0_0 .net "out_ub_to_input_setup_01", 31 0, v0x600000bac7e0_0;  1 drivers
v0x600000badd40_0 .net "out_ub_to_input_setup_10", 31 0, v0x600000bac870_0;  1 drivers
v0x600000baddd0_0 .net "out_ub_to_input_setup_11", 31 0, v0x600000bac900_0;  1 drivers
v0x600000bade60_0 .net "reset", 0 0, v0x600000bae760_0;  1 drivers
v0x600000badef0_0 .var "state", 1 0;
v0x600000badf80_0 .net "store", 0 0, v0x600000ba95f0_0;  1 drivers
v0x600000bae010_0 .net "systolic_acc_out1", 31 0, v0x600000baac70_0;  1 drivers
v0x600000bae0a0_0 .net "systolic_acc_out2", 31 0, v0x600000bab2a0_0;  1 drivers
v0x600000bae130_0 .net "ui_in", 7 0, o0x128061ea0;  0 drivers
v0x600000bae1c0_0 .net "uio_in", 7 0, o0x128061ed0;  0 drivers
o0x128061f00 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000bae250_0 .net "uio_oe", 7 0, o0x128061f00;  0 drivers
o0x128061f30 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000bae2e0_0 .net "uio_out", 7 0, o0x128061f30;  0 drivers
o0x128061f60 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000bae370_0 .net "uo_out", 7 0, o0x128061f60;  0 drivers
v0x600000bae400_0 .net "valid", 0 0, v0x600000ba9680_0;  1 drivers
v0x600000bae490_0 .net "weight1", 15 0, v0x600000bacea0_0;  1 drivers
v0x600000bae520_0 .net "weight2", 15 0, v0x600000bacf30_0;  1 drivers
v0x600000bae5b0_0 .net "weight3", 15 0, v0x600000bacfc0_0;  1 drivers
v0x600000bae640_0 .net "weight4", 15 0, v0x600000bad050_0;  1 drivers
S_0x123f0bdb0 .scope module, "acc1" "accumulator" 4 191, 5 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600000ba8750_0 .net "acc_in", 31 0, v0x600000baac70_0;  alias, 1 drivers
v0x600000ba87e0 .array "acc_mem", 1 0, 31 0;
v0x600000ba8870_0 .var "acc_mem_0", 31 0;
v0x600000ba8900_0 .var "acc_mem_1", 31 0;
v0x600000ba8990_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000ba8a20_0 .var "full", 0 0;
v0x600000ba8ab0_0 .var/i "i", 31 0;
v0x600000ba8b40_0 .var "index", 1 0;
v0x600000ba8bd0_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000ba8c60_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
E_0x600002ca7bc0 .event posedge, v0x600000ba8bd0_0, v0x600000ba8990_0;
S_0x123f0bf20 .scope module, "acc2" "accumulator" 4 202, 5 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600000ba8cf0_0 .net "acc_in", 31 0, v0x600000bab2a0_0;  alias, 1 drivers
v0x600000ba8d80 .array "acc_mem", 1 0, 31 0;
v0x600000ba8e10_0 .var "acc_mem_0", 31 0;
v0x600000ba8ea0_0 .var "acc_mem_1", 31 0;
v0x600000ba8f30_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000ba8fc0_0 .var "full", 0 0;
v0x600000ba9050_0 .var/i "i", 31 0;
v0x600000ba90e0_0 .var "index", 1 0;
v0x600000ba9170_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000ba9200_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
S_0x123f092d0 .scope module, "cu" "control_unit" 4 138, 6 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 1 "load_weight";
    .port_info 4 /OUTPUT 13 "base_address";
    .port_info 5 /OUTPUT 1 "load_input";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "store";
v0x600000ba9290_0 .var "base_address", 12 0;
v0x600000ba9320_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000ba93b0_0 .net "instruction", 15 0, v0x600000bad950_0;  1 drivers
v0x600000ba9440_0 .var "load_input", 0 0;
v0x600000ba94d0_0 .var "load_weight", 0 0;
v0x600000ba9560_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000ba95f0_0 .var "store", 0 0;
v0x600000ba9680_0 .var "valid", 0 0;
S_0x123f09440 .scope module, "is" "input_setup" 4 160, 7 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "a11";
    .port_info 4 /INPUT 32 "a12";
    .port_info 5 /INPUT 32 "a21";
    .port_info 6 /INPUT 32 "a22";
    .port_info 7 /OUTPUT 16 "a_in1";
    .port_info 8 /OUTPUT 16 "a_in2";
v0x600000ba9710_0 .net "a11", 31 0, v0x600000bac750_0;  alias, 1 drivers
v0x600000ba97a0_0 .net "a12", 31 0, v0x600000bac7e0_0;  alias, 1 drivers
v0x600000ba9830_0 .net "a21", 31 0, v0x600000bac870_0;  alias, 1 drivers
v0x600000ba98c0_0 .net "a22", 31 0, v0x600000bac900_0;  alias, 1 drivers
v0x600000ba9950_0 .var "a_in1", 15 0;
v0x600000ba99e0_0 .var "a_in2", 15 0;
v0x600000ba9a70 .array "augmented_activation_row1", 2 0, 31 0;
v0x600000ba9b00 .array "augmented_activation_row2", 2 0, 31 0;
v0x600000ba9b90_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000ba9c20_0 .var "counter", 2 0;
v0x600000ba9cb0_0 .var/i "i", 31 0;
v0x600000ba9d40_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000ba9dd0_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
S_0x123f0d730 .scope module, "systolic_array_inst" "mmu" 4 175, 8 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in1";
    .port_info 5 /INPUT 16 "a_in2";
    .port_info 6 /INPUT 16 "weight1";
    .port_info 7 /INPUT 16 "weight2";
    .port_info 8 /INPUT 16 "weight3";
    .port_info 9 /INPUT 16 "weight4";
    .port_info 10 /OUTPUT 16 "a_out1";
    .port_info 11 /OUTPUT 16 "a_out2";
    .port_info 12 /OUTPUT 32 "acc_out1";
    .port_info 13 /OUTPUT 32 "acc_out2";
v0x600000bab720_0 .net "a_in1", 15 0, v0x600000ba9950_0;  alias, 1 drivers
v0x600000bab7b0_0 .net "a_in2", 15 0, v0x600000ba99e0_0;  alias, 1 drivers
v0x600000bab840_0 .net "a_inter_01", 15 0, v0x600000ba9ef0_0;  1 drivers
v0x600000bab8d0_0 .net "a_inter_11", 15 0, v0x600000baab50_0;  1 drivers
v0x600000bab960_0 .net "a_out1", 15 0, v0x600000baa520_0;  1 drivers
v0x600000bab9f0_0 .net "a_out2", 15 0, v0x600000bab180_0;  1 drivers
v0x600000baba80_0 .net "acc_inter_00", 31 0, v0x600000baa010_0;  1 drivers
v0x600000babb10_0 .net "acc_inter_01", 31 0, v0x600000baa640_0;  1 drivers
v0x600000babba0_0 .net "acc_out1", 31 0, v0x600000baac70_0;  alias, 1 drivers
v0x600000babc30_0 .net "acc_out2", 31 0, v0x600000bab2a0_0;  alias, 1 drivers
v0x600000babcc0_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000babd50_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  alias, 1 drivers
v0x600000babde0_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000babe70_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
v0x600000babf00_0 .net "w_inter_00", 15 0, v0x600000baa2e0_0;  1 drivers
v0x600000bac000_0 .net "w_inter_01", 15 0, v0x600000baa910_0;  1 drivers
v0x600000bac090_0 .net "weight1", 15 0, v0x600000bacea0_0;  alias, 1 drivers
v0x600000bac120_0 .net "weight2", 15 0, v0x600000bacf30_0;  alias, 1 drivers
v0x600000bac1b0_0 .net "weight3", 15 0, v0x600000bacfc0_0;  alias, 1 drivers
v0x600000bac240_0 .net "weight4", 15 0, v0x600000bad050_0;  alias, 1 drivers
S_0x123f08540 .scope module, "PE00" "processing_element" 8 29, 9 1 0, S_0x123f0d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000ba9e60_0 .net "a_in", 15 0, v0x600000ba9950_0;  alias, 1 drivers
v0x600000ba9ef0_0 .var "a_out", 15 0;
L_0x128098010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000ba9f80_0 .net "acc_in", 31 0, L_0x128098010;  1 drivers
v0x600000baa010_0 .var "acc_out", 31 0;
v0x600000baa0a0_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000baa130_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  alias, 1 drivers
v0x600000baa1c0_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000baa250_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
v0x600000baa2e0_0 .var "w_out", 15 0;
v0x600000baa370_0 .net "weight", 15 0, v0x600000bacea0_0;  alias, 1 drivers
v0x600000baa400_0 .var "weight_reg", 15 0;
S_0x123f07b80 .scope module, "PE01" "processing_element" 8 43, 9 1 0, S_0x123f0d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000baa490_0 .net "a_in", 15 0, v0x600000ba9ef0_0;  alias, 1 drivers
v0x600000baa520_0 .var "a_out", 15 0;
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000baa5b0_0 .net "acc_in", 31 0, L_0x128098058;  1 drivers
v0x600000baa640_0 .var "acc_out", 31 0;
v0x600000baa6d0_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000baa760_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  alias, 1 drivers
v0x600000baa7f0_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000baa880_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
v0x600000baa910_0 .var "w_out", 15 0;
v0x600000baa9a0_0 .net "weight", 15 0, v0x600000bacf30_0;  alias, 1 drivers
v0x600000baaa30_0 .var "weight_reg", 15 0;
S_0x123f06be0 .scope module, "PE10" "processing_element" 8 57, 9 1 0, S_0x123f0d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000baaac0_0 .net "a_in", 15 0, v0x600000ba99e0_0;  alias, 1 drivers
v0x600000baab50_0 .var "a_out", 15 0;
v0x600000baabe0_0 .net "acc_in", 31 0, v0x600000baa010_0;  alias, 1 drivers
v0x600000baac70_0 .var "acc_out", 31 0;
v0x600000baad00_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000baad90_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  alias, 1 drivers
v0x600000baae20_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000baaeb0_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
v0x600000baaf40_0 .var "w_out", 15 0;
v0x600000baafd0_0 .net "weight", 15 0, v0x600000bacfc0_0;  alias, 1 drivers
v0x600000bab060_0 .var "weight_reg", 15 0;
S_0x123f05610 .scope module, "PE11" "processing_element" 8 71, 9 1 0, S_0x123f0d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x600000bab0f0_0 .net "a_in", 15 0, v0x600000baab50_0;  alias, 1 drivers
v0x600000bab180_0 .var "a_out", 15 0;
v0x600000bab210_0 .net "acc_in", 31 0, v0x600000baa640_0;  alias, 1 drivers
v0x600000bab2a0_0 .var "acc_out", 31 0;
v0x600000bab330_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000bab3c0_0 .net "load_weight", 0 0, v0x600000ba94d0_0;  alias, 1 drivers
v0x600000bab450_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000bab4e0_0 .net "valid", 0 0, v0x600000ba9680_0;  alias, 1 drivers
v0x600000bab570_0 .var "w_out", 15 0;
v0x600000bab600_0 .net "weight", 15 0, v0x600000bad050_0;  alias, 1 drivers
v0x600000bab690_0 .var "weight_reg", 15 0;
S_0x123f04460 .scope module, "ub" "unified_buffer" 4 213, 10 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_acc1";
    .port_info 3 /INPUT 1 "store_acc2";
    .port_info 4 /INPUT 13 "addr";
    .port_info 5 /INPUT 1 "load_input";
    .port_info 6 /INPUT 1 "store";
    .port_info 7 /INPUT 32 "acc1_mem_0";
    .port_info 8 /INPUT 32 "acc1_mem_1";
    .port_info 9 /INPUT 32 "acc2_mem_0";
    .port_info 10 /INPUT 32 "acc2_mem_1";
    .port_info 11 /OUTPUT 32 "out_ub_00";
    .port_info 12 /OUTPUT 32 "out_ub_01";
    .port_info 13 /OUTPUT 32 "out_ub_10";
    .port_info 14 /OUTPUT 32 "out_ub_11";
v0x600000bac2d0_0 .net "acc1_mem_0", 31 0, v0x600000ba8870_0;  alias, 1 drivers
v0x600000bac360_0 .net "acc1_mem_1", 31 0, v0x600000ba8900_0;  alias, 1 drivers
v0x600000bac3f0_0 .net "acc2_mem_0", 31 0, v0x600000ba8e10_0;  alias, 1 drivers
v0x600000bac480_0 .net "acc2_mem_1", 31 0, v0x600000ba8ea0_0;  alias, 1 drivers
v0x600000bac510_0 .net "addr", 12 0, v0x600000ba9290_0;  alias, 1 drivers
v0x600000bac5a0_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000bac630_0 .var/i "i", 31 0;
v0x600000bac6c0_0 .net "load_input", 0 0, v0x600000ba9440_0;  alias, 1 drivers
v0x600000bac750_0 .var "out_ub_00", 31 0;
v0x600000bac7e0_0 .var "out_ub_01", 31 0;
v0x600000bac870_0 .var "out_ub_10", 31 0;
v0x600000bac900_0 .var "out_ub_11", 31 0;
v0x600000bac990_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000baca20_0 .net "store", 0 0, v0x600000ba95f0_0;  alias, 1 drivers
v0x600000bacab0_0 .net "store_acc1", 0 0, v0x600000ba8a20_0;  alias, 1 drivers
v0x600000bacb40_0 .net "store_acc2", 0 0, v0x600000ba8fc0_0;  alias, 1 drivers
v0x600000bacbd0 .array "unified_mem", 63 0, 31 0;
S_0x123f10cf0 .scope module, "wm" "weight_memory" 4 150, 11 1 0, S_0x123f0c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 13 "addr";
    .port_info 3 /OUTPUT 16 "weight1";
    .port_info 4 /OUTPUT 16 "weight2";
    .port_info 5 /OUTPUT 16 "weight3";
    .port_info 6 /OUTPUT 16 "weight4";
v0x600000bacc60_0 .net "addr", 12 0, v0x600000ba9290_0;  alias, 1 drivers
v0x600000baccf0_0 .net "clk", 0 0, v0x600000bae6d0_0;  alias, 1 drivers
v0x600000bacd80 .array "memory", 31 0, 15 0;
v0x600000bace10_0 .net "reset", 0 0, v0x600000bae760_0;  alias, 1 drivers
v0x600000bacea0_0 .var "weight1", 15 0;
v0x600000bacf30_0 .var "weight2", 15 0;
v0x600000bacfc0_0 .var "weight3", 15 0;
v0x600000bad050_0 .var "weight4", 15 0;
    .scope S_0x123f092d0;
T_0 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000ba9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000ba9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba95f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000ba9290_0;
    %assign/vec4 v0x600000ba9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba95f0_0, 0;
    %load/vec4 v0x600000ba93b0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x600000ba93b0_0;
    %parti/s 13, 0, 2;
    %assign/vec4 v0x600000ba9290_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba94d0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba9440_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba9680_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba95f0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x123f10cf0;
T_1 ;
    %wait E_0x600002ca7bc0;
    %ix/getv 4, v0x600000bacc60_0;
    %load/vec4a v0x600000bacd80, 4;
    %assign/vec4 v0x600000bacea0_0, 0;
    %load/vec4 v0x600000bacc60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacd80, 4;
    %assign/vec4 v0x600000bacf30_0, 0;
    %load/vec4 v0x600000bacc60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacd80, 4;
    %assign/vec4 v0x600000bacfc0_0, 0;
    %load/vec4 v0x600000bacc60_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacd80, 4;
    %assign/vec4 v0x600000bad050_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123f09440;
T_2 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000ba9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ba9cb0_0, 0, 32;
T_2.2 ; Top of for-loop 
    %load/vec4 v0x600000ba9cb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000ba9cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba9a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000ba9cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba9b00, 0, 4;
T_2.4 ; for-loop step statement
    %load/vec4 v0x600000ba9cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ba9cb0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ba9c20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ba9950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ba99e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000ba9dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x600000ba9c20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000ba9c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x600000ba9710_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9a70, 4, 0;
    %load/vec4 v0x600000ba97a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9a70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9a70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9b00, 4, 0;
    %load/vec4 v0x600000ba9830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9b00, 4, 0;
    %load/vec4 v0x600000ba98c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000ba9b00, 4, 0;
T_2.8 ;
    %load/vec4 v0x600000ba9c20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000ba9a70, 4;
    %pad/u 16;
    %assign/vec4 v0x600000ba9950_0, 0;
    %load/vec4 v0x600000ba9c20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000ba9b00, 4;
    %pad/u 16;
    %assign/vec4 v0x600000ba99e0_0, 0;
    %load/vec4 v0x600000ba9c20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000ba9c20_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ba9950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ba99e0_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x123f08540;
T_3 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000baa1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000ba9ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000baa010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000baa400_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000baa130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000baa370_0;
    %assign/vec4 v0x600000baa400_0, 0;
T_3.2 ;
    %load/vec4 v0x600000baa250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600000ba9f80_0;
    %load/vec4 v0x600000ba9e60_0;
    %pad/u 32;
    %load/vec4 v0x600000baa400_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000baa010_0, 0;
    %load/vec4 v0x600000ba9e60_0;
    %assign/vec4 v0x600000ba9ef0_0, 0;
    %load/vec4 v0x600000baa400_0;
    %assign/vec4 v0x600000baa2e0_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123f07b80;
T_4 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000baa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000baa520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000baa640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000baaa30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000baa760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600000baa9a0_0;
    %assign/vec4 v0x600000baaa30_0, 0;
T_4.2 ;
    %load/vec4 v0x600000baa880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600000baa5b0_0;
    %load/vec4 v0x600000baa490_0;
    %pad/u 32;
    %load/vec4 v0x600000baaa30_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000baa640_0, 0;
    %load/vec4 v0x600000baa490_0;
    %assign/vec4 v0x600000baa520_0, 0;
    %load/vec4 v0x600000baaa30_0;
    %assign/vec4 v0x600000baa910_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123f06be0;
T_5 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000baae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000baab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000baac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bab060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000baad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600000baafd0_0;
    %assign/vec4 v0x600000bab060_0, 0;
T_5.2 ;
    %load/vec4 v0x600000baaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x600000baabe0_0;
    %load/vec4 v0x600000baaac0_0;
    %pad/u 32;
    %load/vec4 v0x600000bab060_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000baac70_0, 0;
    %load/vec4 v0x600000baaac0_0;
    %assign/vec4 v0x600000baab50_0, 0;
    %load/vec4 v0x600000bab060_0;
    %assign/vec4 v0x600000baaf40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123f05610;
T_6 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000bab450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bab180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bab2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bab690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000bab3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000bab600_0;
    %assign/vec4 v0x600000bab690_0, 0;
T_6.2 ;
    %load/vec4 v0x600000bab4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600000bab210_0;
    %load/vec4 v0x600000bab0f0_0;
    %pad/u 32;
    %load/vec4 v0x600000bab690_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x600000bab2a0_0, 0;
    %load/vec4 v0x600000bab0f0_0;
    %assign/vec4 v0x600000bab180_0, 0;
    %load/vec4 v0x600000bab690_0;
    %assign/vec4 v0x600000bab570_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123f0bdb0;
T_7 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000ba8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ba8ab0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x600000ba8ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000ba8ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba87e0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x600000ba8ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ba8ab0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000ba8b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba8a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000ba8870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000ba8900_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000ba8c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0x600000ba8750_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x600000ba8750_0;
    %load/vec4 v0x600000ba8b40_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba87e0, 0, 4;
    %load/vec4 v0x600000ba8b40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x600000ba8b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000ba8b40_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba8a20_0, 0;
T_7.9 ;
    %load/vec4 v0x600000ba8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ba87e0, 4;
    %assign/vec4 v0x600000ba8870_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ba87e0, 4;
    %assign/vec4 v0x600000ba8900_0, 0;
T_7.10 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123f0bf20;
T_8 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000ba9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ba9050_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x600000ba9050_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000ba9050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba8d80, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x600000ba9050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ba9050_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000ba90e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba8fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000ba8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000ba8ea0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000ba9200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x600000ba8cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x600000ba8cf0_0;
    %load/vec4 v0x600000ba90e0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ba8d80, 0, 4;
    %load/vec4 v0x600000ba90e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x600000ba90e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000ba90e0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba8fc0_0, 0;
T_8.9 ;
    %load/vec4 v0x600000ba8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ba8d80, 4;
    %assign/vec4 v0x600000ba8e10_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000ba8d80, 4;
    %assign/vec4 v0x600000ba8ea0_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x123f04460;
T_9 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000bac990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bac630_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x600000bac630_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000bac630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x600000bac630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bac630_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bac750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bac7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bac870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bac900_0, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000baca20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.8, 10;
    %load/vec4 v0x600000bacab0_0;
    %and;
T_9.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.7, 9;
    %load/vec4 v0x600000bacb40_0;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x600000bac2d0_0;
    %ix/getv 3, v0x600000bac510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %load/vec4 v0x600000bac360_0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %load/vec4 v0x600000bac3f0_0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
    %load/vec4 v0x600000bac480_0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bacbd0, 0, 4;
T_9.5 ;
    %load/vec4 v0x600000bac6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %ix/getv 4, v0x600000bac510_0;
    %load/vec4a v0x600000bacbd0, 4;
    %assign/vec4 v0x600000bac750_0, 0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacbd0, 4;
    %assign/vec4 v0x600000bac7e0_0, 0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacbd0, 4;
    %assign/vec4 v0x600000bac870_0, 0;
    %load/vec4 v0x600000bac510_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000bacbd0, 4;
    %assign/vec4 v0x600000bac900_0, 0;
T_9.9 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123f0c3b0;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000badef0_0, 0, 2;
    %end;
    .thread T_10, $init;
    .scope S_0x123f0c3b0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000bad950_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bada70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bad680_0, 0, 32;
    %pushi/vec4 8207, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 8222, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 24576, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 8199, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 40960, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bad9e0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x123f0c3b0;
T_12 ;
    %wait E_0x600002ca7bc0;
    %load/vec4 v0x600000bade60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bada70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bad680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000badef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %ix/getv/s 4, v0x600000bada70_0;
    %load/vec4a v0x600000bad9e0, 4;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.6;
T_12.4 ;
    %ix/getv/s 4, v0x600000bada70_0;
    %load/vec4a v0x600000bad9e0, 4;
    %cmpi/e 32768, 0, 16;
    %jmp/0xz  T_12.7, 4;
    %load/vec4 v0x600000bad680_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_12.9, 5;
    %load/vec4 v0x600000bad680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000bad680_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bad680_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %load/vec4 v0x600000bada70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000bada70_0, 0;
    %ix/getv/s 4, v0x600000bada70_0;
    %load/vec4a v0x600000bad9e0, 4;
    %assign/vec4 v0x600000bad950_0, 0;
T_12.10 ;
    %jmp T_12.8;
T_12.7 ;
    %ix/getv/s 4, v0x600000bada70_0;
    %load/vec4a v0x600000bad9e0, 4;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.12;
T_12.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %load/vec4 v0x600000bada70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000bada70_0, 0;
    %ix/getv/s 4, v0x600000bada70_0;
    %load/vec4a v0x600000bad9e0, 4;
    %assign/vec4 v0x600000bad950_0, 0;
T_12.12 ;
T_12.8 ;
    %jmp T_12.6;
T_12.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600000badef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bad950_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/evanlin/Desktop/tiny-tpu/test/tb.v";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/tpu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/accumulator.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/control_unit.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/input_setup.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/mmu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/processing_element.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/unified_buffer.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/weight_memory.sv";
