
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.403730                       # Number of seconds simulated
sim_ticks                                403729503000                       # Number of ticks simulated
final_tick                               403729503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76742                       # Simulator instruction rate (inst/s)
host_op_rate                                   141905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37470018                       # Simulator tick rate (ticks/s)
host_mem_usage                                 427104                       # Number of bytes of host memory used
host_seconds                                 10774.73                       # Real time elapsed on the host
sim_insts                                   826877109                       # Number of instructions simulated
sim_ops                                    1528988701                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            163712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          24543168                       # Number of bytes read from this memory
system.physmem.bytes_read::total             24706880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       163712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          163712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     18889152                       # Number of bytes written to this memory
system.physmem.bytes_written::total          18889152                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2558                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             383487                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                386045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          295143                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               295143                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               405499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             60791118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61196618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          405499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             405499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46786653                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46786653                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46786653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              405499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            60791118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107983270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        386045                       # Number of read requests accepted
system.physmem.writeReqs                       295143                       # Number of write requests accepted
system.physmem.readBursts                      386045                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     295143                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 24687936                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                     18944                       # Total number of bytes read from write queue
system.physmem.bytesWritten                  18887232                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  24706880                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys               18889152                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      296                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs         250871                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               24087                       # Per bank write bursts
system.physmem.perBankRdBursts::1               26442                       # Per bank write bursts
system.physmem.perBankRdBursts::2               24836                       # Per bank write bursts
system.physmem.perBankRdBursts::3               24492                       # Per bank write bursts
system.physmem.perBankRdBursts::4               23224                       # Per bank write bursts
system.physmem.perBankRdBursts::5               23711                       # Per bank write bursts
system.physmem.perBankRdBursts::6               24489                       # Per bank write bursts
system.physmem.perBankRdBursts::7               24279                       # Per bank write bursts
system.physmem.perBankRdBursts::8               23633                       # Per bank write bursts
system.physmem.perBankRdBursts::9               23527                       # Per bank write bursts
system.physmem.perBankRdBursts::10              24817                       # Per bank write bursts
system.physmem.perBankRdBursts::11              23996                       # Per bank write bursts
system.physmem.perBankRdBursts::12              23303                       # Per bank write bursts
system.physmem.perBankRdBursts::13              22926                       # Per bank write bursts
system.physmem.perBankRdBursts::14              24088                       # Per bank write bursts
system.physmem.perBankRdBursts::15              23899                       # Per bank write bursts
system.physmem.perBankWrBursts::0               18617                       # Per bank write bursts
system.physmem.perBankWrBursts::1               19935                       # Per bank write bursts
system.physmem.perBankWrBursts::2               19195                       # Per bank write bursts
system.physmem.perBankWrBursts::3               19025                       # Per bank write bursts
system.physmem.perBankWrBursts::4               18116                       # Per bank write bursts
system.physmem.perBankWrBursts::5               18510                       # Per bank write bursts
system.physmem.perBankWrBursts::6               19136                       # Per bank write bursts
system.physmem.perBankWrBursts::7               19083                       # Per bank write bursts
system.physmem.perBankWrBursts::8               18650                       # Per bank write bursts
system.physmem.perBankWrBursts::9               17952                       # Per bank write bursts
system.physmem.perBankWrBursts::10              18925                       # Per bank write bursts
system.physmem.perBankWrBursts::11              17774                       # Per bank write bursts
system.physmem.perBankWrBursts::12              17401                       # Per bank write bursts
system.physmem.perBankWrBursts::13              17014                       # Per bank write bursts
system.physmem.perBankWrBursts::14              17904                       # Per bank write bursts
system.physmem.perBankWrBursts::15              17876                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
system.physmem.totGap                    403729461000                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  386045                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 295143                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    380927                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      4486                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       295                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                        31                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         8                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     6206                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     6612                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                    16966                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                    17527                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                    17618                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                    17652                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                    17668                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                    17652                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                    17703                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                    17666                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                    17700                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                    17697                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                    17772                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                    17751                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                    17746                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                    17900                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                    17614                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                    17540                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                       42                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                       20                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                       10                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                        9                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                        4                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                        4                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                        8                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                        3                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples       146786                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      296.850108                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     175.490764                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     322.864709                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          54135     36.88%     36.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        39792     27.11%     63.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383        13762      9.38%     73.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         7666      5.22%     78.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         5518      3.76%     82.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         3980      2.71%     85.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         2950      2.01%     87.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         2794      1.90%     88.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151        16189     11.03%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total         146786                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples         17505                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        22.035647                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      217.931424                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023          17495     99.94%     99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047            5      0.03%     99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095            3      0.02%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::26624-27647            1      0.01%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total           17505                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples         17505                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        16.858783                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       16.780497                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev        2.828638                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19           17323     98.96%     98.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23             130      0.74%     99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27              25      0.14%     99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31               8      0.05%     99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35               2      0.01%     99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39               3      0.02%     99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43               1      0.01%     99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51               1      0.01%     99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55               1      0.01%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63               2      0.01%     99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71               1      0.01%     99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87               1      0.01%     99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99               1      0.01%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107             1      0.01%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111             1      0.01%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127             2      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143             1      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-219             1      0.01%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total           17505                       # Writes before turning the bus around for reads
system.physmem.totQLat                     4275493000                       # Total ticks spent queuing
system.physmem.totMemAccLat               11508286750                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                   1928745000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       11083.61                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  29833.61                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                          61.15                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                          46.78                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                       61.20                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                       46.79                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.84                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.48                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.37                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        21.84                       # Average write queue length when enqueuing
system.physmem.readRowHits                     318194                       # Number of row buffer hits during reads
system.physmem.writeRowHits                    215867                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   82.49                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  73.14                       # Row buffer hit rate for writes
system.physmem.avgGap                       592684.34                       # Average gap between requests
system.physmem.pageHitRate                      78.44                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  567559440                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  309680250                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                1525227600                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                982283760                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy            26369344560                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            61980966945                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           187865787750                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             279600850305                       # Total energy per rank (pJ)
system.physmem_0.averagePower              692.552566                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   311981579750                       # Time in different power states
system.physmem_0.memoryStateTime::REF     13481260000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     78262397250                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  541772280                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  295609875                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                1483021800                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                929607840                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy            26369344560                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            60334101000                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           189310415250                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             279263872605                       # Total energy per rank (pJ)
system.physmem_1.averagePower              691.717871                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   314398189250                       # Time in different power states
system.physmem_1.memoryStateTime::REF     13481260000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     75845673250                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups               219274987                       # Number of BP lookups
system.cpu.branchPred.condPredicted         219274987                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8531522                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            123993741                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               121807441                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.236766                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                27065979                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1406611                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  551                       # Number of system calls
system.cpu.numCycles                        807459007                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          175909904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1208657074                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   219274987                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          148873420                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     621672943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17773933                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        228                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                93572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        739186                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         1184                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 170767375                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2320347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          807304003                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.785786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.367608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                417240348     51.68%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 32574428      4.03%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 31907657      3.95%     59.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 32681653      4.05%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 26580392      3.29%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 26881376      3.33%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 35152240      4.35%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 31387341      3.89%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                172898568     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            807304003                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.271562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.496865                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                120520385                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             370608769                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 225149515                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              82138368                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8886966                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             2132102743                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8886966                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                152568309                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               150685768                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          43752                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 271514393                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             223604815                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2088452096                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                136935                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              138015544                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               24816035                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               50717991                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          2190623283                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5277995133                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       3356987177                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59736                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1614040854                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                576582429                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3320                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3053                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 422372622                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            507122898                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           200817266                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         229152229                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         68250410                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2023093893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               22490                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1789041324                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            413281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       494127682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    832693724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          21938                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     807304003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.216069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.071086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           238827775     29.58%     29.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           123535270     15.30%     44.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           118660489     14.70%     59.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           107754933     13.35%     72.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            89757341     11.12%     84.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            60254934      7.46%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            42261668      5.23%     96.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            18966509      2.35%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7285084      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       807304003                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11494986     42.61%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               12377047     45.88%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3103525     11.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           2717072      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1183096351     66.13%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               369503      0.02%     66.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3881165      0.22%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 133      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 59      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 366      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            428542339     23.95%     90.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           170434336      9.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1789041324                       # Type of FU issued
system.cpu.iq.rate                           2.215644                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    26975558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015078                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         4412746171                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2517494100                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1762401602                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               29319                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              68666                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5587                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1813286934                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12876                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads        186139067                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    123023226                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       213197                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       372513                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     51657080                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        22979                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8886966                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                97771041                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6172788                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2023116383                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            372939                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             507125383                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            200817266                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6964                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1835087                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3428846                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         372513                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4846135                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      4139030                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              8985165                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1770027230                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             423145659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19014094                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    590385270                       # number of memory reference insts executed
system.cpu.iew.exec_branches                168978597                       # Number of branches executed
system.cpu.iew.exec_stores                  167239611                       # Number of stores executed
system.cpu.iew.exec_rate                     2.192095                       # Inst execution rate
system.cpu.iew.wb_sent                     1766903441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1762407189                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1339775634                       # num instructions producing a value
system.cpu.iew.wb_consumers                2050025380                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.182658                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653541                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       494189981                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8614804                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    740092650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.065942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.576063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    276159555     37.31%     37.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    172046341     23.25%     60.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     55756685      7.53%     68.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     86381753     11.67%     79.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     25885092      3.50%     83.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     26500840      3.58%     86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9823966      1.33%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      9011977      1.22%     89.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     78526441     10.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    740092650                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            826877109                       # Number of instructions committed
system.cpu.commit.committedOps             1528988701                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      533262343                       # Number of memory references committed
system.cpu.commit.loads                     384102157                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  149758583                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1526605509                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17673145                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1819099      0.12%      0.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        989721889     64.73%     64.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          306834      0.02%     64.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          3878536      0.25%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       384102157     25.12%     90.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      149160186      9.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1528988701                       # Class of committed instruction
system.cpu.commit.bw_lim_events              78526441                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2684744891                       # The number of ROB reads
system.cpu.rob.rob_writes                  4113743876                       # The number of ROB writes
system.cpu.timesIdled                            1971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          155004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   826877109                       # Number of Instructions Simulated
system.cpu.committedOps                    1528988701                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.976516                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.976516                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.024048                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.024048                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2722732526                       # number of integer regfile reads
system.cpu.int_regfile_writes              1435834166                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5786                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      522                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 596664701                       # number of cc regfile reads
system.cpu.cc_regfile_writes                405464893                       # number of cc regfile writes
system.cpu.misc_regfile_reads               971659418                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2530951                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4087.813830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           381812834                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2535047                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.613710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1673396500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4087.813830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          871                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         772716551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        772716551                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    233156746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       233156746                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    148174671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148174671                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381331417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381331417                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381331417                       # number of overall hits
system.cpu.dcache.overall_hits::total       381331417                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2773804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2773804                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       985531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       985531                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3759335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3759335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3759335                       # number of overall misses
system.cpu.dcache.overall_misses::total       3759335                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  59185001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59185001500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31266038497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31266038497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  90451039997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  90451039997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  90451039997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  90451039997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    235930550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    235930550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    149160202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    149160202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    385090752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    385090752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    385090752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    385090752                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011757                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006607                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009762                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21337.124577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21337.124577                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31725.068513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31725.068513                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24060.383019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24060.383019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24060.383019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24060.383019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9981                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1062                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.398305                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2330539                       # number of writebacks
system.cpu.dcache.writebacks::total           2330539                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1008865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1008865                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19395                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1028260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1028260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1028260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1028260                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1764939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1764939                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       966136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       966136                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2731075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2731075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2731075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2731075                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  33555381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33555381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30045027999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30045027999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  63600409499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63600409499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  63600409499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63600409499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19012.204671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19012.204671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31098.135251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31098.135251                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23287.683238                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23287.683238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23287.683238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23287.683238                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              6666                       # number of replacements
system.cpu.icache.tags.tagsinuse          1037.069006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           170557949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8273                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20616.215279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1037.069006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.506381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.506381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1607                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.784668                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         341739161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        341739161                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    170560782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       170560782                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     170560782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        170560782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    170560782                       # number of overall hits
system.cpu.icache.overall_hits::total       170560782                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       206592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        206592                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       206592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         206592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       206592                       # number of overall misses
system.cpu.icache.overall_misses::total        206592                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1205108500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1205108500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1205108500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1205108500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1205108500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1205108500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    170767374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    170767374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    170767374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    170767374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    170767374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    170767374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001210                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001210                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst  5833.277668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5833.277668                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst  5833.277668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5833.277668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst  5833.277668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5833.277668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1131                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   113.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         6666                       # number of writebacks
system.cpu.icache.writebacks::total              6666                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       204415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       204415                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       204415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       204415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       204415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204415                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    920446000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    920446000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    920446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    920446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    920446000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    920446000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  4502.830027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  4502.830027                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  4502.830027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  4502.830027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  4502.830027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  4502.830027                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements           355303                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        29622.252960                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3892821                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           387635                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            10.042491                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     189329679500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21027.619838                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst   186.034740                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data  8408.598382                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.641712                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.005677                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.256610                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.903999                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        32332                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3        13401                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        18616                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.986694                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         43287155                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        43287155                       # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks      2330539                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      2330539                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks         6254                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total         6254                       # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data         1848                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         1848                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       563570                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       563570                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         5700                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         5700                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1587937                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      1587937                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst         5700                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data      2151507                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2157207                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst         5700                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data      2151507                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2157207                       # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data       194180                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total       194180                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       206927                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       206927                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2560                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         2560                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data       176613                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       176613                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         2560                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       383540                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        386100                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         2560                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       383540                       # number of overall misses
system.cpu.l2cache.overall_misses::total       386100                       # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data     14120500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total     14120500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  16416663000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  16416663000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    207070000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    207070000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  14186015000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  14186015000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    207070000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data  30602678000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  30809748000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    207070000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data  30602678000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  30809748000                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks      2330539                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      2330539                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks         6254                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total         6254                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data       196028                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total       196028                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       770497                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       770497                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         8260                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total         8260                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1764550                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1764550                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         8260                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data      2535047                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2543307                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         8260                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data      2535047                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2543307                       # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.990573                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.990573                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.268563                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.268563                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.309927                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.309927                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.100090                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.100090                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.309927                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.151295                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.151810                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.309927                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.151295                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.151810                       # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data    72.718612                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total    72.718612                       # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79335.528955                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79335.528955                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 80886.718750                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 80886.718750                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80322.597997                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80322.597997                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80886.718750                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79790.055796                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 79797.327117                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80886.718750                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79790.055796                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 79797.327117                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks       295143                       # number of writebacks
system.cpu.l2cache.writebacks::total           295143                       # number of writebacks
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data       194180                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total       194180                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206927                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       206927                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2559                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2559                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       176613                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       176613                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         2559                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       383540                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       386099                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         2559                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       383540                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       386099                       # number of overall MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data   4282767398                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total   4282767398                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  14347393000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  14347393000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    181423500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    181423500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  12419885000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  12419885000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    181423500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  26767278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  26948701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    181423500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  26767278000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  26948701500                       # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.990573                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.990573                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.268563                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.268563                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.309806                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.309806                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.100090                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.100090                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.309806                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.151295                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.151810                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.309806                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.151295                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.151810                       # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 22055.656597                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 22055.656597                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69335.528955                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69335.528955                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70896.248535                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70896.248535                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70322.597997                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70322.597997                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70896.248535                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69790.055796                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69797.387458                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70896.248535                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69790.055796                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69797.387458                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests      5473107                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      2730253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests       211507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops         3590                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadResp       1968963                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      2625682                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean         6254                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict       249873                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq       196028                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp       196028                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       770497                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       770497                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq       204415                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      1764550                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       218927                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7982402                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           8201329                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       928768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    311397504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          312326272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                      551458                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples      3290793                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.123868                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.329431                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            2883170     87.61%     87.61% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1             407623     12.39%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        3290793                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy     5101790823                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy     306628981                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3900587569                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.membus.trans_dist::ReadResp             179170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       295143                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           194233                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          194233                       # Transaction distribution
system.membus.trans_dist::ReadExReq            206874                       # Transaction distribution
system.membus.trans_dist::ReadExResp           206874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        179171                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1512336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total      1512336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1512336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43595968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total     43595968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43595968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            932059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  932059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              932059                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2243503595                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2430366430                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
