{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702347517018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702347517019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:18:36 2023 " "Processing started: Tue Dec 12 10:18:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702347517019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702347517019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702347517019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702347517158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/sim/m24lc64.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/m24lc64.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC64 " "Found entity 1: M24LC64" {  } { { "../sim/M24LC64.v" "" { Text "D:/temp/hff/eeprom_test/sim/M24LC64.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "D:/temp/hff/eeprom_test/rtl/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_eeprom_byte_rd_wr " "Found entity 1: tb_eeprom_byte_rd_wr" {  } { { "../sim/tb_eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/temp/hff/eeprom_test/rtl/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_NUM data_num i2c_rw_data.v(42) " "Verilog HDL Declaration information at i2c_rw_data.v(42): object \"DATA_NUM\" differs only in case from object \"data_num\" in the same scope" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702347517182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/i2c_rw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_rw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_rw_data " "Found entity 1: i2c_rw_data" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702347517183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702347517183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_byte_rd_wr " "Found entity 1: eeprom_byte_rd_wr" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702347517186 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702347517186 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702347517186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eeprom_byte_rd_wr " "Elaborating entity \"eeprom_byte_rd_wr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702347517207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_wr_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_wr_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "key_wr_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_rw_data i2c_rw_data:i2c_rw_data_inst " "Elaborating entity \"i2c_rw_data\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "i2c_rw_data_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst " "Elaborating entity \"fifo_data\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\"" {  } { { "../rtl/i2c_rw_data.v" "fifo_read_inst" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "scfifo_component" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Instantiated megafunction \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517243 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702347517243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/program files/altera/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\] " "Elaborating entity \"lpm_ff\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[255\]" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\] i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\]\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7dc " "Found entity 1: mux_7dc" {  } { { "db/mux_7dc.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/mux_7dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7dc i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7dc:auto_generated " "Elaborating entity \"mux_7dc\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7dc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epe " "Found entity 1: cntr_epe" {  } { { "db/cntr_epe.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/cntr_epe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epe i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_epe:auto_generated " "Elaborating entity \"cntr_epe\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_epe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ktf " "Found entity 1: cmpr_ktf" {  } { { "db/cmpr_ktf.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/cmpr_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702347517522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702347517522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ktf i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_ktf:auto_generated " "Elaborating entity \"cmpr_ktf\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_ktf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "i2c_ctrl_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702347517527 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702347517528 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1702347517928 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 36 -1 0 } } { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 176 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702347517979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702347518035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702347518039 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702347518039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1702347518039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702347518039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702347518039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg " "Generated suppressed messages file D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702347518069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702347518080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:18:38 2023 " "Processing ended: Tue Dec 12 10:18:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702347518080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702347518080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702347518080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702347518080 ""}
