#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 29 18:57:58 2025
# Process ID: 12632
# Current directory: M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20760 M:\UNI\L2\L2 S4\ELE401\Horloge_ELE401\Horloge_ELE401.xpr
# Log file: M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/vivado.log
# Journal file: M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.xpr}
INFO: [Project 1-313] Project file moved from 'M:/UNI/L2/L2 S4/ELE401/Projets/Horloge_ELE401' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 999.402 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sources_1/bd/Projet/Projet.bd}
Reading block design file <M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sources_1/bd/Projet/Projet.bd>...
Adding component instance block -- xilinx.com:module_ref:BaseDeTemps:1.0 - BaseDeTemps_0
Adding component instance block -- xilinx.com:module_ref:Aff_7seg:1.0 - Aff_7seg_0
Adding component instance block -- xilinx.com:module_ref:Horloge:1.0 - Horloge_0
Successfully read diagram <Projet> from block design file <M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sources_1/bd/Projet/Projet.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 999.402 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Horloge' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Horloge_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sources_1/new/Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Horloge'
INFO: [VRFC 10-163] Analyzing VHDL file "M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sources_1/new/cptMN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cptMN'
INFO: [VRFC 10-163] Analyzing VHDL file "M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/sim_1/new/TB_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Horloge'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.sim/sim_1/behav/xsim'
"xelab -wto 818df73187cd43ea9325c766ad7b8409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot TB_Horloge_behav xil_defaultlib.TB_Horloge -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 818df73187cd43ea9325c766ad7b8409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot TB_Horloge_behav xil_defaultlib.TB_Horloge -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=31)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=30)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=29)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=28)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [cptmn_default]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=60)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=24)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=12)\]
Compiling architecture a_horloge of entity xil_defaultlib.Horloge [horloge_default]
Compiling architecture a_tb_horloge of entity xil_defaultlib.tb_horloge
Built simulation snapshot TB_Horloge_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Horloge_behav -key {Behavioral:sim_1:Functional:TB_Horloge} -tclbatch {TB_Horloge.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_Horloge.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 999.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Horloge_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 999.402 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 19:01:27 2025...
