
*** Running vivado
    with args -log Shift_reg_struct.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shift_reg_struct.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Shift_reg_struct.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1277.160 ; gain = 24.836
Command: synth_design -top Shift_reg_struct -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Shift_reg_struct' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:44]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux_7' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:42]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:34' bound to instance 'mux0_0' of component 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:43]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:34' bound to instance 'mux0_1' of component 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:65]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:34' bound to instance 'mux1' of component 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:42]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg_7' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Registrer' (0#1) [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:44]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux_6' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:94]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:102]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:102]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:102]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:102]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:111]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux_1' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:122]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_4_1.vhd:34' bound to instance 'mux_0' of component 'mux_4_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:129]
INFO: [Synth 8-3491] module 'Registrer' declared at 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Registrer.vhd:34' bound to instance 'reg_0' of component 'Registrer' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:136]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:34' bound to instance 'm_output0' of component 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:146]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'D:/Xilinx/Progetti_Xilinx/1_Mux_16_1/1_Mux_16_1.srcs/sources_1/new/mux_2_1.vhd:34' bound to instance 'm_output1' of component 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'Shift_reg_struct' (0#1) [D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.srcs/sources_1/new/Shift_reg_struct.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT6 |     8|
|5     |FDRE |     8|
|6     |IBUF |     7|
|7     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+-------------+------+
|      |Instance                      |Module       |Cells |
+------+------------------------------+-------------+------+
|1     |top                           |             |    29|
|2     |  m_output0                   |mux_2_1      |     1|
|3     |  m_output1                   |mux_2_1_0    |     1|
|4     |  mux_0                       |mux_4_1      |     1|
|5     |    mux1                      |mux_2_1_22   |     1|
|6     |  mux_1                       |mux_4_1_1    |     1|
|7     |    mux1                      |mux_2_1_21   |     1|
|8     |  mux_6                       |mux_4_1_2    |     1|
|9     |    mux1                      |mux_2_1_20   |     1|
|10    |  mux_7                       |mux_4_1_3    |     1|
|11    |    mux1                      |mux_2_1_19   |     1|
|12    |  \mux_intermedi[2].mux       |mux_4_1_4    |     1|
|13    |    mux1                      |mux_2_1_18   |     1|
|14    |  \mux_intermedi[3].mux       |mux_4_1_5    |     1|
|15    |    mux1                      |mux_2_1_17   |     1|
|16    |  \mux_intermedi[4].mux       |mux_4_1_6    |     1|
|17    |    mux1                      |mux_2_1_16   |     1|
|18    |  \mux_intermedi[5].mux       |mux_4_1_7    |     1|
|19    |    mux1                      |mux_2_1_15   |     1|
|20    |  reg_0                       |Registrer    |     1|
|21    |  reg_7                       |Registrer_8  |     1|
|22    |  \registri_intermedi[1].reg  |Registrer_9  |     1|
|23    |  \registri_intermedi[2].reg  |Registrer_10 |     1|
|24    |  \registri_intermedi[3].reg  |Registrer_11 |     2|
|25    |  \registri_intermedi[4].reg  |Registrer_12 |     1|
|26    |  \registri_intermedi[5].reg  |Registrer_13 |     1|
|27    |  \registri_intermedi[6].reg  |Registrer_14 |     1|
+------+------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.160 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1277.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1277.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 74e22e98
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1277.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Progetti_Xilinx/4_Shift_reg/4_Shift_reg.runs/synth_1/Shift_reg_struct.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shift_reg_struct_utilization_synth.rpt -pb Shift_reg_struct_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 17:34:43 2022...
