Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed May 27 20:49:09 2020
| Host             : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file network_rtl_power_routed.rpt -pb network_rtl_power_summary_routed.pb -rpx network_rtl_power_routed.rpx
| Design           : network_rtl
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.670        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.556        |
| Device Static (W)        | 0.113        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 77.3         |
| Junction Temperature (C) | 32.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.040 |        3 |       --- |             --- |
| Slice Logic    |     0.134 |    79917 |       --- |             --- |
|   LUT as Logic |     0.120 |    39490 |     53200 |           74.23 |
|   CARRY4       |     0.011 |     3736 |     13300 |           28.09 |
|   Register     |     0.002 |    28297 |    106400 |           26.59 |
|   F7/F8 Muxes  |    <0.001 |     3619 |     53200 |            6.80 |
|   Others       |     0.000 |      116 |       --- |             --- |
| Signals        |     0.216 |    58291 |       --- |             --- |
| DSPs           |     0.166 |      192 |       220 |           87.27 |
| I/O            |    <0.001 |       97 |       200 |           48.50 |
| Static Power   |     0.113 |          |           |                 |
| Total          |     0.670 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.566 |       0.556 |      0.009 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            12.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------+-----------+
| Name        | Power (W) |
+-------------+-----------+
| network_rtl |     0.556 |
|   n1_0      |     0.007 |
|   n1_1      |     0.007 |
|   n1_10     |     0.007 |
|   n1_11     |     0.007 |
|   n1_12     |     0.008 |
|   n1_13     |     0.007 |
|   n1_14     |     0.007 |
|   n1_15     |     0.008 |
|   n1_2      |     0.007 |
|   n1_3      |     0.007 |
|   n1_4      |     0.007 |
|   n1_5      |     0.007 |
|   n1_6      |     0.007 |
|   n1_7      |     0.007 |
|   n1_8      |     0.007 |
|   n1_9      |     0.007 |
|   n2_0      |     0.027 |
|   n2_1      |     0.027 |
|   n2_2      |     0.029 |
|   n2_3      |     0.027 |
|   n2_4      |     0.026 |
|   n2_5      |     0.027 |
|   n2_6      |     0.026 |
|   n2_7      |     0.026 |
|   n3_0      |     0.018 |
|   n3_1      |     0.018 |
|   n3_2      |     0.017 |
|   n3_3      |     0.019 |
|   n3_4      |     0.018 |
|   n3_5      |     0.016 |
|   n3_6      |     0.018 |
|   n3_7      |     0.017 |
|   n4_0      |     0.018 |
|   n4_1      |     0.018 |
|   n4_2      |     0.018 |
|   n4_3      |     0.018 |
+-------------+-----------+


