ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Error_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	Error_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Error_Handler:
  27              	.LFB134:
  28              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Copyright (c) 2022 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****   * in the root directory of this software component.
  14:Src/main.c    ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   ******************************************************************************
  17:Src/main.c    ****   */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** #include "gpio.h"
  22:Src/main.c    **** 
  23:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  24:Src/main.c    **** /* USER CODE BEGIN Includes */
  25:Src/main.c    **** 
  26:Src/main.c    **** /* USER CODE END Includes */
  27:Src/main.c    **** 
  28:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  29:Src/main.c    **** /* USER CODE BEGIN PTD */
  30:Src/main.c    **** 
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 2


  31:Src/main.c    **** /* USER CODE END PTD */
  32:Src/main.c    **** 
  33:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  34:Src/main.c    **** /* USER CODE BEGIN PD */
  35:Src/main.c    **** /* USER CODE END PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PM */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  43:Src/main.c    **** 
  44:Src/main.c    **** /* USER CODE BEGIN PV */
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE END PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  49:Src/main.c    **** void SystemClock_Config(void);
  50:Src/main.c    **** /* USER CODE BEGIN PFP */
  51:Src/main.c    **** 
  52:Src/main.c    **** /* USER CODE END PFP */
  53:Src/main.c    **** 
  54:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  55:Src/main.c    **** /* USER CODE BEGIN 0 */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END 0 */
  58:Src/main.c    **** 
  59:Src/main.c    **** /**
  60:Src/main.c    ****   * @brief  The application entry point.
  61:Src/main.c    ****   * @retval int
  62:Src/main.c    ****   */
  63:Src/main.c    **** int main(void)
  64:Src/main.c    **** {
  65:Src/main.c    ****   /* USER CODE BEGIN 1 */
  66:Src/main.c    **** 
  67:Src/main.c    ****   /* USER CODE END 1 */
  68:Src/main.c    **** 
  69:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  70:Src/main.c    **** 
  71:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Src/main.c    ****   HAL_Init();
  73:Src/main.c    **** 
  74:Src/main.c    ****   /* USER CODE BEGIN Init */
  75:Src/main.c    **** 
  76:Src/main.c    ****   /* USER CODE END Init */
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* Configure the system clock */
  79:Src/main.c    ****   SystemClock_Config();
  80:Src/main.c    **** 
  81:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  82:Src/main.c    **** 
  83:Src/main.c    ****   /* USER CODE END SysInit */
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* Initialize all configured peripherals */
  86:Src/main.c    ****   MX_GPIO_Init();
  87:Src/main.c    ****   /* USER CODE BEGIN 2 */
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 3


  88:Src/main.c    **** 
  89:Src/main.c    ****   /* USER CODE END 2 */
  90:Src/main.c    **** 
  91:Src/main.c    ****   /* Infinite loop */
  92:Src/main.c    ****   /* USER CODE BEGIN WHILE */
  93:Src/main.c    ****   while (1)
  94:Src/main.c    ****   {
  95:Src/main.c    ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
  96:Src/main.c    ****     HAL_Delay(500);
  97:Src/main.c    ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
  98:Src/main.c    ****     HAL_Delay(500);
  99:Src/main.c    ****   }
 100:Src/main.c    ****   /* USER CODE END 3 */
 101:Src/main.c    **** }
 102:Src/main.c    **** 
 103:Src/main.c    **** /**
 104:Src/main.c    ****   * @brief System Clock Configuration
 105:Src/main.c    ****   * @retval None
 106:Src/main.c    ****   */
 107:Src/main.c    **** void SystemClock_Config(void)
 108:Src/main.c    **** {
 109:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 110:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 111:Src/main.c    **** 
 112:Src/main.c    ****   /** Configure the main internal regulator output voltage
 113:Src/main.c    ****   */
 114:Src/main.c    ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 115:Src/main.c    ****   {
 116:Src/main.c    ****     Error_Handler();
 117:Src/main.c    ****   }
 118:Src/main.c    **** 
 119:Src/main.c    ****   /** Configure LSE Drive Capability
 120:Src/main.c    ****   */
 121:Src/main.c    ****   HAL_PWR_EnableBkUpAccess();
 122:Src/main.c    ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 123:Src/main.c    **** 
 124:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 125:Src/main.c    ****   * in the RCC_OscInitTypeDef structure.
 126:Src/main.c    ****   */
 127:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 128:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 129:Src/main.c    ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 130:Src/main.c    ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 131:Src/main.c    ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 1;
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 16;
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 138:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 139:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 140:Src/main.c    ****   {
 141:Src/main.c    ****     Error_Handler();
 142:Src/main.c    ****   }
 143:Src/main.c    **** 
 144:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 4


 145:Src/main.c    ****   */
 146:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 147:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 148:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 149:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 150:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 151:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 152:Src/main.c    **** 
 153:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 154:Src/main.c    ****   {
 155:Src/main.c    ****     Error_Handler();
 156:Src/main.c    ****   }
 157:Src/main.c    **** 
 158:Src/main.c    ****   /** Enable MSI Auto calibration
 159:Src/main.c    ****   */
 160:Src/main.c    ****   HAL_RCCEx_EnableMSIPLLMode();
 161:Src/main.c    **** }
 162:Src/main.c    **** 
 163:Src/main.c    **** /* USER CODE BEGIN 4 */
 164:Src/main.c    **** 
 165:Src/main.c    **** /* USER CODE END 4 */
 166:Src/main.c    **** 
 167:Src/main.c    **** /**
 168:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 169:Src/main.c    ****   * @retval None
 170:Src/main.c    ****   */
 171:Src/main.c    **** void Error_Handler(void)
 172:Src/main.c    **** {
  29              		.loc 1 172 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 173:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 174:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 175:Src/main.c    ****   __disable_irq();
  35              		.loc 1 175 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 5


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 6


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 7


 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 8


 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 176:Src/main.c    ****   while (1)
  51              		.loc 1 176 3 discriminator 1 view .LVU4
 177:Src/main.c    ****   {
 178:Src/main.c    ****   }
  52              		.loc 1 178 3 discriminator 1 view .LVU5
 176:Src/main.c    ****   while (1)
  53              		.loc 1 176 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE134:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB133:
 108:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 108 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 9


  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 109:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 109 3 view .LVU8
 109:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 109 22 is_stmt 0 view .LVU9
  80 0004 4422     		movs	r2, #68
  81 0006 0021     		movs	r1, #0
  82 0008 05A8     		add	r0, sp, #20
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 110:Src/main.c    **** 
  85              		.loc 1 110 3 is_stmt 1 view .LVU10
 110:Src/main.c    **** 
  86              		.loc 1 110 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0093     		str	r3, [sp]
  89 0012 0193     		str	r3, [sp, #4]
  90 0014 0293     		str	r3, [sp, #8]
  91 0016 0393     		str	r3, [sp, #12]
  92 0018 0493     		str	r3, [sp, #16]
 114:Src/main.c    ****   {
  93              		.loc 1 114 3 is_stmt 1 view .LVU12
 114:Src/main.c    ****   {
  94              		.loc 1 114 7 is_stmt 0 view .LVU13
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 114:Src/main.c    ****   {
  98              		.loc 1 114 6 view .LVU14
  99 0022 0028     		cmp	r0, #0
 100 0024 31D1     		bne	.L8
 121:Src/main.c    ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 101              		.loc 1 121 3 is_stmt 1 view .LVU15
 102 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 103              	.LVL2:
 122:Src/main.c    **** 
 104              		.loc 1 122 3 view .LVU16
 105 002a 1B4A     		ldr	r2, .L11
 106 002c D2F89030 		ldr	r3, [r2, #144]
 107 0030 23F01803 		bic	r3, r3, #24
 108 0034 C2F89030 		str	r3, [r2, #144]
 127:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 109              		.loc 1 127 3 view .LVU17
 127:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 110              		.loc 1 127 36 is_stmt 0 view .LVU18
 111 0038 1423     		movs	r3, #20
 112 003a 0593     		str	r3, [sp, #20]
 128:Src/main.c    ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 113              		.loc 1 128 3 is_stmt 1 view .LVU19
 128:Src/main.c    ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 114              		.loc 1 128 30 is_stmt 0 view .LVU20
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 10


 115 003c 0123     		movs	r3, #1
 116 003e 0793     		str	r3, [sp, #28]
 129:Src/main.c    ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 117              		.loc 1 129 3 is_stmt 1 view .LVU21
 129:Src/main.c    ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 118              		.loc 1 129 30 is_stmt 0 view .LVU22
 119 0040 0B93     		str	r3, [sp, #44]
 130:Src/main.c    ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 120              		.loc 1 130 3 is_stmt 1 view .LVU23
 130:Src/main.c    ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 121              		.loc 1 130 41 is_stmt 0 view .LVU24
 122 0042 0022     		movs	r2, #0
 123 0044 0C92     		str	r2, [sp, #48]
 131:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 124              		.loc 1 131 3 is_stmt 1 view .LVU25
 131:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 125              		.loc 1 131 35 is_stmt 0 view .LVU26
 126 0046 6022     		movs	r2, #96
 127 0048 0D92     		str	r2, [sp, #52]
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 128              		.loc 1 132 3 is_stmt 1 view .LVU27
 132:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 129              		.loc 1 132 34 is_stmt 0 view .LVU28
 130 004a 0222     		movs	r2, #2
 131 004c 0F92     		str	r2, [sp, #60]
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 1;
 132              		.loc 1 133 3 is_stmt 1 view .LVU29
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 1;
 133              		.loc 1 133 35 is_stmt 0 view .LVU30
 134 004e 1093     		str	r3, [sp, #64]
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 16;
 135              		.loc 1 134 3 is_stmt 1 view .LVU31
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 16;
 136              		.loc 1 134 30 is_stmt 0 view .LVU32
 137 0050 1193     		str	r3, [sp, #68]
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 138              		.loc 1 135 3 is_stmt 1 view .LVU33
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 139              		.loc 1 135 30 is_stmt 0 view .LVU34
 140 0052 1023     		movs	r3, #16
 141 0054 1293     		str	r3, [sp, #72]
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 142              		.loc 1 136 3 is_stmt 1 view .LVU35
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 143              		.loc 1 136 30 is_stmt 0 view .LVU36
 144 0056 0723     		movs	r3, #7
 145 0058 1393     		str	r3, [sp, #76]
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 146              		.loc 1 137 3 is_stmt 1 view .LVU37
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 147              		.loc 1 137 30 is_stmt 0 view .LVU38
 148 005a 1492     		str	r2, [sp, #80]
 138:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 149              		.loc 1 138 3 is_stmt 1 view .LVU39
 138:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 150              		.loc 1 138 30 is_stmt 0 view .LVU40
 151 005c 1592     		str	r2, [sp, #84]
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 11


 139:Src/main.c    ****   {
 152              		.loc 1 139 3 is_stmt 1 view .LVU41
 139:Src/main.c    ****   {
 153              		.loc 1 139 7 is_stmt 0 view .LVU42
 154 005e 05A8     		add	r0, sp, #20
 155 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 156              	.LVL3:
 139:Src/main.c    ****   {
 157              		.loc 1 139 6 view .LVU43
 158 0064 98B9     		cbnz	r0, .L9
 146:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 159              		.loc 1 146 3 is_stmt 1 view .LVU44
 146:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 160              		.loc 1 146 31 is_stmt 0 view .LVU45
 161 0066 0F23     		movs	r3, #15
 162 0068 0093     		str	r3, [sp]
 148:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 163              		.loc 1 148 3 is_stmt 1 view .LVU46
 148:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 164              		.loc 1 148 34 is_stmt 0 view .LVU47
 165 006a 0323     		movs	r3, #3
 166 006c 0193     		str	r3, [sp, #4]
 149:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 167              		.loc 1 149 3 is_stmt 1 view .LVU48
 149:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 168              		.loc 1 149 35 is_stmt 0 view .LVU49
 169 006e 0023     		movs	r3, #0
 170 0070 0293     		str	r3, [sp, #8]
 150:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 171              		.loc 1 150 3 is_stmt 1 view .LVU50
 150:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 172              		.loc 1 150 36 is_stmt 0 view .LVU51
 173 0072 0393     		str	r3, [sp, #12]
 151:Src/main.c    **** 
 174              		.loc 1 151 3 is_stmt 1 view .LVU52
 151:Src/main.c    **** 
 175              		.loc 1 151 36 is_stmt 0 view .LVU53
 176 0074 0493     		str	r3, [sp, #16]
 153:Src/main.c    ****   {
 177              		.loc 1 153 3 is_stmt 1 view .LVU54
 153:Src/main.c    ****   {
 178              		.loc 1 153 7 is_stmt 0 view .LVU55
 179 0076 0121     		movs	r1, #1
 180 0078 6846     		mov	r0, sp
 181 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 182              	.LVL4:
 153:Src/main.c    ****   {
 183              		.loc 1 153 6 view .LVU56
 184 007e 40B9     		cbnz	r0, .L10
 160:Src/main.c    **** }
 185              		.loc 1 160 3 is_stmt 1 view .LVU57
 186 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 187              	.LVL5:
 161:Src/main.c    **** 
 188              		.loc 1 161 1 is_stmt 0 view .LVU58
 189 0084 17B0     		add	sp, sp, #92
 190              	.LCFI2:
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 12


 191              		.cfi_remember_state
 192              		.cfi_def_cfa_offset 4
 193              		@ sp needed
 194 0086 5DF804FB 		ldr	pc, [sp], #4
 195              	.L8:
 196              	.LCFI3:
 197              		.cfi_restore_state
 116:Src/main.c    ****   }
 198              		.loc 1 116 5 is_stmt 1 view .LVU59
 199 008a FFF7FEFF 		bl	Error_Handler
 200              	.LVL6:
 201              	.L9:
 141:Src/main.c    ****   }
 202              		.loc 1 141 5 view .LVU60
 203 008e FFF7FEFF 		bl	Error_Handler
 204              	.LVL7:
 205              	.L10:
 155:Src/main.c    ****   }
 206              		.loc 1 155 5 view .LVU61
 207 0092 FFF7FEFF 		bl	Error_Handler
 208              	.LVL8:
 209              	.L12:
 210 0096 00BF     		.align	2
 211              	.L11:
 212 0098 00100240 		.word	1073876992
 213              		.cfi_endproc
 214              	.LFE133:
 216              		.section	.text.main,"ax",%progbits
 217              		.align	1
 218              		.global	main
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	main:
 224              	.LFB132:
  64:Src/main.c    ****   /* USER CODE BEGIN 1 */
 225              		.loc 1 64 1 view -0
 226              		.cfi_startproc
 227              		@ Volatile: function does not return.
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230 0000 08B5     		push	{r3, lr}
 231              	.LCFI4:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
  72:Src/main.c    **** 
 235              		.loc 1 72 3 view .LVU63
 236 0002 FFF7FEFF 		bl	HAL_Init
 237              	.LVL9:
  79:Src/main.c    **** 
 238              		.loc 1 79 3 view .LVU64
 239 0006 FFF7FEFF 		bl	SystemClock_Config
 240              	.LVL10:
  86:Src/main.c    ****   /* USER CODE BEGIN 2 */
 241              		.loc 1 86 3 view .LVU65
 242 000a FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 13


 243              	.LVL11:
 244              	.L14:
  93:Src/main.c    ****   {
 245              		.loc 1 93 3 discriminator 1 view .LVU66
  95:Src/main.c    ****     HAL_Delay(500);
 246              		.loc 1 95 5 discriminator 1 view .LVU67
 247 000e 0A4C     		ldr	r4, .L16
 248 0010 0122     		movs	r2, #1
 249 0012 0821     		movs	r1, #8
 250 0014 2046     		mov	r0, r4
 251 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 252              	.LVL12:
  96:Src/main.c    ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 253              		.loc 1 96 5 discriminator 1 view .LVU68
 254 001a 4FF4FA70 		mov	r0, #500
 255 001e FFF7FEFF 		bl	HAL_Delay
 256              	.LVL13:
  97:Src/main.c    ****     HAL_Delay(500);
 257              		.loc 1 97 5 discriminator 1 view .LVU69
 258 0022 0022     		movs	r2, #0
 259 0024 0821     		movs	r1, #8
 260 0026 2046     		mov	r0, r4
 261 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 262              	.LVL14:
  98:Src/main.c    ****   }
 263              		.loc 1 98 5 discriminator 1 view .LVU70
 264 002c 4FF4FA70 		mov	r0, #500
 265 0030 FFF7FEFF 		bl	HAL_Delay
 266              	.LVL15:
  93:Src/main.c    ****   {
 267              		.loc 1 93 9 discriminator 1 view .LVU71
 268 0034 EBE7     		b	.L14
 269              	.L17:
 270 0036 00BF     		.align	2
 271              	.L16:
 272 0038 00040048 		.word	1207960576
 273              		.cfi_endproc
 274              	.LFE132:
 276              		.text
 277              	.Letext0:
 278              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 279              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 280              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 281              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 282              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 283              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 284              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 285              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 286              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 287              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 288              		.file 13 "Inc/gpio.h"
 289              		.file 14 "<built-in>"
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:20     .text.Error_Handler:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:26     .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:59     .text.SystemClock_Config:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:65     .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:212    .text.SystemClock_Config:0000000000000098 $d
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:217    .text.main:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:223    .text.main:0000000000000000 main
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccS7cyZo.s:272    .text.main:0000000000000038 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_Init
MX_GPIO_Init
HAL_GPIO_WritePin
HAL_Delay
