###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:23:53 2023
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.109
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.082 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.027 | 
     | u2/internal_reg | RN ^       | SDFFRQX2M | 0.131 | 0.001 |   0.109 |    0.028 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.082 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L5_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L6_I1 | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L7_I2 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u3/internal_reg/CK 
Endpoint:   u3/internal_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.109
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.082 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.027 | 
     | u3/internal_reg | RN ^       | SDFFRQX2M | 0.131 | 0.001 |   0.109 |    0.028 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.082 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | u3/internal_reg    | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.109
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.085 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.023 | 
     | u2/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.131 | 0.001 |   0.109 |    0.024 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.085 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L5_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L6_I1 | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L7_I2 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.085 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.109
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.086 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.023 | 
     | u3/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.131 | 0.001 |   0.109 |    0.024 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.086 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin fifo/fifo_rd/empty_reg/CK 
Endpoint:   fifo/fifo_rd/empty_reg/SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.158
  Arrival Time                  0.373
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.215 | 
     | rst2mux/U1             | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.146 | 
     | fifo/fifo_rd/empty_reg | SN ^       | SDFFSQX1M | 0.567 | 0.012 |   0.373 |    0.158 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |    0.215 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L11_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | scan_clk__L12_I0       | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | txmux/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.215 | 
     | tx_clock__L1_I0        | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.215 | 
     | tx_clock__L2_I0        | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.215 | 
     | tx_clock__L3_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.215 | 
     | fifo/fifo_rd/empty_reg | CK ^       | SDFFSQX1M  | 0.050 | 0.000 |   0.000 |    0.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u0/flag_reg/CK 
Endpoint:   u0/flag_reg/SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.159
  Arrival Time                  0.375
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.217 | 
     | rst2mux/U1  | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.144 | 
     | u0/flag_reg | SN ^       | SDFFSQX2M | 0.567 | 0.015 |   0.375 |    0.159 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.217 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | u0/flag_reg        | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.217 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u0/\count_reg[0] /CK 
Endpoint:   u0/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.159
  Arrival Time                  0.376
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.217 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.143 | 
     | u0/\count_reg[0] | SN ^       | SDFFSQX2M | 0.567 | 0.016 |   0.376 |    0.159 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.217 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.217 | 
     | u0/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.217 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u1/\count_reg[0] /CK 
Endpoint:   u1/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.159
  Arrival Time                  0.385
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.226 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.134 | 
     | u1/\count_reg[0] | SN ^       | SDFFSQX2M | 0.567 | 0.024 |   0.385 |    0.159 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.226 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.226 | 
     | u1/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.226 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.423
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.243 | 
     | rst1mux/U1          | B ^ -> Y ^ | MX2X6M     | 0.631 | 0.386 |   0.386 |    0.143 | 
     | alu/\ALU_OUT_reg[0] | RN ^       | SDFFRHQX1M | 0.658 | 0.037 |   0.423 |    0.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.050 |       |   0.000 |    0.243 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.243 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.243 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.243 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.243 | 
     | alu/\ALU_OUT_reg[0] | CK ^        | SDFFRHQX1M | 0.050 | 0.000 |   0.000 |    0.243 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin rx/deserial/\P_data_reg[6] /CK 
Endpoint:   rx/deserial/\P_data_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.365
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.326 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.035 | 
     | rx/deserial/\P_data_reg[6] | RN ^       | SDFFRQX2M | 0.567 | 0.005 |   0.365 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.326 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.326 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.326 | 
     | rx/deserial/\P_data_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.326 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin rx/deserial/\P_data_reg[7] /CK 
Endpoint:   rx/deserial/\P_data_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.368
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.329 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.031 | 
     | rx/deserial/\P_data_reg[7] | RN ^       | SDFFRQX2M | 0.567 | 0.008 |   0.368 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.329 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.329 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.329 | 
     | rx/deserial/\P_data_reg[7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.329 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin busy_faling/internal_reg/CK 
Endpoint:   busy_faling/internal_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.031 | 
     | busy_faling/internal_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | txmux/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L1_I0          | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L2_I0          | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | busy_faling/internal_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin busy_faling/PULSE_SIG_reg/CK 
Endpoint:   busy_faling/PULSE_SIG_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1                | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.031 | 
     | busy_faling/PULSE_SIG_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | txmux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L1_I0           | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L2_I0           | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | busy_faling/PULSE_SIG_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin pulse_en/internal_reg/CK 
Endpoint:   pulse_en/internal_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1            | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | pulse_en/internal_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | txmux/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L1_I0       | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L2_I0       | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L3_I0       | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | pulse_en/internal_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin fifo/fifo_rd/\bin_cnt_reg[0] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | fifo/fifo_rd/\bin_cnt_reg[0] | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L2_I0              | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L3_I0              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | fifo/fifo_rd/\bin_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin rx/deserial/parity_reg/CK 
Endpoint:   rx/deserial/parity_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1             | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | rx/deserial/parity_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0       | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rxmux/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L3_I1        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx/deserial/parity_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1                                    | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0                               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0                              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0                              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0                              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | txmux/U1                                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L2_I0                               | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.330 | 
     | tx_clock__L3_I0                               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin rx/sampling/conseq_sampled_bit_reg/CK 
Endpoint:   rx/sampling/conseq_sampled_bit_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.369
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | rx/sampling/conseq_sampled_bit_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.369 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L3_I2                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx/sampling/conseq_sampled_bit_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin rx/sampling/sampled_bit_reg/CK 
Endpoint:   rx/sampling/sampled_bit_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.370
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.330 | 
     | rst2mux/U1                  | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.030 | 
     | rx/sampling/sampled_bit_reg | RN ^       | SDFFRQX2M | 0.567 | 0.009 |   0.370 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.050 |       |   0.000 |    0.330 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L4_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L5_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L6_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L7_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L8_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L10_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L11_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | scan_clk__L12_I0            | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rxmux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L1_I0             | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L2_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx_clock__L3_I1             | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.330 | 
     | rx/sampling/sampled_bit_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.330 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin rx/deserial/\P_data_reg[1] /CK 
Endpoint:   rx/deserial/\P_data_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.370
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.331 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.029 | 
     | rx/deserial/\P_data_reg[1] | RN ^       | SDFFRQX2M | 0.567 | 0.010 |   0.370 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.331 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.331 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.331 | 
     | rx/deserial/\P_data_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.331 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin rx/controller/\prescale_reg_reg[0] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.373
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.027 | 
     | rx/controller/\prescale_reg_reg[0] | RN ^       | SDFFRQX2M | 0.567 | 0.012 |   0.373 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.334 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | rx/controller/\prescale_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin fifo/fifo_rd/\bin_cnt_reg[3] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.373
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.026 | 
     | fifo/fifo_rd/\bin_cnt_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.013 |   0.373 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L2_I0              | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L3_I0              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | fifo/fifo_rd/\bin_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin fifo/write_synch/\internal_pointer_reg[3] /CK 
Endpoint:   fifo/write_synch/\internal_pointer_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.373
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | rst2mux/U1                                | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.026 | 
     | fifo/write_synch/\internal_pointer_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.013 |   0.373 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L11_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L12_I0                          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | txmux/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L1_I0                           | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L2_I0                           | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L3_I0                           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | fifo/write_synch/\internal_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin pulse_en/PULSE_SIG_reg/CK 
Endpoint:   pulse_en/PULSE_SIG_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.373
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | rst2mux/U1             | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.026 | 
     | pulse_en/PULSE_SIG_reg | RN ^       | SDFFRQX4M | 0.567 | 0.012 |   0.373 |    0.038 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L11_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L12_I0       | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | txmux/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L1_I0        | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L2_I0        | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L3_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | pulse_en/PULSE_SIG_reg | CK ^       | SDFFRQX4M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin fifo/fifo_rd/\bin_cnt_reg[2] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.373
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.334 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.026 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | RN ^       | SDFFRQX2M | 0.567 | 0.013 |   0.373 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |    0.334 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L2_I0              | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.334 | 
     | tx_clock__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.334 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.334 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin fifo/fifo_rd/\bin_cnt_reg[1] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.373
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.025 | 
     | fifo/fifo_rd/\bin_cnt_reg[1] | RN ^       | SDFFRQX4M | 0.567 | 0.013 |   0.373 |    0.038 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.335 | 
     | tx_clock__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.335 | 
     | tx_clock__L2_I0              | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.335 | 
     | tx_clock__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.335 | 
     | fifo/fifo_rd/\bin_cnt_reg[1] | CK ^       | SDFFRQX4M  | 0.050 | 0.000 |   0.000 |    0.335 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin rx/deserial/\P_data_reg[0] /CK 
Endpoint:   rx/deserial/\P_data_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.025 | 
     | rx/deserial/\P_data_reg[0] | RN ^       | SDFFRQX2M | 0.567 | 0.014 |   0.375 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx/deserial/\P_data_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u0/\count_reg[2] /CK 
Endpoint:   u0/\count_reg[2] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.025 | 
     | u0/\count_reg[2] | RN ^       | SDFFRQX2M | 0.567 | 0.014 |   0.375 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | u0/\count_reg[2]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u0/\count_reg[3] /CK 
Endpoint:   u0/\count_reg[3] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.025 | 
     | u0/\count_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.014 |   0.375 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | u0/\count_reg[3]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin rx/controller/\prescale_reg_reg[5] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.025 | 
     | rx/controller/\prescale_reg_reg[5] | RN ^       | SDFFRQX2M | 0.567 | 0.014 |   0.375 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx/controller/\prescale_reg_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u0/\count_reg[1] /CK 
Endpoint:   u0/\count_reg[1] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | u0/\count_reg[1] | RN ^       | SDFFRQX2M | 0.567 | 0.015 |   0.375 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | u0/\count_reg[1]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin rx/deserial/\P_data_reg[2] /CK 
Endpoint:   rx/deserial/\P_data_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.375
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.336 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | rx/deserial/\P_data_reg[2] | RN ^       | SDFFRQX2M | 0.567 | 0.015 |   0.375 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.336 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.336 | 
     | rx/deserial/\P_data_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.336 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin rx/deserial/\P_data_reg[3] /CK 
Endpoint:   rx/deserial/\P_data_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | rx/deserial/\P_data_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.015 |   0.376 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/deserial/\P_data_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin rx/deserial/\P_data_reg[4] /CK 
Endpoint:   rx/deserial/\P_data_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | rx/deserial/\P_data_reg[4] | RN ^       | SDFFRQX2M | 0.567 | 0.015 |   0.376 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/deserial/\P_data_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin rx/deserial/\P_data_reg[5] /CK 
Endpoint:   rx/deserial/\P_data_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | rx/deserial/\P_data_reg[5] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/deserial/\P_data_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin rx/controller/\prescale_reg_reg[4] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | rx/controller/\prescale_reg_reg[4] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/controller/\prescale_reg_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u0/o_div_clk__reg/CK 
Endpoint:   u0/o_div_clk__reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1        | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.024 | 
     | u0/o_div_clk__reg | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uartmux/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L2_I0 | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L3_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | u0/o_div_clk__reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u0/\count_reg[4] /CK 
Endpoint:   u0/\count_reg[4] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | u0/\count_reg[4] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | u0/\count_reg[4]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin rx/controller/\prescale_reg_reg[3] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | rx/controller/\prescale_reg_reg[3] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/controller/\prescale_reg_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin rx/controller/\prescale_reg_reg[2] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.376
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | rx/controller/\prescale_reg_reg[2] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.376 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | rx/controller/\prescale_reg_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin fifo/write_synch/\internal_pointer_reg[1] /CK 
Endpoint:   fifo/write_synch/\internal_pointer_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.337 | 
     | rst2mux/U1                                | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | fifo/write_synch/\internal_pointer_reg[1] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.377 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.337 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L11_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | scan_clk__L12_I0                          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | txmux/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.337 | 
     | tx_clock__L1_I0                           | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     | tx_clock__L2_I0                           | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.337 | 
     | tx_clock__L3_I0                           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.337 | 
     | fifo/write_synch/\internal_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.337 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[0] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1                                    | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | fifo/write_synch/\synchronized_pointer_reg[0] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.377 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0                               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L3_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L4_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L5_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L6_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L7_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L8_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L9_I0                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L10_I0                              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L11_I0                              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L12_I0                              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | txmux/U1                                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L2_I0                               | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L3_I0                               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | fifo/write_synch/\synchronized_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u1/o_div_clk__reg/CK 
Endpoint:   u1/o_div_clk__reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1        | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | u1/o_div_clk__reg | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.377 |    0.039 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uartmux/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L2_I0 | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L3_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | u1/o_div_clk__reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin rx/controller/\prescale_reg_reg[1] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.023 | 
     | rx/controller/\prescale_reg_reg[1] | RN ^       | SDFFRQX2M | 0.567 | 0.016 |   0.377 |    0.039 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx/controller/\prescale_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u0/\count_reg[5] /CK 
Endpoint:   u0/\count_reg[5] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.022 | 
     | u0/\count_reg[5] | RN ^       | SDFFRQX2M | 0.567 | 0.017 |   0.377 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | u0/\count_reg[5]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u0/\count_reg[6] /CK 
Endpoint:   u0/\count_reg[6] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.377
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.022 | 
     | u0/\count_reg[6] | RN ^       | SDFFRQX2M | 0.567 | 0.017 |   0.377 |    0.039 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | u0/\count_reg[6]   | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u7/PULSE_SIG_reg/CK 
Endpoint:   u7/PULSE_SIG_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.376
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1       | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.022 | 
     | u7/PULSE_SIG_reg | RN ^       | SDFFRQX4M | 0.567 | 0.016 |   0.376 |    0.038 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L6_I1  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L7_I1  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L8_I1  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L12_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | txmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L1_I0  | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L2_I0  | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.338 | 
     | tx_clock__L3_I0  | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | u7/PULSE_SIG_reg | CK ^       | SDFFRQX4M  | 0.050 | 0.000 |   0.000 |    0.338 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin rx/par_checker/par_err_reg/CK 
Endpoint:   rx/par_checker/par_err_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.031
  Arrival Time                  0.370
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.338 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M   | 0.567 | 0.360 |   0.360 |    0.022 | 
     | rx/par_checker/par_err_reg | RN ^       | SDFFRX1M | 0.567 | 0.009 |   0.370 |    0.031 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx_clock__L3_I1            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.338 | 
     | rx/par_checker/par_err_reg | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |    0.338 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.378
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | rst2mux/U1                                    | B ^ -> Y ^ | MX2X8M    | 0.567 | 0.360 |   0.360 |    0.022 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | RN ^       | SDFFRQX2M | 0.567 | 0.017 |   0.378 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L2_I0                               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L3_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L4_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L5_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L6_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L7_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L8_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L9_I0                               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L10_I0                              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L11_I0                              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L12_I0                              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | txmux/U1                                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.339 | 
     | tx_clock__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.339 | 
     | tx_clock__L2_I0                               | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.339 | 
     | tx_clock__L3_I0                               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.339 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin rx/controller/flag_reg/CK 
Endpoint:   rx/controller/flag_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.031
  Arrival Time                  0.371
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.339 | 
     | rst2mux/U1             | B ^ -> Y ^ | MX2X8M   | 0.567 | 0.360 |   0.360 |    0.021 | 
     | rx/controller/flag_reg | RN ^       | SDFFRX1M | 0.567 | 0.010 |   0.371 |    0.031 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L11_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | scan_clk__L12_I0       | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | rxmux/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.339 | 
     | rx_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX16M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | rx_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | rx_clock__L3_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.339 | 
     | rx/controller/flag_reg | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |    0.339 | 
     +---------------------------------------------------------------------------------------+ 

