[2025-09-17 06:40:40] START suite=qualcomm_srv trace=srv762_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3328530 heartbeat IPC: 3.004 cumulative IPC: 3.004 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6152218 heartbeat IPC: 3.541 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6152218 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6152218 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11854363 heartbeat IPC: 1.754 cumulative IPC: 1.754 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17617648 heartbeat IPC: 1.735 cumulative IPC: 1.744 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 23133310 heartbeat IPC: 1.813 cumulative IPC: 1.767 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 28580440 heartbeat IPC: 1.836 cumulative IPC: 1.783 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 34196111 heartbeat IPC: 1.781 cumulative IPC: 1.783 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 39741187 heartbeat IPC: 1.803 cumulative IPC: 1.786 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 45216363 heartbeat IPC: 1.826 cumulative IPC: 1.792 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 50793640 heartbeat IPC: 1.793 cumulative IPC: 1.792 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000015 cycles: 56234826 heartbeat IPC: 1.838 cumulative IPC: 1.797 (Simulation time: 00 hr 09 min 46 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55321103 cumulative IPC: 1.808 (Simulation time: 00 hr 10 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55321103 cumulative IPC: 1.808 (Simulation time: 00 hr 10 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.808 instructions: 100000001 cycles: 55321103
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.342 Average ROB Occupancy at Mispredict: 86.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00048
BRANCH_INDIRECT: 0.00663
BRANCH_CONDITIONAL: 5.332
BRANCH_DIRECT_CALL: 0.00117
BRANCH_INDIRECT_CALL: 0.00124
BRANCH_RETURN: 0.00094


====Backend Stall Breakdown====
ROB_STALL: 723107
LQ_STALL: 15
SQ_STALL: 1248739


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.98174
REPLAY_LOAD: 89.21481
NON_REPLAY_LOAD: 11.010594

== Total ==
ADDR_TRANS: 141235
REPLAY_LOAD: 120440
NON_REPLAY_LOAD: 461432

== Counts ==
ADDR_TRANS: 1095
REPLAY_LOAD: 1350
NON_REPLAY_LOAD: 41908

cpu0->cpu0_STLB TOTAL        ACCESS:     939106 HIT:     896865 MISS:      42241 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     939106 HIT:     896865 MISS:      42241 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 176.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     659531 HIT:     363334 MISS:     296197 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     435343 HIT:     265408 MISS:     169935 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      53533 HIT:       5540 MISS:      47993 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      75337 HIT:      74932 MISS:        405 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      95318 HIT:      17454 MISS:      77864 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14998918 HIT:   14621442 MISS:     377476 MSHR_MERGE:     117734
cpu0->cpu0_L1I LOAD         ACCESS:   14998918 HIT:   14621442 MISS:     377476 MSHR_MERGE:     117734
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27008253 HIT:   26259725 MISS:     748528 MSHR_MERGE:     424075
cpu0->cpu0_L1D LOAD         ACCESS:   14912978 HIT:   14547273 MISS:     365705 MSHR_MERGE:     190103
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11993646 HIT:   11706400 MISS:     287246 MSHR_MERGE:     233713
cpu0->cpu0_L1D TRANSLATION  ACCESS:     101629 HIT:       6052 MISS:      95577 MSHR_MERGE:        259
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12809954 HIT:   12712484 MISS:      97470 MSHR_MERGE:      56176
cpu0->cpu0_ITLB LOAD         ACCESS:   12809954 HIT:   12712484 MISS:      97470 MSHR_MERGE:      56176
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.75 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24856157 HIT:   23552507 MISS:    1303650 MSHR_MERGE:     405838
cpu0->cpu0_DTLB LOAD         ACCESS:   24856157 HIT:   23552507 MISS:    1303650 MSHR_MERGE:     405838
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.85 cycles
cpu0->LLC TOTAL        ACCESS:     362254 HIT:     153896 MISS:     208358 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     169935 HIT:      44350 MISS:     125585 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47993 HIT:      13392 MISS:      34601 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      66462 HIT:      66291 MISS:        171 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      77864 HIT:      29863 MISS:      48001 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.78 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4405
  ROW_BUFFER_MISS:     203728
  AVG DBUS CONGESTED CYCLE: 6.667
Channel 0 WQ ROW_BUFFER_HIT:       9250
  ROW_BUFFER_MISS:      38782
  FULL:          0
Channel 0 REFRESHES ISSUED:       4610

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1028706         9841         7183        25365
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          232          406         2911         7410
  STLB miss resolved @ L2C                0          554         2499         5752        22086
  STLB miss resolved @ LLC                0          890         4632         5764        25344
  STLB miss resolved @ MEM                0         1109         7864        17196        44217

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27677         2162        46996         2654         1125
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            1           51          603          255
  STLB miss resolved @ L2C               12           23           20          120           44
  STLB miss resolved @ LLC               46           26          151         1787          438
  STLB miss resolved @ MEM               19            6           62          861          657
[2025-09-17 06:51:22] END   suite=qualcomm_srv trace=srv762_ap (rc=0)
