0.6
2016.4
Jan 23 2017
19:37:30
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.sim/sim_RF/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sim_RF/RF_tb.v,1522037689,verilog,,,,RF_tb,,,,,,,,
D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sources_1/new/register_file.v,1522047324,verilog,,,,RF,,,,,,,,
