#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 29 17:48:16 2021
# Process ID: 7712
# Current directory: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10668 C:\Users\a609071103.cs07\Documents\micro processor\T\aquila_dram\aquila_dram\aquila_dram.xpr
# Log file: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/vivado.log
# Journal file: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1441.148 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 29 17:49:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 17:49:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1441.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2097.367 ; gain = 24.543
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2097.367 ; gain = 24.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2097.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 196 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.219 ; gain = 799.070
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2313.176 ; gain = 64.059
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2660.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2893.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 196 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2893.469 ; gain = 263.328
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 18:01:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 18:01:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 2936.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2971.105 ; gain = 77.637
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2971.105 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4645.789 ; gain = 1674.684
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 18:52:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 18:52:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3A04 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:05:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 19:06:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3C14 [get_hw_probes Aquila_SoC/RISCV_CORE0/dec_pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:11:55
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:13:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 19:13:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:18:27
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:18:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 19:18:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 19:26:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 19:26:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 4784.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:187]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 4857.129 ; gain = 130.090
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 4857.129 ; gain = 0.000
[Mon Nov 29 19:31:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4857.129 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit_cnt} {Aquila_SoC/D_Cache/cache_miss_cnt} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 19:42:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 19:43:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*busy_flushing_o*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*busy*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/D_Cache/p_cache_flush ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0 ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 19:56:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 19:56:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0} {Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0} {Aquila_SoC/D_Cache/p_cache_flush} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 20:07:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 20:08:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/cache_hit_cnt[0]} {Aquila_SoC/D_Cache/cache_hit_cnt[1]} {Aquila_SoC/D_Cache/cache_hit_cnt[2]} {Aquila_SoC/D_Cache/cache_hit_cnt[3]} {Aquila_SoC/D_Cache/cache_hit_cnt[4]} {Aquila_SoC/D_Cache/cache_hit_cnt[5]} {Aquila_SoC/D_Cache/cache_hit_cnt[6]} {Aquila_SoC/D_Cache/cache_hit_cnt[7]} {Aquila_SoC/D_Cache/cache_hit_cnt[8]} {Aquila_SoC/D_Cache/cache_hit_cnt[9]} {Aquila_SoC/D_Cache/cache_hit_cnt[10]} {Aquila_SoC/D_Cache/cache_hit_cnt[11]} {Aquila_SoC/D_Cache/cache_hit_cnt[12]} {Aquila_SoC/D_Cache/cache_hit_cnt[13]} {Aquila_SoC/D_Cache/cache_hit_cnt[14]} {Aquila_SoC/D_Cache/cache_hit_cnt[15]} {Aquila_SoC/D_Cache/cache_hit_cnt[16]} {Aquila_SoC/D_Cache/cache_hit_cnt[17]} {Aquila_SoC/D_Cache/cache_hit_cnt[18]} {Aquila_SoC/D_Cache/cache_hit_cnt[19]} {Aquila_SoC/D_Cache/cache_hit_cnt[20]} {Aquila_SoC/D_Cache/cache_hit_cnt[21]} {Aquila_SoC/D_Cache/cache_hit_cnt[22]} {Aquila_SoC/D_Cache/cache_hit_cnt[23]} {Aquila_SoC/D_Cache/cache_hit_cnt[24]} {Aquila_SoC/D_Cache/cache_hit_cnt[25]} {Aquila_SoC/D_Cache/cache_hit_cnt[26]} {Aquila_SoC/D_Cache/cache_hit_cnt[27]} {Aquila_SoC/D_Cache/cache_hit_cnt[28]} {Aquila_SoC/D_Cache/cache_hit_cnt[29]} {Aquila_SoC/D_Cache/cache_hit_cnt[30]} {Aquila_SoC/D_Cache/cache_hit_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/cache_miss_cnt[0]} {Aquila_SoC/D_Cache/cache_miss_cnt[1]} {Aquila_SoC/D_Cache/cache_miss_cnt[2]} {Aquila_SoC/D_Cache/cache_miss_cnt[3]} {Aquila_SoC/D_Cache/cache_miss_cnt[4]} {Aquila_SoC/D_Cache/cache_miss_cnt[5]} {Aquila_SoC/D_Cache/cache_miss_cnt[6]} {Aquila_SoC/D_Cache/cache_miss_cnt[7]} {Aquila_SoC/D_Cache/cache_miss_cnt[8]} {Aquila_SoC/D_Cache/cache_miss_cnt[9]} {Aquila_SoC/D_Cache/cache_miss_cnt[10]} {Aquila_SoC/D_Cache/cache_miss_cnt[11]} {Aquila_SoC/D_Cache/cache_miss_cnt[12]} {Aquila_SoC/D_Cache/cache_miss_cnt[13]} {Aquila_SoC/D_Cache/cache_miss_cnt[14]} {Aquila_SoC/D_Cache/cache_miss_cnt[15]} {Aquila_SoC/D_Cache/cache_miss_cnt[16]} {Aquila_SoC/D_Cache/cache_miss_cnt[17]} {Aquila_SoC/D_Cache/cache_miss_cnt[18]} {Aquila_SoC/D_Cache/cache_miss_cnt[19]} {Aquila_SoC/D_Cache/cache_miss_cnt[20]} {Aquila_SoC/D_Cache/cache_miss_cnt[21]} {Aquila_SoC/D_Cache/cache_miss_cnt[22]} {Aquila_SoC/D_Cache/cache_miss_cnt[23]} {Aquila_SoC/D_Cache/cache_miss_cnt[24]} {Aquila_SoC/D_Cache/cache_miss_cnt[25]} {Aquila_SoC/D_Cache/cache_miss_cnt[26]} {Aquila_SoC/D_Cache/cache_miss_cnt[27]} {Aquila_SoC/D_Cache/cache_miss_cnt[28]} {Aquila_SoC/D_Cache/cache_miss_cnt[29]} {Aquila_SoC/D_Cache/cache_miss_cnt[30]} {Aquila_SoC/D_Cache/cache_miss_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/p_cache_flush ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 4857.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4887.883 ; gain = 30.754
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 20:10:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 20:10:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 20:21:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 20:21:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 4887.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4913.215 ; gain = 25.332
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 20:33:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 20:33:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 20:37:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.608 . Memory (MB): peak = 4913.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1995 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4935.133 ; gain = 21.918
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 4935.133 ; gain = 0.000
[Mon Nov 29 20:50:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4935.133 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit} {Aquila_SoC/D_Cache/miss} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 20:58:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 20:59:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 21:13:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 21:13:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 22:01:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 22:01:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.637 . Memory (MB): peak = 4935.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4963.328 ; gain = 28.195
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 22:28:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 22:28:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 4963.328 ; gain = 0.000
[Mon Nov 29 22:29:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4963.328 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/total} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 22:41:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 22:41:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 22:50:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 22:50:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 23:05:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 23:05:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 23:16:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 23:16:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
save_constraints -force
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0 ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 4963.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/p_strobe_i0'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:204]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:204]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4986.168 ; gain = 22.840
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/probe7' has 1 unconnected channels (bits). This will cause errors during implementation.
launch_runs impl_1 -to_step write_bitstream -jobs 6
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/probe7' has 1 unconnected channels (bits). This will cause errors during implementation.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_strobe_i*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 4986.168 ; gain = 0.000
[Mon Nov 29 23:23:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4986.168 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/S} {Aquila_SoC/p_strobe_i0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-29 23:34:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-29 23:34:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache_hit*" ]
WARNING: [Vivado 12-507] No nets matched '*cache_hit*'.
WARNING: [Coretcl 2-1122] No objects found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 29 23:39:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Mon Nov 29 23:39:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cache_hit*" ]
WARNING: [Vivado 12-507] No nets matched '*cache_hit*'.
WARNING: [Coretcl 2-1122] No objects found.
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 5599.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/p_strobe_i0'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5599.488 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/dec_pc[0]} {Aquila_SoC/RISCV_CORE0/dec_pc[1]} {Aquila_SoC/RISCV_CORE0/dec_pc[2]} {Aquila_SoC/RISCV_CORE0/dec_pc[3]} {Aquila_SoC/RISCV_CORE0/dec_pc[4]} {Aquila_SoC/RISCV_CORE0/dec_pc[5]} {Aquila_SoC/RISCV_CORE0/dec_pc[6]} {Aquila_SoC/RISCV_CORE0/dec_pc[7]} {Aquila_SoC/RISCV_CORE0/dec_pc[8]} {Aquila_SoC/RISCV_CORE0/dec_pc[9]} {Aquila_SoC/RISCV_CORE0/dec_pc[10]} {Aquila_SoC/RISCV_CORE0/dec_pc[11]} {Aquila_SoC/RISCV_CORE0/dec_pc[12]} {Aquila_SoC/RISCV_CORE0/dec_pc[13]} {Aquila_SoC/RISCV_CORE0/dec_pc[14]} {Aquila_SoC/RISCV_CORE0/dec_pc[15]} {Aquila_SoC/RISCV_CORE0/dec_pc[16]} {Aquila_SoC/RISCV_CORE0/dec_pc[17]} {Aquila_SoC/RISCV_CORE0/dec_pc[18]} {Aquila_SoC/RISCV_CORE0/dec_pc[19]} {Aquila_SoC/RISCV_CORE0/dec_pc[20]} {Aquila_SoC/RISCV_CORE0/dec_pc[21]} {Aquila_SoC/RISCV_CORE0/dec_pc[22]} {Aquila_SoC/RISCV_CORE0/dec_pc[23]} {Aquila_SoC/RISCV_CORE0/dec_pc[24]} {Aquila_SoC/RISCV_CORE0/dec_pc[25]} {Aquila_SoC/RISCV_CORE0/dec_pc[26]} {Aquila_SoC/RISCV_CORE0/dec_pc[27]} {Aquila_SoC/RISCV_CORE0/dec_pc[28]} {Aquila_SoC/RISCV_CORE0/dec_pc[29]} {Aquila_SoC/RISCV_CORE0/dec_pc[30]} {Aquila_SoC/RISCV_CORE0/dec_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 5599.488 ; gain = 0.000
[Mon Nov 29 23:55:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5599.488 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 00:06:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 00:06:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
WARNING: [Vivado 12-507] No nets matched '*pc_i*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
WARNING: [Vivado 12-507] No nets matched '*pc_i*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pc_i*" ]
WARNING: [Vivado 12-507] No nets matched '*pc_i*'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 01:09:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 01:21:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 01:21:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 01:22:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 01:22:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_3C14 [get_hw_probes {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 01:24:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 01:24:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 01:28:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 01:28:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 01:40:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 01:40:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 01:54:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 01:54:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 02:08:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 02:09:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 02:16:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 02:16:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 30 02:32:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 30 02:32:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 02:34:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 02:45:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 02:45:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_rw_i*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rw*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 02:49:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/rw} {Aquila_SoC/p_rw_i0} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 03:00:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 03:00:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 04:43:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 04:44:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.629 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:193]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:197]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:205]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 04:48:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 04:58:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 04:58:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 04:59:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.628 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:191]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:195]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:199]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:203]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:207]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 05:03:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 05:14:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 05:14:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Nov 30 10:55:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 10:55:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:178]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:197]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:201]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:205]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:209]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 11:00:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {Aquila_SoC/D_Cache/cache_hit} }
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 11:11:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 11:11:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 11:26:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 11:26:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 11:40:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/p_strobe_i0'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 11:43:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 12:13:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 12:13:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/p_strobe_i0'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit_latency[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read_latency[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 30 12:48:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Aquila_SoC/D_Cache/rw ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 13:24:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {Aquila_SoC/D_Cache/write} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/miss_read} {Aquila_SoC/D_Cache/miss_write} {Aquila_SoC/D_Cache/read} {Aquila_SoC/D_Cache/total} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 13:49:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 13:49:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 13:50:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1840 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:203]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:207]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:215]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:219]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:223]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 13:54:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {Aquila_SoC/D_Cache/hit_latency} {Aquila_SoC/D_Cache/miss_latency} {Aquila_SoC/D_Cache/read_latency} {Aquila_SoC/D_Cache/write_latency} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 14:06:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 14:07:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 14:09:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 14:09:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 14:25:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 14:25:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 14:38:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 14:38:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 14:41:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 14:41:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 14:54:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 14:54:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 14:59:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 14:59:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 15:23:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 15:23:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 15:24:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 15:24:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 15:37:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 15:37:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 15:51:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 15:51:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 15:54:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 15:54:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Nov 30 16:07:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 30 16:08:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'synchronizer/DMEM_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'synchronizer/DMEM_done__0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'synchronizer/DMEM_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.573 . Memory (MB): peak = 6164.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/hit[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/total[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[4]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[5]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[6]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[7]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[8]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[9]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[10]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[11]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[12]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[13]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[14]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[15]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[16]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[17]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[18]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[19]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[20]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[21]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[22]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[23]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[24]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[25]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[26]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[27]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[28]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[29]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[30]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/read[31]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:156]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[0]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[1]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[2]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
WARNING: [Vivado 12-507] No nets matched 'Aquila_SoC/D_Cache/miss[3]'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:157]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:158]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:176]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:182]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:183]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:186]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:187]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:188]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:189]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:190]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:209]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:213]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:217]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc:221]
Finished Parsing XDC File [C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/DMEM_wt_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'synchronizer/IMEM_rd_data/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/DMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'synchronizer/IMEM_addr/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_rw/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/DMEM_strobe/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_done__0/U0'
Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
Finished Parsing XDC File [c:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'synchronizer/IMEM_strobe/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 6164.980 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_rw_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/p_strobe_i0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/rw ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 6164.980 ; gain = 0.000
[Tue Nov 30 16:12:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6164.980 ; gain = 0.000
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 16:23:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 16:23:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Nov-30 16:34:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Nov-30 16:34:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 30 16:49:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Tue Nov 30 16:49:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: Simulation object Aquila_SoC/D_Cache/hit_latency was not found in the design.
WARNING: Simulation object Aquila_SoC/D_Cache/miss_latency was not found in the design.
WARNING: Simulation object Aquila_SoC/D_Cache/read_latency was not found in the design.
WARNING: Simulation object Aquila_SoC/D_Cache/write_latency was not found in the design.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 02:04:43 2021...
