Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 13:05:49 2022
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 5.238ns (42.659%)  route 7.041ns (57.341%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.159     5.617    led_OBUF[7]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.741 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.820     6.561    LED_IN[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.748    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.279 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.279    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 5.444ns (44.901%)  route 6.680ns (55.099%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.803     5.265    led_OBUF[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.007     6.396    LED_IN[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     6.548 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.417    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.124 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.124    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 5.451ns (45.034%)  route 6.653ns (54.966%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.159     5.617    led_OBUF[7]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.741 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818     6.559    LED_IN[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.154     6.713 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.390    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    12.103 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.103    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 5.478ns (45.263%)  route 6.625ns (54.737%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.159     5.617    led_OBUF[7]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.741 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.659     6.400    LED_IN[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.552 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.359    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.103 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.103    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 5.229ns (43.973%)  route 6.663ns (56.027%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.803     5.265    led_OBUF[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.007     6.396    LED_IN[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.520 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.372    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.892 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.892    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.873ns  (logic 5.236ns (44.101%)  route 6.637ns (55.899%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.159     5.617    led_OBUF[7]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.741 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818     6.559    LED_IN[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.683 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     8.344    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.873 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.873    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.729ns  (logic 5.242ns (44.695%)  route 6.487ns (55.305%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           4.159     5.617    led_OBUF[7]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.741 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.659     6.400    LED_IN[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.194    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.729 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.729    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.278ns  (logic 4.959ns (48.245%)  route 5.319ns (51.755%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           5.319     6.774    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.278 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.278    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           3.065     4.521    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[10]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seg_refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seg_refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  seg_refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[14]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[2]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seg_refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seg_refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  seg_refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[6]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  seg_refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    seg_refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  seg_refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[18]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.139     0.303    LED_activate_counter[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  seg_refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    seg_refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  seg_refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[10]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seg_refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seg_refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  seg_refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[14]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seg_refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seg_refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  seg_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[2]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seg_refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seg_refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  seg_refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[6]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    seg_refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  seg_refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    seg_refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  seg_refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  seg_refresh_counter_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  seg_refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    seg_refresh_counter_reg_n_0_[0]
    SLICE_X64Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  seg_refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     0.372    seg_refresh_counter[0]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  seg_refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    seg_refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  seg_refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





