{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690031489377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690031489383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 21:11:29 2023 " "Processing started: Sat Jul 22 21:11:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690031489383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031489383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CortexM3 -c CortexM3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CortexM3 -c CortexM3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031489383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690031489959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690031489960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/cortexm3.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/cortexm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM3 " "Found entity 1: CortexM3" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/buzzer/custom_apb_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/buzzer/custom_apb_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_buzzer " "Found entity 1: custom_apb_buzzer" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/led/custom_apb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/led/custom_apb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_led " "Found entity 1: custom_apb_led" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/key/custom_apb_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/key/custom_apb_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_key " "Found entity 1: custom_apb_key" {  } { { "../RTL/peripheral/key/custom_apb_key.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/lcd/custom_apb_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/lcd/custom_apb_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_lcd " "Found entity 1: custom_apb_lcd" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/timer/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/timer/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "../RTL/peripheral/timer/cmsdk_apb_timer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/timer/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/uart/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/uart/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/sram/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/sram/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../RTL/peripheral/sram/cmsdk_ahb_to_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/core/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/core/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/apb/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../RTL/bus/Apb/cmsdk_apb_slave_mux.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/apb/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../RTL/bus/Apb/cmsdk_ahb_to_apb.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM2 " "Found entity 1: AhbMtxOutStgM2" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM1 " "Found entity 1: AhbMtxOutStgM1" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM0 " "Found entity 1: AhbMtxOutStgM0" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxInStg " "Found entity 1: AhbMtxInStg" {  } { { "../RTL/bus/AhbMtx/AhbMtxInStg.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS2 " "Found entity 1: AhbMtxDecS2" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS1 " "Found entity 1: AhbMtxDecS1" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS0 " "Found entity 1: AhbMtxDecS0" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM2 " "Found entity 1: AhbMtxArbM2" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM1 " "Found entity 1: AhbMtxArbM1" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM0 " "Found entity 1: AhbMtxArbM0" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtx_default_slave " "Found entity 1: AhbMtx_default_slave" {  } { { "../RTL/bus/AhbMtx/AhbMtx_default_slave.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtx " "Found entity 1: AhbMtx" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufg/bufg/synthesis/bufg.v 1 1 " "Found 1 design units, including 1 entities, in source file bufg/bufg/synthesis/bufg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFG " "Found entity 1: BUFG" {  } { { "BUFG/BUFG/synthesis/BUFG.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufg/bufg/synthesis/submodules/bufg_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file bufg/bufg/synthesis/submodules/bufg_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFG_altclkctrl_0_sub " "Found entity 1: BUFG_altclkctrl_0_sub" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501584 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUFG_altclkctrl_0 " "Found entity 2: BUFG_altclkctrl_0" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031501588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031501588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXEN CortexM3.v(795) " "Verilog HDL Implicit Net warning at CortexM3.v(795): created implicit net for \"TXEN\"" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 795 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BAUDTICK CortexM3.v(796) " "Verilog HDL Implicit Net warning at CortexM3.v(796): created implicit net for \"BAUDTICK\"" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 796 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_buzzer.v(36) " "Verilog HDL Implicit Net warning at custom_apb_buzzer.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_buzzer.v(37) " "Verilog HDL Implicit Net warning at custom_apb_buzzer.v(37): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_led.v(36) " "Verilog HDL Implicit Net warning at custom_apb_led.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_led.v(37) " "Verilog HDL Implicit Net warning at custom_apb_led.v(37): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_key.v(36) " "Verilog HDL Implicit Net warning at custom_apb_key.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/key/custom_apb_key.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_lcd.v(42) " "Verilog HDL Implicit Net warning at custom_apb_lcd.v(42): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_lcd.v(43) " "Verilog HDL Implicit Net warning at custom_apb_lcd.v(43): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031501590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM3 " "Elaborating entity \"CortexM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690031501964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG BUFG:SynClockQuartus.sw_clk " "Elaborating entity \"BUFG\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\"" {  } { { "../RTL/CortexM3.v" "SynClockQuartus.sw_clk" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG_altclkctrl_0 BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"BUFG_altclkctrl_0\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\"" {  } { { "BUFG/BUFG/synthesis/BUFG.v" "altclkctrl_0" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG_altclkctrl_0_sub BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component " "Elaborating entity \"BUFG_altclkctrl_0_sub\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component\"" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "BUFG_altclkctrl_0_sub_component" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:SynClockQuartus.PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:SynClockQuartus.PLL\"" {  } { { "../RTL/CortexM3.v" "SynClockQuartus.PLL" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031502245 ""}  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690031502245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/CortexM3/Quartus/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031502301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031502301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:ulogic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:ulogic\"" {  } { { "../RTL/CortexM3.v" "ulogic" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502457 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502459 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690031502460 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtx AhbMtx:AhbMtx " "Elaborating entity \"AhbMtx\" for hierarchy \"AhbMtx:AhbMtx\"" {  } { { "../RTL/CortexM3.v" "AhbMtx" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502465 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK AhbMtx.v(337) " "Output port \"SCANOUTHCLK\" at AhbMtx.v(337) has no driver" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690031502472 "|CortexM3|AhbMtx:AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxInStg AhbMtx:AhbMtx\|AhbMtxInStg:u_AhbMtxInStg_0 " "Elaborating entity \"AhbMtxInStg\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxInStg:u_AhbMtxInStg_0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_AhbMtxInStg_0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS0 AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0 " "Elaborating entity \"AhbMtxDecS0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtx_default_slave AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\|AhbMtx_default_slave:u_AhbMtx_default_slave " "Elaborating entity \"AhbMtx_default_slave\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\|AhbMtx_default_slave:u_AhbMtx_default_slave\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS0.v" "u_AhbMtx_default_slave" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS1 AhbMtx:AhbMtx\|AhbMtxDecS1:u_ahbmtxdecs1 " "Elaborating entity \"AhbMtxDecS1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS1:u_ahbmtxdecs1\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs1" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS2 AhbMtx:AhbMtx\|AhbMtxDecS2:u_ahbmtxdecs2 " "Elaborating entity \"AhbMtxDecS2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS2:u_ahbmtxdecs2\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs2" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502491 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(284) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(284): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 284 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690031502493 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(300) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(300): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690031502493 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(315) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(315): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 315 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690031502493 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(330) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(330): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 330 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690031502493 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM0 AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0 " "Elaborating entity \"AhbMtxOutStgM0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm0_0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM0 AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\|AhbMtxArbM0:u_output_arb " "Elaborating entity \"AhbMtxArbM0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\|AhbMtxArbM0:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM0.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM1 AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1 " "Elaborating entity \"AhbMtxOutStgM1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm1_1" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM1 AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\|AhbMtxArbM1:u_output_arb " "Elaborating entity \"AhbMtxArbM1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\|AhbMtxArbM1:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM1.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM2 AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2 " "Elaborating entity \"AhbMtxOutStgM2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm2_2" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM2 AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\|AhbMtxArbM2:u_output_arb " "Elaborating entity \"AhbMtxArbM2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\|AhbMtxArbM2:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM2.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_to_sram:AhbItcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_to_sram:AhbItcm\"" {  } { { "../RTL/CortexM3.v" "AhbItcm" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_fpga_sram:ITCM " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_fpga_sram:ITCM\"" {  } { { "../RTL/CortexM3.v" "ITCM" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031502521 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4440 0 16383 cmsdk_fpga_sram.v(55) " "Verilog HDL warning at cmsdk_fpga_sram.v(55): number of words (4440) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1690031502853 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "BRAM cmsdk_fpga_sram.v(54) " "Verilog HDL warning at cmsdk_fpga_sram.v(54): initial value for variable BRAM should be constant" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1690031502866 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Inferred RAM node \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690031553118 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[23\]__2 " "Inferred RAM node \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690031553254 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[15\]__3 " "Inferred RAM node \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690031553373 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[7\]__4 " "Inferred RAM node \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690031553508 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690031553565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690031553565 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690031553565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031559630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031559633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Instantiated megafunction \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031559634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690031559634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6h1 " "Found entity 1: altsyncram_m6h1" {  } { { "db/altsyncram_m6h1.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031559713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031559713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6h1 cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated " "Elaborating entity \"altsyncram_m6h1\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031559713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031559770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031559770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_m6h1.tdf" "decode2" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031559771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031559836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031559836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_m6h1.tdf" "mux3" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031559837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_ahb_to_apb:ApbBridge " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_ahb_to_apb:ApbBridge\"" {  } { { "../RTL/CortexM3.v" "ApbBridge" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_slave_mux:ApbSystem " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_slave_mux:ApbSystem\"" {  } { { "../RTL/CortexM3.v" "ApbSystem" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:UART " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:UART\"" {  } { { "../RTL/CortexM3.v" "UART" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_timer cmsdk_apb_timer:Timer0 " "Elaborating entity \"cmsdk_apb_timer\" for hierarchy \"cmsdk_apb_timer:Timer0\"" {  } { { "../RTL/CortexM3.v" "Timer0" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_lcd custom_apb_lcd:LCD " "Elaborating entity \"custom_apb_lcd\" for hierarchy \"custom_apb_lcd:LCD\"" {  } { { "../RTL/CortexM3.v" "LCD" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560980 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_lcd.v(147) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(147): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560983 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_CS custom_apb_lcd.v(148) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(148): variable \"data_LCD_CS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560983 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RS custom_apb_lcd.v(149) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(149): variable \"data_LCD_RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560983 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_WR custom_apb_lcd.v(150) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(150): variable \"data_LCD_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RD custom_apb_lcd.v(151) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(151): variable \"data_LCD_RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RST custom_apb_lcd.v(152) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(152): variable \"data_LCD_RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_BL_CTR custom_apb_lcd.v(153) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(153): variable \"data_LCD_BL_CTR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(154) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(154): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(155) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(155): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(156) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(156): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(157) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(157): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(158) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(158): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(159) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(159): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(160) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(160): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(161) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(161): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(162) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(162): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(163) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(163): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(164) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(164): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(165) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(165): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(166) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(166): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(167) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(167): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(168) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(168): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(169) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(169): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560984 "|CortexM3|custom_apb_lcd:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_key custom_apb_key:Key " "Elaborating entity \"custom_apb_key\" for hierarchy \"custom_apb_key:Key\"" {  } { { "../RTL/CortexM3.v" "Key" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_led custom_apb_led:LED " "Elaborating entity \"custom_apb_led\" for hierarchy \"custom_apb_led:LED\"" {  } { { "../RTL/CortexM3.v" "LED" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560991 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_led.v(67) " "Verilog HDL Always Construct warning at custom_apb_led.v(67): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560992 "|CortexM3|custom_apb_led:LED"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_led custom_apb_led.v(68) " "Verilog HDL Always Construct warning at custom_apb_led.v(68): variable \"data_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560992 "|CortexM3|custom_apb_led:LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_buzzer custom_apb_buzzer:Buzzer " "Elaborating entity \"custom_apb_buzzer\" for hierarchy \"custom_apb_buzzer:Buzzer\"" {  } { { "../RTL/CortexM3.v" "Buzzer" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031560994 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_buzzer.v(67) " "Verilog HDL Always Construct warning at custom_apb_buzzer.v(67): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560996 "|CortexM3|custom_apb_buzzer:Buzzer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_buzzer custom_apb_buzzer.v(68) " "Verilog HDL Always Construct warning at custom_apb_buzzer.v(68): variable \"data_buzzer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1690031560996 "|CortexM3|custom_apb_buzzer:Buzzer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:ulogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:ulogic\|Mult0\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "Mult0" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690031641807 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:ulogic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:ulogic\|Add25\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "Add25" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690031641807 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690031641807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031641884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641885 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690031641885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031641935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031641935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031641981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690031641981 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690031641981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690031642030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031642030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } } { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690031642623 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } } { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690031642623 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1690031642623 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1690031642623 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690031644678 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1690031645289 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1690031645289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 475 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6588 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v" 78 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6592 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6631 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6943 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6564 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtx_default_slave.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v" 124 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6732 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6611 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6655 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6759 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 85711 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6578 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6788 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79345 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79351 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79357 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6721 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6853 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6720 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79327 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79363 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6840 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84791 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84611 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6575 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7053 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7054 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7055 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84200 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6838 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6758 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6852 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6565 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6589 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v" 78 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6553 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v" 76 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6719 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 93639 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6556 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6573 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7027 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 74273 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6637 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6653 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84266 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 76431 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6619 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 511 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6842 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79387 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79339 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91049 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91055 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91061 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91043 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91067 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 74230 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6972 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79996 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 497 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7021 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 168 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1690031646009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1690031646011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690031679643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690031706702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690031708812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690031708812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25684 " "Implemented 25684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25513 " "Implemented 25513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690031710178 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1690031710178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690031710178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7691 " "Peak virtual memory: 7691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690031710235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 21:15:10 2023 " "Processing ended: Sat Jul 22 21:15:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690031710235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:41 " "Elapsed time: 00:03:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690031710235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690031710235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690031710235 ""}
