#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 15 16:48:25 2023
# Process ID: 32
# Current directory: C:/Users/User/Desktop/lab8_2/lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12640 C:\Users\User\Desktop\lab8_2\lab8\lab8.xpr
# Log file: C:/Users/User/Desktop/lab8_2/lab8/vivado.log
# Journal file: C:/Users/User/Desktop/lab8_2/lab8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/lab8_2/lab8/lab8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 689.238 ; gain = 69.438
update_compile_order -fileset sources_1
close [ open C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v w ]
add_files C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v w ]
add_files -fileset sim_1 C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
[Fri Dec 15 18:40:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/lab8_2/lab8/lab8.runs/synth_1/runme.log
set_property top RYG [current_fileset]
update_compile_order -fileset sources_1
set_property top RYG_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 15 18:41:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/lab8_2/lab8/lab8.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 15 18:42:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/lab8_2/lab8/lab8.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Reset' on this module [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v:9]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:7]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 734.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'state' [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim/xsim.dir/RYG_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 15 18:44:57 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 804.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 841.164 ; gain = 36.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'state' [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 841.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 841.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reset=1,RYG=100
                  30reset=0,RYG=100
                 240reset=0,RYG=001
                 520reset=0,RYG=010
$finish called at time : 650 ns : File "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 841.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 841.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reset=1,RYG=100
                  30reset=0,RYG=100
                 240reset=0,RYG=001
                 520reset=0,RYG=010
                 680reset=0,RYG=100
                 920reset=0,RYG=001
$finish called at time : 1 us : File "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 841.164 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: RYG
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 875.270 ; gain = 34.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RYG' [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_state' [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:22]
	Parameter R bound to: 3'b100 
	Parameter Y bound to: 3'b010 
	Parameter G bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'control_state' (1#1) [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:22]
INFO: [Synth 8-6157] synthesizing module 'control_time' [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:58]
	Parameter RT bound to: 5 - type: integer 
	Parameter GT bound to: 6 - type: integer 
	Parameter YT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_time' (2#1) [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:58]
INFO: [Synth 8-6155] done synthesizing module 'RYG' (3#1) [C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 917.516 ; gain = 76.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 917.516 ; gain = 76.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 917.516 ; gain = 76.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1260.578 ; gain = 419.414
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1260.578 ; gain = 419.414
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1303.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.047 ; gain = 137.469
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/lab8_2/lab8/lab8.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reset=1,RYG=100
                  30reset=0,RYG=100
                 200reset=0,RYG=001
                 440reset=0,RYG=010
                 560reset=0,RYG=100
                 760reset=0,RYG=001
$finish called at time : 1 us : File "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" Line 20
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.629 ; gain = 0.277
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.629 ; gain = 0.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RYG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RYG_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/lab8_2/lab8/lab8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RYG_tb_behav -key {Behavioral:sim_1:Functional:RYG_tb} -tclbatch {RYG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source RYG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reset=1,RYG=100
                  30reset=0,RYG=100
                 200reset=0,RYG=001
                 440reset=0,RYG=010
                 560reset=0,RYG=100
$finish called at time : 650 ns : File "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RYG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 20:54:07 2023...
