{
  "block/OPAMP": {
    "description": "Operational amplifier",
    "items": [
      {
        "name": "CSR",
        "description": "Control/status register",
        "byte_offset": 0,
        "fieldset": "CSR"
      },
      {
        "name": "OTR",
        "description": "Offset trimming register in normal mode",
        "byte_offset": 4,
        "fieldset": "OTR"
      },
      {
        "name": "HSOTR",
        "description": "Offset trimming register in low-power mode",
        "byte_offset": 8,
        "fieldset": "HSOTR"
      }
    ]
  },
  "fieldset/CSR": {
    "description": "Control/status register",
    "fields": [
      {
        "name": "OPAMPEN",
        "description": "Enable",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "FORCE_VP",
        "description": "Force internal reference on VP (reserved for test)",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "VP_SEL",
        "description": "Non-inverting input selection",
        "bit_offset": 2,
        "bit_size": 2,
        "enum": "VP_SEL"
      },
      {
        "name": "VM_SEL",
        "description": "Inverting input selection",
        "bit_offset": 5,
        "bit_size": 2,
        "enum": "VM_SEL"
      },
      {
        "name": "OPAHSM",
        "description": "High-speed mode enable",
        "bit_offset": 8,
        "bit_size": 1
      },
      {
        "name": "CALON",
        "description": "Calibration mode enable",
        "bit_offset": 11,
        "bit_size": 1
      },
      {
        "name": "CALSEL",
        "description": "Calibration selection",
        "bit_offset": 12,
        "bit_size": 2,
        "enum": "CALSEL"
      },
      {
        "name": "PGA_GAIN",
        "description": "Gain in PGA mode",
        "bit_offset": 14,
        "bit_size": 4,
        "enum": "PGA_GAIN"
      },
      {
        "name": "USERTRIM",
        "description": "User trimming enable",
        "bit_offset": 18,
        "bit_size": 1
      },
      {
        "name": "TSTREF",
        "description": "Output the internal reference voltage",
        "bit_offset": 29,
        "bit_size": 1
      },
      {
        "name": "CALOUT",
        "description": "Calibration output",
        "bit_offset": 30,
        "bit_size": 1
      }
    ]
  },
  "fieldset/HSOTR": {
    "description": "Offset trimming register in low-power mode",
    "fields": [
      {
        "name": "TRIMLPOFFSETN",
        "description": "Offset trimming value (NMOS)",
        "bit_offset": 0,
        "bit_size": 5
      },
      {
        "name": "TRIMLPOFFSETP",
        "description": "Offset trimming value (PMOS)",
        "bit_offset": 8,
        "bit_size": 5
      }
    ]
  },
  "fieldset/OTR": {
    "description": "Offset trimming register in normal mode",
    "fields": [
      {
        "name": "TRIMOFFSETN",
        "description": "Offset trimming value (NMOS)",
        "bit_offset": 0,
        "bit_size": 5
      },
      {
        "name": "TRIMOFFSETP",
        "description": "Offset trimming value (PMOS)",
        "bit_offset": 8,
        "bit_size": 5
      }
    ]
  },
  "enum/CALSEL": {
    "bit_size": 2,
    "variants": [
      {
        "name": "Percent3_3",
        "description": "VREFOPAMP = 3.3% VDDA",
        "value": 0
      },
      {
        "name": "Percent10",
        "description": "VREFOPAMP = 10% VDDA",
        "value": 1
      },
      {
        "name": "Percent50",
        "description": "VREFOPAMP = 50% VDDA",
        "value": 2
      },
      {
        "name": "Percent90",
        "description": "VREFOPAMP = 90% VDDA",
        "value": 3
      }
    ]
  },
  "enum/PGA_GAIN": {
    "bit_size": 4,
    "variants": [
      {
        "name": "Gain2",
        "description": "Non-inverting internal gain 2, VREF- referenced",
        "value": 0
      },
      {
        "name": "Gain4",
        "description": "Non-inverting internal gain 4, VREF- referenced",
        "value": 1
      },
      {
        "name": "Gain8",
        "description": "Non-inverting internal gain 8, VREF- referenced",
        "value": 2
      },
      {
        "name": "Gain16",
        "description": "Non-inverting internal gain 16, VREF- referenced",
        "value": 3
      },
      {
        "name": "Gain2_FilteringVINM0",
        "description": "Non-inverting internal gain 2 with filtering on INM0, VREF- referenced",
        "value": 4
      },
      {
        "name": "Gain4_FilteringVINM0",
        "description": "Non-inverting internal gain 4 with filtering on INM0, VREF- referenced",
        "value": 5
      },
      {
        "name": "Gain8_FilteringVINM0",
        "description": "Non-inverting internal gain 8 with filtering on INM0, VREF- referenced",
        "value": 6
      },
      {
        "name": "Gain16_FilteringVINM0",
        "description": "Non-inverting internal gain 8 with filtering on INM0, VREF- referenced",
        "value": 7
      },
      {
        "name": "Gain2InvGainNeg1_InputVINM0",
        "description": "Inverting gain=-1/ Non-inverting gain =2 with INM0 node for input or bias",
        "value": 8
      },
      {
        "name": "Gain4InvGainNeg3_InputVINM0",
        "description": "Inverting gain=-3/ Non-inverting gain =4 with INM0 node for input or bias",
        "value": 9
      },
      {
        "name": "Gain8InvGainNeg7_InputVINM0",
        "description": "Inverting gain=-7/ Non-inverting gain =8 with INM0 node for input or bias",
        "value": 10
      },
      {
        "name": "Gain16InvGainNeg15_InputVINM0",
        "description": "Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias",
        "value": 11
      },
      {
        "name": "Gain2InvGainNeg1_InputVINM0FilteringVINM1",
        "description": "Inverting gain=-1/ Non-inverting gain =2 with INM0 node for input or bias, INM1 node for filtering",
        "value": 12
      },
      {
        "name": "Gain4InvGainNeg3_InputVINM0FilteringVINM1",
        "description": "Inverting gain=-3/ Non-inverting gain =4 with INM0 node for input or bias, INM1 node for filtering",
        "value": 13
      },
      {
        "name": "Gain8InvGainNeg7_InputVINM0FilteringVINM1",
        "description": "Inverting gain=-7/ Non-inverting gain =8 with INM0 node for input or bias, INM1 node for filtering",
        "value": 14
      },
      {
        "name": "Gain16InvGainNeg15_InputVINM0FilteringVINM1",
        "description": "Inverting gain=-15/ Non-inverting gain =16 with INM0 node for input or bias, INM1 node for filtering",
        "value": 15
      }
    ]
  },
  "enum/VM_SEL": {
    "bit_size": 2,
    "variants": [
      {
        "name": "Inm0",
        "description": "INM0 connected to OPAMP_VINM input",
        "value": 0
      },
      {
        "name": "Inm1",
        "description": "INM1 connected to OPAMP_VINM input",
        "value": 1
      },
      {
        "name": "Pga",
        "description": "Feedback resistor connected to the OPAMP_VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting",
        "value": 2
      },
      {
        "name": "Follower",
        "description": "opamp_out connected to OPAMP_VINM input (Follower mode)",
        "value": 3
      }
    ]
  },
  "enum/VP_SEL": {
    "bit_size": 2,
    "variants": [
      {
        "name": "GpioInp0",
        "description": "GPIO INP0 connected to VINP",
        "value": 0
      },
      {
        "name": "DacOut",
        "description": "DAC connected to VINP",
        "value": 1
      },
      {
        "name": "GpioInp2",
        "description": "GPIO INP2 connected to OPAMP_VINP (not available on all chips)",
        "value": 2
      }
    ]
  }
}