// Seed: 1468295753
module module_0 ();
  tri id_1;
  assign id_1 = 1'b0;
  assign module_2.id_10 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout tri id_1;
  wire [id_4 : ~  (  -1 'b0 )] id_5;
  assign id_1 = id_1;
  assign id_4 = id_3;
  assign id_1 = -1;
endmodule
module module_2 #(
    parameter id_10 = 32'd52,
    parameter id_14 = 32'd65,
    parameter id_2  = 32'd11
) (
    input uwire id_0,
    input supply1 id_1,
    output supply0 _id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    output wor id_9,
    input wire _id_10,
    input tri1 id_11,
    output wand id_12
);
  parameter id_14 = -1;
  module_0 modCall_1 ();
  assign id_6 = !id_3;
  wire [id_14 : id_10] id_15;
  wire id_16[id_2 : 1];
  wire id_17;
  logic id_18;
  ;
  assign id_18 = 1;
endmodule
