/*
 * tegra194-soc-eqos.dtsi: Ethernet QOS DTSI file.
 *
 * Copyright (c) 2017-2020, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

#include <dt-bindings/clock/tegra194-clock.h>
#include <dt-bindings/reset/tegra194-reset.h>

#define MAKE_EQOS_TRIP(name, temp, hyst) \
	eqos_##name: eqos-##name@temp { \
		temperature = <(temp)>; \
		hysteresis = <hyst>; \
		type = "active"; \
	}

#define MAP_EQOS(name, state) \
	map_eqos_##name { \
		trip = <&eqos_##name>; \
		cooling-device = <&eqos_cool_dev state state>; \
		cdev-type = "tegra-eqos"; \
	}


/ {
	pinmux@2430000 {
		eqos_txrx_tri_state_idle: eqos_idle {
			eqos {
				nvidia,pins = "eqos_td3_pe4","eqos_td2_pe3",
						"eqos_td1_pe2","eqos_td0_pe1",
						"eqos_txc_pe0","eqos_tx_ctl_pe5",
						"eqos_rd3_pf1","eqos_rd2_pf0",
						"eqos_rd1_pe7","eqos_rd0_pe6",
						"eqos_rxc_pf3","eqos_rx_ctl_pf2";
				nvidia,tristate = <TEGRA_PIN_ENABLE>;
			};
		};

		eqos_txrx_tri_state_default: eqos_default {
			eqos {
				nvidia,pins = "eqos_td3_pe4","eqos_td2_pe3",
						"eqos_td1_pe2","eqos_td0_pe1",
						"eqos_txc_pe0","eqos_tx_ctl_pe5",
						"eqos_rd3_pf1","eqos_rd2_pf0",
						"eqos_rd1_pe7","eqos_rd0_pe6",
						"eqos_rxc_pf3","eqos_rx_ctl_pf2";
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
			};
		};

	};

	ether_qos@2490000 {
		compatible = "nvidia,eqos";
		reg = <0x0 0x02490000 0x0 0x10000>;    /* EQOS Base Register */
		reg-names = "eqos_base";
		interrupts = 	<0 194 0x4>,	/* common */
				<0 195 0x4>,	/* power */
				<0 190 0x4>,	/* rx0 */
				<0 186 0x4>,	/* tx0 */
				<0 191 0x4>,	/* rx1 */
				<0 187 0x4>,	/* tx1 */
				<0 192 0x4>,	/* rx2 */
				<0 188 0x4>,	/* tx2 */
				<0 193 0x4>,	/* rx3 */
				<0 189 0x4>;	/* tx3 */
		clocks = <&bpmp_clks TEGRA194_CLK_PLLREFE_VCOOUT>,
			 <&bpmp_clks TEGRA194_CLK_EQOS_AXI>,
			 <&bpmp_clks TEGRA194_CLK_EQOS_RX>,
			 <&bpmp_clks TEGRA194_CLK_EQOS_PTP_REF>,
			 <&bpmp_clks TEGRA194_CLK_EQOS_TX>,
			 <&bpmp_clks TEGRA194_CLK_AXI_CBB>;
		clock-names = "pllrefe_vcoout", "eqos_axi", "eqos_rx", "eqos_ptp_ref", "eqos_tx", "axi_cbb";
		resets = <&bpmp_resets TEGRA194_RESET_EQOS>;
		reset-names = "eqos_rst";
		/* bootloader should update MAC address */
		nvidia,local-mac-address = <0x00 0x00 0x00 0x00 0x00 0x00>;
		iommus = <&smmu TEGRA_SID_EQOS>;
		iommu-group-id = <TEGRA_IOMMU_GROUP_APE>;
		dma-coherent;
		nvidia,csr_clock_speed = <0x19>; /* CSR clock speed 25MHz */
		nvidia,iso_bw = <81920>; /* sum of read and write bw, 80Mb/s */
		nvidia,rx_riwt = <60>; /* riwt value for Rx watchdog interrupt, this gets multiplied by 2.048us to get tx-usec */
		nvidia,rx_frames = <16>; /* Rx-frames to coalesc */
		nvidia,slot_intvl_val = <0x07C>;
		status = "disabled";
		pinctrl-names = "idle", "default";
		pinctrl-0 = <&eqos_txrx_tri_state_idle>;
		pinctrl-1 = <&eqos_txrx_tri_state_default>;
		eqos_cool_dev: eqos-cool-dev {
			cooling-min-state = <0>;
			cooling-max-state = <5>;
			#cooling-cells = <2>;
		};
	};

};
