#[doc = "Register `INT_ENA` reader"]
pub type R = crate::R<INT_ENA_SPEC>;
#[doc = "Register `INT_ENA` writer"]
pub type W = crate::W<INT_ENA_SPEC>;
#[doc = "Field `TIMER0_STOP_INT_ENA` reader - "]
pub type TIMER0_STOP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER0_STOP_INT_ENA` writer - "]
pub type TIMER0_STOP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER1_STOP_INT_ENA` reader - "]
pub type TIMER1_STOP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER1_STOP_INT_ENA` writer - "]
pub type TIMER1_STOP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER2_STOP_INT_ENA` reader - "]
pub type TIMER2_STOP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER2_STOP_INT_ENA` writer - "]
pub type TIMER2_STOP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER0_TEZ_INT_ENA` reader - "]
pub type TIMER0_TEZ_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER0_TEZ_INT_ENA` writer - "]
pub type TIMER0_TEZ_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER1_TEZ_INT_ENA` reader - "]
pub type TIMER1_TEZ_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER1_TEZ_INT_ENA` writer - "]
pub type TIMER1_TEZ_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER2_TEZ_INT_ENA` reader - "]
pub type TIMER2_TEZ_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER2_TEZ_INT_ENA` writer - "]
pub type TIMER2_TEZ_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER0_TEP_INT_ENA` reader - "]
pub type TIMER0_TEP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER0_TEP_INT_ENA` writer - "]
pub type TIMER0_TEP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER1_TEP_INT_ENA` reader - "]
pub type TIMER1_TEP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER1_TEP_INT_ENA` writer - "]
pub type TIMER1_TEP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER2_TEP_INT_ENA` reader - "]
pub type TIMER2_TEP_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER2_TEP_INT_ENA` writer - "]
pub type TIMER2_TEP_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT0_INT_ENA` reader - "]
pub type FAULT0_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT0_INT_ENA` writer - "]
pub type FAULT0_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT1_INT_ENA` reader - "]
pub type FAULT1_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT1_INT_ENA` writer - "]
pub type FAULT1_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT2_INT_ENA` reader - "]
pub type FAULT2_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT2_INT_ENA` writer - "]
pub type FAULT2_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT0_CLR_INT_ENA` reader - "]
pub type FAULT0_CLR_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT0_CLR_INT_ENA` writer - "]
pub type FAULT0_CLR_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT1_CLR_INT_ENA` reader - "]
pub type FAULT1_CLR_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT1_CLR_INT_ENA` writer - "]
pub type FAULT1_CLR_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FAULT2_CLR_INT_ENA` reader - "]
pub type FAULT2_CLR_INT_ENA_R = crate::BitReader;
#[doc = "Field `FAULT2_CLR_INT_ENA` writer - "]
pub type FAULT2_CLR_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP0_TEA_INT_ENA` reader - "]
pub type OP0_TEA_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP0_TEA_INT_ENA` writer - "]
pub type OP0_TEA_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP1_TEA_INT_ENA` reader - "]
pub type OP1_TEA_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP1_TEA_INT_ENA` writer - "]
pub type OP1_TEA_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP2_TEA_INT_ENA` reader - "]
pub type OP2_TEA_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP2_TEA_INT_ENA` writer - "]
pub type OP2_TEA_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP0_TEB_INT_ENA` reader - "]
pub type OP0_TEB_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP0_TEB_INT_ENA` writer - "]
pub type OP0_TEB_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP1_TEB_INT_ENA` reader - "]
pub type OP1_TEB_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP1_TEB_INT_ENA` writer - "]
pub type OP1_TEB_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OP2_TEB_INT_ENA` reader - "]
pub type OP2_TEB_INT_ENA_R = crate::BitReader;
#[doc = "Field `OP2_TEB_INT_ENA` writer - "]
pub type OP2_TEB_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH0_CBC_INT_ENA` reader - "]
pub type FH0_CBC_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH0_CBC_INT_ENA` writer - "]
pub type FH0_CBC_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH1_CBC_INT_ENA` reader - "]
pub type FH1_CBC_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH1_CBC_INT_ENA` writer - "]
pub type FH1_CBC_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH2_CBC_INT_ENA` reader - "]
pub type FH2_CBC_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH2_CBC_INT_ENA` writer - "]
pub type FH2_CBC_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH0_OST_INT_ENA` reader - "]
pub type FH0_OST_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH0_OST_INT_ENA` writer - "]
pub type FH0_OST_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH1_OST_INT_ENA` reader - "]
pub type FH1_OST_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH1_OST_INT_ENA` writer - "]
pub type FH1_OST_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FH2_OST_INT_ENA` reader - "]
pub type FH2_OST_INT_ENA_R = crate::BitReader;
#[doc = "Field `FH2_OST_INT_ENA` writer - "]
pub type FH2_OST_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CAP0_INT_ENA` reader - "]
pub type CAP0_INT_ENA_R = crate::BitReader;
#[doc = "Field `CAP0_INT_ENA` writer - "]
pub type CAP0_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CAP1_INT_ENA` reader - "]
pub type CAP1_INT_ENA_R = crate::BitReader;
#[doc = "Field `CAP1_INT_ENA` writer - "]
pub type CAP1_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CAP2_INT_ENA` reader - "]
pub type CAP2_INT_ENA_R = crate::BitReader;
#[doc = "Field `CAP2_INT_ENA` writer - "]
pub type CAP2_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn timer0_stop_int_ena(&self) -> TIMER0_STOP_INT_ENA_R {
        TIMER0_STOP_INT_ENA_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn timer1_stop_int_ena(&self) -> TIMER1_STOP_INT_ENA_R {
        TIMER1_STOP_INT_ENA_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn timer2_stop_int_ena(&self) -> TIMER2_STOP_INT_ENA_R {
        TIMER2_STOP_INT_ENA_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn timer0_tez_int_ena(&self) -> TIMER0_TEZ_INT_ENA_R {
        TIMER0_TEZ_INT_ENA_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn timer1_tez_int_ena(&self) -> TIMER1_TEZ_INT_ENA_R {
        TIMER1_TEZ_INT_ENA_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn timer2_tez_int_ena(&self) -> TIMER2_TEZ_INT_ENA_R {
        TIMER2_TEZ_INT_ENA_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn timer0_tep_int_ena(&self) -> TIMER0_TEP_INT_ENA_R {
        TIMER0_TEP_INT_ENA_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn timer1_tep_int_ena(&self) -> TIMER1_TEP_INT_ENA_R {
        TIMER1_TEP_INT_ENA_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn timer2_tep_int_ena(&self) -> TIMER2_TEP_INT_ENA_R {
        TIMER2_TEP_INT_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn fault0_int_ena(&self) -> FAULT0_INT_ENA_R {
        FAULT0_INT_ENA_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn fault1_int_ena(&self) -> FAULT1_INT_ENA_R {
        FAULT1_INT_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn fault2_int_ena(&self) -> FAULT2_INT_ENA_R {
        FAULT2_INT_ENA_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn fault0_clr_int_ena(&self) -> FAULT0_CLR_INT_ENA_R {
        FAULT0_CLR_INT_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn fault1_clr_int_ena(&self) -> FAULT1_CLR_INT_ENA_R {
        FAULT1_CLR_INT_ENA_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn fault2_clr_int_ena(&self) -> FAULT2_CLR_INT_ENA_R {
        FAULT2_CLR_INT_ENA_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn op0_tea_int_ena(&self) -> OP0_TEA_INT_ENA_R {
        OP0_TEA_INT_ENA_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn op1_tea_int_ena(&self) -> OP1_TEA_INT_ENA_R {
        OP1_TEA_INT_ENA_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn op2_tea_int_ena(&self) -> OP2_TEA_INT_ENA_R {
        OP2_TEA_INT_ENA_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn op0_teb_int_ena(&self) -> OP0_TEB_INT_ENA_R {
        OP0_TEB_INT_ENA_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn op1_teb_int_ena(&self) -> OP1_TEB_INT_ENA_R {
        OP1_TEB_INT_ENA_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn op2_teb_int_ena(&self) -> OP2_TEB_INT_ENA_R {
        OP2_TEB_INT_ENA_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn fh0_cbc_int_ena(&self) -> FH0_CBC_INT_ENA_R {
        FH0_CBC_INT_ENA_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn fh1_cbc_int_ena(&self) -> FH1_CBC_INT_ENA_R {
        FH1_CBC_INT_ENA_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn fh2_cbc_int_ena(&self) -> FH2_CBC_INT_ENA_R {
        FH2_CBC_INT_ENA_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn fh0_ost_int_ena(&self) -> FH0_OST_INT_ENA_R {
        FH0_OST_INT_ENA_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    pub fn fh1_ost_int_ena(&self) -> FH1_OST_INT_ENA_R {
        FH1_OST_INT_ENA_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn fh2_ost_int_ena(&self) -> FH2_OST_INT_ENA_R {
        FH2_OST_INT_ENA_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    pub fn cap0_int_ena(&self) -> CAP0_INT_ENA_R {
        CAP0_INT_ENA_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    pub fn cap1_int_ena(&self) -> CAP1_INT_ENA_R {
        CAP1_INT_ENA_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn cap2_int_ena(&self) -> CAP2_INT_ENA_R {
        CAP2_INT_ENA_R::new(((self.bits >> 29) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ENA")
            .field(
                "timer0_stop_int_ena",
                &format_args!("{}", self.timer0_stop_int_ena().bit()),
            )
            .field(
                "timer1_stop_int_ena",
                &format_args!("{}", self.timer1_stop_int_ena().bit()),
            )
            .field(
                "timer2_stop_int_ena",
                &format_args!("{}", self.timer2_stop_int_ena().bit()),
            )
            .field(
                "timer0_tez_int_ena",
                &format_args!("{}", self.timer0_tez_int_ena().bit()),
            )
            .field(
                "timer1_tez_int_ena",
                &format_args!("{}", self.timer1_tez_int_ena().bit()),
            )
            .field(
                "timer2_tez_int_ena",
                &format_args!("{}", self.timer2_tez_int_ena().bit()),
            )
            .field(
                "timer0_tep_int_ena",
                &format_args!("{}", self.timer0_tep_int_ena().bit()),
            )
            .field(
                "timer1_tep_int_ena",
                &format_args!("{}", self.timer1_tep_int_ena().bit()),
            )
            .field(
                "timer2_tep_int_ena",
                &format_args!("{}", self.timer2_tep_int_ena().bit()),
            )
            .field(
                "fault0_int_ena",
                &format_args!("{}", self.fault0_int_ena().bit()),
            )
            .field(
                "fault1_int_ena",
                &format_args!("{}", self.fault1_int_ena().bit()),
            )
            .field(
                "fault2_int_ena",
                &format_args!("{}", self.fault2_int_ena().bit()),
            )
            .field(
                "fault0_clr_int_ena",
                &format_args!("{}", self.fault0_clr_int_ena().bit()),
            )
            .field(
                "fault1_clr_int_ena",
                &format_args!("{}", self.fault1_clr_int_ena().bit()),
            )
            .field(
                "fault2_clr_int_ena",
                &format_args!("{}", self.fault2_clr_int_ena().bit()),
            )
            .field(
                "op0_tea_int_ena",
                &format_args!("{}", self.op0_tea_int_ena().bit()),
            )
            .field(
                "op1_tea_int_ena",
                &format_args!("{}", self.op1_tea_int_ena().bit()),
            )
            .field(
                "op2_tea_int_ena",
                &format_args!("{}", self.op2_tea_int_ena().bit()),
            )
            .field(
                "op0_teb_int_ena",
                &format_args!("{}", self.op0_teb_int_ena().bit()),
            )
            .field(
                "op1_teb_int_ena",
                &format_args!("{}", self.op1_teb_int_ena().bit()),
            )
            .field(
                "op2_teb_int_ena",
                &format_args!("{}", self.op2_teb_int_ena().bit()),
            )
            .field(
                "fh0_cbc_int_ena",
                &format_args!("{}", self.fh0_cbc_int_ena().bit()),
            )
            .field(
                "fh1_cbc_int_ena",
                &format_args!("{}", self.fh1_cbc_int_ena().bit()),
            )
            .field(
                "fh2_cbc_int_ena",
                &format_args!("{}", self.fh2_cbc_int_ena().bit()),
            )
            .field(
                "fh0_ost_int_ena",
                &format_args!("{}", self.fh0_ost_int_ena().bit()),
            )
            .field(
                "fh1_ost_int_ena",
                &format_args!("{}", self.fh1_ost_int_ena().bit()),
            )
            .field(
                "fh2_ost_int_ena",
                &format_args!("{}", self.fh2_ost_int_ena().bit()),
            )
            .field(
                "cap0_int_ena",
                &format_args!("{}", self.cap0_int_ena().bit()),
            )
            .field(
                "cap1_int_ena",
                &format_args!("{}", self.cap1_int_ena().bit()),
            )
            .field(
                "cap2_int_ena",
                &format_args!("{}", self.cap2_int_ena().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INT_ENA_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_stop_int_ena(&mut self) -> TIMER0_STOP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER0_STOP_INT_ENA_W::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_stop_int_ena(&mut self) -> TIMER1_STOP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER1_STOP_INT_ENA_W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_stop_int_ena(&mut self) -> TIMER2_STOP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER2_STOP_INT_ENA_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_tez_int_ena(&mut self) -> TIMER0_TEZ_INT_ENA_W<INT_ENA_SPEC> {
        TIMER0_TEZ_INT_ENA_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_tez_int_ena(&mut self) -> TIMER1_TEZ_INT_ENA_W<INT_ENA_SPEC> {
        TIMER1_TEZ_INT_ENA_W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_tez_int_ena(&mut self) -> TIMER2_TEZ_INT_ENA_W<INT_ENA_SPEC> {
        TIMER2_TEZ_INT_ENA_W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_tep_int_ena(&mut self) -> TIMER0_TEP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER0_TEP_INT_ENA_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_tep_int_ena(&mut self) -> TIMER1_TEP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER1_TEP_INT_ENA_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_tep_int_ena(&mut self) -> TIMER2_TEP_INT_ENA_W<INT_ENA_SPEC> {
        TIMER2_TEP_INT_ENA_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn fault0_int_ena(&mut self) -> FAULT0_INT_ENA_W<INT_ENA_SPEC> {
        FAULT0_INT_ENA_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn fault1_int_ena(&mut self) -> FAULT1_INT_ENA_W<INT_ENA_SPEC> {
        FAULT1_INT_ENA_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn fault2_int_ena(&mut self) -> FAULT2_INT_ENA_W<INT_ENA_SPEC> {
        FAULT2_INT_ENA_W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn fault0_clr_int_ena(&mut self) -> FAULT0_CLR_INT_ENA_W<INT_ENA_SPEC> {
        FAULT0_CLR_INT_ENA_W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn fault1_clr_int_ena(&mut self) -> FAULT1_CLR_INT_ENA_W<INT_ENA_SPEC> {
        FAULT1_CLR_INT_ENA_W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn fault2_clr_int_ena(&mut self) -> FAULT2_CLR_INT_ENA_W<INT_ENA_SPEC> {
        FAULT2_CLR_INT_ENA_W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn op0_tea_int_ena(&mut self) -> OP0_TEA_INT_ENA_W<INT_ENA_SPEC> {
        OP0_TEA_INT_ENA_W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn op1_tea_int_ena(&mut self) -> OP1_TEA_INT_ENA_W<INT_ENA_SPEC> {
        OP1_TEA_INT_ENA_W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn op2_tea_int_ena(&mut self) -> OP2_TEA_INT_ENA_W<INT_ENA_SPEC> {
        OP2_TEA_INT_ENA_W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn op0_teb_int_ena(&mut self) -> OP0_TEB_INT_ENA_W<INT_ENA_SPEC> {
        OP0_TEB_INT_ENA_W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn op1_teb_int_ena(&mut self) -> OP1_TEB_INT_ENA_W<INT_ENA_SPEC> {
        OP1_TEB_INT_ENA_W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn op2_teb_int_ena(&mut self) -> OP2_TEB_INT_ENA_W<INT_ENA_SPEC> {
        OP2_TEB_INT_ENA_W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn fh0_cbc_int_ena(&mut self) -> FH0_CBC_INT_ENA_W<INT_ENA_SPEC> {
        FH0_CBC_INT_ENA_W::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn fh1_cbc_int_ena(&mut self) -> FH1_CBC_INT_ENA_W<INT_ENA_SPEC> {
        FH1_CBC_INT_ENA_W::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn fh2_cbc_int_ena(&mut self) -> FH2_CBC_INT_ENA_W<INT_ENA_SPEC> {
        FH2_CBC_INT_ENA_W::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn fh0_ost_int_ena(&mut self) -> FH0_OST_INT_ENA_W<INT_ENA_SPEC> {
        FH0_OST_INT_ENA_W::new(self, 24)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    #[must_use]
    pub fn fh1_ost_int_ena(&mut self) -> FH1_OST_INT_ENA_W<INT_ENA_SPEC> {
        FH1_OST_INT_ENA_W::new(self, 25)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    #[must_use]
    pub fn fh2_ost_int_ena(&mut self) -> FH2_OST_INT_ENA_W<INT_ENA_SPEC> {
        FH2_OST_INT_ENA_W::new(self, 26)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    #[must_use]
    pub fn cap0_int_ena(&mut self) -> CAP0_INT_ENA_W<INT_ENA_SPEC> {
        CAP0_INT_ENA_W::new(self, 27)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    #[must_use]
    pub fn cap1_int_ena(&mut self) -> CAP1_INT_ENA_W<INT_ENA_SPEC> {
        CAP1_INT_ENA_W::new(self, 28)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    #[must_use]
    pub fn cap2_int_ena(&mut self) -> CAP2_INT_ENA_W<INT_ENA_SPEC> {
        CAP2_INT_ENA_W::new(self, 29)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_ena::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`int_ena::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`int_ena::R`](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {}
#[doc = "`write(|w| ..)` method takes [`int_ena::W`](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
