============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:45:18 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5903 instances
RUN-0007 : 2485 luts, 2027 seqs, 780 mslices, 439 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7041 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4778 nets have 2 pins
RUN-1001 : 1462 nets have [3 - 5] pins
RUN-1001 : 618 nets have [6 - 10] pins
RUN-1001 : 105 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1303     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     515     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  34   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 208
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5901 instances, 2485 luts, 2027 seqs, 1219 slices, 235 macros(1218 instances: 779 mslices 439 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1638 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27747, tnet num: 7039, tinst num: 5901, tnode num: 34373, tedge num: 45872.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.218229s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.0%)

RUN-1004 : used memory is 263 MB, reserved memory is 242 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.353950s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.6476e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5901.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13337e+06, overlap = 41.25
PHY-3002 : Step(2): len = 983800, overlap = 51.2812
PHY-3002 : Step(3): len = 583273, overlap = 54.5
PHY-3002 : Step(4): len = 540413, overlap = 59.7812
PHY-3002 : Step(5): len = 428817, overlap = 60.875
PHY-3002 : Step(6): len = 385634, overlap = 77.25
PHY-3002 : Step(7): len = 342354, overlap = 105
PHY-3002 : Step(8): len = 314529, overlap = 121.656
PHY-3002 : Step(9): len = 264727, overlap = 132.438
PHY-3002 : Step(10): len = 240584, overlap = 148
PHY-3002 : Step(11): len = 230561, overlap = 143.688
PHY-3002 : Step(12): len = 210598, overlap = 171.906
PHY-3002 : Step(13): len = 199628, overlap = 191.5
PHY-3002 : Step(14): len = 184551, overlap = 197.906
PHY-3002 : Step(15): len = 174065, overlap = 198.688
PHY-3002 : Step(16): len = 171028, overlap = 203.5
PHY-3002 : Step(17): len = 159672, overlap = 214.844
PHY-3002 : Step(18): len = 154044, overlap = 216.656
PHY-3002 : Step(19): len = 147796, overlap = 228.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16173e-05
PHY-3002 : Step(20): len = 159625, overlap = 203.375
PHY-3002 : Step(21): len = 166518, overlap = 184.719
PHY-3002 : Step(22): len = 173151, overlap = 115.125
PHY-3002 : Step(23): len = 181907, overlap = 94.7812
PHY-3002 : Step(24): len = 178980, overlap = 100.156
PHY-3002 : Step(25): len = 180288, overlap = 103.25
PHY-3002 : Step(26): len = 180421, overlap = 70.5
PHY-3002 : Step(27): len = 177109, overlap = 61.6562
PHY-3002 : Step(28): len = 174236, overlap = 59.9375
PHY-3002 : Step(29): len = 170430, overlap = 63.625
PHY-3002 : Step(30): len = 167344, overlap = 68.5312
PHY-3002 : Step(31): len = 164306, overlap = 67.125
PHY-3002 : Step(32): len = 162763, overlap = 73.6875
PHY-3002 : Step(33): len = 160271, overlap = 85.6875
PHY-3002 : Step(34): len = 154186, overlap = 82.8438
PHY-3002 : Step(35): len = 153115, overlap = 75.8125
PHY-3002 : Step(36): len = 150912, overlap = 74.6562
PHY-3002 : Step(37): len = 150539, overlap = 73.2188
PHY-3002 : Step(38): len = 147662, overlap = 72.5938
PHY-3002 : Step(39): len = 147352, overlap = 69.1875
PHY-3002 : Step(40): len = 147199, overlap = 67.0312
PHY-3002 : Step(41): len = 146081, overlap = 59.5
PHY-3002 : Step(42): len = 145002, overlap = 64.75
PHY-3002 : Step(43): len = 144165, overlap = 62.25
PHY-3002 : Step(44): len = 143683, overlap = 59.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.32346e-05
PHY-3002 : Step(45): len = 144107, overlap = 62.1875
PHY-3002 : Step(46): len = 144328, overlap = 62.2188
PHY-3002 : Step(47): len = 144997, overlap = 62.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.64692e-05
PHY-3002 : Step(48): len = 146267, overlap = 60.3438
PHY-3002 : Step(49): len = 146686, overlap = 55.9688
PHY-3002 : Step(50): len = 157420, overlap = 50.0312
PHY-3002 : Step(51): len = 166822, overlap = 47.8125
PHY-3002 : Step(52): len = 163502, overlap = 52.5625
PHY-3002 : Step(53): len = 163127, overlap = 50
PHY-3002 : Step(54): len = 162621, overlap = 57.5312
PHY-3002 : Step(55): len = 162848, overlap = 57.3438
PHY-3002 : Step(56): len = 162204, overlap = 55.5938
PHY-3002 : Step(57): len = 160848, overlap = 55.8125
PHY-3002 : Step(58): len = 160642, overlap = 53.4062
PHY-3002 : Step(59): len = 161298, overlap = 53.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.29383e-05
PHY-3002 : Step(60): len = 162009, overlap = 53.5312
PHY-3002 : Step(61): len = 162163, overlap = 53.7812
PHY-3002 : Step(62): len = 168673, overlap = 47.3438
PHY-3002 : Step(63): len = 174341, overlap = 46.9375
PHY-3002 : Step(64): len = 179403, overlap = 42.25
PHY-3002 : Step(65): len = 178208, overlap = 44.5938
PHY-3002 : Step(66): len = 178026, overlap = 44.1562
PHY-3002 : Step(67): len = 178089, overlap = 45.8125
PHY-3002 : Step(68): len = 177969, overlap = 45.2812
PHY-3002 : Step(69): len = 176911, overlap = 44.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000175162
PHY-3002 : Step(70): len = 178244, overlap = 39.6562
PHY-3002 : Step(71): len = 178545, overlap = 39.2188
PHY-3002 : Step(72): len = 179075, overlap = 39.0312
PHY-3002 : Step(73): len = 179590, overlap = 35.7812
PHY-3002 : Step(74): len = 180944, overlap = 35.8438
PHY-3002 : Step(75): len = 181769, overlap = 35.0938
PHY-3002 : Step(76): len = 181622, overlap = 37.1875
PHY-3002 : Step(77): len = 186940, overlap = 36.8125
PHY-3002 : Step(78): len = 188753, overlap = 36.75
PHY-3002 : Step(79): len = 187196, overlap = 30.875
PHY-3002 : Step(80): len = 187196, overlap = 30.8125
PHY-3002 : Step(81): len = 187740, overlap = 30.8125
PHY-3002 : Step(82): len = 188563, overlap = 26
PHY-3002 : Step(83): len = 188889, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000308389
PHY-3002 : Step(84): len = 188641, overlap = 32.8125
PHY-3002 : Step(85): len = 188748, overlap = 32.9375
PHY-3002 : Step(86): len = 189586, overlap = 32.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019476s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (160.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7041.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224800, over cnt = 889(2%), over = 4087, worst = 43
PHY-1001 : End global iterations;  0.397679s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 55.41, top5 = 38.89, top10 = 32.23, top15 = 27.90.
PHY-3001 : End congestion estimation;  0.509958s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (140.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161661s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.45639e-06
PHY-3002 : Step(87): len = 180160, overlap = 35.6875
PHY-3002 : Step(88): len = 179348, overlap = 41.9688
PHY-3002 : Step(89): len = 171358, overlap = 43.125
PHY-3002 : Step(90): len = 167539, overlap = 47.25
PHY-3002 : Step(91): len = 160833, overlap = 53.4688
PHY-3002 : Step(92): len = 159036, overlap = 60.0938
PHY-3002 : Step(93): len = 156383, overlap = 70.5625
PHY-3002 : Step(94): len = 154437, overlap = 65.9375
PHY-3002 : Step(95): len = 154054, overlap = 65.9375
PHY-3002 : Step(96): len = 149451, overlap = 69.6875
PHY-3002 : Step(97): len = 148830, overlap = 68.0312
PHY-3002 : Step(98): len = 145596, overlap = 73.0312
PHY-3002 : Step(99): len = 145575, overlap = 73.3438
PHY-3002 : Step(100): len = 143352, overlap = 74.4062
PHY-3002 : Step(101): len = 143081, overlap = 73.7812
PHY-3002 : Step(102): len = 142632, overlap = 74.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89128e-05
PHY-3002 : Step(103): len = 143321, overlap = 71.3438
PHY-3002 : Step(104): len = 143511, overlap = 70.5938
PHY-3002 : Step(105): len = 145299, overlap = 62.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78256e-05
PHY-3002 : Step(106): len = 150840, overlap = 52.0625
PHY-3002 : Step(107): len = 152303, overlap = 51.7188
PHY-3002 : Step(108): len = 171605, overlap = 55.0312
PHY-3002 : Step(109): len = 170182, overlap = 54.5938
PHY-3002 : Step(110): len = 170014, overlap = 51.5625
PHY-3002 : Step(111): len = 169199, overlap = 52.3438
PHY-3002 : Step(112): len = 170070, overlap = 51.9688
PHY-3002 : Step(113): len = 166460, overlap = 51.2812
PHY-3002 : Step(114): len = 166350, overlap = 51.6562
PHY-3002 : Step(115): len = 166133, overlap = 52.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.56511e-05
PHY-3002 : Step(116): len = 170593, overlap = 47.8438
PHY-3002 : Step(117): len = 171698, overlap = 48.5312
PHY-3002 : Step(118): len = 184817, overlap = 33.4062
PHY-3002 : Step(119): len = 190342, overlap = 27.3438
PHY-3002 : Step(120): len = 192664, overlap = 26.9062
PHY-3002 : Step(121): len = 189443, overlap = 25.5
PHY-3002 : Step(122): len = 188930, overlap = 25.2188
PHY-3002 : Step(123): len = 185699, overlap = 24.25
PHY-3002 : Step(124): len = 185446, overlap = 25.8125
PHY-3002 : Step(125): len = 184457, overlap = 23.8125
PHY-3002 : Step(126): len = 184027, overlap = 25.25
PHY-3002 : Step(127): len = 183528, overlap = 21.9688
PHY-3002 : Step(128): len = 182260, overlap = 22.9375
PHY-3002 : Step(129): len = 181266, overlap = 22.375
PHY-3002 : Step(130): len = 181283, overlap = 24.125
PHY-3002 : Step(131): len = 181052, overlap = 24.2812
PHY-3002 : Step(132): len = 180618, overlap = 20.9688
PHY-3002 : Step(133): len = 181073, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151302
PHY-3002 : Step(134): len = 182279, overlap = 24.2188
PHY-3002 : Step(135): len = 182867, overlap = 23.4375
PHY-3002 : Step(136): len = 184411, overlap = 19.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302604
PHY-3002 : Step(137): len = 187035, overlap = 17.3438
PHY-3002 : Step(138): len = 191207, overlap = 13.125
PHY-3002 : Step(139): len = 195952, overlap = 8
PHY-3002 : Step(140): len = 198688, overlap = 8.65625
PHY-3002 : Step(141): len = 197287, overlap = 6.90625
PHY-3002 : Step(142): len = 196525, overlap = 6.3125
PHY-3002 : Step(143): len = 196386, overlap = 6
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000564198
PHY-3002 : Step(144): len = 197964, overlap = 4.75
PHY-3002 : Step(145): len = 202858, overlap = 4.6875
PHY-3002 : Step(146): len = 210357, overlap = 6.8125
PHY-3002 : Step(147): len = 213251, overlap = 6.8125
PHY-3002 : Step(148): len = 212199, overlap = 5.9375
PHY-3002 : Step(149): len = 211314, overlap = 4.75
PHY-3002 : Step(150): len = 210778, overlap = 4.75
PHY-3002 : Step(151): len = 210425, overlap = 4.5
PHY-3002 : Step(152): len = 210463, overlap = 4.0625
PHY-3002 : Step(153): len = 210608, overlap = 4.0625
PHY-3002 : Step(154): len = 210956, overlap = 4
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0011284
PHY-3002 : Step(155): len = 211884, overlap = 3.5
PHY-3002 : Step(156): len = 214034, overlap = 3.5
PHY-3002 : Step(157): len = 217396, overlap = 3.375
PHY-3002 : Step(158): len = 220551, overlap = 3.3125
PHY-3002 : Step(159): len = 222964, overlap = 3.4375
PHY-3002 : Step(160): len = 223177, overlap = 3.4375
PHY-3002 : Step(161): len = 222681, overlap = 3.75
PHY-3002 : Step(162): len = 222156, overlap = 3.3125
PHY-3002 : Step(163): len = 221502, overlap = 3.375
PHY-3002 : Step(164): len = 220337, overlap = 3.375
PHY-3002 : Step(165): len = 219504, overlap = 3.375
PHY-3002 : Step(166): len = 219063, overlap = 3.375
PHY-3002 : Step(167): len = 218252, overlap = 3.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00225679
PHY-3002 : Step(168): len = 218706, overlap = 3.4375
PHY-3002 : Step(169): len = 219862, overlap = 3.4375
PHY-3002 : Step(170): len = 221004, overlap = 3.6875
PHY-3002 : Step(171): len = 222120, overlap = 3.5625
PHY-3002 : Step(172): len = 223130, overlap = 3.5625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00379107
PHY-3002 : Step(173): len = 223543, overlap = 3.5625
PHY-3002 : Step(174): len = 223976, overlap = 3.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/7041.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 262600, over cnt = 920(2%), over = 3634, worst = 20
PHY-1001 : End global iterations;  0.400264s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (187.4%)

PHY-1001 : Congestion index: top1 = 47.00, top5 = 35.76, top10 = 30.36, top15 = 26.82.
PHY-3001 : End congestion estimation;  0.515467s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (166.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175760s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120779
PHY-3002 : Step(175): len = 224959, overlap = 56.1562
PHY-3002 : Step(176): len = 226458, overlap = 42
PHY-3002 : Step(177): len = 218191, overlap = 33.8125
PHY-3002 : Step(178): len = 216896, overlap = 33.5312
PHY-3002 : Step(179): len = 212266, overlap = 33.625
PHY-3002 : Step(180): len = 211977, overlap = 34.3438
PHY-3002 : Step(181): len = 209574, overlap = 32.5
PHY-3002 : Step(182): len = 207394, overlap = 30.0938
PHY-3002 : Step(183): len = 206841, overlap = 33.5
PHY-3002 : Step(184): len = 205002, overlap = 28.75
PHY-3002 : Step(185): len = 202763, overlap = 27.3438
PHY-3002 : Step(186): len = 202320, overlap = 25.6562
PHY-3002 : Step(187): len = 200371, overlap = 26.7812
PHY-3002 : Step(188): len = 200238, overlap = 27.1875
PHY-3002 : Step(189): len = 199228, overlap = 27.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000241558
PHY-3002 : Step(190): len = 202440, overlap = 24.5
PHY-3002 : Step(191): len = 205486, overlap = 21.5312
PHY-3002 : Step(192): len = 206571, overlap = 21.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000478044
PHY-3002 : Step(193): len = 208393, overlap = 19.5312
PHY-3002 : Step(194): len = 212997, overlap = 20.5312
PHY-3002 : Step(195): len = 217650, overlap = 20.5312
PHY-3002 : Step(196): len = 219344, overlap = 19.5938
PHY-3002 : Step(197): len = 219626, overlap = 19.3125
PHY-3002 : Step(198): len = 219164, overlap = 18.4375
PHY-3002 : Step(199): len = 218954, overlap = 18.7812
PHY-3002 : Step(200): len = 218880, overlap = 19.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000953266
PHY-3002 : Step(201): len = 221189, overlap = 17.5
PHY-3002 : Step(202): len = 222849, overlap = 16.75
PHY-3002 : Step(203): len = 224416, overlap = 17.125
PHY-3002 : Step(204): len = 225284, overlap = 16.4062
PHY-3002 : Step(205): len = 226707, overlap = 15.5938
PHY-3002 : Step(206): len = 227881, overlap = 14.3438
PHY-3002 : Step(207): len = 228322, overlap = 15.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00190653
PHY-3002 : Step(208): len = 228981, overlap = 14.7188
PHY-3002 : Step(209): len = 229874, overlap = 15.3438
PHY-3002 : Step(210): len = 230900, overlap = 15.625
PHY-3002 : Step(211): len = 232706, overlap = 15.125
PHY-3002 : Step(212): len = 234494, overlap = 15.8125
PHY-3002 : Step(213): len = 235237, overlap = 15.6875
PHY-3002 : Step(214): len = 235837, overlap = 13.875
PHY-3002 : Step(215): len = 235977, overlap = 13.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27747, tnet num: 7039, tinst num: 5901, tnode num: 34373, tedge num: 45872.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.198684s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.4%)

RUN-1004 : used memory is 305 MB, reserved memory is 286 MB, peak memory is 316 MB
OPT-1001 : Total overflow 158.03 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 229/7041.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 293960, over cnt = 958(2%), over = 2733, worst = 13
PHY-1001 : End global iterations;  0.447350s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (178.1%)

PHY-1001 : Congestion index: top1 = 36.98, top5 = 30.74, top10 = 27.16, top15 = 24.81.
PHY-1001 : End incremental global routing;  0.572806s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (158.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.184688s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.880839s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (136.6%)

OPT-1001 : Current memory(MB): used = 311, reserve = 292, peak = 316.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5806/7041.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 293960, over cnt = 958(2%), over = 2733, worst = 13
PHY-1002 : len = 303024, over cnt = 482(1%), over = 1152, worst = 13
PHY-1002 : len = 308640, over cnt = 197(0%), over = 490, worst = 12
PHY-1002 : len = 311112, over cnt = 66(0%), over = 162, worst = 7
PHY-1002 : len = 312272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.418417s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 27.67, top10 = 24.77, top15 = 22.87.
OPT-1001 : End congestion update;  0.527626s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (130.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.133972s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.0%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.661737s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (125.1%)

OPT-1001 : Current memory(MB): used = 315, reserve = 296, peak = 316.
OPT-1001 : End physical optimization;  2.796467s wall, 3.234375s user + 0.046875s system = 3.281250s CPU (117.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2485 LUT to BLE ...
SYN-4008 : Packed 2485 LUT and 1021 SEQ to BLE.
SYN-4003 : Packing 1006 remaining SEQ's ...
SYN-4005 : Packed 561 SEQ with LUT/SLICE
SYN-4006 : 1040 single LUT's are left
SYN-4006 : 445 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2930/5381 primitive instances ...
PHY-3001 : End packing;  0.280093s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3079 instances
RUN-1001 : 1453 mslices, 1454 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6084 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3790 nets have 2 pins
RUN-1001 : 1472 nets have [3 - 5] pins
RUN-1001 : 645 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3077 instances, 2907 slices, 235 macros(1218 instances: 779 mslices 439 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 234984, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3083/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302352, over cnt = 351(0%), over = 509, worst = 7
PHY-1002 : len = 303952, over cnt = 202(0%), over = 263, worst = 5
PHY-1002 : len = 305424, over cnt = 96(0%), over = 119, worst = 4
PHY-1002 : len = 306312, over cnt = 34(0%), over = 38, worst = 3
PHY-1002 : len = 306656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.533122s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (140.7%)

PHY-1001 : Congestion index: top1 = 34.01, top5 = 27.44, top10 = 24.25, top15 = 22.21.
PHY-3001 : End congestion estimation;  0.672650s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (132.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24430, tnet num: 6082, tinst num: 3077, tnode num: 29305, tedge num: 42063.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.284529s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (99.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 304 MB, peak memory is 322 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.461928s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.47543e-05
PHY-3002 : Step(216): len = 222167, overlap = 32.75
PHY-3002 : Step(217): len = 215550, overlap = 35
PHY-3002 : Step(218): len = 207623, overlap = 46.75
PHY-3002 : Step(219): len = 203432, overlap = 48.75
PHY-3002 : Step(220): len = 200932, overlap = 48
PHY-3002 : Step(221): len = 198360, overlap = 55.5
PHY-3002 : Step(222): len = 197707, overlap = 53.25
PHY-3002 : Step(223): len = 196589, overlap = 54.25
PHY-3002 : Step(224): len = 196310, overlap = 55.75
PHY-3002 : Step(225): len = 195578, overlap = 53.75
PHY-3002 : Step(226): len = 195502, overlap = 49.25
PHY-3002 : Step(227): len = 195505, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.95086e-05
PHY-3002 : Step(228): len = 199812, overlap = 44.75
PHY-3002 : Step(229): len = 200783, overlap = 43.75
PHY-3002 : Step(230): len = 203030, overlap = 42.75
PHY-3002 : Step(231): len = 204096, overlap = 40.5
PHY-3002 : Step(232): len = 205439, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179017
PHY-3002 : Step(233): len = 211857, overlap = 35.5
PHY-3002 : Step(234): len = 216375, overlap = 33.25
PHY-3002 : Step(235): len = 223067, overlap = 27.75
PHY-3002 : Step(236): len = 223527, overlap = 27.25
PHY-3002 : Step(237): len = 223505, overlap = 27
PHY-3002 : Step(238): len = 222588, overlap = 26.5
PHY-3002 : Step(239): len = 222470, overlap = 26.75
PHY-3002 : Step(240): len = 222565, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000343161
PHY-3002 : Step(241): len = 228764, overlap = 23.25
PHY-3002 : Step(242): len = 233067, overlap = 19.75
PHY-3002 : Step(243): len = 236214, overlap = 21.75
PHY-3002 : Step(244): len = 238219, overlap = 20.75
PHY-3002 : Step(245): len = 238401, overlap = 20.75
PHY-3002 : Step(246): len = 238366, overlap = 19.75
PHY-3002 : Step(247): len = 238413, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000655834
PHY-3002 : Step(248): len = 243387, overlap = 17.5
PHY-3002 : Step(249): len = 245856, overlap = 16.5
PHY-3002 : Step(250): len = 247771, overlap = 14.75
PHY-3002 : Step(251): len = 250217, overlap = 15.75
PHY-3002 : Step(252): len = 251239, overlap = 13.25
PHY-3002 : Step(253): len = 251944, overlap = 13.25
PHY-3002 : Step(254): len = 252613, overlap = 14.75
PHY-3002 : Step(255): len = 253329, overlap = 16.25
PHY-3002 : Step(256): len = 253694, overlap = 16.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00131167
PHY-3002 : Step(257): len = 256135, overlap = 15.75
PHY-3002 : Step(258): len = 259873, overlap = 15
PHY-3002 : Step(259): len = 262008, overlap = 14.75
PHY-3002 : Step(260): len = 263079, overlap = 15.5
PHY-3002 : Step(261): len = 264938, overlap = 15
PHY-3002 : Step(262): len = 266263, overlap = 14
PHY-3002 : Step(263): len = 266698, overlap = 14
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00228502
PHY-3002 : Step(264): len = 268256, overlap = 14
PHY-3002 : Step(265): len = 271275, overlap = 13.5
PHY-3002 : Step(266): len = 275329, overlap = 14.5
PHY-3002 : Step(267): len = 277326, overlap = 14.75
PHY-3002 : Step(268): len = 278391, overlap = 15.5
PHY-3002 : Step(269): len = 278686, overlap = 15.5
PHY-3002 : Step(270): len = 279336, overlap = 14.25
PHY-3002 : Step(271): len = 279995, overlap = 14.25
PHY-3002 : Step(272): len = 280262, overlap = 14.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00388799
PHY-3002 : Step(273): len = 281169, overlap = 14.75
PHY-3002 : Step(274): len = 282545, overlap = 14.75
PHY-3002 : Step(275): len = 284045, overlap = 14.75
PHY-3002 : Step(276): len = 285974, overlap = 14
PHY-3002 : Step(277): len = 288756, overlap = 13.25
PHY-3002 : Step(278): len = 289738, overlap = 13.5
PHY-3002 : Step(279): len = 290474, overlap = 14
PHY-3002 : Step(280): len = 291213, overlap = 13.5
PHY-3002 : Step(281): len = 291663, overlap = 13.75
PHY-3002 : Step(282): len = 291986, overlap = 13.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00652986
PHY-3002 : Step(283): len = 292438, overlap = 13.25
PHY-3002 : Step(284): len = 293574, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.990717s wall, 0.671875s user + 2.046875s system = 2.718750s CPU (274.4%)

PHY-3001 : Trial Legalized: Len = 299585
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 89/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 370936, over cnt = 405(1%), over = 631, worst = 7
PHY-1002 : len = 373168, over cnt = 227(0%), over = 299, worst = 5
PHY-1002 : len = 375176, over cnt = 74(0%), over = 87, worst = 3
PHY-1002 : len = 375872, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 376032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809493s wall, 1.343750s user + 0.109375s system = 1.453125s CPU (179.5%)

PHY-1001 : Congestion index: top1 = 35.15, top5 = 29.26, top10 = 26.20, top15 = 24.29.
PHY-3001 : End congestion estimation;  0.960056s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (169.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157564s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014704
PHY-3002 : Step(285): len = 272627, overlap = 4.75
PHY-3002 : Step(286): len = 259997, overlap = 8.75
PHY-3002 : Step(287): len = 256102, overlap = 10.25
PHY-3002 : Step(288): len = 254730, overlap = 8.5
PHY-3002 : Step(289): len = 253331, overlap = 10
PHY-3002 : Step(290): len = 252847, overlap = 9.75
PHY-3002 : Step(291): len = 252228, overlap = 9.75
PHY-3002 : Step(292): len = 251669, overlap = 10.75
PHY-3002 : Step(293): len = 251626, overlap = 10.5
PHY-3002 : Step(294): len = 251112, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009576s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.2%)

PHY-3001 : Legalized: Len = 256867, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.7%)

PHY-3001 : 22 instances has been re-located, deltaX = 9, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 257163, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24430, tnet num: 6082, tinst num: 3077, tnode num: 29305, tedge num: 42063.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.294494s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.2%)

RUN-1004 : used memory is 323 MB, reserved memory is 307 MB, peak memory is 332 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1313/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326312, over cnt = 412(1%), over = 603, worst = 6
PHY-1002 : len = 328128, over cnt = 209(0%), over = 285, worst = 4
PHY-1002 : len = 330456, over cnt = 74(0%), over = 92, worst = 4
PHY-1002 : len = 331120, over cnt = 25(0%), over = 29, worst = 3
PHY-1002 : len = 331296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.785767s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (179.0%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.45, top10 = 25.32, top15 = 23.25.
PHY-1001 : End incremental global routing;  0.925898s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (165.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163521s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.205721s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (150.3%)

OPT-1001 : Current memory(MB): used = 327, reserve = 311, peak = 332.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5232/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041065s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.45, top10 = 25.32, top15 = 23.25.
OPT-1001 : End congestion update;  0.159946s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114335s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.7%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.274410s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.8%)

OPT-1001 : Current memory(MB): used = 329, reserve = 311, peak = 332.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116989s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5232/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041227s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.7%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.45, top10 = 25.32, top15 = 23.25.
PHY-1001 : End incremental global routing;  0.168180s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.156558s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5232/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041912s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.45, top10 = 25.32, top15 = 23.25.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114825s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.543339s wall, 4.062500s user + 0.140625s system = 4.203125s CPU (118.6%)

RUN-1003 : finish command "place" in  25.022392s wall, 45.343750s user + 14.718750s system = 60.062500s CPU (240.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 288 MB, peak memory is 332 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3079 instances
RUN-1001 : 1453 mslices, 1454 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6084 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3790 nets have 2 pins
RUN-1001 : 1472 nets have [3 - 5] pins
RUN-1001 : 645 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24430, tnet num: 6082, tinst num: 3077, tnode num: 29305, tedge num: 42063.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.254286s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.7%)

RUN-1004 : used memory is 324 MB, reserved memory is 306 MB, peak memory is 359 MB
PHY-1001 : 1453 mslices, 1454 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319864, over cnt = 451(1%), over = 685, worst = 7
PHY-1002 : len = 322016, over cnt = 269(0%), over = 368, worst = 5
PHY-1002 : len = 323760, over cnt = 139(0%), over = 193, worst = 4
PHY-1002 : len = 326088, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 326248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.795024s wall, 1.031250s user + 0.156250s system = 1.187500s CPU (149.4%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 28.18, top10 = 25.12, top15 = 23.16.
PHY-1001 : End global routing;  0.931236s wall, 1.171875s user + 0.156250s system = 1.328125s CPU (142.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 350, reserve = 332, peak = 359.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 605, reserve = 590, peak = 605.
PHY-1001 : End build detailed router design. 3.948134s wall, 3.890625s user + 0.046875s system = 3.937500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89000, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 4.331301s wall, 4.343750s user + 0.000000s system = 4.343750s CPU (100.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 89016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.375651s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End phase 1; 4.717330s wall, 4.718750s user + 0.000000s system = 4.718750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2393 net; 2.406809s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (100.0%)

PHY-1022 : len = 864472, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 642, reserve = 628, peak = 642.
PHY-1001 : End initial routed; 11.582306s wall, 20.828125s user + 0.265625s system = 21.093750s CPU (182.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5018(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.587286s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 647, reserve = 633, peak = 647.
PHY-1001 : End phase 2; 13.169659s wall, 22.406250s user + 0.265625s system = 22.671875s CPU (172.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 864472, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 863576, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.093032s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (184.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 863408, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.071021s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 863408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.048357s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (161.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5018(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.622495s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.752497s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 682, reserve = 669, peak = 682.
PHY-1001 : End phase 3; 2.778646s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (102.9%)

PHY-1003 : Routed, final wirelength = 863408
PHY-1001 : Current memory(MB): used = 683, reserve = 671, peak = 683.
PHY-1001 : End export database. 0.023629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

PHY-1001 : End detail routing;  24.915815s wall, 34.140625s user + 0.359375s system = 34.500000s CPU (138.5%)

RUN-1003 : finish command "route" in  27.353373s wall, 36.796875s user + 0.531250s system = 37.328125s CPU (136.5%)

RUN-1004 : used memory is 637 MB, reserved memory is 624 MB, peak memory is 683 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5026   out of  19600   25.64%
#reg                     2030   out of  19600   10.36%
#le                      5470
  #lut only              3440   out of   5470   62.89%
  #reg only               444   out of   5470    8.12%
  #lut&reg               1586   out of   5470   28.99%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   904
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                37
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_45.q0                        22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_45.q1                        17
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0           10
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_10.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5470   |3807    |1219    |2030    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |795    |528     |177     |396     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |42      |0       |0       |
|    control1                          |control_interface                          |98     |69      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |73      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |73      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |24      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |30      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |71      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |71      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |15     |15      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |613    |602     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |198    |196     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |55      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3593   |2315    |962     |1384    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |187    |121     |45      |88      |2       |0       |
|      u_three_martix_4                |three_martix                               |175    |113     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |167    |106     |45      |73      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |100     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |924    |639     |251     |242     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |779    |481     |235     |290     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |540    |342     |190     |144     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |96     |66      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |58     |38      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |60     |40      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |239    |139     |45      |146     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |745    |476     |235     |255     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |522    |332     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |96     |66      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |54     |34      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |223    |144     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |155    |107     |45      |56      |2       |0       |
|      u_three_martix                  |three_martix                               |155    |107     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |88     |25      |14      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |388    |217     |92      |184     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |157    |106     |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |231    |111     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |62     |62      |0       |38      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |149     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3709  
    #2          2       635   
    #3          3       571   
    #4          4       213   
    #5        5-10      655   
    #6        11-50     140   
    #7       51-100      10   
    #8       101-500     3    
    #9        >500       1    
  Average     2.85            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3077
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6084, pip num: 58453
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3111 valid insts, and 176487 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.720720s wall, 69.093750s user + 0.546875s system = 69.640625s CPU (1217.3%)

RUN-1004 : used memory is 644 MB, reserved memory is 637 MB, peak memory is 820 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_184518.log"
