initSidebarItems({"mod":[["backendpwr","Power control"],["blksiz","Block Size register"],["bmod","Bus Mode register"],["bufaddr","Current Buffer Descriptor Address register"],["bytcnt","Byte Count register"],["cardthrctl","Card Threshold Control"],["cdetect","Card Detect register"],["clkdiv","Clock Divider register"],["clkena","Clock Enable register"],["cmd","Command register"],["cmdarg","Command Argument register"],["ctrl","Control register"],["ctype","Card Type register"],["dbaddr","Descriptor List Base Address register"],["debnce","Debounce Count register"],["dscaddr","Current Host Descriptor Address register"],["fifo","SDIF FIFO"],["fifoth","FIFO Threshold Watermark register"],["idinten","Internal DMAC Interrupt Enable register"],["idsts","Internal DMAC Status register"],["intmask","Interrupt Mask register"],["mintsts","Masked Interrupt Status register"],["pldmnd","Poll Demand register"],["pwren","Power Enable register"],["resp","Response register"],["rintsts","Raw Interrupt Status register"],["rst_n","Hardware Reset"],["status","Status register"],["tbbcnt","Transferred Host to BIU-FIFO Byte Count register"],["tcbcnt","Transferred CIU Card Byte Count register"],["tmout","Time-out register"],["wrtprt","Write Protect register"]],"struct":[["BACKENDPWR","Power control"],["BLKSIZ","Block Size register"],["BMOD","Bus Mode register"],["BUFADDR","Current Buffer Descriptor Address register"],["BYTCNT","Byte Count register"],["CARDTHRCTL","Card Threshold Control"],["CDETECT","Card Detect register"],["CLKDIV","Clock Divider register"],["CLKENA","Clock Enable register"],["CMD","Command register"],["CMDARG","Command Argument register"],["CTRL","Control register"],["CTYPE","Card Type register"],["DBADDR","Descriptor List Base Address register"],["DEBNCE","Debounce Count register"],["DSCADDR","Current Host Descriptor Address register"],["FIFO","SDIF FIFO"],["FIFOTH","FIFO Threshold Watermark register"],["IDINTEN","Internal DMAC Interrupt Enable register"],["IDSTS","Internal DMAC Status register"],["INTMASK","Interrupt Mask register"],["MINTSTS","Masked Interrupt Status register"],["PLDMND","Poll Demand register"],["PWREN","Power Enable register"],["RESP","Response register"],["RINTSTS","Raw Interrupt Status register"],["RST_N","Hardware Reset"],["RegisterBlock","Register block"],["STATUS","Status register"],["TBBCNT","Transferred Host to BIU-FIFO Byte Count register"],["TCBCNT","Transferred CIU Card Byte Count register"],["TMOUT","Time-out register"],["WRTPRT","Write Protect register"]]});