# VSDSquadronMini Research Internship - 20th October Cohert
<br>

The program is based on RISC-V architecture and uses open-source tools to teach people about VLSI and RISC-V
<br>
Instructor: Kunal Ghosh
<hr><hr>
<p> </p>
<h2> TASK 1 </h2>
<h3> Installation of RISC-V toolchain using VDI. Uploading the snapshot of complied Ccode and RISC-V Objdmp on GitHub</h3>
<hr>
The task 1 includes completion of the following instructions
<br>
<ol>
  <li> Creating GitHub repo. </li>
  <li> Installation of Oracle VirtualBox. </li>
  <li> Installation of RISC-V toolchain using VDI. </li>
  <li> Writing C program to find sum of n numbers. </li>
  <li> Using RISC-V Simulator for compiling and running the code. </li>
  <li> Uploading the snapshots </li>
</ol>
<h4>
  STEPS:
  <br>
  <OL>
    <li>
      Installation of Oracle VirtualBox.</li>
      <img src="photo1.png"> 
      <li>Home screen of Ubuntu.</li>
      <img src="photo2.png">
    <br>
      <li>Open the terminal.</li>
      <img src="photo3.png"> <br>
      <li>Enter the following instructions shown in image below.Write the c code as shown and save the file.</li>
      <img src="photo4.png"> <br>
      <li>Execute the code.</li>
      <img src="photo5.png"> <br>
      <li>Verification using calculator.</li>
      <img src="photo6.png"> <br>
      <li>Follow the instruction shown in the images below.</li>
      <img src="photo7.png">
      <img src="Screenshot from 2024-10-23 11-46-26.png">
      <img src="Screenshot from 2024-10-23 18-15-50.png"> <br>
      <li>Output.</li>
       <img src="photo8.png">
        <img src="photo10.png">
  </OL>
</h4>
 <hr> <hr>
<h2> TASK 2 </h2>
<h3>Debug the task 1 code using SPIKE. Write a simple c program for any application and compile it with RISC-V GCC/SPIKE </h3>
Task 2 involves completion of the following tasks
<br>
<ol>
  <li> To use SPIKE and debug sum 1 to n c program </li>
  <li> To verify if the output in both cases are same </li>
  <li> Write a simple C program (Here I've taken the example of XOR gate) </li>
  <li> Follow the same steps done in Task 1</li>
  <li>  Upload the snapshots</li>
</ol>
<h4>
  STEPS:
  <br>
  <OL>
   <li>
      Follow the instructions shown below in the image. We can observe the same output when gcc or SPIKE is used </li>
      <img src="task2a.png"> 
      <li>Enter the below instructions and debug using SPIKE (-d for debug) </li>
      <img src="task2b.png"> <img src="task2c.png"> <img src="task2main.png">
    <br>
      <li>XOR gate is a digital logic gate that outputs 1 only when an odd number of its inputs are true. It is used in data comparision, error detection, binary addition etc.  </li>
      <img src="xor_code.png"> <br>
      <li>Follow the instructions same as in Task 1.</li>
      <img src="xor_c.png"> <br>
     <img src="xor_2.png"> <br>
     <img src="xor_3.png"> <br>
     <img src="xor_4.png"> <br>
     <img src="xor_5.png"> <br>
       <img src="xor_6.png"> <br>
     <img src="xor_7.png"> <br>
     <img src="photolbo.png"> <br>
      <img src="photol.png"> <br>
      
  </OL>
</h4>
 <hr> <hr>
 <h2> TASK 3</h2>
<h3>To understand the instruction type and find out instruction type used in previous RISC-V objdump.To find exact 32 bit instruction code. </h3>
Task 3 involves completion of the following tasks
<br>
<ol>
  <li> List various RISC-V instruction type (R, I, S, B, U, J) after going through RISC-V software documentation </li>
  <li> Identify 15 unique RISC-V instructions from riscv-objdmp of your application code  </li>
  <li> Identify exact 32-bit instruction code in the instruction type format for 15 unique instructions </li>
  <li> Upload the 32-bit pattern on Github </li>
</ol>
