<div id="pf2ad" class="pf w2 h11" data-page-no="2ad"><div class="pc pc2ad w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg2ad.png"/><div class="t m5 x14 h28 y9b ffe fs1e fc2 sc0 ls0 ws0">684<span class="_ _1b"> </span><span class="ff6 fs1f">Chapter<span class="_ _10"> </span>6<span class="_ _3d"> </span>The<span class="_ _10"> </span>Memory<span class="_ _10"> </span>Hierarchy</span></div><div class="t m5 x1d h3b ye7 fff fs24 fc6 sc0 ls0 ws0">6.7<span class="_ _17"> </span><span class="ffe fs18">Summar<span class="_ _2"></span>y</span></div><div class="t m5 x1d h26 y327 ff7 fs19 fc1 sc0 ls0 ws0">T<span class="_ _1"></span>he<span class="_ _13"> </span>basic<span class="_ _13"> </span>storage<span class="_ _13"> </span>technologies<span class="_ _13"> </span>are<span class="_ _13"> </span>random<span class="_ _13"> </span>access<span class="_ _6"> </span>memories<span class="_ _13"> </span>(RAMs),<span class="_ _13"> </span>nonvolatile</div><div class="t m5 x1d h26 y328 ff7 fs19 fc1 sc0 ls0 ws0">memories<span class="_ _f"> </span>(ROMs),<span class="_ _1f"> </span>and<span class="_ _f"> </span>disks<span class="_ _1"></span>.<span class="_ _e"> </span>RAM<span class="_ _f"> </span>comes<span class="_ _e"> </span>in<span class="_ _f"> </span>two<span class="_ _e"> </span>basic<span class="_ _f"> </span>forms<span class="_ _1"></span>.<span class="_ _e"> </span>Static<span class="_ _f"> </span>RAM</div><div class="t m5 x1d h26 y329 ff7 fs19 fc1 sc0 ls0 ws0">(SRAM)<span class="_"> </span>is<span class="_ _11"> </span>faster<span class="_"> </span>and<span class="_ _11"> </span>more<span class="_ _11"> </span>expensive<span class="_"> </span>and<span class="_ _11"> </span>is<span class="_ _11"> </span>used<span class="_"> </span>for<span class="_ _11"> </span>cache<span class="_ _11"> </span>memories<span class="_ _1"></span>.<span class="_"> </span>Dynamic</div><div class="t m5 x1d h26 y32a ff7 fs19 fc1 sc0 ls0 ws0">RAM<span class="_ _13"> </span>(DRAM)<span class="_ _13"> </span>is<span class="_ _13"> </span>slower<span class="_ _13"> </span>and<span class="_ _13"> </span>less<span class="_ _13"> </span>expensive<span class="_ _13"> </span>and<span class="_ _13"> </span>is<span class="_ _13"> </span>used<span class="_ _13"> </span>for<span class="_ _13"> </span>the<span class="_ _13"> </span>main<span class="_ _13"> </span>memory<span class="_ _13"> </span>and</div><div class="t m5 x1d h26 y32b ff7 fs19 fc1 sc0 ls0 ws0">graphics<span class="_"> </span>frame<span class="_"> </span>buffers<span class="_ _3"></span>.<span class="_"> </span>ROMs<span class="_ _13"> </span>retain<span class="_"> </span>their<span class="_"> </span>information<span class="_"> </span>even<span class="_ _13"> </span>if<span class="_"> </span>the<span class="_"> </span>supply<span class="_"> </span>voltage</div><div class="t m5 x1d h26 y32c ff7 fs19 fc1 sc0 ls0 ws0">is<span class="_ _13"> </span>turned<span class="_"> </span>off<span class="_ _3"></span>.<span class="_"> </span>T<span class="_ _1"></span>hey<span class="_ _13"> </span>are<span class="_"> </span>used<span class="_ _13"> </span>to<span class="_ _13"> </span>store<span class="_"> </span>ﬁrmware<span class="_ _1"></span>.<span class="_ _13"> </span>Rotating<span class="_"> </span>disks<span class="_ _13"> </span>are<span class="_ _13"> </span>mechanical<span class="_"> </span>non-</div><div class="t m5 x1d h26 y32d ff7 fs19 fc1 sc0 ls0 ws0">volatile<span class="_"> </span>storage<span class="_ _13"> </span>devices<span class="_"> </span>that<span class="_"> </span>hold<span class="_ _13"> </span>enormous<span class="_"> </span>amounts<span class="_"> </span>of<span class="_ _13"> </span>data<span class="_"> </span>at<span class="_"> </span>a<span class="_ _13"> </span>low<span class="_"> </span>cost<span class="_"> </span>per<span class="_ _13"> </span>bit,</div><div class="t m5 x1d h26 y32e ff7 fs19 fc1 sc0 ls0 ws0">but<span class="_ _16"> </span>with<span class="_ _11"> </span>much<span class="_ _16"> </span>longer<span class="_ _16"> </span>access<span class="_ _11"> </span>times<span class="_ _16"> </span>than<span class="_ _16"> </span>DRAM.<span class="_ _16"> </span>Solid<span class="_ _11"> </span>state<span class="_ _16"> </span>disks<span class="_ _16"> </span>(SSDs)<span class="_ _11"> </span>based</div><div class="t m5 x1d h26 y1cf ff7 fs19 fc1 sc0 ls0 ws0">on<span class="_"> </span>nonvolatile<span class="_"> </span>ﬂash<span class="_ _11"> </span>memory<span class="_"> </span>are<span class="_ _11"> </span>becoming<span class="_"> </span>increasingly<span class="_"> </span>attractive<span class="_ _11"> </span>alternatives<span class="_"> </span>to</div><div class="t m5 x1d h26 y32f ff7 fs19 fc1 sc0 ls0 ws0">rotating<span class="_"> </span>disks<span class="_"> </span>for<span class="_"> </span>some<span class="_"> </span>applications<span class="_ _1"></span>.</div><div class="t m5 x29 h26 y330 ff7 fs19 fc1 sc0 ls0 ws0">In<span class="_ _11"> </span>general,<span class="_ _16"> </span>faster<span class="_ _16"> </span>storage<span class="_ _16"> </span>technologies<span class="_ _11"> </span>are<span class="_ _16"> </span>more<span class="_ _11"> </span>expensive<span class="_ _16"> </span>per<span class="_ _11"> </span>bit<span class="_ _16"> </span>and<span class="_ _16"> </span>have</div><div class="t m5 x1d h26 y331 ff7 fs19 fc1 sc0 ls0 ws0">smaller<span class="_ _14"> </span>capacities<span class="_ _1"></span>.<span class="_ _14"> </span>T<span class="_ _0"></span>he<span class="_ _14"> </span>price<span class="_ _14"> </span>and<span class="_ _14"> </span>performance<span class="_ _14"> </span>properties<span class="_ _14"> </span>of<span class="_ _14"> </span>these<span class="_ _15"> </span>technologies</div><div class="t m5 x1d h26 y4da6 ff7 fs19 fc1 sc0 ls0 ws0">are<span class="_ _13"> </span>changing<span class="_"> </span>at<span class="_ _13"> </span>dramatically<span class="_ _13"> </span>different<span class="_ _13"> </span>rates<span class="_ _1"></span>.<span class="_"> </span>In<span class="_ _13"> </span>particular,<span class="_ _13"> </span>DRAM<span class="_ _13"> </span>and<span class="_"> </span>disk<span class="_ _13"> </span>access</div><div class="t m5 x1d h26 y203d ff7 fs19 fc1 sc0 ls0 ws0">times<span class="_"> </span>are<span class="_ _11"> </span>much<span class="_ _11"> </span>larger<span class="_ _11"> </span>than<span class="_"> </span>CPU<span class="_ _11"> </span>cycle<span class="_"> </span>times<span class="_ _1"></span>.<span class="_ _11"> </span>Systems<span class="_ _11"> </span>bridge<span class="_ _11"> </span>these<span class="_"> </span>gaps<span class="_ _11"> </span>by<span class="_ _11"> </span>orga-</div><div class="t m5 x1d h26 y203e ff7 fs19 fc1 sc0 ls0 ws0">nizing<span class="_ _16"> </span>memory<span class="_ _16"> </span>as<span class="_ _14"> </span>a<span class="_ _16"> </span>hierarchy<span class="_ _16"> </span>of<span class="_ _16"> </span>storage<span class="_ _14"> </span>devices<span class="_ _1"></span>,<span class="_ _14"> </span>with<span class="_ _16"> </span>smaller,<span class="_ _16"> </span>faster<span class="_ _14"> </span>devices<span class="_ _16"> </span>at</div><div class="t m5 x1d h26 y203f ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_"> </span>top<span class="_ _11"> </span>and<span class="_ _11"> </span>larger,<span class="_"> </span>slower<span class="_ _11"> </span>devices<span class="_ _11"> </span>at<span class="_"> </span>the<span class="_ _11"> </span>bottom.<span class="_ _11"> </span>Because<span class="_ _11"> </span>well-written<span class="_"> </span>programs</div><div class="t m5 x1d h26 y50f5 ff7 fs19 fc1 sc0 ls0 ws0">have<span class="_ _11"> </span>good<span class="_ _11"> </span>locality<span class="_ _3"></span>,<span class="_ _16"> </span>most<span class="_"> </span>data<span class="_ _16"> </span>are<span class="_ _11"> </span>served<span class="_ _11"> </span>from<span class="_ _11"> </span>the<span class="_ _11"> </span>higher<span class="_ _16"> </span>levels<span class="_ _3"></span>,<span class="_ _16"> </span>and<span class="_ _11"> </span>the<span class="_ _11"> </span>effect<span class="_ _11"> </span>is</div><div class="t m5 x1d h26 y50f6 ff7 fs19 fc1 sc0 ls0 ws0">a<span class="_ _14"> </span>memory<span class="_ _16"> </span>system<span class="_ _14"> </span>that<span class="_ _14"> </span>runs<span class="_ _14"> </span>at<span class="_ _14"> </span>the<span class="_ _14"> </span>rate<span class="_ _14"> </span>of<span class="_ _14"> </span>the<span class="_ _14"> </span>higher<span class="_ _14"> </span>levels<span class="_ _1"></span>,<span class="_ _14"> </span>but<span class="_ _14"> </span>at<span class="_ _14"> </span>the<span class="_ _14"> </span>cost<span class="_ _14"> </span>and</div><div class="t m5 x1d h26 y5b58 ff7 fs19 fc1 sc0 ls0 ws0">capacity<span class="_"> </span>of<span class="_"> </span>the<span class="_"> </span>lower<span class="_"> </span>levels<span class="_ _1"></span>.</div><div class="t m5 x29 h26 y5b59 ff7 fs19 fc1 sc0 ls0 ws0">Programmers<span class="_"> </span>can<span class="_ _11"> </span>dramatically<span class="_ _11"> </span>improve<span class="_ _11"> </span>the<span class="_ _11"> </span>running<span class="_"> </span>times<span class="_ _11"> </span>of<span class="_ _11"> </span>their<span class="_ _11"> </span>programs</div><div class="t m5 x1d h26 y5b5a ff7 fs19 fc1 sc0 ls0 ws0">by<span class="_ _11"> </span>writing<span class="_ _11"> </span>programs<span class="_ _11"> </span>with<span class="_ _11"> </span>good<span class="_ _11"> </span>spatial<span class="_ _11"> </span>and<span class="_ _16"> </span>temporal<span class="_"> </span>locality<span class="_ _3"></span>.<span class="_ _11"> </span>Exploiting<span class="_ _11"> </span>SRAM-</div><div class="t m5 x1d h26 y5b5b ff7 fs19 fc1 sc0 ls0 ws0">based<span class="_ _13"> </span>cache<span class="_"> </span>memories<span class="_ _13"> </span>is<span class="_ _13"> </span>especially<span class="_"> </span>important.<span class="_ _13"> </span>Programs<span class="_ _13"> </span>that<span class="_"> </span>fetch<span class="_ _13"> </span>data<span class="_ _13"> </span>primarily</div><div class="t m5 x1d h26 y5b5c ff7 fs19 fc1 sc0 ls0 ws0">from<span class="_ _13"> </span>cache<span class="_ _13"> </span>memories<span class="_ _6"> </span>can<span class="_ _13"> </span>run<span class="_ _13"> </span>much<span class="_ _13"> </span>faster<span class="_ _13"> </span>than<span class="_ _13"> </span>programs<span class="_ _6"> </span>that<span class="_ _13"> </span>fetch<span class="_ _13"> </span>data<span class="_ _13"> </span>primarily</div><div class="t m5 x1d h26 y5b5d ff7 fs19 fc1 sc0 ls0 ws0">from<span class="_"> </span>memory<span class="_ _3"></span>.</div><div class="t m5 x1d h29 y5b5e ffe fs14 fc1 sc0 ls0 ws0">Bibliographic<span class="_"> </span>Notes</div><div class="t m5 x1d h26 y2c5b ff7 fs19 fc1 sc0 ls0 ws0">Memory<span class="_ _13"> </span>and<span class="_ _13"> </span>disk<span class="_ _13"> </span>technologies<span class="_ _13"> </span>change<span class="_ _13"> </span>rapidly<span class="_ _7"></span>.<span class="_ _13"> </span>In<span class="_ _13"> </span>our<span class="_ _13"> </span>experience,<span class="_ _13"> </span>the<span class="_ _13"> </span>best<span class="_ _13"> </span>sources</div><div class="t m5 x1d h26 y2d0e ff7 fs19 fc1 sc0 ls0 ws0">of<span class="_ _15"> </span>technical<span class="_ _15"> </span>information<span class="_ _21"> </span>are<span class="_ _15"> </span>the<span class="_ _15"> </span>W<span class="_ _1"></span>eb<span class="_ _15"> </span>pages<span class="_ _21"> </span>maintained<span class="_ _15"> </span>by<span class="_ _15"> </span>the<span class="_ _21"> </span>manufacturers<span class="_ _1"></span>.</div><div class="t m5 x1d h26 y2d0f ff7 fs19 fc1 sc0 ls0 ws0">Companies<span class="_ _16"> </span>such<span class="_ _14"> </span>as<span class="_ _14"> </span>Micron,<span class="_ _14"> </span>T<span class="_ _3"></span>oshiba,<span class="_ _14"> </span>and<span class="_ _14"> </span>Samsung<span class="_ _16"> </span>provide<span class="_ _14"> </span>a<span class="_ _14"> </span>wealth<span class="_ _16"> </span>of<span class="_ _14"> </span>current</div><div class="t m5 x1d h26 y2d10 ff7 fs19 fc1 sc0 ls0 ws0">technical<span class="_ _14"> </span>information<span class="_ _15"> </span>on<span class="_ _15"> </span>memory<span class="_ _15"> </span>devices<span class="_ _1"></span>.<span class="_ _14"> </span>The<span class="_ _14"> </span>pages<span class="_ _14"> </span>for<span class="_ _15"> </span>Seagate<span class="_ _15"> </span>and<span class="_ _15"> </span>W<span class="_ _3"></span>estern</div><div class="t m5 x1d h26 y2d11 ff7 fs19 fc1 sc0 ls0 ws0">Digital<span class="_"> </span>provide<span class="_"> </span>similarly<span class="_"> </span>useful<span class="_"> </span>information<span class="_"> </span>about<span class="_"> </span>disks<span class="_ _1"></span>.</div><div class="t m5 x29 h26 y2d12 ff7 fs19 fc1 sc0 ls0 ws0">T<span class="_ _7"></span>extbooks<span class="_ _21"> </span>on<span class="_ _f"> </span>circuit<span class="_ _21"> </span>and<span class="_ _f"> </span>logic<span class="_ _21"> </span>design<span class="_ _f"> </span>provide<span class="_ _21"> </span>detailed<span class="_ _f"> </span>information<span class="_ _21"> </span>about</div><div class="t m5 x1d h26 y2d13 ff7 fs19 fc1 sc0 ls0 ws0">memory<span class="_ _14"> </span>technology<span class="_ _14"> </span>[58,<span class="_ _15"> </span>89].<span class="_ _15"> </span><span class="ffa">IEEE<span class="_ _14"> </span>Spectrum<span class="_ _14"> </span></span>published<span class="_ _14"> </span>a<span class="_ _15"> </span>series<span class="_ _14"> </span>of<span class="_ _14"> </span>survey<span class="_ _15"> </span>arti-</div><div class="t m5 x1d h26 y5b5f ff7 fs19 fc1 sc0 ls0 ws0">cles<span class="_ _16"> </span>on<span class="_ _16"> </span>DRAM<span class="_ _16"> </span>[55].<span class="_ _11"> </span>The<span class="_ _11"> </span>International<span class="_ _16"> </span>Symposiums<span class="_ _16"> </span>on<span class="_ _16"> </span>Computer<span class="_ _16"> </span>Architecture</div><div class="t m5 x1d h26 y5b60 ff7 fs19 fc1 sc0 ls0 ws0">(ISCA)<span class="_ _13"> </span>and<span class="_ _13"> </span>High<span class="_"> </span>Performance<span class="_ _13"> </span>Computer<span class="_"> </span>Architecture<span class="_ _13"> </span>(HPCA)<span class="_ _13"> </span>are<span class="_"> </span>common<span class="_ _13"> </span>fo-</div><div class="t m5 x1d h26 y5b61 ff7 fs19 fc1 sc0 ls0 ws0">rums<span class="_"> </span>for<span class="_"> </span>characterizations<span class="_"> </span>of<span class="_"> </span>DRAM<span class="_"> </span>memory<span class="_"> </span>performance<span class="_"> </span>[28,<span class="_"> </span>29,<span class="_"> </span>18].</div><div class="t m5 x29 h26 y5b62 ff7 fs19 fc1 sc0 ls0 ws0">W<span class="_ _1"></span>ilkes<span class="_ _15"> </span>wrote<span class="_ _14"> </span>the<span class="_ _14"> </span>ﬁrst<span class="_ _14"> </span>paper<span class="_ _15"> </span>on<span class="_ _14"> </span>cache<span class="_ _14"> </span>memories<span class="_ _14"> </span>[117].<span class="_ _15"> </span>Smith<span class="_ _14"> </span>wrote<span class="_ _14"> </span>a<span class="_ _14"> </span>clas-</div><div class="t m5 x1d h26 y5b63 ff7 fs19 fc1 sc0 ls0 ws0">sic<span class="_ _15"> </span>survey<span class="_ _21"> </span>[104].<span class="_ _15"> </span>Przybylski<span class="_ _21"> </span>wrote<span class="_ _21"> </span>an<span class="_ _15"> </span>authoritative<span class="_ _21"> </span>book<span class="_ _15"> </span>on<span class="_ _21"> </span>cache<span class="_ _21"> </span>design<span class="_ _15"> </span>[86].</div><div class="t m5 x1d h26 y5b64 ff7 fs19 fc1 sc0 ls0 ws0">Hennessy<span class="_ _11"> </span>and<span class="_ _16"> </span>Patterson<span class="_ _11"> </span>provide<span class="_ _11"> </span>a<span class="_ _16"> </span>comprehensive<span class="_ _11"> </span>discussion<span class="_ _11"> </span>of<span class="_ _16"> </span>cache<span class="_ _11"> </span>design<span class="_ _11"> </span>is-</div><div class="t m5 x1d h26 y5b65 ff7 fs19 fc1 sc0 ls0 ws0">sues<span class="_"> </span>[46].<span class="_ _13"> </span>Levinthal<span class="_"> </span>wrote<span class="_ _13"> </span>a<span class="_"> </span>comprehensive<span class="_ _13"> </span>performance<span class="_"> </span>guide<span class="_ _13"> </span>for<span class="_"> </span>the<span class="_ _13"> </span>Intel<span class="_"> </span>Core</div><div class="t m5 x1d h26 y5b66 ff7 fs19 fc1 sc0 ls0 ws0">i7<span class="_"> </span>[70].</div><div class="t m5 x29 h26 y5b67 ff7 fs19 fc1 sc0 ls0 ws0">Stricker<span class="_ _14"> </span>introduced<span class="_ _15"> </span>the<span class="_ _14"> </span>idea<span class="_ _15"> </span>of<span class="_ _14"> </span>the<span class="_ _15"> </span>memory<span class="_ _14"> </span>mountain<span class="_ _15"> </span>as<span class="_ _14"> </span>a<span class="_ _15"> </span>comprehensive</div><div class="t m5 x1d h26 y5b68 ff7 fs19 fc1 sc0 ls0 ws0">characterization<span class="_"> </span>of<span class="_ _13"> </span>the<span class="_"> </span>memory<span class="_"> </span>system<span class="_ _13"> </span>in<span class="_"> </span>[112]<span class="_"> </span>and<span class="_ _13"> </span>suggested<span class="_"> </span>the<span class="_"> </span>term<span class="_ _13"> </span>“memory</div><div class="t m5 x1d h26 y5b69 ff7 fs19 fc1 sc0 ls0 ws0">mountain”<span class="_ _14"> </span>informally<span class="_ _14"> </span>in<span class="_ _14"> </span>later<span class="_ _14"> </span>presentations<span class="_ _15"> </span>of<span class="_ _14"> </span>the<span class="_ _14"> </span>work.<span class="_ _14"> </span>Compiler<span class="_ _14"> </span>researchers</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
