# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 6.4e-05 512 0.1 490 180224 23.8677 6.72154 55.8388 209.134 295.805 295.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 6.4e-05 512 0.1 490 165888 24.338 6.59853 59.6793 204.146 295.007 295.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 6.4e-05 512 0.1 490 174080 23.9428 6.64118 65.3993 206.415 302.646 302.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 6.4e-05 512 0.1 490 172032 24.0755 6.63184 60.2917 206.424 297.673 297.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 6.4e-05 512 0.1 490 166400 24.7378 6.64992 58.9427 206.292 296.868 297.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 6.4e-05 512 0.1 490 157696 24.6988 6.58576 57.807 202.338 291.673 291.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 6.4e-05 512 0.1 490 168960 24.4379 6.64195 62.0717 206.467 299.859 300.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 6.4e-05 512 0.1 490 180224 23.8372 6.72528 63.8536 209.224 303.886 304.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 6.4e-05 512 0.1 490 147456 24.7747 6.55312 53.0407 198.274 282.889 283.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 6.4e-05 512 0.1 490 153600 25.8441 6.64378 59.4244 206.503 298.66 298.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 6.4e-05 512 0.1 490 163840 23.2849 6.55629 74.4466 198.297 302.842 303.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 6.4e-05 512 0.1 495 180224 23.8549 6.7201 55.4086 209.093 295.318 295.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 6.4e-05 512 0.1 495 179200 24.1489 6.74406 55.7666 209.649 296.565 296.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 6.4e-05 512 0.1 495 178176 23.5027 6.64166 55.2426 206.178 291.814 292.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 6.4e-05 512 0.1 495 179200 23.5993 6.66074 57.2201 207.052 294.78 294.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 6.4e-05 512 0.1 495 180224 23.867 6.72701 58.678 208.984 298.5 298.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 6.4e-05 512 0.1 495 175104 23.4348 6.59456 65.5119 204.183 299.968 300.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 6.4e-05 512 0.1 495 174080 23.9305 6.63757 63.5828 206.224 300.623 300.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 6.4e-05 512 0.1 495 172032 24.0674 6.62966 67.484 206.264 304.685 304.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 6.4e-05 512 0.1 495 166400 24.7381 6.6519 64.8101 206.457 302.906 303.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 6.4e-05 512 0.1 495 172032 23.2545 6.58432 67.2758 202.295 299.652 299.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 6.4e-05 512 0.1 495 168960 24.4325 6.64589 64.8399 206.299 302.459 302.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 6.4e-05 512 0.1 495 180224 23.8544 6.72266 66.1735 209.199 306.197 306.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 6.4e-05 512 0.1 495 147456 24.816 6.5495 65.4892 198.107 295.202 295.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 6.4e-05 512 0.1 495 153600 25.906 6.64787 72.5424 206.467 311.812 312.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 6.4e-05 512 0.1 495 163840 23.2762 6.84237 65.1443 198.324 293.824 294.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 6.4e-05 512 0.1 500 172032 24.6321 6.72768 50.6625 208.995 291.263 291.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 6.4e-05 512 0.1 500 174080 24.645 6.74922 58.1204 209.687 299.443 299.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 6.4e-05 512 0.1 500 165888 24.7643 6.63811 51.5237 206.376 289.548 289.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 6.4e-05 512 0.1 500 172032 24.2907 6.6601 55.0147 207.055 293.268 293.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 6.4e-05 512 0.1 500 172032 24.6644 6.72563 54.7186 209.135 295.494 295.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 6.4e-05 512 0.1 500 165888 24.3381 6.6001 66.2468 204.354 301.784 301.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 6.4e-05 512 0.1 500 147456 24.8009 6.5625 41.6084 198.054 271.275 271.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 6.4e-05 512 0.1 500 163840 24.8973 6.64416 62.8176 206.426 301.029 301.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 6.4e-05 512 0.1 500 163840 24.8734 6.63267 44.7108 206.481 282.944 283.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 6.4e-05 512 0.1 500 159744 25.2321 6.62986 57.495 206.292 295.898 296.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 6.4e-05 512 0.1 500 147456 24.8021 6.5513 38.4756 198.248 268.323 268.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 6.4e-05 512 0.1 500 166400 24.751 6.64966 62.5826 206.46 300.683 300.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 6.4e-05 512 0.1 500 153600 25.8496 6.64358 41.2778 206.323 280.341 280.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 6.4e-05 512 0.1 500 157696 24.6847 6.5808 76.1903 202.319 310.023 310.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 6.4e-05 512 0.1 500 143360 24.1027 6.44915 46.0785 192.631 269.504 269.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 6.4e-05 512 0.1 500 168960 24.4468 6.64355 78.3408 206.484 316.155 316.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 6.4e-05 512 0.1 500 153600 25.7931 6.6377 48.5734 206.405 287.66 287.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 6.4e-05 512 0.1 500 163840 25.4198 6.71738 73.7715 209.229 315.391 315.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 6.4e-05 512 0.1 500 131072 26.2437 6.55098 40.1232 198.131 271.298 271.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 6.4e-05 512 0.1 500 147456 24.7996 6.55088 57.904 198.038 287.543 287.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 6.4e-05 512 0.1 500 147456 24.829 6.55094 41.134 198.396 271.156 271.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 6.4e-05 512 0.1 500 153600 25.8575 6.64595 62.799 206.484 302.034 302.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 6.4e-05 512 0.1 500 153600 25.8051 6.64211 45.1767 206.636 284.512 284.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 6.4e-05 512 0.1 504 172032 24.6375 6.72154 50.5392 208.963 291.114 291.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 6.4e-05 512 0.1 504 174080 24.6524 6.74355 54.3211 209.802 295.761 295.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 6.4e-05 512 0.1 504 165888 24.7529 6.64314 51.6841 206.2 289.531 289.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 6.4e-05 512 0.1 504 159744 25.2294 6.6319 32.567 206.434 271.103 271.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 6.4e-05 512 0.1 504 172032 24.2925 6.6641 62.255 207.116 300.57 300.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 6.4e-05 512 0.1 504 157696 24.7013 6.5815 36.454 202.183 270.162 270.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 6.4e-05 512 0.1 504 172032 24.6586 6.72525 59.4678 209.135 300.227 300.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 6.4e-05 512 0.1 504 163840 25.4108 6.72154 38.0533 209.03 279.463 279.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 6.4e-05 512 0.1 504 165888 24.3214 6.59866 63.5702 204.217 298.949 299.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 6.4e-05 512 0.1 504 147456 24.7993 6.56333 40.1836 198.083 269.873 270.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 6.4e-05 512 0.1 504 163840 24.9032 6.64166 59.641 206.438 297.866 298.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 6.4e-05 512 0.1 504 163840 24.8777 6.63715 43.4324 206.297 281.492 281.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 6.4e-05 512 0.1 504 159744 25.2291 6.62938 75.2273 206.433 313.767 313.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 6.4e-05 512 0.1 504 147456 24.7995 6.54848 45.5865 198.115 275.294 275.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 6.4e-05 512 0.1 504 166400 24.7162 6.64573 77.311 206.432 315.349 315.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 6.4e-05 512 0.1 504 153600 25.8436 6.64781 48.6857 206.523 287.938 288.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 6.4e-05 512 0.1 504 157696 24.6938 6.58042 71.3745 202.145 305.04 305.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 6.4e-05 512 0.1 504 143360 24.0934 6.44858 43.4737 192.761 267.021 267.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 6.4e-05 512 0.1 504 168960 24.4535 6.65315 74.7398 206.443 312.536 312.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 6.4e-05 512 0.1 504 153600 25.7963 6.64179 44.4622 206.544 283.694 283.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 6.4e-05 512 0.1 504 163840 25.4187 6.7215 69.5319 209.054 310.97 311.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 6.4e-05 512 0.1 504 131072 26.252 6.55085 37.9288 198.158 269.136 269.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 6.4e-05 512 0.1 500 167936 25.0258 6.7224 55.9422 208.919 296.856 297.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 6.4e-05 512 0.1 500 168960 25.1396 6.74406 50.5886 209.812 292.528 292.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 6.4e-05 512 0.1 500 163840 24.8885 6.63766 32.3594 206.404 270.536 270.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 6.4e-05 512 0.1 500 165888 24.7774 6.64147 53.3142 206.216 291.197 291.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 6.4e-05 512 0.1 500 159744 25.2388 6.63731 33.4915 206.438 272.049 272.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 6.4e-05 512 0.1 500 164864 24.9757 6.66042 57.2843 206.918 296.084 296.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 6.4e-05 512 0.1 500 157696 24.6967 6.58224 35.0092 202.351 268.883 269.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 6.4e-05 512 0.1 500 163840 25.3982 6.7249 58.8636 209.146 300.377 300.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 6.4e-05 512 0.1 500 163840 25.4126 6.97232 39.3514 209.024 281.005 281.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 6.4e-05 512 0.1 500 156672 25.2269 6.59882 59.9884 204.356 296.413 296.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 6.4e-05 512 0.1 500 147456 24.8106 6.5672 41.0886 198.062 270.773 270.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 6.4e-05 512 0.1 500 163840 24.8854 6.6368 60.9483 206.395 299.111 299.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 6.4e-05 512 0.1 500 163840 24.8848 6.6376 43.5436 206.453 281.767 281.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 6.4e-05 512 0.1 500 159744 25.2318 6.63507 73.3743 206.44 311.925 312.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 6.4e-05 512 0.1 500 147456 24.803 6.55277 45.7756 198.09 275.464 275.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 6.4e-05 512 0.1 500 153600 25.8322 6.64576 70.52 206.296 309.535 309.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 6.4e-05 512 0.1 500 153600 25.8343 6.6448 47.7789 206.717 287.229 287.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 6.4e-05 512 0.1 500 157696 24.693 6.57952 69.6273 202.154 303.293 303.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 6.4e-05 512 0.1 500 143360 24.1109 6.44838 42.349 192.779 265.93 266.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 6.4e-05 512 0.1 500 153600 25.8476 6.64342 66.4877 206.279 305.506 305.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 6.4e-05 512 0.1 500 153600 25.8015 6.63875 44.3515 206.365 283.408 283.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 6.4e-05 512 0.1 500 163840 25.4144 6.72394 67.8434 209.175 309.399 309.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 6.4e-05 512 0.1 500 131072 26.242 6.552 38.7102 198.116 269.863 270.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 6.4e-05 512 0.1 512 163840 25.3876 6.72154 48.3617 208.96 289.671 289.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 6.4e-05 512 0.1 512 163840 25.4148 6.72006 31.7458 209.18 273.305 273.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 6.4e-05 512 0.1 512 163840 25.5858 6.74944 49.9173 209.662 292.157 292.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 6.4e-05 512 0.1 512 153600 25.803 6.64371 30.5783 206.279 269.556 269.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 6.4e-05 512 0.1 512 159744 25.2538 6.64128 52.8756 206.377 291.393 291.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 6.4e-05 512 0.1 512 159744 25.2262 6.63123 34.8306 206.435 273.365 273.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 6.4e-05 512 0.1 512 157696 25.63 6.66067 51.609 207.093 291.236 291.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 6.4e-05 512 0.1 512 143360 25.9566 6.57818 30.4669 202.342 265.596 265.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 6.4e-05 512 0.1 512 150528 25.4016 6.58973 26.6747 202.156 261.07 261.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 6.4e-05 512 0.1 512 163840 25.4143 6.72528 54.1113 209.186 295.68 295.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 6.4e-05 512 0.1 512 163840 25.4263 6.72736 36.8244 209.027 278.248 278.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 6.4e-05 512 0.1 512 147456 24.822 6.55379 27.7967 198.251 257.688 257.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 6.4e-05 512 0.1 512 156672 25.2181 6.59994 74.248 204.127 310.439 310.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 6.4e-05 512 0.1 512 147456 24.808 6.56384 45.6924 198.086 275.397 275.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 6.4e-05 512 0.1 512 138240 26.8993 6.60272 35.6926 204.474 273.914 274.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 6.4e-05 512 0.1 512 153600 25.7964 6.6425 68.732 206.443 307.863 308.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 6.4e-05 512 0.1 512 143360 26.6966 6.63552 43.3759 206.307 283.26 283.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 6.4e-05 512 0.1 512 153600 25.8155 6.64362 39.3544 206.552 278.607 278.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 6.4e-05 512 0.1 512 159744 25.2386 6.63552 67.9018 206.256 306.277 306.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 6.4e-05 512 0.1 512 147456 24.8111 6.55315 41.2186 198.095 270.923 271.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 6.4e-05 512 0.1 512 147456 24.7976 6.5529 35.9416 198.182 265.719 265.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 6.4e-05 512 0.1 512 153600 25.8315 6.6497 64.2962 206.461 303.483 303.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 6.4e-05 512 0.1 512 153600 25.853 6.6432 45.0976 206.355 284.199 284.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 6.4e-05 512 0.1 512 153600 25.8529 6.64973 37.7439 206.397 276.887 277.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 6.4e-05 512 0.1 512 143360 25.9593 6.58854 58.0472 202.341 293.176 293.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 6.4e-05 512 0.1 512 114688 26.6212 6.45082 32.8499 192.798 258.966 259.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 6.4e-05 512 0.1 512 129024 27.2791 6.59456 30.7684 202.315 267.204 267.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 6.4e-05 512 0.1 512 153600 25.8551 6.6441 60.7797 206.471 299.992 300.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 6.4e-05 512 0.1 512 153600 25.8111 6.64166 44.3164 206.386 283.407 283.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 6.4e-05 512 0.1 512 92160 27.4378 6.07232 22.4643 186.015 242.237 242.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 6.4e-05 512 0.1 512 163840 25.4269 6.72054 65.6283 209.067 307.087 307.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 6.4e-05 512 0.1 512 131072 26.254 6.55229 36.1244 198.316 267.492 267.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 6.4e-05 512 0.1 512 147456 24.8294 6.55485 36.5174 198.407 266.549 266.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 6.4e-05 512 0.1 520 155648 26.0891 6.7248 48.1788 209.144 290.38 290.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 6.4e-05 512 0.1 520 155648 26.1082 6.72182 31.2556 209.185 273.516 273.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 6.4e-05 512 0.1 520 158720 25.9824 6.74854 55.4569 209.81 298.246 298.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 6.4e-05 512 0.1 520 153600 25.7939 6.64371 35.3615 206.251 274.294 274.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 6.4e-05 512 0.1 520 153600 25.8418 7.90733 29.4413 206.458 269.892 270.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 6.4e-05 512 0.1 520 153600 25.8082 6.64035 49.6717 206.406 288.772 288.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 6.4e-05 512 0.1 520 147456 26.2883 6.63658 31.8604 206.291 271.32 271.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 6.4e-05 512 0.1 520 129024 26.4252 6.55507 23.389 198.079 254.688 254.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 6.4e-05 512 0.1 520 150528 26.2618 6.66214 69.8275 206.917 309.921 310.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 6.4e-05 512 0.1 520 143360 25.9603 6.5816 43.3859 202.297 278.466 278.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 6.4e-05 512 0.1 520 129024 27.2725 6.58835 32.1544 202.315 268.572 268.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 6.4e-05 512 0.1 520 155648 26.1152 6.7257 67.9012 208.992 309.972 310.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 6.4e-05 512 0.1 520 147456 26.9203 6.72246 42.1896 209.026 285.103 285.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 6.4e-05 512 0.1 520 122880 26.9603 6.5577 28.6421 198.085 260.493 260.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 6.4e-05 512 0.1 520 147456 26.037 6.59658 66.8685 204.146 303.891 304.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 6.4e-05 512 0.1 520 129024 26.447 6.5577 38.2216 198.087 269.56 269.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 6.4e-05 512 0.1 520 138240 26.9011 6.59722 36.3569 204.29 274.39 274.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 6.4e-05 512 0.1 520 110592 28.1052 6.55008 26.6676 198.153 259.731 259.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 6.4e-05 512 0.1 520 153600 25.7971 6.64042 65.2625 206.443 304.388 304.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 6.4e-05 512 0.1 520 143360 26.7199 6.62938 41.8288 206.449 281.869 282.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 6.4e-05 512 0.1 520 153600 25.8105 6.64147 37.9049 206.531 277.133 277.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 6.4e-05 512 0.1 520 122880 25.9475 6.45402 30.0552 192.844 255.548 255.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 6.4e-05 512 0.1 520 147456 26.2849 6.6375 58.9308 206.45 298.548 298.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 6.4e-05 512 0.1 520 122880 26.9345 6.55162 35.4687 198.253 267.459 267.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 6.4e-05 512 0.1 520 110592 28.1138 6.54781 27.1354 198.153 260.2 260.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 6.4e-05 512 0.1 520 98304 29.27 6.54954 22.6717 198.383 257.119 257.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 6.4e-05 512 0.1 520 153600 25.8263 6.64678 63.7287 206.26 302.709 302.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 6.4e-05 512 0.1 520 153600 25.8304 6.64371 44.029 206.522 283.277 283.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 6.4e-05 512 0.1 520 153600 25.8493 6.65376 38.2188 206.59 277.556 277.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 6.4e-05 512 0.1 520 153600 25.7939 6.64045 36.076 206.661 275.422 275.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 6.4e-05 512 0.1 528 151552 26.4783 6.72387 51.2304 208.996 293.677 293.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 6.4e-05 512 0.1 528 147456 26.902 6.72333 32.5395 208.98 275.389 275.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 6.4e-05 512 0.1 528 147456 26.3004 6.6359 27.1131 206.27 266.567 266.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 6.4e-05 512 0.1 528 153600 26.529 6.74435 49.9423 209.811 293.277 293.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 6.4e-05 512 0.1 528 143360 26.747 6.64051 31.1617 206.44 271.238 271.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 6.4e-05 512 0.1 528 138240 27.2572 6.64506 25.1633 206.257 265.566 265.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 6.4e-05 512 0.1 528 147456 26.3292 6.63917 66.7005 206.218 306.131 306.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 6.4e-05 512 0.1 528 147456 26.3184 6.6303 43.6082 206.288 283.09 283.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 6.4e-05 512 0.1 528 129024 26.4563 6.55597 31.4592 198.234 262.956 263.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 6.4e-05 512 0.1 528 122880 26.955 6.5911 25.1497 198.249 257.194 257.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 6.4e-05 512 0.1 528 150528 26.2666 6.66214 63.934 207.1 304.201 304.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 6.4e-05 512 0.1 528 143360 25.9694 6.5889 39.9564 202.121 274.886 275.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 6.4e-05 512 0.1 528 129024 27.2767 6.58838 29.6833 202.385 266.191 266.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 6.4e-05 512 0.1 528 114688 26.6422 6.44586 24.1048 192.809 250.243 250.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 6.4e-05 512 0.1 528 147456 26.9139 6.71949 61.4854 208.941 304.311 304.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 6.4e-05 512 0.1 528 147456 26.9319 6.73011 39.8034 209.067 282.783 282.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 6.4e-05 512 0.1 528 122880 26.9381 6.54973 28.02 198.24 259.989 260.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 6.4e-05 512 0.1 528 131072 26.246 6.55155 26.718 198.151 257.911 258.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 6.4e-05 512 0.1 528 147456 26.0329 6.59667 60.0009 204.311 297.194 297.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 6.4e-05 512 0.1 528 129024 26.4474 6.5577 37.1901 198.031 268.475 268.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 6.4e-05 512 0.1 528 138240 26.9039 6.59677 33.5213 204.279 271.552 271.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 6.4e-05 512 0.1 528 110592 28.1071 6.54963 27.2492 198.337 260.487 260.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 6.4e-05 512 0.1 528 143360 26.7515 6.63939 57.6951 206.403 297.738 297.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 6.4e-05 512 0.1 528 143360 26.7005 6.63043 41.7524 206.488 281.81 281.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 6.4e-05 512 0.1 528 122880 28.6006 6.63933 30.2162 206.549 272.25 272.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 6.4e-05 512 0.1 528 122880 25.9479 6.45325 28.4589 192.707 253.805 253.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 6.4e-05 512 0.1 500 147456 26.8855 6.72765 50.3255 209.14 293.332 293.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 6.4e-05 512 0.1 500 147456 26.9034 6.72205 33.0299 208.979 275.88 276.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 6.4e-05 512 0.1 500 135168 27.4283 6.63712 25.1771 206.431 265.92 266.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 6.4e-05 512 0.1 500 148480 26.9732 6.74202 47.5663 209.857 291.389 291.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 6.4e-05 512 0.1 500 143360 26.7308 6.64419 30.1419 206.248 270.015 270.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 6.4e-05 512 0.1 500 138240 27.2395 6.64838 24.6239 206.276 265.041 265.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 6.4e-05 512 0.1 500 143360 26.722 6.63552 22.3079 206.305 262.213 262.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 6.4e-05 512 0.1 500 141312 26.9546 6.64186 61.2248 206.256 301.333 301.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 6.4e-05 512 0.1 500 135168 27.419 6.63674 37.8377 206.21 278.348 278.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 6.4e-05 512 0.1 500 129024 26.4469 6.5577 30.0087 198.049 261.31 261.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 6.4e-05 512 0.1 500 122880 26.972 6.55379 24.2613 198.121 256.154 256.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 6.4e-05 512 0.1 500 143360 26.9308 6.66298 57.6338 207.072 298.547 298.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 6.4e-05 512 0.1 500 129024 27.2318 6.58432 34.6528 202.188 270.902 271.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 6.4e-05 512 0.1 500 129024 27.2713 8.24653 28.2947 202.209 266.266 266.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 6.4e-05 512 0.1 500 114688 26.6216 6.4471 23.0571 192.781 249.154 249.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 6.4e-05 512 0.1 500 147456 26.9059 6.72723 59.7075 208.98 302.574 302.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 6.4e-05 512 0.1 500 147456 26.9272 6.72096 39.1967 209.025 282.114 282.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 6.4e-05 512 0.1 500 122880 26.9572 6.55379 27.7354 198.271 259.764 259.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 6.4e-05 512 0.1 500 131072 26.2398 6.5536 26.6203 198.161 257.818 258.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 6.4e-05 512 0.1 500 138240 26.8869 6.59782 57.2598 204.222 295.211 295.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 6.4e-05 512 0.1 500 129024 26.4347 6.55994 38.5798 198.217 270.039 270.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 6.4e-05 512 0.1 500 138240 26.8929 6.59626 33.9704 204.468 272.18 272.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 6.4e-05 512 0.1 500 110592 28.1017 6.55741 26.5269 198.151 259.583 259.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 6.4e-05 512 0.1 500 92160 27.4661 6.07437 20.9179 186.013 240.715 240.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 6.4e-05 512 0.1 500 143360 26.7412 6.64579 57.5744 206.441 297.659 297.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 6.4e-05 512 0.1 500 143360 26.7224 6.63962 40.3622 206.479 280.449 280.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 6.4e-05 512 0.1 500 122880 28.588 6.63757 29.7414 206.526 271.738 271.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 6.4e-05 512 0.1 500 122880 25.9579 8.89856 27.6092 192.68 255.394 255.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 6.4e-05 512 0.1 500 102400 30.5722 6.64166 22.5712 206.466 266.5 266.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 6.4e-05 512 0.1 540 147456 26.9748 6.7241 53.798 209.169 296.919 297.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 6.4e-05 512 0.1 540 147456 26.915 6.72054 33.4135 208.982 276.275 276.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 6.4e-05 512 0.1 540 135168 27.4323 6.63488 25.6255 206.207 266.143 266.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 6.4e-05 512 0.1 540 147456 26.9335 6.72563 24.2367 209.223 267.366 267.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 6.4e-05 512 0.1 540 148480 26.9693 6.74797 68.7091 209.6 312.273 312.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 6.4e-05 512 0.1 540 143360 26.753 7.16669 43.1965 206.252 283.614 283.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 6.4e-05 512 0.1 540 138240 27.2507 6.64589 34.4202 206.238 274.804 274.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 6.4e-05 512 0.1 540 143360 26.7209 6.63683 30.4836 206.244 270.342 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 6.4e-05 512 0.1 540 141312 26.9638 6.63923 60.1579 206.22 300.232 300.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 6.4e-05 512 0.1 540 135168 27.4306 6.63347 38.7098 206.29 279.305 279.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 6.4e-05 512 0.1 540 129024 26.4409 6.55632 30.1483 198.066 261.461 261.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 6.4e-05 512 0.1 540 122880 26.9436 6.5495 25.8869 198.249 257.867 258.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 6.4e-05 512 0.1 540 122880 28.6051 6.64259 22.5585 206.357 264.404 264.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 6.4e-05 512 0.1 540 143360 26.9276 6.6601 60.2543 207.098 301.188 301.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 6.4e-05 512 0.1 540 129024 27.2129 6.57901 35.1622 202.15 271.357 271.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 6.4e-05 512 0.1 540 129024 27.2801 6.59002 29.8485 202.219 266.2 266.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 6.4e-05 512 0.1 540 114688 26.6467 6.4512 23.3323 192.797 249.467 249.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 6.4e-05 512 0.1 540 107520 27.3995 6.45974 19.7462 192.815 246.665 246.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 6.4e-05 512 0.1 540 147456 26.9098 6.72192 59.2035 209.158 302.234 302.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 6.4e-05 512 0.1 540 147456 26.9324 6.7223 40.4151 208.989 283.308 283.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 6.4e-05 512 0.1 540 122880 26.938 9.20928 28.3136 198.247 262.962 263.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 6.4e-05 512 0.1 540 131072 26.2722 6.55155 27.7224 198.317 259.105 259.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 6.4e-05 512 0.1 540 122880 25.9566 6.45555 24.2356 192.845 249.739 249.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 6.4e-05 512 0.1 512 135168 28.026 6.72102 42.8281 208.996 286.817 286.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 6.4e-05 512 0.1 512 131072 28.4092 6.72154 27.2655 209.179 271.809 271.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 6.4e-05 512 0.1 512 122880 28.5541 6.63347 21.6605 206.264 263.357 263.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 6.4e-05 512 0.1 512 131072 28.455 6.72352 19.8902 209.017 264.331 264.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 6.4e-05 512 0.1 512 138240 27.9548 6.74816 58.2001 209.688 302.848 303.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 6.4e-05 512 0.1 512 133120 27.7054 6.64605 36.3148 206.278 277.189 277.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 6.4e-05 512 0.1 512 122880 28.6329 6.75754 27.4644 206.426 269.522 269.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 6.4e-05 512 0.1 512 122880 28.5813 6.63146 24.049 206.473 265.98 266.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 6.4e-05 512 0.1 512 128000 28.2286 6.64106 23.0791 208.299 266.494 266.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 6.4e-05 512 0.1 512 129024 28.0274 6.63763 50.0454 206.256 291.209 291.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 6.4e-05 512 0.1 512 122880 28.5446 6.63482 32.1779 206.247 273.848 274.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 6.4e-05 512 0.1 512 110592 28.1138 6.56013 23.5642 198.238 256.723 256.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 6.4e-05 512 0.1 512 98304 29.2385 6.56179 18.7308 198.273 253.048 253.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 6.4e-05 512 0.1 512 122880 28.5945 6.63101 20.6404 206.39 262.505 262.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 6.4e-05 512 0.1 512 129024 28.2372 6.66506 48.7977 207.074 291.018 291.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 6.4e-05 512 0.1 512 114688 28.5583 6.58774 28.1994 202.156 265.754 265.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 6.4e-05 512 0.1 512 107520 29.2881 6.59597 22.8814 202.217 261.233 261.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 6.4e-05 512 0.1 512 86016 29.3305 6.45325 16.2926 192.634 244.959 245.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 6.4e-05 512 0.1 512 107520 27.3828 6.45798 18.0199 192.663 244.766 244.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 6.4e-05 512 0.1 512 131072 28.4177 6.72426 49.4062 208.978 293.773 293.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 6.4e-05 512 0.1 512 131072 28.4226 6.71805 33.1991 209.224 277.807 277.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 6.4e-05 512 0.1 512 98304 29.2372 6.55376 20.9624 198.274 255.275 255.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 6.4e-05 512 0.1 512 98304 29.2499 6.55232 19.5292 198.126 253.71 253.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 6.4e-05 512 0.1 512 81920 29.7512 6.45386 15.3059 192.687 244.441 244.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 6.4e-05 512 0.1 512 98304 29.2734 6.55347 17.3278 198.163 251.557 251.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 840 6.4e-05 512 0.1 512 110592 30.3952 6.72986 52.2133 208.915 298.504 298.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 6.4e-05 512 0.1 512 110592 30.294 6.72358 40.3923 208.96 286.616 286.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 6.4e-05 512 0.1 512 106496 30.6272 6.72083 26.8575 208.984 273.435 273.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 6.4e-05 512 0.1 512 98304 30.8223 6.63376 20.4392 206.43 264.566 264.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 6.4e-05 512 0.1 512 98304 31.352 6.72179 18.5662 209.206 266.091 266.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 6.4e-05 512 0.1 512 102400 30.5156 6.63421 18.1045 206.3 261.804 261.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 6.4e-05 512 0.1 512 73728 31.5924 6.55222 12.4243 198.117 248.933 249.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 6.4e-05 512 0.1 512 86016 29.3482 6.44474 13.6878 192.794 242.519 242.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 6.4e-05 512 0.1 512 65536 32.2155 6.55155 10.5074 198.317 247.835 248.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 840 6.4e-05 512 0.1 540 114688 26.6982 6.44915 50.195 192.607 276.197 276.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 6.4e-05 512 0.1 512 86016 29.3373 6.44915 11.4994 192.775 240.306 240.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 6.4e-05 512 0.1 500 107520 27.3975 6.45229 15.7038 192.816 242.612 242.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 840 6.4e-05 512 0.1 528 107520 27.4404 6.45382 48.0587 192.647 274.851 275.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 840 6.4e-05 512 0.1 512 163840 25.512 6.72528 69.8708 209.058 311.424 311.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 6.4e-05 512 0.1 512 122880 28.9628 6.64016 27.2116 206.687 269.757 269.945
