0.6
2019.1
May 24 2019
15:06:07
H:/VIVA_PROJ/SRL_1/SRL_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
H:/VIVA_PROJ/SRL_1/SRL_1.srcs/sim_1/new/SRL_BIT_tb.sv,1714644850,systemVerilog,,,,SRL_BIT_tb,,,,,,,,
H:/VIVA_PROJ/SRL_1/SRL_1.srcs/sources_1/new/SRL_BIT.sv,1714637340,systemVerilog,,H:/VIVA_PROJ/SRL_1/SRL_1.srcs/sim_1/new/SRL_BIT_tb.sv,,SRL_BIT,,,,,,,,
