
//*****************************************************************************
//
// WARNING: Automatically generated file, don't modify anymore!!!
//
// Copyright (c) 2019-2020 Semidrive Incorporated.  All rights reserved.
//
//*****************************************************************************

#ifndef __REG_BASE_H__
#define __REG_BASE_H__

#define IRAM5_BASE (0x30E80000)
#define IRAM4_BASE (0x1C0000)
#define IRAM4_ECC_BASE (0x200000)
#define MB_REG_BASE (0x34040000)
#define GPU2_VGPU1_BASE (0x34E00000)
#define GPU2_VGPU2_BASE (0x34E10000)
#define GPU1_VGPU1_BASE (0x34C00000)
#define GPU1_VGPU2_BASE (0x34C10000)
#define DDR_MEM_SAF_BASE (0x40000000)
#define DDR_MEM_SEC_BASE (0x42000000)
#define DDR_MEM_SAF_SEC_BASE (0x42800000)
#define DDR_MEM_SAF_ECO_BASE (0x42900000)
#define DDR_MEM_SEC_ECO_BASE (0x42B00000)
#define DDR_MEM_ECO_ATF_BASE (0x42C00000)
#define DDR_MEM_ECO_TEE_BASE (0x42E00000)
#define DDR_MEM_ECO_HYP_BASE (0x43E00000)
#define DDR_MEM_ECO_DEV_BASE (0x45E00000)
#define DDR_MEM_ECO_REE_BASE (0x47E00000)
#define DDR_MEM_CLU_BASE (0x120000000)
#define PCIE2_BASE (0x20000000)
#define PCIE1_BASE (0x10000000)
#define GIC5_BASE (0x35440000)
#define GIC4_BASE (0x35430000)
#define GIC3_BASE (0x35420000)
#define GIC2_BASE (0x35410000)
#define OSPI2_BASE (0x8000000)
#define OSPI1_BASE (0x4000000)
#define ROMC2_BASE (0x80000)
#define R5_MP_TCMB_BASE (0x430000)
#define R5_MP_TCMA_BASE (0x440000)
#define R5_MP_ICACHE_BASE (0x470000)
#define R5_MP_DCACHE_BASE (0x478000)
#define R5_SEC_TCMB_BASE (0x3B0000)
#define R5_SEC_TCMA_BASE (0x3C0000)
#define R5_SEC_ICACHE_BASE (0x3F0000)
#define R5_SEC_DCACHE_BASE (0x3F8000)
#define IRAM3_BASE (0x180000)
#define IRAM3_ECC_BASE (0x208000)
#define IRAM2_BASE (0x140000)
#define IRAM2_ECC_BASE (0x210000)
#define IRAM1_BASE (0x100000)
#define IRAM1_ECC_BASE (0x218000)
#define CE2_VCE1_BASE (0x520000)
#define CE2_VCE2_BASE (0x522000)
#define CE2_VCE3_BASE (0x524000)
#define CE2_VCE4_BASE (0x526000)
#define CE2_VCE5_BASE (0x528000)
#define CE2_VCE6_BASE (0x52A000)
#define CE2_VCE7_BASE (0x52C000)
#define CE2_VCE8_BASE (0x52E000)
#define CE1_BASE (0x510000)
#define VDSP_BASE (0xA00000)
#define EIC_VSN_BASE (0x35020000)
#define BIPC_VSN_BASE (0x35010000)
#define PLL_VSN_BASE (0x35000000)
#define GPV_VSN_BASE (0x34400000)
#define GPV_VSN_1_BASE (0x34400000)
#define GPV_VSN_2_BASE (0x34400000)
#define DMA1_BASE (0x35500000)
#define DMA2_BASE (0x35510000)
#define DMA3_BASE (0x35520000)
#define DMA4_BASE (0x35530000)
#define DMA5_BASE (0x35540000)
#define DMA6_BASE (0x35550000)
#define DMA7_BASE (0x35560000)
#define DMA8_BASE (0x35570000)
#define SD1_BASE (0x34180000)
#define SD2_BASE (0x34190000)
#define SD3_BASE (0x341A0000)
#define SD4_BASE (0x341B0000)
#define MAC_GLOBAL_BASE (0x30000000)
#define APB_GPV_HPIB_BASE (0x303F0000)
#define APB_SPI4_BASE (0x303B0000)
#define APB_SPI3_BASE (0x303A0000)
#define APB_SPI2_BASE (0x30390000)
#define APB_SPI1_BASE (0x30380000)
#define APB_CE1_BASE (0x30340000)
#define APB_SEM2_BASE (0x30330000)
#define APB_SEM1_BASE (0x30320000)
#define APB_I2S_SC2_BASE (0x30310000)
#define APB_I2S_SC1_BASE (0x30300000)
#define APB_BIPC_ENET1_BASE (0x302F0000)
#define APB_EIC_SAF_BASE (0x302E0000)
#define APB_GPV_SAF_BASE (0x302D0000)
#define APB_PVT_SENS_SAF_BASE (0x302C0000)
#define APB_PWRCTRL_BASE (0x302B0000)
#define APB_PLL2_BASE (0x30260000)
#define APB_PLL1_BASE (0x30250000)
#define APB_RC24M_BASE (0x30240000)
#define APB_XTAL_SAFETY_BASE (0x30230000)
#define APB_ROMC1_BASE (0x30200000)
#define APB_IRAM1_BASE (0x301F0000)
#define APB_DMA_MUX1_BASE (0x301E0000)
#define APB_WDT2_BASE (0x301D0000)
#define APB_WDT1_BASE (0x301C0000)
#define APB_PWM2_BASE (0x301B0000)
#define APB_PWM1_BASE (0x301A0000)
#define APB_TIMER2_BASE (0x30190000)
#define APB_TIMER1_BASE (0x30180000)
#define APB_ENET_QOS1_BASE (0x30170000)
#define APB_UART8_BASE (0x30160000)
#define APB_UART7_BASE (0x30150000)
#define APB_UART6_BASE (0x30140000)
#define APB_UART5_BASE (0x30130000)
#define APB_UART4_BASE (0x30120000)
#define APB_UART3_BASE (0x30110000)
#define APB_UART2_BASE (0x30100000)
#define APB_UART1_BASE (0x300F0000)
#define APB_I2C4_BASE (0x300E0000)
#define APB_I2C3_BASE (0x300D0000)
#define APB_I2C2_BASE (0x300C0000)
#define APB_I2C1_BASE (0x300B0000)
#define APB_CAN4_BASE (0x30060000)
#define APB_CAN3_BASE (0x30050000)
#define APB_CAN2_BASE (0x30040000)
#define APB_CAN1_BASE (0x30030000)
#define APB_OSPI1_BASE (0x30020000)
#define APB_EFUSEC_BASE (0x30010000)
#define APB_GPIO1_BASE (0x30000000)
#define APB_CAN20_BASE (0x307F0000)
#define APB_CAN19_BASE (0x307E0000)
#define APB_CAN18_BASE (0x307D0000)
#define APB_CAN17_BASE (0x307C0000)
#define APB_CAN16_BASE (0x307B0000)
#define APB_CAN15_BASE (0x307A0000)
#define APB_CAN14_BASE (0x30790000)
#define APB_CAN13_BASE (0x30780000)
#define APB_CAN12_BASE (0x30770000)
#define APB_CAN11_BASE (0x30760000)
#define APB_CAN10_BASE (0x30750000)
#define APB_CAN9_BASE (0x30740000)
#define APB_IRAM4_BASE (0x30730000)
#define APB_IRAM3_BASE (0x30720000)
#define APB_IRAM2_BASE (0x30710000)
#define APB_ROMC2_BASE (0x306F0000)
#define APB_GPV_SEC_SAF_BASE (0x30800000)
#define APB_GPV_SEC_BASE (0x306E0000)
#define APB_OSPI2_BASE (0x306D0000)
#define APB_GPV_SEC_M_BASE (0x306C0000)
#define APB_EIC_SEC_BASE (0x306B0000)
#define APB_ENET_QOS2_BASE (0x306A0000)
#define APB_I2S_SC8_BASE (0x30650000)
#define APB_I2S_SC7_BASE (0x30640000)
#define APB_I2S_SC6_BASE (0x30630000)
#define APB_I2S_SC5_BASE (0x30620000)
#define APB_I2S_SC4_BASE (0x30610000)
#define APB_I2S_SC3_BASE (0x30600000)
#define APB_I2S_MC2_BASE (0x305D0000)
#define APB_I2S_MC1_BASE (0x305C0000)
#define APB_SPDIF4_BASE (0x305B0000)
#define APB_SPDIF3_BASE (0x305A0000)
#define APB_SPDIF2_BASE (0x30590000)
#define APB_SPDIF1_BASE (0x30580000)
#define APB_UART16_BASE (0x30530000)
#define APB_UART15_BASE (0x30520000)
#define APB_UART14_BASE (0x30510000)
#define APB_UART13_BASE (0x30500000)
#define APB_UART12_BASE (0x304F0000)
#define APB_UART11_BASE (0x304E0000)
#define APB_UART10_BASE (0x304D0000)
#define APB_UART9_BASE (0x304C0000)
#define APB_DMA_MUX8_BASE (0x304A0000)
#define APB_DMA_MUX7_BASE (0x30490000)
#define APB_DMA_MUX6_BASE (0x30480000)
#define APB_DMA_MUX5_BASE (0x30470000)
#define APB_DMA_MUX4_BASE (0x30460000)
#define APB_DMA_MUX3_BASE (0x30450000)
#define APB_DMA_MUX2_BASE (0x30440000)
#define APB_GPIO5_BASE (0x30430000)
#define APB_GPIO4_BASE (0x30420000)
#define APB_GPIO3_BASE (0x30410000)
#define APB_GPIO2_BASE (0x30400000)
#define APB_MAC_4_BASE (0x30BF0000)
#define APB_MAC_3_BASE (0x30BE0000)
#define APB_MAC_2_BASE (0x30BD0000)
#define APB_MAC_1_BASE (0x30BC0000)
#define APB_I2C16_BASE (0x30B70000)
#define APB_I2C15_BASE (0x30B60000)
#define APB_I2C14_BASE (0x30B50000)
#define APB_I2C13_BASE (0x30B40000)
#define APB_I2C12_BASE (0x30B30000)
#define APB_I2C11_BASE (0x30B20000)
#define APB_I2C10_BASE (0x30B10000)
#define APB_I2C9_BASE (0x30B00000)
#define APB_I2C8_BASE (0x30AF0000)
#define APB_I2C7_BASE (0x30AE0000)
#define APB_I2C6_BASE (0x30AD0000)
#define APB_I2C5_BASE (0x30AC0000)
#define APB_CAN8_BASE (0x30AB0000)
#define APB_CAN7_BASE (0x30AA0000)
#define APB_CAN6_BASE (0x30A90000)
#define APB_CAN5_BASE (0x30A80000)
#define APB_WDT8_BASE (0x30A50000)
#define APB_WDT7_BASE (0x30A40000)
#define APB_WDT6_BASE (0x30A30000)
#define APB_WDT5_BASE (0x30A20000)
#define APB_WDT4_BASE (0x30A10000)
#define APB_WDT3_BASE (0x30A00000)
#define APB_SPI8_BASE (0x309D0000)
#define APB_SPI7_BASE (0x309C0000)
#define APB_SPI6_BASE (0x309B0000)
#define APB_SPI5_BASE (0x309A0000)
#define APB_PWM8_BASE (0x30960000)
#define APB_PWM7_BASE (0x30950000)
#define APB_PWM6_BASE (0x30940000)
#define APB_PWM5_BASE (0x30930000)
#define APB_PWM4_BASE (0x30920000)
#define APB_PWM3_BASE (0x30910000)
#define APB_TIMER8_BASE (0x30900000)
#define APB_TIMER7_BASE (0x308F0000)
#define APB_TIMER6_BASE (0x308E0000)
#define APB_TIMER5_BASE (0x308D0000)
#define APB_TIMER4_BASE (0x308C0000)
#define APB_TIMER3_BASE (0x308B0000)
#define APB_PVT_SENS_SEC_BASE (0x30880000)
#define APB_ADC_BASE (0x30860000)
#define APB_PLL7_BASE (0x30840000)
#define APB_PLL6_BASE (0x30830000)
#define APB_PLL5_BASE (0x30820000)
#define APB_PLL4_BASE (0x30810000)
#define APB_PLL3_BASE (0x30800000)
#define APB_IRAM5_ALIAS_BASE (0x30E80000)
#define APB_DC5_BASE (0x30DF0000)
#define APB_DC4_BASE (0x30DE0000)
#define APB_DC3_BASE (0x30DD0000)
#define APB_DC2_BASE (0x30DC0000)
#define APB_DC1_BASE (0x30DB0000)
#define APB_DP3_BASE (0x30DA0000)
#define APB_DP2_BASE (0x30D90000)
#define APB_DP1_BASE (0x30D80000)
#define APB_MIPI_DSI2_BASE (0x30D70000)
#define APB_MIPI_DSI1_BASE (0x30D60000)
#define APB_DISP_MUX_BASE (0x30D50000)
#define APB_XTAL_AP_BASE (0x30D40000)
#define APB_PLL_DISP_BASE (0x30D30000)
#define APB_MIPI_CSI2_BASE (0x30D10000)
#define APB_MIPI_CSI1_BASE (0x30D00000)
#define APB_GPV_DISP_BASE (0x30CF0000)
#define APB_CSI3_BASE (0x30CE0000)
#define APB_CSI2_BASE (0x30CD0000)
#define APB_CSI1_BASE (0x30CC0000)
#define APB_IRAM5_BASE (0x30CB0000)
#define APB_G2D2_BASE (0x30CA0000)
#define APB_G2D1_BASE (0x30C90000)
#define APB_LVDS4_BASE (0x30C80000)
#define APB_LVDS3_BASE (0x30C70000)
#define APB_LVDS2_BASE (0x30C60000)
#define APB_LVDS1_BASE (0x30C50000)
#define APB_LVDS_COMMON_BASE (0x30C40000)
#define APB_PLL_LVDS4_BASE (0x30C30000)
#define APB_PLL_LVDS3_BASE (0x30C20000)
#define APB_PLL_LVDS2_BASE (0x30C10000)
#define APB_PLL_LVDS1_BASE (0x30C00000)
#define APB_DMA_CH_MUX_PCIE2_BASE (0x313E0000)
#define APB_DMA_CH_MUX_PCIE1_BASE (0x313C0000)
#define APB_GPV_HIS_BASE (0x31300000)
#define APB_PLL_HIS_BASE (0x312A0000)
#define APB_USBPHY2_BASE (0x31280000)
#define APB_USB2_BASE (0x31260000)
#define APB_USBPHY1_BASE (0x31240000)
#define APB_USB1_BASE (0x31220000)
#define APB_PCIE_PHY_BASE (0x31200000)
#define APB_PCIE2_8_BASE (0x311E0000)
#define APB_PCIE2_7_BASE (0x311C0000)
#define APB_PCIE2_6_BASE (0x311A0000)
#define APB_PCIE2_5_BASE (0x31180000)
#define APB_PCIE2_4_BASE (0x31160000)
#define APB_PCIE2_3_BASE (0x31140000)
#define APB_PCIE2_2_BASE (0x31120000)
#define APB_PCIE2_1_BASE (0x31100000)
#define APB_PCIE1_8_BASE (0x310E0000)
#define APB_PCIE1_7_BASE (0x310C0000)
#define APB_PCIE1_6_BASE (0x310A0000)
#define APB_PCIE1_5_BASE (0x31080000)
#define APB_PCIE1_4_BASE (0x31060000)
#define APB_PCIE1_3_BASE (0x31040000)
#define APB_PCIE1_2_BASE (0x31020000)
#define APB_PCIE1_1_BASE (0x31000000)
#define APB_SCR_HPI_BASE (0x315F0000)
#define APB_PLL_HPI_BASE (0x31500000)
#define APB_EIC_HPI_BASE (0x314F0000)
#define APB_BIPC_DDR_BASE (0x314E0000)
#define APB_PLL_CPU1B_BASE (0x314D0000)
#define APB_GPV_HPIA_SAF_BASE (0x31600000)
#define APB_GPV_HPIA_BASE (0x314C0000)
#define APB_PLL_CPU2_BASE (0x314B0000)
#define APB_PLL_CPU1A_BASE (0x314A0000)
#define APB_PLL_GPU2_BASE (0x31490000)
#define APB_PLL_GPU1_BASE (0x31480000)
#define APB_GPV_VPU_BASE (0x31470000)
#define APB_PLL_VPU_BASE (0x31450000)
#define APB_VPU1_BASE (0x31440000)
#define APB_VPU2_BASE (0x31430000)
#define APB_MJPEG_BASE (0x31420000)
#define APB_SYS_CNT_RW_BASE (0x31410000)
#define APB_SYS_CNT_RO_BASE (0x31400000)
#define APB_SEC_STORAGE2_BASE (0x318B0000)
#define APB_SEC_STORAGE1_BASE (0x318A0000)
#define APB_RSTGEN_RTC_BASE (0x31890000)
#define APB_TM_BASE (0x31880000)
#define APB_IOMUXC_RTC_BASE (0x31860000)
#define APB_PMU_BASE (0x31850000)
#define APB_XTAL_RTC_BASE (0x31830000)
#define APB_RC_RTC_BASE (0x31820000)
#define APB_RTC2_BASE (0x31810000)
#define APB_RTC1_BASE (0x31800000)
#define APB_FTBU8_4_BASE (0x31C15000)
#define APB_FTBU8_3_BASE (0x31C14000)
#define APB_FTBU8_2_BASE (0x31C13000)
#define APB_FTBU8_1_BASE (0x31C12000)
#define APB_FTBU7_4_BASE (0x31C11000)
#define APB_FTBU7_3_BASE (0x31C10000)
#define APB_FTBU7_2_BASE (0x31C0F000)
#define APB_FTBU7_1_BASE (0x31C0E000)
#define APB_FTBU6_2_BASE (0x31C0D000)
#define APB_FTBU6_1_BASE (0x31C0C000)
#define APB_FTBU4_3_BASE (0x31C08000)
#define APB_FTBU4_2_BASE (0x31C07000)
#define APB_FTBU4_1_BASE (0x31C06000)
#define APB_CSSYS_BASE (0x1000000)
#define APB_SCR4K_SSID_BASE (0x35700000)
#define APB_SCR4K_SID_BASE (0x35600000)
#define APB_CE2_VCE1_BASE (0x34000000)
#define APB_CE2_VCE2_BASE (0x34001000)
#define APB_CE2_VCE3_BASE (0x34002000)
#define APB_CE2_VCE4_BASE (0x34003000)
#define APB_CE2_VCE5_BASE (0x34004000)
#define APB_CE2_VCE6_BASE (0x34005000)
#define APB_CE2_VCE7_BASE (0x34006000)
#define APB_CE2_VCE8_BASE (0x34007000)
#define APB_CE2_GLOBAL_CTRL_BASE (0x34008000)
#define APB_SMMU_TCU_BASE (0x35800000)
#define APB_DDR_CFG_BASE (0x32000000)
#define GIC1_BASE (0x35400000)
#define ROMC1_BASE (0x0)
#define R5_SAF_TCM_BASE (0x330000)
#define R5_SAF_CACHE_BASE (0x370000)
#define PCIE2_REG_BASE (0x34080000)
#define PCIE1_REG_BASE (0x34060000)
#define PCIE_IO2_BASE (0x600000000)
#define PCIE_IO1_BASE (0x500000000)

// append regs base addr
#define DDR_MEMORY_BASE (0x40000000)
#define APB_RPC_GLOBAL_CONTROL_BASE (0x3CFFE000)
#define APB_IOMUXC_SAF_RPC_CONTROL_BASE (0x3CD00000)
#define APB_RSTGEN_SAF_RPC_CONTROL_BASE (0x3CC00000)
#define APB_SCR_SAF_RPC_CONTROL_BASE (0x3CA00000)
#define APB_CKGEN_SAF_RPC_CONTROL_BASE (0x3C800000)
#define APB_IOMUXC_SAF_BASE (0x3C500000)
#define APB_RSTGEN_SAF_BASE (0x3C400000)
#define APB_SCR_SAF_BASE (0x3C200000)
#define APB_CKGEN_SAF_BASE (0x3C000000)
#define APB_RPC_SEC_GLOBAL_CONTROL_BASE (0x38FFE000)
#define APB_IOMUXC_SEC_RPC_CONTROL_BASE (0x38D00000)
#define APB_RSTGEN_SEC_RPC_CONTROL_BASE (0x38C00000)
#define APB_SCR_SEC_RPC_CONTROL_BASE (0x38A00000)
#define APB_CKGEN_SEC_RPC_CONTROL_BASE (0x38800000)
#define APB_IOMUXC_SEC_BASE (0x38500000)
#define APB_RSTGEN_SEC_BASE (0x38400000)
#define APB_SCR_SEC_BASE (0x38200000)
#define APB_CKGEN_SEC_BASE (0x38000000)
#define APB_CKGEN_SOC_RPC_GLOBAL_CONTROL_BASE  (0x36FFE000)
#define APB_CKGEN_DISP_RPC_CONTROL_BASE (0x36A00000)
#define APB_CKGEN_SOC_RPC_CONTROL_BASE (0x36800000)
#define APB_CKGEN_DISP_BASE (0x36200000)
#define APB_CKGEN_SOC_BASE (0x36000000)
#define APB_DDR_PERF_MON_BASE (0x33020000)
#define APB_PLL_DDR_BASE (0x33010000)
#define APB_DDRCTRL_BASE (0x33000000)

#endif /* __REG_BASE_H__*/
