#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec  3 15:48:42 2019
# Process ID: 9164
# Current directory: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6836 C:\Users\shixiong\Downloads\lab2-traffic-intersection-eClass-v2\lab2-traffic-intersection-eClass-v2\traffic_intersection.xpr
# Log file: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/vivado.log
# Journal file: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2'
INFO: [Project 1-313] Project file moved from 'C:/Users/shixiong/Desktop/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd w ]
add_files -fileset sim_1 C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd
file delete -force C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd w ]
add_files -fileset sim_1 C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 17:19:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
[Tue Dec  3 17:19:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B08A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.363 ; gain = 917.340
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 17:22:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 17:23:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 17:25:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2588.773 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2588.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2723.523 ; gain = 962.996
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B08A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B08A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 17:43:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 17:44:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2763.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2763.391 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2827.375 ; gain = 82.285
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 17:45:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 17:47:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 17:52:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 17:53:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 17:53:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3083.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3083.270 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 17:55:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:10:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 18:10:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 18:11:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:22:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 18:22:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3432.898 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3432.898 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 18:24:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:27:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 18:27:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3480.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3480.309 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3480.309 ; gain = 8.293
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 18:29:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:36:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:36:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:39:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 18:40:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 18:41:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:55:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Tue Dec  3 18:55:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 18:55:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 18:56:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 19:08:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 19:08:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 19:09:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 19:12:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 19:13:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 19:14:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 19:22:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 19:23:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 19:24:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 19:35:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 19:36:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 19:38:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim/xsim.dir/traffic_intersection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim/xsim.dir/traffic_intersection_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec  3 20:10:52 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  3 20:10:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3480.309 ; gain = 0.000
step
Stopped at time : 1002 ns : File "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" Line 92
step
Stopped at time : 1002 ns : File "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" Line 93
step
Stopped at time : 1002 ns : File "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" Line 91
step
Stopped at time : 1002 ns : File "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" Line 97
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3480.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3480.309 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Dec  3 20:35:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
[Tue Dec  3 20:35:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
launch_runs synth_1 -jobs 4
[Tue Dec  3 21:11:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 21:13:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 21:14:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 21:15:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  3 21:16:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 21:17:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Dec  3 21:19:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/synth_1/runme.log
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3480.309 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Dec  3 21:20:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  3 21:21:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.runs/impl_1/traffic_intersection.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 2 [C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd:124]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit traffic_intersection_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.srcs/sim_1/new/traffic-intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shixiong/Downloads/lab2-traffic-intersection-eClass-v2/lab2-traffic-intersection-eClass-v2/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 21:59:26 2019...
