# do hal_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/james/Programas/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/hal_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:41 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/hal_3.v 
# -- Compiling module hal_3
# 
# Top level modules:
# 	hal_3
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/mult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/mult.v 
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/mux.v 
# -- Compiling module mux_2
# -- Compiling module mux_3
# 
# Top level modules:
# 	mux_2
# 	mux_3
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3 {/home/james/Documents/UFMG/oc2/tp4/hal_3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Nov 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/tp4/hal_3" /home/james/Documents/UFMG/oc2/tp4/hal_3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:33:42 on Nov 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do simu_def.do
# vsim work.alu work.control_unit work.hal_3 work.mult work.mux_2 work.mux_3 work.register_bank 
# Start time: 09:33:47 on Nov 22,2017
# Loading work.alu
# Loading work.control_unit
# Loading work.hal_3
# Loading work.mux_2
# Loading work.mux_3
# Loading work.register_bank
# Loading work.mult
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0                    0
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0                  100
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0     0     0     0     0     0     0     0     0     0     0     0     0     0                  300
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0     0     0     0     0     0     0     0     0     0     0     0     0     0                  500
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0     0     0     0     0     0     0     0     0     0     0     0     0     0                  700
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63     0     0     0     0     0     0     0     0     0     0     0     0                  900
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     0     0     0     0     0     0     0     0     0     0     0                 1100
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5     0     0     0     0     0     0     0     0     0     0                 1300
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5     0     0     0     0     0     0     0     0     0     0                 1500
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535     0     0     0     0     0     0     0     0     0                 1700
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521     0     0     0     0     0     0     0     0                 1900
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521 65524     0     0     0     0     0     0     0                 2100
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521 65524 65523     0     0     0     0     0     0                 2300
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521 65524 65523     0     0     0     0     0     0                 2500
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521 65524 65523     0     0     0     0     0     0                 2700
# reg_0 reg_1 reg_2 reg_3 reg_4 reg_5 reg_6 reg_7 reg_8 reg_9 reg_10 reg_11 reg_12 reg_13 reg_14 reg_15 time
#     7     9     0    63 65533     5 65535 65521 65524 65523     0   156     0     0     0     0                 2900
# End time: 09:33:58 on Nov 22,2017, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
