;redcode
;assert 1
	SPL 0, <902
	CMP -207, <-134
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 56, 201
	CMP @-65, -1
	CMP #270, <0
	SUB -207, <-134
	ADD 275, 60
	JMZ -127, 100
	SUB 105, 120
	SUB @0, @2
	SUB @127, 106
	JMP -1, @-20
	JMP -1, @-20
	SLT 100, 0
	CMP 100, -100
	SUB #12, @15
	SUB @101, 107
	DJN -127, 100
	JMP -4, @-20
	JMP -4, @-20
	SUB -0, <-20
	SUB -207, <-134
	SUB @127, 106
	ADD -30, 9
	JMP -4, @-20
	CMP @124, 106
	JMZ -127, 100
	MOV -7, <-20
	SUB @0, @2
	SUB @127, 106
	SLT 12, @10
	JMP @72, #200
	SUB @127, 106
	CMP @127, 106
	MOV -7, <-20
	SUB -207, <-134
	SUB 12, @10
	SUB @127, 106
	MOV -7, <-20
	CMP #270, <1
	MOV -7, <-20
	ADD 210, 60
	SPL 0, <902
	MOV -7, <-20
	JMP @72, #201
	SPL 0, <902
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -206, <-130
	MOV -206, <-130
	MOV -206, <-130
	SUB 6, 30
	SUB <0, @2
	SUB @121, 103
	MOV -1, <-20
	SUB -7, <-120
	MOV -1, <-20
	SUB <6, 0
	SUB <6, 0
	SUB -7, <-120
	SUB <-126, 106
	SUB <0, @2
	SUB -7, <-120
	MOV -206, <-130
	DJN -1, @-20
	SUB #13, @2
	ADD 210, 30
	MOV -1, <-20
	SUB @-127, 100
	SUB #13, @2
	SUB @21, 3
	ADD 13, @10
	ADD 13, @10
	SUB @121, 106
	SUB <700, @2
	MOV -7, <-20
	SUB @121, 106
	SPL 0, <702
	SUB <-127, 100
	JMN 0, 0
	SUB -30, 9
	SUB 0, 30
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 30
	ADD 13, @16
	SUB @121, 176
	SPL 0, <702
	SPL 0, <702
	ADD 210, 30
	SPL 0, <702
	ADD 210, 30
	SUB @0, @2
