// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   oh1015@EEWS104A-012
//  Generated date: Fri Apr 29 17:29:12 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    mean_vga_core
// ------------------------------------------------------------------


module mean_vga_core (
  clk, en, arst_n, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d
);
  input clk;
  input en;
  input arst_n;
  input [299:0] vin_rsc_mgc_in_wire_d;
  output [29:0] vout_rsc_mgc_out_stdreg_d;
  reg [29:0] vout_rsc_mgc_out_stdreg_d;



  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : core
    // Interconnect Declarations
    reg [239:0] regs_regs_4_1_sva;
    reg [239:0] regs_regs_5_1_sva;
    reg [239:0] regs_regs_3_1_sva;
    reg [239:0] regs_regs_6_1_sva;
    reg [239:0] regs_regs_2_1_sva;
    reg [239:0] regs_regs_7_1_sva;
    reg [239:0] regs_regs_1_1_sva;
    reg [239:0] regs_regs_8_1_sva;
    reg [239:0] regs_regs_0_1_sva;
    reg [239:0] regs_regs_8_1_sva_1;
    reg [239:0] regs_regs_7_1_sva_1;
    reg [239:0] regs_regs_6_1_sva_1;
    reg [239:0] regs_regs_5_1_sva_1;
    reg [239:0] regs_regs_4_1_sva_1;
    reg [239:0] regs_regs_3_1_sva_1;
    reg [239:0] regs_regs_2_1_sva_1;
    reg [239:0] regs_regs_0_1_sva_1;
    reg [13:0] red_5_sg1_sva;
    reg [13:0] green_2_sg1_sva;
    reg [13:0] blue_5_sg1_sva;
    reg [6:0] acc_imod_sva;
    reg [6:0] acc_imod_2_sva;
    reg [6:0] acc_imod_4_sva;
    reg [9:0] ACC1_slc_regs_regs_9_1_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_24_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_25_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_26_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_27_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_28_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_29_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_30_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_31_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_32_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_33_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_34_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_35_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_36_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_37_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_38_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_39_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_40_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_41_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_42_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_43_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_44_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_45_itm;
    reg [9:0] ACC1_slc_regs_regs_9_1_46_itm;
    reg red_slc_red_5_sg1_16_itm_1;
    reg [4:0] FRAME_slc_14_itm_1;
    reg [2:0] red_slc_red_5_sg1_14_itm_1;
    reg red_slc_red_5_sg1_15_itm_1;
    reg FRAME_slc_5_itm_1;
    reg [9:0] FRAME_mul_itm_1;
    reg [6:0] FRAME_acc_32_itm_1;
    reg [2:0] green_slc_green_2_sg1_12_itm_1;
    reg [1:0] FRAME_acc_29_itm_1;
    reg [9:0] FRAME_mul_1_itm_1;
    reg blue_slc_blue_5_sg1_16_itm_1;
    reg [4:0] FRAME_slc_17_itm_1;
    reg [2:0] blue_slc_blue_5_sg1_14_itm_1;
    reg blue_slc_blue_5_sg1_15_itm_1;
    reg FRAME_slc_7_itm_1;
    reg [9:0] FRAME_mul_3_itm_1;
    reg main_stage_0_2;
    reg [3:0] FRAME_acc_26_sdt;
    reg [3:0] FRAME_acc_34_sdt;
    reg [3:0] FRAME_acc_40_sdt;

    begin : core_rlpExit
      forever begin : core_rlp
        // C-Step 0 of Loop 'core_rlp'
        regs_regs_4_1_sva = 240'b0;
        regs_regs_5_1_sva = 240'b0;
        regs_regs_3_1_sva = 240'b0;
        regs_regs_6_1_sva = 240'b0;
        regs_regs_2_1_sva = 240'b0;
        regs_regs_7_1_sva = 240'b0;
        regs_regs_1_1_sva = 240'b0;
        regs_regs_8_1_sva = 240'b0;
        regs_regs_0_1_sva = 240'b0;
        main_stage_0_2 = 1'b0;
        begin : mainExit
          forever begin : main
            // C-Step 0 of Loop 'main'
            regs_regs_8_1_sva_1 = regs_regs_7_1_sva;
            regs_regs_7_1_sva_1 = regs_regs_6_1_sva;
            regs_regs_6_1_sva_1 = regs_regs_5_1_sva;
            regs_regs_5_1_sva_1 = regs_regs_4_1_sva;
            regs_regs_4_1_sva_1 = regs_regs_3_1_sva;
            regs_regs_3_1_sva_1 = regs_regs_2_1_sva;
            regs_regs_2_1_sva_1 = regs_regs_1_1_sva;
            ACC1_slc_regs_regs_9_1_itm = regs_regs_8_1_sva[29:20];
            ACC1_slc_regs_regs_9_1_24_itm = regs_regs_8_1_sva[59:50];
            ACC1_slc_regs_regs_9_1_25_itm = regs_regs_8_1_sva[89:80];
            ACC1_slc_regs_regs_9_1_26_itm = regs_regs_8_1_sva[119:110];
            ACC1_slc_regs_regs_9_1_27_itm = regs_regs_8_1_sva[149:140];
            ACC1_slc_regs_regs_9_1_28_itm = regs_regs_8_1_sva[179:170];
            ACC1_slc_regs_regs_9_1_29_itm = regs_regs_8_1_sva[209:200];
            ACC1_slc_regs_regs_9_1_30_itm = regs_regs_8_1_sva[239:230];
            ACC1_slc_regs_regs_9_1_31_itm = regs_regs_8_1_sva[19:10];
            ACC1_slc_regs_regs_9_1_32_itm = regs_regs_8_1_sva[49:40];
            ACC1_slc_regs_regs_9_1_33_itm = regs_regs_8_1_sva[79:70];
            ACC1_slc_regs_regs_9_1_34_itm = regs_regs_8_1_sva[109:100];
            ACC1_slc_regs_regs_9_1_35_itm = regs_regs_8_1_sva[139:130];
            ACC1_slc_regs_regs_9_1_36_itm = regs_regs_8_1_sva[169:160];
            ACC1_slc_regs_regs_9_1_37_itm = regs_regs_8_1_sva[199:190];
            ACC1_slc_regs_regs_9_1_38_itm = regs_regs_8_1_sva[229:220];
            ACC1_slc_regs_regs_9_1_39_itm = regs_regs_8_1_sva[9:0];
            ACC1_slc_regs_regs_9_1_40_itm = regs_regs_8_1_sva[39:30];
            ACC1_slc_regs_regs_9_1_41_itm = regs_regs_8_1_sva[69:60];
            ACC1_slc_regs_regs_9_1_42_itm = regs_regs_8_1_sva[99:90];
            ACC1_slc_regs_regs_9_1_43_itm = regs_regs_8_1_sva[129:120];
            ACC1_slc_regs_regs_9_1_44_itm = regs_regs_8_1_sva[159:150];
            ACC1_slc_regs_regs_9_1_45_itm = regs_regs_8_1_sva[189:180];
            ACC1_slc_regs_regs_9_1_46_itm = regs_regs_8_1_sva[219:210];
            regs_regs_1_1_sva = regs_regs_0_1_sva;
            regs_regs_2_1_sva = regs_regs_2_1_sva_1;
            regs_regs_3_1_sva = regs_regs_3_1_sva_1;
            regs_regs_4_1_sva = regs_regs_4_1_sva_1;
            regs_regs_5_1_sva = regs_regs_5_1_sva_1;
            regs_regs_6_1_sva = regs_regs_6_1_sva_1;
            regs_regs_7_1_sva = regs_regs_7_1_sva_1;
            regs_regs_8_1_sva = regs_regs_8_1_sva_1;
            begin : waitLoop0Exit
              forever begin : waitLoop0
                @(posedge clk or negedge ( arst_n ));
                if ( ~ arst_n )
                  disable core_rlpExit;
                if ( en )
                  disable waitLoop0Exit;
              end
            end
            // C-Step 1 of Loop 'main'
            if ( main_stage_0_2 ) begin
              vout_rsc_mgc_out_stdreg_d <= {(signext_10_1(readslicef_10_1_9((conv_u2s_9_10(conv_u2u_8_9({7'b1101001
                  , red_slc_red_5_sg1_16_itm_1}) + conv_u2u_6_9(readslicef_7_6_1((conv_u2u_6_7({FRAME_slc_14_itm_1
                  , 1'b1}) + conv_u2u_6_7({(~ red_slc_red_5_sg1_14_itm_1) , 1'b1
                  , (~ red_slc_red_5_sg1_15_itm_1) , FRAME_slc_5_itm_1}))))) + FRAME_mul_itm_1))))
                  , (conv_s2u_7_10(FRAME_acc_32_itm_1 + conv_s2s_5_7(conv_u2s_3_5(green_slc_green_2_sg1_12_itm_1)
                  + conv_s2s_2_5(FRAME_acc_29_itm_1))) + FRAME_mul_1_itm_1) , (signext_10_1(readslicef_10_1_9((conv_u2s_9_10(conv_u2u_8_9({7'b1101001
                  , blue_slc_blue_5_sg1_16_itm_1}) + conv_u2u_6_9(readslicef_7_6_1((conv_u2u_6_7({FRAME_slc_17_itm_1
                  , 1'b1}) + conv_u2u_6_7({(~ blue_slc_blue_5_sg1_14_itm_1) , 1'b1
                  , (~ blue_slc_blue_5_sg1_15_itm_1) , FRAME_slc_7_itm_1}))))) +
                  FRAME_mul_3_itm_1))))};
            end
            regs_regs_0_1_sva_1 = vin_rsc_mgc_in_wire_d[239:0];
            red_5_sg1_sva = readslicef_16_14_2(((conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[239:230])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_24_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_25_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_26_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_27_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_28_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_29_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_30_itm))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[239:230])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[29:20])
                + conv_u2u_10_11(regs_regs_0_1_sva[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[89:80])
                + conv_u2u_10_11(regs_regs_0_1_sva[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[149:140])
                + conv_u2u_10_11(regs_regs_0_1_sva[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[209:200])
                + conv_u2u_10_11(regs_regs_0_1_sva[239:230])))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[239:230])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[239:230])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[239:230])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[239:230]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[239:230])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[29:20])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[59:50])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[89:80])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[119:110]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[149:140])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[179:170])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[209:200])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[239:230]))))))));
            green_2_sg1_sva = readslicef_16_14_2(((conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[229:220])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_31_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_32_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_33_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_34_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_35_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_36_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_37_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_38_itm))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[229:220])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[19:10])
                + conv_u2u_10_11(regs_regs_0_1_sva[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[79:70])
                + conv_u2u_10_11(regs_regs_0_1_sva[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[139:130])
                + conv_u2u_10_11(regs_regs_0_1_sva[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[199:190])
                + conv_u2u_10_11(regs_regs_0_1_sva[229:220])))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[229:220])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[229:220])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[229:220])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[229:220]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[229:220])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[19:10])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[49:40])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[79:70])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[109:100]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[139:130])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[169:160])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[199:190])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[229:220]))))))));
            blue_5_sg1_sva = readslicef_16_14_2(((conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_8_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_8_1_sva_1[219:210])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_39_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_40_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_41_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_42_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_43_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_44_itm)) + conv_u2u_11_12(conv_u2u_10_11(ACC1_slc_regs_regs_9_1_45_itm)
                + conv_u2u_10_11(ACC1_slc_regs_regs_9_1_46_itm))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_0_1_sva_1[219:210])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[9:0])
                + conv_u2u_10_11(regs_regs_0_1_sva[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[69:60])
                + conv_u2u_10_11(regs_regs_0_1_sva[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[129:120])
                + conv_u2u_10_11(regs_regs_0_1_sva[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_0_1_sva[189:180])
                + conv_u2u_10_11(regs_regs_0_1_sva[219:210])))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_2_1_sva_1[219:210])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_3_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_3_1_sva_1[219:210])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_4_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_4_1_sva_1[219:210])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_5_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_5_1_sva_1[219:210]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_6_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_6_1_sva_1[219:210])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[9:0])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[39:30])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[69:60])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[99:90]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[129:120])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[159:150])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_7_1_sva_1[189:180])
                + conv_u2u_10_11(regs_regs_7_1_sva_1[219:210]))))))));
            acc_imod_sva = conv_s2s_6_7(({2'b10 , (red_5_sg1_sva[3:0])}) + conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (red_5_sg1_sva[13:10])) , 1'b1}) + conv_u2u_5_6({(red_5_sg1_sva[9:7])
                , 1'b0 , (~ (red_5_sg1_sva[5]))}))))) + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (red_5_sg1_sva[4])) , 2'b11 , (~ (red_5_sg1_sva[4])) , 1'b1}) + conv_u2u_5_6({(red_5_sg1_sva[5])
                , (red_5_sg1_sva[9:7]) , 1'b1})))) + conv_s2s_5_6({(red_5_sg1_sva[6])
                , 1'b0 , (red_5_sg1_sva[6]) , 1'b0 , (red_5_sg1_sva[6])}));
            acc_imod_2_sva = conv_s2s_6_7(({2'b10 , (green_2_sg1_sva[3:0])}) + conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (green_2_sg1_sva[13:10])) , 1'b1}) + conv_u2u_5_6({(green_2_sg1_sva[9:7])
                , 1'b0 , (~ (green_2_sg1_sva[5]))}))))) + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (green_2_sg1_sva[4])) , 2'b11 , (~ (green_2_sg1_sva[4])) , 1'b1})
                + conv_u2u_5_6({(green_2_sg1_sva[5]) , (green_2_sg1_sva[9:7]) , 1'b1}))))
                + conv_s2s_5_6({(green_2_sg1_sva[6]) , 1'b0 , (green_2_sg1_sva[6])
                , 1'b0 , (green_2_sg1_sva[6])}));
            acc_imod_4_sva = conv_s2s_6_7(({2'b10 , (blue_5_sg1_sva[3:0])}) + conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (blue_5_sg1_sva[13:10])) , 1'b1}) + conv_u2u_5_6({(blue_5_sg1_sva[9:7])
                , 1'b0 , (~ (blue_5_sg1_sva[5]))}))))) + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
                (blue_5_sg1_sva[4])) , 2'b11 , (~ (blue_5_sg1_sva[4])) , 1'b1}) +
                conv_u2u_5_6({(blue_5_sg1_sva[5]) , (blue_5_sg1_sva[9:7]) , 1'b1}))))
                + conv_s2s_5_6({(blue_5_sg1_sva[6]) , 1'b0 , (blue_5_sg1_sva[6])
                , 1'b0 , (blue_5_sg1_sva[6])}));
            FRAME_acc_26_sdt = ({(~ (acc_imod_sva[4])) , 2'b11 , (~ (acc_imod_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_sva[6:5]));
            FRAME_acc_34_sdt = ({(~ (acc_imod_2_sva[4])) , 2'b11 , (~ (acc_imod_2_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_2_sva[6:5]));
            FRAME_acc_40_sdt = ({(~ (acc_imod_4_sva[4])) , 2'b11 , (~ (acc_imod_4_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_4_sva[6:5]));
            regs_regs_0_1_sva = regs_regs_0_1_sva_1;
            red_slc_red_5_sg1_16_itm_1 = red_5_sg1_sva[6];
            FRAME_slc_14_itm_1 = readslicef_6_5_1((conv_u2u_5_6({(readslicef_5_4_1((conv_u2u_4_5({(~
                (red_5_sg1_sva[6])) , 1'b1 , (~ (red_5_sg1_sva[4])) , 1'b1}) + conv_s2u_3_5({(~
                (acc_imod_sva[6:5])) , 1'b1})))) , 1'b1}) + conv_u2u_4_6({(~ (red_5_sg1_sva[9:7]))
                , (~ (acc_imod_sva[4]))})));
            red_slc_red_5_sg1_14_itm_1 = red_5_sg1_sva[9:7];
            red_slc_red_5_sg1_15_itm_1 = red_5_sg1_sva[5];
            FRAME_slc_5_itm_1 = readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_sva[6:5])
                , 2'b1}) + conv_u2u_3_5(FRAME_acc_26_sdt[3:1])) , (FRAME_acc_26_sdt[0])})
                + conv_s2s_5_6({1'b1 , (acc_imod_sva[3:0])})));
            FRAME_mul_itm_1 = conv_u2u_20_10(conv_u2s_4_10(red_5_sg1_sva[13:10])
                * 10'b1111010111);
            FRAME_acc_32_itm_1 = conv_u2s_5_7({(green_2_sg1_sva[9:6]) , (green_2_sg1_sva[4])})
                + conv_s2s_3_7(conv_u2s_2_3(conv_u2u_1_2(green_2_sg1_sva[6]) + conv_u2u_1_2(acc_imod_2_sva[4]))
                + conv_s2s_2_3(acc_imod_2_sva[6:5]));
            green_slc_green_2_sg1_12_itm_1 = green_2_sg1_sva[9:7];
            FRAME_acc_29_itm_1 = conv_s2s_1_2(readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_2_sva[6:5])
                , 2'b1}) + conv_u2u_3_5(FRAME_acc_34_sdt[3:1])) , (FRAME_acc_34_sdt[0])})
                + conv_s2s_5_6({1'b1 , (acc_imod_2_sva[3:0])})))) + conv_u2s_1_2(green_2_sg1_sva[5]);
            FRAME_mul_1_itm_1 = conv_u2u_20_10(conv_u2u_4_10(green_2_sg1_sva[13:10])
                * 10'b101001);
            blue_slc_blue_5_sg1_16_itm_1 = blue_5_sg1_sva[6];
            FRAME_slc_17_itm_1 = readslicef_6_5_1((conv_u2u_5_6({(readslicef_5_4_1((conv_u2u_4_5({(~
                (blue_5_sg1_sva[6])) , 1'b1 , (~ (blue_5_sg1_sva[4])) , 1'b1}) +
                conv_s2u_3_5({(~ (acc_imod_4_sva[6:5])) , 1'b1})))) , 1'b1}) + conv_u2u_4_6({(~
                (blue_5_sg1_sva[9:7])) , (~ (acc_imod_4_sva[4]))})));
            blue_slc_blue_5_sg1_14_itm_1 = blue_5_sg1_sva[9:7];
            blue_slc_blue_5_sg1_15_itm_1 = blue_5_sg1_sva[5];
            FRAME_slc_7_itm_1 = readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_4_sva[6:5])
                , 2'b1}) + conv_u2u_3_5(FRAME_acc_40_sdt[3:1])) , (FRAME_acc_40_sdt[0])})
                + conv_s2s_5_6({1'b1 , (acc_imod_4_sva[3:0])})));
            FRAME_mul_3_itm_1 = conv_u2u_20_10(conv_u2s_4_10(blue_5_sg1_sva[13:10])
                * 10'b1111010111);
            main_stage_0_2 = 1'b1;
          end
        end
      end
    end
    FRAME_acc_40_sdt = 4'b0;
    FRAME_acc_34_sdt = 4'b0;
    FRAME_acc_26_sdt = 4'b0;
    main_stage_0_2 = 1'b0;
    FRAME_mul_3_itm_1 = 10'b0;
    FRAME_slc_7_itm_1 = 1'b0;
    blue_slc_blue_5_sg1_15_itm_1 = 1'b0;
    blue_slc_blue_5_sg1_14_itm_1 = 3'b0;
    FRAME_slc_17_itm_1 = 5'b0;
    blue_slc_blue_5_sg1_16_itm_1 = 1'b0;
    FRAME_mul_1_itm_1 = 10'b0;
    FRAME_acc_29_itm_1 = 2'b0;
    green_slc_green_2_sg1_12_itm_1 = 3'b0;
    FRAME_acc_32_itm_1 = 7'b0;
    FRAME_mul_itm_1 = 10'b0;
    FRAME_slc_5_itm_1 = 1'b0;
    red_slc_red_5_sg1_15_itm_1 = 1'b0;
    red_slc_red_5_sg1_14_itm_1 = 3'b0;
    FRAME_slc_14_itm_1 = 5'b0;
    red_slc_red_5_sg1_16_itm_1 = 1'b0;
    ACC1_slc_regs_regs_9_1_46_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_45_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_44_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_43_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_42_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_41_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_40_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_39_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_38_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_37_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_36_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_35_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_34_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_33_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_32_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_31_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_30_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_29_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_28_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_27_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_26_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_25_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_24_itm = 10'b0;
    ACC1_slc_regs_regs_9_1_itm = 10'b0;
    acc_imod_4_sva = 7'b0;
    acc_imod_2_sva = 7'b0;
    acc_imod_sva = 7'b0;
    blue_5_sg1_sva = 14'b0;
    green_2_sg1_sva = 14'b0;
    red_5_sg1_sva = 14'b0;
    regs_regs_0_1_sva_1 = 240'b0;
    regs_regs_2_1_sva_1 = 240'b0;
    regs_regs_3_1_sva_1 = 240'b0;
    regs_regs_4_1_sva_1 = 240'b0;
    regs_regs_5_1_sva_1 = 240'b0;
    regs_regs_6_1_sva_1 = 240'b0;
    regs_regs_7_1_sva_1 = 240'b0;
    regs_regs_8_1_sva_1 = 240'b0;
    regs_regs_0_1_sva = 240'b0;
    regs_regs_8_1_sva = 240'b0;
    regs_regs_1_1_sva = 240'b0;
    regs_regs_7_1_sva = 240'b0;
    regs_regs_2_1_sva = 240'b0;
    regs_regs_6_1_sva = 240'b0;
    regs_regs_3_1_sva = 240'b0;
    regs_regs_5_1_sva = 240'b0;
    regs_regs_4_1_sva = 240'b0;
    vout_rsc_mgc_out_stdreg_d <= 30'b0;
  end


  function [0:0] readslicef_10_1_9;
    input [9:0] vector;
    reg [9:0] tmp;
  begin
    tmp = vector >> 9;
    readslicef_10_1_9 = tmp[0:0];
  end
  endfunction


  function [5:0] readslicef_7_6_1;
    input [6:0] vector;
    reg [6:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_7_6_1 = tmp[5:0];
  end
  endfunction


  function [9:0] signext_10_1;
    input [0:0] vector;
  begin
    signext_10_1= {{9{vector[0]}}, vector};
  end
  endfunction


  function [13:0] readslicef_16_14_2;
    input [15:0] vector;
    reg [15:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_16_14_2 = tmp[13:0];
  end
  endfunction


  function [4:0] readslicef_6_5_1;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_6_5_1 = tmp[4:0];
  end
  endfunction


  function [3:0] readslicef_5_4_1;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_5_4_1 = tmp[3:0];
  end
  endfunction


  function [0:0] readslicef_6_1_5;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 5;
    readslicef_6_1_5 = tmp[0:0];
  end
  endfunction


  function signed [9:0] conv_u2s_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_10 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_u2u_6_9 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_9 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [6:0] conv_u2u_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_7 = {1'b0, vector};
  end
  endfunction


  function  [9:0] conv_s2u_7_10 ;
    input signed [6:0]  vector ;
  begin
    conv_s2u_7_10 = {{3{vector[6]}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_5_7 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_7 = {{2{vector[4]}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_2_5 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_5 = {{3{vector[1]}}, vector};
  end
  endfunction


  function  [15:0] conv_u2u_15_16 ;
    input [14:0]  vector ;
  begin
    conv_u2u_15_16 = {1'b0, vector};
  end
  endfunction


  function  [14:0] conv_u2u_14_15 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_15 = {1'b0, vector};
  end
  endfunction


  function  [13:0] conv_u2u_13_14 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_14 = {1'b0, vector};
  end
  endfunction


  function  [12:0] conv_u2u_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_13 = {1'b0, vector};
  end
  endfunction


  function  [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function  [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function  [15:0] conv_u2u_14_16 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_16 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_6_7 ;
    input signed [5:0]  vector ;
  begin
    conv_s2s_6_7 = {vector[5], vector};
  end
  endfunction


  function signed [5:0] conv_u2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_6 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_6 = {1'b0, vector};
  end
  endfunction


  function signed [5:0] conv_s2s_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function  [3:0] conv_s2u_2_4 ;
    input signed [1:0]  vector ;
  begin
    conv_s2u_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_s2u_3_5 ;
    input signed [2:0]  vector ;
  begin
    conv_s2u_3_5 = {{2{vector[2]}}, vector};
  end
  endfunction


  function  [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_s2u_4_5 ;
    input signed [3:0]  vector ;
  begin
    conv_s2u_4_5 = {vector[3], vector};
  end
  endfunction


  function  [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [9:0] conv_u2u_20_10 ;
    input [19:0]  vector ;
  begin
    conv_u2u_20_10 = vector[9:0];
  end
  endfunction


  function signed [9:0] conv_u2s_4_10 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_10 = {{6{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_u2s_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_7 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_3_7 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_7 = {{4{vector[2]}}, vector};
  end
  endfunction


  function signed [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 = {1'b0, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function signed [2:0] conv_s2s_2_3 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_3 = {vector[1], vector};
  end
  endfunction


  function signed [1:0] conv_s2s_1_2 ;
    input signed [0:0]  vector ;
  begin
    conv_s2s_1_2 = {vector[0], vector};
  end
  endfunction


  function signed [1:0] conv_u2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_2 = {1'b0, vector};
  end
  endfunction


  function  [9:0] conv_u2u_4_10 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_10 = {{6{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mean_vga
//  Generated from file(s):
//    2) $PROJECT_HOME/blur.cpp
// ------------------------------------------------------------------


module mean_vga (
  vin_rsc_z, vout_rsc_z, clk, en, arst_n
);
  input [299:0] vin_rsc_z;
  output [29:0] vout_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [299:0] vin_rsc_mgc_in_wire_d;
  wire [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(300)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  mean_vga_core mean_vga_core_inst (
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



