`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 26.06.2026 20:12:15
// Design Name: 
// Module Name: control_unit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module control_unit(

    input [3:0] opcode,

    output reg reg_write,
    output reg mem_read,
    output reg mem_write,
    output reg [3:0] alu_op

);

always @(*)
begin

    // Default Values
    reg_write = 0;
    mem_read  = 0;
    mem_write = 0;
    alu_op    = 4'b0000;

    case(opcode)

        // ADD
        4'b0000:
        begin
            reg_write = 1;
            alu_op = 4'b0000;
        end

        // SUB
        4'b0001:
        begin
            reg_write = 1;
            alu_op = 4'b0001;
        end

        // AND
        4'b0010:
        begin
            reg_write = 1;
            alu_op = 4'b0010;
        end

        // OR
        4'b0011:
        begin
            reg_write = 1;
            alu_op = 4'b0011;
        end

        // XOR
        4'b0100:
        begin
            reg_write = 1;
            alu_op = 4'b0100;
        end

        // NOT
        4'b0101:
        begin
            reg_write = 1;
            alu_op = 4'b0101;
        end

        // LOAD
        4'b0110:
        begin
            reg_write = 1;
            mem_read = 1;
        end

        // STORE
        4'b0111:
        begin
            mem_write = 1;
        end

        default:
        begin
            reg_write = 0;
            mem_read = 0;
            mem_write = 0;
            alu_op = 4'b0000;
        end

    endcase

end

endmodule