#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 25 20:19:58 2023
# Process ID: 16216
# Current directory: C:/Users/Curse/Desktop/GPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9120 C:\Users\Curse\Desktop\GPU\GPU.xpr
# Log file: C:/Users/Curse/Desktop/GPU/vivado.log
# Journal file: C:/Users/Curse/Desktop/GPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Curse/Desktop/GPU/GPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.566 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:178]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:175]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:176]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:177]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:178]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.566 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:178]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:175]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:176]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:177]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:178]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 550 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:211]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:212]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:213]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:214]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:205]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:206]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:203]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:204]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:205]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:206]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:185]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:186]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:183]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:184]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:185]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:186]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:205]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:206]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:203]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:204]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:205]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:206]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:238]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
WARNING: Simulation object /sim/gpu/CU0/CUnum was not found in the design.
WARNING: Simulation object /sim/gpu/CU1/CUnum was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:239]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:240]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:241]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:242]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.566 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:92]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:112]
ERROR: [VRFC 10-3818] variable 'reset' is driven by invalid combination of procedural drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:24]
WARNING: [VRFC 10-2921] 'reset' driven by this always_ff block should not be driven by any other process [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:117]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.102 ; gain = 7.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.871 ; gain = 0.168
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:248]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.133 ; gain = 0.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:249]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:250]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:251]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:252]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:275]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:276]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:277]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:278]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.809 ; gain = 9.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:290]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:291]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:292]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:293]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:290]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:291]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:292]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:293]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1066.707 ; gain = 0.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:290]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:291]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:292]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:293]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:90]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 800 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.109 ; gain = 6.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 26 01:04:47 2023...
