# Sobel-filter-implementation-in-Verilog
This project is a Sobel filter implementation in Verilog, targeting the Vivado 2020.2 development environment. The implementation has been verified on libertron's FPGA Starter Kit â…¢.
