strict digraph "" {
	node [label="\N"];
	"447:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f65ee9861d0>",
		fillcolor=springgreen,
		label="447:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"455:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f65ee986250>",
		fillcolor=turquoise,
		label="455:BL
multdiv_state_q <= multdiv_state_d;
accum_window_q <= accum_window_d;
op_b_shift_q <= op_b_shift_d;
op_a_shift_q <= op_a_\
shift_d;
op_numerator_q <= op_numerator_d;
md_state_q <= md_state_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee986290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f65ee986490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee986650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f65ee986810>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee9869d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f65ee986b90>]",
		style=filled,
		typ=Block];
	"447:IF" -> "455:BL"	 [cond="['rst_ni']",
		label="!((!rst_ni))",
		lineno=447];
	"447:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f65ee986d10>",
		fillcolor=turquoise,
		label="447:BL
multdiv_state_q <= 5'h0;
accum_window_q <= 33'h0;
op_b_shift_q <= 33'h0;
op_a_shift_q <= 33'h0;
op_numerator_q <= 32'h0;
\
md_state_q <= MD_IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee986d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f65ee986ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee994090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f65ee994210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65ee994390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f65ee994510>]",
		style=filled,
		typ=Block];
	"447:IF" -> "447:BL"	 [cond="['rst_ni']",
		label="(!rst_ni)",
		lineno=447];
	"Leaf_446:AL"	 [def_var="['accum_window_q', 'md_state_q', 'op_b_shift_q', 'op_a_shift_q', 'multdiv_state_q', 'op_numerator_q']",
		label="Leaf_446:AL"];
	"446:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f65ee994850>",
		fillcolor=turquoise,
		label="446:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"446:BL" -> "447:IF"	 [cond="[]",
		lineno=None];
	"446:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f65ee9946d0>",
		clk_sens=True,
		fillcolor=gold,
		label="446:AL",
		sens="['clk_i', 'rst_ni']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['op_numerator_d', 'multdiv_state_d', 'MD_IDLE', 'op_b_shift_d', 'rst_ni', 'md_state_d', 'accum_window_d', 'op_a_shift_d']"];
	"446:AL" -> "446:BL"	 [cond="[]",
		lineno=None];
	"455:BL" -> "Leaf_446:AL"	 [cond="[]",
		lineno=None];
	"447:BL" -> "Leaf_446:AL"	 [cond="[]",
		lineno=None];
}
