#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 12 20:31:34 2025
# Process ID: 2148
# Current directory: I:/image_processing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12924 I:\image_processing\image_processing.xpr
# Log file: I:/image_processing/vivado.log
# Journal file: I:/image_processing\vivado.jou
# Running On: DESKTOP-G4MJ0K5, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16883 MB
#-----------------------------------------------------------
start_gui
open_project I:/image_processing/image_processing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ACER/OneDrive/Desktop/image_processing' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'I:/image_processing/image_processing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.289 ; gain = 365.484
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sobel_mod'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'I:/image_processing/image_processing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sobel_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'I:/image_processing/image_processing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sobel_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/fifo_double_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_double_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/fifo_single_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_single_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/grayscale_to_rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grayscale_to_rgb
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/rgb_to_grascale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_to_grayscale
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/sobel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/sobel_data_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_data_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_data_modulate
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/sobel_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sources_1/new/sobel_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.srcs/sim_1/new/tb_sobel_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sobel_mod
WARNING: [VRFC 10-1581] illegal format specifier   for display [I:/image_processing/image_processing.srcs/sim_1/new/tb_sobel_mod.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/image_processing/image_processing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'I:/image_processing/image_processing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sobel_mod_behav xil_defaultlib.tb_sobel_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sobel_mod_behav xil_defaultlib.tb_sobel_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb_to_grayscale
Compiling module xil_defaultlib.fifo_single_line_buffer
Compiling module xil_defaultlib.fifo_double_line_buffer
Compiling module xil_defaultlib.sobel_data_modulate
Compiling module xil_defaultlib.sobel_data_buffer
Compiling module xil_defaultlib.sobel_calc
Compiling module xil_defaultlib.sobel_kernel
Compiling module xil_defaultlib.grayscale_to_rgb
Compiling module xil_defaultlib.sobel_mod
Compiling module xil_defaultlib.tb_sobel_mod
WARNING: [XSIM 43-3373] "I:/image_processing/image_processing.srcs/sim_1/new/tb_sobel_mod.v" Line 90. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sobel_mod_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'I:/image_processing/image_processing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sobel_mod_behav -key {Behavioral:sim_1:Functional:tb_sobel_mod} -tclbatch {tb_sobel_mod.tcl} -view {I:/image_processing/tb_fifo_double_line_buffer_behav_1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config I:/image_processing/tb_fifo_double_line_buffer_behav_1.wcfg
WARNING: Simulation object /tb_grayscale_to_rgb/sys_clk_i was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/sys_rst_i was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/processed_out was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/processed_done was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/sobel_red_o was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/sobel_green_o was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/sobel_blue_o was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/done_o was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/i was not found in the design.
WARNING: Simulation object /tb_grayscale_to_rgb/sobel_done_o was not found in the design.
source tb_sobel_mod.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Opened succesfully!

WARNING: Insufficient data from the input file for $fread
bmp_size =      818058!

bmp_start_pos =         138!

bmp_width =         640!

bmp_height =         426!

biBitCount =          24!

xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1626.477 ; gain = 56.172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sobel_mod_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1626.477 ; gain = 56.824
run all
writeBMP: done!

$stop called at time : 2726590 ns : File "I:/image_processing/image_processing.srcs/sim_1/new/tb_sobel_mod.v" Line 196
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:51 . Memory (MB): peak = 1626.477 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 25488 KB (Peak: 25488 KB), Simulation CPU Usage: 144328 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 20:38:15 2025...
