// Seed: 2055300552
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    input wand id_4
    , id_11,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9
);
  logic id_12, id_13;
  assign module_1.id_5 = 0;
  parameter id_14 = 1;
  uwire id_15;
  ;
  assign id_13 = -1'b0 | 1;
  assign id_15 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd54
) (
    input tri id_0,
    output supply0 id_1
    , id_15,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output uwire _id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wire id_13
);
  wor id_16;
  logic [1 : id_8] id_17 = id_0;
  assign id_16 = id_3 + -1'b0;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_1,
      id_4,
      id_1,
      id_7,
      id_3,
      id_12,
      id_2
  );
endmodule
