// Generated by CIRCT unknown git version
module alu_mux_8(	// file.cleaned.mlir:2:3
  input        in0,	// file.cleaned.mlir:2:27
               in1,	// file.cleaned.mlir:2:41
               in2,	// file.cleaned.mlir:2:55
               in3,	// file.cleaned.mlir:2:69
               in4,	// file.cleaned.mlir:2:83
               in5,	// file.cleaned.mlir:2:97
               in6,	// file.cleaned.mlir:2:111
               in7,	// file.cleaned.mlir:2:125
  input  [2:0] sel,	// file.cleaned.mlir:2:139
  output       out	// file.cleaned.mlir:2:154
);

  wire _sel_2;	// file.cleaned.mlir:14:11
  wire _sel_1;	// file.cleaned.mlir:9:10
  wire _sel_0;	// file.cleaned.mlir:6:10
  wire _GEN = ~_sel_0 & ~_sel_1;	// file.cleaned.mlir:4:10, :6:10, :9:10, :20:11, :21:11
  assign _sel_0 = sel[0];	// file.cleaned.mlir:6:10
  wire _GEN_0 = _sel_0 & ~_sel_1;	// file.cleaned.mlir:6:10, :7:10, :9:10, :21:11
  assign _sel_1 = sel[1];	// file.cleaned.mlir:9:10
  wire _GEN_1 = ~_sel_0 & _sel_1;	// file.cleaned.mlir:6:10, :9:10, :10:10, :20:11
  wire _GEN_2 = _sel_0 & _sel_1;	// file.cleaned.mlir:6:10, :9:10, :12:10
  assign _sel_2 = sel[2];	// file.cleaned.mlir:14:11
  assign out =
    _GEN & ~_sel_2 & in0 | _GEN_1 & ~_sel_2 & in2 | _GEN_0 & ~_sel_2 & in1 | _GEN_2
    & ~_sel_2 & in3 | _GEN_0 & _sel_2 & in5 | _GEN & _sel_2 & in4 | _GEN_1 & _sel_2 & in6
    | _GEN_2 & _sel_2 & in7;	// file.cleaned.mlir:4:10, :5:10, :7:10, :8:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :22:11, :23:5
endmodule

