\hypertarget{group__RTEMSScoreCPUARM}{}\section{A\+RM}
\label{group__RTEMSScoreCPUARM}\index{ARM@{ARM}}


A\+RM Architecture Support.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RTEMSScoreCPUARMASM}{A\+R\+M Assembler Support}}
\begin{DoxyCompactList}\small\item\em A\+RM Assembler Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreCPUARMCP15}{A\+R\+M Co-\/\+Processor 15 Support}}
\begin{DoxyCompactList}\small\item\em A\+RM co-\/processor 15 (C\+P15) support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreCPUARMParavirt}{A\+R\+M Paravirtualization Support}}
\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{cpukit_2score_2cpu_2arm_2cpu_8c}{cpu.\+c}}
\begin{DoxyCompactList}\small\item\em A\+RM architecture support implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2include_2rtems_2score_2cpu__asm_8h}{cpu\+\_\+asm.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM Assembler Support A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structARM__VFP__context}{A\+R\+M\+\_\+\+V\+F\+P\+\_\+context}}
\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga6161655f251417659ec80a3023bb0ec9}\label{group__RTEMSScoreCPUARM_ga6161655f251417659ec80a3023bb0ec9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+L\+\_\+\+N\+A\+ME}~\char`\"{}A\+R\+Mv4\char`\"{}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga8ff2ab7e1293cb0de879790b0b9288ae}\label{group__RTEMSScoreCPUARM_ga8ff2ab7e1293cb0de879790b0b9288ae}} 
\#define {\bfseries A\+R\+M\+\_\+\+M\+U\+L\+T\+I\+L\+I\+B\+\_\+\+A\+R\+C\+H\+\_\+\+V4}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga65a2f3e765349445fd8ad6a44d7e498a}\label{group__RTEMSScoreCPUARM_ga65a2f3e765349445fd8ad6a44d7e498a}} 
\#define {\bfseries C\+P\+U\+\_\+\+N\+A\+ME}~\char`\"{}A\+RM\char`\"{}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga1eca01dbb1ef2873349cc4e222509f0a}\label{group__RTEMSScoreCPUARM_ga1eca01dbb1ef2873349cc4e222509f0a}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+P\+L\+E\+\_\+\+V\+E\+C\+T\+O\+R\+E\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga30c4d320f85b1383c5059da5b19b164a}\label{group__RTEMSScoreCPUARM_ga30c4d320f85b1383c5059da5b19b164a}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+P\+A\+S\+S\+E\+S\+\_\+\+F\+R\+A\+M\+E\+\_\+\+P\+O\+I\+N\+T\+ER}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga112f88f13afe8bb8f1b13f1ca7e09b8d}\label{group__RTEMSScoreCPUARM_ga112f88f13afe8bb8f1b13f1ca7e09b8d}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga304f78c61edce38bb88e909f90a326dc}\label{group__RTEMSScoreCPUARM_ga304f78c61edce38bb88e909f90a326dc}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga225de03a8647bf307a73cf907969778d}\label{group__RTEMSScoreCPUARM_ga225de03a8647bf307a73cf907969778d}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaf1c906c8ee4c3d012dc456285e42d3ee}\label{group__RTEMSScoreCPUARM_gaf1c906c8ee4c3d012dc456285e42d3ee}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga155bcf88149016c6c58f30eeab9f1598}\label{group__RTEMSScoreCPUARM_ga155bcf88149016c6c58f30eeab9f1598}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga0c634f4a6bc9236bcacafc9b6119e011}\label{group__RTEMSScoreCPUARM_ga0c634f4a6bc9236bcacafc9b6119e011}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac40d98a563f63934a5775f1366ba1b67}\label{group__RTEMSScoreCPUARM_gac40d98a563f63934a5775f1366ba1b67}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaafa1399e268a9ae6adf6d6aad4371688}\label{group__RTEMSScoreCPUARM_gaafa1399e268a9ae6adf6d6aad4371688}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~32
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gacd43704c7821a2c042d212801156584e}\label{group__RTEMSScoreCPUARM_gacd43704c7821a2c042d212801156584e}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{structRTEMS__ALIGNED}{R\+T\+E\+M\+S\+\_\+\+A\+L\+I\+G\+N\+ED}}( \mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}} )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaf8823e651e33b9683e0d89e5a8054ee6}\label{group__RTEMSScoreCPUARM_gaf8823e651e33b9683e0d89e5a8054ee6}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x1
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gab94869be93a41da88a10fa59771ce2c9}\label{group__RTEMSScoreCPUARM_gab94869be93a41da88a10fa59771ce2c9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~0
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga47f6e4d60c72b5f65fc775b0b5dd14ec}\label{group__RTEMSScoreCPUARM_ga47f6e4d60c72b5f65fc775b0b5dd14ec}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga4c92ceea7549cc7b21db2c466916b733}\label{group__RTEMSScoreCPUARM_ga4c92ceea7549cc7b21db2c466916b733}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+M\+I\+N\+I\+M\+U\+M\+\_\+\+S\+I\+ZE}~(1024 $\ast$ 4)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaea4bd2905092d69bc92fbff6103ced8b}\label{group__RTEMSScoreCPUARM_gaea4bd2905092d69bc92fbff6103ced8b}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER}~4
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gae526a309e32001688261048b19cdb7d8}\label{group__RTEMSScoreCPUARM_gae526a309e32001688261048b19cdb7d8}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~8
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac71c1e0159c32144a04f18646ede252b}\label{group__RTEMSScoreCPUARM_gac71c1e0159c32144a04f18646ede252b}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga8aed43eb1b3c346772c127482b4b5372}\label{group__RTEMSScoreCPUARM_ga8aed43eb1b3c346772c127482b4b5372}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~8
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga6a578627686e1020a28f5a295703ca74}\label{group__RTEMSScoreCPUARM_ga6a578627686e1020a28f5a295703ca74}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gab0aff7a561b9c030a4d88eff201f4688}\label{group__RTEMSScoreCPUARM_gab0aff7a561b9c030a4d88eff201f4688}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gadea68a7fa02909edcebee08748f94223}\label{group__RTEMSScoreCPUARM_gadea68a7fa02909edcebee08748f94223}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gad6760d41edb6b7663ecdc758266befa4}\label{group__RTEMSScoreCPUARM_gad6760d41edb6b7663ecdc758266befa4}} 
\#define {\bfseries A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE}~80
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga03485191f7b659f18360d8a6fbf644e5}\label{group__RTEMSScoreCPUARM_ga03485191f7b659f18360d8a6fbf644e5}} 
\#define {\bfseries A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+S\+P\+\_\+\+O\+F\+F\+S\+ET}~52
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga038e6b8ed2601aaf92d0d1a5cc01eb7e}\label{group__RTEMSScoreCPUARM_ga038e6b8ed2601aaf92d0d1a5cc01eb7e}} 
\#define {\bfseries A\+R\+M\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+V\+F\+P\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+O\+F\+F\+S\+ET}~72
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga5969f8b55cb512773d186f4214b4d3c6}\label{group__RTEMSScoreCPUARM_ga5969f8b55cb512773d186f4214b4d3c6}} 
\#define {\bfseries A\+R\+M\+\_\+\+V\+F\+P\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+S\+I\+ZE}~264
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+isr\+\_\+cookie)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gae3b1e2cd1ea4020d229e759569459664}\label{group__RTEMSScoreCPUARM_gae3b1e2cd1ea4020d229e759569459664}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+isr\+\_\+cookie)~arm\+\_\+interrupt\+\_\+enable( \+\_\+isr\+\_\+cookie )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac7e58e16c6b558daf31fe8f9dbec5a69}\label{group__RTEMSScoreCPUARM_gac7e58e16c6b558daf31fe8f9dbec5a69}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+isr\+\_\+cookie)~arm\+\_\+interrupt\+\_\+flash( \+\_\+isr\+\_\+cookie )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga896055157b72692a6141f7c0039eabdf}\label{group__RTEMSScoreCPUARM_ga896055157b72692a6141f7c0039eabdf}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$register\+\_\+sp
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga3fb67e174d7b61251322cd32126acd1a}\label{group__RTEMSScoreCPUARM_ga3fb67e174d7b61251322cd32126acd1a}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) );
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp}(\+\_\+destination)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}(\+\_\+source,  \+\_\+err)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaf8e38596ad3db49995fd8eb9fb4e86b2}\label{group__RTEMSScoreCPUARM_gaf8e38596ad3db49995fd8eb9fb4e86b2}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+E\+R\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}~0
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac905d5415fa56674b259d97f4ea46e5c}\label{group__RTEMSScoreCPUARM_gac905d5415fa56674b259d97f4ea46e5c}} 
typedef void($\ast$ {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler}) (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga67f8550aad58bccb6fcb4589894444ad}\label{group__RTEMSScoreCPUARM_ga67f8550aad58bccb6fcb4589894444ad}} 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\item 
typedef uintptr\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga5254669b54a06e96ebb585fd50a02c4d}\label{group__RTEMSScoreCPUARM_ga5254669b54a06e96ebb585fd50a02c4d}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled} (uint32\+\_\+t level)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga43820ba3d51d7a699c22fce8cac93ef1}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}} (uint32\+\_\+t level)
\begin{DoxyCompactList}\small\item\em Sets the hardware interrupt level by the level value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga1d9dcab9170d532b6634a5620385adbd}\label{group__RTEMSScoreCPUARM_ga1d9dcab9170d532b6634a5620385adbd}} 
uint32\+\_\+t {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaa92701994ad8e3b646667a3e92935ddf}\label{group__RTEMSScoreCPUARM_gaa92701994ad8e3b646667a3e92935ddf}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$the\+\_\+context, void $\ast$stack\+\_\+area\+\_\+begin, size\+\_\+t stack\+\_\+area\+\_\+size, uint32\+\_\+t new\+\_\+level, void($\ast$entry\+\_\+point)(void), bool is\+\_\+fp, void $\ast$tls\+\_\+area)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaa3480454768ad843ce97909111a48a1f}\label{group__RTEMSScoreCPUARM_gaa3480454768ad843ce97909111a48a1f}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+install\+\_\+vector} (uint32\+\_\+t vector, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler new\+\_\+handler, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler $\ast$old\+\_\+handler)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}\label{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}} 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}\label{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaa675150e5d00169c99410a82011b6117}\label{group__RTEMSScoreCPUARM_gaa675150e5d00169c99410a82011b6117}} 
uint32\+\_\+t {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac016ae4ed92ed2607bd65408a36d908b}\label{group__RTEMSScoreCPUARM_gac016ae4ed92ed2607bd65408a36d908b}} 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga903a802003c95d6ef5206cb330424a1b}\label{group__RTEMSScoreCPUARM_ga903a802003c95d6ef5206cb330424a1b}} 
void $\ast$ {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body} (uintptr\+\_\+t ignored)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaa34a35de496258577c1454ba1ee07ce0}\label{group__RTEMSScoreCPUARM_gaa34a35de496258577c1454ba1ee07ce0}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga286e88dc9f8142e9eba190afcdf6c2b4}\label{group__RTEMSScoreCPUARM_ga286e88dc9f8142e9eba190afcdf6c2b4}} 
void {\bfseries \+\_\+\+A\+R\+M\+\_\+\+Exception\+\_\+default} (\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gad26becade17fbdbb0bdf63c6b9228688}\label{group__RTEMSScoreCPUARM_gad26becade17fbdbb0bdf63c6b9228688}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga3adb94b8d32fd0e3058934ffd3df6d90}\label{group__RTEMSScoreCPUARM_ga3adb94b8d32fd0e3058934ffd3df6d90}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga07618c93359f2485af2e98a96b330208}\label{group__RTEMSScoreCPUARM_ga07618c93359f2485af2e98a96b330208}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gab683a0a37a089e2a0fd3c356836d5499}\label{group__RTEMSScoreCPUARM_gab683a0a37a089e2a0fd3c356836d5499}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+RM Architecture Support. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gac34a28abe9b31559d4096b2c942860a6}\label{group__RTEMSScoreCPUARM_gac34a28abe9b31559d4096b2c942860a6}} 
\index{ARM@{ARM}!\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}}
\index{\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}!ARM@{ARM}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Initialize\_fp}{\_CPU\_Context\_Initialize\_fp}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp(\begin{DoxyParamCaption}\item[{}]{\+\_\+destination }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    *(*(\_destination)) = \mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_af07fa780651217bccbbd992ae527164c}{\_CPU\_Null\_fp\_context}}; \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaceff4149ef6d516d4bf944c533a980ac}\label{group__RTEMSScoreCPUARM_gaceff4149ef6d516d4bf944c533a980ac}} 
\index{ARM@{ARM}!\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}}
\index{\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}!ARM@{ARM}}
\subsubsection{\texorpdfstring{\_CPU\_Fatal\_halt}{\_CPU\_Fatal\_halt}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt(\begin{DoxyParamCaption}\item[{}]{\+\_\+source,  }\item[{}]{\+\_\+err }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{                                     \(\backslash\)}
\DoxyCodeLine{     uint32\_t \_level;                       \(\backslash\)}
\DoxyCodeLine{     uint32\_t \_error = \_err;                \(\backslash\)}
\DoxyCodeLine{     \_CPU\_ISR\_Disable( \_level );            \(\backslash\)}
\DoxyCodeLine{     (void) \_level;                         \(\backslash\)}
\DoxyCodeLine{     \_\_asm\_\_ \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"mov r0, \%0\(\backslash\)n"}       \(\backslash\)}
\DoxyCodeLine{                   : \textcolor{stringliteral}{"=r"} (\_error)          \(\backslash\)}
\DoxyCodeLine{                   : \textcolor{stringliteral}{"0"} (\_error)           \(\backslash\)}
\DoxyCodeLine{                   : \textcolor{stringliteral}{"r0"} );                \(\backslash\)}
\DoxyCodeLine{     while (1);                             \(\backslash\)}
\DoxyCodeLine{   \} \textcolor{keywordflow}{while} (0);}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_gaca3fde6f372ee51fdd893c260e7d7146}\label{group__RTEMSScoreCPUARM_gaca3fde6f372ee51fdd893c260e7d7146}} 
\index{ARM@{ARM}!\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}}
\index{\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}!ARM@{ARM}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Disable}{\_CPU\_ISR\_Disable}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable(\begin{DoxyParamCaption}\item[{}]{\+\_\+isr\+\_\+cookie }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_isr\_cookie = arm\_interrupt\_disable(); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}\label{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}} 
\index{ARM@{ARM}!CPU\_Uint32ptr@{CPU\_Uint32ptr}}
\index{CPU\_Uint32ptr@{CPU\_Uint32ptr}!ARM@{ARM}}
\subsubsection{\texorpdfstring{CPU\_Uint32ptr}{CPU\_Uint32ptr}}
{\footnotesize\ttfamily typedef uintptr\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}}

Type that can store a 32-\/bit integer or a pointer. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}\label{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}} 
\index{ARM@{ARM}!\_CPU\_Initialize@{\_CPU\_Initialize}}
\index{\_CPU\_Initialize@{\_CPU\_Initialize}!ARM@{ARM}}
\subsubsection{\texorpdfstring{\_CPU\_Initialize()}{\_CPU\_Initialize()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Initialize (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



C\+PU initialization. 

C\+PU initialization. \mbox{\Hypertarget{group__RTEMSScoreCPUARM_ga43820ba3d51d7a699c22fce8cac93ef1}\label{group__RTEMSScoreCPUARM_ga43820ba3d51d7a699c22fce8cac93ef1}} 
\index{ARM@{ARM}!\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}}
\index{\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}!ARM@{ARM}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Set\_level()}{\_CPU\_ISR\_Set\_level()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{level }\end{DoxyParamCaption})}



Sets the hardware interrupt level by the level value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em level} & for or1k can only range over two values\+: 0 (enable interrupts) and 1 (disable interrupts). In future implementations if fast context switch is implemented, the level can range from 0 to 15. \\
\hline
\end{DoxyParams}
\begin{DoxySeeAlso}{See also}
Open\+R\+I\+SC architecture manual. 
\end{DoxySeeAlso}
