\hypertarget{union__hw__mcm__cr}{}\section{\+\_\+hw\+\_\+mcm\+\_\+cr Union Reference}
\label{union__hw__mcm__cr}\index{\+\_\+hw\+\_\+mcm\+\_\+cr@{\+\_\+hw\+\_\+mcm\+\_\+cr}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+CR -\/ Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+cr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__cr_abd31d76af42da38fb5306bad0650008d}{}\label{union__hw__mcm__cr_abd31d76af42da38fb5306bad0650008d}

\item 
struct \hyperlink{struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+cr\+::\+\_\+hw\+\_\+mcm\+\_\+cr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__cr_ab91fc820492416330b410590a0643d19}{}\label{union__hw__mcm__cr_ab91fc820492416330b410590a0643d19}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+CR -\/ Control Register (RW) 

Reset value\+: 0x00000000U

CR defines the arbitration and protection schemes for the two system R\+AM arrays. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
