// Seed: 2408992231
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4
);
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd24
) (
    input uwire _id_0,
    input tri0 _id_1,
    input wor _id_2
    , id_13,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output wand id_11
);
  tri1 [1 'd0 : -1 'b0] id_14 = id_3 - 1;
  logic [{  -1  ,  {  -1  ,  id_0  ==  id_2  }  ,  id_0  } : 1] id_15;
  tri1 id_16 = id_15;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_11,
      id_7,
      id_8
  );
  assign modCall_1.id_0 = 0;
  assign id_16 = 1'b0;
  logic id_17;
  logic [1 : id_0] id_18;
  wire id_19[id_1 : -1];
endmodule
