Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: Lab05_no2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab05_no2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab05_no2"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab05_no2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\COUNTER0_9.vf" into library work
Parsing module <FJKC_HXILINX_COUNTER0_9>.
Parsing module <COUNTER0_9>.
Analyzing Verilog file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf" into library work
Parsing module <FTC_HXILINX_Div200>.
Parsing module <FJKC_HXILINX_Div200>.
Parsing module <COUNTER0_9_MUSER_Div200>.
Parsing module <Div200>.
Analyzing Verilog file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" into library work
Parsing module <FJKC_HXILINX_Div100k>.
Parsing module <COUNTER0_9_MUSER_Div100k>.
Parsing module <Div100k>.
Analyzing Verilog file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Lab05_no2.vf" into library work
Parsing module <FTC_HXILINX_Lab05_no2>.
Parsing module <FJKC_HXILINX_Lab05_no2>.
Parsing module <Lab05_no2>.
Analyzing Verilog file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\mod10.vf" into library work
Parsing module <mod10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab05_no2>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <FJKC_HXILINX_Lab05_no2>.

Elaborating module <BUF>.

Elaborating module <GND>.

Elaborating module <Div100k>.

Elaborating module <COUNTER0_9_MUSER_Div100k>.

Elaborating module <FJKC_HXILINX_Div100k>.

Elaborating module <VCC>.

Elaborating module <AND2B1>.

Elaborating module <Div200>.

Elaborating module <COUNTER0_9_MUSER_Div200>.

Elaborating module <FJKC_HXILINX_Div200>.

Elaborating module <FTC_HXILINX_Div200>.

Elaborating module <FTC_HXILINX_Lab05_no2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab05_no2>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Lab05_no2.vf".
    Set property "HU_SET = XLXI_513_0" for instance <XLXI_513>.
    Set property "HU_SET = XLXI_514_1" for instance <XLXI_514>.
    Set property "HU_SET = XLXI_515_2" for instance <XLXI_515>.
    Set property "HU_SET = XLXI_678_3" for instance <XLXI_678>.
    Summary:
	no macro.
Unit <Lab05_no2> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab05_no2>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Lab05_no2.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab05_no2> synthesized.

Synthesizing Unit <Div100k>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf".
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" line 142: Output port <bit> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" line 146: Output port <bit> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" line 150: Output port <bit> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" line 154: Output port <bit> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf" line 158: Output port <bit> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div100k> synthesized.

Synthesizing Unit <COUNTER0_9_MUSER_Div100k>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf".
    Set property "HU_SET = XLXI_1_7" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_4_8" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_9" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_9_10" for instance <XLXI_9>.
    Summary:
	no macro.
Unit <COUNTER0_9_MUSER_Div100k> synthesized.

Synthesizing Unit <FJKC_HXILINX_Div100k>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div100k.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Div100k> synthesized.

Synthesizing Unit <Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf".
    Set property "HU_SET = XLXI_3_15" for instance <XLXI_3>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf" line 165: Output port <bit> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf" line 169: Output port <bit> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div200> synthesized.

Synthesizing Unit <COUNTER0_9_MUSER_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf".
    Set property "HU_SET = XLXI_1_11" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_4_12" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_13" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_9_14" for instance <XLXI_9>.
    Summary:
	no macro.
Unit <COUNTER0_9_MUSER_Div200> synthesized.

Synthesizing Unit <FJKC_HXILINX_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Div200> synthesized.

Synthesizing Unit <FTC_HXILINX_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Div200.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Div200> synthesized.

Synthesizing Unit <FTC_HXILINX_Lab05_no2>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\LAB05\Lab05_no2.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Lab05_no2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 1-bit register                                        : 33
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 62

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 62

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab05_no2> ...

Optimizing unit <COUNTER0_9_MUSER_Div100k> ...

Optimizing unit <COUNTER0_9_MUSER_Div200> ...

Optimizing unit <FJKC_HXILINX_Div100k> ...

Optimizing unit <FJKC_HXILINX_Div200> ...

Optimizing unit <FTC_HXILINX_Div200> ...

Optimizing unit <FTC_HXILINX_Lab05_no2> ...

Optimizing unit <FJKC_HXILINX_Lab05_no2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab05_no2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab05_no2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 171
#      AND2                        : 22
#      AND2B1                      : 8
#      AND3                        : 10
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 49
#      LUT2                        : 22
#      LUT3                        : 23
#      OR2                         : 27
#      OR3                         : 4
#      OR4                         : 3
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FDC                         : 9
#      FDCE                        : 24
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   94  out of   5720     1%  
    Number used as Logic:                94  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    127
   Number with an unused Flip Flop:      94  out of    127    74%  
   Number with an unused LUT:            33  out of    127    25%  
   Number of fully used LUT-FF pairs:     0  out of    127     0%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+----------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)            | Load  |
--------------------------------------------------+----------------------------------+-------+
XLXN_1063(XLXI_667:O)                             | NONE(*)(XLXI_670/XLXI_1/XLXI_9/Q)| 4     |
XLXI_670/XLXI_1/XLXN_93(XLXI_670/XLXI_1/XLXI_55:O)| NONE(*)(XLXI_670/XLXI_2/XLXI_9/Q)| 4     |
XLXI_670/XLXI_2/XLXN_93(XLXI_670/XLXI_2/XLXI_55:O)| NONE(*)(XLXI_670/XLXI_3/XLXI_9/Q)| 4     |
XLXI_670/XLXI_3/XLXN_93(XLXI_670/XLXI_3/XLXI_55:O)| NONE(*)(XLXI_670/XLXI_4/XLXI_9/Q)| 4     |
XLXI_670/XLXI_4/XLXN_93(XLXI_670/XLXI_4/XLXI_55:O)| NONE(*)(XLXI_670/XLXI_5/XLXI_9/Q)| 4     |
XLXI_670/XLXI_5/XLXN_93(XLXI_670/XLXI_5/XLXI_55:O)| NONE(*)(XLXI_671/XLXI_1/XLXI_9/Q)| 4     |
XLXI_671/XLXI_1/XLXN_93(XLXI_671/XLXI_1/XLXI_55:O)| NONE(*)(XLXI_671/XLXI_2/XLXI_9/Q)| 4     |
XLXI_671/XLXI_2/XLXN_93(XLXI_671/XLXI_2/XLXI_55:O)| NONE(*)(XLXI_671/XLXI_3/Q)       | 1     |
XLXI_671/XLXI_3/Q                                 | NONE(XLXI_678/Q)                 | 1     |
XLXN_1060(XLXI_638:O)                             | NONE(*)(XLXI_515/Q)              | 3     |
--------------------------------------------------+----------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.407ns (Maximum Frequency: 156.089MHz)
   Minimum input arrival time before clock: 4.133ns
   Maximum output required time after clock: 10.963ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1063'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_670/XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_670/XLXI_1/XLXI_5/Q (FF)
  Source Clock:      XLXN_1063 rising
  Destination Clock: XLXN_1063 rising

  Data Path: XLXI_670/XLXI_1/XLXI_1/Q to XLXI_670/XLXI_1/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_670/XLXI_1/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_670/XLXI_1/XLXI_38 (XLXI_670/XLXI_1/XLXN_63)
     begin scope: 'XLXI_670/XLXI_1/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_670/XLXI_1/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_670/XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_670/XLXI_2/XLXI_5/Q (FF)
  Source Clock:      XLXI_670/XLXI_1/XLXN_93 falling
  Destination Clock: XLXI_670/XLXI_1/XLXN_93 falling

  Data Path: XLXI_670/XLXI_2/XLXI_1/Q to XLXI_670/XLXI_2/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_670/XLXI_2/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_670/XLXI_2/XLXI_38 (XLXI_670/XLXI_2/XLXN_63)
     begin scope: 'XLXI_670/XLXI_2/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_670/XLXI_2/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_670/XLXI_3/XLXI_1/Q (FF)
  Destination:       XLXI_670/XLXI_3/XLXI_5/Q (FF)
  Source Clock:      XLXI_670/XLXI_2/XLXN_93 falling
  Destination Clock: XLXI_670/XLXI_2/XLXN_93 falling

  Data Path: XLXI_670/XLXI_3/XLXI_1/Q to XLXI_670/XLXI_3/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_670/XLXI_3/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_670/XLXI_3/XLXI_38 (XLXI_670/XLXI_3/XLXN_63)
     begin scope: 'XLXI_670/XLXI_3/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_670/XLXI_3/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_670/XLXI_4/XLXI_1/Q (FF)
  Destination:       XLXI_670/XLXI_4/XLXI_5/Q (FF)
  Source Clock:      XLXI_670/XLXI_3/XLXN_93 falling
  Destination Clock: XLXI_670/XLXI_3/XLXN_93 falling

  Data Path: XLXI_670/XLXI_4/XLXI_1/Q to XLXI_670/XLXI_4/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_670/XLXI_4/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_670/XLXI_4/XLXI_38 (XLXI_670/XLXI_4/XLXN_63)
     begin scope: 'XLXI_670/XLXI_4/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_670/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_670/XLXI_5/XLXI_1/Q (FF)
  Destination:       XLXI_670/XLXI_5/XLXI_5/Q (FF)
  Source Clock:      XLXI_670/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_670/XLXI_4/XLXN_93 falling

  Data Path: XLXI_670/XLXI_5/XLXI_1/Q to XLXI_670/XLXI_5/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_670/XLXI_5/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_670/XLXI_5/XLXI_38 (XLXI_670/XLXI_5/XLXN_63)
     begin scope: 'XLXI_670/XLXI_5/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_670/XLXI_5/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_671/XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_671/XLXI_1/XLXI_5/Q (FF)
  Source Clock:      XLXI_670/XLXI_5/XLXN_93 falling
  Destination Clock: XLXI_670/XLXI_5/XLXN_93 falling

  Data Path: XLXI_671/XLXI_1/XLXI_1/Q to XLXI_671/XLXI_1/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_671/XLXI_1/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_671/XLXI_1/XLXI_38 (XLXI_671/XLXI_1/XLXN_63)
     begin scope: 'XLXI_671/XLXI_1/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_671/XLXI_1/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_671/XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_671/XLXI_2/XLXI_5/Q (FF)
  Source Clock:      XLXI_671/XLXI_1/XLXN_93 falling
  Destination Clock: XLXI_671/XLXI_1/XLXN_93 falling

  Data Path: XLXI_671/XLXI_2/XLXI_1/Q to XLXI_671/XLXI_2/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_671/XLXI_2/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_671/XLXI_2/XLXI_38 (XLXI_671/XLXI_2/XLXN_63)
     begin scope: 'XLXI_671/XLXI_2/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_671/XLXI_2/XLXN_93'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_671/XLXI_3/Q (FF)
  Destination:       XLXI_671/XLXI_3/Q (FF)
  Source Clock:      XLXI_671/XLXI_2/XLXN_93 falling
  Destination Clock: XLXI_671/XLXI_2/XLXN_93 falling

  Data Path: XLXI_671/XLXI_3/Q to XLXI_671/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_10_o1_INV_0 (Q_INV_10_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_671/XLXI_3/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_678/Q (FF)
  Destination:       XLXI_678/Q (FF)
  Source Clock:      XLXI_671/XLXI_3/Q rising
  Destination Clock: XLXI_671/XLXI_3/Q rising

  Data Path: XLXI_678/Q to XLXI_678/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_11_o1_INV_0 (Q_INV_11_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1060'
  Clock period: 6.407ns (frequency: 156.089MHz)
  Total number of paths / destination ports: 19 / 4
-------------------------------------------------------------------------
Delay:               6.407ns (Levels of Logic = 6)
  Source:            XLXI_513/Q (FF)
  Destination:       XLXI_514/Q (FF)
  Source Clock:      XLXN_1060 rising
  Destination Clock: XLXN_1060 rising

  Data Path: XLXI_513/Q to XLXI_514/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     end scope: 'XLXI_513:Q'
     INV:I->O             17   0.568   1.027  XLXI_524 (A_P58)
     INV:I->O              1   0.568   0.944  XLXI_540 (XLXN_896)
     AND2:I0->O            1   0.203   0.924  XLXI_536 (XLXN_892)
     OR2:I1->O             1   0.223   0.580  XLXI_538 (XLXN_907)
     begin scope: 'XLXI_514:K'
     LUT3:I2->O            1   0.205   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      6.407ns (2.316ns logic, 4.091ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_1063'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_670/XLXI_1/XLXI_9/Q (FF)
  Destination Clock: XLXN_1063 rising

  Data Path: Clock_P47 to XLXI_670/XLXI_1/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_670/XLXI_1/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_670/XLXI_1/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_670/XLXI_2/XLXI_9/Q (FF)
  Destination Clock: XLXI_670/XLXI_1/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_670/XLXI_2/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_670/XLXI_2/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_670/XLXI_2/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_670/XLXI_3/XLXI_9/Q (FF)
  Destination Clock: XLXI_670/XLXI_2/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_670/XLXI_3/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_670/XLXI_3/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_670/XLXI_3/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_670/XLXI_4/XLXI_9/Q (FF)
  Destination Clock: XLXI_670/XLXI_3/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_670/XLXI_4/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_670/XLXI_4/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_670/XLXI_4/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_670/XLXI_5/XLXI_9/Q (FF)
  Destination Clock: XLXI_670/XLXI_4/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_670/XLXI_5/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_670/XLXI_5/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_670/XLXI_5/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_671/XLXI_1/XLXI_9/Q (FF)
  Destination Clock: XLXI_670/XLXI_5/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_671/XLXI_1/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_671/XLXI_1/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_671/XLXI_1/XLXN_93'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_671/XLXI_2/XLXI_9/Q (FF)
  Destination Clock: XLXI_671/XLXI_1/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_671/XLXI_2/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_671/XLXI_2/XLXI_9:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_671/XLXI_2/XLXN_93'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_671/XLXI_3/Q (FF)
  Destination Clock: XLXI_671/XLXI_2/XLXN_93 falling

  Data Path: Clock_P47 to XLXI_671/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_671/XLXI_3:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_671/XLXI_3/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.133ns (Levels of Logic = 3)
  Source:            Clock_P47 (PAD)
  Destination:       XLXI_678/Q (FF)
  Destination Clock: XLXI_671/XLXI_3/Q rising

  Data Path: Clock_P47 to XLXI_678/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  Clock_P47_IBUF (Clock_P47_IBUF)
     INV:I->O             30   0.568   1.263  XLXI_672 (XLXN_1069)
     begin scope: 'XLXI_678:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.133ns (2.220ns logic, 1.913ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_1060'
  Total number of paths / destination ports: 34 / 7
-------------------------------------------------------------------------
Offset:              10.963ns (Levels of Logic = 8)
  Source:            XLXI_513/Q (FF)
  Destination:       d_P34 (PAD)
  Source Clock:      XLXN_1060 rising

  Data Path: XLXI_513/Q to d_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     end scope: 'XLXI_513:Q'
     INV:I->O             17   0.568   1.027  XLXI_524 (A_P58)
     INV:I->O              1   0.568   0.944  XLXI_117 (XLXN_279)
     AND2:I0->O            1   0.203   0.944  XLXI_114 (XLXN_293)
     OR2:I0->O             1   0.203   0.944  XLXI_115 (XLXN_322)
     AND2:I0->O            1   0.203   0.924  XLXI_147 (XLXN_323)
     OR3:I1->O             1   0.223   0.579  XLXI_110 (d_P34_OBUF)
     OBUF:I->O                 2.571          d_P34_OBUF (d_P34)
    ----------------------------------------
    Total                     10.963ns (4.986ns logic, 5.977ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_670/XLXI_1/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_670/XLXI_1/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_670/XLXI_2/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_670/XLXI_2/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_670/XLXI_3/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_670/XLXI_3/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_670/XLXI_4/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_670/XLXI_4/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_670/XLXI_5/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_670/XLXI_5/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_671/XLXI_1/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_671/XLXI_1/XLXN_93|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_671/XLXI_2/XLXN_93
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_671/XLXI_2/XLXN_93|         |         |    1.950|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_671/XLXI_3/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_671/XLXI_3/Q|    1.950|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_1060
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_1060      |    6.407|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_1063
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_1063      |    3.735|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.77 secs
 
--> 

Total memory usage is 4485880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

