Power Analyzer report for TOP
Tue Jul 16 21:37:30 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Current Drawn from Voltage Supplies Summary
 11. VCCIO Supply Current Drawn by I/O Bank
 12. VCCIO Supply Current Drawn by Voltage
 13. Confidence Metric Details
 14. Signal Activities
 15. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Tue Jul 16 21:37:30 2024            ;
; Quartus Prime Version                  ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition      ;
; Revision Name                          ; TOP                                              ;
; Top-level Entity Name                  ; TOP                                              ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M08SAE144C8GES                                 ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 116.27 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.00 mW                                          ;
; Core Static Thermal Power Dissipation  ; 110.61 mW                                        ;
; I/O Thermal Power Dissipation          ; 5.67 mW                                          ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------+
; Indeterminate Toggle Rates           ;
+--------+-----------------------------+
; Node   ; Reason                      ;
+--------+-----------------------------+
; CLOCK  ; No valid clock domain found ;
; NRESET ; No valid clock domain found ;
+--------+-----------------------------+


+--------------------------------------------------------------------------+
; Operating Conditions Used                                                ;
+---------------------------------------------+----------------------------+
; Setting                                     ; Value                      ;
+---------------------------------------------+----------------------------+
; Device power characteristics                ; Typical                    ;
;                                             ;                            ;
; Voltages                                    ;                            ;
;     VCCA                                    ; 3.00 V                     ;
;     VCC_ONE                                 ; 3.00 V                     ;
;     2.5 V I/O Standard                      ; 2.5 V                      ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                      ;
;                                             ;                            ;
; Auto computed junction temperature          ; 27.1 degrees Celsius       ;
;     Ambient temperature                     ; 25.0 degrees Celsius       ;
;     Junction-to-Case thermal resistance     ; 10.90 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt  ;
;     Heat Sink-to-Ambient thermal resistance ; 7.20 degrees Celsius/Watt  ;
;                                             ;                            ;
; Board model used                            ; None                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                   ;
+------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; I/O        ; 0.04 mW                           ; 0.00 mW                     ; 0.04 mW                        ; 0.00 mW                       ;    0.000                                                  ;
+------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                        ;
+----------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; 0.04 mW (0.04 mW)                 ; 0.00 mW (0.00 mW)                 ; |TOP                                                                                                                                       ;
;     |hard_block:auto_generated_inst                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|hard_block:auto_generated_inst                                                                                                        ;
;     |MatrixMul32Cores:mul_cores                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores                                                                                                            ;
;         |MatrixMul4Cores:cores                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores                                                                                      ;
;             |FLOATING_32BIT_ADD:gen_cores_add[0].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[0].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[1].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[1].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[2].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[2].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[3].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[3].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[4].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[4].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[5].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[5].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[6].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[6].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[7].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[7].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[8].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[8].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[9].add     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[9].add                                              ;
;             |FLOATING_32BIT_ADD:gen_cores_add[10].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[10].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[11].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[11].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[12].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[12].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[13].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[13].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[14].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[14].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[15].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[15].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[16].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[16].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[17].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[17].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[18].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[18].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[19].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[19].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[20].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[20].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[21].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[21].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[22].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[22].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[23].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[23].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[24].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[24].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[25].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[25].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[26].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[26].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[27].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[27].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[28].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[28].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[29].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[29].add                                             ;
;             |FLOATING_32BIT_ADD:gen_cores_add[30].add    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|FLOATING_32BIT_ADD:gen_cores_add[30].add                                             ;
;             |MatrixMulSingleCore:gen_cores_mull[0].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[0].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[0].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[0].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[0].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[1].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[1].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[1].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[1].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[1].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[2].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[2].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[2].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[2].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[2].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[3].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[3].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[3].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[3].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[3].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[4].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[4].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[4].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[4].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[4].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[5].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[5].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[5].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[5].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[5].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[6].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[6].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[6].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[6].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[6].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[7].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[7].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[7].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[7].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[7].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[8].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[8].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[8].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[8].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[8].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[9].core  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[9].core                                           ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[9].core|LATCH_MUL:latch                           ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[9].core|SWITCH_ADD:switch                         ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[9].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add  ;
;             |MatrixMulSingleCore:gen_cores_mull[10].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[10].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[10].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[10].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[10].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[11].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[11].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[11].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[11].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[11].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[12].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[12].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[12].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[12].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[12].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[13].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[13].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[13].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[13].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[13].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[14].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[14].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[14].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[14].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[14].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[15].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[15].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[15].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[15].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[15].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[16].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[16].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[16].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[16].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[16].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[17].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[17].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[17].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[17].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[17].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[18].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[18].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[18].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[18].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[18].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[19].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[19].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[19].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[19].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[19].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[20].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[20].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[20].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[20].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[20].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[21].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[21].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[21].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[21].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[21].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[22].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[22].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[22].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[22].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[22].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[23].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[23].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[23].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[23].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[23].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[24].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[24].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[24].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[24].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[24].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[25].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[25].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[25].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[25].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[25].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[26].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[26].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[26].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[26].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[26].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[27].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[27].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[27].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[27].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[27].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[28].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[28].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[28].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[28].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[28].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[29].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[29].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[29].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[29].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[29].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[30].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[30].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[30].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[30].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[30].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
;             |MatrixMulSingleCore:gen_cores_mull[31].core ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[31].core                                          ;
;                 |LATCH_MUL:latch                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[31].core|LATCH_MUL:latch                          ;
;                 |SWITCH_ADD:switch                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[31].core|SWITCH_ADD:switch                        ;
;                     |FLOATING_32BIT_ADD:add              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |TOP|MatrixMul32Cores:mul_cores|MatrixMul4Cores:cores|MatrixMulSingleCore:gen_cores_mull[31].core|SWITCH_ADD:switch|FLOATING_32BIT_ADD:add ;
+----------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO          ; 2.27 mA                 ; 0.00 mA                   ; 2.27 mA                  ; 2.27 mA                          ;
; VCCA           ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCC_ONE        ; 36.87 mA                ; 0.00 mA                   ; 36.87 mA                 ; 36.87 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 1B       ; 2.5V          ; 0.26 mA             ; 0.00 mA               ; 0.26 mA              ;
; 2        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 3        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 4        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 5        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 6        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 7        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 8        ; 2.5V          ; 0.26 mA             ; 0.00 mA               ; 0.26 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 2.27 mA                 ; 0.00 mA                   ; 2.27 mA                  ; 2.27 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                   ;
+----------------------------------------------------------------------------------------+-----------+-----------+------------+---------------+
; Data Source                                                                            ; Total     ; Pin       ; Registered ; Combinational ;
+----------------------------------------------------------------------------------------+-----------+-----------+------------+---------------+
; Simulation (from file)                                                                 ;           ;           ;            ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)  ; 0 (0.0%)  ; 0 (100.0%) ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)  ; 0 (0.0%)  ; 0 (100.0%) ; 0 (0.0%)      ;
;                                                                                        ;           ;           ;            ;               ;
; Node, entity or clock assignment                                                       ;           ;           ;            ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)  ; 0 (0.0%)  ; 0 (100.0%) ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 0 (0.0%)  ; 0 (0.0%)  ; 0 (100.0%) ; 0 (0.0%)      ;
;                                                                                        ;           ;           ;            ;               ;
; Vectorless estimation                                                                  ;           ;           ;            ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 3 (25.0%) ; 1 (10.0%) ; 0 (100.0%) ; 2 (100.0%)    ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 3 (25.0%) ; 1 (10.0%) ; 0 (100.0%) ; 2 (100.0%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 3 (25.0%) ; 1 (10.0%) ; 0 (100.0%) ; 2 (100.0%)    ;
;                                                                                        ;           ;           ;            ;               ;
; Default assignment                                                                     ;           ;           ;            ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)  ; 0 (0.0%)  ; 0 (100.0%) ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 9 (75.0%) ; 9 (90.0%) ; 0 (100.0%) ; 0 (0.0%)      ;
;                                                                                        ;           ;           ;            ;               ;
; Assumed 0                                                                              ;           ;           ;            ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 9 (75.0%) ; 9 (90.0%) ; 0 (100.0%) ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+-----------+-----------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 16 21:37:29 2024
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off TOP -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332068): No clocks defined in design.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08SAE144C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 116.27 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 758 megabytes
    Info: Processing ended: Tue Jul 16 21:37:30 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


