Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort medium
Design : priority_fsm
Version: U-2022.12-SP7-3
Date   : Mon Mar  3 20:47:00 2025
****************************************


Library(s) Used:

    tcb018gbwp7ttc (File: /technology/TSMC_180nm_BCD/STD/tcb018gbwp7t_290a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.db)


Operating Conditions: NCCOM   Library: tcb018gbwp7ttc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
priority_fsm           ZeroWireload      tcb018gbwp7ttc


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 237.7434 uW   (78%)
  Net Switching Power  =  67.4965 uW   (22%)
                         ---------
Total Dynamic Power    = 305.2399 uW  (100%)

Cell Leakage Power     =   5.1785 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.1467        1.4643e-02            2.3420            0.1613  (  52.85%)
combinational  9.1069e-02        5.2854e-02            2.8365            0.1439  (  47.15%)
--------------------------------------------------------------------------------------------------
Total              0.2377 mW     6.7496e-02 mW         5.1785 nW         0.3052 mW
1
