0.6
2019.2
Nov  6 2019
21:42:20
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_package.sv,1752935466,systemVerilog,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_top.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/CPU/regex_cpu_pipelined.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_fixed.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_rr.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_fixed.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_rr_n.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_rr.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/channel_iface.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/coprocessor_top.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_and_station.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_interfaced.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/switch.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_single.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_token_ring.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/vectorial_engine.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/fifo.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/bram.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/cache_block_directly_mapped_broadcast.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/memory_read_iface.sv;/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/sim/AXI_top_tb_multiple_tests_from_csv.sv,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_top.sv,,$unit_AXI_package_sv;AXI_package,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_top.sv,1752935992,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/CPU/instruction_package.sv,,AXI_top,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/CPU/instruction_package.sv,1752936340,systemVerilog,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_package.sv,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_fixed.sv,,instruction_package,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/CPU/regex_cpu_pipelined.sv,1752936421,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/switch.sv,,regex_cpu_pipelined,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_fixed.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_rr.sv,,arbiter_2_fixed,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_2_rr.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_fixed.sv,,arbiter_2_rr,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_fixed.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_rr_n.sv,,arbiter_fixed,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbiter_rr_n.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv,,arbiter_rr_n,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_rr.sv,,arbitration_logic_fixed,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/arbiters/arbitration_logic_rr.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/bram.sv,,arbitration_logic_rr,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/channel_iface.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/coprocessor_package.sv,,channel_iface,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/coprocessor_package.sv,1752935466,systemVerilog,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/AXI/AXI_package.sv,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/coprocessor_top.sv,,coprocessor_package,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/coprocessor_top.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_and_station.sv,,coprocessor_top,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_and_station.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_interfaced.sv,,engine_and_station,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/engine_interfaced.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/fifo.sv,,engine_interfaced,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/switch.sv,1752936238,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_single.sv,,switch,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_single.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_token_ring.sv,,topology_single,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/topology_token_ring.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/vectorial_engine.sv,,topology_token_ring,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/vectorial_engine.sv,1753103811,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/sim/AXI_top_tb_multiple_tests_from_csv.sv,,vectorial_engine,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/fifo.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/memory_read_iface.sv,,fifo,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/bram.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/cache_block_directly_mapped_broadcast.sv,,bram,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/cache_block_directly_mapped_broadcast.sv,1752936622,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/coprocessor/channel_iface.sv,,cache_block_directly_mapped_broadcast,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/memories/memory_read_iface.sv,1752935466,systemVerilog,,/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/rtl/CPU/regex_cpu_pipelined.sv,,memory_read_iface,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/sim/AXI_top_tb_from_compiled.sv,1753100907,systemVerilog,,,,AXI_top_tb_from_compiled,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/hdl_src/sim/AXI_top_tb_multiple_tests_from_csv.sv,1753104156,systemVerilog,,,,AXI_top_tb_multiple_tests_from_csv,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/0eaf/hdl;../../../../regex_copro.srcs/sources_1/bd/re2_copro/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/simo/Projects/Multidisciplinary_Project/CICERO/proj/regex_copro/regex_copro.sim/sim_1/behav/xsim/glbl.v,1752946136,verilog,,,,glbl,,axi_vip_v1_1_6;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,,,,,,
