Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu May 17 21:31:07 2018
| Host             : integrators running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file shellTop_power_routed.rpt -pb shellTop_power_summary_routed.pb -rpx shellTop_power_routed.rpx
| Design           : shellTop
| Device           : xcku115-flva1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.801        |
| Device Static (W)        | 1.460        |
| Total Off-Chip Power (W) | 0.127        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 91.8         |
| Junction Temperature (C) | 33.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.608 |       34 |       --- |             --- |
| CLB Logic                |     0.165 |   179043 |       --- |             --- |
|   LUT as Logic           |     0.073 |    62565 |    663360 |            9.43 |
|   LUT as Distributed RAM |     0.066 |     5874 |    293760 |            2.00 |
|   LUT as Shift Register  |     0.015 |      945 |    293760 |            0.32 |
|   Register               |     0.009 |    82391 |   1326720 |            6.21 |
|   CARRY8                 |     0.002 |     1262 |     82920 |            1.52 |
|   F7/F8 Muxes            |    <0.001 |     1691 |    663360 |            0.25 |
|   Others                 |    <0.001 |     3628 |       --- |             --- |
| Signals                  |     0.185 |   159881 |       --- |             --- |
| Block RAM                |     0.893 |      139 |      2160 |            6.44 |
| MMCM                     |     0.218 |        2 |        24 |            8.33 |
| PLL                      |     0.221 |        3 |       --- |             --- |
| DSPs                     |     0.005 |       47 |      5520 |            0.85 |
| I/O                      |     0.756 |      122 |       624 |           19.55 |
| GTH                      |     2.452 |        9 |        48 |           18.75 |
| Hard IPs                 |     0.298 |        1 |       --- |             --- |
|   PCIE                   |     0.298 |        1 |         6 |           16.67 |
| Static Power             |     1.460 |          |           |                 |
| Total                    |     7.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     3.179 |       2.637 |      0.542 |
| Vccaux     |       1.800 |     0.481 |       0.239 |      0.242 |
| Vccaux_io  |       1.800 |     0.314 |       0.152 |      0.162 |
| Vccint_io  |       0.950 |     0.422 |       0.375 |      0.047 |
| Vcco33     |       3.300 |     0.001 |       0.001 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.209 |       0.209 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.069 |       0.022 |      0.047 |
| MGTAVcc    |       1.000 |     1.358 |       1.329 |      0.029 |
| MGTAVtt    |       1.200 |     0.614 |       0.573 |      0.041 |
| MGTVccaux  |       1.800 |     0.040 |       0.040 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_DATA                                                                                   | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                                                                                                                                                                       |             6.4 |
| PCIe_axi_aclk                                                                              | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                  |             4.0 |
| c0_sys_clk_p                                                                               | c0_sys_clk_p                                                                                                                                                                                                                                                                                                             |             3.3 |
| clk_out1_shell_clk_wiz_0_0                                                                 | shell_i/clk_wiz_0/inst/clk_out1_shell_clk_wiz_0_0                                                                                                                                                                                                                                                                        |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                     |            33.0 |
| mcap_clk                                                                                   | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK                                                                                                                                                                                                                                                                |             8.0 |
| mmcm_clkout0                                                                               | shell_i/mem_interface/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                     |             3.8 |
| mmcm_clkout5                                                                               | shell_i/mem_interface/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                     |            15.0 |
| mmcm_clkout6                                                                               | shell_i/mem_interface/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                     |             7.5 |
| pipe_clk                                                                                   | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                                                                                                                     |             4.0 |
| pll_clk[0]                                                                                 | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                                                                                                                         |             0.5 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[0]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]                                                                                 | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                                                                                                                         |             0.5 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[1]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]                                                                                 | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                                                                                                                         |             0.5 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                  |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                   |             3.8 |
| pll_clk[2]_DIV                                                                             | shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                   |             3.8 |
| qpll0outclk_out                                                                            | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/bd_01e2_xpcs_0_gt_common_wrapper_i/common_inst/qpll0outclk_out                                                                                                                                                                     |             0.2 |
| qpll0outrefclk_out                                                                         | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/bd_01e2_xpcs_0_gt_common_wrapper_i/common_inst/qpll0outrefclk_out                                                                                                                                                                  |             6.4 |
| qpll1outclk_out[0]                                                                         | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outclk_out[0]_1                                                                       | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outrefclk_out[0]                                                                      | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| qpll1outrefclk_out[0]_1                                                                    | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| refclk200                                                                                  | refclk200                                                                                                                                                                                                                                                                                                                |             5.0 |
| refclk_p                                                                                   | refclk_p                                                                                                                                                                                                                                                                                                                 |             6.4 |
| rxoutclk_out[0]_2                                                                          | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                             |             3.2 |
| rxrecclk_out                                                                               | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/CLK                                                                                                                                                                                                 |             6.4 |
| shell_i/PCIe/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                               | shell_i/PCIe/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                             |            10.0 |
| shell_i/PCIe/util_ds_buf/U0/IBUF_OUT[0]                                                    | shell_i/PCIe/util_ds_buf/U0/IBUF_OUT[0]                                                                                                                                                                                                                                                                                  |            10.0 |
| shell_i/mb_system/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                            | shell_i/mb_system/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                                                                                         |            33.3 |
| shell_i/mb_system/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                          | shell_i/mb_system/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                                                                                                  |            33.3 |
| txoutclk_out[0]                                                                            | shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]                             |             3.2 |
| txoutclk_out[3]                                                                            | shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3]              |             2.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                       | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| shellTop                                                                                                                                   |     5.801 |
|   dbg_hub                                                                                                                                  |     0.003 |
|     inst                                                                                                                                   |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                                                   |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                                                               |     0.002 |
|           U_ICON_INTERFACE                                                                                                                 |     0.002 |
|             U_CMD1                                                                                                                         |    <0.001 |
|             U_CMD2                                                                                                                         |    <0.001 |
|             U_CMD3                                                                                                                         |    <0.001 |
|             U_CMD4                                                                                                                         |    <0.001 |
|             U_CMD5                                                                                                                         |    <0.001 |
|             U_CMD6_RD                                                                                                                      |    <0.001 |
|               U_RD_FIFO                                                                                                                    |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                                      |    <0.001 |
|                   inst_fifo_gen                                                                                                            |    <0.001 |
|                     gconvfifo.rf                                                                                                           |    <0.001 |
|                       grf.rf                                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                |    <0.001 |
|                           gras.rsts                                                                                                        |    <0.001 |
|                           rpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                           gwas.wsts                                                                                                        |    <0.001 |
|                           wpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                              |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                    |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                              |    <0.001 |
|                         rstblk                                                                                                             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                         |    <0.001 |
|             U_CMD6_WR                                                                                                                      |    <0.001 |
|               U_WR_FIFO                                                                                                                    |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                                      |    <0.001 |
|                   inst_fifo_gen                                                                                                            |    <0.001 |
|                     gconvfifo.rf                                                                                                           |    <0.001 |
|                       grf.rf                                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                             |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                           gras.rsts                                                                                                        |    <0.001 |
|                           rpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                           gwas.wsts                                                                                                        |    <0.001 |
|                           wpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                              |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                    |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                              |    <0.001 |
|                         rstblk                                                                                                             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                         |    <0.001 |
|             U_CMD7_CTL                                                                                                                     |    <0.001 |
|             U_CMD7_STAT                                                                                                                    |    <0.001 |
|             U_STATIC_STATUS                                                                                                                |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                                        |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                   |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                                            |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                                |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                                  |    <0.001 |
|             U_TIMER                                                                                                                        |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                    |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                                                               |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                                   |    <0.001 |
|           U_CMD                                                                                                                            |    <0.001 |
|           U_STAT                                                                                                                           |    <0.001 |
|           U_SYNC                                                                                                                           |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                      |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                    |    <0.001 |
|   pr_i                                                                                                                                     |     0.063 |
|     axi_dwidth_converter_0                                                                                                                 |     0.010 |
|       inst                                                                                                                                 |     0.010 |
|         gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                      |     0.010 |
|           USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                           |     0.004 |
|             r.r_pipe                                                                                                                       |     0.004 |
|           USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                   |    <0.001 |
|           USE_READ.read_addr_inst                                                                                                          |     0.001 |
|             GEN_CMD_QUEUE.cmd_queue                                                                                                        |     0.001 |
|           USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                 |     0.003 |
|           USE_WRITE.write_addr_inst                                                                                                        |    <0.001 |
|             GEN_CMD_QUEUE.cmd_queue                                                                                                        |    <0.001 |
|           si_register_slice_inst                                                                                                           |     0.002 |
|             ar.ar_pipe                                                                                                                     |    <0.001 |
|             aw.aw_pipe                                                                                                                     |    <0.001 |
|     axis_data_fifo_0                                                                                                                       |     0.002 |
|       inst                                                                                                                                 |     0.002 |
|         gen_fifo_generator.fifo_generator_inst                                                                                             |     0.002 |
|           inst_fifo_gen                                                                                                                    |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                                                                        |     0.002 |
|               grf.rf                                                                                                                       |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                   |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                        |    <0.001 |
|                   grss.rsts                                                                                                                |    <0.001 |
|                     c1                                                                                                                     |    <0.001 |
|                     c2                                                                                                                     |    <0.001 |
|                   rpntr                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                   |    <0.001 |
|                   gwss.wsts                                                                                                                |    <0.001 |
|                     c0                                                                                                                     |    <0.001 |
|                     c1                                                                                                                     |    <0.001 |
|                   wpntr                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                      |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                 |     0.001 |
|                     inst_blk_mem_gen                                                                                                       |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                                                 |     0.001 |
|                         valid.cstr                                                                                                         |     0.001 |
|                           ramloop[0].ram.r                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                |    <0.001 |
|                           ramloop[1].ram.r                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                |    <0.001 |
|                           ramloop[2].ram.r                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                |    <0.001 |
|                 rstblk                                                                                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                             |    <0.001 |
|     conv_layer_0                                                                                                                           |     0.051 |
|       inst                                                                                                                                 |     0.051 |
|         conv_layer_CTRL_BUS_s_axi_U                                                                                                        |     0.002 |
|         conv_layer_fadd_3bkb_U1                                                                                                            |     0.006 |
|           conv_layer_ap_fadd_6_full_dsp_32_u                                                                                               |     0.005 |
|             U0                                                                                                                             |     0.005 |
|               i_synth                                                                                                                      |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                                                                           |     0.005 |
|                   SPEED_OP.DSP.OP                                                                                                          |     0.005 |
|                     A_IP_DELAY                                                                                                             |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     B_IP_DELAY                                                                                                             |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                                                                 |     0.002 |
|                       DSP2                                                                                                                 |    <0.001 |
|                       LEAD16_DELAY                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       SUM_DELAY                                                                                                            |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       SUM_LSBS_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                                                                                |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                                                                                 |    <0.001 |
|                         CARRY_ZERO_DET                                                                                                     |    <0.001 |
|                       Z_14_LZD_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                     DSP48E1_BODY.EXP                                                                                                       |     0.001 |
|                       A_EXP_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       A_SIGN_DELAY                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       BMA_EXP_DELAY                                                                                                        |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       B_EXP_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       B_SIGN_DELAY                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       CANCELLATION_DELAY                                                                                                   |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       COND_DET_A                                                                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                        |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                                                                   |    <0.001 |
|                       COND_DET_B                                                                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                        |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                                                                |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                                                                   |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                                                                   |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       NUMB_CMP                                                                                                             |    <0.001 |
|                         NOT_FAST.CMP                                                                                                       |    <0.001 |
|                           C_CHAIN                                                                                                          |    <0.001 |
|                       STATE_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       SUB_DELAY                                                                                                            |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                                                                            |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                                                                  |     0.001 |
|                       FULL_USAGE_DSP.LOD                                                                                                   |    <0.001 |
|                         DIST_DELAY                                                                                                         |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                         SHIFT_DELAY                                                                                                        |    <0.001 |
|                           i_pipe                                                                                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                                                                            |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                                                                       |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                                                                             |     0.001 |
|                     OP                                                                                                                     |    <0.001 |
|         conv_layer_fcmp_3dEe_U3                                                                                                            |    <0.001 |
|           conv_layer_ap_fcmp_0_no_dsp_32_u                                                                                                 |    <0.001 |
|             U0                                                                                                                             |    <0.001 |
|               i_synth                                                                                                                      |    <0.001 |
|                 COMP_OP.SPD.OP                                                                                                             |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                                                                             |    <0.001 |
|                     CARRY_ZERO_DET                                                                                                         |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                                                                           |    <0.001 |
|                     WIDE_NOR                                                                                                               |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                                                                    |    <0.001 |
|                     C_CHAIN                                                                                                                |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                                                                           |     0.000 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                                                                              |    <0.001 |
|                     CARRY_ZERO_DET                                                                                                         |    <0.001 |
|         conv_layer_fmul_3cud_U2                                                                                                            |     0.003 |
|           conv_layer_ap_fmul_3_max_dsp_32_u                                                                                                |     0.002 |
|             U0                                                                                                                             |     0.002 |
|               i_synth                                                                                                                      |     0.002 |
|                 MULT.OP                                                                                                                    |     0.002 |
|                   EXP                                                                                                                      |    <0.001 |
|                     A_OR_B_IS_INF_DELAY                                                                                                    |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     A_OR_B_IS_NAN_DELAY                                                                                                    |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     A_OR_B_IS_ZERO_DELAY                                                                                                   |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     COND_DET_A                                                                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                                                                     |    <0.001 |
|                     COND_DET_B                                                                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                                                                     |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                                                                        |    <0.001 |
|                       Q_DEL                                                                                                                |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                     INF_X_ZERO_DELAY                                                                                                       |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     IP_SIGN_DELAY                                                                                                          |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     PROD_DELAY                                                                                                             |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     SIG_DELAY                                                                                                              |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                     STATE_DELAY                                                                                                            |    <0.001 |
|                       i_pipe                                                                                                               |    <0.001 |
|                   MULT                                                                                                                     |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                                                       |     0.001 |
|                       DSP1                                                                                                                 |    <0.001 |
|                       DSP2                                                                                                                 |     0.001 |
|                       ZD0_DEL                                                                                                              |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                   OP                                                                                                                       |    <0.001 |
|                   R_AND_R                                                                                                                  |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                                                                                   |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.EXP_DEL                                                                                           |    <0.001 |
|                         i_pipe                                                                                                             |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                                                       |    <0.001 |
|         conv_layer_mem_m_axi_U                                                                                                             |     0.017 |
|           bus_read                                                                                                                         |     0.009 |
|             buff_rdata                                                                                                                     |     0.005 |
|             fifo_rctl                                                                                                                      |    <0.001 |
|             fifo_rreq                                                                                                                      |     0.001 |
|             rs_rdata                                                                                                                       |    <0.001 |
|             rs_rreq                                                                                                                        |    <0.001 |
|           bus_write                                                                                                                        |     0.008 |
|             buff_wdata                                                                                                                     |     0.004 |
|             bus_equal_gen.fifo_burst                                                                                                       |    <0.001 |
|             fifo_resp                                                                                                                      |    <0.001 |
|             fifo_resp_to_user                                                                                                              |    <0.001 |
|             fifo_wreq                                                                                                                      |     0.001 |
|             rs_wreq                                                                                                                        |    <0.001 |
|           wreq_throttl                                                                                                                     |    <0.001 |
|         conv_layer_mul_32eOg_U10                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U11                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U12                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U13                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U14                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U15                                                                                                           |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U16                                                                                                           |     0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |     0.001 |
|         conv_layer_mul_32eOg_U4                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U5                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U6                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U7                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U8                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|         conv_layer_mul_32eOg_U9                                                                                                            |    <0.001 |
|           conv_layer_mul_32eOg_MulnS_0_U                                                                                                   |    <0.001 |
|     pcl_axifull_bridge_0                                                                                                                   |     0.000 |
|     pcl_axilite_bridge_0                                                                                                                   |     0.000 |
|   shell_i                                                                                                                                  |     5.735 |
|     PCIe                                                                                                                                   |     3.632 |
|       util_ds_buf                                                                                                                          |     0.000 |
|         U0                                                                                                                                 |     0.000 |
|       xdma_0                                                                                                                               |     3.632 |
|         inst                                                                                                                               |     3.632 |
|           pcie3_ip_i                                                                                                                       |     2.683 |
|             inst                                                                                                                           |     2.683 |
|               gt_top_i                                                                                                                     |     2.149 |
|                 gt_wizard.gtwizard_top_i                                                                                                   |     2.125 |
|                   shell_xdma_0_0_pcie3_ip_gt_i                                                                                             |     2.123 |
|                     inst                                                                                                                   |     2.123 |
|                       gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst                                                |     2.123 |
|                         gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst                        |     1.060 |
|                           channel_inst                                                                                                     |     1.060 |
|                         gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst                        |     1.062 |
|                           channel_inst                                                                                                     |     1.062 |
|                         gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst                |    <0.001 |
|                           common_inst                                                                                                      |    <0.001 |
|                         gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst                |    <0.001 |
|                           common_inst                                                                                                      |    <0.001 |
|                 phy_clk_i                                                                                                                  |    <0.001 |
|                 phy_lane[0].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[0].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[1].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[1].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[2].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[2].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[3].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[3].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[4].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[4].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[5].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[5].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[6].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[6].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[7].phy_rxeq_i                                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                 phy_lane[7].phy_txeq_i                                                                                                     |     0.002 |
|                   sync_coeff                                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_preset                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                 phy_rst_i                                                                                                                  |     0.003 |
|                   sync_cplllock                                                                                                            |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                   sync_gtpowergood                                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                                |    <0.001 |
|                   sync_phystatus                                                                                                           |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                                |    <0.001 |
|                   sync_prst_n                                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                   sync_qpll1lock                                                                                                           |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                   sync_rxresetdone                                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                                |    <0.001 |
|                   sync_txprogdivresetdone                                                                                                  |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                   sync_txresetdone                                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                                |    <0.001 |
|                   sync_txsync_done                                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                                |    <0.001 |
|               pcie3_uscale_top_inst                                                                                                        |     0.533 |
|                 init_ctrl_inst                                                                                                             |     0.001 |
|                 pcie3_uscale_wrapper_inst                                                                                                  |     0.491 |
|                   bram_inst                                                                                                                |     0.179 |
|                     bram_cpl_inst                                                                                                          |     0.063 |
|                       CPL_FIFO_16KB.bram_16k_inst                                                                                          |     0.063 |
|                     bram_rep_inst                                                                                                          |     0.061 |
|                       bram_rep_8k_inst                                                                                                     |     0.061 |
|                     bram_req_inst                                                                                                          |     0.055 |
|                       bram_req_8k_inst                                                                                                     |     0.055 |
|                 pipe_pipeline_inst                                                                                                         |     0.029 |
|                   pipe_2_lane.pipe_lane_1_inst                                                                                             |     0.004 |
|                   pipe_4_lane.pipe_lane_2_inst                                                                                             |     0.004 |
|                   pipe_4_lane.pipe_lane_3_inst                                                                                             |     0.004 |
|                   pipe_8_lane.pipe_lane_4_inst                                                                                             |     0.003 |
|                   pipe_8_lane.pipe_lane_5_inst                                                                                             |     0.003 |
|                   pipe_8_lane.pipe_lane_6_inst                                                                                             |     0.003 |
|                   pipe_8_lane.pipe_lane_7_inst                                                                                             |     0.003 |
|                   pipe_lane_0_inst                                                                                                         |     0.004 |
|                   pipe_misc_inst                                                                                                           |     0.001 |
|                 tph_tbl_inst                                                                                                               |     0.012 |
|               rxcdrhold_i                                                                                                                  |    <0.001 |
|                 sync_rxcdrhold_req                                                                                                         |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                                  |    <0.001 |
|               user_lnk_up_cdc                                                                                                              |    <0.001 |
|               user_reset_cdc                                                                                                               |    <0.001 |
|           ram_top                                                                                                                          |     0.451 |
|             C2H_PCIE_DSC_CPLD_RAM                                                                                                          |     0.032 |
|             MASTER_READ_BRAM                                                                                                               |     0.046 |
|               genblk1[0].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[1].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[2].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[3].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|             MASTER_WRITE_FIFO                                                                                                              |     0.005 |
|               genblk1[0].u_buffermem                                                                                                       |     0.001 |
|                 U0                                                                                                                         |     0.001 |
|                   inst_blk_mem_gen                                                                                                         |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.001 |
|                       valid.cstr                                                                                                           |     0.001 |
|                         ramloop[0].ram.r                                                                                                   |     0.001 |
|                           prim_noinit.ram                                                                                                  |     0.001 |
|               genblk1[1].u_buffermem                                                                                                       |     0.001 |
|                 U0                                                                                                                         |     0.001 |
|                   inst_blk_mem_gen                                                                                                         |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.001 |
|                       valid.cstr                                                                                                           |     0.001 |
|                         ramloop[0].ram.r                                                                                                   |     0.001 |
|                           prim_noinit.ram                                                                                                  |     0.001 |
|               genblk1[2].u_buffermem                                                                                                       |     0.001 |
|                 U0                                                                                                                         |     0.001 |
|                   inst_blk_mem_gen                                                                                                         |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.001 |
|                       valid.cstr                                                                                                           |     0.001 |
|                         ramloop[0].ram.r                                                                                                   |     0.001 |
|                           prim_noinit.ram                                                                                                  |     0.001 |
|               genblk1[3].u_buffermem                                                                                                       |     0.001 |
|                 U0                                                                                                                         |     0.001 |
|                   inst_blk_mem_gen                                                                                                         |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.001 |
|                       valid.cstr                                                                                                           |     0.001 |
|                         ramloop[0].ram.r                                                                                                   |     0.001 |
|                           prim_noinit.ram                                                                                                  |     0.001 |
|             gen_c2h_bram.C2H_DAT0_FIFO                                                                                                     |     0.047 |
|               genblk1[0].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[1].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[2].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[3].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|             gen_c2h_bram.C2H_DAT1_FIFO                                                                                                     |     0.047 |
|               genblk1[0].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[1].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[2].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[3].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|             gen_c2h_bram.C2H_DAT2_FIFO                                                                                                     |     0.047 |
|               genblk1[0].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[1].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[2].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[3].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|             gen_c2h_bram.C2H_DAT3_FIFO                                                                                                     |     0.047 |
|               genblk1[0].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[1].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[2].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|               genblk1[3].u_buffermem                                                                                                       |     0.012 |
|                 U0                                                                                                                         |     0.012 |
|                   inst_blk_mem_gen                                                                                                         |     0.012 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.012 |
|                       valid.cstr                                                                                                           |     0.012 |
|                         ramloop[0].ram.r                                                                                                   |     0.012 |
|                           prim_noinit.ram                                                                                                  |     0.012 |
|             gen_h2c_bram.H2C_DAT0_FIFO                                                                                                     |     0.045 |
|               genblk1[0].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[1].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[2].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[3].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|             gen_h2c_bram.H2C_DAT1_FIFO                                                                                                     |     0.045 |
|               genblk1[0].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[1].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[2].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[3].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|             gen_h2c_bram.H2C_DAT2_FIFO                                                                                                     |     0.045 |
|               genblk1[0].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[1].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[2].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[3].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|             gen_h2c_bram.H2C_DAT3_FIFO                                                                                                     |     0.045 |
|               genblk1[0].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[1].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[2].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|               genblk1[3].u_buffermem                                                                                                       |     0.011 |
|                 U0                                                                                                                         |     0.011 |
|                   inst_blk_mem_gen                                                                                                         |     0.011 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                   |     0.011 |
|                       valid.cstr                                                                                                           |     0.011 |
|                         ramloop[0].ram.r                                                                                                   |     0.011 |
|                           prim_noinit.ram                                                                                                  |     0.011 |
|           udma_wrapper                                                                                                                     |     0.497 |
|             dma_top                                                                                                                        |     0.497 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_0_5                                  |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg_0_7_0_2                                      |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg_0_7_0_3                                       |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_5                                      |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg_0_7_0_3                                       |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0                                 |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_0_5                                    |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_0_5                                     |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_6_11                                    |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg_0_7_0_2                                |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_0_5                                       |    <0.001 |
|               axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg_0_7_0_2                                        |    <0.001 |
|               axi4mm_bridge_top_inst                                                                                                       |     0.013 |
|                 axi4mm_axi_mm_master_top_inst                                                                                              |     0.012 |
|                   axi4mm_axi_mm_master_rd                                                                                                  |     0.005 |
|                     m_axi_araddrissueq_reg_0_1_0_5                                                                                         |    <0.001 |
|                     m_axi_araddrissueq_reg_0_1_12_17                                                                                       |    <0.001 |
|                     m_axi_araddrissueq_reg_0_1_6_11                                                                                        |    <0.001 |
|                     m_axi_ardwlenissueq_reg_0_1_0_5                                                                                        |    <0.001 |
|                     m_axi_bardecq_reg_r1_0_1_1_1                                                                                           |    <0.001 |
|                     m_axi_bardecq_reg_r2_0_1_0_0                                                                                           |    <0.001 |
|                     m_axi_bardecq_reg_r2_0_1_1_1                                                                                           |    <0.001 |
|                     m_axi_funcq_reg_0_1_0_5                                                                                                |    <0.001 |
|                   axi4mm_axi_mm_master_wr_inst                                                                                             |     0.002 |
|                     m_axi_awaddrq_reg_0_15_0_5                                                                                             |    <0.001 |
|                     m_axi_awaddrq_reg_0_15_12_17                                                                                           |    <0.001 |
|                     m_axi_awaddrq_reg_0_15_6_11                                                                                            |    <0.001 |
|                     m_axi_awdwlenq_reg_0_15_0_5                                                                                            |    <0.001 |
|                     m_axi_awfirstdwbestq_reg_0_15_0_3                                                                                      |    <0.001 |
|                     m_axi_awlastdwbestq_reg_0_15_0_3                                                                                       |    <0.001 |
|                     m_axi_bardecq_reg_r1_0_15_0_0                                                                                          |    <0.001 |
|                     m_axi_bardecq_reg_r1_0_15_1_1                                                                                          |    <0.001 |
|                     m_axi_bardecq_reg_r2_0_15_1_1                                                                                          |    <0.001 |
|                     m_axi_funcq_reg_0_15_0_5                                                                                               |    <0.001 |
|                   axi4mm_axi_str_masterbr_rdtlp_inst                                                                                       |     0.002 |
|                   axi4mm_axi_str_masterbridge_wrrd_inst                                                                                    |     0.003 |
|                 axi4mm_axi_mm_master_top_soft_dma_inst                                                                                     |    <0.001 |
|               base                                                                                                                         |     0.019 |
|                 CFG_INST                                                                                                                   |     0.004 |
|                 IRQ_INST                                                                                                                   |     0.012 |
|                   arbirq                                                                                                                   |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|                     genarb[4].inst                                                                                                         |    <0.001 |
|                     genarb[5].inst                                                                                                         |    <0.001 |
|                     genarb[6].inst                                                                                                         |    <0.001 |
|                     genarb[7].inst                                                                                                         |    <0.001 |
|                     genarb[8].inst                                                                                                         |    <0.001 |
|                   msix_req.msix_ctl                                                                                                        |    <0.001 |
|                   msix_req.pf0_msix_table                                                                                                  |     0.009 |
|                   usr_irq_xpm_cdc                                                                                                          |    <0.001 |
|                 TAR_BRDG                                                                                                                   |    <0.001 |
|                 cq_axilt_slv                                                                                                               |     0.001 |
|                   DAT_FIFO                                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   REQ_FIFO                                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                 usr_axilt_slv                                                                                                              |    <0.001 |
|                   DAT_FIFO                                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   REQ_FIFO                                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|               dma_enable.aximm.dma_aximm                                                                                                   |     0.040 |
|                 axi4mm_axi_mm_master_rd                                                                                                    |     0.006 |
|                   m_axi_araddrissueq_reg_0_15_0_5                                                                                          |    <0.001 |
|                   m_axi_araddrissueq_reg_0_15_12_17                                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_15_18_23                                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_15_24_29                                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_15_6_11                                                                                         |    <0.001 |
|                   m_axi_archnlIdIssueq_reg_0_15_0_0                                                                                        |    <0.001 |
|                   m_axi_archnlIdIssueq_reg_0_15_1_1                                                                                        |    <0.001 |
|                   m_axi_arlenissueq_reg_0_15_0_5                                                                                           |    <0.001 |
|                   m_axi_arprotissueq_reg_0_15_0_2                                                                                          |    <0.001 |
|                   m_axi_arsizeissueq_reg_0_15_0_2                                                                                          |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_0_5                                                                                                 |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_102_107                                                                                             |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_108_113                                                                                             |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_120_125                                                                                             |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_12_17                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_18_23                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_24_29                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_30_35                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_36_41                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_42_47                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_48_53                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_54_59                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_60_65                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_66_71                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_6_11                                                                                                |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_72_77                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_78_83                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_84_89                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_90_95                                                                                               |    <0.001 |
|                   rdDataBuf_ff_reg_0_7_96_101                                                                                              |    <0.001 |
|                   rdreqIdq_ff_reg_0_3_0_0                                                                                                  |    <0.001 |
|                   rdreqIdq_ff_reg_0_3_1_1                                                                                                  |    <0.001 |
|                   rdreqIdq_ff_reg_0_3_2_2                                                                                                  |    <0.001 |
|                   rdreqIdq_ff_reg_0_3_3_3                                                                                                  |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_0_0                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_1_1                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_2_2                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_3_3                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_4_4                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_5_5                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_6_6                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_7_7                                                                                          |    <0.001 |
|                   rdreqRunBufAddrq_ff_reg_0_3_8_8                                                                                          |    <0.001 |
|                   rrsp_ChnlIdq_reg_0_15_0_0                                                                                                |    <0.001 |
|                   rrsp_ChnlIdq_reg_0_15_1_1                                                                                                |    <0.001 |
|                 axi4mm_axi_mm_master_wr                                                                                                    |     0.030 |
|                   WPL_FIFO                                                                                                                 |    <0.001 |
|                     MemArray_reg_0_15_0_5                                                                                                  |    <0.001 |
|                     MemArray_reg_0_15_12_17                                                                                                |    <0.001 |
|                     MemArray_reg_0_15_6_11                                                                                                 |    <0.001 |
|                   WTLP_DAT_FIFO                                                                                                            |     0.008 |
|                     MemArray_reg_0_7_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                                                               |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                                                               |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                                                  |    <0.001 |
|                     MemArray_reg_0_7_72_77                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_78_83                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_84_89                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_0_0                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_10_10                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_11_11                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_12_12                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_13_13                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_14_14                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_15_15                                                                                              |    <0.001 |
|                   brespLastq_ff_reg_0_3_1_1                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_2_2                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_3_3                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_4_4                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_5_5                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_6_6                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_7_7                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_8_8                                                                                                |    <0.001 |
|                   brespLastq_ff_reg_0_3_9_9                                                                                                |    <0.001 |
|                   m_axi_ChnlIdq_reg_0_15_0_3                                                                                               |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_0_5                                                                                               |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_12_17                                                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_18_23                                                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_24_29                                                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_6_11                                                                                              |    <0.001 |
|                   m_axi_awlenq_reg_0_15_0_5                                                                                                |    <0.001 |
|                   m_axi_awprotq_reg_0_15_0_2                                                                                               |    <0.001 |
|                   m_axi_awsizeq_reg_0_15_0_2                                                                                               |    <0.001 |
|                   m_axi_waddrfirstq_reg_0_15_0_5                                                                                           |    <0.001 |
|                   m_axi_waddrlastq_reg_0_15_0_5                                                                                            |    <0.001 |
|                   m_axi_wlenq_reg_0_15_0_5                                                                                                 |    <0.001 |
|                   wrrsp_ChnlIdq_reg_0_15_0_5                                                                                               |    <0.001 |
|                 axidma_rrq_arb                                                                                                             |     0.002 |
|                   Fifowhead.fifoInfo                                                                                                       |     0.002 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   arbchnls                                                                                                                 |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|                 axidma_wrq_arb                                                                                                             |     0.002 |
|                   Fifowhead.fifoInfo                                                                                                       |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   arbchnls                                                                                                                 |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|               dma_enable.vul_dma                                                                                                           |     0.295 |
|                 RD                                                                                                                         |     0.133 |
|                   gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                  |     0.032 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_31_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_31_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_31_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_31_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                  |     0.032 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_31_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_31_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_31_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_31_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                                  |     0.032 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_31_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_31_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_31_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_31_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                                  |     0.036 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_31_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_31_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_31_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_31_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_31_0_4                                                                                              |    <0.001 |
|                 WR                                                                                                                         |     0.130 |
|                   gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                  |     0.032 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_15_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_15_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_15_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_15_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                                  |     0.031 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_15_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_15_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_15_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_15_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                                  |     0.031 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_15_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_15_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_15_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_15_0_4                                                                                              |    <0.001 |
|                   gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                                  |     0.037 |
|                     DSC_FIFO                                                                                                               |     0.003 |
|                       MemArray_reg_0_7_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_7_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_54_59                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_60_65                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_66_71                                                                                               |    <0.001 |
|                       MemArray_reg_0_7_6_11                                                                                                |    <0.001 |
|                     RRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_48_53                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     WRQ_FIFO                                                                                                               |     0.002 |
|                       MemArray_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       MemArray_reg_0_3_12_17                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_18_23                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_24_29                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_30_35                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_36_41                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_42_47                                                                                               |    <0.001 |
|                       MemArray_reg_0_3_6_11                                                                                                |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_0_0                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_1_1                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_2_2                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_3_3                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_4_4                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_5_5                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_6_6                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_7_7                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_8_8                                                                                           |    <0.001 |
|                     rcp_rcv_amt_101_reg_0_15_9_9                                                                                           |    <0.001 |
|                     rcp_rcv_lba_101_reg_0_15_0_4                                                                                           |    <0.001 |
|                     rrq_bt_len_nn1_reg_0_15_0_5                                                                                            |    <0.001 |
|                     rrq_len_nn1_reg_0_15_0_5                                                                                               |    <0.001 |
|                     rrq_wfba_nn1_reg_0_15_0_4                                                                                              |    <0.001 |
|                 dsc_eng.DSC                                                                                                                |     0.031 |
|                   RRQ_FIFO                                                                                                                 |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|               dma_enable.wb_eng.dma_pcie_wb_eng                                                                                            |     0.004 |
|                 WB_CHNL_FIFO                                                                                                               |    <0.001 |
|                   MemArray_reg_0_3_0_2                                                                                                     |    <0.001 |
|                 WB_DAT_FIFO                                                                                                                |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                                                     |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                                   |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                                    |    <0.001 |
|                 axidma_wb_arb                                                                                                              |     0.003 |
|                   Fifowhead.fifoInfo                                                                                                       |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   arbchnls                                                                                                                 |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|                     genarb[4].inst                                                                                                         |    <0.001 |
|                     genarb[5].inst                                                                                                         |    <0.001 |
|                     genarb[6].inst                                                                                                         |    <0.001 |
|                     genarb[7].inst                                                                                                         |    <0.001 |
|               dma_pcie_req                                                                                                                 |     0.123 |
|                 TAG_FIFO_EVEN                                                                                                              |    <0.001 |
|                   MemArray_reg_0_31_0_4                                                                                                    |    <0.001 |
|                 TAG_FIFO_ODD                                                                                                               |    <0.001 |
|                   MemArray_reg_0_31_0_4                                                                                                    |    <0.001 |
|                 axidma_rrq_arb                                                                                                             |     0.003 |
|                   Fifowhead.fifoInfo                                                                                                       |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   arbchnls                                                                                                                 |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|                     genarb[4].inst                                                                                                         |    <0.001 |
|                 axidma_wrq_arb                                                                                                             |     0.003 |
|                   Fifowhead.fifoInfo                                                                                                       |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                                  |    <0.001 |
|                   arbchnls                                                                                                                 |    <0.001 |
|                     genarb[0].inst                                                                                                         |    <0.001 |
|                     genarb[1].inst                                                                                                         |    <0.001 |
|                     genarb[2].inst                                                                                                         |    <0.001 |
|                     genarb[3].inst                                                                                                         |    <0.001 |
|                 dma_pcie_rc                                                                                                                |     0.082 |
|                   tag_did_conti_val_reg_0_63_0_0                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_1_1                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_2_2                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_3_3                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_4_4                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_5_5                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_6_6                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_7_7                                                                                           |    <0.001 |
|                   tag_did_conti_val_reg_0_63_8_8                                                                                           |    <0.001 |
|                   tag_rrq_chn_info_mem_even_reg_0_31_0_5                                                                                   |    <0.001 |
|                   tag_rrq_chn_info_mem_even_reg_0_31_6_11                                                                                  |    <0.001 |
|                   tag_rrq_chn_info_mem_odd_reg_0_31_0_5                                                                                    |    <0.001 |
|                   tag_rrq_chn_info_mem_odd_reg_0_31_6_11                                                                                   |    <0.001 |
|                   u_dma_rc_mem_pfch                                                                                                        |     0.005 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5                                                                            |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_102_107                                                                        |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_108_113                                                                        |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_114_119                                                                        |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_120_125                                                                        |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_126_131                                                                        |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_12_17                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_18_23                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_24_29                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_30_35                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_36_41                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_42_47                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_48_53                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_54_59                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_60_65                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_66_71                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_6_11                                                                           |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_72_77                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_78_83                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_84_89                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_90_95                                                                          |    <0.001 |
|                     genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_96_101                                                                         |    <0.001 |
|                   u_mem_rc                                                                                                                 |     0.056 |
|                 dma_pcie_rq                                                                                                                |     0.035 |
|                   RQ_FIFO                                                                                                                  |     0.005 |
|                   WTLP_DAT_FIFO                                                                                                            |     0.005 |
|                     MemArray_reg_0_7_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                                                               |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                                                               |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                                                  |    <0.001 |
|                     MemArray_reg_0_7_72_77                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_78_83                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_84_89                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                                                                |    <0.001 |
|                   WTLP_HDR_FIFO                                                                                                            |     0.001 |
|                     MemArray_reg_0_7_0_5                                                                                                   |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                                                 |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                                                  |    <0.001 |
|                   wcp_chn_q_reg_0_15_0_2                                                                                                   |    <0.001 |
|                   wcp_eor_q_reg_0_15_0_0                                                                                                   |    <0.001 |
|                   wcp_rid_q_reg_0_15_0_5                                                                                                   |    <0.001 |
|               reset_cntrlr                                                                                                                 |    <0.001 |
|     axi_bram_ctrl_0                                                                                                                        |    <0.001 |
|       U0                                                                                                                                   |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                                                         |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                                                          |    <0.001 |
|     axi_gpio_0                                                                                                                             |     0.002 |
|       U0                                                                                                                                   |     0.002 |
|         AXI_LITE_IPIF_I                                                                                                                    |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                               |    <0.001 |
|             I_DECODER                                                                                                                      |    <0.001 |
|         gpio_core_1                                                                                                                        |     0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                                      |    <0.001 |
|     axi_hwicap_0                                                                                                                           |     0.010 |
|       U0                                                                                                                                   |     0.010 |
|         ICAP_NOT_SHARED.HWICAP_CTRL_I                                                                                                      |     0.009 |
|           GEN_BUS2ICAP_RESET                                                                                                               |    <0.001 |
|           IPIC_IF_I                                                                                                                        |     0.008 |
|             BUS2ICAP_SIZE_REGISTER_PROCESS                                                                                                 |    <0.001 |
|             FIFO_RST_CDC_PROCESS                                                                                                           |    <0.001 |
|             ICAP2BUS_STATUS_REGISTER_PROCESS                                                                                               |    <0.001 |
|             ICAP2PLB_SYNCH1                                                                                                                |    <0.001 |
|             ICAP2PLB_SYNCH2                                                                                                                |    <0.001 |
|             ICAP2PLB_SYNCH3                                                                                                                |    <0.001 |
|             ICAP2PLB_SYNCH4                                                                                                                |    <0.001 |
|             ICAP2PLB_SYNCH5                                                                                                                |    <0.001 |
|             PLB2ICAP_SYNCH1                                                                                                                |    <0.001 |
|             PLB2ICAP_SYNCH2                                                                                                                |    <0.001 |
|             PLB2ICAP_SYNCH3                                                                                                                |    <0.001 |
|             RD_FIFO.RDDATA_FIFO_I                                                                                                          |     0.004 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                                        |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                                       |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                         |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                                            |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                                |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                                |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                                             |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                         |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                                            |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                          |     0.002 |
|                   rdp_inst                                                                                                                 |    <0.001 |
|                   rdpp1_inst                                                                                                               |    <0.001 |
|                   rst_d1_inst                                                                                                              |    <0.001 |
|                   wrp_inst                                                                                                                 |    <0.001 |
|                   wrpp1_inst                                                                                                               |    <0.001 |
|                   wrpp2_inst                                                                                                               |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                                        |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                                |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                                |    <0.001 |
|             RD_FIFO.RDFULL_SYNCH                                                                                                           |    <0.001 |
|             WRFIFO.WRDATA_FIFO_I                                                                                                           |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                                        |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                                       |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                         |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                                            |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                                |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                                |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                                            |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                          |     0.001 |
|                   rdp_inst                                                                                                                 |    <0.001 |
|                   rdpp1_inst                                                                                                               |    <0.001 |
|                   rst_d1_inst                                                                                                              |    <0.001 |
|                   wrp_inst                                                                                                                 |    <0.001 |
|                   wrpp1_inst                                                                                                               |    <0.001 |
|                   wrpp2_inst                                                                                                               |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                                        |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                                |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                                |    <0.001 |
|             WRFIFO.WREMPTY_SYNCH                                                                                                           |    <0.001 |
|           icap_statemachine_I1                                                                                                             |     0.001 |
|         INTERRUPT_CONTROL_I                                                                                                                |    <0.001 |
|         XI4_LITE_I                                                                                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                               |    <0.001 |
|             I_DECODER                                                                                                                      |    <0.001 |
|     axi_interconnect_0                                                                                                                     |     0.012 |
|       m00_couplers                                                                                                                         |     0.001 |
|         auto_cc                                                                                                                            |     0.001 |
|           inst                                                                                                                             |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       m01_couplers                                                                                                                         |     0.002 |
|         auto_cc                                                                                                                            |     0.002 |
|           inst                                                                                                                             |     0.002 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       m02_couplers                                                                                                                         |     0.001 |
|         auto_cc                                                                                                                            |     0.001 |
|           inst                                                                                                                             |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       m03_couplers                                                                                                                         |    <0.001 |
|         auto_cc                                                                                                                            |    <0.001 |
|           inst                                                                                                                             |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       m04_couplers                                                                                                                         |     0.001 |
|         auto_cc                                                                                                                            |     0.001 |
|           inst                                                                                                                             |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       s01_couplers                                                                                                                         |     0.004 |
|         auto_cc                                                                                                                            |     0.004 |
|           inst                                                                                                                             |     0.004 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                                                      |     0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                                                       |     0.002 |
|               handshake                                                                                                                    |     0.002 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                                                      |    <0.001 |
|               handshake                                                                                                                    |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                               |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                               |    <0.001 |
|       xbar                                                                                                                                 |     0.001 |
|         inst                                                                                                                               |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                         |     0.001 |
|             addr_arbiter_inst                                                                                                              |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                   |    <0.001 |
|             reg_slice_r                                                                                                                    |    <0.001 |
|             splitter_ar                                                                                                                    |    <0.001 |
|             splitter_aw                                                                                                                    |    <0.001 |
|     blk_mem_gen_0                                                                                                                          |     0.003 |
|       U0                                                                                                                                   |     0.003 |
|         inst_blk_mem_gen                                                                                                                   |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                            |     0.003 |
|             valid.cstr                                                                                                                     |     0.003 |
|               ramloop[0].ram.r                                                                                                             |     0.003 |
|                 prim_noinit.ram                                                                                                            |     0.003 |
|     clk_wiz_0                                                                                                                              |     0.117 |
|       inst                                                                                                                                 |     0.117 |
|         clkin1_ibuf                                                                                                                        |     0.002 |
|     gnd                                                                                                                                    |     0.000 |
|     mb_system                                                                                                                              |     0.018 |
|       mdm_1                                                                                                                                |     0.001 |
|         U0                                                                                                                                 |     0.001 |
|           MDM_Core_I1                                                                                                                      |    <0.001 |
|             JTAG_CONTROL_I                                                                                                                 |    <0.001 |
|               Use_BSCAN.FDC_I                                                                                                              |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                                                                          |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                                                                   |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                                                                   |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                                                                    |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                                                                    |    <0.001 |
|               Use_UART.RX_FIFO_I                                                                                                           |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                                      |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                                      |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                                      |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                                                          |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                                                   |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                                                           |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                                      |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                                      |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                                      |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                                                    |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                                                          |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                                                   |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                                                   |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                                                                      |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                             |    <0.001 |
|               I_DECODER                                                                                                                    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                              |    <0.001 |
|           Use_E2.BSCAN_I                                                                                                                   |    <0.001 |
|       microblaze_0                                                                                                                         |     0.013 |
|         U0                                                                                                                                 |     0.013 |
|           MicroBlaze_Core_I                                                                                                                |     0.013 |
|             Performance.Core                                                                                                               |     0.013 |
|               Data_Flow_I                                                                                                                  |     0.008 |
|                 ALU_I                                                                                                                      |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                        |     0.000 |
|                     Last_Bit.I_ALU_LUT_2                                                                                                   |     0.000 |
|                     Last_Bit.I_ALU_LUT_V5                                                                                                  |     0.000 |
|                     Last_Bit.MULT_AND_I                                                                                                    |     0.000 |
|                     Last_Bit.MUXCY_XOR_I                                                                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                       |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |     0.000 |
|                       Using_FPGA.Native                                                                                                    |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                        |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                              |    <0.001 |
|                       Using_FPGA.Native                                                                                                    |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                               |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                                                                  |    <0.001 |
|                 Data_Flow_Logic_I                                                                                                          |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                                                           |    <0.001 |
|                 Operand_Select_I                                                                                                           |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                                                     |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                                                      |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                                                      |    <0.001 |
|                 Register_File_I                                                                                                            |     0.004 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                                                       |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                                                        |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                 Shift_Logic_Module_I                                                                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                        |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                          |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                                                       |     0.000 |
|                 Zero_Detect_I                                                                                                              |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                                                                 |    <0.001 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                  |     0.000 |
|                 exception_registers_I1                                                                                                     |    <0.001 |
|                   CarryIn_MUXCY                                                                                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                              |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                             |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                              |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                              |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                                                |    <0.001 |
|                 msr_reg_i                                                                                                                  |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                         |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                         |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                         |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                                    |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                                    |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                                    |    <0.001 |
|               Decode_I                                                                                                                     |     0.004 |
|                 PC_Module_I                                                                                                                |     0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                                        |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                                       |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                                       |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                                       |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                                        |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                                        |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                                        |     0.000 |
|                 PreFetch_Buffer_I1                                                                                                         |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                          |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                               |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                              |    <0.001 |
|                   Last_Sel_DFF                                                                                                             |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                                                    |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                                                                 |    <0.001 |
|                   OF_Valid_DFF                                                                                                             |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                                                             |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                                                             |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                                                              |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                                                              |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                                                              |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                                                              |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                                 |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                                 |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                                                         |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                                                         |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                          |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                                                          |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                                                      |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                                                    |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                                   |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                           |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                           |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                           |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                           |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                           |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                          |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                          |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                          |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                          |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                          |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                          |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                           |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 if_pc_incr_carry_and_0                                                                                                     |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                                                     |     0.000 |
|                   MUXCY_I                                                                                                                  |     0.000 |
|                 jump_logic_I1                                                                                                              |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                                                         |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                                                        |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                                                        |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                                                        |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                                                        |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                                                        |    <0.001 |
|                 mem_PipeRun_carry_and                                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                                                               |    <0.001 |
|                   MUXCY_I                                                                                                                  |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                                                   |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                                     |     0.000 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                                                       |     0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                                                   |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                                                   |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                                      |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                                      |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                                      |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                           |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                                                               |    <0.001 |
|                   sync_bits[0].sync_bit                                                                                                    |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                                                                 |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                                                         |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                                                                |    <0.001 |
|                   sync_bits[0].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[1].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[2].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[3].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[4].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[5].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[6].sync_bit                                                                                                    |    <0.001 |
|                   sync_bits[7].sync_bit                                                                                                    |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                                                              |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                       |    <0.001 |
|                   Compare[0].MUXCY_I                                                                                                       |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[1].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[1].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[2].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[2].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[3].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[3].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[4].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[4].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[5].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[5].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[6].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[6].SRLC16E_I                                                                                                     |    <0.001 |
|                   Compare[7].MUXCY_I                                                                                                       |     0.000 |
|                   Compare[7].SRLC16E_I                                                                                                     |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                                                         |    <0.001 |
|               instr_mux_I                                                                                                                  |    <0.001 |
|                 Mux_LD.LD_inst                                                                                                             |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                                                      |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                                                               |    <0.001 |
|                 MUXCY_I                                                                                                                    |    <0.001 |
|             Reset_DFF                                                                                                                      |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                                                                |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                                                                |    <0.001 |
|       microblaze_0_axi_periph                                                                                                              |     0.001 |
|         xbar                                                                                                                               |     0.001 |
|           inst                                                                                                                             |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                                       |     0.001 |
|               addr_arbiter_inst                                                                                                            |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                                                 |    <0.001 |
|               reg_slice_r                                                                                                                  |    <0.001 |
|               splitter_ar                                                                                                                  |    <0.001 |
|               splitter_aw                                                                                                                  |    <0.001 |
|       microblaze_0_local_memory                                                                                                            |     0.002 |
|         dlmb_bram_if_cntlr                                                                                                                 |    <0.001 |
|           U0                                                                                                                               |    <0.001 |
|         dlmb_v10                                                                                                                           |     0.000 |
|           U0                                                                                                                               |     0.000 |
|         ilmb_bram_if_cntlr                                                                                                                 |    <0.001 |
|           U0                                                                                                                               |    <0.001 |
|         ilmb_v10                                                                                                                           |     0.000 |
|           U0                                                                                                                               |     0.000 |
|         lmb_bram                                                                                                                           |     0.002 |
|           U0                                                                                                                               |     0.002 |
|             inst_blk_mem_gen                                                                                                               |     0.002 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                        |     0.002 |
|                 valid.cstr                                                                                                                 |     0.002 |
|                   ramloop[0].ram.r                                                                                                         |    <0.001 |
|                     prim_noinit.ram                                                                                                        |    <0.001 |
|                   ramloop[1].ram.r                                                                                                         |    <0.001 |
|                     prim_noinit.ram                                                                                                        |    <0.001 |
|       rst_clk_wiz_0_100M                                                                                                                   |    <0.001 |
|         U0                                                                                                                                 |    <0.001 |
|           EXT_LPF                                                                                                                          |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                      |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                      |    <0.001 |
|           SEQ                                                                                                                              |    <0.001 |
|             SEQ_COUNTER                                                                                                                    |    <0.001 |
|     mem_interface                                                                                                                          |     1.535 |
|       ddr4_0                                                                                                                               |     1.390 |
|         inst                                                                                                                               |     1.390 |
|           u_ddr4_infrastructure                                                                                                            |     0.109 |
|           u_ddr4_mem_intfc                                                                                                                 |     1.224 |
|             u_ddr_cal_riu                                                                                                                  |     0.044 |
|               mcs0                                                                                                                         |     0.043 |
|                 inst                                                                                                                       |     0.043 |
|                   dlmb                                                                                                                     |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   dlmb_cntlr                                                                                                               |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                       lmb_mux_I                                                                                                            |    <0.001 |
|                         one_lmb.pselect_mask_lmb                                                                                           |    <0.001 |
|                   ilmb                                                                                                                     |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   ilmb_cntlr                                                                                                               |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   iomodule_0                                                                                                               |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   lmb_bram_I                                                                                                               |     0.014 |
|                     U0                                                                                                                     |     0.014 |
|                       inst_blk_mem_gen                                                                                                     |     0.014 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                              |     0.014 |
|                           valid.cstr                                                                                                       |     0.014 |
|                             ramloop[0].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[10].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[11].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[12].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[13].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[14].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[15].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[1].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[2].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[3].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[4].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[5].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[6].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[7].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[8].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[9].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                   microblaze_I                                                                                                             |     0.021 |
|                     U0                                                                                                                     |     0.021 |
|                       MicroBlaze_Core_I                                                                                                    |     0.021 |
|                         Performance.Core                                                                                                   |     0.021 |
|                           Data_Flow_I                                                                                                      |     0.012 |
|                             ALU_I                                                                                                          |     0.004 |
|                               Use_Carry_Decoding.CarryIn_MUXCY                                                                             |    <0.001 |
|                               Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Last_Bit.I_ALU_LUT_2                                                                                       |    <0.001 |
|                                 Last_Bit.I_ALU_LUT_V5                                                                                      |    <0.001 |
|                                 Last_Bit.MULT_AND_I                                                                                        |    <0.001 |
|                                 Last_Bit.MUXCY_XOR_I                                                                                       |     0.000 |
|                                 Last_Bit.Pre_MUXCY_I                                                                                       |    <0.001 |
|                               Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                           |     0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.001 |
|                               Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |     0.000 |
|                               Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                           |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                               Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                            |    <0.001 |
|                                 Not_Last_Bit.I_ALU_LUT_V5                                                                                  |    <0.001 |
|                                   Using_FPGA.Native                                                                                        |    <0.001 |
|                                 Not_Last_Bit.MUXCY_XOR_I                                                                                   |    <0.001 |
|                             Barrel_Shifter_I                                                                                               |     0.002 |
|                               Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                           |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                            |    <0.001 |
|                               Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                            |    <0.001 |
|                             Byte_Doublet_Handle_gti_I                                                                                      |    <0.001 |
|                             Data_Flow_Logic_I                                                                                              |    <0.001 |
|                               Gen_Bits[0].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[10].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[11].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[12].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[13].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[14].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[15].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[16].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[17].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[18].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[19].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[1].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[20].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[21].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[22].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[23].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[24].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[25].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[26].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[27].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[28].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[29].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[2].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[30].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[31].MEM_EX_Result_Inst                                                                              |    <0.001 |
|                               Gen_Bits[3].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[4].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[5].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[6].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[7].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[8].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                               Gen_Bits[9].MEM_EX_Result_Inst                                                                               |    <0.001 |
|                             MUL_Unit_I                                                                                                     |    <0.001 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                  |    <0.001 |
|                                 Using_DSP48E1.DSP48E1_I1                                                                                   |    <0.001 |
|                               Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                  |    <0.001 |
|                                 Using_DSP48E1.DSP48E1_I1                                                                                   |    <0.001 |
|                               Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                           |    <0.001 |
|                                 Using_DSP48E1.DSP48E1_I1                                                                                   |    <0.001 |
|                             Operand_Select_I                                                                                               |     0.002 |
|                               Gen_Bit[0].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[10].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[11].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[12].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[13].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[14].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[15].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[16].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[17].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[18].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[19].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[1].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[20].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[21].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[22].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[23].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[24].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[25].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[26].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[27].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[28].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[29].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[2].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[30].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[31].MUXF7_I1                                                                                         |    <0.001 |
|                               Gen_Bit[3].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[4].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[5].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[6].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[7].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[8].MUXF7_I1                                                                                          |    <0.001 |
|                               Gen_Bit[9].MUXF7_I1                                                                                          |    <0.001 |
|                             Register_File_I                                                                                                |     0.002 |
|                               Using_LUT6.All_RAM32M[0].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[10].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[11].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[12].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[13].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[14].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[15].ram32m_i                                                                           |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[1].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[2].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[3].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[4].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[5].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[6].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[7].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[8].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                               Using_LUT6.All_RAM32M[9].ram32m_i                                                                            |    <0.001 |
|                                 Using_FPGA.Native                                                                                          |    <0.001 |
|                             Shift_Logic_Module_I                                                                                           |     0.000 |
|                             Using_Div_Unit.Div_unit_I1                                                                                     |     0.001 |
|                               FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                                          |    <0.001 |
|                               FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                                          |    <0.001 |
|                               FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                                          |     0.000 |
|                               FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                                          |    <0.001 |
|                               FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                                           |    <0.001 |
|                               FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                                           |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                                      |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                                      |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                                      |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                                      |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                                       |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                                        |    <0.001 |
|                               FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                                       |     0.000 |
|                               FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                                        |    <0.001 |
|                             Zero_Detect_I                                                                                                  |    <0.001 |
|                               Part_Of_Zero_Carry_Start                                                                                     |    <0.001 |
|                               Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                      |     0.000 |
|                               Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                      |    <0.001 |
|                             msr_reg_i                                                                                                      |    <0.001 |
|                               MEM_MSR_Bits[25].Using_FDR.MSR_I                                                                             |    <0.001 |
|                               MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                             |    <0.001 |
|                               MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                             |    <0.001 |
|                               MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                             |    <0.001 |
|                               OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                                        |    <0.001 |
|                               OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                        |    <0.001 |
|                               OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                        |    <0.001 |
|                               OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                        |    <0.001 |
|                           Decode_I                                                                                                         |     0.009 |
|                             PC_Module_I                                                                                                    |     0.001 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                     |    <0.001 |
|                               Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                           |    <0.001 |
|                               Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                           |    <0.001 |
|                               Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                           |     0.000 |
|                               Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                            |    <0.001 |
|                               Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                            |     0.000 |
|                               Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                            |     0.000 |
|                             PreFetch_Buffer_I1                                                                                             |     0.003 |
|                               Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                           |    <0.001 |
|                               Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                       |    <0.001 |
|                               Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                           |    <0.001 |
|                               Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                       |    <0.001 |
|                               Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                           |    <0.001 |
|                               Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                       |    <0.001 |
|                               Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                           |    <0.001 |
|                               Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                       |    <0.001 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                              |    <0.001 |
|                               Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                          |    <0.001 |
|                               Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                   |    <0.001 |
|                               Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                 |    <0.001 |
|                               Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                    |    <0.001 |
|                               Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                  |    <0.001 |
|                               Last_Sel_DFF                                                                                                 |    <0.001 |
|                               Mux_Select_Empty_LUT6                                                                                        |    <0.001 |
|                               Mux_Select_OF_Valid_LUT6                                                                                     |    <0.001 |
|                               OF_Valid_DFF                                                                                                 |    <0.001 |
|                             Use_MuxCy[10].OF_Piperun_Stage                                                                                 |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[11].OF_Piperun_Stage                                                                                 |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             Use_MuxCy[1].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[2].OF_Piperun_Stage                                                                                  |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             Use_MuxCy[3].OF_Piperun_Stage                                                                                  |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             Use_MuxCy[4].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[5].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[6].OF_Piperun_Stage                                                                                  |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             Use_MuxCy[7].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[8].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Use_MuxCy[9].OF_Piperun_Stage                                                                                  |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             Using_FPGA_2.ex_byte_access_i_Inst                                                                             |    <0.001 |
|                             Using_FPGA_2.ex_doublet_access_i_Inst                                                                          |    <0.001 |
|                             Using_FPGA_2.ex_is_load_instr_Inst                                                                             |    <0.001 |
|                             Using_FPGA_2.ex_is_lwx_instr_Inst                                                                              |    <0.001 |
|                             Using_FPGA_2.ex_is_swx_instr_Inst                                                                              |    <0.001 |
|                             Using_FPGA_2.ex_load_store_instr_Inst                                                                          |    <0.001 |
|                             Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                       |    <0.001 |
|                             Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                        |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                               |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                              |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                              |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                              |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                              |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                              |    <0.001 |
|                             Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                              |    <0.001 |
|                             if_pc_incr_carry_and_0                                                                                         |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             if_pc_incr_carry_and_3                                                                                         |     0.000 |
|                               MUXCY_I                                                                                                      |     0.000 |
|                             jump_logic_I1                                                                                                  |     0.001 |
|                               MUXCY_JUMP_CARRY                                                                                             |     0.000 |
|                               MUXCY_JUMP_CARRY2                                                                                            |    <0.001 |
|                               MUXCY_JUMP_CARRY3                                                                                            |    <0.001 |
|                               MUXCY_JUMP_CARRY4                                                                                            |    <0.001 |
|                               MUXCY_JUMP_CARRY5                                                                                            |     0.000 |
|                               MUXCY_JUMP_CARRY6                                                                                            |     0.001 |
|                             mem_PipeRun_carry_and                                                                                          |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                             mem_wait_on_ready_N_carry_or                                                                                   |    <0.001 |
|                               MUXCY_I                                                                                                      |    <0.001 |
|                           Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                         |    <0.001 |
|                           mem_databus_ready_sel_carry_or                                                                                   |    <0.001 |
|                             MUXCY_I                                                                                                        |    <0.001 |
|                         Reset_DFF                                                                                                          |    <0.001 |
|                         Using_Async_Wakeup_0.Wakeup_DFF                                                                                    |    <0.001 |
|                         Using_Async_Wakeup_1.Wakeup_DFF                                                                                    |    <0.001 |
|                   rst_0                                                                                                                    |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                       EXT_LPF                                                                                                              |    <0.001 |
|                         ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                         |    <0.001 |
|                         ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                          |    <0.001 |
|                       SEQ                                                                                                                  |    <0.001 |
|                         SEQ_COUNTER                                                                                                        |    <0.001 |
|                   second_dlmb_cntlr                                                                                                        |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   second_ilmb_cntlr                                                                                                        |    <0.001 |
|                     U0                                                                                                                     |    <0.001 |
|                   second_lmb_bram_I                                                                                                        |     0.007 |
|                     U0                                                                                                                     |     0.007 |
|                       inst_blk_mem_gen                                                                                                     |     0.007 |
|                         gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                              |     0.007 |
|                           valid.cstr                                                                                                       |     0.007 |
|                             ramloop[0].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[1].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[2].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[3].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[4].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[5].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[6].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[7].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|             u_ddr_cal_top                                                                                                                  |     0.089 |
|               u_ddr_cal                                                                                                                    |     0.047 |
|                 DDR_XSDB_BRAM                                                                                                              |     0.001 |
|                   mem_inst                                                                                                                 |     0.001 |
|                     gen_mem[0].inst                                                                                                        |     0.001 |
|                 U_XSDB_SLAVE                                                                                                               |     0.001 |
|                 u_ddr_cal_addr_decode                                                                                                      |     0.041 |
|                   u_ddr_cal_cplx                                                                                                           |     0.010 |
|                     u_ddr_cal_cplx_data                                                                                                    |     0.003 |
|                   u_ddr_cal_odt                                                                                                            |    <0.001 |
|                 u_ddr_config_rom                                                                                                           |    <0.001 |
|                 u_xsdb_arbiter                                                                                                             |    <0.001 |
|                   u_slave_addr_sync                                                                                                        |    <0.001 |
|                   u_slave_di_sync                                                                                                          |    <0.001 |
|                   u_slave_do_sync                                                                                                          |    <0.001 |
|                   u_slave_en_sync                                                                                                          |    <0.001 |
|                   u_slave_rdy_cptd_sync                                                                                                    |    <0.001 |
|                   u_slave_rdy_sync                                                                                                         |    <0.001 |
|                   u_slave_we_sync                                                                                                          |    <0.001 |
|               u_ddr_mc_pi                                                                                                                  |     0.032 |
|                 rdEn[0].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[0].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[1].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[1].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[2].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[2].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[3].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[3].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[4].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[4].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[5].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[5].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[6].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[6].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 rdEn[7].u_ddr_mc_rd_en_low                                                                                                 |    <0.001 |
|                 rdEn[7].u_ddr_mc_rd_en_upp                                                                                                 |    <0.001 |
|                 u_ddr_mc_read                                                                                                              |     0.013 |
|                 u_ddr_mc_write                                                                                                             |     0.007 |
|                   genByte[0].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[1].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[2].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[3].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[4].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[5].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[6].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|                   genByte[7].u_ddr_mc_wr_byte                                                                                              |    <0.001 |
|                     genBit[0].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[1].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[2].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[3].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[4].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[5].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[6].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     genBit[7].u_ddr_mc_wr_bit                                                                                              |    <0.001 |
|                     u_ddr_mc_wr_dm                                                                                                         |    <0.001 |
|             u_ddr_mc                                                                                                                       |     0.025 |
|               bgr[0].u_ddr_mc_group                                                                                                        |     0.008 |
|               bgr[1].u_ddr_mc_group                                                                                                        |     0.005 |
|               bgr[2].u_ddr_mc_group                                                                                                        |     0.004 |
|               bgr[3].u_ddr_mc_group                                                                                                        |     0.004 |
|               u_ddr_mc_act_timer                                                                                                           |    <0.001 |
|                 rr[0].u__ddr_mc_act_rank                                                                                                   |    <0.001 |
|               u_ddr_mc_arb_a                                                                                                               |    <0.001 |
|               u_ddr_mc_arb_c                                                                                                               |    <0.001 |
|               u_ddr_mc_arb_mux_p                                                                                                           |     0.001 |
|                 u_ddr_mc_arb_p                                                                                                             |    <0.001 |
|               u_ddr_mc_cmd_mux_a                                                                                                           |    <0.001 |
|               u_ddr_mc_cmd_mux_c                                                                                                           |    <0.001 |
|               u_ddr_mc_ctl                                                                                                                 |    <0.001 |
|                 u_ddr_mc_odt                                                                                                               |    <0.001 |
|               u_ddr_mc_periodic                                                                                                            |    <0.001 |
|               u_ddr_mc_rd_wr                                                                                                               |    <0.001 |
|                 wtrs[0].u_ddr_mc_wtr                                                                                                       |    <0.001 |
|               u_ddr_mc_ref                                                                                                                 |    <0.001 |
|             u_ddr_ui                                                                                                                       |     0.077 |
|               u_ddr_ui_cmd                                                                                                                 |    <0.001 |
|               u_ddr_ui_rd_data                                                                                                             |     0.063 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                                           |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                            |    <0.001 |
|                 not_strict_mode.status_ram_0.RAM32M0                                                                                       |    <0.001 |
|                 not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1                                                                  |    <0.001 |
|                 not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1                                                                  |    <0.001 |
|                 not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1                                                                  |    <0.001 |
|               u_ddr_ui_wr_data                                                                                                             |     0.014 |
|                 rams[0].RAM32M0                                                                                                            |    <0.001 |
|                 rams[1].RAM32M0                                                                                                            |    <0.001 |
|                 wr_buffer_ram[0].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[10].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[11].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[12].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[13].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[14].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[15].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[16].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[17].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[18].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[19].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[1].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[20].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[21].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[22].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[23].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[24].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[25].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[26].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[27].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[28].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[29].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[2].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[30].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[31].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[32].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[33].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[34].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[35].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[36].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[37].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[38].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[39].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[3].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[40].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[41].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[42].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[43].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[44].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[45].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[46].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[47].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[48].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[49].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[4].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[50].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[51].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[52].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[53].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[54].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[55].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[56].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[57].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[58].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[59].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[5].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[60].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[61].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[62].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[63].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[64].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[65].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[66].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[67].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[68].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[69].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[6].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[70].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[71].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[72].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[73].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[74].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[75].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[76].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[77].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[78].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[79].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[7].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[80].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[81].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[82].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[83].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[84].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[85].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[86].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[87].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[88].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[89].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[8].RAM32M0                                                                                                   |    <0.001 |
|                 wr_buffer_ram[90].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[91].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[92].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[93].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[94].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[95].RAM32M0                                                                                                  |    <0.001 |
|                 wr_buffer_ram[9].RAM32M0                                                                                                   |    <0.001 |
|             u_en_vtc_sync                                                                                                                  |    <0.001 |
|             u_fab_rst_sync                                                                                                                 |    <0.001 |
|             u_io_addr_strobe_lvl_sync                                                                                                      |    <0.001 |
|             u_io_addr_sync                                                                                                                 |     0.002 |
|             u_io_read_data_sync                                                                                                            |    <0.001 |
|             u_io_ready_lvl_sync                                                                                                            |    <0.001 |
|             u_io_write_data_sync                                                                                                           |    <0.001 |
|             u_io_write_strobe_sync                                                                                                         |    <0.001 |
|             u_mig_ddr4_phy                                                                                                                 |     0.984 |
|               inst                                                                                                                         |     0.984 |
|                 generate_block1.u_ddr_xiphy                                                                                                |     0.329 |
|                   byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.025 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.010 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.008 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.004 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.004 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                     |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.030 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.028 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.002 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                   byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                                      |     0.031 |
|                     I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                                        |     0.003 |
|                     I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.005 |
|                     I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                                        |     0.003 |
|                     I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                                             |    <0.001 |
|                     I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                                            |     0.000 |
|                     u_xiphy_riuor                                                                                                          |    <0.001 |
|                 u_ddr4_phy_pll                                                                                                             |     0.227 |
|                   diff_input_clk.u_ibufg_sys_clk                                                                                           |     0.006 |
|                 u_ddr_iob                                                                                                                  |     0.424 |
|                   genByte[0].u_ddr_iob_byte                                                                                                |     0.006 |
|                     genBuf[6].genBuf.OBUFDS                                                                                                |     0.002 |
|                   genByte[10].u_ddr_iob_byte                                                                                               |     0.048 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[1].u_ddr_iob_byte                                                                                                |     0.016 |
|                   genByte[2].u_ddr_iob_byte                                                                                                |     0.012 |
|                   genByte[3].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[4].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.005 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[5].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[6].u_ddr_iob_byte                                                                                                |     0.048 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.005 |
|                   genByte[7].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[8].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.005 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|                   genByte[9].u_ddr_iob_byte                                                                                                |     0.049 |
|                     genBuf[0].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[10].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[11].genblk1_1.IOBUF                                                                                             |     0.004 |
|                     genBuf[2].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[3].genblk1_1.IOBUF                                                                                              |     0.005 |
|                     genBuf[4].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[5].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[6].genBuf.IO_BUFDS                                                                                              |     0.008 |
|                       OBUFTDS                                                                                                              |    <0.001 |
|                     genBuf[8].genblk1_1.IOBUF                                                                                              |     0.004 |
|                     genBuf[9].genblk1_1.IOBUF                                                                                              |     0.004 |
|             u_phy2clb_bisc_complete_sync                                                                                                   |    <0.001 |
|             u_phy2clb_fixdly_rdy_low                                                                                                       |    <0.001 |
|             u_phy2clb_fixdly_rdy_upp                                                                                                       |    <0.001 |
|             u_phy2clb_phy_rdy_low                                                                                                          |    <0.001 |
|             u_phy2clb_phy_rdy_upp                                                                                                          |    <0.001 |
|             u_phy2clb_phy_ready_sync                                                                                                       |    <0.001 |
|             u_riu2clb_valid_sync                                                                                                           |    <0.001 |
|           u_ddr_axi                                                                                                                        |     0.056 |
|             USE_UPSIZER.upsizer_d2                                                                                                         |     0.032 |
|               USE_READ.read_addr_inst                                                                                                      |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                                                       |     0.001 |
|               USE_READ.read_data_inst                                                                                                      |     0.009 |
|               USE_WRITE.write_addr_inst                                                                                                    |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                                                       |     0.001 |
|               USE_WRITE.write_data_inst                                                                                                    |     0.008 |
|               mi_register_slice_inst                                                                                                       |     0.011 |
|                 r_pipe                                                                                                                     |     0.011 |
|               si_register_slice_inst                                                                                                       |     0.001 |
|                 ar_pipe                                                                                                                    |    <0.001 |
|                 aw_pipe                                                                                                                    |    <0.001 |
|             axi_ar_channel_0                                                                                                               |     0.001 |
|               ar_cmd_fsm_0                                                                                                                 |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                      |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                          |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                          |    <0.001 |
|             axi_aw_channel_0                                                                                                               |     0.001 |
|               aw_cmd_fsm_0                                                                                                                 |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                      |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                          |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                          |    <0.001 |
|             axi_b_channel_0                                                                                                                |    <0.001 |
|               bid_fifo_0                                                                                                                   |    <0.001 |
|             axi_cmd_arbiter_0                                                                                                              |    <0.001 |
|             axi_r_channel_0                                                                                                                |     0.013 |
|               rd_data_fifo_0                                                                                                               |     0.013 |
|               transaction_fifo_0                                                                                                           |    <0.001 |
|             axi_w_channel_0                                                                                                                |     0.008 |
|       mem_interconnect                                                                                                                     |     0.145 |
|         m00_couplers                                                                                                                       |     0.026 |
|           auto_cc                                                                                                                          |     0.026 |
|             inst                                                                                                                           |     0.026 |
|               gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                  |     0.026 |
|                 inst_fifo_gen                                                                                                              |     0.026 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                  |     0.002 |
|                     grf.rf                                                                                                                 |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                           |    <0.001 |
|                         rd_pntr_cdc_inst                                                                                                   |    <0.001 |
|                         wr_pntr_cdc_inst                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.001 |
|                         gdm.dm_gen.dm                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_15_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_15_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_15_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                  |     0.009 |
|                     grf.rf                                                                                                                 |     0.009 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                           |    <0.001 |
|                         rd_pntr_cdc_inst                                                                                                   |    <0.001 |
|                         wr_pntr_cdc_inst                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.008 |
|                         gdm.dm_gen.dm                                                                                                      |     0.006 |
|                           RAM_reg_0_15_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_15_102_107                                                                                             |    <0.001 |
|                           RAM_reg_0_15_108_113                                                                                             |    <0.001 |
|                           RAM_reg_0_15_114_119                                                                                             |    <0.001 |
|                           RAM_reg_0_15_120_125                                                                                             |    <0.001 |
|                           RAM_reg_0_15_126_131                                                                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_15_132_137                                                                                             |    <0.001 |
|                           RAM_reg_0_15_138_143                                                                                             |    <0.001 |
|                           RAM_reg_0_15_144_149                                                                                             |    <0.001 |
|                           RAM_reg_0_15_150_155                                                                                             |    <0.001 |
|                           RAM_reg_0_15_156_161                                                                                             |    <0.001 |
|                           RAM_reg_0_15_162_167                                                                                             |    <0.001 |
|                           RAM_reg_0_15_168_173                                                                                             |    <0.001 |
|                           RAM_reg_0_15_174_179                                                                                             |    <0.001 |
|                           RAM_reg_0_15_180_185                                                                                             |    <0.001 |
|                           RAM_reg_0_15_186_191                                                                                             |    <0.001 |
|                           RAM_reg_0_15_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_15_192_197                                                                                             |    <0.001 |
|                           RAM_reg_0_15_198_203                                                                                             |    <0.001 |
|                           RAM_reg_0_15_204_209                                                                                             |    <0.001 |
|                           RAM_reg_0_15_210_215                                                                                             |    <0.001 |
|                           RAM_reg_0_15_216_221                                                                                             |    <0.001 |
|                           RAM_reg_0_15_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_15_30_35                                                                                               |    <0.001 |
|                           RAM_reg_0_15_36_41                                                                                               |    <0.001 |
|                           RAM_reg_0_15_42_47                                                                                               |    <0.001 |
|                           RAM_reg_0_15_48_53                                                                                               |    <0.001 |
|                           RAM_reg_0_15_54_59                                                                                               |    <0.001 |
|                           RAM_reg_0_15_60_65                                                                                               |    <0.001 |
|                           RAM_reg_0_15_66_71                                                                                               |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                |    <0.001 |
|                           RAM_reg_0_15_72_77                                                                                               |    <0.001 |
|                           RAM_reg_0_15_78_83                                                                                               |    <0.001 |
|                           RAM_reg_0_15_84_89                                                                                               |    <0.001 |
|                           RAM_reg_0_15_90_95                                                                                               |    <0.001 |
|                           RAM_reg_0_15_96_101                                                                                              |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                 |     0.002 |
|                     grf.rf                                                                                                                 |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                           |    <0.001 |
|                         rd_pntr_cdc_inst                                                                                                   |    <0.001 |
|                         wr_pntr_cdc_inst                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.001 |
|                         gdm.dm_gen.dm                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_15_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_15_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_15_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                 |     0.013 |
|                     grf.rf                                                                                                                 |     0.013 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                           |    <0.001 |
|                         rd_pntr_cdc_inst                                                                                                   |    <0.001 |
|                         wr_pntr_cdc_inst                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |     0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.012 |
|                         gdm.dm_gen.dm                                                                                                      |     0.008 |
|                           RAM_reg_0_15_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_15_102_107                                                                                             |    <0.001 |
|                           RAM_reg_0_15_108_113                                                                                             |    <0.001 |
|                           RAM_reg_0_15_114_119                                                                                             |    <0.001 |
|                           RAM_reg_0_15_120_125                                                                                             |    <0.001 |
|                           RAM_reg_0_15_126_131                                                                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_15_132_137                                                                                             |    <0.001 |
|                           RAM_reg_0_15_138_143                                                                                             |    <0.001 |
|                           RAM_reg_0_15_144_149                                                                                             |    <0.001 |
|                           RAM_reg_0_15_150_155                                                                                             |    <0.001 |
|                           RAM_reg_0_15_156_161                                                                                             |    <0.001 |
|                           RAM_reg_0_15_162_167                                                                                             |    <0.001 |
|                           RAM_reg_0_15_168_173                                                                                             |    <0.001 |
|                           RAM_reg_0_15_174_179                                                                                             |    <0.001 |
|                           RAM_reg_0_15_180_185                                                                                             |    <0.001 |
|                           RAM_reg_0_15_186_191                                                                                             |    <0.001 |
|                           RAM_reg_0_15_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_15_192_197                                                                                             |    <0.001 |
|                           RAM_reg_0_15_198_203                                                                                             |    <0.001 |
|                           RAM_reg_0_15_204_209                                                                                             |    <0.001 |
|                           RAM_reg_0_15_210_215                                                                                             |    <0.001 |
|                           RAM_reg_0_15_216_221                                                                                             |    <0.001 |
|                           RAM_reg_0_15_222_227                                                                                             |    <0.001 |
|                           RAM_reg_0_15_228_233                                                                                             |    <0.001 |
|                           RAM_reg_0_15_234_239                                                                                             |    <0.001 |
|                           RAM_reg_0_15_240_245                                                                                             |    <0.001 |
|                           RAM_reg_0_15_246_251                                                                                             |    <0.001 |
|                           RAM_reg_0_15_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_15_30_35                                                                                               |    <0.001 |
|                           RAM_reg_0_15_36_41                                                                                               |    <0.001 |
|                           RAM_reg_0_15_42_47                                                                                               |    <0.001 |
|                           RAM_reg_0_15_48_53                                                                                               |    <0.001 |
|                           RAM_reg_0_15_54_59                                                                                               |    <0.001 |
|                           RAM_reg_0_15_60_65                                                                                               |    <0.001 |
|                           RAM_reg_0_15_66_71                                                                                               |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                |    <0.001 |
|                           RAM_reg_0_15_72_77                                                                                               |    <0.001 |
|                           RAM_reg_0_15_78_83                                                                                               |    <0.001 |
|                           RAM_reg_0_15_84_89                                                                                               |    <0.001 |
|                           RAM_reg_0_15_90_95                                                                                               |    <0.001 |
|                           RAM_reg_0_15_96_101                                                                                              |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                 |     0.001 |
|                     grf.rf                                                                                                                 |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                           |    <0.001 |
|                         rd_pntr_cdc_inst                                                                                                   |    <0.001 |
|                         wr_pntr_cdc_inst                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_0_3                                                                                                 |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|         s00_couplers                                                                                                                       |     0.092 |
|           auto_us_cc_df                                                                                                                    |     0.092 |
|             inst                                                                                                                           |     0.092 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                |     0.092 |
|                 USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                                      |     0.038 |
|                   dw_fifogen_ar                                                                                                            |     0.003 |
|                     inst_fifo_gen                                                                                                          |     0.003 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                                              |     0.003 |
|                         grf.rf                                                                                                             |     0.003 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                       |    <0.001 |
|                             rd_pntr_cdc_inst                                                                                               |    <0.001 |
|                             wr_pntr_cdc_inst                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             gras.rsts                                                                                                      |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwas.wsts                                                                                                      |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                            |     0.002 |
|                             gdm.dm_gen.dm                                                                                                  |     0.002 |
|                               RAM_reg_0_31_0_5                                                                                             |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                           |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                           |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                           |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                           |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                           |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                            |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                            |    <0.001 |
|                   dw_fifogen_rresp                                                                                                         |     0.001 |
|                     inst_fifo_gen                                                                                                          |     0.001 |
|                       gconvfifo.rf                                                                                                         |     0.001 |
|                         grf.rf                                                                                                             |     0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                       |    <0.001 |
|                             rd_pntr_cdc_inst                                                                                               |    <0.001 |
|                             wr_pntr_cdc_inst                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             gras.rsts                                                                                                      |    <0.001 |
|                               c0                                                                                                           |    <0.001 |
|                               c1                                                                                                           |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwas.wsts                                                                                                      |    <0.001 |
|                               c1                                                                                                           |    <0.001 |
|                               c2                                                                                                           |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                            |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                  |    <0.001 |
|                               RAM_reg_0_63_0_3                                                                                             |    <0.001 |
|                               RAM_reg_128_191_0_3                                                                                          |    <0.001 |
|                               RAM_reg_192_255_0_3                                                                                          |    <0.001 |
|                               RAM_reg_256_319_0_3                                                                                          |    <0.001 |
|                               RAM_reg_320_383_0_3                                                                                          |    <0.001 |
|                               RAM_reg_384_447_0_3                                                                                          |    <0.001 |
|                               RAM_reg_448_511_0_3                                                                                          |    <0.001 |
|                               RAM_reg_64_127_0_3                                                                                           |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                            |    <0.001 |
|                   m_cmd_fifo                                                                                                               |    <0.001 |
|                     inst_fifo_gen                                                                                                          |    <0.001 |
|                       gconvfifo.rf                                                                                                         |    <0.001 |
|                         grf.rf                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                                      |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                      |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                            |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                  |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                             |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                            |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             g8serrst.usrst_inst                                                                                            |    <0.001 |
|                   s_cmd_fifo                                                                                                               |     0.001 |
|                     inst_fifo_gen                                                                                                          |     0.001 |
|                       gconvfifo.rf                                                                                                         |     0.001 |
|                         grf.rf                                                                                                             |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             grss.rsts                                                                                                      |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                      |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                            |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                  |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                                             |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                           |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                            |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             g8serrst.usrst_inst                                                                                            |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                                    |    <0.001 |
|                 USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                               |    <0.001 |
|                   inst_fifo_gen                                                                                                            |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                               |    <0.001 |
|                       grf.rf                                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                         |    <0.001 |
|                           rd_pntr_cdc_inst                                                                                                 |    <0.001 |
|                           wr_pntr_cdc_inst                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                           |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                |    <0.001 |
|                           gras.rsts                                                                                                        |    <0.001 |
|                           rpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                           |    <0.001 |
|                           gwas.wsts                                                                                                        |    <0.001 |
|                           wpntr                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                              |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                    |    <0.001 |
|                             RAM_reg_0_31_0_2                                                                                               |    <0.001 |
|                         rstblk                                                                                                             |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                              |    <0.001 |
|                 USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                                    |     0.049 |
|                   dw_fifogen_aw                                                                                                            |     0.003 |
|                     inst_fifo_gen                                                                                                          |     0.003 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                             |     0.003 |
|                         grf.rf                                                                                                             |     0.003 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                       |    <0.001 |
|                             rd_pntr_cdc_inst                                                                                               |    <0.001 |
|                             wr_pntr_cdc_inst                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             gras.rsts                                                                                                      |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwas.wsts                                                                                                      |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                            |     0.002 |
|                             gdm.dm_gen.dm                                                                                                  |     0.001 |
|                               RAM_reg_0_31_0_5                                                                                             |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                           |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                           |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                           |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                           |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                           |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                           |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                            |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                            |    <0.001 |
|                   gen_awpop_fifo.dw_fifogen_awpop                                                                                          |    <0.001 |
|                     inst_fifo_gen                                                                                                          |    <0.001 |
|                       gconvfifo.rf                                                                                                         |    <0.001 |
|                         grf.rf                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                       |    <0.001 |
|                             rd_pntr_cdc_inst                                                                                               |    <0.001 |
|                             wr_pntr_cdc_inst                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                         |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                              |    <0.001 |
|                             gras.rsts                                                                                                      |    <0.001 |
|                             rpntr                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                         |    <0.001 |
|                             gwas.wsts                                                                                                      |    <0.001 |
|                             wpntr                                                                                                          |    <0.001 |
|                           rstblk                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                    |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                            |    <0.001 |
|                   s_aw_reg                                                                                                                 |     0.001 |
|                     aw.aw_pipe                                                                                                             |     0.001 |
|                   w_buffer                                                                                                                 |     0.036 |
|                     inst_blk_mem_gen                                                                                                       |     0.036 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                                                 |     0.036 |
|                         valid.cstr                                                                                                         |     0.036 |
|                           ramloop[0].ram.r                                                                                                 |     0.005 |
|                             prim_noinit.ram                                                                                                |     0.005 |
|                           ramloop[1].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                           ramloop[2].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                           ramloop[3].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                           ramloop[4].ram.r                                                                                                 |     0.005 |
|                             prim_noinit.ram                                                                                                |     0.005 |
|                           ramloop[5].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                           ramloop[6].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                           ramloop[7].ram.r                                                                                                 |     0.004 |
|                             prim_noinit.ram                                                                                                |     0.004 |
|                 USE_WRITE.write_addr_inst                                                                                                  |    <0.001 |
|                   gen_id_queue.id_queue                                                                                                    |    <0.001 |
|                 si_register_slice_inst                                                                                                     |     0.004 |
|                   ar.ar_pipe                                                                                                               |     0.002 |
|                   aw.aw_pipe                                                                                                               |     0.002 |
|         s01_couplers                                                                                                                       |     0.019 |
|           s01_data_fifo                                                                                                                    |     0.019 |
|             inst                                                                                                                           |     0.019 |
|               gen_fifo.fifo_gen_inst                                                                                                       |     0.019 |
|                 inst_fifo_gen                                                                                                              |     0.019 |
|                   gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                  |     0.002 |
|                     grf.rf                                                                                                                 |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwss.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.002 |
|                         gdm.dm_gen.dm                                                                                                      |     0.002 |
|                           RAM_reg_0_31_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                                |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                             |    <0.001 |
|                     rstblk                                                                                                                 |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                  |    <0.001 |
|                   gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                  |     0.006 |
|                     grf.rf                                                                                                                 |     0.006 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                          |    <0.001 |
|                           c1                                                                                                               |    <0.001 |
|                           c2                                                                                                               |     0.000 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwss.wsts                                                                                                          |    <0.001 |
|                           c0                                                                                                               |     0.000 |
|                           c1                                                                                                               |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.006 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                           |     0.004 |
|                           inst_blk_mem_gen                                                                                                 |     0.004 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                           |     0.004 |
|                               valid.cstr                                                                                                   |     0.004 |
|                                 ramloop[0].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[1].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[2].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[3].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[4].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[5].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[6].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[7].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                       |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                 |     0.002 |
|                     grf.rf                                                                                                                 |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                          |    <0.001 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwss.wsts                                                                                                          |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.002 |
|                         gdm.dm_gen.dm                                                                                                      |     0.002 |
|                           RAM_reg_0_31_0_5                                                                                                 |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                               |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                               |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                               |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                                |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                                       |    <0.001 |
|                     rstblk                                                                                                                 |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                  |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                 |     0.007 |
|                     grf.rf                                                                                                                 |     0.007 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                             |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                  |    <0.001 |
|                         grss.rsts                                                                                                          |    <0.001 |
|                           c1                                                                                                               |    <0.001 |
|                           c2                                                                                                               |     0.000 |
|                         rpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                             |    <0.001 |
|                         gwss.wsts                                                                                                          |    <0.001 |
|                           c0                                                                                                               |     0.000 |
|                           c1                                                                                                               |    <0.001 |
|                         wpntr                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                |     0.007 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                                           |     0.004 |
|                           inst_blk_mem_gen                                                                                                 |     0.004 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                           |     0.004 |
|                               valid.cstr                                                                                                   |     0.004 |
|                                 ramloop[0].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[1].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[2].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[3].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[4].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[5].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[6].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[7].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                                 ramloop[8].ram.r                                                                                           |    <0.001 |
|                                   prim_noinit.ram                                                                                          |    <0.001 |
|                       rstblk                                                                                                               |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                       |    <0.001 |
|                   reset_gen_cc.rstblk_cc                                                                                                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                    |    <0.001 |
|         xbar                                                                                                                               |     0.008 |
|           inst                                                                                                                             |     0.008 |
|             gen_samd.crossbar_samd                                                                                                         |     0.008 |
|               addr_arbiter_ar                                                                                                              |    <0.001 |
|                 gen_arbiter.mux_mesg                                                                                                       |    <0.001 |
|               addr_arbiter_aw                                                                                                              |    <0.001 |
|                 gen_arbiter.mux_mesg                                                                                                       |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                                           |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                 |    <0.001 |
|                 gen_wmux.mux_w                                                                                                             |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                      |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                                             |     0.006 |
|                 b.b_pipe                                                                                                                   |    <0.001 |
|                 r.r_pipe                                                                                                                   |     0.006 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                 |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                      |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                                             |    <0.001 |
|                 b.b_pipe                                                                                                                   |    <0.001 |
|                 r.r_pipe                                                                                                                   |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                              |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                             |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                               |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                                                               |    <0.001 |
|                 wrouter_aw_fifo                                                                                                            |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                                                              |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                                                                         |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                             |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                                                                         |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                               |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                                                               |    <0.001 |
|                 wrouter_aw_fifo                                                                                                            |    <0.001 |
|               splitter_aw_mi                                                                                                               |    <0.001 |
|       proc_sys_reset_1                                                                                                                     |    <0.001 |
|         U0                                                                                                                                 |    <0.001 |
|           EXT_LPF                                                                                                                          |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                                                     |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                      |    <0.001 |
|           SEQ                                                                                                                              |    <0.001 |
|             SEQ_COUNTER                                                                                                                    |    <0.001 |
|     network                                                                                                                                |     0.403 |
|       axi_10g_ethernet_0                                                                                                                   |     0.397 |
|         inst                                                                                                                               |     0.397 |
|           xmac                                                                                                                             |     0.026 |
|             inst                                                                                                                           |     0.026 |
|               bd_01e2_xmac_0_core                                                                                                          |     0.026 |
|                 control_block                                                                                                              |    <0.001 |
|                 reset_gen                                                                                                                  |    <0.001 |
|                   sync_rx_rst                                                                                                              |    <0.001 |
|                   sync_tx_rst                                                                                                              |    <0.001 |
|                 rs_sm                                                                                                                      |    <0.001 |
|                 rx                                                                                                                         |     0.003 |
|                   rx_config_sync                                                                                                           |    <0.001 |
|                   rx_decode                                                                                                                |    <0.001 |
|                   rx_detect                                                                                                                |    <0.001 |
|                   rx_fsm                                                                                                                   |    <0.001 |
|                   rx_pause_control                                                                                                         |    <0.001 |
|                   rx_size                                                                                                                  |    <0.001 |
|                   rx_user                                                                                                                  |     0.001 |
|                 tx                                                                                                                         |     0.023 |
|                   pfc_tx_cntl                                                                                                              |    <0.001 |
|                   tx_cntl                                                                                                                  |    <0.001 |
|                     rx_to_tx_pause_req                                                                                                     |    <0.001 |
|                   tx_config_sync                                                                                                           |    <0.001 |
|                   tx_crc                                                                                                                   |     0.010 |
|                   tx_crc_control                                                                                                           |    <0.001 |
|                   tx_decode                                                                                                                |    <0.001 |
|                   tx_frame_size                                                                                                            |    <0.001 |
|                   tx_ifg                                                                                                                   |    <0.001 |
|                   tx_mux_1                                                                                                                 |     0.007 |
|                   tx_mux_2                                                                                                                 |     0.001 |
|                   tx_mux_final                                                                                                             |    <0.001 |
|                     rs_disable_s                                                                                                           |    <0.001 |
|                     rs_link_intr_fault_s                                                                                                   |    <0.001 |
|                     rs_local_fault_s                                                                                                       |    <0.001 |
|                     rs_remote_fault_s                                                                                                      |    <0.001 |
|                   tx_sm                                                                                                                    |     0.001 |
|                     tx_fifo_reg_0_3_0_5                                                                                                    |    <0.001 |
|                     tx_fifo_reg_0_3_12_17                                                                                                  |    <0.001 |
|                     tx_fifo_reg_0_3_18_23                                                                                                  |    <0.001 |
|                     tx_fifo_reg_0_3_24_29                                                                                                  |    <0.001 |
|                     tx_fifo_reg_0_3_30_35                                                                                                  |    <0.001 |
|                     tx_fifo_reg_0_3_6_11                                                                                                   |    <0.001 |
|           xpcs                                                                                                                             |     0.371 |
|             inst                                                                                                                           |     0.371 |
|               ten_gig_eth_pcs_pma_block_i                                                                                                  |     0.370 |
|                 bd_01e2_xpcs_0_core                                                                                                        |     0.025 |
|                   ten_gig_eth_pcs_pma_inst                                                                                                 |     0.025 |
|                     G_IS_BASER.ten_gig_eth_pcs_pma_inst                                                                                    |     0.025 |
|                       BASER.ten_gig_eth_pcs_pma_inst                                                                                       |     0.025 |
|                         coreclk_rxusrclk2_resets_resyncs_i                                                                                 |    <0.001 |
|                         coreclk_rxusrclk2_resyncs2_i                                                                                       |    <0.001 |
|                           resynch[0].synch_inst                                                                                            |    <0.001 |
|                         coreclk_rxusrclk2_resyncs_i                                                                                        |    <0.001 |
|                           resynch[0].synchc_inst                                                                                           |    <0.001 |
|                           resynch[1].synchc_inst                                                                                           |    <0.001 |
|                           resynch[2].synchc_inst                                                                                           |    <0.001 |
|                           resynch[3].synchc_inst                                                                                           |    <0.001 |
|                         coreclk_txusrclk2_resyncs_i                                                                                        |    <0.001 |
|                           resynch[0].synch_inst                                                                                            |    <0.001 |
|                           resynch[1].synch_inst                                                                                            |    <0.001 |
|                         ebuff_gen.rx_elastic_buffer_i                                                                                      |     0.007 |
|                           rx_elastic_buffer_i                                                                                              |     0.007 |
|                             asynch_fifo_i                                                                                                  |     0.004 |
|                               dp_ram_i                                                                                                     |     0.003 |
|                                 ten_gig_disti_ram_reg_0_31_0_5                                                                             |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_12_17                                                                           |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_18_23                                                                           |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_24_29                                                                           |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_30_35                                                                           |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_6_11                                                                            |    <0.001 |
|                             can_insert_synch                                                                                               |    <0.001 |
|                             idle_delete_i                                                                                                  |     0.002 |
|                               idle_detect_i0                                                                                               |    <0.001 |
|                               idle_detect_i1                                                                                               |    <0.001 |
|                               seq_detect_i0                                                                                                |    <0.001 |
|                               seq_detect_i1                                                                                                |    <0.001 |
|                             idle_insert_i                                                                                                  |    <0.001 |
|                         management_inst                                                                                                    |    <0.001 |
|                           drp_ipif_i                                                                                                       |    <0.001 |
|                             synch_1                                                                                                        |    <0.001 |
|                               toggle_sync                                                                                                  |    <0.001 |
|                             synch_2                                                                                                        |    <0.001 |
|                               toggle_sync                                                                                                  |    <0.001 |
|                           ieee_registers_i                                                                                                 |    <0.001 |
|                             common_reg_block                                                                                               |    <0.001 |
|                               reg_3_0_15                                                                                                   |    <0.001 |
|                           management_cs_i                                                                                                  |    <0.001 |
|                             ipif_access_inst                                                                                               |    <0.001 |
|                         pcs_top_i                                                                                                          |     0.013 |
|                           coreclk_rxusrclk2_timer_125us_resync                                                                             |    <0.001 |
|                             resynch[0].synchc_inst                                                                                         |    <0.001 |
|                             resynch[10].synchc_inst                                                                                        |    <0.001 |
|                             resynch[11].synchc_inst                                                                                        |    <0.001 |
|                             resynch[12].synchc_inst                                                                                        |    <0.001 |
|                             resynch[13].synchc_inst                                                                                        |    <0.001 |
|                             resynch[14].synchc_inst                                                                                        |    <0.001 |
|                             resynch[15].synchc_inst                                                                                        |    <0.001 |
|                             resynch[1].synchc_inst                                                                                         |    <0.001 |
|                             resynch[2].synchc_inst                                                                                         |    <0.001 |
|                             resynch[3].synchc_inst                                                                                         |    <0.001 |
|                             resynch[4].synchc_inst                                                                                         |    <0.001 |
|                             resynch[5].synchc_inst                                                                                         |    <0.001 |
|                             resynch[6].synchc_inst                                                                                         |    <0.001 |
|                             resynch[7].synchc_inst                                                                                         |    <0.001 |
|                             resynch[8].synchc_inst                                                                                         |    <0.001 |
|                             resynch[9].synchc_inst                                                                                         |    <0.001 |
|                           rx_pcs_i                                                                                                         |     0.007 |
|                             pcs_descramble_i                                                                                               |    <0.001 |
|                             rx_ber_mon_fsm_i                                                                                               |    <0.001 |
|                             rx_block_lock_fsm_i                                                                                            |    <0.001 |
|                             rx_decoder_i                                                                                                   |     0.004 |
|                             rx_pcs_fsm_i                                                                                                   |    <0.001 |
|                             synch_signal_ok                                                                                                |    <0.001 |
|                           tx_pcs_i                                                                                                         |     0.005 |
|                             pcs_scramble_i                                                                                                 |     0.002 |
|                             tx_encoder_i                                                                                                   |     0.002 |
|                             tx_pcs_fsm_i                                                                                                   |    <0.001 |
|                         rxusrclk2_coreclk_resyncs_i                                                                                        |    <0.001 |
|                           resynch[0].synch_inst                                                                                            |    <0.001 |
|                         synch_1                                                                                                            |    <0.001 |
|                         synch_4                                                                                                            |    <0.001 |
|                 bd_01e2_xpcs_0_gt_i                                                                                                        |     0.341 |
|                   inst                                                                                                                     |     0.341 |
|                     gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst                                                           |     0.341 |
|                       gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst                          |     0.340 |
|                         channel_inst                                                                                                       |     0.340 |
|                       gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |    <0.001 |
|                       gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |    <0.001 |
|                       gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |     0.001 |
|                         bit_synchronizer_gtpowergood_inst                                                                                  |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |    <0.001 |
|                         bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |    <0.001 |
|                         bit_synchronizer_plllock_rx_inst                                                                                   |    <0.001 |
|                         bit_synchronizer_plllock_tx_inst                                                                                   |    <0.001 |
|                         bit_synchronizer_rxcdrlock_inst                                                                                    |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_all_inst                                                                            |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |    <0.001 |
|                         reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |    <0.001 |
|                         reset_synchronizer_rx_done_inst                                                                                    |    <0.001 |
|                         reset_synchronizer_tx_done_inst                                                                                    |    <0.001 |
|                         reset_synchronizer_txprogdivreset_inst                                                                             |    <0.001 |
|                 bd_01e2_xpcs_0_local_clock_reset_block                                                                                     |    <0.001 |
|                   areset_rxusrclk2_sync_i                                                                                                  |    <0.001 |
|                   coreclk_areset_sync_i                                                                                                    |    <0.001 |
|                   coreclk_reset_rx_sync_i                                                                                                  |    <0.001 |
|                   coreclk_reset_tx_sync_i                                                                                                  |    <0.001 |
|                   dclk_areset_sync_i                                                                                                       |    <0.001 |
|                   dclk_reset_rx_sync_i                                                                                                     |    <0.001 |
|                   pma_resetout_rising_rxusrclk2_sync_i                                                                                     |    <0.001 |
|                   rxreset_rxusrclk2_sync_i                                                                                                 |    <0.001 |
|                   rxresetdone_dclk_sync_i                                                                                                  |    <0.001 |
|                   signal_detect_coreclk_sync_i                                                                                             |    <0.001 |
|                   signal_detect_dclk_sync_i                                                                                                |    <0.001 |
|                   txreset_txusrclk2_sync_i                                                                                                 |    <0.001 |
|                 block_lock_sync_i                                                                                                          |    <0.001 |
|                 cable_pull_coreclk_sync_i                                                                                                  |    <0.001 |
|                 cable_pull_logic_i                                                                                                         |     0.001 |
|                   cable_pull_reset_rising_rxusrclk2_sync_i                                                                                 |    <0.001 |
|                   cable_pull_reset_sync_i                                                                                                  |    <0.001 |
|                   cable_unpull_reset_rising_rxusrclk2_sync_i                                                                               |    <0.001 |
|                   cable_unpull_reset_sync_i                                                                                                |    <0.001 |
|                 core_in_testmode_sync_i                                                                                                    |    <0.001 |
|                 gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                                                                     |    <0.001 |
|                 gt0_rxresetdone_i_sync_i                                                                                                   |    <0.001 |
|                 gt0_txresetdone_i_sync_i                                                                                                   |    <0.001 |
|                 gtrxreset_coreclk_sync_i                                                                                                   |    <0.001 |
|                 gttxreset_coreclk_sync_i                                                                                                   |    <0.001 |
|                 pcs_resetout_coreclk_sync_i                                                                                                |    <0.001 |
|                 pma_resetout_coreclk_sync_i                                                                                                |    <0.001 |
|                 qplllock_rxusrclk2_sync_i                                                                                                  |    <0.001 |
|                 qplllock_txusrclk2_sync_i                                                                                                  |    <0.001 |
|                 reset_tx_bufg_gt_sync_i                                                                                                    |    <0.001 |
|                 signal_detect_coreclk_sync_i                                                                                               |    <0.001 |
|                 signal_detect_rxusrclk2_sync_i                                                                                             |    <0.001 |
|               ten_gig_eth_pcs_pma_gt_common_block                                                                                          |    <0.001 |
|                 bd_01e2_xpcs_0_gt_common_wrapper_i                                                                                         |    <0.001 |
|                   common_inst                                                                                                              |    <0.001 |
|               ten_gig_eth_pcs_pma_shared_clock_reset_block                                                                                 |    <0.001 |
|                 areset_coreclk_sync_i                                                                                                      |    <0.001 |
|       mac_config_vector                                                                                                                    |     0.000 |
|       pcs_config_vector                                                                                                                    |     0.000 |
|       rx_data_fifo_1                                                                                                                       |     0.003 |
|         inst                                                                                                                               |     0.003 |
|           gen_fifo_generator.fifo_generator_inst                                                                                           |     0.003 |
|             inst_fifo_gen                                                                                                                  |     0.003 |
|               gaxis_fifo.gaxisf.axisf                                                                                                      |     0.003 |
|                 grf.rf                                                                                                                     |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                 |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                      |    <0.001 |
|                     grss.rsts                                                                                                              |    <0.001 |
|                       c1                                                                                                                   |    <0.001 |
|                       c2                                                                                                                   |    <0.001 |
|                     rpntr                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                 |    <0.001 |
|                     gwss.wsts                                                                                                              |    <0.001 |
|                       c0                                                                                                                   |    <0.001 |
|                       c1                                                                                                                   |    <0.001 |
|                       gaf.c2                                                                                                               |    <0.001 |
|                     wpntr                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                    |     0.003 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                               |     0.003 |
|                       inst_blk_mem_gen                                                                                                     |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                               |     0.003 |
|                           valid.cstr                                                                                                       |     0.003 |
|                             ramloop[0].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[1].ram.r                                                                                               |     0.001 |
|                               prim_noinit.ram                                                                                              |     0.001 |
|                             ramloop[2].ram.r                                                                                               |     0.001 |
|                               prim_noinit.ram                                                                                              |     0.001 |
|                   rstblk                                                                                                                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                           |    <0.001 |
|       rx_register_slice_1                                                                                                                  |    <0.001 |
|         inst                                                                                                                               |    <0.001 |
|           axisc_register_slice_0                                                                                                           |    <0.001 |
|       tx_data_fifo_0                                                                                                                       |     0.002 |
|         inst                                                                                                                               |     0.002 |
|           gen_fifo_generator.fifo_generator_inst                                                                                           |     0.002 |
|             inst_fifo_gen                                                                                                                  |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                                                                      |     0.002 |
|                 grf.rf                                                                                                                     |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                 |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                      |    <0.001 |
|                     grss.rsts                                                                                                              |    <0.001 |
|                       c1                                                                                                                   |     0.000 |
|                       c2                                                                                                                   |    <0.001 |
|                     rpntr                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                 |    <0.001 |
|                     gwss.wsts                                                                                                              |    <0.001 |
|                       c0                                                                                                                   |    <0.001 |
|                       c1                                                                                                                   |    <0.001 |
|                       gaf.c2                                                                                                               |     0.000 |
|                     wpntr                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                    |     0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                               |     0.001 |
|                       inst_blk_mem_gen                                                                                                     |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                               |     0.001 |
|                           valid.cstr                                                                                                       |     0.001 |
|                             ramloop[0].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[1].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                             ramloop[2].ram.r                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                              |    <0.001 |
|                   rstblk                                                                                                                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                           |    <0.001 |
|       tx_register_slice_0                                                                                                                  |    <0.001 |
|         inst                                                                                                                               |    <0.001 |
|           axisc_register_slice_0                                                                                                           |    <0.001 |
|       vcc                                                                                                                                  |     0.000 |
|     pr_decoupler_0                                                                                                                         |    <0.001 |
|       U0                                                                                                                                   |    <0.001 |
|         i_axi_lite_if                                                                                                                      |    <0.001 |
|     reverseEndian64_0                                                                                                                      |     0.001 |
|       inst                                                                                                                                 |     0.001 |
|     reverseEndian64_1                                                                                                                      |     0.001 |
|       inst                                                                                                                                 |     0.001 |
|     util_vector_logic_0                                                                                                                    |    <0.001 |
|     util_vector_logic_1                                                                                                                    |     0.000 |
|     util_vector_logic_2                                                                                                                    |    <0.001 |
|     util_vector_logic_3                                                                                                                    |     0.000 |
|     vio_0                                                                                                                                  |     0.001 |
|       inst                                                                                                                                 |     0.001 |
|         DECODER_INST                                                                                                                       |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                                                                 |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                                                                   |    <0.001 |
|         U_XSDB_SLAVE                                                                                                                       |    <0.001 |
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+


