

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5'
================================================================
* Date:           Tue Jun 18 12:24:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.284 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_657_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      80|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       71|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       71|     116|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |size_4_fu_96_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln661_fu_102_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  80|          65|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |code_2_in_fu_36          |   9|          2|   31|         62|
    |size_1_fu_32             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |code_2_in_fu_36          |  31|   0|   31|          0|
    |size_1_fu_32             |  32|   0|   32|          0|
    |zext_ln652_cast_reg_137  |   5|   0|   32|         27|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   98|         27|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5|  return value|
|code_4_reload  |   in|   31|     ap_none|                                   code_4_reload|        scalar|
|zext_ln649     |   in|    5|     ap_none|                                      zext_ln649|        scalar|
|zext_ln652     |   in|    5|     ap_none|                                      zext_ln652|        scalar|
|p_out          |  out|   32|      ap_vld|                                           p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                           p_out|       pointer|
+---------------+-----+-----+------------+------------------------------------------------+--------------+

