INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/coursework/vga_output/vga_output.srcs/sources_1/new/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
