Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date             : Fri Aug 28 20:59:26 2020
| Host             : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command          : report_power -file pfm_cmos_wrapper_power_routed.rpt -pb pfm_cmos_wrapper_power_summary_routed.pb -rpx pfm_cmos_wrapper_power_routed.rpx
| Design           : pfm_cmos_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.021 |
| Dynamic (W)              | 1.855 |
| Device Static (W)        | 0.166 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.7  |
| Junction Temperature (C) | 48.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |       12 |       --- |             --- |
| Slice Logic              |     0.010 |     9710 |       --- |             --- |
|   LUT as Logic           |     0.008 |     3563 |     53200 |            6.70 |
|   CARRY4                 |    <0.001 |      245 |     13300 |            1.84 |
|   Register               |    <0.001 |     4624 |    106400 |            4.35 |
|   LUT as Distributed RAM |    <0.001 |       10 |     17400 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       69 |     17400 |            0.40 |
|   Others                 |     0.000 |      569 |       --- |             --- |
| Signals                  |     0.014 |     7169 |       --- |             --- |
| Block RAM                |     0.011 |       31 |       140 |           22.14 |
| MMCM                     |     0.210 |        2 |         4 |           50.00 |
| I/O                      |     0.036 |       24 |       125 |           19.20 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     2.021 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.104 |       0.085 |      0.019 |
| Vccaux    |       1.800 |     0.138 |       0.117 |      0.021 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.760 |       0.726 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                    | pfm_cmos_i/processing_system7_0/inst/FCLK_CLK1              |            10.0 |
| clk_fpga_1                    | pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_fpga_2                    | pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |             5.0 |
| clk_out1_pfm_cmos_clk_wiz_0_0 | pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0     |            13.5 |
| clk_out1_pfm_cmos_clk_wiz_1_0 | pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0     |             6.7 |
| clk_out2_pfm_cmos_clk_wiz_1_0 | pfm_cmos_i/clk_wiz_1/inst/clk_out2_pfm_cmos_clk_wiz_1_0     |             1.3 |
| clkfbout_pfm_cmos_clk_wiz_0_0 | pfm_cmos_i/clk_wiz_0/inst/clkfbout_pfm_cmos_clk_wiz_0_0     |            13.5 |
| clkfbout_pfm_cmos_clk_wiz_1_0 | pfm_cmos_i/clk_wiz_1/inst/clkfbout_pfm_cmos_clk_wiz_1_0     |            50.0 |
| rgbin_clk                     | rgbin_clk                                                   |            13.5 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| pfm_cmos_wrapper                                                                       |     1.855 |
|   pfm_cmos_i                                                                           |     1.822 |
|     axi_mem_intercon                                                                   |     0.012 |
|       m00_couplers                                                                     |     0.006 |
|         auto_pc                                                                        |     0.006 |
|           inst                                                                         |     0.006 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.006 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |     0.003 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.004 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       xbar                                                                             |     0.006 |
|         inst                                                                           |     0.006 |
|           gen_samd.crossbar_samd                                                       |     0.006 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |     0.002 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |     0.002 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     bayer2rgb_0                                                                        |     0.002 |
|       inst                                                                             |     0.002 |
|         mode_det                                                                       |    <0.001 |
|         ram1                                                                           |    <0.001 |
|           U0                                                                           |    <0.001 |
|             inst_blk_mem_gen                                                           |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                 valid.cstr                                                             |    <0.001 |
|                   has_mux_b.B                                                          |    <0.001 |
|                   ramloop[0].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[1].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|         rst_initial                                                                    |    <0.001 |
|         sync_em2sp                                                                     |    <0.001 |
|     clk_wiz_0                                                                          |     0.104 |
|       inst                                                                             |     0.104 |
|     clk_wiz_1                                                                          |     0.108 |
|       inst                                                                             |     0.108 |
|     gpio_mux_0                                                                         |     0.000 |
|     hdmi_tx_0                                                                          |     0.012 |
|       U0                                                                               |     0.012 |
|         Inst_DVITransmitter                                                            |     0.012 |
|           Inst_TMDSEncoder_blue                                                        |    <0.001 |
|           Inst_TMDSEncoder_green                                                       |    <0.001 |
|           Inst_TMDSEncoder_red                                                         |    <0.001 |
|           Inst_clk_serializer_10_1                                                     |     0.002 |
|           Inst_d0_serializer_10_1                                                      |     0.003 |
|           Inst_d1_serializer_10_1                                                      |     0.002 |
|           Inst_d2_serializer_10_1                                                      |     0.002 |
|     pldma_rgbin_0                                                                      |     0.026 |
|       U0                                                                               |     0.026 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         AXI_MASTER_BURST_I                                                             |     0.010 |
|           I_CMD_STATUS_MODULE                                                          |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                           |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                         |     0.009 |
|             I_ADDR_CNTL                                                                |    <0.001 |
|             I_MSTR_PCC                                                                 |     0.003 |
|               I_END_STRB_GEN                                                           |    <0.001 |
|             I_WRITE_MMAP_SKID_BUF                                                      |     0.003 |
|             I_WRITE_STRM_SKID_BUF                                                      |     0.003 |
|             I_WR_DATA_CNTL                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                          |    <0.001 |
|               GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|           I_RESET_MODULE                                                               |    <0.001 |
|           I_WR_LLINK_ADAPTER                                                           |    <0.001 |
|         USER_LOGIC_I                                                                   |     0.016 |
|           fifo_16384x32_8192x64                                                        |     0.012 |
|             U0                                                                         |     0.012 |
|               inst_fifo_gen                                                            |     0.012 |
|                 gconvfifo.rf                                                           |     0.012 |
|                   grf.rf                                                               |     0.012 |
|                     gntv_or_sync_fifo.gcx.clkx                                         |     0.002 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                           |     0.001 |
|                       gr1.gr1_int.rfwft                                                |    <0.001 |
|                       gr1.grdc2.rdc                                                    |    <0.001 |
|                       gras.rsts                                                        |    <0.001 |
|                         c0                                                             |    <0.001 |
|                         c1                                                             |    <0.001 |
|                       rpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                       gwas.wsts                                                        |    <0.001 |
|                         c1                                                             |    <0.001 |
|                         c2                                                             |    <0.001 |
|                       wpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                              |     0.008 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                         |     0.008 |
|                         inst_blk_mem_gen                                               |     0.008 |
|                           gnbram.gnativebmg.native_blk_mem_gen                         |     0.008 |
|                             valid.cstr                                                 |     0.008 |
|                               bindec_a.bindec_inst_a                                   |    <0.001 |
|                               has_mux_b.B                                              |    <0.001 |
|                               ramloop[0].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[10].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[11].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[12].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[13].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[14].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[1].ram.r                                         |     0.001 |
|                                 prim_noinit.ram                                        |     0.001 |
|                               ramloop[2].ram.r                                         |     0.001 |
|                                 prim_noinit.ram                                        |     0.001 |
|                               ramloop[3].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[4].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[5].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[6].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[7].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[8].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[9].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                     rstblk                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|     pldma_rgbout_0                                                                     |     0.022 |
|       U0                                                                               |     0.022 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         AXI_MASTER_BURST_I                                                             |     0.006 |
|           I_CMD_STATUS_MODULE                                                          |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                           |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                         |     0.005 |
|             I_ADDR_CNTL                                                                |    <0.001 |
|             I_MSTR_PCC                                                                 |     0.002 |
|             I_RD_DATA_CNTL                                                             |    <0.001 |
|             I_RD_STATUS_CNTLR                                                          |    <0.001 |
|             I_READ_STREAM_SKID_BUF                                                     |     0.002 |
|             I_WRITE_MMAP_SKID_BUF                                                      |    <0.001 |
|             I_WR_STATUS_CNTLR                                                          |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|           I_RESET_MODULE                                                               |    <0.001 |
|         USER_LOGIC_I                                                                   |     0.016 |
|           fifo_8192x64_16384x32                                                        |     0.011 |
|             U0                                                                         |     0.011 |
|               inst_fifo_gen                                                            |     0.011 |
|                 gconvfifo.rf                                                           |     0.011 |
|                   grf.rf                                                               |     0.011 |
|                     gntv_or_sync_fifo.gcx.clkx                                         |     0.003 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                           |     0.001 |
|                       gr1.gr1_int.rfwft                                                |    <0.001 |
|                       gr1.grdc2.rdc                                                    |    <0.001 |
|                       gras.rsts                                                        |    <0.001 |
|                         c0                                                             |    <0.001 |
|                         c1                                                             |    <0.001 |
|                       rpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                           |     0.001 |
|                       gwas.gwdc1.wdcext                                                |    <0.001 |
|                       gwas.wsts                                                        |    <0.001 |
|                         c1                                                             |    <0.001 |
|                         c2                                                             |    <0.001 |
|                       wpntr                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                              |     0.005 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                         |     0.004 |
|                         inst_blk_mem_gen                                               |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen                         |     0.004 |
|                             valid.cstr                                                 |     0.004 |
|                               bindec_a.bindec_inst_a                                   |    <0.001 |
|                               has_mux_b.B                                              |    <0.001 |
|                               ramloop[0].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[10].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[11].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[12].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[13].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[14].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[1].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[2].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[3].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[4].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[5].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[6].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[7].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[8].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                               ramloop[9].ram.r                                         |    <0.001 |
|                                 prim_noinit.ram                                        |    <0.001 |
|                     rstblk                                                             |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           vga720p                                                                      |    <0.001 |
|     processing_system7_0                                                               |     1.531 |
|       inst                                                                             |     1.531 |
|     ps7_0_axi_periph                                                                   |     0.005 |
|       s00_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.004 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.002 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |    <0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     rst_ps7_0_100M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     rst_ps7_0_200M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     xlconcat_0                                                                         |     0.000 |
+----------------------------------------------------------------------------------------+-----------+


