<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86MCTargetDesc.cpp source code [llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86_MC::X86MCInstrAnalysis "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>MCTargetDesc</a>/<a href='X86MCTargetDesc.cpp.html'>X86MCTargetDesc.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file provides X86 specific target descriptions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="X86MCTargetDesc.h.html">"X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../TargetInfo/X86TargetInfo.h.html">"TargetInfo/X86TargetInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86ATTInstPrinter.h.html">"X86ATTInstPrinter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86BaseInfo.h.html">"X86BaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86IntelInstPrinter.h.html">"X86IntelInstPrinter.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86MCAsmInfo.h.html">"X86MCAsmInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/DebugInfo/CodeView/CodeView.h.html">"llvm/DebugInfo/CodeView/CodeView.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCDwarf.h.html">"llvm/MC/MCDwarf.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrAnalysis.h.html">"llvm/MC/MCInstrAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MachineLocation.h.html">"llvm/MC/MachineLocation.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/Support/Host.h.html">"llvm/Support/Host.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">if</span> _MSC_VER</u></td></tr>
<tr><th id="34">34</th><td><u>#include &lt;intrin.h&gt;</u></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="33">endif</span></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_MC_DESC" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <span class='error' title="&apos;X86GenRegisterInfo.inc&apos; file not found">"X86GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_DESC" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_HELPERS" data-ref="_M/GET_INSTRINFO_MC_HELPERS">GET_INSTRINFO_MC_HELPERS</dfn></u></td></tr>
<tr><th id="44">44</th><td><u>#include "X86GenInstrInfo.inc"</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_MC_DESC" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="47">47</th><td><u>#include "X86GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <span class="namespace">X86_MC::</span><dfn class="decl def" id="_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE" title='llvm::X86_MC::ParseX86Triple' data-ref="_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE">ParseX86Triple</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>) {</td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col2 decl" id="2FS" title='FS' data-type='std::string' data-ref="2FS">FS</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <b>if</b> (<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::x86_64" title='llvm::Triple::ArchType::x86_64' data-ref="llvm::Triple::ArchType::x86_64">x86_64</a>)</td></tr>
<tr><th id="52">52</th><td>    <a class="local col2 ref" href="#2FS" title='FS' data-ref="2FS">FS</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"+64bit-mode,-32bit-mode,-16bit-mode"</q>;</td></tr>
<tr><th id="53">53</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() != <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::CODE16" title='llvm::Triple::EnvironmentType::CODE16' data-ref="llvm::Triple::EnvironmentType::CODE16">CODE16</a>)</td></tr>
<tr><th id="54">54</th><td>    <a class="local col2 ref" href="#2FS" title='FS' data-ref="2FS">FS</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"-64bit-mode,+32bit-mode,-16bit-mode"</q>;</td></tr>
<tr><th id="55">55</th><td>  <b>else</b></td></tr>
<tr><th id="56">56</th><td>    <a class="local col2 ref" href="#2FS" title='FS' data-ref="2FS">FS</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"-64bit-mode,-32bit-mode,+16bit-mode"</q>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>return</b> <a class="local col2 ref" href="#2FS" title='FS' data-ref="2FS">FS</a>;</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>unsigned</em> <span class="namespace">X86_MC::</span><dfn class="decl def" id="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" title='llvm::X86_MC::getDwarfRegFlavour' data-ref="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb">getDwarfRegFlavour</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col3 decl" id="3TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="3TT">TT</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4isEH" title='isEH' data-type='bool' data-ref="4isEH">isEH</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <b>if</b> (<a class="local col3 ref" href="#3TT" title='TT' data-ref="3TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::x86_64" title='llvm::Triple::ArchType::x86_64' data-ref="llvm::Triple::ArchType::x86_64">x86_64</a>)</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <span class="namespace">DWARFFlavour::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::DWARFFlavour::X86_64" title='llvm::DWARFFlavour::X86_64' data-ref="llvm::DWARFFlavour::X86_64">X86_64</a>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <b>if</b> (<a class="local col3 ref" href="#3TT" title='TT' data-ref="3TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>())</td></tr>
<tr><th id="66">66</th><td>    <b>return</b> <a class="local col4 ref" href="#4isEH" title='isEH' data-ref="4isEH">isEH</a> ? <span class="namespace">DWARFFlavour::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::DWARFFlavour::X86_32_DarwinEH" title='llvm::DWARFFlavour::X86_32_DarwinEH' data-ref="llvm::DWARFFlavour::X86_32_DarwinEH">X86_32_DarwinEH</a> : <span class="namespace">DWARFFlavour::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::DWARFFlavour::X86_32_Generic" title='llvm::DWARFFlavour::X86_32_Generic' data-ref="llvm::DWARFFlavour::X86_32_Generic">X86_32_Generic</a>;</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col3 ref" href="#3TT" title='TT' data-ref="3TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSCygMingEv" title='llvm::Triple::isOSCygMing' data-ref="_ZNK4llvm6Triple11isOSCygMingEv">isOSCygMing</a>())</td></tr>
<tr><th id="68">68</th><td>    <i>// Unsupported by now, just quick fallback</i></td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <span class="namespace">DWARFFlavour::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::DWARFFlavour::X86_32_Generic" title='llvm::DWARFFlavour::X86_32_Generic' data-ref="llvm::DWARFFlavour::X86_32_Generic">X86_32_Generic</a>;</td></tr>
<tr><th id="70">70</th><td>  <b>return</b> <span class="namespace">DWARFFlavour::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::DWARFFlavour::X86_32_Generic" title='llvm::DWARFFlavour::X86_32_Generic' data-ref="llvm::DWARFFlavour::X86_32_Generic">X86_32_Generic</a>;</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>void</em> <span class="namespace">X86_MC::</span><dfn class="decl def" id="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::X86_MC::initLLVMToSEHAndCVRegMapping' data-ref="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToSEHAndCVRegMapping</dfn>(<a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col5 decl" id="5MRI" title='MRI' data-type='llvm::MCRegisterInfo *' data-ref="5MRI">MRI</dfn>) {</td></tr>
<tr><th id="74">74</th><td>  <i>// FIXME: TableGen these.</i></td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg">Reg</dfn> = X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span> + <var>1</var>; Reg &lt; X86::<span class='error' title="no member named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::X86&apos;">NUM_TARGET_REGS</span>; ++Reg) {</td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7SEH" title='SEH' data-type='unsigned int' data-ref="7SEH">SEH</dfn> = MRI-&gt;getEncodingValue(Reg);</td></tr>
<tr><th id="77">77</th><td>    MRI-&gt;mapLLVMRegToSEHReg(Reg, SEH);</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Mapping from CodeView to MC register id.</i></td></tr>
<tr><th id="81">81</th><td>  <em>static</em> <em>const</em> <b>struct</b> {</td></tr>
<tr><th id="82">82</th><td>    <span class="namespace">codeview::</span><a class="type" href="../../../../include/llvm/DebugInfo/CodeView/CodeView.h.html#llvm::codeview::RegisterId" title='llvm::codeview::RegisterId' data-ref="llvm::codeview::RegisterId">RegisterId</a> <dfn class="local col8 decl" id="8CVReg" title='CVReg' data-type='codeview::RegisterId' data-ref="8CVReg">CVReg</dfn>;</td></tr>
<tr><th id="83">83</th><td>    <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='MCPhysReg' data-ref="9Reg">Reg</dfn>;</td></tr>
<tr><th id="84">84</th><td>  } <dfn class="local col0 decl" id="10RegMap" title='RegMap' data-type='const struct (anonymous struct at /root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp:81:16) []' data-ref="10RegMap">RegMap</dfn>[] = {</td></tr>
<tr><th id="85">85</th><td>      {codeview::RegisterId::AL, X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>},</td></tr>
<tr><th id="86">86</th><td>      {codeview::RegisterId::CL, X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>},</td></tr>
<tr><th id="87">87</th><td>      {codeview::RegisterId::DL, X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>},</td></tr>
<tr><th id="88">88</th><td>      {codeview::RegisterId::BL, X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>},</td></tr>
<tr><th id="89">89</th><td>      {codeview::RegisterId::AH, X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>},</td></tr>
<tr><th id="90">90</th><td>      {codeview::RegisterId::CH, X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>},</td></tr>
<tr><th id="91">91</th><td>      {codeview::RegisterId::DH, X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>},</td></tr>
<tr><th id="92">92</th><td>      {codeview::RegisterId::BH, X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>},</td></tr>
<tr><th id="93">93</th><td>      {codeview::RegisterId::AX, X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>},</td></tr>
<tr><th id="94">94</th><td>      {codeview::RegisterId::CX, X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>},</td></tr>
<tr><th id="95">95</th><td>      {codeview::RegisterId::DX, X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>},</td></tr>
<tr><th id="96">96</th><td>      {codeview::RegisterId::BX, X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>},</td></tr>
<tr><th id="97">97</th><td>      {codeview::RegisterId::SP, X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>},</td></tr>
<tr><th id="98">98</th><td>      {codeview::RegisterId::BP, X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>},</td></tr>
<tr><th id="99">99</th><td>      {codeview::RegisterId::SI, X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>},</td></tr>
<tr><th id="100">100</th><td>      {codeview::RegisterId::DI, X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>},</td></tr>
<tr><th id="101">101</th><td>      {codeview::RegisterId::EAX, <span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EAX&apos;?">X86</span>::EAX},</td></tr>
<tr><th id="102">102</th><td>      {codeview::RegisterId::ECX, <span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::ECX&apos;?">X86</span>::ECX},</td></tr>
<tr><th id="103">103</th><td>      {codeview::RegisterId::EDX, <span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EDX&apos;?">X86</span>::EDX},</td></tr>
<tr><th id="104">104</th><td>      {codeview::RegisterId::EBX, <span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EBX&apos;?">X86</span>::EBX},</td></tr>
<tr><th id="105">105</th><td>      {codeview::RegisterId::ESP, <span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::ESP&apos;?">X86</span>::ESP},</td></tr>
<tr><th id="106">106</th><td>      {codeview::RegisterId::EBP, <span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EBP&apos;?">X86</span>::EBP},</td></tr>
<tr><th id="107">107</th><td>      {codeview::RegisterId::ESI, <span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::ESI&apos;?">X86</span>::ESI},</td></tr>
<tr><th id="108">108</th><td>      {codeview::RegisterId::EDI, <span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;N86::EDI&apos;?">X86</span>::EDI},</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>      {codeview::RegisterId::EFLAGS, X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>},</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>      {codeview::RegisterId::ST0, X86::<span class='error' title="no member named &apos;FP0&apos; in namespace &apos;llvm::X86&apos;">FP0</span>},</td></tr>
<tr><th id="113">113</th><td>      {codeview::RegisterId::ST1, X86::<span class='error' title="no member named &apos;FP1&apos; in namespace &apos;llvm::X86&apos;">FP1</span>},</td></tr>
<tr><th id="114">114</th><td>      {codeview::RegisterId::ST2, X86::<span class='error' title="no member named &apos;FP2&apos; in namespace &apos;llvm::X86&apos;">FP2</span>},</td></tr>
<tr><th id="115">115</th><td>      {codeview::RegisterId::ST3, X86::<span class='error' title="no member named &apos;FP3&apos; in namespace &apos;llvm::X86&apos;">FP3</span>},</td></tr>
<tr><th id="116">116</th><td>      {codeview::RegisterId::ST4, X86::<span class='error' title="no member named &apos;FP4&apos; in namespace &apos;llvm::X86&apos;">FP4</span>},</td></tr>
<tr><th id="117">117</th><td>      {codeview::RegisterId::ST5, X86::<span class='error' title="no member named &apos;FP5&apos; in namespace &apos;llvm::X86&apos;">FP5</span>},</td></tr>
<tr><th id="118">118</th><td>      {codeview::RegisterId::ST6, X86::<span class='error' title="no member named &apos;FP6&apos; in namespace &apos;llvm::X86&apos;">FP6</span>},</td></tr>
<tr><th id="119">119</th><td>      {codeview::RegisterId::ST7, X86::<span class='error' title="no member named &apos;FP7&apos; in namespace &apos;llvm::X86&apos;">FP7</span>},</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>      {codeview::RegisterId::MM0, X86::<span class='error' title="no member named &apos;MM0&apos; in namespace &apos;llvm::X86&apos;">MM0</span>},</td></tr>
<tr><th id="122">122</th><td>      {codeview::RegisterId::MM1, X86::<span class='error' title="no member named &apos;MM1&apos; in namespace &apos;llvm::X86&apos;">MM1</span>},</td></tr>
<tr><th id="123">123</th><td>      {codeview::RegisterId::MM2, X86::<span class='error' title="no member named &apos;MM2&apos; in namespace &apos;llvm::X86&apos;">MM2</span>},</td></tr>
<tr><th id="124">124</th><td>      {codeview::RegisterId::MM3, X86::<span class='error' title="no member named &apos;MM3&apos; in namespace &apos;llvm::X86&apos;">MM3</span>},</td></tr>
<tr><th id="125">125</th><td>      {codeview::RegisterId::MM4, X86::<span class='error' title="no member named &apos;MM4&apos; in namespace &apos;llvm::X86&apos;">MM4</span>},</td></tr>
<tr><th id="126">126</th><td>      {codeview::RegisterId::MM5, X86::<span class='error' title="no member named &apos;MM5&apos; in namespace &apos;llvm::X86&apos;">MM5</span>},</td></tr>
<tr><th id="127">127</th><td>      {codeview::RegisterId::MM6, X86::<span class='error' title="no member named &apos;MM6&apos; in namespace &apos;llvm::X86&apos;">MM6</span>},</td></tr>
<tr><th id="128">128</th><td>      {codeview::RegisterId::MM7, X86::<span class='error' title="no member named &apos;MM7&apos; in namespace &apos;llvm::X86&apos;">MM7</span>},</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>      {codeview::RegisterId::XMM0, X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>},</td></tr>
<tr><th id="131">131</th><td>      {codeview::RegisterId::XMM1, X86::<span class='error' title="no member named &apos;XMM1&apos; in namespace &apos;llvm::X86&apos;">XMM1</span>},</td></tr>
<tr><th id="132">132</th><td>      {codeview::RegisterId::XMM2, X86::<span class='error' title="no member named &apos;XMM2&apos; in namespace &apos;llvm::X86&apos;">XMM2</span>},</td></tr>
<tr><th id="133">133</th><td>      {codeview::RegisterId::XMM3, X86::<span class='error' title="no member named &apos;XMM3&apos; in namespace &apos;llvm::X86&apos;">XMM3</span>},</td></tr>
<tr><th id="134">134</th><td>      {codeview::RegisterId::XMM4, X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>},</td></tr>
<tr><th id="135">135</th><td>      {codeview::RegisterId::XMM5, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>},</td></tr>
<tr><th id="136">136</th><td>      {codeview::RegisterId::XMM6, X86::<span class='error' title="no member named &apos;XMM6&apos; in namespace &apos;llvm::X86&apos;">XMM6</span>},</td></tr>
<tr><th id="137">137</th><td>      {codeview::RegisterId::XMM7, X86::<span class='error' title="no member named &apos;XMM7&apos; in namespace &apos;llvm::X86&apos;">XMM7</span>},</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>      {codeview::RegisterId::XMM8, X86::<span class='error' title="no member named &apos;XMM8&apos; in namespace &apos;llvm::X86&apos;">XMM8</span>},</td></tr>
<tr><th id="140">140</th><td>      {codeview::RegisterId::XMM9, X86::<span class='error' title="no member named &apos;XMM9&apos; in namespace &apos;llvm::X86&apos;">XMM9</span>},</td></tr>
<tr><th id="141">141</th><td>      {codeview::RegisterId::XMM10, X86::<span class='error' title="no member named &apos;XMM10&apos; in namespace &apos;llvm::X86&apos;">XMM10</span>},</td></tr>
<tr><th id="142">142</th><td>      {codeview::RegisterId::XMM11, X86::<span class='error' title="no member named &apos;XMM11&apos; in namespace &apos;llvm::X86&apos;">XMM11</span>},</td></tr>
<tr><th id="143">143</th><td>      {codeview::RegisterId::XMM12, X86::<span class='error' title="no member named &apos;XMM12&apos; in namespace &apos;llvm::X86&apos;">XMM12</span>},</td></tr>
<tr><th id="144">144</th><td>      {codeview::RegisterId::XMM13, X86::<span class='error' title="no member named &apos;XMM13&apos; in namespace &apos;llvm::X86&apos;">XMM13</span>},</td></tr>
<tr><th id="145">145</th><td>      {codeview::RegisterId::XMM14, X86::<span class='error' title="no member named &apos;XMM14&apos; in namespace &apos;llvm::X86&apos;">XMM14</span>},</td></tr>
<tr><th id="146">146</th><td>      {codeview::RegisterId::XMM15, X86::<span class='error' title="no member named &apos;XMM15&apos; in namespace &apos;llvm::X86&apos;">XMM15</span>},</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>      {codeview::RegisterId::SIL, X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>},</td></tr>
<tr><th id="149">149</th><td>      {codeview::RegisterId::DIL, X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>},</td></tr>
<tr><th id="150">150</th><td>      {codeview::RegisterId::BPL, X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>},</td></tr>
<tr><th id="151">151</th><td>      {codeview::RegisterId::SPL, X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>},</td></tr>
<tr><th id="152">152</th><td>      {codeview::RegisterId::RAX, X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>},</td></tr>
<tr><th id="153">153</th><td>      {codeview::RegisterId::RBX, X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>},</td></tr>
<tr><th id="154">154</th><td>      {codeview::RegisterId::RCX, X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>},</td></tr>
<tr><th id="155">155</th><td>      {codeview::RegisterId::RDX, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>},</td></tr>
<tr><th id="156">156</th><td>      {codeview::RegisterId::RSI, X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>},</td></tr>
<tr><th id="157">157</th><td>      {codeview::RegisterId::RDI, X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>},</td></tr>
<tr><th id="158">158</th><td>      {codeview::RegisterId::RBP, X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>},</td></tr>
<tr><th id="159">159</th><td>      {codeview::RegisterId::RSP, X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>},</td></tr>
<tr><th id="160">160</th><td>      {codeview::RegisterId::R8, X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>},</td></tr>
<tr><th id="161">161</th><td>      {codeview::RegisterId::R9, X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>},</td></tr>
<tr><th id="162">162</th><td>      {codeview::RegisterId::R10, X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>},</td></tr>
<tr><th id="163">163</th><td>      {codeview::RegisterId::R11, X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>},</td></tr>
<tr><th id="164">164</th><td>      {codeview::RegisterId::R12, X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>},</td></tr>
<tr><th id="165">165</th><td>      {codeview::RegisterId::R13, X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>},</td></tr>
<tr><th id="166">166</th><td>      {codeview::RegisterId::R14, X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>},</td></tr>
<tr><th id="167">167</th><td>      {codeview::RegisterId::R15, X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>},</td></tr>
<tr><th id="168">168</th><td>      {codeview::RegisterId::R8B, X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>},</td></tr>
<tr><th id="169">169</th><td>      {codeview::RegisterId::R9B, X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>},</td></tr>
<tr><th id="170">170</th><td>      {codeview::RegisterId::R10B, X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>},</td></tr>
<tr><th id="171">171</th><td>      {codeview::RegisterId::R11B, X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>},</td></tr>
<tr><th id="172">172</th><td>      {codeview::RegisterId::R12B, X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>},</td></tr>
<tr><th id="173">173</th><td>      {codeview::RegisterId::R13B, X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>},</td></tr>
<tr><th id="174">174</th><td>      {codeview::RegisterId::R14B, X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>},</td></tr>
<tr><th id="175">175</th><td>      {codeview::RegisterId::R15B, X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>},</td></tr>
<tr><th id="176">176</th><td>      {codeview::RegisterId::R8W, X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>},</td></tr>
<tr><th id="177">177</th><td>      {codeview::RegisterId::R9W, X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>},</td></tr>
<tr><th id="178">178</th><td>      {codeview::RegisterId::R10W, X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>},</td></tr>
<tr><th id="179">179</th><td>      {codeview::RegisterId::R11W, X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>},</td></tr>
<tr><th id="180">180</th><td>      {codeview::RegisterId::R12W, X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>},</td></tr>
<tr><th id="181">181</th><td>      {codeview::RegisterId::R13W, X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>},</td></tr>
<tr><th id="182">182</th><td>      {codeview::RegisterId::R14W, X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>},</td></tr>
<tr><th id="183">183</th><td>      {codeview::RegisterId::R15W, X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>},</td></tr>
<tr><th id="184">184</th><td>      {codeview::RegisterId::R8D, X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>},</td></tr>
<tr><th id="185">185</th><td>      {codeview::RegisterId::R9D, X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>},</td></tr>
<tr><th id="186">186</th><td>      {codeview::RegisterId::R10D, X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>},</td></tr>
<tr><th id="187">187</th><td>      {codeview::RegisterId::R11D, X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>},</td></tr>
<tr><th id="188">188</th><td>      {codeview::RegisterId::R12D, X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>},</td></tr>
<tr><th id="189">189</th><td>      {codeview::RegisterId::R13D, X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>},</td></tr>
<tr><th id="190">190</th><td>      {codeview::RegisterId::R14D, X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>},</td></tr>
<tr><th id="191">191</th><td>      {codeview::RegisterId::R15D, X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>},</td></tr>
<tr><th id="192">192</th><td>      {codeview::RegisterId::AMD64_YMM0, X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>},</td></tr>
<tr><th id="193">193</th><td>      {codeview::RegisterId::AMD64_YMM1, X86::<span class='error' title="no member named &apos;YMM1&apos; in namespace &apos;llvm::X86&apos;">YMM1</span>},</td></tr>
<tr><th id="194">194</th><td>      {codeview::RegisterId::AMD64_YMM2, X86::<span class='error' title="no member named &apos;YMM2&apos; in namespace &apos;llvm::X86&apos;">YMM2</span>},</td></tr>
<tr><th id="195">195</th><td>      {codeview::RegisterId::AMD64_YMM3, X86::<span class='error' title="no member named &apos;YMM3&apos; in namespace &apos;llvm::X86&apos;">YMM3</span>},</td></tr>
<tr><th id="196">196</th><td>      {codeview::RegisterId::AMD64_YMM4, X86::<span class='error' title="no member named &apos;YMM4&apos; in namespace &apos;llvm::X86&apos;">YMM4</span>},</td></tr>
<tr><th id="197">197</th><td>      {codeview::RegisterId::AMD64_YMM5, X86::<span class='error' title="no member named &apos;YMM5&apos; in namespace &apos;llvm::X86&apos;">YMM5</span>},</td></tr>
<tr><th id="198">198</th><td>      {codeview::RegisterId::AMD64_YMM6, X86::<span class='error' title="no member named &apos;YMM6&apos; in namespace &apos;llvm::X86&apos;">YMM6</span>},</td></tr>
<tr><th id="199">199</th><td>      {codeview::RegisterId::AMD64_YMM7, X86::<span class='error' title="no member named &apos;YMM7&apos; in namespace &apos;llvm::X86&apos;">YMM7</span>},</td></tr>
<tr><th id="200">200</th><td>      {codeview::RegisterId::AMD64_YMM8, X86::<span class='error' title="no member named &apos;YMM8&apos; in namespace &apos;llvm::X86&apos;">YMM8</span>},</td></tr>
<tr><th id="201">201</th><td>      {codeview::RegisterId::AMD64_YMM9, X86::<span class='error' title="no member named &apos;YMM9&apos; in namespace &apos;llvm::X86&apos;">YMM9</span>},</td></tr>
<tr><th id="202">202</th><td>      {codeview::RegisterId::AMD64_YMM10, X86::<span class='error' title="no member named &apos;YMM10&apos; in namespace &apos;llvm::X86&apos;">YMM10</span>},</td></tr>
<tr><th id="203">203</th><td>      {codeview::RegisterId::AMD64_YMM11, X86::<span class='error' title="no member named &apos;YMM11&apos; in namespace &apos;llvm::X86&apos;">YMM11</span>},</td></tr>
<tr><th id="204">204</th><td>      {codeview::RegisterId::AMD64_YMM12, X86::<span class='error' title="no member named &apos;YMM12&apos; in namespace &apos;llvm::X86&apos;">YMM12</span>},</td></tr>
<tr><th id="205">205</th><td>      {codeview::RegisterId::AMD64_YMM13, X86::<span class='error' title="no member named &apos;YMM13&apos; in namespace &apos;llvm::X86&apos;">YMM13</span>},</td></tr>
<tr><th id="206">206</th><td>      {codeview::RegisterId::AMD64_YMM14, X86::<span class='error' title="no member named &apos;YMM14&apos; in namespace &apos;llvm::X86&apos;">YMM14</span>},</td></tr>
<tr><th id="207">207</th><td>      {codeview::RegisterId::AMD64_YMM15, X86::<span class='error' title="no member named &apos;YMM15&apos; in namespace &apos;llvm::X86&apos;">YMM15</span>},</td></tr>
<tr><th id="208">208</th><td>      {codeview::RegisterId::AMD64_YMM16, X86::<span class='error' title="no member named &apos;YMM16&apos; in namespace &apos;llvm::X86&apos;">YMM16</span>},</td></tr>
<tr><th id="209">209</th><td>      {codeview::RegisterId::AMD64_YMM17, X86::<span class='error' title="no member named &apos;YMM17&apos; in namespace &apos;llvm::X86&apos;">YMM17</span>},</td></tr>
<tr><th id="210">210</th><td>      {codeview::RegisterId::AMD64_YMM18, X86::<span class='error' title="no member named &apos;YMM18&apos; in namespace &apos;llvm::X86&apos;">YMM18</span>},</td></tr>
<tr><th id="211">211</th><td>      {codeview::RegisterId::AMD64_YMM19, X86::<span class='error' title="no member named &apos;YMM19&apos; in namespace &apos;llvm::X86&apos;">YMM19</span>},</td></tr>
<tr><th id="212">212</th><td>      {codeview::RegisterId::AMD64_YMM20, X86::<span class='error' title="no member named &apos;YMM20&apos; in namespace &apos;llvm::X86&apos;">YMM20</span>},</td></tr>
<tr><th id="213">213</th><td>      {codeview::RegisterId::AMD64_YMM21, X86::<span class='error' title="no member named &apos;YMM21&apos; in namespace &apos;llvm::X86&apos;">YMM21</span>},</td></tr>
<tr><th id="214">214</th><td>      {codeview::RegisterId::AMD64_YMM22, X86::<span class='error' title="no member named &apos;YMM22&apos; in namespace &apos;llvm::X86&apos;">YMM22</span>},</td></tr>
<tr><th id="215">215</th><td>      {codeview::RegisterId::AMD64_YMM23, X86::<span class='error' title="no member named &apos;YMM23&apos; in namespace &apos;llvm::X86&apos;">YMM23</span>},</td></tr>
<tr><th id="216">216</th><td>      {codeview::RegisterId::AMD64_YMM24, X86::<span class='error' title="no member named &apos;YMM24&apos; in namespace &apos;llvm::X86&apos;">YMM24</span>},</td></tr>
<tr><th id="217">217</th><td>      {codeview::RegisterId::AMD64_YMM25, X86::<span class='error' title="no member named &apos;YMM25&apos; in namespace &apos;llvm::X86&apos;">YMM25</span>},</td></tr>
<tr><th id="218">218</th><td>      {codeview::RegisterId::AMD64_YMM26, X86::<span class='error' title="no member named &apos;YMM26&apos; in namespace &apos;llvm::X86&apos;">YMM26</span>},</td></tr>
<tr><th id="219">219</th><td>      {codeview::RegisterId::AMD64_YMM27, X86::<span class='error' title="no member named &apos;YMM27&apos; in namespace &apos;llvm::X86&apos;">YMM27</span>},</td></tr>
<tr><th id="220">220</th><td>      {codeview::RegisterId::AMD64_YMM28, X86::<span class='error' title="no member named &apos;YMM28&apos; in namespace &apos;llvm::X86&apos;">YMM28</span>},</td></tr>
<tr><th id="221">221</th><td>      {codeview::RegisterId::AMD64_YMM29, X86::<span class='error' title="no member named &apos;YMM29&apos; in namespace &apos;llvm::X86&apos;">YMM29</span>},</td></tr>
<tr><th id="222">222</th><td>      {codeview::RegisterId::AMD64_YMM30, X86::<span class='error' title="no member named &apos;YMM30&apos; in namespace &apos;llvm::X86&apos;">YMM30</span>},</td></tr>
<tr><th id="223">223</th><td>      {codeview::RegisterId::AMD64_YMM31, X86::<span class='error' title="no member named &apos;YMM31&apos; in namespace &apos;llvm::X86&apos;">YMM31</span>},</td></tr>
<tr><th id="224">224</th><td>      {codeview::RegisterId::AMD64_ZMM0, X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span>},</td></tr>
<tr><th id="225">225</th><td>      {codeview::RegisterId::AMD64_ZMM1, X86::<span class='error' title="no member named &apos;ZMM1&apos; in namespace &apos;llvm::X86&apos;">ZMM1</span>},</td></tr>
<tr><th id="226">226</th><td>      {codeview::RegisterId::AMD64_ZMM2, X86::<span class='error' title="no member named &apos;ZMM2&apos; in namespace &apos;llvm::X86&apos;">ZMM2</span>},</td></tr>
<tr><th id="227">227</th><td>      {codeview::RegisterId::AMD64_ZMM3, X86::<span class='error' title="no member named &apos;ZMM3&apos; in namespace &apos;llvm::X86&apos;">ZMM3</span>},</td></tr>
<tr><th id="228">228</th><td>      {codeview::RegisterId::AMD64_ZMM4, X86::<span class='error' title="no member named &apos;ZMM4&apos; in namespace &apos;llvm::X86&apos;">ZMM4</span>},</td></tr>
<tr><th id="229">229</th><td>      {codeview::RegisterId::AMD64_ZMM5, X86::<span class='error' title="no member named &apos;ZMM5&apos; in namespace &apos;llvm::X86&apos;">ZMM5</span>},</td></tr>
<tr><th id="230">230</th><td>      {codeview::RegisterId::AMD64_ZMM6, X86::<span class='error' title="no member named &apos;ZMM6&apos; in namespace &apos;llvm::X86&apos;">ZMM6</span>},</td></tr>
<tr><th id="231">231</th><td>      {codeview::RegisterId::AMD64_ZMM7, X86::<span class='error' title="no member named &apos;ZMM7&apos; in namespace &apos;llvm::X86&apos;">ZMM7</span>},</td></tr>
<tr><th id="232">232</th><td>      {codeview::RegisterId::AMD64_ZMM8, X86::<span class='error' title="no member named &apos;ZMM8&apos; in namespace &apos;llvm::X86&apos;">ZMM8</span>},</td></tr>
<tr><th id="233">233</th><td>      {codeview::RegisterId::AMD64_ZMM9, X86::<span class='error' title="no member named &apos;ZMM9&apos; in namespace &apos;llvm::X86&apos;">ZMM9</span>},</td></tr>
<tr><th id="234">234</th><td>      {codeview::RegisterId::AMD64_ZMM10, X86::<span class='error' title="no member named &apos;ZMM10&apos; in namespace &apos;llvm::X86&apos;">ZMM10</span>},</td></tr>
<tr><th id="235">235</th><td>      {codeview::RegisterId::AMD64_ZMM11, X86::<span class='error' title="no member named &apos;ZMM11&apos; in namespace &apos;llvm::X86&apos;">ZMM11</span>},</td></tr>
<tr><th id="236">236</th><td>      {codeview::RegisterId::AMD64_ZMM12, X86::<span class='error' title="no member named &apos;ZMM12&apos; in namespace &apos;llvm::X86&apos;">ZMM12</span>},</td></tr>
<tr><th id="237">237</th><td>      {codeview::RegisterId::AMD64_ZMM13, X86::<span class='error' title="no member named &apos;ZMM13&apos; in namespace &apos;llvm::X86&apos;">ZMM13</span>},</td></tr>
<tr><th id="238">238</th><td>      {codeview::RegisterId::AMD64_ZMM14, X86::<span class='error' title="no member named &apos;ZMM14&apos; in namespace &apos;llvm::X86&apos;">ZMM14</span>},</td></tr>
<tr><th id="239">239</th><td>      {codeview::RegisterId::AMD64_ZMM15, X86::<span class='error' title="no member named &apos;ZMM15&apos; in namespace &apos;llvm::X86&apos;">ZMM15</span>},</td></tr>
<tr><th id="240">240</th><td>      {codeview::RegisterId::AMD64_ZMM16, X86::<span class='error' title="no member named &apos;ZMM16&apos; in namespace &apos;llvm::X86&apos;">ZMM16</span>},</td></tr>
<tr><th id="241">241</th><td>      {codeview::RegisterId::AMD64_ZMM17, X86::<span class='error' title="no member named &apos;ZMM17&apos; in namespace &apos;llvm::X86&apos;">ZMM17</span>},</td></tr>
<tr><th id="242">242</th><td>      {codeview::RegisterId::AMD64_ZMM18, X86::<span class='error' title="no member named &apos;ZMM18&apos; in namespace &apos;llvm::X86&apos;">ZMM18</span>},</td></tr>
<tr><th id="243">243</th><td>      {codeview::RegisterId::AMD64_ZMM19, X86::<span class='error' title="no member named &apos;ZMM19&apos; in namespace &apos;llvm::X86&apos;">ZMM19</span>},</td></tr>
<tr><th id="244">244</th><td>      {codeview::RegisterId::AMD64_ZMM20, X86::<span class='error' title="no member named &apos;ZMM20&apos; in namespace &apos;llvm::X86&apos;">ZMM20</span>},</td></tr>
<tr><th id="245">245</th><td>      {codeview::RegisterId::AMD64_ZMM21, X86::<span class='error' title="no member named &apos;ZMM21&apos; in namespace &apos;llvm::X86&apos;">ZMM21</span>},</td></tr>
<tr><th id="246">246</th><td>      {codeview::RegisterId::AMD64_ZMM22, X86::<span class='error' title="no member named &apos;ZMM22&apos; in namespace &apos;llvm::X86&apos;">ZMM22</span>},</td></tr>
<tr><th id="247">247</th><td>      {codeview::RegisterId::AMD64_ZMM23, X86::<span class='error' title="no member named &apos;ZMM23&apos; in namespace &apos;llvm::X86&apos;">ZMM23</span>},</td></tr>
<tr><th id="248">248</th><td>      {codeview::RegisterId::AMD64_ZMM24, X86::<span class='error' title="no member named &apos;ZMM24&apos; in namespace &apos;llvm::X86&apos;">ZMM24</span>},</td></tr>
<tr><th id="249">249</th><td>      {codeview::RegisterId::AMD64_ZMM25, X86::<span class='error' title="no member named &apos;ZMM25&apos; in namespace &apos;llvm::X86&apos;">ZMM25</span>},</td></tr>
<tr><th id="250">250</th><td>      {codeview::RegisterId::AMD64_ZMM26, X86::<span class='error' title="no member named &apos;ZMM26&apos; in namespace &apos;llvm::X86&apos;">ZMM26</span>},</td></tr>
<tr><th id="251">251</th><td>      {codeview::RegisterId::AMD64_ZMM27, X86::<span class='error' title="no member named &apos;ZMM27&apos; in namespace &apos;llvm::X86&apos;">ZMM27</span>},</td></tr>
<tr><th id="252">252</th><td>      {codeview::RegisterId::AMD64_ZMM28, X86::<span class='error' title="no member named &apos;ZMM28&apos; in namespace &apos;llvm::X86&apos;">ZMM28</span>},</td></tr>
<tr><th id="253">253</th><td>      {codeview::RegisterId::AMD64_ZMM29, X86::<span class='error' title="no member named &apos;ZMM29&apos; in namespace &apos;llvm::X86&apos;">ZMM29</span>},</td></tr>
<tr><th id="254">254</th><td>      {codeview::RegisterId::AMD64_ZMM30, X86::<span class='error' title="no member named &apos;ZMM30&apos; in namespace &apos;llvm::X86&apos;">ZMM30</span>},</td></tr>
<tr><th id="255">255</th><td>      {codeview::RegisterId::AMD64_ZMM31, X86::<span class='error' title="no member named &apos;ZMM31&apos; in namespace &apos;llvm::X86&apos;">ZMM31</span>},</td></tr>
<tr><th id="256">256</th><td>      {codeview::RegisterId::AMD64_K0, X86::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::X86&apos;">K0</span>},</td></tr>
<tr><th id="257">257</th><td>      {codeview::RegisterId::AMD64_K1, X86::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::X86&apos;">K1</span>},</td></tr>
<tr><th id="258">258</th><td>      {codeview::RegisterId::AMD64_K2, X86::<span class='error' title="no member named &apos;K2&apos; in namespace &apos;llvm::X86&apos;">K2</span>},</td></tr>
<tr><th id="259">259</th><td>      {codeview::RegisterId::AMD64_K3, X86::<span class='error' title="no member named &apos;K3&apos; in namespace &apos;llvm::X86&apos;">K3</span>},</td></tr>
<tr><th id="260">260</th><td>      {codeview::RegisterId::AMD64_K4, X86::<span class='error' title="no member named &apos;K4&apos; in namespace &apos;llvm::X86&apos;">K4</span>},</td></tr>
<tr><th id="261">261</th><td>      {codeview::RegisterId::AMD64_K5, X86::<span class='error' title="no member named &apos;K5&apos; in namespace &apos;llvm::X86&apos;">K5</span>},</td></tr>
<tr><th id="262">262</th><td>      {codeview::RegisterId::AMD64_K6, X86::<span class='error' title="no member named &apos;K6&apos; in namespace &apos;llvm::X86&apos;">K6</span>},</td></tr>
<tr><th id="263">263</th><td>      {codeview::RegisterId::AMD64_K7, X86::<span class='error' title="no member named &apos;K7&apos; in namespace &apos;llvm::X86&apos;">K7</span>},</td></tr>
<tr><th id="264">264</th><td>      {codeview::RegisterId::AMD64_XMM16, X86::<span class='error' title="no member named &apos;XMM16&apos; in namespace &apos;llvm::X86&apos;">XMM16</span>},</td></tr>
<tr><th id="265">265</th><td>      {codeview::RegisterId::AMD64_XMM17, X86::<span class='error' title="no member named &apos;XMM17&apos; in namespace &apos;llvm::X86&apos;">XMM17</span>},</td></tr>
<tr><th id="266">266</th><td>      {codeview::RegisterId::AMD64_XMM18, X86::<span class='error' title="no member named &apos;XMM18&apos; in namespace &apos;llvm::X86&apos;">XMM18</span>},</td></tr>
<tr><th id="267">267</th><td>      {codeview::RegisterId::AMD64_XMM19, X86::<span class='error' title="no member named &apos;XMM19&apos; in namespace &apos;llvm::X86&apos;">XMM19</span>},</td></tr>
<tr><th id="268">268</th><td>      {codeview::RegisterId::AMD64_XMM20, X86::<span class='error' title="no member named &apos;XMM20&apos; in namespace &apos;llvm::X86&apos;">XMM20</span>},</td></tr>
<tr><th id="269">269</th><td>      {codeview::RegisterId::AMD64_XMM21, X86::<span class='error' title="no member named &apos;XMM21&apos; in namespace &apos;llvm::X86&apos;">XMM21</span>},</td></tr>
<tr><th id="270">270</th><td>      {codeview::RegisterId::AMD64_XMM22, X86::<span class='error' title="no member named &apos;XMM22&apos; in namespace &apos;llvm::X86&apos;">XMM22</span>},</td></tr>
<tr><th id="271">271</th><td>      {codeview::RegisterId::AMD64_XMM23, X86::<span class='error' title="no member named &apos;XMM23&apos; in namespace &apos;llvm::X86&apos;">XMM23</span>},</td></tr>
<tr><th id="272">272</th><td>      {codeview::RegisterId::AMD64_XMM24, X86::<span class='error' title="no member named &apos;XMM24&apos; in namespace &apos;llvm::X86&apos;">XMM24</span>},</td></tr>
<tr><th id="273">273</th><td>      {codeview::RegisterId::AMD64_XMM25, X86::<span class='error' title="no member named &apos;XMM25&apos; in namespace &apos;llvm::X86&apos;">XMM25</span>},</td></tr>
<tr><th id="274">274</th><td>      {codeview::RegisterId::AMD64_XMM26, X86::<span class='error' title="no member named &apos;XMM26&apos; in namespace &apos;llvm::X86&apos;">XMM26</span>},</td></tr>
<tr><th id="275">275</th><td>      {codeview::RegisterId::AMD64_XMM27, X86::<span class='error' title="no member named &apos;XMM27&apos; in namespace &apos;llvm::X86&apos;">XMM27</span>},</td></tr>
<tr><th id="276">276</th><td>      {codeview::RegisterId::AMD64_XMM28, X86::<span class='error' title="no member named &apos;XMM28&apos; in namespace &apos;llvm::X86&apos;">XMM28</span>},</td></tr>
<tr><th id="277">277</th><td>      {codeview::RegisterId::AMD64_XMM29, X86::<span class='error' title="no member named &apos;XMM29&apos; in namespace &apos;llvm::X86&apos;">XMM29</span>},</td></tr>
<tr><th id="278">278</th><td>      {codeview::RegisterId::AMD64_XMM30, X86::<span class='error' title="no member named &apos;XMM30&apos; in namespace &apos;llvm::X86&apos;">XMM30</span>},</td></tr>
<tr><th id="279">279</th><td>      {codeview::RegisterId::AMD64_XMM31, X86::<span class='error' title="no member named &apos;XMM31&apos; in namespace &apos;llvm::X86&apos;">XMM31</span>},</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  };</td></tr>
<tr><th id="282">282</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11I" title='I' data-type='unsigned int' data-ref="11I">I</dfn> = <var>0</var>; I &lt; <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(RegMap); ++<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>)</td></tr>
<tr><th id="283">283</th><td>    <a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji" title='llvm::MCRegisterInfo::mapLLVMRegToCVReg' data-ref="_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji">mapLLVMRegToCVReg</a>(<a class="local col0 ref" href="#10RegMap" title='RegMap' data-ref="10RegMap">RegMap</a>[<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>].<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>, <b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col0 ref" href="#10RegMap" title='RegMap' data-ref="10RegMap">RegMap</a>[<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>].<a class="local col8 ref" href="#8CVReg" title='CVReg' data-ref="8CVReg">CVReg</a>));</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<span class="namespace">X86_MC::</span><dfn class="decl def" id="_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_" title='llvm::X86_MC::createX86MCSubtargetInfo' data-ref="_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_">createX86MCSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="12TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="12TT">TT</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                                  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="13CPU" title='CPU' data-type='llvm::StringRef' data-ref="13CPU">CPU</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="14FS" title='FS' data-type='llvm::StringRef' data-ref="14FS">FS</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col5 decl" id="15ArchFS" title='ArchFS' data-type='std::string' data-ref="15ArchFS">ArchFS</dfn> = <span class="namespace">X86_MC::</span><a class="ref" href="#_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE" title='llvm::X86_MC::ParseX86Triple' data-ref="_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE">ParseX86Triple</a>(<a class="local col2 ref" href="#12TT" title='TT' data-ref="12TT">TT</a>);</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (!<a class="local col4 ref" href="#14FS" title='FS' data-ref="14FS">FS</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (!<a class="local col5 ref" href="#15ArchFS" title='ArchFS' data-ref="15ArchFS">ArchFS</a>.<a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="291">291</th><td>      <a class="local col5 ref" href="#15ArchFS" title='ArchFS' data-ref="15ArchFS">ArchFS</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> (<a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col5 ref" href="#15ArchFS" title='ArchFS' data-ref="15ArchFS">ArchFS</a>) <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>","</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col4 ref" href="#14FS" title='FS' data-ref="14FS">FS</a>).<a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="292">292</th><td>    <b>else</b></td></tr>
<tr><th id="293">293</th><td>      <a class="local col5 ref" href="#15ArchFS" title='ArchFS' data-ref="15ArchFS">ArchFS</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col4 ref" href="#14FS" title='FS' data-ref="14FS">FS</a>;</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col6 decl" id="16CPUName" title='CPUName' data-type='std::string' data-ref="16CPUName">CPUName</dfn> = <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col3 ref" href="#13CPU" title='CPU' data-ref="13CPU">CPU</a>;</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col6 ref" href="#16CPUName" title='CPUName' data-ref="16CPUName">CPUName</a>.<a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="298">298</th><td>    <a class="local col6 ref" href="#16CPUName" title='CPUName' data-ref="16CPUName">CPUName</a> <a class="ref" href="../../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"generic"</q>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;createX86MCSubtargetInfoImpl&apos;">createX86MCSubtargetInfoImpl</span>(TT, CPUName, ArchFS);</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="tu decl def" id="_ZL20createX86MCInstrInfov" title='createX86MCInstrInfo' data-type='llvm::MCInstrInfo * createX86MCInstrInfo()' data-ref="_ZL20createX86MCInstrInfov">createX86MCInstrInfo</dfn>() {</td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col7 decl" id="17X" title='X' data-type='llvm::MCInstrInfo *' data-ref="17X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#23" title='llvm::MCInstrInfo::MCInstrInfo' data-ref="_ZN4llvm11MCInstrInfoC1Ev">(</a>);</td></tr>
<tr><th id="305">305</th><td>  <span class='error' title="use of undeclared identifier &apos;InitX86MCInstrInfo&apos;">InitX86MCInstrInfo</span>(X);</td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <a class="local col7 ref" href="#17X" title='X' data-ref="17X">X</a>;</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="tu decl def" id="_ZL23createX86MCRegisterInfoRKN4llvm6TripleE" title='createX86MCRegisterInfo' data-type='llvm::MCRegisterInfo * createX86MCRegisterInfo(const llvm::Triple &amp; TT)' data-ref="_ZL23createX86MCRegisterInfoRKN4llvm6TripleE">createX86MCRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="18TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="18TT">TT</dfn>) {</td></tr>
<tr><th id="310">310</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19RA" title='RA' data-type='unsigned int' data-ref="19RA">RA</dfn> = (TT.getArch() == Triple::x86_64)</td></tr>
<tr><th id="311">311</th><td>                    ? X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>  <i>// Should have dwarf #16.</i></td></tr>
<tr><th id="312">312</th><td>                    : X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>; <i>// Should have dwarf #8.</i></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col0 decl" id="20X" title='X' data-type='llvm::MCRegisterInfo *' data-ref="20X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a><a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#130" title='llvm::MCRegisterInfo::MCRegisterInfo' data-ref="_ZN4llvm14MCRegisterInfoC1Ev">(</a>);</td></tr>
<tr><th id="315">315</th><td>  <span class='error' title="use of undeclared identifier &apos;InitX86MCRegisterInfo&apos;">InitX86MCRegisterInfo</span>(X, RA, X86_MC::getDwarfRegFlavour(TT, <b>false</b>),</td></tr>
<tr><th id="316">316</th><td>                        X86_MC::getDwarfRegFlavour(TT, <b>true</b>), RA);</td></tr>
<tr><th id="317">317</th><td>  <span class="namespace">X86_MC::</span><a class="ref" href="#_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::X86_MC::initLLVMToSEHAndCVRegMapping' data-ref="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToSEHAndCVRegMapping</a>(<a class="local col0 ref" href="#20X" title='X' data-ref="20X">X</a>);</td></tr>
<tr><th id="318">318</th><td>  <b>return</b> <a class="local col0 ref" href="#20X" title='X' data-ref="20X">X</a>;</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="tu decl def" id="_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE" title='createX86MCAsmInfo' data-type='llvm::MCAsmInfo * createX86MCAsmInfo(const llvm::MCRegisterInfo &amp; MRI, const llvm::Triple &amp; TheTriple)' data-ref="_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE">createX86MCAsmInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="21MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="21MRI">MRI</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="22TheTriple" title='TheTriple' data-type='const llvm::Triple &amp;' data-ref="22TheTriple">TheTriple</dfn>) {</td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23is64Bit" title='is64Bit' data-type='bool' data-ref="23is64Bit">is64Bit</dfn> = <a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::x86_64" title='llvm::Triple::ArchType::x86_64' data-ref="llvm::Triple::ArchType::x86_64">x86_64</a>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col4 decl" id="24MAI" title='MAI' data-type='llvm::MCAsmInfo *' data-ref="24MAI">MAI</dfn>;</td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (<a class="local col3 ref" href="#23is64Bit" title='is64Bit' data-ref="23is64Bit">is64Bit</a>)</td></tr>
<tr><th id="328">328</th><td>      <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86_64MCAsmInfoDarwin" title='llvm::X86_64MCAsmInfoDarwin' data-ref="llvm::X86_64MCAsmInfoDarwin">X86_64MCAsmInfoDarwin</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm21X86_64MCAsmInfoDarwinC1ERKNS_6TripleE" title='llvm::X86_64MCAsmInfoDarwin::X86_64MCAsmInfoDarwin' data-ref="_ZN4llvm21X86_64MCAsmInfoDarwinC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="329">329</th><td>    <b>else</b></td></tr>
<tr><th id="330">330</th><td>      <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86MCAsmInfoDarwin" title='llvm::X86MCAsmInfoDarwin' data-ref="llvm::X86MCAsmInfoDarwin">X86MCAsmInfoDarwin</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm18X86MCAsmInfoDarwinC1ERKNS_6TripleE" title='llvm::X86MCAsmInfoDarwin::X86MCAsmInfoDarwin' data-ref="_ZN4llvm18X86MCAsmInfoDarwinC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="331">331</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>()) {</td></tr>
<tr><th id="332">332</th><td>    <i>// Force the use of an ELF container.</i></td></tr>
<tr><th id="333">333</th><td>    <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86ELFMCAsmInfo" title='llvm::X86ELFMCAsmInfo' data-ref="llvm::X86ELFMCAsmInfo">X86ELFMCAsmInfo</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm15X86ELFMCAsmInfoC1ERKNS_6TripleE" title='llvm::X86ELFMCAsmInfo::X86ELFMCAsmInfo' data-ref="_ZN4llvm15X86ELFMCAsmInfoC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="334">334</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv" title='llvm::Triple::isWindowsMSVCEnvironment' data-ref="_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv">isWindowsMSVCEnvironment</a>() ||</td></tr>
<tr><th id="335">335</th><td>             <a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple27isWindowsCoreCLREnvironmentEv" title='llvm::Triple::isWindowsCoreCLREnvironment' data-ref="_ZNK4llvm6Triple27isWindowsCoreCLREnvironmentEv">isWindowsCoreCLREnvironment</a>()) {</td></tr>
<tr><th id="336">336</th><td>    <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86MCAsmInfoMicrosoft" title='llvm::X86MCAsmInfoMicrosoft' data-ref="llvm::X86MCAsmInfoMicrosoft">X86MCAsmInfoMicrosoft</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm21X86MCAsmInfoMicrosoftC1ERKNS_6TripleE" title='llvm::X86MCAsmInfoMicrosoft::X86MCAsmInfoMicrosoft' data-ref="_ZN4llvm21X86MCAsmInfoMicrosoftC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="337">337</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSCygMingEv" title='llvm::Triple::isOSCygMing' data-ref="_ZNK4llvm6Triple11isOSCygMingEv">isOSCygMing</a>() ||</td></tr>
<tr><th id="338">338</th><td>             <a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple27isWindowsItaniumEnvironmentEv" title='llvm::Triple::isWindowsItaniumEnvironment' data-ref="_ZNK4llvm6Triple27isWindowsItaniumEnvironmentEv">isWindowsItaniumEnvironment</a>()) {</td></tr>
<tr><th id="339">339</th><td>    <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86MCAsmInfoGNUCOFF" title='llvm::X86MCAsmInfoGNUCOFF' data-ref="llvm::X86MCAsmInfoGNUCOFF">X86MCAsmInfoGNUCOFF</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm19X86MCAsmInfoGNUCOFFC1ERKNS_6TripleE" title='llvm::X86MCAsmInfoGNUCOFF::X86MCAsmInfoGNUCOFF' data-ref="_ZN4llvm19X86MCAsmInfoGNUCOFFC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="340">340</th><td>  } <b>else</b> {</td></tr>
<tr><th id="341">341</th><td>    <i>// The default is ELF.</i></td></tr>
<tr><th id="342">342</th><td>    <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a> = <b>new</b> <a class="type" href="X86MCAsmInfo.h.html#llvm::X86ELFMCAsmInfo" title='llvm::X86ELFMCAsmInfo' data-ref="llvm::X86ELFMCAsmInfo">X86ELFMCAsmInfo</a><a class="ref" href="X86MCAsmInfo.h.html#_ZN4llvm15X86ELFMCAsmInfoC1ERKNS_6TripleE" title='llvm::X86ELFMCAsmInfo::X86ELFMCAsmInfo' data-ref="_ZN4llvm15X86ELFMCAsmInfoC1ERKNS_6TripleE">(</a><a class="local col2 ref" href="#22TheTriple" title='TheTriple' data-ref="22TheTriple">TheTriple</a>);</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Initialize initial frame state.</i></td></tr>
<tr><th id="346">346</th><td><i>  // Calculate amount of bytes used for return address storing</i></td></tr>
<tr><th id="347">347</th><td>  <em>int</em> <dfn class="local col5 decl" id="25stackGrowth" title='stackGrowth' data-type='int' data-ref="25stackGrowth">stackGrowth</dfn> = <a class="local col3 ref" href="#23is64Bit" title='is64Bit' data-ref="23is64Bit">is64Bit</a> ? -<var>8</var> : -<var>4</var>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// Initial state of the frame pointer is esp+stackGrowth.</i></td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26StackPtr" title='StackPtr' data-type='unsigned int' data-ref="26StackPtr">StackPtr</dfn> = is64Bit ? X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span> : X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>;</td></tr>
<tr><th id="351">351</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a> <dfn class="local col7 decl" id="27Inst" title='Inst' data-type='llvm::MCCFIInstruction' data-ref="27Inst">Inst</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createDefCfa' data-ref="_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji">createDefCfa</a>(</td></tr>
<tr><th id="352">352</th><td>      <b>nullptr</b>, <a class="local col1 ref" href="#21MRI" title='MRI' data-ref="21MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col6 ref" href="#26StackPtr" title='StackPtr' data-ref="26StackPtr">StackPtr</a>, <b>true</b>), -<a class="local col5 ref" href="#25stackGrowth" title='stackGrowth' data-ref="25stackGrowth">stackGrowth</a>);</td></tr>
<tr><th id="353">353</th><td>  <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCAsmInfo.h.html#_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE" title='llvm::MCAsmInfo::addInitialFrameState' data-ref="_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE">addInitialFrameState</a>(<a class="local col7 ref" href="#27Inst" title='Inst' data-ref="27Inst">Inst</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i>// Add return address to move list</i></td></tr>
<tr><th id="356">356</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28InstPtr" title='InstPtr' data-type='unsigned int' data-ref="28InstPtr">InstPtr</dfn> = is64Bit ? X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> : X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>;</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a> <dfn class="local col9 decl" id="29Inst2" title='Inst2' data-type='llvm::MCCFIInstruction' data-ref="29Inst2">Inst2</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(</td></tr>
<tr><th id="358">358</th><td>      <b>nullptr</b>, <a class="local col1 ref" href="#21MRI" title='MRI' data-ref="21MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col8 ref" href="#28InstPtr" title='InstPtr' data-ref="28InstPtr">InstPtr</a>, <b>true</b>), <a class="local col5 ref" href="#25stackGrowth" title='stackGrowth' data-ref="25stackGrowth">stackGrowth</a>);</td></tr>
<tr><th id="359">359</th><td>  <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCAsmInfo.h.html#_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE" title='llvm::MCAsmInfo::addInitialFrameState' data-ref="_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE">addInitialFrameState</a>(<a class="local col9 ref" href="#29Inst2" title='Inst2' data-ref="29Inst2">Inst2</a>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstPrinter.h.html#llvm::MCInstPrinter" title='llvm::MCInstPrinter' data-ref="llvm::MCInstPrinter">MCInstPrinter</a> *<dfn class="tu decl def" id="_ZL22createX86MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createX86MCInstPrinter' data-type='llvm::MCInstPrinter * createX86MCInstPrinter(const llvm::Triple &amp; T, unsigned int SyntaxVariant, const llvm::MCAsmInfo &amp; MAI, const llvm::MCInstrInfo &amp; MII, const llvm::MCRegisterInfo &amp; MRI)' data-ref="_ZL22createX86MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createX86MCInstPrinter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col0 decl" id="30T" title='T' data-type='const llvm::Triple &amp;' data-ref="30T">T</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="31SyntaxVariant" title='SyntaxVariant' data-type='unsigned int' data-ref="31SyntaxVariant">SyntaxVariant</dfn>,</td></tr>
<tr><th id="366">366</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col2 decl" id="32MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="32MAI">MAI</dfn>,</td></tr>
<tr><th id="367">367</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col3 decl" id="33MII" title='MII' data-type='const llvm::MCInstrInfo &amp;' data-ref="33MII">MII</dfn>,</td></tr>
<tr><th id="368">368</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="34MRI">MRI</dfn>) {</td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="local col1 ref" href="#31SyntaxVariant" title='SyntaxVariant' data-ref="31SyntaxVariant">SyntaxVariant</a> == <var>0</var>)</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <b>new</b> <a class="type" href="X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter">X86ATTInstPrinter</a><a class="ref" href="X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::X86ATTInstPrinter::X86ATTInstPrinter' data-ref="_ZN4llvm17X86ATTInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#32MAI" title='MAI' data-ref="32MAI">MAI</a>, <a class="local col3 ref" href="#33MII" title='MII' data-ref="33MII">MII</a>, <a class="local col4 ref" href="#34MRI" title='MRI' data-ref="34MRI">MRI</a>);</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col1 ref" href="#31SyntaxVariant" title='SyntaxVariant' data-ref="31SyntaxVariant">SyntaxVariant</a> == <var>1</var>)</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <b>new</b> <a class="type" href="X86IntelInstPrinter.h.html#llvm::X86IntelInstPrinter" title='llvm::X86IntelInstPrinter' data-ref="llvm::X86IntelInstPrinter">X86IntelInstPrinter</a><a class="ref" href="X86IntelInstPrinter.h.html#_ZN4llvm19X86IntelInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::X86IntelInstPrinter::X86IntelInstPrinter' data-ref="_ZN4llvm19X86IntelInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#32MAI" title='MAI' data-ref="32MAI">MAI</a>, <a class="local col3 ref" href="#33MII" title='MII' data-ref="33MII">MII</a>, <a class="local col4 ref" href="#34MRI" title='MRI' data-ref="34MRI">MRI</a>);</td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>static</em> <a class="type" href="X86MCTargetDesc.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo">MCRelocationInfo</a> *<dfn class="tu decl def" id="_ZL25createX86MCRelocationInfoRKN4llvm6TripleERNS_9MCContextE" title='createX86MCRelocationInfo' data-type='llvm::MCRelocationInfo * createX86MCRelocationInfo(const llvm::Triple &amp; TheTriple, llvm::MCContext &amp; Ctx)' data-ref="_ZL25createX86MCRelocationInfoRKN4llvm6TripleERNS_9MCContextE">createX86MCRelocationInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="35TheTriple" title='TheTriple' data-type='const llvm::Triple &amp;' data-ref="35TheTriple">TheTriple</dfn>,</td></tr>
<tr><th id="377">377</th><td>                                                   <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="36Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="36Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="378">378</th><td>  <i>// Default to the stock relocation info.</i></td></tr>
<tr><th id="379">379</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE" title='llvm::createMCRelocationInfo' data-ref="_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE">createMCRelocationInfo</a>(<a class="local col5 ref" href="#35TheTriple" title='TheTriple' data-ref="35TheTriple">TheTriple</a>, <span class='refarg'><a class="local col6 ref" href="#36Ctx" title='Ctx' data-ref="36Ctx">Ctx</a></span>);</td></tr>
<tr><th id="380">380</th><td>}</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="383">383</th><td><b>namespace</b> <span class="namespace">X86_MC</span> {</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><b>class</b> <dfn class="type def" id="llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> {</td></tr>
<tr><th id="386">386</th><td>  <dfn class="tu decl def" id="_ZN4llvm6X86_MC18X86MCInstrAnalysisC1ERKS1_" title='llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis' data-type='void llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis(const llvm::X86_MC::X86MCInstrAnalysis &amp; )' data-ref="_ZN4llvm6X86_MC18X86MCInstrAnalysisC1ERKS1_">X86MCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="#llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="#llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</a> &amp;<dfn class="tu decl def" id="_ZN4llvm6X86_MC18X86MCInstrAnalysisaSERKS1_" title='llvm::X86_MC::X86MCInstrAnalysis::operator=' data-type='llvm::X86_MC::X86MCInstrAnalysis &amp; llvm::X86_MC::X86MCInstrAnalysis::operator=(const llvm::X86_MC::X86MCInstrAnalysis &amp; )' data-ref="_ZN4llvm6X86_MC18X86MCInstrAnalysisaSERKS1_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="388">388</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm6X86_MC18X86MCInstrAnalysisD1Ev" title='llvm::X86_MC::X86MCInstrAnalysis::~X86MCInstrAnalysis' data-ref="_ZN4llvm6X86_MC18X86MCInstrAnalysisD1Ev">~X86MCInstrAnalysis</dfn>() = <b>default</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><b>public</b>:</td></tr>
<tr><th id="391">391</th><td>  <dfn class="tu decl def" id="_ZN4llvm6X86_MC18X86MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis' data-type='void llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis(const llvm::MCInstrInfo * MCII)' data-ref="_ZN4llvm6X86_MC18X86MCInstrAnalysisC1EPKNS_11MCInstrInfoE">X86MCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col7 decl" id="37MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="37MCII">MCII</dfn>) : <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a><a class="ref" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::MCInstrAnalysis::MCInstrAnalysis' data-ref="_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE">(</a><a class="local col7 ref" href="#37MCII" title='MCII' data-ref="37MCII">MCII</a>) {}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</dfn></u></td></tr>
<tr><th id="394">394</th><td><u>#include <span class='error' title="&apos;X86GenSubtargetInfo.inc&apos; file not found">"X86GenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <a class="virtual decl" href="#_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE" title='llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters' data-ref="_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE">clearsSuperRegisters</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="38MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="39Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="39Inst">Inst</dfn>,</td></tr>
<tr><th id="397">397</th><td>                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="40Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="40Mask">Mask</dfn>) <em>const</em> override;</td></tr>
<tr><th id="398">398</th><td>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</td></tr>
<tr><th id="399">399</th><td>  <dfn class="tu decl" id="_ZNK4llvm6X86_MC18X86MCInstrAnalysis14findPltEntriesEmNS_8ArrayRefIhEEmRKNS_6TripleE" title='llvm::X86_MC::X86MCInstrAnalysis::findPltEntries' data-type='int llvm::X86_MC::X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents, uint64_t GotSectionVA, const llvm::Triple &amp; TargetTriple) const' data-ref="_ZNK4llvm6X86_MC18X86MCInstrAnalysis14findPltEntriesEmNS_8ArrayRefIhEEmRKNS_6TripleE">findPltEntries</dfn>(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents,</td></tr>
<tr><th id="400">400</th><td>                 uint64_t GotSectionVA,</td></tr>
<tr><th id="401">401</th><td>                 <em>const</em> Triple &amp;TargetTriple) <em>const</em> override;</td></tr>
<tr><th id="402">402</th><td>};</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</dfn></u></td></tr>
<tr><th id="405">405</th><td><u>#include "X86GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>bool</em> <a class="type" href="#llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</a>::<dfn class="virtual decl def" id="_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE" title='llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters' data-ref="_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE">clearsSuperRegisters</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="41MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="41MRI">MRI</dfn>,</td></tr>
<tr><th id="408">408</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="42Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="42Inst">Inst</dfn>,</td></tr>
<tr><th id="409">409</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="43Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="43Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="410">410</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="44Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="44Desc">Desc</dfn> = <a class="member" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#42Inst" title='Inst' data-ref="42Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45NumDefs" title='NumDefs' data-type='unsigned int' data-ref="45NumDefs">NumDefs</dfn> = <a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="412">412</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46NumImplicitDefs" title='NumImplicitDefs' data-type='unsigned int' data-ref="46NumImplicitDefs">NumImplicitDefs</dfn> = <a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>();</td></tr>
<tr><th id="413">413</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask.getBitWidth() == NumDefs + NumImplicitDefs &amp;&amp; &quot;Unexpected number of bits in the mask!&quot;) ? void (0) : __assert_fail (&quot;Mask.getBitWidth() == NumDefs + NumImplicitDefs &amp;&amp; \&quot;Unexpected number of bits in the mask!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp&quot;, 414, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43Mask" title='Mask' data-ref="43Mask">Mask</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col5 ref" href="#45NumDefs" title='NumDefs' data-ref="45NumDefs">NumDefs</a> + <a class="local col6 ref" href="#46NumImplicitDefs" title='NumImplicitDefs' data-ref="46NumImplicitDefs">NumImplicitDefs</a> &amp;&amp;</td></tr>
<tr><th id="414">414</th><td>         <q>"Unexpected number of bits in the mask!"</q>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47HasVEX" title='HasVEX' data-type='bool' data-ref="47HasVEX">HasVEX</dfn> = (<a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX" title='llvm::X86II::VEX' data-ref="llvm::X86II::VEX">VEX</a>;</td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="local col8 decl" id="48HasEVEX" title='HasEVEX' data-type='bool' data-ref="48HasEVEX">HasEVEX</dfn> = (<a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX">EVEX</a>;</td></tr>
<tr><th id="418">418</th><td>  <em>bool</em> <dfn class="local col9 decl" id="49HasXOP" title='HasXOP' data-type='bool' data-ref="49HasXOP">HasXOP</dfn> = (<a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOP" title='llvm::X86II::XOP' data-ref="llvm::X86II::XOP">XOP</a>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col0 decl" id="50GR32RC" title='GR32RC' data-type='const llvm::MCRegisterClass &amp;' data-ref="50GR32RC">GR32RC</dfn> = MRI.getRegClass(X86::GR32RegClassID);</td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col1 decl" id="51VR128XRC" title='VR128XRC' data-type='const llvm::MCRegisterClass &amp;' data-ref="51VR128XRC">VR128XRC</dfn> = MRI.getRegClass(X86::VR128XRegClassID);</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col2 decl" id="52VR256XRC" title='VR256XRC' data-type='const llvm::MCRegisterClass &amp;' data-ref="52VR256XRC">VR256XRC</dfn> = MRI.getRegClass(X86::VR256XRegClassID);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>auto</em> <dfn class="local col3 decl" id="53ClearsSuperReg" title='ClearsSuperReg' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp:424:25)' data-ref="53ClearsSuperReg">ClearsSuperReg</dfn> = [=](<em>unsigned</em> <dfn class="local col4 decl" id="54RegID" title='RegID' data-type='unsigned int' data-ref="54RegID">RegID</dfn>) {</td></tr>
<tr><th id="425">425</th><td>    <i>// On X86-64, a general purpose integer register is viewed as a 64-bit</i></td></tr>
<tr><th id="426">426</th><td><i>    // register internal to the processor.</i></td></tr>
<tr><th id="427">427</th><td><i>    // An update to the lower 32 bits of a 64 bit integer register is</i></td></tr>
<tr><th id="428">428</th><td><i>    // architecturally defined to zero extend the upper 32 bits.</i></td></tr>
<tr><th id="429">429</th><td>    <b>if</b> (<a class="local col0 ref" href="#50GR32RC" title='GR32RC' data-ref="50GR32RC">GR32RC</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#54RegID" title='RegID' data-ref="54RegID">RegID</a>))</td></tr>
<tr><th id="430">430</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    <i>// Early exit if this instruction has no vex/evex/xop prefix.</i></td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (!<a class="local col8 ref" href="#48HasEVEX" title='HasEVEX' data-ref="48HasEVEX">HasEVEX</a> &amp;&amp; !<a class="local col7 ref" href="#47HasVEX" title='HasVEX' data-ref="47HasVEX">HasVEX</a> &amp;&amp; !<a class="local col9 ref" href="#49HasXOP" title='HasXOP' data-ref="49HasXOP">HasXOP</a>)</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <i>// All VEX and EVEX encoded instructions are defined to zero the high bits</i></td></tr>
<tr><th id="437">437</th><td><i>    // of the destination register up to VLMAX (i.e. the maximum vector register</i></td></tr>
<tr><th id="438">438</th><td><i>    // width pertaining to the instruction).</i></td></tr>
<tr><th id="439">439</th><td><i>    // We assume the same behavior for XOP instructions too.</i></td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <a class="local col1 ref" href="#51VR128XRC" title='VR128XRC' data-ref="51VR128XRC">VR128XRC</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#54RegID" title='RegID' data-ref="54RegID">RegID</a>) || <a class="local col2 ref" href="#52VR256XRC" title='VR256XRC' data-ref="52VR256XRC">VR256XRC</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#54RegID" title='RegID' data-ref="54RegID">RegID</a>);</td></tr>
<tr><th id="441">441</th><td>  };</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <a class="local col3 ref" href="#43Mask" title='Mask' data-ref="43Mask">Mask</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt12clearAllBitsEv" title='llvm::APInt::clearAllBits' data-ref="_ZN4llvm5APInt12clearAllBitsEv">clearAllBits</a>();</td></tr>
<tr><th id="444">444</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="55I" title='I' data-type='unsigned int' data-ref="55I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="56E" title='E' data-type='unsigned int' data-ref="56E">E</dfn> = <a class="local col5 ref" href="#45NumDefs" title='NumDefs' data-ref="45NumDefs">NumDefs</a>; <a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a> &lt; <a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a>; ++<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>) {</td></tr>
<tr><th id="445">445</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="57Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="57Op">Op</dfn> = <a class="local col2 ref" href="#42Inst" title='Inst' data-ref="42Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>);</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="local col3 ref" href="#53ClearsSuperReg" title='ClearsSuperReg' data-ref="53ClearsSuperReg">ClearsSuperReg</a>(<a class="local col7 ref" href="#57Op" title='Op' data-ref="57Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="447">447</th><td>      <a class="local col3 ref" href="#43Mask" title='Mask' data-ref="43Mask">Mask</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt6setBitEj" title='llvm::APInt::setBit' data-ref="_ZN4llvm5APInt6setBitEj">setBit</a>(<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>);</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58I" title='I' data-type='unsigned int' data-ref="58I">I</dfn> = <var>0</var>, <dfn class="local col9 decl" id="59E" title='E' data-type='unsigned int' data-ref="59E">E</dfn> = <a class="local col6 ref" href="#46NumImplicitDefs" title='NumImplicitDefs' data-ref="46NumImplicitDefs">NumImplicitDefs</a>; <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> &lt; <a class="local col9 ref" href="#59E" title='E' data-ref="59E">E</a>; ++<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>) {</td></tr>
<tr><th id="451">451</th><td>    <em>const</em> <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="60Reg" title='Reg' data-type='const MCPhysReg' data-ref="60Reg">Reg</dfn> = <a class="local col4 ref" href="#44Desc" title='Desc' data-ref="44Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()[<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>];</td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="local col3 ref" href="#53ClearsSuperReg" title='ClearsSuperReg' data-ref="53ClearsSuperReg">ClearsSuperReg</a>(<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>))</td></tr>
<tr><th id="453">453</th><td>      <a class="local col3 ref" href="#43Mask" title='Mask' data-ref="43Mask">Mask</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt6setBitEj" title='llvm::APInt::setBit' data-ref="_ZN4llvm5APInt6setBitEj">setBit</a>(<a class="local col5 ref" href="#45NumDefs" title='NumDefs' data-ref="45NumDefs">NumDefs</a> + <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>);</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <b>return</b> <a class="local col3 ref" href="#43Mask" title='Mask' data-ref="43Mask">Mask</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getBoolValueEv" title='llvm::APInt::getBoolValue' data-ref="_ZNK4llvm5APInt12getBoolValueEv">getBoolValue</a>();</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><em>static</em> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</td></tr>
<tr><th id="460">460</th><td><dfn class="tu decl def" id="_ZN4llvm6X86_MCL17findX86PltEntriesEmNS_8ArrayRefIhEEm" title='llvm::X86_MC::findX86PltEntries' data-type='int llvm::X86_MC::findX86PltEntries(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents, uint64_t GotPltSectionVA)' data-ref="_ZN4llvm6X86_MCL17findX86PltEntriesEmNS_8ArrayRefIhEEm">findX86PltEntries</dfn>(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents,</td></tr>
<tr><th id="461">461</th><td>                  uint64_t GotPltSectionVA) {</td></tr>
<tr><th id="462">462</th><td>  <i>// Do a lightweight parsing of PLT entries.</i></td></tr>
<tr><th id="463">463</th><td>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; <dfn class="local col1 decl" id="61Result" title='Result' data-type='int' data-ref="61Result">Result</dfn>;</td></tr>
<tr><th id="464">464</th><td>  <b>for</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="62Byte" title='Byte' data-type='uint64_t' data-ref="62Byte">Byte</dfn> = <var>0</var>, <dfn class="local col3 decl" id="63End" title='End' data-type='uint64_t' data-ref="63End">End</dfn> = <a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> + <var>6</var> &lt; <a class="local col3 ref" href="#63End" title='End' data-ref="63End">End</a>; ) {</td></tr>
<tr><th id="465">465</th><td>    <i>// Recognize a jmp.</i></td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a>]</a> == <var>0xff</var> &amp;&amp; <a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> + <var>1</var>]</a> == <var>0xa3</var>) {</td></tr>
<tr><th id="467">467</th><td>      <i>// The jmp instruction at the beginning of each PLT entry jumps to the</i></td></tr>
<tr><th id="468">468</th><td><i>      // address of the base of the .got.plt section plus the immediate.</i></td></tr>
<tr><th id="469">469</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="65Imm" title='Imm' data-type='uint32_t' data-ref="65Imm">Imm</dfn> = <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> + <var>2</var>);</td></tr>
<tr><th id="470">470</th><td>      Result.push_back(</td></tr>
<tr><th id="471">471</th><td>          std::make_pair(PltSectionVA + Byte, GotPltSectionVA + Imm));</td></tr>
<tr><th id="472">472</th><td>      <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> += <var>6</var>;</td></tr>
<tr><th id="473">473</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a>]</a> == <var>0xff</var> &amp;&amp; <a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> + <var>1</var>]</a> == <var>0x25</var>) {</td></tr>
<tr><th id="474">474</th><td>      <i>// The jmp instruction at the beginning of each PLT entry jumps to the</i></td></tr>
<tr><th id="475">475</th><td><i>      // immediate.</i></td></tr>
<tr><th id="476">476</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="66Imm" title='Imm' data-type='uint32_t' data-ref="66Imm">Imm</dfn> = <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col4 ref" href="#64PltContents" title='PltContents' data-ref="64PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> + <var>2</var>);</td></tr>
<tr><th id="477">477</th><td>      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td></tr>
<tr><th id="478">478</th><td>      <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a> += <var>6</var>;</td></tr>
<tr><th id="479">479</th><td>    } <b>else</b></td></tr>
<tr><th id="480">480</th><td>      <a class="local col2 ref" href="#62Byte" title='Byte' data-ref="62Byte">Byte</a>++;</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>static</em> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</td></tr>
<tr><th id="486">486</th><td><dfn class="tu decl def" id="_ZN4llvm6X86_MCL20findX86_64PltEntriesEmNS_8ArrayRefIhEE" title='llvm::X86_MC::findX86_64PltEntries' data-type='int llvm::X86_MC::findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents)' data-ref="_ZN4llvm6X86_MCL20findX86_64PltEntriesEmNS_8ArrayRefIhEE">findX86_64PltEntries</dfn>(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents) {</td></tr>
<tr><th id="487">487</th><td>  <i>// Do a lightweight parsing of PLT entries.</i></td></tr>
<tr><th id="488">488</th><td>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; <dfn class="local col7 decl" id="67Result" title='Result' data-type='int' data-ref="67Result">Result</dfn>;</td></tr>
<tr><th id="489">489</th><td>  <b>for</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="68Byte" title='Byte' data-type='uint64_t' data-ref="68Byte">Byte</dfn> = <var>0</var>, <dfn class="local col9 decl" id="69End" title='End' data-type='uint64_t' data-ref="69End">End</dfn> = <a class="local col0 ref" href="#70PltContents" title='PltContents' data-ref="70PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a> + <var>6</var> &lt; <a class="local col9 ref" href="#69End" title='End' data-ref="69End">End</a>; ) {</td></tr>
<tr><th id="490">490</th><td>    <i>// Recognize a jmp.</i></td></tr>
<tr><th id="491">491</th><td>    <b>if</b> (<a class="local col0 ref" href="#70PltContents" title='PltContents' data-ref="70PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a>]</a> == <var>0xff</var> &amp;&amp; <a class="local col0 ref" href="#70PltContents" title='PltContents' data-ref="70PltContents">PltContents</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a> + <var>1</var>]</a> == <var>0x25</var>) {</td></tr>
<tr><th id="492">492</th><td>      <i>// The jmp instruction at the beginning of each PLT entry jumps to the</i></td></tr>
<tr><th id="493">493</th><td><i>      // address of the next instruction plus the immediate.</i></td></tr>
<tr><th id="494">494</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="71Imm" title='Imm' data-type='uint32_t' data-ref="71Imm">Imm</dfn> = <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col0 ref" href="#70PltContents" title='PltContents' data-ref="70PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a> + <var>2</var>);</td></tr>
<tr><th id="495">495</th><td>      Result.push_back(</td></tr>
<tr><th id="496">496</th><td>          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + <var>6</var> + Imm));</td></tr>
<tr><th id="497">497</th><td>      <a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a> += <var>6</var>;</td></tr>
<tr><th id="498">498</th><td>    } <b>else</b></td></tr>
<tr><th id="499">499</th><td>      <a class="local col8 ref" href="#68Byte" title='Byte' data-ref="68Byte">Byte</a>++;</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="502">502</th><td>}</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; X86MCInstrAnalysis::findPltEntries(</td></tr>
<tr><th id="505">505</th><td>    uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents,</td></tr>
<tr><th id="506">506</th><td>    uint64_t GotPltSectionVA, <em>const</em> Triple &amp;TargetTriple) <em>const</em> {</td></tr>
<tr><th id="507">507</th><td>  <b>switch</b> (TargetTriple.getArch()) {</td></tr>
<tr><th id="508">508</th><td>    <b>case</b> Triple::x86:</td></tr>
<tr><th id="509">509</th><td>      <b>return</b> findX86PltEntries(PltSectionVA, PltContents, GotPltSectionVA);</td></tr>
<tr><th id="510">510</th><td>    <b>case</b> Triple::x86_64:</td></tr>
<tr><th id="511">511</th><td>      <b>return</b> findX86_64PltEntries(PltSectionVA, PltContents);</td></tr>
<tr><th id="512">512</th><td>    <b>default</b>:</td></tr>
<tr><th id="513">513</th><td>      <b>return</b> {};</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>} <i>// end of namespace X86_MC</i></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>} <i>// end of namespace llvm</i></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> *<dfn class="tu decl def" id="_ZL24createX86MCInstrAnalysisPKN4llvm11MCInstrInfoE" title='createX86MCInstrAnalysis' data-type='llvm::MCInstrAnalysis * createX86MCInstrAnalysis(const llvm::MCInstrInfo * Info)' data-ref="_ZL24createX86MCInstrAnalysisPKN4llvm11MCInstrInfoE">createX86MCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col2 decl" id="72Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="72Info">Info</dfn>) {</td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <b>new</b> <span class="namespace">X86_MC::</span><a class="type" href="#llvm::X86_MC::X86MCInstrAnalysis" title='llvm::X86_MC::X86MCInstrAnalysis' data-ref="llvm::X86_MC::X86MCInstrAnalysis">X86MCInstrAnalysis</a><a class="tu ref" href="#_ZN4llvm6X86_MC18X86MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis' data-use='c' data-ref="_ZN4llvm6X86_MC18X86MCInstrAnalysisC1EPKNS_11MCInstrInfoE">(</a><a class="local col2 ref" href="#72Info" title='Info' data-ref="72Info">Info</a>);</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i>// Force static initialization.</i></td></tr>
<tr><th id="526">526</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeX86TargetMC" title='LLVMInitializeX86TargetMC' data-ref="LLVMInitializeX86TargetMC">LLVMInitializeX86TargetMC</dfn>() {</td></tr>
<tr><th id="527">527</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> *<dfn class="local col3 decl" id="73T" title='T' data-type='llvm::Target *' data-ref="73T">T</dfn> : {&amp;<a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_32TargetEv" title='llvm::getTheX86_32Target' data-ref="_ZN4llvm18getTheX86_32TargetEv">getTheX86_32Target</a>(), &amp;<a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_64TargetEv" title='llvm::getTheX86_64Target' data-ref="_ZN4llvm18getTheX86_64TargetEv">getTheX86_64Target</a>()}) {</td></tr>
<tr><th id="528">528</th><td>    <i>// Register the MC asm info.</i></td></tr>
<tr><th id="529">529</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterMCAsmInfoFn" title='llvm::RegisterMCAsmInfoFn' data-ref="llvm::RegisterMCAsmInfoFn">RegisterMCAsmInfoFn</a> <dfn class="local col4 decl" id="74X" title='X' data-type='llvm::RegisterMCAsmInfoFn' data-ref="74X">X</dfn><a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm19RegisterMCAsmInfoFnC1ERNS_6TargetEPFPNS_9MCAsmInfoERKNS_14MCRegisterInfoERKNS_6TripleEE" title='llvm::RegisterMCAsmInfoFn::RegisterMCAsmInfoFn' data-ref="_ZN4llvm19RegisterMCAsmInfoFnC1ERNS_6TargetEPFPNS_9MCAsmInfoERKNS_14MCRegisterInfoERKNS_6TripleEE">(</a>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a>, <a class="tu ref" href="#_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE" title='createX86MCAsmInfo' data-use='r' data-ref="_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE">createX86MCAsmInfo</a>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>    <i>// Register the MC instruction info.</i></td></tr>
<tr><th id="532">532</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE" title='llvm::TargetRegistry::RegisterMCInstrInfo' data-ref="_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE">RegisterMCInstrInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="tu ref" href="#_ZL20createX86MCInstrInfov" title='createX86MCInstrInfo' data-use='r' data-ref="_ZL20createX86MCInstrInfov">createX86MCInstrInfo</a>);</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>    <i>// Register the MC register info.</i></td></tr>
<tr><th id="535">535</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE" title='llvm::TargetRegistry::RegisterMCRegInfo' data-ref="_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE">RegisterMCRegInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="tu ref" href="#_ZL23createX86MCRegisterInfoRKN4llvm6TripleE" title='createX86MCRegisterInfo' data-use='r' data-ref="_ZL23createX86MCRegisterInfoRKN4llvm6TripleE">createX86MCRegisterInfo</a>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>    <i>// Register the MC subtarget info.</i></td></tr>
<tr><th id="538">538</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E" title='llvm::TargetRegistry::RegisterMCSubtargetInfo' data-ref="_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E">RegisterMCSubtargetInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>,</td></tr>
<tr><th id="539">539</th><td>                                            <span class="namespace">X86_MC::</span><a class="ref" href="#_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_" title='llvm::X86_MC::createX86MCSubtargetInfo' data-ref="_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_">createX86MCSubtargetInfo</a>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <i>// Register the MC instruction analyzer.</i></td></tr>
<tr><th id="542">542</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE" title='llvm::TargetRegistry::RegisterMCInstrAnalysis' data-ref="_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE">RegisterMCInstrAnalysis</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="tu ref" href="#_ZL24createX86MCInstrAnalysisPKN4llvm11MCInstrInfoE" title='createX86MCInstrAnalysis' data-use='r' data-ref="_ZL24createX86MCInstrAnalysisPKN4llvm11MCInstrInfoE">createX86MCInstrAnalysis</a>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <i>// Register the code emitter.</i></td></tr>
<tr><th id="545">545</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCCodeEmitter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE">RegisterMCCodeEmitter</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createX86MCCodeEmitter' data-ref="_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createX86MCCodeEmitter</a>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>    <i>// Register the obj target streamer.</i></td></tr>
<tr><th id="548">548</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE" title='llvm::TargetRegistry::RegisterObjectTargetStreamer' data-ref="_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE">RegisterObjectTargetStreamer</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>,</td></tr>
<tr><th id="549">549</th><td>                                                 <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm29createX86ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::createX86ObjectTargetStreamer' data-ref="_ZN4llvm29createX86ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE">createX86ObjectTargetStreamer</a>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>    <i>// Register the asm target streamer.</i></td></tr>
<tr><th id="552">552</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371" title='llvm::TargetRegistry::RegisterAsmTargetStreamer' data-ref="_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371">RegisterAsmTargetStreamer</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm26createX86AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb" title='llvm::createX86AsmTargetStreamer' data-ref="_ZN4llvm26createX86AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb">createX86AsmTargetStreamer</a>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterCOFFStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_E15642403" title='llvm::TargetRegistry::RegisterCOFFStreamer' data-ref="_ZN4llvm14TargetRegistry20RegisterCOFFStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_E15642403">RegisterCOFFStreamer</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm24createX86WinCOFFStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_3806464" title='llvm::createX86WinCOFFStreamer' data-ref="_ZN4llvm24createX86WinCOFFStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_3806464">createX86WinCOFFStreamer</a>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <i>// Register the MCInstPrinter.</i></td></tr>
<tr><th id="557">557</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE" title='llvm::TargetRegistry::RegisterMCInstPrinter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE">RegisterMCInstPrinter</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="tu ref" href="#_ZL22createX86MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createX86MCInstPrinter' data-use='r' data-ref="_ZL22createX86MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createX86MCInstPrinter</a>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <i>// Register the MC relocation info.</i></td></tr>
<tr><th id="560">560</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry24RegisterMCRelocationInfoERNS_6TargetEPFPNS_16MCRelocationInfoERKNS_6TripleERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCRelocationInfo' data-ref="_ZN4llvm14TargetRegistry24RegisterMCRelocationInfoERNS_6TargetEPFPNS_16MCRelocationInfoERKNS_6TripleERNS_9MCContextEE">RegisterMCRelocationInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#73T" title='T' data-ref="73T">T</a></span>, <a class="tu ref" href="#_ZL25createX86MCRelocationInfoRKN4llvm6TripleERNS_9MCContextE" title='createX86MCRelocationInfo' data-use='r' data-ref="_ZL25createX86MCRelocationInfoRKN4llvm6TripleERNS_9MCContextE">createX86MCRelocationInfo</a>);</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i>// Register the asm backend.</i></td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE" title='llvm::TargetRegistry::RegisterMCAsmBackend' data-ref="_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE">RegisterMCAsmBackend</a>(<span class='refarg'><a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_32TargetEv" title='llvm::getTheX86_32Target' data-ref="_ZN4llvm18getTheX86_32TargetEv">getTheX86_32Target</a>()</span>,</td></tr>
<tr><th id="565">565</th><td>                                       <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm22createX86_32AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createX86_32AsmBackend' data-ref="_ZN4llvm22createX86_32AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createX86_32AsmBackend</a>);</td></tr>
<tr><th id="566">566</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE" title='llvm::TargetRegistry::RegisterMCAsmBackend' data-ref="_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE">RegisterMCAsmBackend</a>(<span class='refarg'><a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_64TargetEv" title='llvm::getTheX86_64Target' data-ref="_ZN4llvm18getTheX86_64TargetEv">getTheX86_64Target</a>()</span>,</td></tr>
<tr><th id="567">567</th><td>                                       <a class="ref" href="X86MCTargetDesc.h.html#_ZN4llvm22createX86_64AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createX86_64AsmBackend' data-ref="_ZN4llvm22createX86_64AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createX86_64AsmBackend</a>);</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb" title='llvm::getX86SubSuperRegisterOrZero' data-ref="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb">getX86SubSuperRegisterOrZero</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="75Reg" title='Reg' data-type='unsigned int' data-ref="75Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76Size" title='Size' data-type='unsigned int' data-ref="76Size">Size</dfn>,</td></tr>
<tr><th id="571">571</th><td>                                            <em>bool</em> <dfn class="local col7 decl" id="77High" title='High' data-type='bool' data-ref="77High">High</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <b>switch</b> (<a class="local col6 ref" href="#76Size" title='Size' data-ref="76Size">Size</a>) {</td></tr>
<tr><th id="573">573</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="575">575</th><td>    <b>if</b> (<a class="local col7 ref" href="#77High" title='High' data-ref="77High">High</a>) {</td></tr>
<tr><th id="576">576</th><td>      <b>switch</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) {</td></tr>
<tr><th id="577">577</th><td>      <b>default</b>: <b>return</b> <a class="ref" href="#_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb" title='llvm::getX86SubSuperRegisterOrZero' data-ref="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb">getX86SubSuperRegisterOrZero</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <var>64</var>);</td></tr>
<tr><th id="578">578</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>:</td></tr>
<tr><th id="579">579</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>;</td></tr>
<tr><th id="580">580</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>:</td></tr>
<tr><th id="581">581</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>;</td></tr>
<tr><th id="582">582</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>:</td></tr>
<tr><th id="583">583</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>;</td></tr>
<tr><th id="584">584</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>:</td></tr>
<tr><th id="585">585</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>;</td></tr>
<tr><th id="586">586</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>:</td></tr>
<tr><th id="587">587</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>;</td></tr>
<tr><th id="588">588</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>:</td></tr>
<tr><th id="589">589</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>;</td></tr>
<tr><th id="590">590</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>:</td></tr>
<tr><th id="591">591</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>;</td></tr>
<tr><th id="592">592</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>:</td></tr>
<tr><th id="593">593</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>;</td></tr>
<tr><th id="594">594</th><td>      }</td></tr>
<tr><th id="595">595</th><td>    } <b>else</b> {</td></tr>
<tr><th id="596">596</th><td>      <b>switch</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) {</td></tr>
<tr><th id="597">597</th><td>      <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="598">598</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>:</td></tr>
<tr><th id="599">599</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>;</td></tr>
<tr><th id="600">600</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>:</td></tr>
<tr><th id="601">601</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>;</td></tr>
<tr><th id="602">602</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>:</td></tr>
<tr><th id="603">603</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>;</td></tr>
<tr><th id="604">604</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>:</td></tr>
<tr><th id="605">605</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>;</td></tr>
<tr><th id="606">606</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>:</td></tr>
<tr><th id="607">607</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>;</td></tr>
<tr><th id="608">608</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>:</td></tr>
<tr><th id="609">609</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>;</td></tr>
<tr><th id="610">610</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>:</td></tr>
<tr><th id="611">611</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>;</td></tr>
<tr><th id="612">612</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>:</td></tr>
<tr><th id="613">613</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>;</td></tr>
<tr><th id="614">614</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>:</td></tr>
<tr><th id="615">615</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>;</td></tr>
<tr><th id="616">616</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>:</td></tr>
<tr><th id="617">617</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>;</td></tr>
<tr><th id="618">618</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>:</td></tr>
<tr><th id="619">619</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>;</td></tr>
<tr><th id="620">620</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>:</td></tr>
<tr><th id="621">621</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>;</td></tr>
<tr><th id="622">622</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>:</td></tr>
<tr><th id="623">623</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>;</td></tr>
<tr><th id="624">624</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>:</td></tr>
<tr><th id="625">625</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>;</td></tr>
<tr><th id="626">626</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>:</td></tr>
<tr><th id="627">627</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>;</td></tr>
<tr><th id="628">628</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>:</td></tr>
<tr><th id="629">629</th><td>        <b>return</b> X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>;</td></tr>
<tr><th id="630">630</th><td>      }</td></tr>
<tr><th id="631">631</th><td>    }</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="633">633</th><td>    <b>switch</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) {</td></tr>
<tr><th id="634">634</th><td>    <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>:</td></tr>
<tr><th id="636">636</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>;</td></tr>
<tr><th id="637">637</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>:</td></tr>
<tr><th id="638">638</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>;</td></tr>
<tr><th id="639">639</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>:</td></tr>
<tr><th id="640">640</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>;</td></tr>
<tr><th id="641">641</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>:</td></tr>
<tr><th id="642">642</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>;</td></tr>
<tr><th id="643">643</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>:</td></tr>
<tr><th id="644">644</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>:</td></tr>
<tr><th id="646">646</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>;</td></tr>
<tr><th id="647">647</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>:</td></tr>
<tr><th id="648">648</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>;</td></tr>
<tr><th id="649">649</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>:</td></tr>
<tr><th id="650">650</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>;</td></tr>
<tr><th id="651">651</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>:</td></tr>
<tr><th id="652">652</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>;</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>:</td></tr>
<tr><th id="654">654</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>;</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>:</td></tr>
<tr><th id="656">656</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>;</td></tr>
<tr><th id="657">657</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>:</td></tr>
<tr><th id="658">658</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>;</td></tr>
<tr><th id="659">659</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>:</td></tr>
<tr><th id="660">660</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>;</td></tr>
<tr><th id="661">661</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>:</td></tr>
<tr><th id="662">662</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>;</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>:</td></tr>
<tr><th id="664">664</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>:</td></tr>
<tr><th id="666">666</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>;</td></tr>
<tr><th id="667">667</th><td>    }</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="669">669</th><td>    <b>switch</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) {</td></tr>
<tr><th id="670">670</th><td>    <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>:</td></tr>
<tr><th id="672">672</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>;</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>:</td></tr>
<tr><th id="674">674</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>;</td></tr>
<tr><th id="675">675</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>:</td></tr>
<tr><th id="676">676</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>;</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>:</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>;</td></tr>
<tr><th id="679">679</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>:</td></tr>
<tr><th id="680">680</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>;</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>:</td></tr>
<tr><th id="682">682</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>;</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>:</td></tr>
<tr><th id="684">684</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>;</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>:</td></tr>
<tr><th id="686">686</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>;</td></tr>
<tr><th id="687">687</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>:</td></tr>
<tr><th id="688">688</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>;</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>:</td></tr>
<tr><th id="690">690</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>;</td></tr>
<tr><th id="691">691</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>:</td></tr>
<tr><th id="692">692</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>;</td></tr>
<tr><th id="693">693</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>:</td></tr>
<tr><th id="694">694</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>;</td></tr>
<tr><th id="695">695</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>:</td></tr>
<tr><th id="696">696</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>;</td></tr>
<tr><th id="697">697</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>:</td></tr>
<tr><th id="698">698</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>;</td></tr>
<tr><th id="699">699</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>:</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>;</td></tr>
<tr><th id="701">701</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>:</td></tr>
<tr><th id="702">702</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>;</td></tr>
<tr><th id="703">703</th><td>    }</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="705">705</th><td>    <b>switch</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) {</td></tr>
<tr><th id="706">706</th><td>    <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="707">707</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>:</td></tr>
<tr><th id="708">708</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="709">709</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DL&apos; in namespace &apos;llvm::X86&apos;">DL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>:</td></tr>
<tr><th id="710">710</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>;</td></tr>
<tr><th id="711">711</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>:</td></tr>
<tr><th id="712">712</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>;</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::X86&apos;">BL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>:</td></tr>
<tr><th id="714">714</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RBX&apos; in namespace &apos;llvm::X86&apos;">RBX</span>;</td></tr>
<tr><th id="715">715</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SIL&apos; in namespace &apos;llvm::X86&apos;">SIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>:</td></tr>
<tr><th id="716">716</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>;</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;DIL&apos; in namespace &apos;llvm::X86&apos;">DIL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>:</td></tr>
<tr><th id="718">718</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>;</td></tr>
<tr><th id="719">719</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;BPL&apos; in namespace &apos;llvm::X86&apos;">BPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>:</td></tr>
<tr><th id="720">720</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span>;</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SPL&apos; in namespace &apos;llvm::X86&apos;">SPL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::X86&apos;">SP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span>: <b>case</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>:</td></tr>
<tr><th id="722">722</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>;</td></tr>
<tr><th id="723">723</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R8B&apos; in namespace &apos;llvm::X86&apos;">R8B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8W&apos; in namespace &apos;llvm::X86&apos;">R8W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>:</td></tr>
<tr><th id="724">724</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>;</td></tr>
<tr><th id="725">725</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R9B&apos; in namespace &apos;llvm::X86&apos;">R9B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9W&apos; in namespace &apos;llvm::X86&apos;">R9W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>:</td></tr>
<tr><th id="726">726</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>;</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R10B&apos; in namespace &apos;llvm::X86&apos;">R10B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10W&apos; in namespace &apos;llvm::X86&apos;">R10W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10D&apos; in namespace &apos;llvm::X86&apos;">R10D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>:</td></tr>
<tr><th id="728">728</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>;</td></tr>
<tr><th id="729">729</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R11B&apos; in namespace &apos;llvm::X86&apos;">R11B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11W&apos; in namespace &apos;llvm::X86&apos;">R11W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::X86&apos;">R11D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>:</td></tr>
<tr><th id="730">730</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::X86&apos;">R11</span>;</td></tr>
<tr><th id="731">731</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R12B&apos; in namespace &apos;llvm::X86&apos;">R12B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12W&apos; in namespace &apos;llvm::X86&apos;">R12W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12D&apos; in namespace &apos;llvm::X86&apos;">R12D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>:</td></tr>
<tr><th id="732">732</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::X86&apos;">R12</span>;</td></tr>
<tr><th id="733">733</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R13B&apos; in namespace &apos;llvm::X86&apos;">R13B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13W&apos; in namespace &apos;llvm::X86&apos;">R13W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13D&apos; in namespace &apos;llvm::X86&apos;">R13D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>:</td></tr>
<tr><th id="734">734</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::X86&apos;">R13</span>;</td></tr>
<tr><th id="735">735</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R14B&apos; in namespace &apos;llvm::X86&apos;">R14B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14W&apos; in namespace &apos;llvm::X86&apos;">R14W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14D&apos; in namespace &apos;llvm::X86&apos;">R14D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>:</td></tr>
<tr><th id="736">736</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R14&apos; in namespace &apos;llvm::X86&apos;">R14</span>;</td></tr>
<tr><th id="737">737</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;R15B&apos; in namespace &apos;llvm::X86&apos;">R15B</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15W&apos; in namespace &apos;llvm::X86&apos;">R15W</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::X86&apos;">R15D</span>: <b>case</b> X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>:</td></tr>
<tr><th id="738">738</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;R15&apos; in namespace &apos;llvm::X86&apos;">R15</span>;</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td>}</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='unsigned int' data-ref="78Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79Size" title='Size' data-type='unsigned int' data-ref="79Size">Size</dfn>, <em>bool</em> <dfn class="local col0 decl" id="80High" title='High' data-type='bool' data-ref="80High">High</dfn>) {</td></tr>
<tr><th id="744">744</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81Res" title='Res' data-type='unsigned int' data-ref="81Res">Res</dfn> = <a class="ref" href="#_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb" title='llvm::getX86SubSuperRegisterOrZero' data-ref="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb">getX86SubSuperRegisterOrZero</a>(<a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg">Reg</a>, <a class="local col9 ref" href="#79Size" title='Size' data-ref="79Size">Size</a>, <a class="local col0 ref" href="#80High" title='High' data-ref="80High">High</a>);</td></tr>
<tr><th id="745">745</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Res != 0 &amp;&amp; &quot;Unexpected register or VT&quot;) ? void (0) : __assert_fail (&quot;Res != 0 &amp;&amp; \&quot;Unexpected register or VT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp&quot;, 745, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#81Res" title='Res' data-ref="81Res">Res</a> != <var>0</var> &amp;&amp; <q>"Unexpected register or VT"</q>);</td></tr>
<tr><th id="746">746</th><td>  <b>return</b> <a class="local col1 ref" href="#81Res" title='Res' data-ref="81Res">Res</a>;</td></tr>
<tr><th id="747">747</th><td>}</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
