make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 AR       libbase.a
 AR       libbase-nofloat.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 CC       microudp.o
 AR       libnet.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_hdmi2eth-hdmi2ethsoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_hdmi2eth-hdmi2ethsoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29153: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29246: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29255: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29316: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29352: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29470: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29501: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29529: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29560: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29588: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29619: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29647: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29678: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29706: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29737: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29765: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29796: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29824: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29855: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29883: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29914: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29942: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29973: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30001: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30032: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30060: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30091: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30119: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30150: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30178: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30209: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30237: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30268: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30296: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30327: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30355: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30386: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30414: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30440: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30738: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30806: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30825: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30844: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30868: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30893: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30912: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30931: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30955: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30980: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30999: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31018: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31042: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31162: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31230: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31249: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31268: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31292: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31317: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31336: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31355: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31379: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31404: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31423: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31442: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31466: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31590: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31610: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31677: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31709: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31746: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31778: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31815: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31847: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31924: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31955: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31987: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32024: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32056: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32093: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32125: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32234: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 112: Using initial value of hdmi2ethsoc_hdmi2ethsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 125: Using initial value of hdmi2ethsoc_hdmi2ethsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 144: Using initial value of hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 205: Using initial value of hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 228: Using initial value of hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 252: Using initial value of hdmi2ethsoc_hdmi2ethsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 280: Using initial value of hdmi2ethsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 284: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 317: Using initial value of hdmi2ethsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 507: Using initial value of hdmi2ethsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 523: Using initial value of hdmi2ethsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 656: Using initial value of hdmi2ethsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 695: Using initial value of hdmi2ethsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 734: Using initial value of hdmi2ethsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 773: Using initial value of hdmi2ethsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 812: Using initial value of hdmi2ethsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 851: Using initial value of hdmi2ethsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 890: Using initial value of hdmi2ethsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 929: Using initial value of hdmi2ethsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 949: Using initial value of hdmi2ethsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 966: Using initial value of hdmi2ethsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 981: Using initial value of hdmi2ethsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 982: Using initial value of hdmi2ethsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 983: Using initial value of hdmi2ethsoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 984: Using initial value of hdmi2ethsoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 985: Using initial value of hdmi2ethsoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1054: Using initial value of hdmi2ethsoc_crg_reset1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1065: Using initial value of hdmi2ethsoc_liteethphymiitx_sink_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1066: Using initial value of hdmi2ethsoc_liteethphymiitx_sink_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1096: Using initial value of hdmi2ethsoc_liteethphymiitx_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1101: Using initial value of hdmi2ethsoc_liteethphymiirx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1102: Using initial value of hdmi2ethsoc_liteethphymiirx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1197: Using initial value of hdmi2ethsoc_mac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1215: Using initial value of hdmi2ethsoc_mac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1309: Using initial value of hdmi2ethsoc_mac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1370: Using initial value of hdmi2ethsoc_mac_tx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1417: Using initial value of hdmi2ethsoc_mac_rx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1483: Using initial value of hdmi2ethsoc_mac_liteethmacpacketizer_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1496: Using initial value of hdmi2ethsoc_mac_liteethmacpacketizer since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1508: Using initial value of hdmi2ethsoc_mac_depacketizer_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1537: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_sink_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1538: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_sink_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1552: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_source_payload_ethernet_type since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1553: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_source_payload_sender_mac since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1554: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_source_payload_target_mac since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1556: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1569: Using initial value of hdmi2ethsoc_arp_tx_liteetharppacketizer since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1629: Using initial value of hdmi2ethsoc_arp_table_sink_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1705: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum_r since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1708: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1711: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1714: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1717: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1720: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1723: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1726: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1729: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1732: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1735: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4checksum_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1739: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer_sink_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1753: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer_source_payload_ethernet_type since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1754: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer_source_payload_sender_mac since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1755: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer_source_payload_target_mac since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1757: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1770: Using initial value of hdmi2ethsoc_ip_tx_liteethipv4packetizer since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1826: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum_r since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1829: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1832: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1835: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1838: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1841: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1844: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1847: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1850: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1853: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1856: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1859: Using initial value of hdmi2ethsoc_ip_checksum_liteethipv4checksum_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1921: Using initial value of hdmi2ethsoc_tx_liteethudppacketizer_sink_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1932: Using initial value of hdmi2ethsoc_tx_liteethudppacketizer_source_param_length since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1933: Using initial value of hdmi2ethsoc_tx_liteethudppacketizer_source_param_protocol since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1934: Using initial value of hdmi2ethsoc_tx_liteethudppacketizer_source_param_ip_address since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 1946: Using initial value of hdmi2ethsoc_tx_liteethudppacketizer since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2057: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_sink_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2071: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_source_param_src_port since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2072: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_source_param_dst_port since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2073: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_source_param_ip_address since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2074: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_source_param_length since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2086: Using initial value of hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2098: Using initial value of hdmi2ethsoc_etherbone_packet_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2099: Using initial value of hdmi2ethsoc_etherbone_packet_source_source_param_addr_size since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2102: Using initial value of hdmi2ethsoc_etherbone_packet_source_source_param_port_size since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2257: Using initial value of hdmi2ethsoc_etherbone_packet_converter0_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2432: Using initial value of hdmi2ethsoc_etherbone_record_depacketizer_ce since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2524: Using initial value of hdmi2ethsoc_etherbone_record_receiver_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2553: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2554: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_bca since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2556: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_cyc since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2557: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_rca since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2559: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_rff since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2560: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_wca since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2562: Using initial value of hdmi2ethsoc_etherbone_record_sender_source_param_wff since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2595: Using initial value of hdmi2ethsoc_etherbone_record_sender_cmd_fifo_sink_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2608: Using initial value of hdmi2ethsoc_etherbone_record_sender_cmd_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2661: Using initial value of hdmi2ethsoc_etherbone_record_sender_data_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2691: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_addr_size since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2692: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_nr since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2693: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_pf since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2694: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_port_size since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2695: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_pr since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2696: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_src_port since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2697: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_dst_port since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2698: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_ip_address since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2699: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_source_param_length since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2708: Using initial value of hdmi2ethsoc_etherbone_record_packetizer_ce since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2755: Using initial value of hdmi2ethsoc_etherbone_master_bus_cti since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2756: Using initial value of hdmi2ethsoc_etherbone_master_bus_bte since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2816: Using initial value of hdmi2ethsoc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2819: Using initial value of hdmi2ethsoc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2842: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2847: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2933: Using initial value of hdmi2ethsoc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2961: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 2966: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3052: Using initial value of hdmi2ethsoc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3080: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3085: Using initial value of hdmi2ethsoc_hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3171: Using initial value of hdmi2ethsoc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3308: Using initial value of hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3578: Using initial value of hdmi2ethsoc_hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3644: Using initial value of hdmi2ethsoc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3647: Using initial value of hdmi2ethsoc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3670: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3675: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3761: Using initial value of hdmi2ethsoc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3789: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3794: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3880: Using initial value of hdmi2ethsoc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3908: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3913: Using initial value of hdmi2ethsoc_hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 3999: Using initial value of hdmi2ethsoc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4136: Using initial value of hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4406: Using initial value of hdmi2ethsoc_hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4422: Using initial value of hdmi2ethsoc_interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4423: Using initial value of hdmi2ethsoc_interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4512: Using initial value of hdmi2ethsoc_hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4655: Using initial value of hdmi2ethsoc_hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4658: Using initial value of hdmi2ethsoc_hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4673: Using initial value of hdmi2ethsoc_hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4676: Using initial value of hdmi2ethsoc_hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4706: Using initial value of hdmi2ethsoc_hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4923: Using initial value of hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4941: Using initial value of hdmi2ethsoc_interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 4942: Using initial value of hdmi2ethsoc_interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5024: Using initial value of hdmi2ethsoc_hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5173: Using initial value of hdmi2ethsoc_hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5390: Using initial value of hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5408: Using initial value of lasmim_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5409: Using initial value of lasmim_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5425: Using initial value of encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5445: Using initial value of encoder_reader_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5570: Using initial value of syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5646: Using initial value of encoder_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5669: Using initial value of encoder_nbytes_clear_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5688: Using initial value of encoder_port_source_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5695: Using initial value of encoder_streamer_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5747: Using initial value of encoder_streamer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5786: Using initial value of subfragments_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5789: Using initial value of subfragments_data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29194: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29393: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7456: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7615: Assignment to hdmi2ethsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7616: Assignment to hdmi2ethsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7619: Assignment to hdmi2ethsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7620: Assignment to hdmi2ethsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7676: Assignment to hdmi2ethsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 7691: Assignment to hdmi2ethsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9360: Assignment to hdmi2ethsoc_interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9361: Assignment to hdmi2ethsoc_interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9362: Assignment to lasmim_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9364: Assignment to hdmi2ethsoc_interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9365: Assignment to hdmi2ethsoc_interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9462: Assignment to hdmi2ethsoc_interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9463: Assignment to hdmi2ethsoc_interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9512: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9517: Assignment to hdmi2ethsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9587: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9672: Assignment to hdmi2ethsoc_liteethphymiitx_source_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9673: Assignment to hdmi2ethsoc_liteethphymiitx_source_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9674: Assignment to hdmi2ethsoc_liteethphymiitx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9677: Assignment to hdmi2ethsoc_liteethphymiitx_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9715: Assignment to hdmi2ethsoc_liteethphymiirx_sink_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9729: Assignment to hdmi2ethsoc_liteethphymiirx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9736: Assignment to hdmi2ethsoc_liteethphymiirx_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9755: Assignment to hdmi2ethsoc_mac_liteethmacpacketizer_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9769: Assignment to hdmi2ethsoc_mac_depacketizer_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 9773: Assignment to hdmi2ethsoc_mac_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10056: Assignment to hdmi2ethsoc_mac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10228: Assignment to hdmi2ethsoc_mac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10277: Assignment to hdmi2ethsoc_mac_crc32_checker_syncfifo_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10285: Assignment to hdmi2ethsoc_mac_crc32_checker_syncfifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10543: Assignment to hdmi2ethsoc_liteethphymiitx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10544: Assignment to hdmi2ethsoc_liteethphymiitx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10547: Assignment to hdmi2ethsoc_liteethphymiitx_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10548: Assignment to hdmi2ethsoc_liteethphymiitx_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10549: Assignment to hdmi2ethsoc_mac_tx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10585: Assignment to hdmi2ethsoc_mac_rx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10784: Assignment to subfragments_liteethudpipcore_liteethmac_ongoing0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10917: Assignment to hdmi2ethsoc_arp_source_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 10998: Assignment to hdmi2ethsoc_arp_tx_liteetharppacketizer_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11116: Assignment to hdmi2ethsoc_arp_depacketizer_sink_payload_ethernet_type ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11117: Assignment to hdmi2ethsoc_arp_depacketizer_sink_payload_sender_mac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11118: Assignment to hdmi2ethsoc_arp_depacketizer_sink_payload_target_mac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11120: Assignment to hdmi2ethsoc_arp_depacketizer_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11124: Assignment to hdmi2ethsoc_arp_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11149: Assignment to hdmi2ethsoc_arp_depacketizer_source_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11151: Assignment to hdmi2ethsoc_arp_depacketizer_source_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11160: Assignment to hdmi2ethsoc_arp_depacketizer_source_param_target_mac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11370: Assignment to hdmi2ethsoc_ip_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11504: Assignment to hdmi2ethsoc_ip_tx_target_unreachable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11574: Assignment to hdmi2ethsoc_ip_depacketizer_sink_payload_ethernet_type ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11575: Assignment to hdmi2ethsoc_ip_depacketizer_sink_payload_sender_mac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11576: Assignment to hdmi2ethsoc_ip_depacketizer_sink_payload_target_mac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11578: Assignment to hdmi2ethsoc_ip_depacketizer_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11582: Assignment to hdmi2ethsoc_ip_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11597: Assignment to hdmi2ethsoc_ip_depacketizer_source_param_checksum ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11598: Assignment to hdmi2ethsoc_ip_depacketizer_source_param_identification ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11604: Assignment to hdmi2ethsoc_ip_depacketizer_source_param_ttl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11711: Assignment to subfragments_liteethudpipcore_liteethip_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11762: Assignment to hdmi2ethsoc_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11916: Assignment to hdmi2ethsoc_depacketizer_sink_param_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11917: Assignment to hdmi2ethsoc_depacketizer_sink_param_protocol ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11918: Assignment to hdmi2ethsoc_depacketizer_sink_param_ip_address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11921: Assignment to hdmi2ethsoc_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 11934: Assignment to hdmi2ethsoc_depacketizer_source_param_checksum ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12121: Assignment to hdmi2ethsoc_etherbone_packet_converter0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12124: Assignment to hdmi2ethsoc_etherbone_packet_converter0_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12210: Assignment to hdmi2ethsoc_etherbone_packet_converter1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12217: Assignment to hdmi2ethsoc_etherbone_packet_converter1_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12361: Assignment to encoder_port_source_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12429: Assignment to subfragments_liteethudpipcore_liteethudp_ongoing0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12615: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_sink_param_src_port ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12616: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_sink_param_dst_port ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12617: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_sink_param_ip_address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12618: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_sink_param_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12621: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12633: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_source_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12636: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_source_param_addr_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12640: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_source_param_port_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12642: Assignment to hdmi2ethsoc_etherbone_packet_depacketizer_source_param_version ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12788: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_addr_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12789: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_nr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12790: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_pf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12791: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_port_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12792: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_pr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12793: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_src_port ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12794: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_dst_port ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12795: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_ip_address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12796: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_param_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12799: Assignment to hdmi2ethsoc_etherbone_record_depacketizer_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12965: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12966: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_bca ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12968: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_cyc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12969: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_rca ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12971: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_rff ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12972: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_wca ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12974: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_param_wff ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12979: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 12981: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13031: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13163: Assignment to hdmi2ethsoc_etherbone_record_sender_sink_status_ongoing0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13179: Assignment to hdmi2ethsoc_etherbone_record_sender_source_status_ongoing0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13229: Assignment to hdmi2ethsoc_etherbone_record_sender_data_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13257: Assignment to hdmi2ethsoc_etherbone_record_sender_source_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13528: Assignment to hdmi2ethsoc_etherbone_ongoing0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13545: Assignment to hdmi2ethsoc_etherbone_packet_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13660: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13674: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13748: Assignment to hdmi2ethsoc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13749: Assignment to hdmi2ethsoc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13751: Assignment to hdmi2ethsoc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13752: Assignment to hdmi2ethsoc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13767: Assignment to hdmi2ethsoc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 13769: Assignment to hdmi2ethsoc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14125: Assignment to hdmi2ethsoc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14150: Assignment to hdmi2ethsoc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14156: Assignment to hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14158: Assignment to hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14171: Assignment to hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14172: Assignment to hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14173: Assignment to hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14228: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14242: Assignment to hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14267: Assignment to hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14426: Assignment to hdmi2ethsoc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14427: Assignment to hdmi2ethsoc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14429: Assignment to hdmi2ethsoc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14430: Assignment to hdmi2ethsoc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14445: Assignment to hdmi2ethsoc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14447: Assignment to hdmi2ethsoc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14803: Assignment to hdmi2ethsoc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14828: Assignment to hdmi2ethsoc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14834: Assignment to hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14836: Assignment to hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14849: Assignment to hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14850: Assignment to hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14851: Assignment to hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14906: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14920: Assignment to hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 14945: Assignment to hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15078: Assignment to hdmi2ethsoc_hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15079: Assignment to hdmi2ethsoc_hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15080: Assignment to hdmi2ethsoc_hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15081: Assignment to hdmi2ethsoc_hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15082: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15083: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15281: Assignment to hdmi2ethsoc_hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15283: Assignment to hdmi2ethsoc_hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15295: Assignment to hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15296: Assignment to hdmi2ethsoc_hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15297: Assignment to hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15298: Assignment to hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15426: Assignment to hdmi2ethsoc_hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15427: Assignment to hdmi2ethsoc_hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15428: Assignment to hdmi2ethsoc_hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15429: Assignment to hdmi2ethsoc_hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15487: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15488: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15570: Assignment to hdmi2ethsoc_hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15572: Assignment to hdmi2ethsoc_hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15584: Assignment to hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15585: Assignment to hdmi2ethsoc_hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15586: Assignment to hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15587: Assignment to hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15777: Result of 29-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15783: Assignment to encoder_reader_reader_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15823: Assignment to encoder_reader_converter_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 15830: Assignment to encoder_reader_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16132: Assignment to encoder_ycbcr422to444_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16133: Assignment to encoder_ycbcr422to444_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16134: Assignment to encoder_ycbcr422to444_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16142: Assignment to encoder_syncfifo_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16318: Assignment to hdmi2ethsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16319: Assignment to hdmi2ethsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16323: Assignment to hdmi2ethsoc_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16341: Assignment to hdmi2ethsoc_etherbone_master_bus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16360: Assignment to hdmi2ethsoc_hdmi2ethsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16361: Assignment to hdmi2ethsoc_hdmi2ethsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16363: Assignment to hdmi2ethsoc_hdmi2ethsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16364: Assignment to hdmi2ethsoc_hdmi2ethsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16365: Assignment to hdmi2ethsoc_hdmi2ethsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16371: Assignment to hdmi2ethsoc_hdmi2ethsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16372: Assignment to hdmi2ethsoc_hdmi2ethsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16375: Assignment to hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16378: Assignment to hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16379: Assignment to hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16385: Assignment to hdmi2ethsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16386: Assignment to hdmi2ethsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16399: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16400: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16411: Assignment to hdmi2ethsoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16412: Assignment to hdmi2ethsoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16413: Assignment to hdmi2ethsoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16414: Assignment to hdmi2ethsoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16415: Assignment to hdmi2ethsoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16416: Assignment to hdmi2ethsoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16417: Assignment to hdmi2ethsoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16418: Assignment to hdmi2ethsoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16419: Assignment to hdmi2ethsoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16420: Assignment to hdmi2ethsoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16421: Assignment to hdmi2ethsoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16422: Assignment to hdmi2ethsoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16423: Assignment to hdmi2ethsoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16424: Assignment to hdmi2ethsoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16425: Assignment to hdmi2ethsoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16426: Assignment to hdmi2ethsoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16438: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16439: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16440: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16441: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16442: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16443: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16444: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16445: Assignment to hdmi2ethsoc_bank1_bandwidth_nbytes0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16469: Assignment to hdmi2ethsoc_bank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16470: Assignment to hdmi2ethsoc_bank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16506: Assignment to hdmi2ethsoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16507: Assignment to hdmi2ethsoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16512: Assignment to hdmi2ethsoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16513: Assignment to hdmi2ethsoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16516: Assignment to hdmi2ethsoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16517: Assignment to hdmi2ethsoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16518: Assignment to hdmi2ethsoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16519: Assignment to hdmi2ethsoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16524: Assignment to hdmi2ethsoc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16526: Assignment to hdmi2ethsoc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16528: Assignment to hdmi2ethsoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16529: Assignment to hdmi2ethsoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16532: Assignment to hdmi2ethsoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16533: Assignment to hdmi2ethsoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16534: Assignment to hdmi2ethsoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16535: Assignment to hdmi2ethsoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16536: Assignment to hdmi2ethsoc_hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16538: Assignment to hdmi2ethsoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16539: Assignment to hdmi2ethsoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16540: Assignment to hdmi2ethsoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16541: Assignment to hdmi2ethsoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16542: Assignment to hdmi2ethsoc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16544: Assignment to hdmi2ethsoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16545: Assignment to hdmi2ethsoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16546: Assignment to hdmi2ethsoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16547: Assignment to hdmi2ethsoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16548: Assignment to hdmi2ethsoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16549: Assignment to hdmi2ethsoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16552: Assignment to hdmi2ethsoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16553: Assignment to hdmi2ethsoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16554: Assignment to hdmi2ethsoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16555: Assignment to hdmi2ethsoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16556: Assignment to hdmi2ethsoc_hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16558: Assignment to hdmi2ethsoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16559: Assignment to hdmi2ethsoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16560: Assignment to hdmi2ethsoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16561: Assignment to hdmi2ethsoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16562: Assignment to hdmi2ethsoc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16564: Assignment to hdmi2ethsoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16565: Assignment to hdmi2ethsoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16566: Assignment to hdmi2ethsoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16567: Assignment to hdmi2ethsoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16568: Assignment to hdmi2ethsoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16569: Assignment to hdmi2ethsoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16572: Assignment to hdmi2ethsoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16573: Assignment to hdmi2ethsoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16574: Assignment to hdmi2ethsoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16575: Assignment to hdmi2ethsoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16576: Assignment to hdmi2ethsoc_hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16578: Assignment to hdmi2ethsoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16579: Assignment to hdmi2ethsoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16580: Assignment to hdmi2ethsoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16581: Assignment to hdmi2ethsoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16582: Assignment to hdmi2ethsoc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16584: Assignment to hdmi2ethsoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16585: Assignment to hdmi2ethsoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16586: Assignment to hdmi2ethsoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16587: Assignment to hdmi2ethsoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16588: Assignment to hdmi2ethsoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16589: Assignment to hdmi2ethsoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16590: Assignment to hdmi2ethsoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16591: Assignment to hdmi2ethsoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16592: Assignment to hdmi2ethsoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16593: Assignment to hdmi2ethsoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16594: Assignment to hdmi2ethsoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16595: Assignment to hdmi2ethsoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16596: Assignment to hdmi2ethsoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16597: Assignment to hdmi2ethsoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16598: Assignment to hdmi2ethsoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16599: Assignment to hdmi2ethsoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16600: Assignment to hdmi2ethsoc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16630: Assignment to hdmi2ethsoc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16631: Assignment to hdmi2ethsoc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16680: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16687: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16694: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16715: Assignment to hdmi2ethsoc_bank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16716: Assignment to hdmi2ethsoc_bank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16721: Assignment to hdmi2ethsoc_bank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16722: Assignment to hdmi2ethsoc_bank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16725: Assignment to hdmi2ethsoc_bank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16726: Assignment to hdmi2ethsoc_bank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16727: Assignment to hdmi2ethsoc_bank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16728: Assignment to hdmi2ethsoc_bank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16733: Assignment to hdmi2ethsoc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16735: Assignment to hdmi2ethsoc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16737: Assignment to hdmi2ethsoc_bank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16738: Assignment to hdmi2ethsoc_bank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16741: Assignment to hdmi2ethsoc_bank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16742: Assignment to hdmi2ethsoc_bank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16743: Assignment to hdmi2ethsoc_bank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16744: Assignment to hdmi2ethsoc_bank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16745: Assignment to hdmi2ethsoc_hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16747: Assignment to hdmi2ethsoc_bank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16748: Assignment to hdmi2ethsoc_bank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16749: Assignment to hdmi2ethsoc_bank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16750: Assignment to hdmi2ethsoc_bank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16751: Assignment to hdmi2ethsoc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16753: Assignment to hdmi2ethsoc_bank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16754: Assignment to hdmi2ethsoc_bank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16755: Assignment to hdmi2ethsoc_bank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16756: Assignment to hdmi2ethsoc_bank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16757: Assignment to hdmi2ethsoc_bank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16758: Assignment to hdmi2ethsoc_bank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16761: Assignment to hdmi2ethsoc_bank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16762: Assignment to hdmi2ethsoc_bank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16763: Assignment to hdmi2ethsoc_bank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16764: Assignment to hdmi2ethsoc_bank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16765: Assignment to hdmi2ethsoc_hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16767: Assignment to hdmi2ethsoc_bank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16768: Assignment to hdmi2ethsoc_bank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16769: Assignment to hdmi2ethsoc_bank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16770: Assignment to hdmi2ethsoc_bank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16771: Assignment to hdmi2ethsoc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16773: Assignment to hdmi2ethsoc_bank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16774: Assignment to hdmi2ethsoc_bank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16775: Assignment to hdmi2ethsoc_bank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16776: Assignment to hdmi2ethsoc_bank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16777: Assignment to hdmi2ethsoc_bank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16778: Assignment to hdmi2ethsoc_bank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16781: Assignment to hdmi2ethsoc_bank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16782: Assignment to hdmi2ethsoc_bank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16783: Assignment to hdmi2ethsoc_bank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16784: Assignment to hdmi2ethsoc_bank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16785: Assignment to hdmi2ethsoc_hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16787: Assignment to hdmi2ethsoc_bank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16788: Assignment to hdmi2ethsoc_bank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16789: Assignment to hdmi2ethsoc_bank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16790: Assignment to hdmi2ethsoc_bank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16791: Assignment to hdmi2ethsoc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16793: Assignment to hdmi2ethsoc_bank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16794: Assignment to hdmi2ethsoc_bank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16795: Assignment to hdmi2ethsoc_bank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16796: Assignment to hdmi2ethsoc_bank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16797: Assignment to hdmi2ethsoc_bank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16798: Assignment to hdmi2ethsoc_bank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16799: Assignment to hdmi2ethsoc_bank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16800: Assignment to hdmi2ethsoc_bank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16801: Assignment to hdmi2ethsoc_bank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16802: Assignment to hdmi2ethsoc_bank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16803: Assignment to hdmi2ethsoc_bank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16804: Assignment to hdmi2ethsoc_bank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16805: Assignment to hdmi2ethsoc_bank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16806: Assignment to hdmi2ethsoc_bank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16807: Assignment to hdmi2ethsoc_bank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16808: Assignment to hdmi2ethsoc_bank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16809: Assignment to hdmi2ethsoc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16839: Assignment to hdmi2ethsoc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16840: Assignment to hdmi2ethsoc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16889: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16896: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16903: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16909: Assignment to hdmi2ethsoc_bank6_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16910: Assignment to hdmi2ethsoc_bank6_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16965: Assignment to hdmi2ethsoc_hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16967: Assignment to hdmi2ethsoc_hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16969: Assignment to hdmi2ethsoc_bank6_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16970: Assignment to hdmi2ethsoc_bank6_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16975: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16976: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16977: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16978: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16983: Assignment to hdmi2ethsoc_hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16985: Assignment to hdmi2ethsoc_hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16987: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16988: Assignment to hdmi2ethsoc_bank6_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16996: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 16999: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17002: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17005: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17022: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17027: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17097: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17100: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17103: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17106: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17123: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17128: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17130: Assignment to hdmi2ethsoc_bank8_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17131: Assignment to hdmi2ethsoc_bank8_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17132: Assignment to hdmi2ethsoc_bank8_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17133: Assignment to hdmi2ethsoc_bank8_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17134: Assignment to hdmi2ethsoc_bank8_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17135: Assignment to hdmi2ethsoc_bank8_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17136: Assignment to hdmi2ethsoc_bank8_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17137: Assignment to hdmi2ethsoc_bank8_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17138: Assignment to hdmi2ethsoc_bank8_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17139: Assignment to hdmi2ethsoc_bank8_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17140: Assignment to hdmi2ethsoc_bank8_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17141: Assignment to hdmi2ethsoc_bank8_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17142: Assignment to hdmi2ethsoc_bank8_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17143: Assignment to hdmi2ethsoc_bank8_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17144: Assignment to hdmi2ethsoc_bank8_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17145: Assignment to hdmi2ethsoc_bank8_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17146: Assignment to hdmi2ethsoc_bank8_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17147: Assignment to hdmi2ethsoc_bank8_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17148: Assignment to hdmi2ethsoc_bank8_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17149: Assignment to hdmi2ethsoc_bank8_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17165: Assignment to hdmi2ethsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17181: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17182: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17183: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17184: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17185: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17186: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17187: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17188: Assignment to hdmi2ethsoc_bank9_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17191: Assignment to hdmi2ethsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17207: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17208: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17209: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17210: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17211: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17212: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17213: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17214: Assignment to hdmi2ethsoc_bank9_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17215: Assignment to subfragments_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17217: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17218: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17219: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17220: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17221: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17222: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17223: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17224: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17225: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17226: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17227: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17228: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17229: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17230: Assignment to hdmi2ethsoc_bank9_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17291: Assignment to hdmi2ethsoc_hdmi2ethsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17293: Assignment to hdmi2ethsoc_bank10_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17294: Assignment to hdmi2ethsoc_bank10_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17295: Assignment to hdmi2ethsoc_bank10_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17296: Assignment to hdmi2ethsoc_bank10_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17297: Assignment to hdmi2ethsoc_bank10_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17298: Assignment to hdmi2ethsoc_bank10_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17299: Assignment to hdmi2ethsoc_bank10_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17300: Assignment to hdmi2ethsoc_bank10_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17301: Assignment to hdmi2ethsoc_hdmi2ethsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17302: Assignment to hdmi2ethsoc_hdmi2ethsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17328: Assignment to hdmi2ethsoc_bank11_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17329: Assignment to hdmi2ethsoc_bank11_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17330: Assignment to hdmi2ethsoc_bank11_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17331: Assignment to hdmi2ethsoc_bank11_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17332: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 17333: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20008: Assignment to encoder_ycbcr422to444_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20183: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20640: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20739: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20838: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21090: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21106: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21115: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21124: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 20371: Assignment to hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21695: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21794: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21893: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22145: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22161: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22170: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22179: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 21426: Assignment to hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22605: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22606: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22607: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22614: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22623: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22632: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22481: Assignment to hdmi2ethsoc_hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22914: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22915: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22916: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22923: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22932: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22941: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 22790: Assignment to hdmi2ethsoc_hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 23173: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 23109: Assignment to hdmi2ethsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 23967: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 23968: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 24112: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 26635: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 26893: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 23177: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29224: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29238: Assignment to hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29289: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 29292: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30477: Assignment to hdmi2ethsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30491: Assignment to hdmi2ethsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30505: Assignment to hdmi2ethsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30519: Assignment to hdmi2ethsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30533: Assignment to hdmi2ethsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30547: Assignment to hdmi2ethsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30561: Assignment to hdmi2ethsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30575: Assignment to hdmi2ethsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30624: Assignment to hdmi2ethsoc_mac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30640: Assignment to hdmi2ethsoc_mac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30656: Assignment to hdmi2ethsoc_mac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30673: Assignment to hdmi2ethsoc_etherbone_record_receiver_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30687: Assignment to hdmi2ethsoc_etherbone_record_sender_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 30704: Assignment to hdmi2ethsoc_etherbone_record_sender_data_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31072: Assignment to hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31086: Assignment to hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31100: Assignment to hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31116: Assignment to hdmi2ethsoc_hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31130: Assignment to hdmi2ethsoc_hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31496: Assignment to hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31510: Assignment to hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31524: Assignment to hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31540: Assignment to hdmi2ethsoc_hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31554: Assignment to hdmi2ethsoc_hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31571: Assignment to hdmi2ethsoc_hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31587: Assignment to hdmi2ethsoc_hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31895: Assignment to hdmi2ethsoc_hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 31911: Assignment to hdmi2ethsoc_hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32173: Assignment to encoder_reader_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32189: Assignment to asyncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32203: Assignment to encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32217: Assignment to syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32231: Assignment to encoder_syncfifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32235: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32252: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 209: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 228: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32262: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32292: Assignment to encoder_streamer_asyncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32306: Assignment to encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 32368: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" Line 5665: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v".
    Set property "register_balancing = no" for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_asyncfifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_rx_data<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_clocks_gtx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_mdio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_mdc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2ethsoc_eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 29155: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 32234: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 32260: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 32260: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 32260: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2eth-hdmi2ethsoc-atlys.v" line 32260: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x12-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x12-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 256x68-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 256x111-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 8x11-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 1024x65-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_20>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x11-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x11-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 8x11-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 1024x65-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_25>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x64-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 512x67-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 16x64-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 512x67-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 16x64-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x128-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 16x128-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 16x18-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 1024x8-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 4x8-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 1024x8-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Register <subfragments_n_controller_selected_wl2> equivalent to <subfragments_n_controller_selected_wl0> has been removed
    Register <subfragments_n_controller_selected_wl1> equivalent to <subfragments_n_controller_selected_wl0> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <hdmi2ethsoc_ddrphy_record1_cke> equivalent to <hdmi2ethsoc_ddrphy_record0_cke> has been removed
    Register <hdmi2ethsoc_hdmi_in1_frame_next_de0> equivalent to <hdmi2ethsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2ethsoc_hdmi_in1_frame_de_r> equivalent to <hdmi2ethsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2ethsoc_hdmi_in0_frame_next_vsync0> equivalent to <hdmi2ethsoc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi2ethsoc_hdmi_out1_next_de0> equivalent to <hdmi2ethsoc_hdmi_out1_de_r> has been removed
    Register <memadr_26> equivalent to <memadr_20> has been removed
    Register <hdmi2ethsoc_hdmi_in0_frame_next_de0> equivalent to <hdmi2ethsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2ethsoc_hdmi_in0_frame_de_r> equivalent to <hdmi2ethsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2ethsoc_ddrphy_record1_odt> equivalent to <hdmi2ethsoc_ddrphy_record0_odt> has been removed
    Register <hdmi2ethsoc_hdmi_in1_frame_next_vsync0> equivalent to <hdmi2ethsoc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2ethsoc_hdmi_out0_next_de0> equivalent to <hdmi2ethsoc_hdmi_out0_de_r> has been removed
    Register <hdmi2ethsoc_liteethphymiirx_reset> equivalent to <hdmi2ethsoc_liteethphymiirx_sop_set> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary>.
    Found 1-bit register for signal <encoderbuffer_write_sel>.
    Found 1-bit register for signal <encoderbuffer_read_sel>.
    Found 3-bit register for signal <encoderbuffer_v_write>.
    Found 3-bit register for signal <encoderbuffer_h_read>.
    Found 3-bit register for signal <encoderbuffer_v_read>.
    Found 5-bit register for signal <syncfifo_level>.
    Found 4-bit register for signal <syncfifo_produce>.
    Found 4-bit register for signal <syncfifo_consume>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n0>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n1>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cb>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <encoder_ycbcr422to444_parity>.
    Found 11-bit register for signal <encoder_syncfifo_level>.
    Found 10-bit register for signal <encoder_syncfifo_produce>.
    Found 10-bit register for signal <encoder_syncfifo_consume>.
    Found 3-bit register for signal <encoder_streamer_asyncfifo_graycounter0_q>.
    Found 3-bit register for signal <encoder_streamer_asyncfifo_graycounter0_q_binary>.
    Found 1-bit register for signal <encoderbuffer_sink_ack>.
    Found 1-bit register for signal <encoderbuffer_source_stb>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_sop>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_sop_set>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_sop_clr>.
    Found 4-bit register for signal <hdmi2ethsoc_liteethphymiirx_sink_sink_payload_data>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_sink_sink_stb>.
    Found 4-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_source_payload_chunk0_data>.
    Found 4-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_source_sop>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_source_eop>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_demux>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiirx_pack_strobe_all>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_rx_gap_checker_counter>.
    Found 3-bit register for signal <hdmi2ethsoc_mac_preamble_checker_cnt>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_preamble_checker_discard>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_preamble_checker_sop>.
    Found 32-bit register for signal <hdmi2ethsoc_mac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_consume>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_rx_gap_checker_ce>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer3_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer5_state>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <hdmi2ethsoc_eth_tx_en>.
    Found 8-bit register for signal <hdmi2ethsoc_eth_tx_data>.
    Found 1-bit register for signal <hdmi2ethsoc_liteethphymiitx_unpack_sink_ack>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <hdmi2ethsoc_mac_preamble_inserter_cnt>.
    Found 32-bit register for signal <hdmi2ethsoc_mac_crc32_inserter_reg>.
    Found 2-bit register for signal <hdmi2ethsoc_mac_crc32_inserter_cnt>.
    Found 16-bit register for signal <hdmi2ethsoc_mac_padding_inserter_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_tx_gap_inserter_ce>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer2_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer4_state>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer6_state>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_vsync_r>.
    Found 64-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_vsync_r>.
    Found 64-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_next_hsync5>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_next_hsync5>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <hdmi2ethsoc_crg_por>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <hdmi2ethsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <hdmi2ethsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <hdmi2ethsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <hdmi2ethsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <hdmi2ethsoc_ddram_a>.
    Found 3-bit register for signal <hdmi2ethsoc_ddram_ba>.
    Found 1-bit register for signal <hdmi2ethsoc_ddram_cke>.
    Found 1-bit register for signal <hdmi2ethsoc_ddram_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddram_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddram_we_n>.
    Found 1-bit register for signal <hdmi2ethsoc_ddram_odt>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_postamble>.
    Found 2-bit register for signal <hdmi2ethsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_sram_bus_ack>.
    Found 14-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_interface_we>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w>.
    Found 32-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_serial_tx>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_source_stb>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_storage_full>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_value>.
    Found 57-bit register for signal <hdmi2ethsoc_status>.
    Found 7-bit register for signal <hdmi2ethsoc_cnt>.
    Found 1-bit register for signal <hdmi2ethsoc_bus_ack>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <hdmi2ethsoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <hdmi2ethsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2ethsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2ethsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2ethsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2ethsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <hdmi2ethsoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2ethsoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2ethsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_a>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_cas_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_ras_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_we_n>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_seq_done>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_counter0>.
    Found 10-bit register for signal <hdmi2ethsoc_sdram_counter1>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_start>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <hdmi2ethsoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2ethsoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <hdmi2ethsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_time1>.
    Found 4-bit register for signal <hdmi2ethsoc_sdram_state>.
    Found 1-bit register for signal <hdmi2ethsoc_adr_offset_r>.
    Found 1-bit register for signal <hdmi2ethsoc_crg_reset_storage_full>.
    Found 9-bit register for signal <hdmi2ethsoc_crg_counter>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary>.
    Found 112-bit register for signal <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_liteethmacpacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_depacketizer_source_sop>.
    Found 112-bit register for signal <hdmi2ethsoc_mac_depacketizer_header>.
    Found 4-bit register for signal <hdmi2ethsoc_mac_depacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_mac_depacketizer_no_payload>.
    Found 224-bit register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg>.
    Found 5-bit register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_counter>.
    Found 6-bit register for signal <hdmi2ethsoc_arp_tx_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_depacketizer_source_sop>.
    Found 224-bit register for signal <hdmi2ethsoc_arp_depacketizer_header>.
    Found 5-bit register for signal <hdmi2ethsoc_arp_depacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_depacketizer_no_payload>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_valid>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_table_request_pending>.
    Found 32-bit register for signal <hdmi2ethsoc_arp_table_request_ip_address>.
    Found 23-bit register for signal <hdmi2ethsoc_arp_table_request_timer_count>.
    Found 3-bit register for signal <hdmi2ethsoc_arp_table_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_table_cached_valid>.
    Found 32-bit register for signal <hdmi2ethsoc_arp_table_cached_ip_address>.
    Found 48-bit register for signal <hdmi2ethsoc_arp_table_cached_mac_address>.
    Found 30-bit register for signal <hdmi2ethsoc_arp_table_cached_timer_count>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next2>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next3>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next3>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next4>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next5>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next6>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next7>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8>.
    Found 4-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_counter>.
    Found 160-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg>.
    Found 5-bit register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_counter>.
    Found 48-bit register for signal <hdmi2ethsoc_ip_tx_target_mac>.
    Found 1-bit register for signal <hdmi2ethsoc_ip_depacketizer_source_sop>.
    Found 160-bit register for signal <hdmi2ethsoc_ip_depacketizer_header>.
    Found 5-bit register for signal <hdmi2ethsoc_ip_depacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_ip_depacketizer_no_payload>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next0>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next1>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next2>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next3>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next4>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next5>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next6>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next7>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next8>.
    Found 17-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next9>.
    Found 4-bit register for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_ip_valid>.
    Found 64-bit register for signal <hdmi2ethsoc_tx_liteethudppacketizer_header_reg>.
    Found 3-bit register for signal <hdmi2ethsoc_tx_liteethudppacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_depacketizer_source_sop>.
    Found 64-bit register for signal <hdmi2ethsoc_depacketizer_header>.
    Found 3-bit register for signal <hdmi2ethsoc_depacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_depacketizer_no_payload>.
    Found 1-bit register for signal <hdmi2ethsoc_valid>.
    Found 64-bit register for signal <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_depacketizer_source_sop>.
    Found 64-bit register for signal <hdmi2ethsoc_etherbone_packet_depacketizer_header>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_depacketizer_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_depacketizer_no_payload>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_valid>.
    Found 2-bit register for signal <hdmi2ethsoc_etherbone_packet_converter0_unpack_mux>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_payload_chunk0_data>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_payload_chunk1_data>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_payload_chunk2_data>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_payload_chunk3_data>.
    Found 32-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_param_ip_address>.
    Found 16-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_param_length>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_source_eop>.
    Found 2-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_demux>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_strobe_all>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_record_depacketizer_source_sop>.
    Found 32-bit register for signal <hdmi2ethsoc_etherbone_record_depacketizer_header>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_record_depacketizer_no_payload>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_readable>.
    Found 9-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_level0>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_produce>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_consume>.
    Found 32-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_base_addr>.
    Found 9-bit register for signal <hdmi2ethsoc_etherbone_record_receiver_counter>.
    Found 32-bit register for signal <hdmi2ethsoc_etherbone_record_last_ip_address>.
    Found 3-bit register for signal <hdmi2ethsoc_etherbone_record_sender_cmd_fifo_level>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_readable>.
    Found 9-bit register for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_level0>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_produce>.
    Found 8-bit register for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_sel_ongoing>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_grant>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_status0_ongoing1>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_status1_ongoing1>.
    Found 32-bit register for signal <hdmi2ethsoc_etherbone_master_data>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in0_dma_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_in1_dma_consume>.
    Found 8-bit register for signal <hdmi2ethsoc_hdmi_out0_i2c_storage_full>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi2ethsoc_hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out0_intseq_counter>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_reader_rsv_level>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_vactive>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out0_clocking_busy_counter>.
    Found 64-bit register for signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi2ethsoc_hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out1_intseq_counter>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out1_reader_rsv_level>.
    Found 5-bit register for signal <hdmi2ethsoc_hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi2ethsoc_hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_vactive>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary>.
    Found 24-bit register for signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 64-bit register for signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<0>>.
    Found 5-bit register for signal <encoder_reader_reader_rsv_level>.
    Found 5-bit register for signal <encoder_reader_reader_level>.
    Found 4-bit register for signal <encoder_reader_reader_produce>.
    Found 4-bit register for signal <encoder_reader_reader_consume>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk0_data>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <encoder_reader_converter_pack_demux>.
    Found 1-bit register for signal <user_led>.
    Found 32-bit register for signal <encoder_reader_base>.
    Found 16-bit register for signal <encoder_reader_h>.
    Found 16-bit register for signal <encoder_reader_v>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary>.
    Found 32-bit register for signal <encoder_status>.
    Found 3-bit register for signal <encoder_streamer_asyncfifo_graycounter1_q>.
    Found 3-bit register for signal <encoder_streamer_asyncfifo_graycounter1_q_binary>.
    Found 11-bit register for signal <encoder_streamer_fifo_level>.
    Found 10-bit register for signal <encoder_streamer_fifo_produce>.
    Found 10-bit register for signal <encoder_streamer_fifo_consume>.
    Found 11-bit register for signal <encoder_streamer_level>.
    Found 10-bit register for signal <encoder_streamer_counter>.
    Found 14-bit register for signal <encoder_streamer_count>.
    Found 2-bit register for signal <subfragments_refresher_state>.
    Found 3-bit register for signal <subfragments_bankmachine0_state>.
    Found 3-bit register for signal <subfragments_bankmachine1_state>.
    Found 3-bit register for signal <subfragments_bankmachine2_state>.
    Found 3-bit register for signal <subfragments_bankmachine3_state>.
    Found 3-bit register for signal <subfragments_bankmachine4_state>.
    Found 3-bit register for signal <subfragments_bankmachine5_state>.
    Found 3-bit register for signal <subfragments_bankmachine6_state>.
    Found 3-bit register for signal <subfragments_bankmachine7_state>.
    Found 24-bit register for signal <subfragments_nreads_status>.
    Found 24-bit register for signal <subfragments_nwrites_status>.
    Found 1-bit register for signal <subfragments_cmd_stb>.
    Found 1-bit register for signal <subfragments_cmd_ack>.
    Found 1-bit register for signal <subfragments_cmd_is_read>.
    Found 1-bit register for signal <subfragments_cmd_is_write>.
    Found 24-bit register for signal <subfragments_counter>.
    Found 1-bit register for signal <subfragments_period>.
    Found 24-bit register for signal <subfragments_nreads>.
    Found 24-bit register for signal <subfragments_nwrites>.
    Found 24-bit register for signal <subfragments_nreads_r>.
    Found 24-bit register for signal <subfragments_nwrites_r>.
    Found 3-bit register for signal <subfragments_roundrobin0_grant>.
    Found 3-bit register for signal <subfragments_roundrobin1_grant>.
    Found 3-bit register for signal <subfragments_roundrobin2_grant>.
    Found 3-bit register for signal <subfragments_roundrobin3_grant>.
    Found 3-bit register for signal <subfragments_roundrobin4_grant>.
    Found 3-bit register for signal <subfragments_roundrobin5_grant>.
    Found 3-bit register for signal <subfragments_roundrobin6_grant>.
    Found 3-bit register for signal <subfragments_roundrobin7_grant>.
    Found 1-bit register for signal <subfragments_new_master_dat_w_ack0>.
    Found 1-bit register for signal <subfragments_new_master_dat_w_ack1>.
    Found 1-bit register for signal <subfragments_new_master_dat_w_ack2>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack0>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack1>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack2>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack3>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack4>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack5>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack18>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack19>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack20>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack21>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack22>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack23>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack24>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack25>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack26>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack27>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack28>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack29>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack30>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack31>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack32>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack33>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack34>.
    Found 1-bit register for signal <subfragments_new_master_dat_r_ack35>.
    Found 1-bit register for signal <subfragments_n_controller_selected_wl0>.
    Found 3-bit register for signal <subfragments_cache_state>.
    Found 2-bit register for signal <subfragments_wb2lasmi_state>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethmac_grant>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethmac_status0_ongoing1>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethmac_status1_ongoing1>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_sel_ongoing>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_liteethmacpacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethmac_liteethmacdepacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteetharptx_liteetharppacketizer_state>.
    Found 1-bit register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_sink_stb>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteetharprx_liteetharpdepacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteetharprx_fsm_state>.
    Found 3-bit register for signal <subfragments_liteethudpipcore_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethip_liteethiptx_liteethipv4packetizer_state>.
    Found 3-bit register for signal <subfragments_liteethudpipcore_liteethip_liteethiptx_fsm_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethip_liteethiprx_liteethipv4depacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethip_liteethiprx_fsm_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethudp_liteethudptx_liteethudppacketizer_state>.
    Found 1-bit register for signal <hdmi2ethsoc_tx_source_param_protocol<4>>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_liteethudpdepacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_fsm_state>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethudp_grant>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethudp_status0_ongoing1>.
    Found 1-bit register for signal <subfragments_liteethudpipcore_liteethudp_status1_ongoing1>.
    Found 2-bit register for signal <subfragments_liteethudpipcore_liteethudp_sel_ongoing>.
    Found 2-bit register for signal <subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_packet_source_param_src_port<14>>.
    Found 2-bit register for signal <subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethetherbonepacketrx_fsm_state>.
    Found 1-bit register for signal <hdmi2ethsoc_etherbone_probe_source_param_pr>.
    Found 1-bit register for signal <subfragments_liteethetherbonerecorddepacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethetherbonerecordreceiver_state>.
    Found 2-bit register for signal <subfragments_buffer_state>.
    Found 2-bit register for signal <subfragments_fsm_state>.
    Found 1-bit register for signal <subfragments_liteethetherbonerecordpacketizer_state>.
    Found 2-bit register for signal <subfragments_liteethetherbonewishbonemaster_state>.
    Found 4-bit register for signal <subfragments_edid0_state>.
    Found 2-bit register for signal <subfragments_dma0_state>.
    Found 4-bit register for signal <subfragments_edid1_state>.
    Found 2-bit register for signal <subfragments_dma1_state>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_intseq_source_stb>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <hdmi2ethsoc_hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <encoder_reader_reader_address_stb>.
    Found 1-bit register for signal <encoder_streamer_source_source_param_src_port<12>>.
    Found 2-bit register for signal <hdmi2ethsoc_wishbonecon_grant>.
    Found 6-bit register for signal <hdmi2ethsoc_wishbonecon_slave_sel_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface0_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface1_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface2_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface3_dat_r>.
    Found 1-bit register for signal <hdmi2ethsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface5_dat_r>.
    Found 1-bit register for signal <hdmi2ethsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface7_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface8_dat_r>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2ethsoc_interface9_dat_r>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2ethsoc_bank7_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2ethsoc_bank7_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2ethsoc_interface10_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface11_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface12_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface13_dat_r>.
    Found 8-bit register for signal <hdmi2ethsoc_interface14_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 12-bit register for signal <memdat_1>.
    Found 12-bit register for signal <memdat_2>.
    Found 68-bit register for signal <memdat_3>.
    Found 111-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 7-bit register for signal <memadr_20>.
    Found 65-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 65-bit register for signal <memdat_8>.
    Found 67-bit register for signal <memdat_9>.
    Found 67-bit register for signal <memdat_10>.
    Found 128-bit register for signal <memdat_11>.
    Found 8-bit register for signal <memdat_12>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q>.
    Found finite state machine <FSM_0> for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <hdmi2ethsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <hdmi2ethsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <hdmi2ethsoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <subfragments_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <subfragments_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <subfragments_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <subfragments_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <subfragments_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <subfragments_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <subfragments_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <subfragments_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <subfragments_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <subfragments_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <subfragments_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <subfragments_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <subfragments_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <subfragments_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <subfragments_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <subfragments_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <subfragments_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <subfragments_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <subfragments_wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <subfragments_liteethudpipcore_liteethmac_liteethmacpacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <subfragments_liteethudpipcore_liteethmac_liteethmacdepacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <subfragments_liteethudpipcore_liteetharptx_liteetharppacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <subfragments_liteethudpipcore_liteetharprx_liteetharpdepacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <subfragments_liteethudpipcore_liteetharprx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <subfragments_liteethudpipcore_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_32> for signal <subfragments_liteethudpipcore_liteethip_liteethiptx_liteethipv4packetizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_34> for signal <subfragments_liteethudpipcore_liteethip_liteethiprx_liteethipv4depacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_35> for signal <subfragments_liteethudpipcore_liteethip_liteethiprx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_36> for signal <subfragments_liteethudpipcore_liteethudp_liteethudptx_liteethudppacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_37> for signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_liteethudpdepacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_38> for signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_39> for signal <subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_40> for signal <subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_41> for signal <subfragments_liteethetherbonepacketrx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_42> for signal <subfragments_liteethetherbonerecordreceiver_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_43> for signal <subfragments_buffer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_44> for signal <subfragments_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_45> for signal <subfragments_liteethetherbonewishbonemaster_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_46> for signal <subfragments_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_47> for signal <subfragments_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_48> for signal <subfragments_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_49> for signal <subfragments_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_50> for signal <hdmi2ethsoc_wishbonecon_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 100 is never reached in FSM <subfragments_liteethudpipcore_liteethip_liteethiptx_fsm_state>.
    Found finite state machine <FSM_33> for signal <subfragments_liteethudpipcore_liteethip_liteethiptx_fsm_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <hdmi2ethsoc_source_source_param_length> created at line 11928.
    Found 16-bit subtractor for signal <hdmi2ethsoc_etherbone_packet_source_source_param_length> created at line 12632.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_2171_OUT> created at line 13029.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_2180_OUT> created at line 13057.
    Found 16-bit subtractor for signal <encoder_reader_h_width_storage[15]_GND_1_o_sub_2952_OUT> created at line 15864.
    Found 16-bit subtractor for signal <encoder_reader_v_width_storage[15]_GND_1_o_sub_2954_OUT> created at line 15867.
    Found 11-bit subtractor for signal <encoder_streamer_level[10]_GND_1_o_sub_3043_OUT> created at line 16280.
    Found 5-bit subtractor for signal <syncfifo_level[4]_GND_1_o_sub_4681_OUT> created at line 20085.
    Found 11-bit subtractor for signal <encoder_syncfifo_level[10]_GND_1_o_sub_4699_OUT> created at line 20134.
    Found 3-bit subtractor for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4773_OUT> created at line 20285.
    Found 2-bit subtractor for signal <hdmi2ethsoc_mac_crc32_inserter_cnt[1]_GND_1_o_sub_4815_OUT> created at line 20345.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5169_OUT> created at line 21085.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5170_OUT> created at line 21086.
    Found 12-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5175_OUT> created at line 21091.
    Found 12-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5176_OUT> created at line 21092.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_5441_OUT> created at line 21242.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_5447_OUT> created at line 21290.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_5453_OUT> created at line 21338.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5795_OUT> created at line 22140.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5796_OUT> created at line 22141.
    Found 12-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5801_OUT> created at line 22146.
    Found 12-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5802_OUT> created at line 22147.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_6067_OUT> created at line 22297.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_6073_OUT> created at line 22345.
    Found 8-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_6079_OUT> created at line 22393.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_6154_OUT> created at line 22598.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_6155_OUT> created at line 22599.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_6156_OUT> created at line 22600.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_6475_OUT> created at line 22907.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_6476_OUT> created at line 22908.
    Found 9-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_6477_OUT> created at line 22909.
    Found 11-bit subtractor for signal <hdmi2ethsoc_crg_por[10]_GND_1_o_sub_6741_OUT> created at line 23104.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_level[4]_GND_1_o_sub_6798_OUT> created at line 24072.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_level[4]_GND_1_o_sub_6807_OUT> created at line 24087.
    Found 32-bit subtractor for signal <hdmi2ethsoc_hdmi2ethsoc_timer0_value[31]_GND_1_o_sub_6811_OUT> created at line 24094.
    Found 10-bit subtractor for signal <hdmi2ethsoc_sdram_counter1[9]_GND_1_o_sub_6835_OUT> created at line 24172.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_6838_OUT> created at line 24186.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_6847_OUT> created at line 24201.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_6851_OUT> created at line 24216.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_6860_OUT> created at line 24231.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_6864_OUT> created at line 24246.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_6873_OUT> created at line 24261.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_6877_OUT> created at line 24276.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_6886_OUT> created at line 24291.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_6890_OUT> created at line 24306.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_6899_OUT> created at line 24321.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_6903_OUT> created at line 24336.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_6912_OUT> created at line 24351.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_6916_OUT> created at line 24366.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_6925_OUT> created at line 24381.
    Found 2-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_6929_OUT> created at line 24396.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_6938_OUT> created at line 24411.
    Found 5-bit subtractor for signal <hdmi2ethsoc_sdram_time0[4]_GND_1_o_sub_6941_OUT> created at line 24419.
    Found 4-bit subtractor for signal <hdmi2ethsoc_sdram_time1[3]_GND_1_o_sub_6944_OUT> created at line 24426.
    Found 23-bit subtractor for signal <hdmi2ethsoc_arp_table_request_timer_count[22]_GND_1_o_sub_7461_OUT> created at line 26167.
    Found 30-bit subtractor for signal <hdmi2ethsoc_arp_table_cached_timer_count[29]_GND_1_o_sub_7467_OUT> created at line 26181.
    Found 9-bit subtractor for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_level0[8]_GND_1_o_sub_7617_OUT> created at line 26523.
    Found 3-bit subtractor for signal <hdmi2ethsoc_etherbone_record_sender_cmd_fifo_level[2]_GND_1_o_sub_7629_OUT> created at line 26548.
    Found 9-bit subtractor for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_level0[8]_GND_1_o_sub_7638_OUT> created at line 26570.
    Found 24-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7670_OUT> created at line 26835.
    Found 4-bit subtractor for signal <hdmi2ethsoc_hdmi_in0_dma_level[3]_GND_1_o_sub_7685_OUT> created at line 26866.
    Found 24-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7715_OUT> created at line 27093.
    Found 4-bit subtractor for signal <hdmi2ethsoc_hdmi_in1_dma_level[3]_GND_1_o_sub_7730_OUT> created at line 27124.
    Found 4-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_7743_OUT> created at line 27161.
    Found 4-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_7748_OUT> created at line 27169.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_reader_rsv_level[4]_GND_1_o_sub_7789_OUT> created at line 27272.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_reader_level[4]_GND_1_o_sub_7798_OUT> created at line 27287.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_reader_rsv_level[4]_GND_1_o_sub_7830_OUT> created at line 27358.
    Found 5-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_reader_level[4]_GND_1_o_sub_7839_OUT> created at line 27373.
    Found 16-bit subtractor for signal <encoder_reader_v[15]_GND_1_o_sub_7866_OUT> created at line 27451.
    Found 5-bit subtractor for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_sub_7872_OUT> created at line 27461.
    Found 5-bit subtractor for signal <encoder_reader_reader_level[4]_GND_1_o_sub_7881_OUT> created at line 27476.
    Found 11-bit subtractor for signal <encoder_streamer_fifo_level[10]_GND_1_o_sub_7903_OUT> created at line 27532.
    Found 14-bit subtractor for signal <encoder_streamer_count[13]_GND_1_o_sub_7906_OUT> created at line 27537.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1487_OUT> created at line 10434.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1490_OUT> created at line 10450.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1503_OUT> created at line 10489.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1506_OUT> created at line 10505.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_sink_param_total_length> created at line 11395.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next1> created at line 11406.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next4> created at line 11409.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next5> created at line 11410.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next6> created at line 11411.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next7> created at line 11412.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next8> created at line 11413.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next1> created at line 11651.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next2> created at line 11652.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next3> created at line 11653.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next4> created at line 11654.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next5> created at line 11655.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next6> created at line 11656.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next7> created at line 11657.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next8> created at line 11658.
    Found 17-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next9> created at line 11659.
    Found 16-bit adder for signal <hdmi2ethsoc_tx_liteethudppacketizer_sink_param_length> created at line 11787.
    Found 16-bit adder for signal <hdmi2ethsoc_etherbone_packet_sink_param_length[15]_GND_1_o_add_2061_OUT> created at line 12596.
    Found 11-bit adder for signal <n20797[10:0]> created at line 12861.
    Found 12-bit adder for signal <n20799[11:0]> created at line 12861.
    Found 31-bit adder for signal <n20802[30:0]> created at line 13032.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary[10]_GND_1_o_add_2445_OUT> created at line 14199.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_binary[10]_GND_1_o_add_2448_OUT> created at line 14215.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary[10]_GND_1_o_add_2622_OUT> created at line 14877.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_binary[10]_GND_1_o_add_2625_OUT> created at line 14893.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_out0_intseq_source_payload_value> created at line 15144.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_2746_OUT> created at line 15250.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_2749_OUT> created at line 15266.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_2863_OUT> created at line 15544.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_2866_OUT> created at line 15560.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_out1_intseq_source_payload_value> created at line 15729.
    Found 16-bit adder for signal <encoder_reader_h_next> created at line 15775.
    Found 27-bit adder for signal <encoder_reader_read_address> created at line 15776.
    Found 29-bit adder for signal <n16001> created at line 15777.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary[2]_GND_1_o_add_2966_OUT> created at line 15919.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary[2]_GND_1_o_add_2969_OUT> created at line 15935.
    Found 3-bit adder for signal <encoder_streamer_asyncfifo_graycounter0_q_binary[2]_GND_1_o_add_3025_OUT> created at line 16199.
    Found 3-bit adder for signal <encoder_streamer_asyncfifo_graycounter1_q_binary[2]_GND_1_o_add_3028_OUT> created at line 16215.
    Found 3-bit adder for signal <encoderbuffer_v_write[2]_GND_1_o_add_4665_OUT> created at line 20054.
    Found 3-bit adder for signal <encoderbuffer_h_read[2]_GND_1_o_add_4668_OUT> created at line 20061.
    Found 3-bit adder for signal <encoderbuffer_v_read[2]_GND_1_o_add_4671_OUT> created at line 20068.
    Found 4-bit adder for signal <syncfifo_produce[3]_GND_1_o_add_4674_OUT> created at line 20074.
    Found 4-bit adder for signal <syncfifo_consume[3]_GND_1_o_add_4676_OUT> created at line 20077.
    Found 5-bit adder for signal <syncfifo_level[4]_GND_1_o_add_4678_OUT> created at line 20081.
    Found 10-bit adder for signal <encoder_syncfifo_produce[9]_GND_1_o_add_4692_OUT> created at line 20123.
    Found 10-bit adder for signal <encoder_syncfifo_consume[9]_GND_1_o_add_4694_OUT> created at line 20126.
    Found 11-bit adder for signal <encoder_syncfifo_level[10]_GND_1_o_add_4696_OUT> created at line 20130.
    Found 1-bit adder for signal <hdmi2ethsoc_liteethphymiirx_pack_demux_PWR_1_o_add_4749_OUT<0>> created at line 20210.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_rx_gap_checker_counter[3]_GND_1_o_add_4754_OUT> created at line 20227.
    Found 3-bit adder for signal <hdmi2ethsoc_mac_preamble_checker_cnt[2]_GND_1_o_add_4757_OUT> created at line 20235.
    Found 3-bit adder for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4763_OUT> created at line 20269.
    Found 3-bit adder for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4767_OUT> created at line 20276.
    Found 3-bit adder for signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4770_OUT> created at line 20281.
    Found 1-bit adder for signal <hdmi2ethsoc_liteethphymiitx_unpack_mux_PWR_1_o_add_4807_OUT<0>> created at line 20322.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_tx_gap_inserter_counter[3]_GND_1_o_add_4808_OUT> created at line 20329.
    Found 3-bit adder for signal <hdmi2ethsoc_mac_preamble_inserter_cnt[2]_GND_1_o_add_4811_OUT> created at line 20337.
    Found 16-bit adder for signal <hdmi2ethsoc_mac_padding_inserter_counter[15]_GND_1_o_add_4819_OUT> created at line 20360.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4897_OUT> created at line 20634.
    Found 2-bit adder for signal <n20883[1:0]> created at line 20642.
    Found 2-bit adder for signal <n20886[1:0]> created at line 20642.
    Found 3-bit adder for signal <n20889[2:0]> created at line 20642.
    Found 2-bit adder for signal <n20892[1:0]> created at line 20642.
    Found 2-bit adder for signal <n20895[1:0]> created at line 20642.
    Found 3-bit adder for signal <n20898[2:0]> created at line 20642.
    Found 4-bit adder for signal <n20021> created at line 20642.
    Found 25-bit adder for signal <n20903> created at line 20645.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4914_OUT> created at line 20652.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4978_OUT> created at line 20733.
    Found 2-bit adder for signal <n20910[1:0]> created at line 20741.
    Found 2-bit adder for signal <n20913[1:0]> created at line 20741.
    Found 3-bit adder for signal <n20916[2:0]> created at line 20741.
    Found 2-bit adder for signal <n20919[1:0]> created at line 20741.
    Found 2-bit adder for signal <n20922[1:0]> created at line 20741.
    Found 3-bit adder for signal <n20925[2:0]> created at line 20741.
    Found 4-bit adder for signal <n20023> created at line 20741.
    Found 25-bit adder for signal <n20930> created at line 20744.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4995_OUT> created at line 20751.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_5059_OUT> created at line 20832.
    Found 2-bit adder for signal <n20937[1:0]> created at line 20840.
    Found 2-bit adder for signal <n20940[1:0]> created at line 20840.
    Found 3-bit adder for signal <n20943[2:0]> created at line 20840.
    Found 2-bit adder for signal <n20946[1:0]> created at line 20840.
    Found 2-bit adder for signal <n20949[1:0]> created at line 20840.
    Found 3-bit adder for signal <n20952[2:0]> created at line 20840.
    Found 4-bit adder for signal <n20025> created at line 20840.
    Found 25-bit adder for signal <n20957> created at line 20843.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_5076_OUT> created at line 20850.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_5088_OUT> created at line 20893.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_5089_OUT> created at line 20895.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_5091_OUT> created at line 20897.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_5092_OUT> created at line 20899.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_5094_OUT> created at line 20901.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_5095_OUT> created at line 20903.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_5100_OUT> created at line 20918.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_5104_OUT> created at line 20934.
    Found 2-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_pack_counter[1]_GND_1_o_add_5115_OUT> created at line 20987.
    Found 18-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5124_OUT> created at line 21089.
    Found 17-bit adder for signal <n17262> created at line 21090.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_5181_OUT> created at line 21097.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5182_OUT> created at line 21098.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5183_OUT> created at line 21099.
    Found 9-bit adder for signal <n20019> created at line 21165.
    Found 9-bit adder for signal <n20020> created at line 21166.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_5442_OUT> created at line 21245.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_5448_OUT> created at line 21293.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_5454_OUT> created at line 21341.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5523_OUT> created at line 21689.
    Found 2-bit adder for signal <n21006[1:0]> created at line 21697.
    Found 2-bit adder for signal <n21009[1:0]> created at line 21697.
    Found 3-bit adder for signal <n21012[2:0]> created at line 21697.
    Found 2-bit adder for signal <n21015[1:0]> created at line 21697.
    Found 2-bit adder for signal <n21018[1:0]> created at line 21697.
    Found 3-bit adder for signal <n21021[2:0]> created at line 21697.
    Found 4-bit adder for signal <n20077> created at line 21697.
    Found 25-bit adder for signal <n21026> created at line 21700.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5540_OUT> created at line 21707.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5604_OUT> created at line 21788.
    Found 2-bit adder for signal <n21033[1:0]> created at line 21796.
    Found 2-bit adder for signal <n21036[1:0]> created at line 21796.
    Found 3-bit adder for signal <n21039[2:0]> created at line 21796.
    Found 2-bit adder for signal <n21042[1:0]> created at line 21796.
    Found 2-bit adder for signal <n21045[1:0]> created at line 21796.
    Found 3-bit adder for signal <n21048[2:0]> created at line 21796.
    Found 4-bit adder for signal <n20079> created at line 21796.
    Found 25-bit adder for signal <n21053> created at line 21799.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5621_OUT> created at line 21806.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5685_OUT> created at line 21887.
    Found 2-bit adder for signal <n21060[1:0]> created at line 21895.
    Found 2-bit adder for signal <n21063[1:0]> created at line 21895.
    Found 3-bit adder for signal <n21066[2:0]> created at line 21895.
    Found 2-bit adder for signal <n21069[1:0]> created at line 21895.
    Found 2-bit adder for signal <n21072[1:0]> created at line 21895.
    Found 3-bit adder for signal <n21075[2:0]> created at line 21895.
    Found 4-bit adder for signal <n20081> created at line 21895.
    Found 25-bit adder for signal <n21080> created at line 21898.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5702_OUT> created at line 21905.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5714_OUT> created at line 21948.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5715_OUT> created at line 21950.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5717_OUT> created at line 21952.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5718_OUT> created at line 21954.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5720_OUT> created at line 21956.
    Found 3-bit adder for signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5721_OUT> created at line 21958.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5726_OUT> created at line 21973.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5730_OUT> created at line 21989.
    Found 2-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5741_OUT> created at line 22042.
    Found 18-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5750_OUT> created at line 22144.
    Found 17-bit adder for signal <n17567> created at line 22145.
    Found 11-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5807_OUT> created at line 22152.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5808_OUT> created at line 22153.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5809_OUT> created at line 22154.
    Found 9-bit adder for signal <n20075> created at line 22220.
    Found 9-bit adder for signal <n20076> created at line 22221.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_6068_OUT> created at line 22300.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_6074_OUT> created at line 22348.
    Found 8-bit adder for signal <hdmi2ethsoc_hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_6080_OUT> created at line 22396.
    Found 2-bit adder for signal <hdmi2ethsoc_hdmi_out0_fifo_unpack_counter[1]_GND_1_o_add_6097_OUT> created at line 22501.
    Found 14-bit adder for signal <n17769> created at line 22605.
    Found 14-bit adder for signal <n21133> created at line 22606.
    Found 14-bit adder for signal <n17771> created at line 22606.
    Found 14-bit adder for signal <n17772> created at line 22607.
    Found 2-bit adder for signal <n21141[1:0]> created at line 22636.
    Found 2-bit adder for signal <n21144[1:0]> created at line 22636.
    Found 3-bit adder for signal <n21147[2:0]> created at line 22636.
    Found 2-bit adder for signal <n21150[1:0]> created at line 22636.
    Found 2-bit adder for signal <n21153[1:0]> created at line 22636.
    Found 3-bit adder for signal <n21156[2:0]> created at line 22636.
    Found 4-bit adder for signal <n20220> created at line 22636.
    Found 4-bit adder for signal <n21166> created at line 22647.
    Found 4-bit adder for signal <n21167> created at line 22647.
    Found 4-bit adder for signal <n21178> created at line 22647.
    Found 4-bit adder for signal <n21175> created at line 22647.
    Found 4-bit adder for signal <n21176> created at line 22647.
    Found 4-bit adder for signal <n21179> created at line 22647.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6188_OUT> created at line 22647.
    Found 2-bit adder for signal <n21183[1:0]> created at line 22648.
    Found 2-bit adder for signal <n21186[1:0]> created at line 22648.
    Found 3-bit adder for signal <n21189[2:0]> created at line 22648.
    Found 2-bit adder for signal <n21192[1:0]> created at line 22648.
    Found 2-bit adder for signal <n21195[1:0]> created at line 22648.
    Found 3-bit adder for signal <n21198[2:0]> created at line 22648.
    Found 4-bit adder for signal <n20222> created at line 22648.
    Found 2-bit adder for signal <n21219[1:0]> created at line 22684.
    Found 2-bit adder for signal <n21222[1:0]> created at line 22684.
    Found 3-bit adder for signal <n21225[2:0]> created at line 22684.
    Found 2-bit adder for signal <n21228[1:0]> created at line 22684.
    Found 2-bit adder for signal <n21231[1:0]> created at line 22684.
    Found 3-bit adder for signal <n21234[2:0]> created at line 22684.
    Found 4-bit adder for signal <n20223> created at line 22684.
    Found 4-bit adder for signal <n21244> created at line 22695.
    Found 4-bit adder for signal <n21245> created at line 22695.
    Found 4-bit adder for signal <n21256> created at line 22695.
    Found 4-bit adder for signal <n21253> created at line 22695.
    Found 4-bit adder for signal <n21254> created at line 22695.
    Found 4-bit adder for signal <n21257> created at line 22695.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6245_OUT> created at line 22695.
    Found 2-bit adder for signal <n21261[1:0]> created at line 22696.
    Found 2-bit adder for signal <n21264[1:0]> created at line 22696.
    Found 3-bit adder for signal <n21267[2:0]> created at line 22696.
    Found 2-bit adder for signal <n21270[1:0]> created at line 22696.
    Found 2-bit adder for signal <n21273[1:0]> created at line 22696.
    Found 3-bit adder for signal <n21276[2:0]> created at line 22696.
    Found 4-bit adder for signal <n20225> created at line 22696.
    Found 2-bit adder for signal <n21297[1:0]> created at line 22732.
    Found 2-bit adder for signal <n21300[1:0]> created at line 22732.
    Found 3-bit adder for signal <n21303[2:0]> created at line 22732.
    Found 2-bit adder for signal <n21306[1:0]> created at line 22732.
    Found 2-bit adder for signal <n21309[1:0]> created at line 22732.
    Found 3-bit adder for signal <n21312[2:0]> created at line 22732.
    Found 4-bit adder for signal <n20226> created at line 22732.
    Found 4-bit adder for signal <n21322> created at line 22743.
    Found 4-bit adder for signal <n21323> created at line 22743.
    Found 4-bit adder for signal <n21334> created at line 22743.
    Found 4-bit adder for signal <n21331> created at line 22743.
    Found 4-bit adder for signal <n21332> created at line 22743.
    Found 4-bit adder for signal <n21335> created at line 22743.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6302_OUT> created at line 22743.
    Found 2-bit adder for signal <n21339[1:0]> created at line 22744.
    Found 2-bit adder for signal <n21342[1:0]> created at line 22744.
    Found 3-bit adder for signal <n21345[2:0]> created at line 22744.
    Found 2-bit adder for signal <n21348[1:0]> created at line 22744.
    Found 2-bit adder for signal <n21351[1:0]> created at line 22744.
    Found 3-bit adder for signal <n21354[2:0]> created at line 22744.
    Found 4-bit adder for signal <n20228> created at line 22744.
    Found 2-bit adder for signal <hdmi2ethsoc_hdmi_out1_fifo_unpack_counter[1]_GND_1_o_add_6418_OUT> created at line 22810.
    Found 14-bit adder for signal <n17970> created at line 22914.
    Found 14-bit adder for signal <n21381> created at line 22915.
    Found 14-bit adder for signal <n17972> created at line 22915.
    Found 14-bit adder for signal <n17973> created at line 22916.
    Found 2-bit adder for signal <n21389[1:0]> created at line 22945.
    Found 2-bit adder for signal <n21392[1:0]> created at line 22945.
    Found 3-bit adder for signal <n21395[2:0]> created at line 22945.
    Found 2-bit adder for signal <n21398[1:0]> created at line 22945.
    Found 2-bit adder for signal <n21401[1:0]> created at line 22945.
    Found 3-bit adder for signal <n21404[2:0]> created at line 22945.
    Found 4-bit adder for signal <n20363> created at line 22945.
    Found 4-bit adder for signal <n21414> created at line 22956.
    Found 4-bit adder for signal <n21415> created at line 22956.
    Found 4-bit adder for signal <n21426> created at line 22956.
    Found 4-bit adder for signal <n21423> created at line 22956.
    Found 4-bit adder for signal <n21424> created at line 22956.
    Found 4-bit adder for signal <n21427> created at line 22956.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6509_OUT> created at line 22956.
    Found 2-bit adder for signal <n21431[1:0]> created at line 22957.
    Found 2-bit adder for signal <n21434[1:0]> created at line 22957.
    Found 3-bit adder for signal <n21437[2:0]> created at line 22957.
    Found 2-bit adder for signal <n21440[1:0]> created at line 22957.
    Found 2-bit adder for signal <n21443[1:0]> created at line 22957.
    Found 3-bit adder for signal <n21446[2:0]> created at line 22957.
    Found 4-bit adder for signal <n20365> created at line 22957.
    Found 2-bit adder for signal <n21467[1:0]> created at line 22993.
    Found 2-bit adder for signal <n21470[1:0]> created at line 22993.
    Found 3-bit adder for signal <n21473[2:0]> created at line 22993.
    Found 2-bit adder for signal <n21476[1:0]> created at line 22993.
    Found 2-bit adder for signal <n21479[1:0]> created at line 22993.
    Found 3-bit adder for signal <n21482[2:0]> created at line 22993.
    Found 4-bit adder for signal <n20366> created at line 22993.
    Found 4-bit adder for signal <n21492> created at line 23004.
    Found 4-bit adder for signal <n21493> created at line 23004.
    Found 4-bit adder for signal <n21504> created at line 23004.
    Found 4-bit adder for signal <n21501> created at line 23004.
    Found 4-bit adder for signal <n21502> created at line 23004.
    Found 4-bit adder for signal <n21505> created at line 23004.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6566_OUT> created at line 23004.
    Found 2-bit adder for signal <n21509[1:0]> created at line 23005.
    Found 2-bit adder for signal <n21512[1:0]> created at line 23005.
    Found 3-bit adder for signal <n21515[2:0]> created at line 23005.
    Found 2-bit adder for signal <n21518[1:0]> created at line 23005.
    Found 2-bit adder for signal <n21521[1:0]> created at line 23005.
    Found 3-bit adder for signal <n21524[2:0]> created at line 23005.
    Found 4-bit adder for signal <n20368> created at line 23005.
    Found 2-bit adder for signal <n21545[1:0]> created at line 23041.
    Found 2-bit adder for signal <n21548[1:0]> created at line 23041.
    Found 3-bit adder for signal <n21551[2:0]> created at line 23041.
    Found 2-bit adder for signal <n21554[1:0]> created at line 23041.
    Found 2-bit adder for signal <n21557[1:0]> created at line 23041.
    Found 3-bit adder for signal <n21560[2:0]> created at line 23041.
    Found 4-bit adder for signal <n20369> created at line 23041.
    Found 4-bit adder for signal <n21570> created at line 23052.
    Found 4-bit adder for signal <n21571> created at line 23052.
    Found 4-bit adder for signal <n21582> created at line 23052.
    Found 4-bit adder for signal <n21579> created at line 23052.
    Found 4-bit adder for signal <n21580> created at line 23052.
    Found 4-bit adder for signal <n21583> created at line 23052.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6623_OUT> created at line 23052.
    Found 2-bit adder for signal <n21587[1:0]> created at line 23053.
    Found 2-bit adder for signal <n21590[1:0]> created at line 23053.
    Found 3-bit adder for signal <n21593[2:0]> created at line 23053.
    Found 2-bit adder for signal <n21596[1:0]> created at line 23053.
    Found 2-bit adder for signal <n21599[1:0]> created at line 23053.
    Found 3-bit adder for signal <n21602[2:0]> created at line 23053.
    Found 4-bit adder for signal <n20371> created at line 23053.
    Found 1-bit adder for signal <hdmi2ethsoc_ddrphy_phase_sel_PWR_1_o_add_6746_OUT<0>> created at line 23144.
    Found 1-bit adder for signal <hdmi2ethsoc_ddrphy_phase_half_PWR_1_o_add_6747_OUT<0>> created at line 23146.
    Found 2-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_counter[1]_GND_1_o_add_6760_OUT> created at line 23980.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6763_OUT> created at line 23994.
    Found 33-bit adder for signal <n21631> created at line 24010.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6775_OUT> created at line 24023.
    Found 33-bit adder for signal <n21636> created at line 24042.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_produce[3]_GND_1_o_add_6791_OUT> created at line 24061.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_consume[3]_GND_1_o_add_6793_OUT> created at line 24064.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_level[4]_GND_1_o_add_6795_OUT> created at line 24068.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_produce[3]_GND_1_o_add_6800_OUT> created at line 24076.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_consume[3]_GND_1_o_add_6802_OUT> created at line 24079.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_level[4]_GND_1_o_add_6804_OUT> created at line 24083.
    Found 7-bit adder for signal <hdmi2ethsoc_cnt[6]_GND_1_o_add_6815_OUT> created at line 24110.
    Found 4-bit adder for signal <hdmi2ethsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6820_OUT> created at line 24123.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_counter0[3]_GND_1_o_add_6829_OUT> created at line 24160.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_6840_OUT> created at line 24190.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_6842_OUT> created at line 24193.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine0_level[3]_GND_1_o_add_6844_OUT> created at line 24197.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_6853_OUT> created at line 24220.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_6855_OUT> created at line 24223.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine1_level[3]_GND_1_o_add_6857_OUT> created at line 24227.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_6866_OUT> created at line 24250.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_6868_OUT> created at line 24253.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine2_level[3]_GND_1_o_add_6870_OUT> created at line 24257.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_6879_OUT> created at line 24280.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_6881_OUT> created at line 24283.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine3_level[3]_GND_1_o_add_6883_OUT> created at line 24287.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_6892_OUT> created at line 24310.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_6894_OUT> created at line 24313.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine4_level[3]_GND_1_o_add_6896_OUT> created at line 24317.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_6905_OUT> created at line 24340.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_6907_OUT> created at line 24343.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine5_level[3]_GND_1_o_add_6909_OUT> created at line 24347.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_6918_OUT> created at line 24370.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_6920_OUT> created at line 24373.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine6_level[3]_GND_1_o_add_6922_OUT> created at line 24377.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_6931_OUT> created at line 24400.
    Found 3-bit adder for signal <hdmi2ethsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_6933_OUT> created at line 24403.
    Found 4-bit adder for signal <hdmi2ethsoc_sdram_bankmachine7_level[3]_GND_1_o_add_6935_OUT> created at line 24407.
    Found 25-bit adder for signal <n21704> created at line 24920.
    Found 24-bit adder for signal <subfragments_nreads[23]_GND_1_o_add_7063_OUT> created at line 24929.
    Found 24-bit adder for signal <subfragments_nwrites[23]_GND_1_o_add_7065_OUT> created at line 24932.
    Found 9-bit adder for signal <hdmi2ethsoc_crg_counter[8]_GND_1_o_add_7427_OUT> created at line 26035.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_liteethmacpacketizer_counter[3]_GND_1_o_add_7432_OUT> created at line 26075.
    Found 4-bit adder for signal <hdmi2ethsoc_mac_depacketizer_counter[3]_GND_1_o_add_7436_OUT> created at line 26094.
    Found 5-bit adder for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_counter[4]_GND_1_o_add_7441_OUT> created at line 26109.
    Found 6-bit adder for signal <hdmi2ethsoc_arp_tx_counter[5]_GND_1_o_add_7444_OUT> created at line 26117.
    Found 5-bit adder for signal <hdmi2ethsoc_arp_depacketizer_counter[4]_GND_1_o_add_7453_OUT> created at line 26137.
    Found 3-bit adder for signal <hdmi2ethsoc_arp_table_counter[2]_GND_1_o_add_7463_OUT> created at line 26176.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next1[15]_GND_1_o_add_7472_OUT> created at line 26207.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next2[15]_GND_1_o_add_7474_OUT> created at line 26210.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next3[15]_GND_1_o_add_7476_OUT> created at line 26213.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next4[15]_GND_1_o_add_7478_OUT> created at line 26216.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next5[15]_GND_1_o_add_7480_OUT> created at line 26219.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next6[15]_GND_1_o_add_7482_OUT> created at line 26222.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next7[15]_GND_1_o_add_7484_OUT> created at line 26225.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_s_next8[15]_GND_1_o_add_7486_OUT> created at line 26228.
    Found 4-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_counter[3]_GND_1_o_add_7488_OUT> created at line 26234.
    Found 5-bit adder for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_counter[4]_GND_1_o_add_7512_OUT> created at line 26250.
    Found 5-bit adder for signal <hdmi2ethsoc_ip_depacketizer_counter[4]_GND_1_o_add_7520_OUT> created at line 26271.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next1[15]_GND_1_o_add_7525_OUT> created at line 26293.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next2[15]_GND_1_o_add_7527_OUT> created at line 26296.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next3[15]_GND_1_o_add_7529_OUT> created at line 26299.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next4[15]_GND_1_o_add_7531_OUT> created at line 26302.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next5[15]_GND_1_o_add_7533_OUT> created at line 26305.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next6[15]_GND_1_o_add_7535_OUT> created at line 26308.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next7[15]_GND_1_o_add_7537_OUT> created at line 26311.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next8[15]_GND_1_o_add_7539_OUT> created at line 26314.
    Found 16-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_s_next9[15]_GND_1_o_add_7541_OUT> created at line 26317.
    Found 4-bit adder for signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_counter[3]_GND_1_o_add_7543_OUT> created at line 26323.
    Found 3-bit adder for signal <hdmi2ethsoc_tx_liteethudppacketizer_counter[2]_GND_1_o_add_7569_OUT> created at line 26340.
    Found 3-bit adder for signal <hdmi2ethsoc_depacketizer_counter[2]_GND_1_o_add_7574_OUT> created at line 26361.
    Found 2-bit adder for signal <hdmi2ethsoc_etherbone_packet_converter0_unpack_mux[1]_GND_1_o_add_7577_OUT> created at line 26370.
    Found 2-bit adder for signal <hdmi2ethsoc_etherbone_packet_converter1_pack_demux[1]_GND_1_o_add_7593_OUT> created at line 26407.
    Found 1-bit adder for signal <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_counter_PWR_1_o_add_7603_OUT<0>> created at line 26452.
    Found 1-bit adder for signal <hdmi2ethsoc_etherbone_packet_depacketizer_counter_PWR_1_o_add_7606_OUT<0>> created at line 26473.
    Found 8-bit adder for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_produce[7]_GND_1_o_add_7610_OUT> created at line 26512.
    Found 8-bit adder for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_consume[7]_GND_1_o_add_7612_OUT> created at line 26515.
    Found 9-bit adder for signal <hdmi2ethsoc_etherbone_record_receiver_fifo_level0[8]_GND_1_o_add_7614_OUT> created at line 26519.
    Found 9-bit adder for signal <hdmi2ethsoc_etherbone_record_receiver_counter[8]_GND_1_o_add_7619_OUT> created at line 26530.
    Found 3-bit adder for signal <hdmi2ethsoc_etherbone_record_sender_cmd_fifo_level[2]_GND_1_o_add_7626_OUT> created at line 26544.
    Found 8-bit adder for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_produce[7]_GND_1_o_add_7631_OUT> created at line 26559.
    Found 8-bit adder for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_consume[7]_GND_1_o_add_7633_OUT> created at line 26562.
    Found 9-bit adder for signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_level0[8]_GND_1_o_add_7635_OUT> created at line 26566.
    Found 7-bit adder for signal <n21819> created at line 26613.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in0_edid_counter[3]_GND_1_o_add_7645_OUT> created at line 26627.
    Found 7-bit adder for signal <hdmi2ethsoc_hdmi_in0_edid_offset_counter[6]_GND_1_o_add_7650_OUT> created at line 26638.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in0_dma_current_address[23]_GND_1_o_add_7668_OUT> created at line 26834.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in0_dma_produce[3]_GND_1_o_add_7675_OUT> created at line 26850.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in0_dma_consume[3]_GND_1_o_add_7679_OUT> created at line 26857.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in0_dma_level[3]_GND_1_o_add_7682_OUT> created at line 26862.
    Found 7-bit adder for signal <n21833> created at line 26871.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in1_edid_counter[3]_GND_1_o_add_7690_OUT> created at line 26885.
    Found 7-bit adder for signal <hdmi2ethsoc_hdmi_in1_edid_offset_counter[6]_GND_1_o_add_7695_OUT> created at line 26896.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_in1_dma_current_address[23]_GND_1_o_add_7713_OUT> created at line 27092.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in1_dma_produce[3]_GND_1_o_add_7720_OUT> created at line 27108.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in1_dma_consume[3]_GND_1_o_add_7724_OUT> created at line 27115.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_in1_dma_level[3]_GND_1_o_add_7727_OUT> created at line 27120.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_out0_intseq_counter[23]_GND_1_o_add_7732_OUT> created at line 27137.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter[9]_GND_1_o_add_7768_OUT> created at line 27224.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter[11]_GND_1_o_add_7775_OUT> created at line 27243.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi_out0_reader_rsv_level[4]_GND_1_o_add_7786_OUT> created at line 27268.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_out0_reader_produce[3]_GND_1_o_add_7791_OUT> created at line 27276.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_out0_reader_consume[3]_GND_1_o_add_7793_OUT> created at line 27279.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi_out0_reader_level[4]_GND_1_o_add_7795_OUT> created at line 27283.
    Found 10-bit adder for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter[9]_GND_1_o_add_7810_OUT> created at line 27316.
    Found 12-bit adder for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter[11]_GND_1_o_add_7817_OUT> created at line 27335.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi_out1_reader_rsv_level[4]_GND_1_o_add_7827_OUT> created at line 27354.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_out1_reader_produce[3]_GND_1_o_add_7832_OUT> created at line 27362.
    Found 4-bit adder for signal <hdmi2ethsoc_hdmi_out1_reader_consume[3]_GND_1_o_add_7834_OUT> created at line 27365.
    Found 5-bit adder for signal <hdmi2ethsoc_hdmi_out1_reader_level[4]_GND_1_o_add_7836_OUT> created at line 27369.
    Found 24-bit adder for signal <hdmi2ethsoc_hdmi_out1_intseq_counter[23]_GND_1_o_add_7854_OUT> created at line 27424.
    Found 16-bit adder for signal <encoder_reader_v[15]_GND_1_o_add_7864_OUT> created at line 27448.
    Found 5-bit adder for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_add_7869_OUT> created at line 27457.
    Found 4-bit adder for signal <encoder_reader_reader_produce[3]_GND_1_o_add_7874_OUT> created at line 27465.
    Found 4-bit adder for signal <encoder_reader_reader_consume[3]_GND_1_o_add_7876_OUT> created at line 27468.
    Found 5-bit adder for signal <encoder_reader_reader_level[4]_GND_1_o_add_7878_OUT> created at line 27472.
    Found 1-bit adder for signal <encoder_reader_converter_pack_demux_PWR_1_o_add_7886_OUT<0>> created at line 27495.
    Found 32-bit adder for signal <encoder_status[31]_GND_1_o_add_7889_OUT> created at line 27505.
    Found 10-bit adder for signal <encoder_streamer_counter[9]_GND_1_o_add_7893_OUT> created at line 27515.
    Found 10-bit adder for signal <encoder_streamer_fifo_produce[9]_GND_1_o_add_7896_OUT> created at line 27521.
    Found 10-bit adder for signal <encoder_streamer_fifo_consume[9]_GND_1_o_add_7898_OUT> created at line 27524.
    Found 11-bit adder for signal <encoder_streamer_fifo_level[10]_GND_1_o_add_7900_OUT> created at line 27528.
    Found 17-bit subtractor for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_6445_OUT<16:0>> created at line 0.
    Found 17-bit subtractor for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_6124_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n30081> created at line 22665.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6205_OUT> created at line 22665.
    Found 6-bit subtractor for signal <_n30083> created at line 22672.
    Found 6-bit adder for signal <_n30084> created at line 22672.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6217_OUT> created at line 22672.
    Found 6-bit subtractor for signal <_n30086> created at line 23070.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6640_OUT> created at line 23070.
    Found 6-bit subtractor for signal <_n30088> created at line 23077.
    Found 6-bit adder for signal <_n30089> created at line 23077.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6652_OUT> created at line 23077.
    Found 6-bit subtractor for signal <_n30091> created at line 22662.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6202_OUT> created at line 22662.
    Found 6-bit subtractor for signal <_n30093> created at line 22677.
    Found 6-bit subtractor for signal <_n30094> created at line 22677.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6220_OUT> created at line 22677.
    Found 6-bit subtractor for signal <_n30096> created at line 23067.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6637_OUT> created at line 23067.
    Found 6-bit subtractor for signal <_n30098> created at line 23082.
    Found 6-bit subtractor for signal <_n30099> created at line 23082.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6655_OUT> created at line 23082.
    Found 6-bit subtractor for signal <_n30101> created at line 22768.
    Found 6-bit adder for signal <_n30102> created at line 22768.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6331_OUT> created at line 22768.
    Found 6-bit subtractor for signal <_n30104> created at line 23029.
    Found 6-bit adder for signal <_n30105> created at line 23029.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6595_OUT> created at line 23029.
    Found 6-bit subtractor for signal <_n30107> created at line 23034.
    Found 6-bit subtractor for signal <_n30108> created at line 23034.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6598_OUT> created at line 23034.
    Found 6-bit subtractor for signal <_n30110> created at line 22986.
    Found 6-bit subtractor for signal <_n30111> created at line 22986.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6541_OUT> created at line 22986.
    Found 6-bit subtractor for signal <_n30114> created at line 22713.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6262_OUT> created at line 22713.
    Found 6-bit subtractor for signal <_n30116> created at line 22720.
    Found 6-bit adder for signal <_n30117> created at line 22720.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6274_OUT> created at line 22720.
    Found 6-bit subtractor for signal <_n30119> created at line 22725.
    Found 6-bit subtractor for signal <_n30120> created at line 22725.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6277_OUT> created at line 22725.
    Found 6-bit subtractor for signal <_n30122> created at line 22981.
    Found 6-bit adder for signal <_n30123> created at line 22981.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6538_OUT> created at line 22981.
    Found 6-bit subtractor for signal <_n30126> created at line 22971.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6523_OUT> created at line 22971.
    Found 6-bit subtractor for signal <_n30133> created at line 22758.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6316_OUT> created at line 22758.
    Found 6-bit subtractor for signal <_n30135> created at line 22761.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6319_OUT> created at line 22761.
    Found 6-bit subtractor for signal <_n30137> created at line 22773.
    Found 6-bit subtractor for signal <_n30138> created at line 22773.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6334_OUT> created at line 22773.
    Found 6-bit subtractor for signal <_n30155> created at line 22710.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6259_OUT> created at line 22710.
    Found 6-bit subtractor for signal <_n30157> created at line 22974.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6526_OUT> created at line 22974.
    Found 6-bit subtractor for signal <_n30161> created at line 23022.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6583_OUT> created at line 23022.
    Found 6-bit subtractor for signal <_n30164> created at line 23019.
    Found 6-bit adder for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6580_OUT> created at line 23019.
    Found 16x16-bit multiplier for signal <n16982> created at line 15776.
    Found 20-bit shifter logical right for signal <n17150> created at line 20640
    Found 20-bit shifter logical right for signal <n17182> created at line 20739
    Found 20-bit shifter logical right for signal <n17214> created at line 20838
    Found 9x7-bit multiplier for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5122_OUT> created at line 21087.
    Found 9x5-bit multiplier for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5123_OUT> created at line 21088.
    Found 12x9-bit multiplier for signal <n17265> created at line 21094.
    Found 12x9-bit multiplier for signal <n17266> created at line 21095.
    Found 20-bit shifter logical right for signal <n17455> created at line 21695
    Found 20-bit shifter logical right for signal <n17487> created at line 21794
    Found 20-bit shifter logical right for signal <n17519> created at line 21893
    Found 9x7-bit multiplier for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5748_OUT> created at line 22142.
    Found 9x5-bit multiplier for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5749_OUT> created at line 22143.
    Found 12x9-bit multiplier for signal <n17570> created at line 22149.
    Found 12x9-bit multiplier for signal <n17571> created at line 22150.
    Found 9x8-bit multiplier for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6122_OUT> created at line 22601.
    Found 9x6-bit multiplier for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6124_OUT> created at line 22603.
    Found 9x8-bit multiplier for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6125_OUT> created at line 22604.
    Found 9x8-bit multiplier for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6443_OUT> created at line 22910.
    Found 9x6-bit multiplier for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6445_OUT> created at line 22912.
    Found 9x8-bit multiplier for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6446_OUT> created at line 22913.
    Found 8x8-bit Read Only RAM for signal <hdmi2ethsoc_mac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1403_OUT>
    Found 8x8-bit Read Only RAM for signal <hdmi2ethsoc_mac_preamble_checker_ref>
    Found 4x10-bit Read Only RAM for signal <f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <f_array_muxed17>
    Found 16x8-bit Read Only RAM for signal <hdmi2ethsoc_interface10_adr[3]_GND_1_o_wide_mux_7988_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2ethsoc_interface_ack> created at line 9613.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_mac_crc32_inserter_cnt[1]_hdmi2ethsoc_mac_crc32_inserter_value[7]_wide_mux_1437_OUT> created at line 10137.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_ip_depacketizer_source_ack> created at line 11672.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_depacketizer_source_ack> created at line 11991.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_packet_converter0_unpack_source_payload_data> created at line 12150.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_packet_depacketizer_source_ack> created at line 12696.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_record_receiver_source_source_eop> created at line 13025.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_record_receiver_source_source_param_count> created at line 13025.
    Found 32-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_record_receiver_source_source_payload_addr> created at line 13025.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_etherbone_master_sink_ack> created at line 13658.
    Found 16-bit 8-to-1 multiplexer for signal <encoderbuffer_source_payload_data> created at line 15976.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed0> created at line 17565.
    Found 13-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed1> created at line 17601.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed3> created at line 17673.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed4> created at line 17709.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed0> created at line 17781.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed1> created at line 17817.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed2> created at line 17853.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed6> created at line 17889.
    Found 13-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed7> created at line 17925.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed9> created at line 17997.
    Found 1-bit 8-to-1 multiplexer for signal <f_rhs_array_muxed10> created at line 18033.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed3> created at line 18105.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed4> created at line 18141.
    Found 1-bit 8-to-1 multiplexer for signal <f_t_array_muxed5> created at line 18177.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed14> created at line 18273.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed17> created at line 18363.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed20> created at line 18453.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed23> created at line 18543.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed26> created at line 18633.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed29> created at line 18723.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed32> created at line 18813.
    Found 1-bit 7-to-1 multiplexer for signal <f_rhs_array_muxed35> created at line 18903.
    Found 13-bit 4-to-1 multiplexer for signal <f_array_muxed3> created at line 19365.
    Found 3-bit 4-to-1 multiplexer for signal <f_array_muxed4> created at line 19389.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed5> created at line 19413.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed6> created at line 19437.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed7> created at line 19461.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed8> created at line 19485.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed9> created at line 19509.
    Found 13-bit 4-to-1 multiplexer for signal <f_array_muxed10> created at line 19533.
    Found 3-bit 4-to-1 multiplexer for signal <f_array_muxed11> created at line 19557.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed12> created at line 19581.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed13> created at line 19605.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed14> created at line 19629.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed15> created at line 19653.
    Found 1-bit 4-to-1 multiplexer for signal <f_array_muxed16> created at line 19677.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi2ethsoc_interface0_adr[2]_hdmi2ethsoc_bank0_id0_w[7]_wide_mux_7918_OUT> created at line 27581.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_interface1_adr[2]_GND_1_o_wide_mux_7920_OUT> created at line 27610.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2ethsoc_interface2_adr[3]_GND_1_o_wide_mux_7922_OUT> created at line 27630.
    Found 8-bit 44-to-1 multiplexer for signal <hdmi2ethsoc_interface8_adr[5]_GND_1_o_wide_mux_7946_OUT> created at line 28270.
    Found 8-bit 28-to-1 multiplexer for signal <hdmi2ethsoc_interface9_adr[4]_GND_1_o_wide_mux_7968_OUT> created at line 28510.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2ethsoc_interface12_adr[4]_GND_1_o_wide_mux_7997_OUT> created at line 28881.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_interface13_adr[2]_GND_1_o_wide_mux_7999_OUT> created at line 28971.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_interface14_adr[1]_hdmi2ethsoc_bank12_tuning_word0_w[7]_wide_mux_8002_OUT> created at line 28998.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine2_wrport_dat_w> created at line 740.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine5_wrport_dat_w> created at line 857.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine7_wrport_dat_w> created at line 935.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine1_wrport_dat_w> created at line 701.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine3_wrport_dat_w> created at line 779.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine6_wrport_dat_w> created at line 896.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine0_wrport_dat_w> created at line 662.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2ethsoc_sdram_bankmachine4_wrport_dat_w> created at line 818.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_y[7]_hdmi2ethsoc_hdmi_out0_fifo_asyncfifo_dout_p3_y[7]_mux_6108_OUT> created at line 22517.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_hdmi_out0_fifo_pix_cb_cr[7]_hdmi2ethsoc_hdmi_out0_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_6109_OUT> created at line 22517.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_y[7]_hdmi2ethsoc_hdmi_out1_fifo_asyncfifo_dout_p3_y[7]_mux_6429_OUT> created at line 22826.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2ethsoc_hdmi_out1_fifo_pix_cb_cr[7]_hdmi2ethsoc_hdmi_out1_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_6430_OUT> created at line 22826.
    Found 1-bit 8-to-1 multiplexer for signal <_n30153> created at line 26907.
    Found 1-bit 8-to-1 multiplexer for signal <_n30196> created at line 26649.
    Found 1-bit tristate buffer for signal <hdmi2ethsoc_record0_hdmi_in_sda> created at line 30729
    Found 1-bit tristate buffer for signal <hdmi2ethsoc_record1_hdmi_in_sda> created at line 31153
    Found 1-bit tristate buffer for signal <hdmi2ethsoc_record2_hdmi_out_sda> created at line 31557
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine0_hit> created at line 7903
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine1_hit> created at line 8033
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine2_hit> created at line 8163
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine3_hit> created at line 8293
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine4_hit> created at line 8423
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine5_hit> created at line 8553
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine6_hit> created at line 8683
    Found 13-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine7_hit> created at line 8813
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine0_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_391_o> created at line 9027
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine0_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_392_o> created at line 9027
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine1_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_393_o> created at line 9028
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine1_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_394_o> created at line 9028
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine2_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_395_o> created at line 9029
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine2_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_396_o> created at line 9029
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine3_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_397_o> created at line 9030
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine3_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_398_o> created at line 9030
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine4_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_399_o> created at line 9031
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine4_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_400_o> created at line 9031
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine5_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_401_o> created at line 9032
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine5_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_402_o> created at line 9032
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine6_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_403_o> created at line 9033
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine6_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_404_o> created at line 9033
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine7_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_405_o> created at line 9034
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_bankmachine7_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_406_o> created at line 9034
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_choose_req_is_read_hdmi2ethsoc_sdram_choose_req_want_reads_equal_409_o> created at line 9084
    Found 1-bit comparator equal for signal <hdmi2ethsoc_sdram_choose_req_is_write_hdmi2ethsoc_sdram_choose_req_want_writes_equal_410_o> created at line 9084
    Found 29-bit comparator equal for signal <hdmi2ethsoc_tag_do_tag[28]_GND_1_o_equal_1333_o> created at line 9532
    Found 8-bit comparator not equal for signal <hdmi2ethsoc_mac_preamble_checker_match> created at line 9984
    Found 16-bit comparator greater for signal <_n31852> created at line 10346
    Found 1-bit comparator equal for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q[3]_hdmi2ethsoc_mac_tx_cdc_consume_wdomain[3]_equal_1480_o> created at line 10420
    Found 1-bit comparator equal for signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q[2]_hdmi2ethsoc_mac_tx_cdc_consume_wdomain[2]_equal_1481_o> created at line 10420
    Found 2-bit comparator not equal for signal <n1982> created at line 10420
    Found 4-bit comparator not equal for signal <n1985> created at line 10421
    Found 1-bit comparator equal for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q[3]_hdmi2ethsoc_mac_rx_cdc_consume_wdomain[3]_equal_1496_o> created at line 10475
    Found 1-bit comparator equal for signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q[2]_hdmi2ethsoc_mac_rx_cdc_consume_wdomain[2]_equal_1497_o> created at line 10475
    Found 2-bit comparator not equal for signal <n2014> created at line 10475
    Found 4-bit comparator equal for signal <n2017> created at line 10476
    Found 32-bit comparator equal for signal <hdmi2ethsoc_arp_table_request_ip_address[31]_hdmi2ethsoc_arp_table_cached_ip_address[31]_equal_1661_o> created at line 11292
    Found 32-bit comparator equal for signal <hdmi2ethsoc_arp_table_request_payload_ip_address[31]_hdmi2ethsoc_arp_table_cached_ip_address[31]_equal_1662_o> created at line 11296
    Found 9-bit comparator equal for signal <hdmi2ethsoc_etherbone_record_receiver_counter[8]_GND_1_o_equal_2172_o> created at line 13029
    Found 9-bit comparator equal for signal <hdmi2ethsoc_etherbone_record_receiver_counter[8]_GND_1_o_equal_2181_o> created at line 13057
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q[10]_hdmi2ethsoc_hdmi_in0_frame_consume_wdomain[10]_equal_2438_o> created at line 14185
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q[9]_hdmi2ethsoc_hdmi_in0_frame_consume_wdomain[9]_equal_2439_o> created at line 14185
    Found 9-bit comparator not equal for signal <n3598> created at line 14185
    Found 11-bit comparator equal for signal <n3601> created at line 14186
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q[10]_hdmi2ethsoc_hdmi_in1_frame_consume_wdomain[10]_equal_2615_o> created at line 14863
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q[9]_hdmi2ethsoc_hdmi_in1_frame_consume_wdomain[9]_equal_2616_o> created at line 14863
    Found 9-bit comparator not equal for signal <n3980> created at line 14863
    Found 11-bit comparator equal for signal <n3983> created at line 14864
    Found 24-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_intseq_last> created at line 15143
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q[9]_hdmi2ethsoc_hdmi_out0_fifo_consume_wdomain[9]_equal_2739_o> created at line 15236
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q[8]_hdmi2ethsoc_hdmi_out0_fifo_consume_wdomain[8]_equal_2740_o> created at line 15236
    Found 8-bit comparator not equal for signal <n4195> created at line 15236
    Found 10-bit comparator not equal for signal <n4198> created at line 15237
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_2773_o> created at line 15315
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_2775_o> created at line 15316
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_2777_o> created at line 15317
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q[9]_hdmi2ethsoc_hdmi_out1_fifo_consume_wdomain[9]_equal_2856_o> created at line 15530
    Found 1-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q[8]_hdmi2ethsoc_hdmi_out1_fifo_consume_wdomain[8]_equal_2857_o> created at line 15530
    Found 8-bit comparator not equal for signal <n4402> created at line 15530
    Found 10-bit comparator not equal for signal <n4405> created at line 15531
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_2887_o> created at line 15604
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_2889_o> created at line 15605
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_2891_o> created at line 15606
    Found 24-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_intseq_last> created at line 15728
    Found 16-bit comparator greater for signal <encoder_reader_h_width_storage[15]_INV_488_o> created at line 15864
    Found 16-bit comparator greater for signal <n4582> created at line 15867
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[2]_asyncfifo_consume_wdomain[2]_equal_2959_o> created at line 15905
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[1]_asyncfifo_consume_wdomain[1]_equal_2960_o> created at line 15905
    Found 1-bit comparator not equal for signal <n4626> created at line 15905
    Found 3-bit comparator equal for signal <_n31821> created at line 15906
    Found 1-bit comparator equal for signal <n4653> created at line 16031
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 16124
    Found 11-bit comparator greater for signal <GND_1_o_encoder_streamer_fifo_level[10]_LessThan_3015_o> created at line 16176
    Found 1-bit comparator equal for signal <encoder_streamer_asyncfifo_graycounter0_q[2]_encoder_streamer_asyncfifo_consume_wdomain[2]_equal_3018_o> created at line 16185
    Found 1-bit comparator equal for signal <encoder_streamer_asyncfifo_graycounter0_q[1]_encoder_streamer_asyncfifo_consume_wdomain[1]_equal_3019_o> created at line 16185
    Found 1-bit comparator not equal for signal <n4759> created at line 16185
    Found 3-bit comparator not equal for signal <n4762> created at line 16186
    Found 11-bit comparator equal for signal <GND_1_o_encoder_streamer_level[10]_equal_3044_o> created at line 16280
    Found 11-bit comparator lessequal for signal <n4800> created at line 16301
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in0_charsync0_control_position[3]_hdmi2ethsoc_hdmi_in0_charsync0_previous_control_position[3]_equal_4896_o> created at line 20628
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_wer0_transition_count[3]_LessThan_4913_o> created at line 20644
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in0_charsync1_control_position[3]_hdmi2ethsoc_hdmi_in0_charsync1_previous_control_position[3]_equal_4977_o> created at line 20727
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_wer1_transition_count[3]_LessThan_4994_o> created at line 20743
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in0_charsync2_control_position[3]_hdmi2ethsoc_hdmi_in0_charsync2_previous_control_position[3]_equal_5058_o> created at line 20826
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_wer2_transition_count[3]_LessThan_5075_o> created at line 20842
    Found 11-bit comparator greater for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5134_o> created at line 21100
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_5135_o> created at line 21103
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5138_o> created at line 21109
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_5139_o> created at line 21112
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5142_o> created at line 21118
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_5143_o> created at line 21121
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in1_charsync0_control_position[3]_hdmi2ethsoc_hdmi_in1_charsync0_previous_control_position[3]_equal_5522_o> created at line 21683
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_wer0_transition_count[3]_LessThan_5539_o> created at line 21699
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in1_charsync1_control_position[3]_hdmi2ethsoc_hdmi_in1_charsync1_previous_control_position[3]_equal_5603_o> created at line 21782
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_wer1_transition_count[3]_LessThan_5620_o> created at line 21798
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_in1_charsync2_control_position[3]_hdmi2ethsoc_hdmi_in1_charsync2_previous_control_position[3]_equal_5684_o> created at line 21881
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_wer2_transition_count[3]_LessThan_5701_o> created at line 21897
    Found 11-bit comparator greater for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5760_o> created at line 22155
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5761_o> created at line 22158
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5764_o> created at line 22164
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5765_o> created at line 22167
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5768_o> created at line 22173
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5769_o> created at line 22176
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_6131_o> created at line 22608
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_r[11]_LessThan_6132_o> created at line 22611
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_6135_o> created at line 22617
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_g[11]_LessThan_6136_o> created at line 22620
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_6139_o> created at line 22626
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_b[11]_LessThan_6140_o> created at line 22629
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_6198_o> created at line 22657
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_6208_o> created at line 22668
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_6210_o> created at line 22668
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_6255_o> created at line 22705
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_6265_o> created at line 22716
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_6267_o> created at line 22716
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_6312_o> created at line 22753
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_6322_o> created at line 22764
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_6324_o> created at line 22764
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_6452_o> created at line 22917
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_r[11]_LessThan_6453_o> created at line 22920
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_6456_o> created at line 22926
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_g[11]_LessThan_6457_o> created at line 22929
    Found 12-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_6460_o> created at line 22935
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_b[11]_LessThan_6461_o> created at line 22938
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_6519_o> created at line 22966
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_6529_o> created at line 22977
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_6531_o> created at line 22977
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_6576_o> created at line 23014
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_6586_o> created at line 23025
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_6588_o> created at line 23025
    Found 4-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_6633_o> created at line 23062
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_6643_o> created at line 23073
    Found 4-bit comparator greater for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_6645_o> created at line 23073
    Found 1-bit comparator equal for signal <hdmi2ethsoc_ddrphy_phase_half_hdmi2ethsoc_ddrphy_phase_sys_equal_6746_o> created at line 23141
    Found 7-bit comparator greater for signal <hdmi2ethsoc_cnt[6]_PWR_1_o_LessThan_6815_o> created at line 24109
    Found 10-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out0_vtg_tr_hres[9]_equal_7771_o> created at line 27228
    Found 10-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out0_vtg_tr_hsync_start[9]_equal_7772_o> created at line 27231
    Found 10-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out0_vtg_tr_hsync_end[9]_equal_7773_o> created at line 27234
    Found 10-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out0_vtg_tr_hscan[9]_equal_7774_o> created at line 27237
    Found 12-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out0_vtg_tr_vscan[11]_equal_7775_o> created at line 27239
    Found 12-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out0_vtg_tr_vres[11]_equal_7781_o> created at line 27249
    Found 12-bit comparator equal for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out0_vtg_tr_vsync_start[11]_equal_7782_o> created at line 27252
    Found 12-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out0_vtg_tr_vsync_end[11]_equal_7783_o> created at line 27255
    Found 10-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out1_vtg_tr_hres[9]_equal_7813_o> created at line 27320
    Found 10-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out1_vtg_tr_hsync_start[9]_equal_7814_o> created at line 27323
    Found 10-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out1_vtg_tr_hsync_end[9]_equal_7815_o> created at line 27326
    Found 10-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter[9]_hdmi2ethsoc_hdmi_out1_vtg_tr_hscan[9]_equal_7816_o> created at line 27329
    Found 12-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out1_vtg_tr_vscan[11]_equal_7817_o> created at line 27331
    Found 12-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out1_vtg_tr_vres[11]_equal_7823_o> created at line 27341
    Found 12-bit comparator equal for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out1_vtg_tr_vsync_start[11]_equal_7824_o> created at line 27344
    Found 12-bit comparator not equal for signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter[11]_hdmi2ethsoc_hdmi_out1_vtg_tr_vsync_end[11]_equal_7825_o> created at line 27347
    Found 7-bit comparator greater for signal <hdmi2ethsoc_cnt[6]_GND_1_o_LessThan_8929_o> created at line 29371
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2ethsoc_crg_por[10]_LessThan_9285_o> created at line 32337
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_eth_tx_er<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  50 RAM(s).
	inferred  15 Multiplier(s).
	inferred 487 Adder/Subtractor(s).
	inferred 10958 D-type flip-flop(s).
	inferred 154 Comparator(s).
	inferred 1863 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   3 Tristate(s).
	inferred  51 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_10_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_11_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_11_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_51> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_12_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_12_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_16_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_52> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_17_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_17_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_53> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_24_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_54> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_61_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_61_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_61_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_61_o_GND_61_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_73_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_61_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_55> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_54_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 454: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_63_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_63_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_63_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_63_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_63_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_63_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_63_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_63_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_63_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_63_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_63_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_63_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_63_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_63_o_GND_63_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_63_o_GND_63_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_63_o_equal_8_o> created at line 283
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_63_o_equal_10_o> created at line 286
    Found 3-bit comparator greater for signal <GND_63_o_cur_cmp_idx[2]_LessThan_25_o> created at line 307
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_63_o_LessThan_26_o> created at line 318
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_63_o_LessThan_27_o> created at line 320
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_67_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_67_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_67_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_67_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_67_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_67_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_67_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_67_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_69_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_69_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_69_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_69_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_69_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_69_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_69_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_73_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_86_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_75_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_75_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_75_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_75_o_GND_75_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_78_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_78_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_91_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_80_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_80_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_80_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_80_o_GND_80_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_82_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_82_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_83_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_83_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_85_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_85_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_85_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_85_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_89_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_89_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_89_o_GND_89_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_89_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_101_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_101_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_89_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_89_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_91_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_91_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_91_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_91_o_GND_91_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_56> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_93_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_93_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_93_o_GND_93_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_93_o_GND_93_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_93_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_93_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_93_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_93_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_93_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_106_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_106_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_93_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_96_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_96_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_97_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_97_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_99_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_99_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_99_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_99_o_GND_99_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_101_o_GND_101_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_101_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_102_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_102_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_102_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_102_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_102_o_GND_102_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 118
 1024x32-bit dual-port RAM                             : 3
 1024x65-bit dual-port RAM                             : 2
 1024x8-bit dual-port RAM                              : 3
 11x64-bit dual-port RAM                               : 2
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 16384x32-bit dual-port RAM                            : 1
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x18-bit dual-port RAM                               : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x64-bit dual-port RAM                               : 3
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 256x111-bit dual-port RAM                             : 1
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 256x68-bit dual-port RAM                              : 1
 32x32-bit dual-port RAM                               : 2
 4x10-bit single-port Read Only RAM                    : 2
 4x128-bit dual-port RAM                               : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 4x8-bit dual-port RAM                                 : 1
 512x12-bit dual-port RAM                              : 1
 512x67-bit dual-port RAM                              : 2
 5x12-bit dual-port RAM                                : 1
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x12-bit dual-port RAM                                : 2
 8x22-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 18
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 2
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 669
 1-bit adder                                           : 7
 10-bit adder                                          : 13
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 15
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 6
 12-bit adder                                          : 7
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 14-bit subtractor                                     : 1
 16-bit adder                                          : 26
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 7
 17-bit adder                                          : 17
 17-bit subtractor                                     : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 85
 2-bit subtractor                                      : 10
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 24-bit adder                                          : 26
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 100
 3-bit addsub                                          : 2
 30-bit adder                                          : 2
 30-bit subtractor                                     : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 92
 4-bit addsub                                          : 10
 4-bit subtractor                                      : 33
 5-bit adder                                           : 6
 5-bit addsub                                          : 9
 5-bit subtractor                                      : 24
 6-bit adder                                           : 28
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 12
 7-bit addsub                                          : 3
 8-bit adder                                           : 4
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 12
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 17
# Registers                                            : 2355
 1-bit register                                        : 1107
 10-bit register                                       : 68
 11-bit register                                       : 60
 111-bit register                                      : 1
 112-bit register                                      : 2
 12-bit register                                       : 62
 128-bit register                                      : 1
 13-bit register                                       : 16
 14-bit register                                       : 107
 16-bit register                                       : 23
 160-bit register                                      : 2
 17-bit register                                       : 23
 2-bit register                                        : 67
 20-bit register                                       : 19
 21-bit register                                       : 1
 22-bit register                                       : 3
 224-bit register                                      : 2
 23-bit register                                       : 3
 24-bit register                                       : 52
 25-bit register                                       : 9
 27-bit register                                       : 8
 28-bit register                                       : 2
 3-bit register                                        : 105
 30-bit register                                       : 15
 32-bit register                                       : 59
 4-bit register                                        : 144
 48-bit register                                       : 2
 5-bit register                                        : 34
 57-bit register                                       : 1
 6-bit register                                        : 81
 64-bit register                                       : 10
 65-bit register                                       : 2
 67-bit register                                       : 2
 68-bit register                                       : 1
 7-bit register                                        : 24
 8-bit register                                        : 183
 9-bit register                                        : 54
# Comparators                                          : 273
 1-bit comparator equal                                : 37
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 3
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator equal                                : 2
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 3472
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2494
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 47
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 19
 11-bit 2-to-1 multiplexer                             : 4
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 8
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 28
 16-bit 8-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 28
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 50
 24-bit 2-to-1 multiplexer                             : 26
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 45
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 88
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 102
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 72
 64-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 15
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 246
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 62
# Xors                                                 : 341
 1-bit xor2                                            : 179
 1-bit xor3                                            : 110
 1-bit xor4                                            : 16
 1-bit xor5                                            : 14
 1-bit xor6                                            : 2
 1-bit xor9                                            : 2
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4
 4-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <hdmi2ethsoc_eth_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_97_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_97_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_96_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_96_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_73_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_86_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary>: 1 register on signal <asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into accumulator <encoder_reader_v>: 1 register on signal <encoder_reader_v>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <encoder_streamer_asyncfifo_graycounter1_q_binary>: 1 register on signal <encoder_streamer_asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <hdmi2ethsoc_mac_crc32_inserter_cnt>: 1 register on signal <hdmi2ethsoc_mac_crc32_inserter_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_padding_inserter_counter>: 1 register on signal <hdmi2ethsoc_mac_padding_inserter_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_liteethphymiitx_unpack_mux>: 1 register on signal <hdmi2ethsoc_liteethphymiitx_unpack_mux>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_tx_gap_inserter_counter>: 1 register on signal <hdmi2ethsoc_mac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_preamble_inserter_cnt>: 1 register on signal <hdmi2ethsoc_mac_preamble_inserter_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_liteethphymiirx_pack_demux>: 1 register on signal <hdmi2ethsoc_liteethphymiirx_pack_demux>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_rx_gap_checker_counter>: 1 register on signal <hdmi2ethsoc_mac_rx_gap_checker_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_preamble_checker_cnt>: 1 register on signal <hdmi2ethsoc_mac_preamble_checker_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_crc32_checker_syncfifo_level>: 1 register on signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_crc32_checker_syncfifo_produce>: 1 register on signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_crc32_checker_syncfifo_consume>: 1 register on signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_crg_por>: 1 register on signal <hdmi2ethsoc_crg_por>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi2ethsoc_hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_ddrphy_phase_half>: 1 register on signal <hdmi2ethsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <hdmi2ethsoc_ddrphy_phase_sel>: 1 register on signal <hdmi2ethsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <encoder_streamer_asyncfifo_graycounter0_q_binary>: 1 register on signal <encoder_streamer_asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_counter1>: 1 register on signal <hdmi2ethsoc_sdram_counter1>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary>: 1 register on signal <asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <syncfifo_level>: 1 register on signal <syncfifo_level>.
The following registers are absorbed into counter <syncfifo_produce>: 1 register on signal <syncfifo_produce>.
The following registers are absorbed into counter <syncfifo_consume>: 1 register on signal <syncfifo_consume>.
The following registers are absorbed into counter <encoder_syncfifo_level>: 1 register on signal <encoder_syncfifo_level>.
The following registers are absorbed into counter <encoder_syncfifo_produce>: 1 register on signal <encoder_syncfifo_produce>.
The following registers are absorbed into counter <encoder_syncfifo_consume>: 1 register on signal <encoder_syncfifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_counter>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_cnt>: 1 register on signal <hdmi2ethsoc_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_ddrphy_bitslip_cnt>: 1 register on signal <hdmi2ethsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_crg_counter>: 1 register on signal <hdmi2ethsoc_crg_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_liteethmacpacketizer_counter>: 1 register on signal <hdmi2ethsoc_mac_liteethmacpacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_mac_depacketizer_counter>: 1 register on signal <hdmi2ethsoc_mac_depacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_tx_counter>: 1 register on signal <hdmi2ethsoc_arp_tx_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_tx_liteetharppacketizer_counter>: 1 register on signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_depacketizer_counter>: 1 register on signal <hdmi2ethsoc_arp_depacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_table_counter>: 1 register on signal <hdmi2ethsoc_arp_table_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_ip_tx_liteethipv4checksum_counter>: 1 register on signal <hdmi2ethsoc_ip_tx_liteethipv4checksum_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_ip_tx_liteethipv4packetizer_counter>: 1 register on signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_ip_depacketizer_counter>: 1 register on signal <hdmi2ethsoc_ip_depacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_ip_checksum_liteethipv4checksum_counter>: 1 register on signal <hdmi2ethsoc_ip_checksum_liteethipv4checksum_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_tx_liteethudppacketizer_counter>: 1 register on signal <hdmi2ethsoc_tx_liteethudppacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_depacketizer_counter>: 1 register on signal <hdmi2ethsoc_depacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_packet_depacketizer_counter>: 1 register on signal <hdmi2ethsoc_etherbone_packet_depacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_counter>: 1 register on signal <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_packet_converter0_unpack_mux>: 1 register on signal <hdmi2ethsoc_etherbone_packet_converter0_unpack_mux>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_packet_converter1_pack_demux>: 1 register on signal <hdmi2ethsoc_etherbone_packet_converter1_pack_demux>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_receiver_fifo_level0>: 1 register on signal <hdmi2ethsoc_etherbone_record_receiver_fifo_level0>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_receiver_fifo_produce>: 1 register on signal <hdmi2ethsoc_etherbone_record_receiver_fifo_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_receiver_fifo_consume>: 1 register on signal <hdmi2ethsoc_etherbone_record_receiver_fifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_receiver_counter>: 1 register on signal <hdmi2ethsoc_etherbone_record_receiver_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_sender_cmd_fifo_level>: 1 register on signal <hdmi2ethsoc_etherbone_record_sender_cmd_fifo_level>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_sender_data_fifo_level0>: 1 register on signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_level0>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_sender_data_fifo_produce>: 1 register on signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_etherbone_record_sender_data_fifo_consume>: 1 register on signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_dma_current_address>: 1 register on signal <hdmi2ethsoc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_dma_level>: 1 register on signal <hdmi2ethsoc_hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi2ethsoc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_dma_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in0_dma_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_dma_current_address>: 1 register on signal <hdmi2ethsoc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi2ethsoc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi2ethsoc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_dma_level>: 1 register on signal <hdmi2ethsoc_hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_dma_produce>: 1 register on signal <hdmi2ethsoc_hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_in1_dma_consume>: 1 register on signal <hdmi2ethsoc_hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_reader_level>: 1 register on signal <hdmi2ethsoc_hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi2ethsoc_hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_reader_produce>: 1 register on signal <hdmi2ethsoc_hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_reader_consume>: 1 register on signal <hdmi2ethsoc_hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi2ethsoc_hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi2ethsoc_hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi2ethsoc_hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi2ethsoc_hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_reader_level>: 1 register on signal <hdmi2ethsoc_hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi2ethsoc_hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_reader_produce>: 1 register on signal <hdmi2ethsoc_hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_reader_consume>: 1 register on signal <hdmi2ethsoc_hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi2ethsoc_hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi2ethsoc_hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <encoder_reader_reader_rsv_level>: 1 register on signal <encoder_reader_reader_rsv_level>.
The following registers are absorbed into counter <encoder_reader_reader_level>: 1 register on signal <encoder_reader_reader_level>.
The following registers are absorbed into counter <encoder_reader_reader_produce>: 1 register on signal <encoder_reader_reader_produce>.
The following registers are absorbed into counter <encoder_reader_reader_consume>: 1 register on signal <encoder_reader_reader_consume>.
The following registers are absorbed into counter <encoder_reader_converter_pack_demux>: 1 register on signal <encoder_reader_converter_pack_demux>.
The following registers are absorbed into counter <encoder_status>: 1 register on signal <encoder_status>.
The following registers are absorbed into counter <encoder_streamer_fifo_level>: 1 register on signal <encoder_streamer_fifo_level>.
The following registers are absorbed into counter <encoder_streamer_fifo_produce>: 1 register on signal <encoder_streamer_fifo_produce>.
The following registers are absorbed into counter <encoder_streamer_fifo_consume>: 1 register on signal <encoder_streamer_fifo_consume>.
The following registers are absorbed into counter <encoder_streamer_counter>: 1 register on signal <encoder_streamer_counter>.
The following registers are absorbed into counter <subfragments_nreads>: 1 register on signal <subfragments_nreads>.
The following registers are absorbed into counter <subfragments_nwrites>: 1 register on signal <subfragments_nwrites>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <hdmi2ethsoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_time0>: 1 register on signal <hdmi2ethsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2ethsoc_sdram_time1>: 1 register on signal <hdmi2ethsoc_sdram_time1>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_table_request_timer_count>: 1 register on signal <hdmi2ethsoc_arp_table_request_timer_count>.
The following registers are absorbed into counter <hdmi2ethsoc_arp_table_cached_timer_count>: 1 register on signal <hdmi2ethsoc_arp_table_cached_timer_count>.
The following registers are absorbed into counter <encoder_streamer_count>: 1 register on signal <encoder_streamer_count>.
The following registers are absorbed into counter <encoderbuffer_v_write>: 1 register on signal <encoderbuffer_v_write>.
The following registers are absorbed into counter <encoderbuffer_h_read>: 1 register on signal <encoderbuffer_h_read>.
The following registers are absorbed into counter <encoderbuffer_v_read>: 1 register on signal <encoderbuffer_v_read>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi2ethsoc_hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi2ethsoc_hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi2ethsoc_hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n202251> :
 	<Madd_n21264[1:0]> in block <top>, 	<Madd_n21267[2:0]_Madd> in block <top>, 	<Madd_n21273[1:0]> in block <top>, 	<Madd_n21276[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203681> :
 	<Madd_n21509[1:0]> in block <top>, 	<Madd_n21515[2:0]_Madd> in block <top>, 	<Madd_n21521[1:0]> in block <top>, 	<Madd_n21524[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n202221> :
 	<Madd_n21186[1:0]> in block <top>, 	<Madd_n21189[2:0]_Madd> in block <top>, 	<Madd_n21195[1:0]> in block <top>, 	<Madd_n21198[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203651> :
 	<Madd_n21434[1:0]> in block <top>, 	<Madd_n21437[2:0]_Madd> in block <top>, 	<Madd_n21443[1:0]> in block <top>, 	<Madd_n21446[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n202281> :
 	<Madd_n21339[1:0]> in block <top>, 	<Madd_n21345[2:0]_Madd> in block <top>, 	<Madd_n21351[1:0]> in block <top>, 	<Madd_n21354[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203711> :
 	<Madd_n21590[1:0]> in block <top>, 	<Madd_n21593[2:0]_Madd> in block <top>, 	<Madd_n21599[1:0]> in block <top>, 	<Madd_n21602[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n202231> :
 	<Madd_n21222[1:0]> in block <top>, 	<Madd_n21225[2:0]_Madd> in block <top>, 	<Madd_n21231[1:0]> in block <top>, 	<Madd_n21234[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203661> :
 	<Madd_n21467[1:0]> in block <top>, 	<Madd_n21473[2:0]_Madd> in block <top>, 	<Madd_n21479[1:0]> in block <top>, 	<Madd_n21482[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n202201> :
 	<Madd_n21144[1:0]> in block <top>, 	<Madd_n21147[2:0]_Madd> in block <top>, 	<Madd_n21153[1:0]> in block <top>, 	<Madd_n21156[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203631> :
 	<Madd_n21392[1:0]> in block <top>, 	<Madd_n21395[2:0]_Madd> in block <top>, 	<Madd_n21401[1:0]> in block <top>, 	<Madd_n21404[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n202261> :
 	<Madd_n21300[1:0]> in block <top>, 	<Madd_n21303[2:0]_Madd> in block <top>, 	<Madd_n21309[1:0]> in block <top>, 	<Madd_n21312[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n203691> :
 	<Madd_n21548[1:0]> in block <top>, 	<Madd_n21551[2:0]_Madd> in block <top>, 	<Madd_n21557[1:0]> in block <top>, 	<Madd_n21560[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200211> :
 	<Madd_n20886[1:0]> in block <top>, 	<Madd_n20889[2:0]_Madd> in block <top>, 	<Madd_n20895[1:0]> in block <top>, 	<Madd_n20898[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200231> :
 	<Madd_n20913[1:0]> in block <top>, 	<Madd_n20916[2:0]_Madd> in block <top>, 	<Madd_n20919[1:0]> in block <top>, 	<Madd_n20925[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200251> :
 	<Madd_n20940[1:0]> in block <top>, 	<Madd_n20943[2:0]_Madd> in block <top>, 	<Madd_n20949[1:0]> in block <top>, 	<Madd_n20952[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200771> :
 	<Madd_n21009[1:0]> in block <top>, 	<Madd_n21012[2:0]_Madd> in block <top>, 	<Madd_n21018[1:0]> in block <top>, 	<Madd_n21021[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200811> :
 	<Madd_n21063[1:0]> in block <top>, 	<Madd_n21066[2:0]_Madd> in block <top>, 	<Madd_n21072[1:0]> in block <top>, 	<Madd_n21075[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n200791> :
 	<Madd_n21036[1:0]> in block <top>, 	<Madd_n21039[2:0]_Madd> in block <top>, 	<Madd_n21042[1:0]> in block <top>, 	<Madd_n21048[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6188_OUT1> :
 	<Madd_n21166> in block <top>, 	<Madd_n21167> in block <top>, 	<Madd_n21175> in block <top>, 	<Madd_n21176> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6245_OUT1> :
 	<Madd_n21244> in block <top>, 	<Madd_n21245> in block <top>, 	<Madd_n21253> in block <top>, 	<Madd_n21254> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6302_OUT1> :
 	<Madd_n21322> in block <top>, 	<Madd_n21323> in block <top>, 	<Madd_n21331> in block <top>, 	<Madd_n21332> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6509_OUT1> :
 	<Madd_n21414> in block <top>, 	<Madd_n21415> in block <top>, 	<Madd_n21423> in block <top>, 	<Madd_n21424> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6623_OUT1> :
 	<Madd_n21570> in block <top>, 	<Madd_n21571> in block <top>, 	<Madd_n21579> in block <top>, 	<Madd_n21580> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6566_OUT1> :
 	<Madd_n21492> in block <top>, 	<Madd_n21493> in block <top>, 	<Madd_n21501> in block <top>, 	<Madd_n21502> in block <top>.
	Multiplier <Mmult_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5122_OUT> in block <top> and adder/subtractor <Madd_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5124_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5122_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5748_OUT> in block <top> and adder/subtractor <Madd_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5750_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5748_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n16982> in block <top> and adder/subtractor <Madd_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n16982>.
	The following registers are also absorbed by the MAC: <encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n17265>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17266>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17571>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n17570>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5123_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5749_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6125_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6446_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6122_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6124_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6443_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6445_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5175_OUT> in block <top> and  <Mmult_n17265> in block <top> are combined into a MULT with pre-adder <Mmult_n172651>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5176_OUT> in block <top> and  <Mmult_n17266> in block <top> are combined into a MULT with pre-adder <Mmult_n172661>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5802_OUT> in block <top> and  <Mmult_n17571> in block <top> are combined into a MULT with pre-adder <Mmult_n175711>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5801_OUT> in block <top> and  <Mmult_n17570> in block <top> are combined into a MULT with pre-adder <Mmult_n175701>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_19> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in0_frame_cur_word,hdmi2ethsoc_hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in1_frame_cur_word,hdmi2ethsoc_hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_mac_liteethmacpacketizer_source_eop,hdmi2ethsoc_mac_liteethmacpacketizer_source_sop,"00",hdmi2ethsoc_mac_liteethmacpacketizer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_15> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 111-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_etherbone_master_source_eop,hdmi2ethsoc_etherbone_master_source_sop,hdmi2ethsoc_etherbone_master_source_param_be,hdmi2ethsoc_etherbone_master_source_param_base_addr,hdmi2ethsoc_etherbone_master_source_param_count,hdmi2ethsoc_etherbone_master_source_param_we,hdmi2ethsoc_etherbone_master_source_payload_data,hdmi2ethsoc_etherbone_master_source_payload_addr)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 111-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi2ethsoc_etherbone_record_sender_data_fifo_consume> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_f_array_muxed17> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <f_array_muxed17> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_34> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_streamer_asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <encoder_streamer_asyncfifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <encoder_streamer_asyncfifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 68-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_etherbone_record_receiver_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_etherbone_record_receiver_fifo_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_etherbone_record_depacketizer_source_eop,hdmi2ethsoc_etherbone_record_depacketizer_source_sop,hdmi2ethsoc_etherbone_record_depacketizer_header<6>,hdmi2ethsoc_etherbone_record_depacketizer_header<23:16>,hdmi2ethsoc_etherbone_record_depacketizer_header<5>,hdmi2ethsoc_etherbone_record_depacketizer_header<2>,hdmi2ethsoc_etherbone_record_depacketizer_header<31:24>,hdmi2ethsoc_etherbone_record_depacketizer_header<1>,hdmi2ethsoc_etherbone_record_depacketizer_header<4>,hdmi2ethsoc_etherbone_record_depacketizer_header<15:8>,hdmi2ethsoc_etherbone_record_depacketizer_header<0>,"0000",hdmi2ethsoc_etherbone_record_sink_sink_payload_data<7:0>,hdmi2ethsoc_etherbone_record_sink_sink_payload_data<15:8>,hdmi2ethsoc_etherbone_record_sink_sink_payload_data<23:16>,hdmi2ethsoc_etherbone_record_sink_sink_payload_data<31:24>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 68-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2ethsoc_etherbone_record_receiver_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi2ethsoc_etherbone_record_receiver_fifo_consume> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <f_rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(_n22387,_n22386,_n22385,_n22384,_n22383,_n22382,_n22381,_n22380)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <hdmi2ethsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_27> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p3_y,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p2_y,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p1_y,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p0_y,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi2ethsoc_hdmi_out0_vtg_active,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_vsync,hdmi2ethsoc_hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p3_y,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p2_y,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p1_y,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p0_y,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi2ethsoc_hdmi_out1_vtg_active,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_vsync,hdmi2ethsoc_hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <(encoder_reader_converter_pack_source_payload_chunk0_data,encoder_reader_converter_pack_source_payload_chunk1_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_28> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_mac_preamble_checker_source_eop,_n22392,hdmi2ethsoc_mac_crc32_checker_source_source_payload_error,_n22392)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2ethsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2ethsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_hdmi2ethsoc_interface10_adr[3]_GND_1_o_wide_mux_7988_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2ethsoc_hdmi2ethsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2ethsoc_hdmi2ethsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2ethsoc_hdmi2ethsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2ethsoc_hdmi2ethsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <f_rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <f_rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2ethsoc_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2ethsoc_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2ethsoc_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2ethsoc_we<0>> | high     |
    |     addrA          | connected to signal <f_rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <f_rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2ethsoc_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <f_rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_tag_di_dirty,"00",f_rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_mac_preamble_checker_source_eop,hdmi2ethsoc_mac_preamble_checker_source_sop,"00",hdmi2ethsoc_mac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_mac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hdmi2ethsoc_mac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1403_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_mac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hdmi2ethsoc_mac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_mac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hdmi2ethsoc_mac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in0_decoding0_output_de,hdmi2ethsoc_hdmi_in0_decoding0_output_c,hdmi2ethsoc_hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in0_decoding1_output_de,hdmi2ethsoc_hdmi_in0_decoding1_output_c,hdmi2ethsoc_hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_18> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in0_decoding2_output_de,hdmi2ethsoc_hdmi_in0_decoding2_output_c,hdmi2ethsoc_hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in1_decoding0_output_de,hdmi2ethsoc_hdmi_in1_decoding0_output_c,hdmi2ethsoc_hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in1_decoding1_output_de,hdmi2ethsoc_hdmi_in1_decoding1_output_c,hdmi2ethsoc_hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_23> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2ethsoc_hdmi_in1_decoding2_output_de,hdmi2ethsoc_hdmi_in1_decoding2_output_c,hdmi2ethsoc_hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi2ethsoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2ethsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_6<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_25> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2ethsoc_hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2ethsoc_hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_8<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi2ethsoc_hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi2ethsoc_hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_30> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_reader_reader_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_reader_reader_produce> |          |
    |     diA            | connected to signal <hdmi2ethsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     addrB          | connected to signal <encoder_reader_reader_consume> |          |
    |     doB            | connected to signal <encoder_reader_reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_streamer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_streamer_fifo_produce> |          |
    |     diA            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_streamer_fifo_consume> |          |
    |     doB            | connected to signal <encoder_streamer_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(encoderbuffer_write_sel,encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(encoderbuffer_read_sel,encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <syncfifo_produce> |          |
    |     diA            | connected to signal <(encoderbuffer_source_eop,encoderbuffer_source_sop,encoderbuffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     addrB          | connected to signal <syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_33> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_syncfifo_produce> |          |
    |     diA            | connected to signal <encoder_syncfifo_sink_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_syncfifo_consume> |          |
    |     doB            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17265 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17266 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17571 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n17570 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5123_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5749_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6125_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_6446_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6122_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6124_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_6443_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_6445_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_91_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi2ethsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi2ethsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_41> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_43> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_45> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_47> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_48> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_49> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_50> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_51> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_53> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_55> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_57> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_59> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_61> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_63> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_64> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_65> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_66> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_67> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_68> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_69> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_70> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_71> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_72> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_73> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_74> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_75> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_76> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_77> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_78> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_79> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_80> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_81> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_82> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_83> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_84> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_85> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_86> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_87> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_88> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_89> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_90> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_91> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_92> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_93> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_94> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_depacketizer_header_95> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_depacketizer_header_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_49> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_51> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_53> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_55> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_57> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_59> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_61> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_depacketizer_header_63> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_record_depacketizer_header_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_record_depacketizer_header_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next9_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_16> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 118
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 1024x65-bit dual-port block RAM                       : 2
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit dual-port distributed RAM                  : 2
 11x64-bit dual-port distributed RAM                   : 2
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 5
 128x8-bit single-port block RAM                       : 2
 16384x32-bit single-port block RAM                    : 1
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x18-bit dual-port distributed RAM                   : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x64-bit dual-port block RAM                         : 2
 16x64-bit dual-port distributed RAM                   : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 256x111-bit dual-port block RAM                       : 1
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 256x68-bit dual-port block RAM                        : 1
 32x32-bit dual-port distributed RAM                   : 2
 4x10-bit single-port distributed Read Only RAM        : 2
 4x128-bit dual-port distributed RAM                   : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 4x8-bit dual-port distributed RAM                     : 1
 512x12-bit dual-port block RAM                        : 1
 512x67-bit dual-port block RAM                        : 2
 5x12-bit dual-port distributed RAM                    : 1
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x12-bit dual-port distributed RAM                    : 2
 8x22-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 2
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 274
 10-bit adder                                          : 6
 11-bit adder                                          : 12
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 25
 16-bit subtractor                                     : 7
 17-bit adder                                          : 15
 17-bit subtractor                                     : 2
 2-bit adder                                           : 6
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 16
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 3-bit adder                                           : 11
 30-bit adder                                          : 2
 31-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 32
 5-bit adder                                           : 2
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 9-bit adder                                           : 8
 9-bit subtractor                                      : 17
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 225
 1-bit up counter                                      : 7
 10-bit down counter                                   : 1
 10-bit up counter                                     : 11
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 8
 11-bit updown counter                                 : 2
 12-bit up counter                                     : 2
 14-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 9
 2-bit up counter                                      : 7
 23-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 28-bit up counter                                     : 1
 3-bit up counter                                      : 57
 3-bit updown counter                                  : 2
 30-bit down counter                                   : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 29
 4-bit updown counter                                  : 10
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 9
 6-bit down counter                                    : 1
 6-bit up counter                                      : 9
 7-bit up counter                                      : 8
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 4
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 4
 9-bit updown counter                                  : 2
# Accumulators                                         : 8
 16-bit updown loadable accumulator                    : 1
 2-bit down loadable accumulator                       : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 13378
 Flip-Flops                                            : 13378
# Comparators                                          : 273
 1-bit comparator equal                                : 37
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 3
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator equal                                : 2
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 4072
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3149
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 73
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 14
 11-bit 2-to-1 multiplexer                             : 4
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 26
 16-bit 8-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 17
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 27
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 9
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 90
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 212
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 62
# Xors                                                 : 341
 1-bit xor2                                            : 179
 1-bit xor3                                            : 110
 1-bit xor4                                            : 16
 1-bit xor5                                            : 14
 1-bit xor6                                            : 2
 1-bit xor9                                            : 2
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi2ethsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi2ethsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_2> <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next0_6> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_46> on signal <subfragments_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_48> on signal <subfragments_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <hdmi2ethsoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <subfragments_wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <subfragments_liteethudpipcore_liteethmac_liteethmacdepacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <subfragments_liteethudpipcore_liteetharptx_liteetharppacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_32> on signal <subfragments_liteethudpipcore_liteethip_liteethiptx_liteethipv4packetizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_37> on signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_liteethudpdepacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_36> on signal <subfragments_liteethudpipcore_liteethudp_liteethudptx_liteethudppacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_41> on signal <subfragments_liteethetherbonepacketrx_fsm_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <subfragments_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_50> on signal <hdmi2ethsoc_wishbonecon_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <subfragments_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_40> on signal <subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce> <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer1_produce> <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer0_produce> are equivalent, XST will keep only <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce> <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer0_produce> <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <subfragments_liteethudpipcore_liteetharprx_liteetharpdepacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_38> on signal <subfragments_liteethudpipcore_liteethudp_liteethudprx_fsm_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <subfragments_liteethudpipcore_liteethmac_clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_47> on signal <subfragments_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_49> on signal <subfragments_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <subfragments_liteethudpipcore_liteetharprx_fsm_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <subfragments_roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <subfragments_roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <subfragments_roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <subfragments_roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <subfragments_roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <subfragments_roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <subfragments_roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <subfragments_roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_35> on signal <subfragments_liteethudpipcore_liteethip_liteethiprx_fsm_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_34> on signal <subfragments_liteethudpipcore_liteethip_liteethiprx_liteethipv4depacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <subfragments_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <subfragments_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <subfragments_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <subfragments_bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <subfragments_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <subfragments_bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <subfragments_bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <subfragments_bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_45> on signal <subfragments_liteethetherbonewishbonemaster_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <subfragments_liteethudpipcore_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 101   | 011
 010   | 010
 001   | 110
 100   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_42> on signal <subfragments_liteethetherbonerecordreceiver_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <hdmi2ethsoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <hdmi2ethsoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_43> on signal <subfragments_buffer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_33> on signal <subfragments_liteethudpipcore_liteethip_liteethiptx_fsm_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
 100   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_44> on signal <subfragments_fsm_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <subfragments_liteethudpipcore_liteethmac_liteethmacpacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_39> on signal <subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_51> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_52> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_53> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_54> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_55> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_56> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_mac_crc32_checker_crc_reg_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_189> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_239> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2310> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next6_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_111> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_110> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_109> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_108> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_107> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_104> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_103> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_102> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_101> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_100> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_96> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_95> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_94> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_93> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_92> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_88> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_87> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_86> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_85> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_84> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_80> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_79> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_78> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next7_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next6_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next5_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next4_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next3_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next2_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next8_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next7_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_63> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_62> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_61> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_60> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_59> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_58> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_57> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_56> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_55> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_54> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_53> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_52> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_51> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_50> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_49> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_tx_liteethudppacketizer_header_reg_48> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_46> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_45> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_44> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_43> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_42> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_41> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_40> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_39> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_38> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_37> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_36> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_35> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_34> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_33> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_32> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next1_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next0_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_interface3_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_77> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_76> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_72> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_69> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next5_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next4_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next3_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ip_checksum_liteethipv4checksum_r_next2_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_63> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_62> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_61> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_60> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_59> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_58> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_57> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_56> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_55> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_54> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_53> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_52> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_51> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_50> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_49> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_48> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header_reg_47> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2ethsoc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_asyncfifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_105> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_106> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_asyncfifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_61> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_64> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_68> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_70> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_71> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_99> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_97> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_98> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_62> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_63> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2ethsoc_ddrphy_record2_wrdata_mask_1> <hdmi2ethsoc_ddrphy_record2_wrdata_mask_2> <hdmi2ethsoc_ddrphy_record2_wrdata_mask_3> <hdmi2ethsoc_ddrphy_record3_wrdata_mask_0> <hdmi2ethsoc_ddrphy_record3_wrdata_mask_1> <hdmi2ethsoc_ddrphy_record3_wrdata_mask_2> <hdmi2ethsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_53> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_56> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_60> <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_91> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_48> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_83> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_89> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_90> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_54> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_55> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_81> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_82> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_73> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_liteethmacpacketizer_header_reg_74> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_10> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_11> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_12> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_13> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_14> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_wer_counter_r_updated> <hdmi2ethsoc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_15> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_20> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_16> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_21> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_17> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_22> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_18> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_23> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_19> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in1_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_done> <hdmi2ethsoc_hdmi_in0_wer2_period_done> <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_0> <subfragments_counter_0> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_1> <subfragments_counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_2> <subfragments_counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_0> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_0> <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_3> <subfragments_counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_1> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_1> <hdmi2ethsoc_hdmi_in0_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_4> <subfragments_counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_2> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_3> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_4> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_5> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_6> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_7> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_8> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_9> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_produce_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in1_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_wer_counter_r_updated> <hdmi2ethsoc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_toggle_i> <hdmi2ethsoc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <subfragments_n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_edid_samp_carry> <subfragments_period> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_0> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_0> <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_1> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_1> <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_2> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_3> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_4> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_5> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_6> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_7> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_8> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_counter_9> <hdmi2ethsoc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_10> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_11> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_12> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_13> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_14> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_15> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_20> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_16> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_21> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_17> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_22> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_18> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_asyncfifo_graycounter1_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_23> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_period_counter_19> <hdmi2ethsoc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_toggle_i> <hdmi2ethsoc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in0_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_period_done> <hdmi2ethsoc_hdmi_in1_wer2_period_done> <hdmi2ethsoc_hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_mac_rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <subfragments_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_in0_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <encoder_reader_reader_consume_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_converter_pack_demux> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs0> <xilinxmultiregimpl96_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs0> <xilinxmultiregimpl46_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs1> <xilinxmultiregimpl46_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs1> <xilinxmultiregimpl96_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in1_wer1_toggle_o_r> <hdmi2ethsoc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2ethsoc_hdmi_in0_wer1_toggle_o_r> <hdmi2ethsoc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 104.
Optimizing block <top> to meet ratio 100 (+ 0) of 6822 slices :
Area constraint is met for block <top>, final ratio is 95.
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_63_o_GND_63_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_63_o_GND_63_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_61_o_GND_61_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_mul_x_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_93_o_GND_93_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_2 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_93_o_GND_93_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) encoder_streamer_counter_1 encoder_streamer_counter_0 encoder_streamer_counter_2 encoder_streamer_counter_7 encoder_streamer_counter_6 encoder_streamer_counter[9]_GND_1_o_equal_3041_o<9>_SW0_FRB has(ve) been forward balanced into : encoder_streamer_counter[9]_GND_1_o_equal_3041_o<9>_FRB.
	Register(s) encoder_streamer_fifo_level_1 encoder_streamer_fifo_level_0 encoder_streamer_fifo_level_7 encoder_streamer_fifo_level_6 encoder_streamer_fifo_level_2 n4788<10>_SW0_FRB has(ve) been forward balanced into : n4788<10>_FRB.
	Register(s) subfragments_liteethetherbonepacketrx_fsm_state_FSM_FFd2 subfragments_liteethetherbonepacketrx_fsm_state_FSM_FFd1 Mmux_hdmi2ethsoc_etherbone_packet_depacketizer_source_stb11_FRB has(ve) been forward balanced into : Mmux_hdmi2ethsoc_etherbone_packet_source_source_stb11_FRB.
	Register(s) subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state_FSM_FFd1 hdmi2ethsoc_etherbone_packet_converter1_pack_strobe_all hdmi2ethsoc_etherbone_packet_depacketizer_no_payload has(ve) been forward balanced into : Mmux_hdmi2ethsoc_etherbone_packet_depacketizer_source_stb11_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB4 JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB2 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB2 JpegEnc/U_Huffman/word_reg_18_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB2 JpegEnc/U_Huffman/word_reg_19_BRB3 JpegEnc/U_Huffman/word_reg_19_BRB4 JpegEnc/U_Huffman/word_reg_19_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) encoder_ycbcr422to444_valid_n0 has(ve) been backward balanced into : encoder_ycbcr422to444_valid_n0_BRB0 encoder_ycbcr422to444_valid_n0_BRB1 encoder_ycbcr422to444_valid_n0_BRB2 encoder_ycbcr422to444_valid_n0_BRB3 encoder_ycbcr422to444_valid_n0_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB17
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB17
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB18 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB17
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB21 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB22.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB14
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB21 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB22 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB23.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB21 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB22.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB17
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB14
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB22 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB23 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB24.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB19
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB21.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB14
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB18 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB23 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB24 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB25.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB16
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB18 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB21 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB22.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB17
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB20.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB14
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB22 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB25 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB27.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB23.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_132_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB23.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB14
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB22 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB25 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_137_BRB27.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_138_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_139_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_140_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_141_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_142_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB15
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB17 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB19 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB20 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB23.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_145_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_146_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_147_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_148_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_149_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_150_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB16 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_151_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB16
hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_152_BRB19.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_153_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_154_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_155_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_156_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_157_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_158_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_159_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB15 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_160_BRB18.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_161_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_162_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_163_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_164_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_165_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_166_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_167_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB14 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_168_BRB17.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_169_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_170_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_171_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_172_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_173_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_174_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_175_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_176_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_177_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_178_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_179_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_18 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_18_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_180_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_181_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_182_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_183_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_184_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_185_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_186_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_187_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_188_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_189_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_19_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_190_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_191_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_192_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_193_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_194_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_195_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_196_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_197_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_198_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_199_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_20_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_200_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_201_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_202_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_203_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_204_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_205_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_206_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_207_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_208_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_209 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_209_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_209_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_209_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_209_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_21 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_21_BRB0 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_210 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_210_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_210_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_210_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_210_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_211 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_211_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_211_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_211_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_211_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_212 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_212_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_212_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_212_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_212_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_213 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_213_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_213_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_213_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_213_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_214 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_214_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_214_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_214_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_214_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_215 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_215_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_215_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_215_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_215_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_216 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_216_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_216_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_216_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_216_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_217 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_217_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_217_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_218 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_218_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_218_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_219 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_219_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_219_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_22 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_22_BRB0 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_220 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_220_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_220_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_221 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_221_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_221_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_222 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_222_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_222_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_223 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_223_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_223_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_23 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_23_BRB0 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_24_BRB4.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_25_BRB5 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_26 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_26_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_26_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_27 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_27_BRB0 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_28 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_28_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_29 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_29_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_30 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_30_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_31 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_31_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_32 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_32_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_32_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_32_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_33 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_33_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_33_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_34 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_34_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_34_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_35 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_35_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_36 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_36_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_36_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_37 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_37_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_37_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_38 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_38_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_39 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_39_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_40 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_40_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_40_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_40_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_40_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_41 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_41_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_41_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_42 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_42_BRB1 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_43 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_43_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_43_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_44 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_44_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_44_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_44_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_45 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_45_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_45_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_46 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_46_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_46_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_47 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_47_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_48_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_49_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_50 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_50_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_51 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_51_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_51_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_51_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_53 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_53_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_53_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_53_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_54 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_54_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_54_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_54_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_55 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_55_BRB5.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_63 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_63_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_63_BRB4 .
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69_BRB7.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71_BRB6.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB16.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB8.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB10.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB9.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB14.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB12.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB11.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB12 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB15.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB13.
	Register(s) hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99 has(ve) been backward balanced into : hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB0 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB1 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB2 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB3 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB4 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB5 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB6 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB7 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB8 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB9 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB10 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB11 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB13 hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB16.
	Register(s) hdmi2ethsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_rddata_sr_1_BRB0 hdmi2ethsoc_ddrphy_rddata_sr_1_BRB1 hdmi2ethsoc_ddrphy_rddata_sr_1_BRB2 hdmi2ethsoc_ddrphy_rddata_sr_1_BRB3 hdmi2ethsoc_ddrphy_rddata_sr_1_BRB4.
	Register(s) hdmi2ethsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_rddata_sr_2_BRB0 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB1 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB2 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB4 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB5 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB6 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB7 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB8 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB9 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB10 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB11 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB12 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB13 hdmi2ethsoc_ddrphy_rddata_sr_2_BRB14.
	Register(s) hdmi2ethsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_rddata_sr_3_BRB0 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB1 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB2 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB4 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB5 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB6 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB7 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB8 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB9 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB10 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB11 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB12 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB13 hdmi2ethsoc_ddrphy_rddata_sr_3_BRB14.
	Register(s) hdmi2ethsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_rddata_sr_4_BRB0 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB1 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB2 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB3 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB5 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB6 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB7 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB8 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB9 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB10 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB11 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB12 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB13 hdmi2ethsoc_ddrphy_rddata_sr_4_BRB14.
	Register(s) hdmi2ethsoc_ddrphy_record0_cke has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_record0_cke_BRB0 .
	Register(s) hdmi2ethsoc_ddrphy_record0_odt has(ve) been backward balanced into : hdmi2ethsoc_ddrphy_record0_odt_BRB0 hdmi2ethsoc_ddrphy_record0_odt_BRB1.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB4 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB4 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB0 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB1 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB2 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB3 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB4 hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB0 hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB1 hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_1_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_1_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_1_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_2_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_2_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_2_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_3_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_3_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_3_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_4_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_4_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_4_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_5_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_5_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_5_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_6_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_6_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_6_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_fifo_pix_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_fifo_pix_y_7_BRB2 hdmi2ethsoc_hdmi_out0_fifo_pix_y_7_BRB3 hdmi2ethsoc_hdmi_out0_fifo_pix_y_7_BRB4 hdmi2ethsoc_hdmi_out0_fifo_pix_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi2ethsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB0 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB1 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB2 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB3 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB4 hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB0 hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB1 hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_1_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_1_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_1_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_2_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_2_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_2_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_3_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_3_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_3_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_3_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_4 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_4_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_4_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_4_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_4_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_5 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_5_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_5_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_5_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_5_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_6 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_6_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_6_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_6_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_6_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_fifo_pix_y_7 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_fifo_pix_y_7_BRB2 hdmi2ethsoc_hdmi_out1_fifo_pix_y_7_BRB3 hdmi2ethsoc_hdmi_out1_fifo_pix_y_7_BRB4 hdmi2ethsoc_hdmi_out1_fifo_pix_y_7_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi2ethsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2ethsoc_interface11_dat_r_0 has(ve) been backward balanced into : hdmi2ethsoc_interface11_dat_r_0_BRB0 hdmi2ethsoc_interface11_dat_r_0_BRB1 hdmi2ethsoc_interface11_dat_r_0_BRB2 hdmi2ethsoc_interface11_dat_r_0_BRB3 hdmi2ethsoc_interface11_dat_r_0_BRB4 hdmi2ethsoc_interface11_dat_r_0_BRB5.
	Register(s) hdmi2ethsoc_interface11_dat_r_1 has(ve) been backward balanced into : hdmi2ethsoc_interface11_dat_r_1_BRB3 hdmi2ethsoc_interface11_dat_r_1_BRB4 hdmi2ethsoc_interface11_dat_r_1_BRB5.
	Register(s) hdmi2ethsoc_interface11_dat_r_2 has(ve) been backward balanced into : hdmi2ethsoc_interface11_dat_r_2_BRB3 hdmi2ethsoc_interface11_dat_r_2_BRB4 hdmi2ethsoc_interface11_dat_r_2_BRB5.
	Register(s) hdmi2ethsoc_interface7_dat_r_0 has(ve) been backward balanced into : hdmi2ethsoc_interface7_dat_r_0_BRB0 hdmi2ethsoc_interface7_dat_r_0_BRB1 hdmi2ethsoc_interface7_dat_r_0_BRB3 hdmi2ethsoc_interface7_dat_r_0_BRB4 hdmi2ethsoc_interface7_dat_r_0_BRB5 hdmi2ethsoc_interface7_dat_r_0_BRB6 hdmi2ethsoc_interface7_dat_r_0_BRB7 hdmi2ethsoc_interface7_dat_r_0_BRB8 hdmi2ethsoc_interface7_dat_r_0_BRB9 hdmi2ethsoc_interface7_dat_r_0_BRB10 hdmi2ethsoc_interface7_dat_r_0_BRB11.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_10 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_10_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_11 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_11_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_12 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_12_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_13 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_13_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_14 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_14_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_15 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_15_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB0 hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB1 hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB2 hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB3 hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB4 hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_7_BRB5.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_8 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_8_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_9 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next1_9_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_0 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_0_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_1 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_1_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_10 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_10_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_11 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_11_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_12 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_12_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_13 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_13_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_14 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_14_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_15 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_15_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_2 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_2_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_3 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_3_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_4 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_4_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_5 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_5_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_6 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_6_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_7 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_7_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_8 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_8_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_9 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4checksum_r_next8_9_BRB0 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_100 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_100_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_100_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_100_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_100_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_101 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_101_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_101_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_101_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_101_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_102_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_104_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_105_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_106_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_107_BRB9 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_108 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_108_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_108_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_108_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_108_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_109 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_109_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_109_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_109_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_109_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_110 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_110_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_110_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_110_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_110_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_111_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_112_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_113_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_114_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_115 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_115_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_115_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_115_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_115_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_116 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_116_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_116_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_116_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_116_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_117 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_117_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_117_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_117_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_117_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_118 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_118_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_118_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_118_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_118_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_119 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_119_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_119_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_119_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_119_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_120 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_120_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_120_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_120_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_120_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_121_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_122_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_123 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_123_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_123_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_123_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_123_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_124 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_124_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_124_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_124_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_124_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_125 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_125_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_125_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_125_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_125_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_126 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_126_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_126_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_126_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_126_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_127 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_127_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_127_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_127_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_127_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_128 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_128_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_128_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_128_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_128_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_129 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_129_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_129_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_129_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_129_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_131 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_131_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_131_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_131_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_131_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_132 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_132_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_132_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_132_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_132_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_133 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_133_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_133_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_133_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_133_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_134 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_134_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_134_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_134_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_134_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_135 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_135_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_135_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_135_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_135_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_136_BRB8.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_137 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_137_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_137_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_137_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_138 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_138_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_138_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_138_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_139 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_139_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_139_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_139_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_140 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_140_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_140_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_140_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_141 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_141_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_141_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_141_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_142 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_142_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_142_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_142_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_143 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_143_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_143_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_143_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_144 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_144_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_144_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_144_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_144_BRB7.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_145 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_145_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_145_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_146 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_146_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_146_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_147 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_147_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_147_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_148 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_148_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_148_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_149 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_149_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_149_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_150 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_150_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_150_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_151 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_151_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_151_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_152 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_152_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_152_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_152_BRB5.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_153 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_153_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_154 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_154_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_155 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_155_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_156 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_156_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_157 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_157_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_158 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_158_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_159 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_159_BRB3 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_16 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_16_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_16_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_16_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_17 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_17_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_17_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_18 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_18_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_18_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_19 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_19_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_19_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_20 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_20_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_20_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_21 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_21_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_21_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_22 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_22_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_22_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_23 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_23_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_23_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_24 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_24_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_24_BRB3.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_25 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_25_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_25_BRB3.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_26 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_26_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_26_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_27 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_27_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_27_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_28 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_28_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_28_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_29 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_29_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_29_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_30 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_30_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_30_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_31 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_31_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_31_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_32 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_32_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_32_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_32_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_33 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_33_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_33_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_33_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_34 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_34_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_34_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_35 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_35_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_35_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_36 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_36_BRB1 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_37 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_37_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_37_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_38 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_38_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_38_BRB2.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB5.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_40_BRB5.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_42 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_42_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_42_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_42_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_43 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_43_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_43_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_43_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_44 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_44_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_44_BRB3.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_45 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_45_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_45_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_45_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_46 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_46_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_46_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_46_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_47_BRB8.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB13.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB13.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_52 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_52_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_52_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_52_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_53 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_53_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_53_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_53_BRB13.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54_BRB13.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB17.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB14 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB15.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_59_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_61 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_61_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_61_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_61_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB20.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB9 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB13 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB15
hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB16 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB17.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69_BRB4 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_71_BRB15 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB11 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB13 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB14
hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB15 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB17 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB18 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB19.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB13 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB14.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB9 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB9.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB6 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB5 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB13 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB15
hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB16 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB17 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB20 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB12 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_82_BRB14.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB11 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB9 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB7 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB10 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB13 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB12 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_89_BRB10 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB11 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_90_BRB13.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB12 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_92_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB9 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_94_BRB12 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB7 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_96_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_97_BRB8 .
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB2 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB8 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB10.
	Register(s) hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99 has(ve) been backward balanced into : hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB0 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB1 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB3 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB4 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB5 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB6 hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_99_BRB9 .
	Register(s) hdmi2ethsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : hdmi2ethsoc_sdram_dfi_p0_rddata_en_BRB0 hdmi2ethsoc_sdram_dfi_p0_rddata_en_BRB1 hdmi2ethsoc_sdram_dfi_p0_rddata_en_BRB2 hdmi2ethsoc_sdram_dfi_p0_rddata_en_BRB3 hdmi2ethsoc_sdram_dfi_p0_rddata_en_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) subfragments_new_master_dat_r_ack0 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack0_BRB0 subfragments_new_master_dat_r_ack0_BRB1 subfragments_new_master_dat_r_ack0_BRB2 subfragments_new_master_dat_r_ack0_BRB3 subfragments_new_master_dat_r_ack0_BRB4 subfragments_new_master_dat_r_ack0_BRB6 subfragments_new_master_dat_r_ack0_BRB7 subfragments_new_master_dat_r_ack0_BRB8 subfragments_new_master_dat_r_ack0_BRB9 subfragments_new_master_dat_r_ack0_BRB10 subfragments_new_master_dat_r_ack0_BRB11 subfragments_new_master_dat_r_ack0_BRB12 subfragments_new_master_dat_r_ack0_BRB13 subfragments_new_master_dat_r_ack0_BRB14 subfragments_new_master_dat_r_ack0_BRB15 subfragments_new_master_dat_r_ack0_BRB16 subfragments_new_master_dat_r_ack0_BRB17 subfragments_new_master_dat_r_ack0_BRB18 subfragments_new_master_dat_r_ack0_BRB19 subfragments_new_master_dat_r_ack0_BRB20 subfragments_new_master_dat_r_ack0_BRB21 subfragments_new_master_dat_r_ack0_BRB22 subfragments_new_master_dat_r_ack0_BRB23
subfragments_new_master_dat_r_ack0_BRB24 subfragments_new_master_dat_r_ack0_BRB25 subfragments_new_master_dat_r_ack0_BRB26 subfragments_new_master_dat_r_ack0_BRB36 subfragments_new_master_dat_r_ack0_BRB37 subfragments_new_master_dat_r_ack0_BRB38 subfragments_new_master_dat_r_ack0_BRB39 subfragments_new_master_dat_r_ack0_BRB40.
	Register(s) subfragments_new_master_dat_r_ack1 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack1_BRB0 subfragments_new_master_dat_r_ack1_BRB1 subfragments_new_master_dat_r_ack1_BRB2 subfragments_new_master_dat_r_ack1_BRB3 subfragments_new_master_dat_r_ack1_BRB4 subfragments_new_master_dat_r_ack1_BRB6 subfragments_new_master_dat_r_ack1_BRB7 subfragments_new_master_dat_r_ack1_BRB8 subfragments_new_master_dat_r_ack1_BRB9 subfragments_new_master_dat_r_ack1_BRB10 subfragments_new_master_dat_r_ack1_BRB11 subfragments_new_master_dat_r_ack1_BRB12 subfragments_new_master_dat_r_ack1_BRB13 subfragments_new_master_dat_r_ack1_BRB14 subfragments_new_master_dat_r_ack1_BRB15 subfragments_new_master_dat_r_ack1_BRB16 subfragments_new_master_dat_r_ack1_BRB17 subfragments_new_master_dat_r_ack1_BRB18 subfragments_new_master_dat_r_ack1_BRB19 subfragments_new_master_dat_r_ack1_BRB20 subfragments_new_master_dat_r_ack1_BRB21 subfragments_new_master_dat_r_ack1_BRB22 subfragments_new_master_dat_r_ack1_BRB23
subfragments_new_master_dat_r_ack1_BRB24 subfragments_new_master_dat_r_ack1_BRB25 subfragments_new_master_dat_r_ack1_BRB26 subfragments_new_master_dat_r_ack1_BRB36 subfragments_new_master_dat_r_ack1_BRB37 subfragments_new_master_dat_r_ack1_BRB38 subfragments_new_master_dat_r_ack1_BRB39 subfragments_new_master_dat_r_ack1_BRB40.
	Register(s) subfragments_new_master_dat_r_ack18 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack18_BRB0 subfragments_new_master_dat_r_ack18_BRB1 subfragments_new_master_dat_r_ack18_BRB2 subfragments_new_master_dat_r_ack18_BRB3 subfragments_new_master_dat_r_ack18_BRB4 subfragments_new_master_dat_r_ack18_BRB5 subfragments_new_master_dat_r_ack18_BRB6 subfragments_new_master_dat_r_ack18_BRB7 subfragments_new_master_dat_r_ack18_BRB8 subfragments_new_master_dat_r_ack18_BRB9 subfragments_new_master_dat_r_ack18_BRB10 subfragments_new_master_dat_r_ack18_BRB11 subfragments_new_master_dat_r_ack18_BRB12 subfragments_new_master_dat_r_ack18_BRB14 subfragments_new_master_dat_r_ack18_BRB15 subfragments_new_master_dat_r_ack18_BRB16 subfragments_new_master_dat_r_ack18_BRB17 subfragments_new_master_dat_r_ack18_BRB18 subfragments_new_master_dat_r_ack18_BRB19 subfragments_new_master_dat_r_ack18_BRB20 subfragments_new_master_dat_r_ack18_BRB21 subfragments_new_master_dat_r_ack18_BRB22
subfragments_new_master_dat_r_ack18_BRB23 subfragments_new_master_dat_r_ack18_BRB24 subfragments_new_master_dat_r_ack18_BRB25 .
	Register(s) subfragments_new_master_dat_r_ack19 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack19_BRB0 subfragments_new_master_dat_r_ack19_BRB1 subfragments_new_master_dat_r_ack19_BRB2 subfragments_new_master_dat_r_ack19_BRB3 subfragments_new_master_dat_r_ack19_BRB4 subfragments_new_master_dat_r_ack19_BRB5 subfragments_new_master_dat_r_ack19_BRB6 subfragments_new_master_dat_r_ack19_BRB7 subfragments_new_master_dat_r_ack19_BRB8 subfragments_new_master_dat_r_ack19_BRB9 subfragments_new_master_dat_r_ack19_BRB10 subfragments_new_master_dat_r_ack19_BRB11 subfragments_new_master_dat_r_ack19_BRB12 subfragments_new_master_dat_r_ack19_BRB14 subfragments_new_master_dat_r_ack19_BRB15 subfragments_new_master_dat_r_ack19_BRB16 subfragments_new_master_dat_r_ack19_BRB17 subfragments_new_master_dat_r_ack19_BRB18 subfragments_new_master_dat_r_ack19_BRB19 subfragments_new_master_dat_r_ack19_BRB20 subfragments_new_master_dat_r_ack19_BRB21 subfragments_new_master_dat_r_ack19_BRB22
subfragments_new_master_dat_r_ack19_BRB23 subfragments_new_master_dat_r_ack19_BRB24 subfragments_new_master_dat_r_ack19_BRB25 .
	Register(s) subfragments_new_master_dat_r_ack2 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack2_BRB0 subfragments_new_master_dat_r_ack2_BRB1 subfragments_new_master_dat_r_ack2_BRB2 subfragments_new_master_dat_r_ack2_BRB3 subfragments_new_master_dat_r_ack2_BRB4 subfragments_new_master_dat_r_ack2_BRB6 subfragments_new_master_dat_r_ack2_BRB7 subfragments_new_master_dat_r_ack2_BRB8 subfragments_new_master_dat_r_ack2_BRB9 subfragments_new_master_dat_r_ack2_BRB10 subfragments_new_master_dat_r_ack2_BRB11 subfragments_new_master_dat_r_ack2_BRB12 subfragments_new_master_dat_r_ack2_BRB13 subfragments_new_master_dat_r_ack2_BRB14 subfragments_new_master_dat_r_ack2_BRB15 subfragments_new_master_dat_r_ack2_BRB16 subfragments_new_master_dat_r_ack2_BRB17 subfragments_new_master_dat_r_ack2_BRB18 subfragments_new_master_dat_r_ack2_BRB19 subfragments_new_master_dat_r_ack2_BRB20 subfragments_new_master_dat_r_ack2_BRB21 subfragments_new_master_dat_r_ack2_BRB22 subfragments_new_master_dat_r_ack2_BRB23
subfragments_new_master_dat_r_ack2_BRB24 subfragments_new_master_dat_r_ack2_BRB25 subfragments_new_master_dat_r_ack2_BRB26 subfragments_new_master_dat_r_ack2_BRB36 subfragments_new_master_dat_r_ack2_BRB37 subfragments_new_master_dat_r_ack2_BRB38 subfragments_new_master_dat_r_ack2_BRB39 subfragments_new_master_dat_r_ack2_BRB40.
	Register(s) subfragments_new_master_dat_r_ack20 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack20_BRB0 subfragments_new_master_dat_r_ack20_BRB1 subfragments_new_master_dat_r_ack20_BRB2 subfragments_new_master_dat_r_ack20_BRB3 subfragments_new_master_dat_r_ack20_BRB4 subfragments_new_master_dat_r_ack20_BRB5 subfragments_new_master_dat_r_ack20_BRB6 subfragments_new_master_dat_r_ack20_BRB7 subfragments_new_master_dat_r_ack20_BRB8 subfragments_new_master_dat_r_ack20_BRB11 subfragments_new_master_dat_r_ack20_BRB12 subfragments_new_master_dat_r_ack20_BRB14 subfragments_new_master_dat_r_ack20_BRB15 subfragments_new_master_dat_r_ack20_BRB16 subfragments_new_master_dat_r_ack20_BRB17 subfragments_new_master_dat_r_ack20_BRB18 subfragments_new_master_dat_r_ack20_BRB19 subfragments_new_master_dat_r_ack20_BRB20 subfragments_new_master_dat_r_ack20_BRB21 subfragments_new_master_dat_r_ack20_BRB22 subfragments_new_master_dat_r_ack20_BRB23 subfragments_new_master_dat_r_ack20_BRB25
subfragments_new_master_dat_r_ack20_BRB33.
	Register(s) subfragments_new_master_dat_r_ack21 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack21_BRB0 subfragments_new_master_dat_r_ack21_BRB1 subfragments_new_master_dat_r_ack21_BRB3 subfragments_new_master_dat_r_ack21_BRB4 subfragments_new_master_dat_r_ack21_BRB5 subfragments_new_master_dat_r_ack21_BRB6 subfragments_new_master_dat_r_ack21_BRB7 subfragments_new_master_dat_r_ack21_BRB8 subfragments_new_master_dat_r_ack21_BRB12 subfragments_new_master_dat_r_ack21_BRB13 subfragments_new_master_dat_r_ack21_BRB14 subfragments_new_master_dat_r_ack21_BRB15 subfragments_new_master_dat_r_ack21_BRB16 subfragments_new_master_dat_r_ack21_BRB17 subfragments_new_master_dat_r_ack21_BRB18 subfragments_new_master_dat_r_ack21_BRB19 subfragments_new_master_dat_r_ack21_BRB20 subfragments_new_master_dat_r_ack21_BRB21 subfragments_new_master_dat_r_ack21_BRB22 subfragments_new_master_dat_r_ack21_BRB23.
	Register(s) subfragments_new_master_dat_r_ack22 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack22_BRB0 subfragments_new_master_dat_r_ack22_BRB1 subfragments_new_master_dat_r_ack22_BRB2 subfragments_new_master_dat_r_ack22_BRB3.
	Register(s) subfragments_new_master_dat_r_ack24 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack24_BRB0 subfragments_new_master_dat_r_ack24_BRB2 subfragments_new_master_dat_r_ack24_BRB3 subfragments_new_master_dat_r_ack24_BRB4 subfragments_new_master_dat_r_ack24_BRB13 subfragments_new_master_dat_r_ack24_BRB14 subfragments_new_master_dat_r_ack24_BRB17 subfragments_new_master_dat_r_ack24_BRB19 subfragments_new_master_dat_r_ack24_BRB22 .
	Register(s) subfragments_new_master_dat_r_ack25 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack25_BRB0 subfragments_new_master_dat_r_ack25_BRB2 subfragments_new_master_dat_r_ack25_BRB3 subfragments_new_master_dat_r_ack25_BRB4 subfragments_new_master_dat_r_ack25_BRB13 subfragments_new_master_dat_r_ack25_BRB14 subfragments_new_master_dat_r_ack25_BRB17 subfragments_new_master_dat_r_ack25_BRB19 subfragments_new_master_dat_r_ack25_BRB22 .
	Register(s) subfragments_new_master_dat_r_ack26 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack26_BRB0 subfragments_new_master_dat_r_ack26_BRB1 subfragments_new_master_dat_r_ack26_BRB2 subfragments_new_master_dat_r_ack26_BRB4 subfragments_new_master_dat_r_ack26_BRB13 subfragments_new_master_dat_r_ack26_BRB14 subfragments_new_master_dat_r_ack26_BRB17 subfragments_new_master_dat_r_ack26_BRB19 subfragments_new_master_dat_r_ack26_BRB22 .
	Register(s) subfragments_new_master_dat_r_ack27 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack27_BRB0 subfragments_new_master_dat_r_ack27_BRB1 subfragments_new_master_dat_r_ack27_BRB3 subfragments_new_master_dat_r_ack27_BRB4 subfragments_new_master_dat_r_ack27_BRB14 subfragments_new_master_dat_r_ack27_BRB17 subfragments_new_master_dat_r_ack27_BRB19 subfragments_new_master_dat_r_ack27_BRB22 .
	Register(s) subfragments_new_master_dat_r_ack28 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack28_BRB0 subfragments_new_master_dat_r_ack28_BRB1 subfragments_new_master_dat_r_ack28_BRB2 subfragments_new_master_dat_r_ack28_BRB3.
	Register(s) subfragments_new_master_dat_r_ack3 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack3_BRB0 subfragments_new_master_dat_r_ack3_BRB1 subfragments_new_master_dat_r_ack3_BRB2 subfragments_new_master_dat_r_ack3_BRB4 subfragments_new_master_dat_r_ack3_BRB5 subfragments_new_master_dat_r_ack3_BRB6 subfragments_new_master_dat_r_ack3_BRB7 subfragments_new_master_dat_r_ack3_BRB8 subfragments_new_master_dat_r_ack3_BRB9 subfragments_new_master_dat_r_ack3_BRB12 subfragments_new_master_dat_r_ack3_BRB13 subfragments_new_master_dat_r_ack3_BRB14 subfragments_new_master_dat_r_ack3_BRB15 subfragments_new_master_dat_r_ack3_BRB16 subfragments_new_master_dat_r_ack3_BRB17 subfragments_new_master_dat_r_ack3_BRB18 subfragments_new_master_dat_r_ack3_BRB19 subfragments_new_master_dat_r_ack3_BRB20 subfragments_new_master_dat_r_ack3_BRB21 subfragments_new_master_dat_r_ack3_BRB22 subfragments_new_master_dat_r_ack3_BRB23 subfragments_new_master_dat_r_ack3_BRB24.
	Register(s) subfragments_new_master_dat_r_ack30 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack30_BRB0 subfragments_new_master_dat_r_ack30_BRB1 subfragments_new_master_dat_r_ack30_BRB3 subfragments_new_master_dat_r_ack30_BRB14 .
	Register(s) subfragments_new_master_dat_r_ack31 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack31_BRB0 subfragments_new_master_dat_r_ack31_BRB1 subfragments_new_master_dat_r_ack31_BRB3 subfragments_new_master_dat_r_ack31_BRB14 .
	Register(s) subfragments_new_master_dat_r_ack32 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack32_BRB0 subfragments_new_master_dat_r_ack32_BRB1 subfragments_new_master_dat_r_ack32_BRB3 subfragments_new_master_dat_r_ack32_BRB14 subfragments_new_master_dat_r_ack32_BRB19 .
	Register(s) subfragments_new_master_dat_r_ack33 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack33_BRB0 subfragments_new_master_dat_r_ack33_BRB1 subfragments_new_master_dat_r_ack33_BRB3 subfragments_new_master_dat_r_ack33_BRB13 subfragments_new_master_dat_r_ack33_BRB18 subfragments_new_master_dat_r_ack33_BRB23.
	Register(s) subfragments_new_master_dat_r_ack34 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack34_BRB0 subfragments_new_master_dat_r_ack34_BRB1 subfragments_new_master_dat_r_ack34_BRB2 subfragments_new_master_dat_r_ack34_BRB3.
	Register(s) subfragments_new_master_dat_r_ack4 has(ve) been backward balanced into : subfragments_new_master_dat_r_ack4_BRB0 subfragments_new_master_dat_r_ack4_BRB1 subfragments_new_master_dat_r_ack4_BRB2 subfragments_new_master_dat_r_ack4_BRB3.
Unit <top> processed.
FlipFlop Mmux_hdmi2ethsoc_etherbone_packet_source_source_stb11_FRB has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_etherbone_grant has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_etherbone_packet_converter0_unpack_mux_0 has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_etherbone_packet_converter0_unpack_mux_1 has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_etherbone_packet_depacketizer_header_16 has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_etherbone_packet_depacketizer_source_sop has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_etherbone_sel_ongoing has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_0 has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_5 has been replicated 2 time(s)
FlipFlop hdmi2ethsoc_hdmi2ethsoc_interface_adr_6 has been replicated 2 time(s)
FlipFlop subfragments_buffer_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop subfragments_fsm_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop subfragments_fsm_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop subfragments_liteethetherbonepackettx_fsm_state has been replicated 1 time(s)
FlipFlop subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop subfragments_udpstreamer_state has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <hdmi2ethsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_136>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_137>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_138>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_139>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_140>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_141>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_142>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_depacketizer_header_143>.
	Found 8-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_17_BRB3>.
	Found 3-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_32_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB5>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 2-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB1>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB3>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack1_BRB15>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack1_BRB16>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB9>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB1>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB2>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB3>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_39_BRB4>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB7>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB8>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB9>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB14>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB15>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB17>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB19>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB20>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB21>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB22>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack26_BRB17>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack26_BRB22>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB4>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB13>.
	Found 3-bit shift register for signal <hdmi2ethsoc_ddrphy_rddata_sr_2_BRB14>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_32_BRB2>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB4>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB5>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB6>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB7>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB8>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack27_BRB4>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB0>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB12>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB13>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB1>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB15>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB16>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB17>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB18>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB2>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB20>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB21>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB22>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB23>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack3_BRB24>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB3>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB12>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB0>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB16>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack21_BRB1>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack27_BRB14>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack27_BRB19>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack33_BRB3>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack33_BRB0>.
	Found 4-bit shift register for signal <subfragments_new_master_dat_r_ack33_BRB1>.
	Found 7-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB3>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB10>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB11>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB25>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB26>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB14>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB11>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack20_BRB25>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB5>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB6>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB7>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB8>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB9>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_130_BRB0>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_55_BRB8>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB36>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB37>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB38>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB39>.
	Found 3-bit shift register for signal <subfragments_new_master_dat_r_ack2_BRB40>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB0>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB5>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB0>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack19_BRB10>.
	Found 2-bit shift register for signal <subfragments_new_master_dat_r_ack19_BRB24>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_41_BRB2>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_42_BRB2>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_43_BRB2>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_45_BRB2>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_46_BRB2>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_48_BRB5>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_52_BRB3>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_63_BRB7>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB3>.
	Found 3-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB1>.
	Found 3-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB2>.
	Found 3-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB3>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB0>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB0>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB0>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_51_BRB3>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_53_BRB0>.
	Found 6-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_54_BRB0>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_56_BRB4>.
	Found 5-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB0>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_60_BRB5>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_62_BRB5>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_64_BRB9>.
	Found 8-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_79_BRB5>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB0>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB4>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_49_BRB1>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB1>.
	Found 11-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_50_BRB5>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_68_BRB7>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_70_BRB8>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_72_BRB11>.
	Found 4-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB6>.
	Found 8-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_87_BRB8>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_57_BRB15>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_67_BRB6>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_69_BRB4>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB1>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB2>.
	Found 2-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB3>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB1>.
	Found 7-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB3>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_71_BRB3>.
	Found 8-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_98_BRB10>.
	Found 11-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_58_BRB7>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_76_BRB9>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_80_BRB10>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_78_BRB10>.
	Found 8-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_95_BRB8>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_65_BRB17>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_75_BRB9>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_77_BRB6>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_58_BRB2>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_62_BRB4>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_56_BRB4>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB1>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB6>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_79_BRB5>.
	Found 11-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_66_BRB9>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_73_BRB19>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_83_BRB11>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_85_BRB7>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_52_BRB4>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_57_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_66_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_70_BRB5>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_59_BRB3>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_64_BRB5>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_61_BRB4>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_87_BRB7>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_84_BRB9>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_88_BRB12>.
	Found 8-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_103_BRB10>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_86_BRB13>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_60_BRB4>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_74_BRB8>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_65_BRB6>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_78_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_67_BRB9>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB3>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_72_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_69_BRB4>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB8>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_95_BRB9>.
	Found 11-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_74_BRB12>.
	Found 10-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_81_BRB20>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_91_BRB12>.
	Found 9-bit shift register for signal <hdmi2ethsoc_ip_tx_liteethipv4packetizer_header_reg_93_BRB8>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_68_BRB4>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_73_BRB10>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_82_BRB8>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_86_BRB9>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_75_BRB11>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_77_BRB8>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_80_BRB6>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_103_BRB11>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_76_BRB5>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB5>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_81_BRB8>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_90_BRB9>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_94_BRB11>.
	Found 5-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB10>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_83_BRB13>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_85_BRB5>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_88_BRB7>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_111_BRB12>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_84_BRB6>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_89_BRB10>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_98_BRB10>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_102_BRB12>.
	Found 4-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB9>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_91_BRB12>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_93_BRB6>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_96_BRB8>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_119_BRB16>.
	Found 10-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB5>.
	Found 10-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB13>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_92_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_97_BRB12>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_99_BRB13>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_101_BRB7>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_106_BRB12>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_110_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_104_BRB10>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_127_BRB20>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB4>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB13>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB1>.
	Found 10-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB1>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_100_BRB9>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_105_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_107_BRB17>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_109_BRB9>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_114_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_118_BRB20>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_112_BRB14>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_135_BRB14>.
	Found 10-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_144_BRB15>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB0>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB13>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB14>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB0>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB11>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB1>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB3>.
	Found 10-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB8>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_108_BRB13>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_113_BRB20>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_115_BRB21>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_117_BRB13>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_122_BRB19>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_126_BRB14>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_120_BRB15>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_136_BRB17>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB16>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_143_BRB19>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB1>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB13>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB14>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB1>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB13>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB8>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB9>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_116_BRB14>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_121_BRB22>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_123_BRB23>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_125_BRB14>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB20>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_130_BRB23>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_134_BRB19>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB17>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_128_BRB20>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB8>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB16>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB8>.
	Found 11-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB8>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB16>.
	Found 13-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_124_BRB19>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB25>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_129_BRB27>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_131_BRB19>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB16>.
	Found 12-bit shift register for signal <hdmi2ethsoc_arp_tx_liteetharppacketizer_header_reg_133_BRB19>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi2ethsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi2ethsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14086
 Flip-Flops                                            : 14086
# Shift Registers                                      : 460
 10-bit shift register                                 : 25
 11-bit shift register                                 : 34
 12-bit shift register                                 : 69
 13-bit shift register                                 : 11
 2-bit shift register                                  : 102
 3-bit shift register                                  : 36
 4-bit shift register                                  : 112
 5-bit shift register                                  : 25
 6-bit shift register                                  : 11
 7-bit shift register                                  : 14
 8-bit shift register                                  : 9
 9-bit shift register                                  : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_hdmi2eth-hdmi2ethsoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22113
#      GND                         : 1
#      INV                         : 370
#      LUT1                        : 925
#      LUT2                        : 1799
#      LUT3                        : 2479
#      LUT4                        : 1968
#      LUT5                        : 2403
#      LUT6                        : 6483
#      MULT_AND                    : 42
#      MUXCY                       : 2752
#      MUXF7                       : 208
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 2666
# FlipFlops/Latches                : 14683
#      FD                          : 2158
#      FDC                         : 1275
#      FDCE                        : 916
#      FDE                         : 782
#      FDP                         : 18
#      FDPE                        : 53
#      FDR                         : 2379
#      FDRE                        : 6819
#      FDS                         : 48
#      FDSE                        : 228
#      ODDR2                       : 7
# RAMS                             : 1201
#      RAM128X1D                   : 128
#      RAM16X1D                    : 842
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 67
#      RAMB8BWER                   : 28
# Shift Registers                  : 460
#      SRLC16E                     : 460
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 89
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 19
#      OBUF                        : 38
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 20
#      DSP48A1                     : 20
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           14683  out of  54576    26%  
 Number of Slice LUTs:                19355  out of  27288    70%  
    Number used as Logic:             16427  out of  27288    60%  
    Number used as Memory:             2928  out of   6408    45%  
       Number used as RAM:             2468
       Number used as SRL:              460

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25548
   Number with an unused Flip Flop:   10865  out of  25548    42%  
   Number with an unused LUT:          6193  out of  25548    24%  
   Number of fully used LUT-FF pairs:  8490  out of  25548    33%  
   Number of unique control sets:       528

IO Utilization: 
 Number of IOs:                         118
 Number of bonded IOBs:                 107  out of    218    49%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               81  out of    116    69%  
    Number using Block RAM only:         81
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                     20  out of     58    34%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)  | Load  |
-------------------------------------------------+------------------------+-------+
hdmi2ethsoc_eth_clocks_rx                        | IBUF                   | 77    |
clk100                                           | PLL_ADV:CLKOUT5        | 13057 |
hdmi2ethsoc_eth_clocks_tx                        | IBUF                   | 96    |
clk100                                           | PLL_ADV:CLKOUT2        | 75    |
hdmi2ethsoc_record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
hdmi2ethsoc_record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 934   |
hdmi2ethsoc_record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
hdmi2ethsoc_record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 934   |
hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 904   |
hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                       | BUFG                   | 2     |
clk100                                           | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.886ns (Maximum Frequency: 84.132MHz)
   Minimum input arrival time before clock: 4.157ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2ethsoc_eth_clocks_rx'
  Clock period: 6.559ns (frequency: 152.468MHz)
  Total number of paths / destination ports: 1329 / 232
-------------------------------------------------------------------------
Delay:               6.559ns (Levels of Logic = 5)
  Source:            hdmi2ethsoc_mac_rx_cdc_graycounter0_q_2 (FF)
  Destination:       hdmi2ethsoc_liteethphymiirx_pack_source_eop (FF)
  Source Clock:      hdmi2ethsoc_eth_clocks_rx rising
  Destination Clock: hdmi2ethsoc_eth_clocks_rx rising

  Data Path: hdmi2ethsoc_mac_rx_cdc_graycounter0_q_2 to hdmi2ethsoc_liteethphymiirx_pack_source_eop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.864  hdmi2ethsoc_mac_rx_cdc_graycounter0_q_2 (hdmi2ethsoc_mac_rx_cdc_graycounter0_q_2)
     LUT4:I0->O            1   0.203   0.580  hdmi2ethsoc_mac_crc32_checker_fifo_out3_SW0 (N3859)
     LUT5:I4->O            5   0.205   0.943  hdmi2ethsoc_mac_crc32_checker_fifo_out3 (hdmi2ethsoc_mac_crc32_checker_fifo_out3)
     LUT6:I3->O            7   0.205   0.774  hdmi2ethsoc_mac_crc32_checker_fifo_full_hdmi2ethsoc_mac_crc32_checker_fifo_out_OR_916_o1 (hdmi2ethsoc_mac_crc32_checker_fifo_full_hdmi2ethsoc_mac_crc32_checker_fifo_out_OR_916_o)
     LUT4:I3->O            6   0.205   0.992  Mmux_hdmi2ethsoc_mac_rx_gap_checker_sink_ack11 (hdmi2ethsoc_mac_rx_gap_checker_sink_ack)
     LUT4:I0->O            2   0.203   0.616  _n32198_inv11 (_n32198_inv1)
     FDRE:CE                   0.322          hdmi2ethsoc_liteethphymiirx_pack_source_eop
    ----------------------------------------
    Total                      6.559ns (1.790ns logic, 4.769ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2ethsoc_eth_clocks_tx'
  Clock period: 9.102ns (frequency: 109.861MHz)
  Total number of paths / destination ports: 8056 / 223
-------------------------------------------------------------------------
Delay:               9.102ns (Levels of Logic = 7)
  Source:            hdmi2ethsoc_mac_tx_cdc_graycounter1_q_2 (FF)
  Destination:       memdat_1_0 (FF)
  Source Clock:      hdmi2ethsoc_eth_clocks_tx rising
  Destination Clock: hdmi2ethsoc_eth_clocks_tx rising

  Data Path: hdmi2ethsoc_mac_tx_cdc_graycounter1_q_2 to memdat_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.864  hdmi2ethsoc_mac_tx_cdc_graycounter1_q_2 (hdmi2ethsoc_mac_tx_cdc_graycounter1_q_2)
     LUT4:I0->O            2   0.203   0.617  hdmi2ethsoc_mac_tx_cdc_asyncfifo_readable_SW0 (N2932)
     LUT5:I4->O           32   0.205   1.292  hdmi2ethsoc_mac_tx_cdc_asyncfifo_readable (hdmi2ethsoc_mac_tx_cdc_asyncfifo_readable)
     LUT5:I4->O            1   0.205   0.684  hdmi2ethsoc_mac_preamble_inserter_sink_ack1 (hdmi2ethsoc_mac_preamble_inserter_sink_ack1)
     LUT5:I3->O           24   0.203   1.173  hdmi2ethsoc_mac_preamble_inserter_sink_ack2 (hdmi2ethsoc_mac_preamble_inserter_sink_ack)
     LUT6:I5->O            8   0.205   1.031  hdmi2ethsoc_mac_crc32_inserter_sink_ack1 (hdmi2ethsoc_mac_crc32_inserter_sink_ack)
     LUT6:I3->O           11   0.205   0.882  Mcount_hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary_xor<2>11 (Mcount_hdmi2ethsoc_mac_tx_cdc_graycounter1_q_binary2)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_117 (_n22393<0>)
     FD:D                      0.102          memdat_1_0
    ----------------------------------------
    Total                      9.102ns (1.980ns logic, 7.122ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 11.886ns (frequency: 84.132MHz)
  Total number of paths / destination ports: 8248609 / 41670
-------------------------------------------------------------------------
Delay:               15.848ns (Levels of Logic = 16)
  Source:            hdmi2ethsoc_etherbone_packet_depacketizer_header_16_1 (FF)
  Destination:       memdat_2_0 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.8X

  Data Path: hdmi2ethsoc_etherbone_packet_depacketizer_header_16_1 to memdat_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.827  hdmi2ethsoc_etherbone_packet_depacketizer_header_16_1 (hdmi2ethsoc_etherbone_packet_depacketizer_header_16_1)
     LUT4:I0->O           12   0.203   1.013  Mmux_hdmi2ethsoc_etherbone_sel111 (hdmi2ethsoc_etherbone_sel1)
     LUT5:I3->O           16   0.203   1.005  Mmux_GND_1_o_hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_header[31]_mux_2051_OUT5511 (hdmi2ethsoc_etherbone_packet_sink_stb)
     LUT5:I4->O            9   0.205   0.830  Mmux_hdmi2ethsoc_etherbone_packet_source_stb11 (hdmi2ethsoc_etherbone_packet_source_stb)
     LUT6:I5->O            1   0.205   0.580  hdmi2ethsoc_tx_liteethudppacketizer_source_stb1_1 (hdmi2ethsoc_tx_liteethudppacketizer_source_stb1)
     LUT5:I4->O            2   0.205   0.617  Mmux_hdmi2ethsoc_mac_crossbar_source_sop12_SW0 (N16711)
     LUT6:I5->O            1   0.205   0.580  Mmux_hdmi2ethsoc_mac_crossbar_source_sop12_1 (Mmux_hdmi2ethsoc_mac_crossbar_source_sop12)
     LUT5:I4->O            1   0.205   0.684  hdmi2ethsoc_mac_liteethmacpacketizer_sink_ack1_1 (hdmi2ethsoc_mac_liteethmacpacketizer_sink_ack1)
     LUT5:I3->O            1   0.203   0.000  hdmi2ethsoc_ip_tx_sink_ack11_G (N16756)
     MUXF7:I1->O           6   0.140   0.745  hdmi2ethsoc_ip_tx_sink_ack11 (hdmi2ethsoc_ip_tx_sink_ack1)
     LUT6:I5->O            7   0.205   0.774  hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_sink_ack1 (hdmi2ethsoc_etherbone_packet_liteethetherbonepacketpacketizer_sink_ack)
     LUT6:I5->O            4   0.205   0.684  Mmux_hdmi2ethsoc_etherbone_packet_source_source_ack12 (hdmi2ethsoc_etherbone_packet_source_source_ack)
     LUT6:I5->O            9   0.205   0.830  Mmux_hdmi2ethsoc_etherbone_packet_depacketizer_sink_ack11 (hdmi2ethsoc_etherbone_packet_depacketizer_sink_ack)
     LUT6:I5->O            5   0.205   0.715  Mmux_hdmi2ethsoc_ip_depacketizer_source_ack11 (hdmi2ethsoc_ip_depacketizer_source_ack)
     LUT6:I5->O            7   0.205   0.774  hdmi2ethsoc_mac_crossbar_sink_ack1 (hdmi2ethsoc_mac_crossbar_sink_ack)
     LUT6:I5->O           10   0.205   0.856  Mcount_hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary_xor<2>11 (Mcount_hdmi2ethsoc_mac_rx_cdc_graycounter1_q_binary2)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_121 (_n22394<0>)
     FD:D                      0.102          memdat_2_0
    ----------------------------------------
    Total                     15.848ns (3.758ns logic, 12.090ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.137ns (frequency: 122.895MHz)
  Total number of paths / destination ports: 23917 / 1312
-------------------------------------------------------------------------
Delay:               8.137ns (Levels of Logic = 8)
  Source:            hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m_3 (FF)
  Destination:       hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m_3 to hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m_3 (hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_n1q_m_3)
     LUT4:I1->O            3   0.205   0.898  GND_1_o_GND_1_o_or_6198_OUT<0>2 (GND_1_o_GND_1_o_or_6198_OUT<0>2)
     LUT4:I0->O           18   0.203   1.050  GND_1_o_GND_1_o_or_6198_OUT<0>3 (GND_1_o_GND_1_o_or_6198_OUT<0>)
     LUT6:I5->O            3   0.205   1.015  Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_lut<1> (Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_lut<1>)
     LUT6:I0->O            3   0.203   0.651  Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_cy<2>11 (Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_cy<2>1)
     LUT3:I2->O            1   0.205   0.827  Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_cy<2>12 (Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_B_rs_xor<5>11 (Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_6221_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_xor<5> (Result<5>28)
     FDR:D                     0.102          hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.137ns (2.114ns logic, 6.023ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2ethsoc_record0_hdmi_in_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12920 / 2717
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2ethsoc_hdmi_in0_datacapture2_lateness_4 (FF)
  Destination:       hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0 (FF)
  Source Clock:      hdmi2ethsoc_record0_hdmi_in_clk_p rising 2.0X
  Destination Clock: hdmi2ethsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi2ethsoc_hdmi_in0_datacapture2_lateness_4 to hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2ethsoc_hdmi_in0_datacapture2_lateness_4 (hdmi2ethsoc_hdmi_in0_datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2ethsoc_hdmi_in0_datacapture2_too_late<7>_SW0 (N2866)
     LUT6:I5->O            2   0.205   0.721  hdmi2ethsoc_hdmi_in0_datacapture2_too_late<7> (hdmi2ethsoc_hdmi_in0_datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n32135_inv_SW0 (N3574)
     LUT6:I5->O            8   0.205   0.802  _n32135_inv (_n32135_inv)
     FDRE:CE                   0.322          hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2ethsoc_record1_hdmi_in_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12946 / 2717
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2ethsoc_hdmi_in1_datacapture2_lateness_4 (FF)
  Destination:       hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0 (FF)
  Source Clock:      hdmi2ethsoc_record1_hdmi_in_clk_p rising 2.0X
  Destination Clock: hdmi2ethsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi2ethsoc_hdmi_in1_datacapture2_lateness_4 to hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2ethsoc_hdmi_in1_datacapture2_lateness_4 (hdmi2ethsoc_hdmi_in1_datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2ethsoc_hdmi_in1_datacapture2_too_late<7>_SW0 (N2872)
     LUT6:I5->O            2   0.205   0.721  hdmi2ethsoc_hdmi_in1_datacapture2_too_late<7> (hdmi2ethsoc_hdmi_in1_datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n32159_inv_SW0 (N3580)
     LUT6:I5->O            8   0.205   0.802  _n32159_inv (_n32159_inv)
     FDRE:CE                   0.322          hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2ethsoc_eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 2)
  Source:            hdmi2ethsoc_eth_dv (PAD)
  Destination:       hdmi2ethsoc_liteethphymiirx_sop_set (FF)
  Destination Clock: hdmi2ethsoc_eth_clocks_rx rising

  Data Path: hdmi2ethsoc_eth_dv to hdmi2ethsoc_liteethphymiirx_sop_set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  hdmi2ethsoc_eth_dv_IBUF (hdmi2ethsoc_eth_dv_IBUF)
     INV:I->O              1   0.206   0.579  hdmi2ethsoc_liteethphymiirx_sink_sink_eop1_INV_0 (hdmi2ethsoc_liteethphymiirx_sink_sink_eop)
     FDR:D                     0.102          hdmi2ethsoc_liteethphymiirx_sop_set
    ----------------------------------------
    Total                      2.823ns (1.530ns logic, 1.293ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 334 / 334
-------------------------------------------------------------------------
Offset:              4.157ns (Levels of Logic = 5)
  Source:            hdmi2ethsoc_record2_hdmi_out_sda (PAD)
  Destination:       hdmi2ethsoc_interface8_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: hdmi2ethsoc_record2_hdmi_out_sda to hdmi2ethsoc_interface8_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.827  hdmi2ethsoc_record2_hdmi_out_sda_IOBUF (N3846)
     LUT6:I2->O            1   0.203   0.000  Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT13_F (N4291)
     MUXF7:I0->O           1   0.131   0.684  Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT13 (Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT12)
     LUT6:I4->O            1   0.203   0.580  Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT119 (Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT118)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT120 (GND_1_o_hdmi2ethsoc_interface8_adr[5]_mux_7947_OUT<0>)
     FDR:D                     0.102          hdmi2ethsoc_interface8_dat_r_0
    ----------------------------------------
    Total                      4.157ns (2.066ns logic, 2.091ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2ethsoc_record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_20:VALID (PAD)
  Destination:       hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0 (FF)
  Destination Clock: hdmi2ethsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_20:VALID to hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_20 (hdmi2ethsoc_hdmi_in0_datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n32135_inv (_n32135_inv)
     FDRE:CE                   0.322          hdmi2ethsoc_hdmi_in0_datacapture2_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2ethsoc_record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_26:VALID (PAD)
  Destination:       hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0 (FF)
  Destination Clock: hdmi2ethsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_26:VALID to hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_26 (hdmi2ethsoc_hdmi_in1_datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n32159_inv (_n32159_inv)
     FDRE:CE                   0.322          hdmi2ethsoc_hdmi_in1_datacapture2_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (hdmi2ethsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_hdmi2ethsoc_crg_dcm_base50_locked_OR_2325_o1 (sys_rst_hdmi2ethsoc_crg_dcm_base50_locked_OR_2325_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 227 / 188
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            hdmi2ethsoc_crg_counter_1 (FF)
  Destination:       hdmi2ethsoc_eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: hdmi2ethsoc_crg_counter_1 to hdmi2ethsoc_eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  hdmi2ethsoc_crg_counter_1 (hdmi2ethsoc_crg_counter_1)
     LUT5:I0->O            2   0.203   0.617  hdmi2ethsoc_crg_reset0_SW0 (N3630)
     LUT6:I5->O            1   0.205   0.579  hdmi2ethsoc_eth_rst_n1 (hdmi2ethsoc_eth_rst_n_OBUF)
     OBUF:I->O                 2.571          hdmi2ethsoc_eth_rst_n_OBUF (hdmi2ethsoc_eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2ethsoc_eth_clocks_tx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            hdmi2ethsoc_eth_tx_data_3 (FF)
  Destination:       hdmi2ethsoc_eth_tx_data<3> (PAD)
  Source Clock:      hdmi2ethsoc_eth_clocks_tx rising

  Data Path: hdmi2ethsoc_eth_tx_data_3 to hdmi2ethsoc_eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  hdmi2ethsoc_eth_tx_data_3 (hdmi2ethsoc_eth_tx_data_3)
     OBUF:I->O                 2.571          hdmi2ethsoc_eth_tx_data_3_OBUF (hdmi2ethsoc_eth_tx_data<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2ethsoc_record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl14_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi2ethsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl14_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl14_regs1 (xilinxmultiregimpl14_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi2ethsoc_hdmi_in0_datacapture0_delay_ce1 (hdmi2ethsoc_hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2ethsoc_record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl64_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi2ethsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl64_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl64_regs1 (xilinxmultiregimpl64_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi2ethsoc_hdmi_in1_datacapture0_delay_ce1 (hdmi2ethsoc_hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       hdmi2ethsoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to hdmi2ethsoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2ethsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (hdmi2ethsoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    5.278|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk100                                           |   15.848|         |    1.919|         |
hdmi2ethsoc_eth_clocks_rx                        |    1.671|         |         |         |
hdmi2ethsoc_eth_clocks_tx                        |    8.217|         |         |         |
hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
hdmi2ethsoc_record0_hdmi_in_clk_p                |    2.418|         |         |         |
hdmi2ethsoc_record1_hdmi_in_clk_p                |    2.418|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2ethsoc_eth_clocks_rx
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk100                   |   14.962|         |         |         |
hdmi2ethsoc_eth_clocks_rx|    6.559|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2ethsoc_eth_clocks_tx
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk100                   |    3.580|         |         |         |
hdmi2ethsoc_eth_clocks_tx|    9.102|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk100                                           |    1.232|         |         |         |
hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered|    8.137|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2ethsoc_record0_hdmi_in_clk_p
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk100                           |    1.232|         |         |         |
hdmi2ethsoc_record0_hdmi_in_clk_p|    6.360|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2ethsoc_record1_hdmi_in_clk_p
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk100                           |    1.232|         |         |         |
hdmi2ethsoc_record1_hdmi_in_clk_p|    6.360|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 313.00 secs
Total CPU time to Xst completion: 311.77 secs
 
--> 


Total memory usage is 951448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1941 (   0 filtered)
Number of infos    :  370 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf atlys_hdmi2eth-hdmi2ethsoc-atlys.ngc
atlys_hdmi2eth-hdmi2ethsoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_hdmi2eth-hdmi2ethsoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks1" = FROM "GRPeth_clocks_rx" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(134)]
   <TIMESPEC "TSise_sucks2" = FROM "GRPsys_clk" TO "GRPeth_clocks_rx" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(135)]
   <TIMESPEC "TSise_sucks3" = FROM "GRPeth_tx_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(136)]
   <TIMESPEC "TSise_sucks4" = FROM "GRPsys_clk" TO "GRPeth_tx_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(137)]
   <TIMESPEC "TSise_sucks5" = FROM "GRPeth_rx_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(138)]
   <TIMESPEC "TSise_sucks6" = FROM "GRPsys_clk" TO "GRPeth_rx_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(139)]
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(151)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(152)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(153)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(154)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered =
   PERIOD "hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_hdmi2ethsoc_crg_clk100b = PERIOD
   "hdmi2ethsoc_crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2ethsoc_hdmi_in0_pll_clk1 = PERIOD
   "hdmi2ethsoc_hdmi_in0_pll_clk1" TShdmi2ethsoc_record0_hdmi_in_clk_p / 2 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2ethsoc_hdmi_in0_pll_clk0 = PERIOD
   "hdmi2ethsoc_hdmi_in0_pll_clk0" TShdmi2ethsoc_record0_hdmi_in_clk_p / 10 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2ethsoc_hdmi_in0_pll_clk2 = PERIOD
   "hdmi2ethsoc_hdmi_in0_pll_clk2" TShdmi2ethsoc_record0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2ethsoc_hdmi_in1_pll_clk1 = PERIOD
   "hdmi2ethsoc_hdmi_in1_pll_clk1" TShdmi2ethsoc_record1_hdmi_in_clk_p / 2 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2ethsoc_hdmi_in1_pll_clk0 = PERIOD
   "hdmi2ethsoc_hdmi_in1_pll_clk0" TShdmi2ethsoc_record1_hdmi_in_clk_p / 10 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2ethsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2ethsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2ethsoc_hdmi_in1_pll_clk2 = PERIOD
   "hdmi2ethsoc_hdmi_in1_pll_clk2" TShdmi2ethsoc_record1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk1"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk0"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk2"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2ethsoc_crg_clk100b', used in period
   specification 'TS_hdmi2ethsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_hdmi2ethsoc_crg_pll_3_ = PERIOD
   "hdmi2ethsoc_crg_pll_3_" TS_hdmi2ethsoc_crg_clk100b / 1.5 PHASE 4.62962963 ns
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2ethsoc_crg_clk100b', used in period
   specification 'TS_hdmi2ethsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_hdmi2ethsoc_crg_pll_5_ = PERIOD
   "hdmi2ethsoc_crg_pll_5_" TS_hdmi2ethsoc_crg_clk100b / 0.75 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2ethsoc_crg_clk100b', used in period
   specification 'TS_hdmi2ethsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2ethsoc_crg_pll_0_ = PERIOD
   "hdmi2ethsoc_crg_pll_0_" TS_hdmi2ethsoc_crg_clk100b / 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2ethsoc_crg_clk100b', used in period
   specification 'TS_hdmi2ethsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2ethsoc_crg_pll_2_ = PERIOD
   "hdmi2ethsoc_crg_pll_2_" TS_hdmi2ethsoc_crg_clk100b / 1.5 PHASE 5 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 =
   PERIOD "hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk1_0"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk0_0"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_pll_clk2_0"
   TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi2ethsoc_record0_hdmi_in_clk_p" = PERIOD
   "GRPhdmi2ethsoc_record0_hdmi_in_clk_p" 12 ns HIGH 50%;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(161)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi2ethsoc_record1_hdmi_in_clk_p" = PERIOD
   "GRPhdmi2ethsoc_record1_hdmi_in_clk_p" 12 ns HIGH 50%;>
   [atlys_hdmi2eth-hdmi2ethsoc-atlys.ucf(164)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi2ethsoc_hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "atlys_hdmi2eth-hdmi2ethsoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "atlys_hdmi2eth-hdmi2ethsoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file atlys_hdmi2eth-hdmi2ethsoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:53fd1557) REAL time: 1 mins 8 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es0_out[4]_mux_6411_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_6413_OUT51.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_6413_OUT11.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_6413_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es1_out[4]_mux_6412_OUT11.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es1_out[4]_mux_6412_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es1_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es1_out[4]_mux_6412_OUT51.A4; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out0_hdmi_phy_es0_out[9]_hdmi2ethsoc_hdmi_out0_hdmi_phy
   _es0_out[4]_mux_6411_OUT11.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es0_out[4]_mux_6732_OUT11.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es0_out[4]_mux_6732_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es0_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es0_out[4]_mux_6732_OUT51.A4; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6734_OUT11.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6734_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es1_out[4]_mux_6733_OUT11.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es1_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es1_out[4]_mux_6733_OUT31.A3; >
   < PIN:
   Mmux_hdmi2ethsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2ethsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6734_OUT51.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:53fd1557) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5bfdbc17) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:958a4004) REAL time: 1 mins 53 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:958a4004) REAL time: 1 mins 53 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:958a4004) REAL time: 1 mins 53 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:958a4004) REAL time: 1 mins 53 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:958a4004) REAL time: 1 mins 54 secs 

Phase 9.8  Global Placement
......................
................................................................................
..................................................................................................
........................................................................................................................
................................................
Phase 9.8  Global Placement (Checksum:30f48d4f) REAL time: 6 mins 33 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:30f48d4f) REAL time: 6 mins 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:88e27d77) REAL time: 7 mins 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:88e27d77) REAL time: 7 mins 38 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d68e9566) REAL time: 7 mins 39 secs 

Total REAL time to Placer completion: 7 mins 41 secs 
Total CPU  time to Placer completion: 7 mins 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                14,676 out of  54,576   26%
    Number used as Flip Flops:              14,672
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     16,529 out of  27,288   60%
    Number used as logic:                   13,995 out of  27,288   51%
      Number using O6 output only:          10,218
      Number using O5 output only:             892
      Number using O5 and O6:                2,885
      Number used as ROM:                        0
    Number used as Memory:                   1,865 out of   6,408   29%
      Number used as Dual Port RAM:          1,590
        Number using O6 output only:           674
        Number using O5 output only:            38
        Number using O5 and O6:                878
      Number used as Single Port RAM:            0
      Number used as Shift Register:           275
        Number using O6 output only:            90
        Number using O5 output only:             0
        Number using O5 and O6:                185
    Number used exclusively as route-thrus:    669
      Number with same-slice register load:    606
      Number with same-slice carry load:        63
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,967 out of   6,822   87%
  Number of MUXCYs used:                     3,216 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       19,693
    Number with an unused Flip Flop:         6,823 out of  19,693   34%
    Number with an unused LUT:               3,164 out of  19,693   16%
    Number of fully used LUT-FF pairs:       9,706 out of  19,693   49%
    Number of unique control sets:             563
    Number of slice register sites lost
      to control set restrictions:           1,608 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       118 out of     218   54%
    Number of LOCed IOBs:                      118 out of     118  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        67 out of     116   57%
  Number of RAMB8BWERs:                         28 out of     232   12%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  1274 MB
Total REAL time to MAP completion:  7 mins 59 secs 
Total CPU time to MAP completion:   7 mins 58 secs 

Mapping completed.
See MAP report file "atlys_hdmi2eth-hdmi2ethsoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_hdmi2eth-hdmi2ethsoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,676 out of  54,576   26%
    Number used as Flip Flops:              14,672
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     16,529 out of  27,288   60%
    Number used as logic:                   13,995 out of  27,288   51%
      Number using O6 output only:          10,218
      Number using O5 output only:             892
      Number using O5 and O6:                2,885
      Number used as ROM:                        0
    Number used as Memory:                   1,865 out of   6,408   29%
      Number used as Dual Port RAM:          1,590
        Number using O6 output only:           674
        Number using O5 output only:            38
        Number using O5 and O6:                878
      Number used as Single Port RAM:            0
      Number used as Shift Register:           275
        Number using O6 output only:            90
        Number using O5 output only:             0
        Number using O5 and O6:                185
    Number used exclusively as route-thrus:    669
      Number with same-slice register load:    606
      Number with same-slice carry load:        63
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,967 out of   6,822   87%
  Number of MUXCYs used:                     3,216 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       19,693
    Number with an unused Flip Flop:         6,823 out of  19,693   34%
    Number with an unused LUT:               3,164 out of  19,693   16%
    Number of fully used LUT-FF pairs:       9,706 out of  19,693   49%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       118 out of     218   54%
    Number of LOCed IOBs:                      118 out of     118  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        67 out of     116   57%
  Number of RAMB8BWERs:                         28 out of     232   12%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 34 secs 

WARNING:Par:288 - The signal hdmi2ethsoc_eth_mdio_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_mdc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_rx_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_rx_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_rx_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_rx_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2ethsoc_eth_clocks_gtx_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 110759 unrouted;      REAL time: 36 secs 

Phase  2  : 94506 unrouted;      REAL time: 42 secs 

Phase  3  : 45328 unrouted;      REAL time: 1 mins 30 secs 

Phase  4  : 45410 unrouted; (Setup:0, Hold:8289, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Updating file: atlys_hdmi2eth-hdmi2ethsoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9858, Component Switching Limit:0)     REAL time: 3 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9858, Component Switching Limit:0)     REAL time: 3 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9858, Component Switching Limit:0)     REAL time: 3 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9858, Component Switching Limit:0)     REAL time: 3 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 52 secs 
Total REAL time to Router completion: 3 mins 52 secs 
Total CPU time to Router completion: 4 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  269 |  0.062     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 3958 |  0.171     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  277 |  0.061     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  130 |  0.555     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   10 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  129 |  0.573     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   25 |  0.500     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   65 |  0.175     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   73 |  0.235     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.238     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2ethsoc_crg_clk_ |              |      |      |            |             |
|  sdram_half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_rx_clk |         Local|      |   27 |  2.783     |  4.466      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_tx_clk |         Local|      |   40 |  1.666     |  3.704      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi2ethsoc_cnt<0> |         Local|      |    6 |  0.000     |  2.277      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.029     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 18

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in1_pll_clk1 = PERIOD | SETUP       |     0.010ns|     5.990ns|       0|           0
   TIMEGRP         "hdmi2ethsoc_hdmi_in1_pl | HOLD        |     0.412ns|            |       0|           0
  l_clk1" TShdmi2ethsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p /         2 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in0_pll_clk1 = PERIOD | SETUP       |     0.038ns|     5.962ns|       0|           0
   TIMEGRP         "hdmi2ethsoc_hdmi_in0_pl | HOLD        |     0.438ns|            |       0|           0
  l_clk1" TShdmi2ethsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p /         2 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_crg_pll_5_ = PERIOD TIMEGR | SETUP       |     0.054ns|    13.279ns|       0|           0
  P "hdmi2ethsoc_crg_pll_5_"         TS_hdm | HOLD        |     0.079ns|            |       0|           0
  i2ethsoc_crg_clk100b / 0.75 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  _unbuffered_0 = PERIOD TIMEGRP         "h |             |            |            |        |            
  dmi2ethsoc_hdmi_out0_clocking_clk_pix_unb |             |            |            |        |            
  uffered_0" TS_base50_clk         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_crg_pll_2_ = PERIOD TIMEGR | SETUP       |     0.086ns|     6.551ns|       0|           0
  P "hdmi2ethsoc_crg_pll_2_"         TS_hdm | HOLD        |     0.444ns|            |       0|           0
  i2ethsoc_crg_clk100b / 1.5 PHASE 5 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2ethsoc_record0_hdmi_in_clk_p = PER | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  IOD TIMEGRP         "GRPhdmi2ethsoc_recor |             |            |            |        |            
  d0_hdmi_in_clk_p" 12 ns HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2ethsoc_record1_hdmi_in_clk_p = PER | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  IOD TIMEGRP         "GRPhdmi2ethsoc_recor |             |            |            |        |            
  d1_hdmi_in_clk_p" 12 ns HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in0_pll_clk2 = PERIOD | SETUP       |     0.476ns|    11.048ns|       0|           0
   TIMEGRP         "hdmi2ethsoc_hdmi_in0_pl | HOLD        |     0.098ns|            |       0|           0
  l_clk2" TShdmi2ethsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p         HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | SETUP       |     0.762ns|     4.238ns|       0|           0
  1_0 = PERIOD TIMEGRP         "hdmi2ethsoc | HOLD        |     1.118ns|            |       0|           0
  _hdmi_out0_clocking_pll_clk1_0"         T |             |            |            |        |            
  S_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 / 2 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_clk_pix | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  _unbuffered = PERIOD TIMEGRP         "hdm |             |            |            |        |            
  i2ethsoc_hdmi_out0_clocking_clk_pix_unbuf |             |            |            |        |            
  fered" TSbase50_clk HIGH         50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | SETUP       |     1.108ns|     8.892ns|       0|           0
  2_0 = PERIOD TIMEGRP         "hdmi2ethsoc | HOLD        |     0.221ns|            |       0|           0
  _hdmi_out0_clocking_pll_clk2_0"         T |             |            |            |        |            
  S_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_crg_clk100b = PERIOD TIMEG | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  RP "hdmi2ethsoc_crg_clk100b" TSclk100     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in1_pll_clk2 = PERIOD | SETUP       |     3.345ns|     8.161ns|       0|           0
   TIMEGRP         "hdmi2ethsoc_hdmi_in1_pl | HOLD        |     0.190ns|            |       0|           0
  l_clk2" TShdmi2ethsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p         HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_crg_pll_3_ = PERIOD TIMEGR | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  P "hdmi2ethsoc_crg_pll_3_"         TS_hdm |             |            |            |        |            
  i2ethsoc_crg_clk100b / 1.5 PHASE 4.629629 |             |            |            |        |            
  63 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  1 = PERIOD TIMEGRP         "hdmi2ethsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk1"         TS_hd |             |            |            |        |            
  mi2ethsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered / 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  2 = PERIOD TIMEGRP         "hdmi2ethsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk2"         TS_hd |             |            |            |        |            
  mi2ethsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2ethsoc_eth_clocks_rx = PERIOD TIME | SETUP       |    29.092ns|    10.908ns|       0|           0
  GRP "GRPhdmi2ethsoc_eth_clocks_rx" 40     | HOLD        |     0.077ns|            |       0|           0
       ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|    12.757ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks6_path" TIG              | MAXDELAY    |         N/A|    12.405ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in1_pll_clk0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi2ethsoc_hdmi_in1_pl |             |            |            |        |            
  l_clk0" TShdmi2ethsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p /         10 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks5_path" TIG              | SETUP       |         N/A|     2.598ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|    13.086ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | N/A         |         N/A|         N/A|     N/A|         N/A
  0 = PERIOD TIMEGRP         "hdmi2ethsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk0"         TS_hd |             |            |            |        |            
  mi2ethsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered / 10 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_in0_pll_clk0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi2ethsoc_hdmi_in0_pl |             |            |            |        |            
  l_clk0" TShdmi2ethsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p /         10 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -4.174ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks4_path" TIG              | SETUP       |         N/A|     6.714ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_crg_pll_0_ = PERIOD TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "hdmi2ethsoc_crg_pll_0_"         TS_hdm |             |            |            |        |            
  i2ethsoc_crg_clk100b / 3 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks3_path" TIG              | MAXDELAY    |         N/A|    11.380ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks2_path" TIG              | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks1_path" TIG              | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  TS_hdmi2ethsoc_hdmi_out0_clocking_pll_clk | N/A         |         N/A|         N/A|     N/A|         N/A
  0_0 = PERIOD TIMEGRP         "hdmi2ethsoc |             |            |            |        |            
  _hdmi_out0_clocking_pll_clk0_0"         T |             |            |            |        |            
  S_hdmi2ethsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 / 10 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -4.300ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi2ethsoc_hdmi_out0_clock|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| ing_clk_pix_unbuffered        |             |             |             |             |             |             |             |
|  TS_hdmi2ethsoc_hdmi_out0_cloc|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  king_pll_clk1                |             |             |             |             |             |             |             |
|  TS_hdmi2ethsoc_hdmi_out0_cloc|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  king_pll_clk0                |             |             |             |             |             |             |             |
|  TS_hdmi2ethsoc_hdmi_out0_cloc|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  king_pll_clk2                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.959ns|            0|            0|            0|      8826895|
| TS_hdmi2ethsoc_crg_clk100b    |     10.000ns|      3.334ns|      9.959ns|            0|            0|            0|      8803026|
|  TS_hdmi2ethsoc_crg_pll_3_    |      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2ethsoc_crg_pll_5_    |     13.333ns|     13.279ns|          N/A|            0|            0|      8802755|            0|
|  TS_hdmi2ethsoc_crg_pll_0_    |      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2ethsoc_crg_pll_2_    |      6.667ns|      6.551ns|          N/A|            0|            0|          271|            0|
| TS_base50_clk                 |     10.000ns|      5.340ns|      8.892ns|            0|            0|            0|        23869|
|  TS_hdmi2ethsoc_hdmi_out0_cloc|     10.000ns|      3.334ns|      8.892ns|            0|            0|            0|        23869|
|  king_clk_pix_unbuffered_0    |             |             |             |             |             |             |             |
|   TS_hdmi2ethsoc_hdmi_out0_clo|      5.000ns|      4.238ns|          N/A|            0|            0|           30|            0|
|   cking_pll_clk1_0            |             |             |             |             |             |             |             |
|   TS_hdmi2ethsoc_hdmi_out0_clo|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   cking_pll_clk0_0            |             |             |             |             |             |             |             |
|   TS_hdmi2ethsoc_hdmi_out0_clo|     10.000ns|      8.892ns|          N/A|            0|            0|        23839|            0|
|   cking_pll_clk2_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi2ethsoc_record0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi2ethsoc_record0_hdmi_in_c|     12.000ns|      5.000ns|     11.924ns|            0|            0|            0|        13333|
|lk_p                           |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in0_pll_cl|      6.000ns|      5.962ns|          N/A|            0|            0|         1689|            0|
| k1                            |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in0_pll_cl|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| k0                            |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in0_pll_cl|     12.000ns|     11.048ns|          N/A|            0|            0|        11644|            0|
| k2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi2ethsoc_record1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi2ethsoc_record1_hdmi_in_c|     12.000ns|      5.000ns|     11.980ns|            0|            0|            0|        13359|
|lk_p                           |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in1_pll_cl|      6.000ns|      5.990ns|          N/A|            0|            0|         1689|            0|
| k1                            |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in1_pll_cl|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| k0                            |             |             |             |             |             |             |             |
| TS_hdmi2ethsoc_hdmi_in1_pll_cl|     12.000ns|      8.161ns|          N/A|            0|            0|        11670|            0|
| k2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 
Total CPU time to PAR completion: 4 mins 12 secs 

Peak Memory Usage:  1135 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 15
Number of info messages: 1

Writing design to file atlys_hdmi2eth-hdmi2ethsoc-atlys.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_hdmi2eth-hdmi2ethsoc-atlys.pcf.

Tue Jan 26 12:01:13 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_hdmi2eth-hdmi2ethsoc-atlys.bit".
Saving bit stream in "atlys_hdmi2eth-hdmi2ethsoc-atlys.bin".
Bitstream generation is complete.
Firmware 38124 bytes (27412 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_hdmi2eth
Subtarget: HDMI2ETHSoC
CPU type:  lm32
===========================
