-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--C1_r_fifo_count[3] is fifo:fifo_rx|r_fifo_count[3] at FF_X105_Y52_N13
--register power-up is low

C1_r_fifo_count[3] = DFFEAS(C1L22, GLOBAL(A1L339),  ,  , C1L17,  ,  , !A1L384,  );


--C1_r_fifo_count[1] is fifo:fifo_rx|r_fifo_count[1] at FF_X105_Y52_N9
--register power-up is low

C1_r_fifo_count[1] = DFFEAS(C1L15, GLOBAL(A1L339),  ,  , C1L17,  ,  , !A1L384,  );


--C1_r_fifo_count[0] is fifo:fifo_rx|r_fifo_count[0] at FF_X105_Y52_N7
--register power-up is low

C1_r_fifo_count[0] = DFFEAS(C1L12, GLOBAL(A1L339),  ,  , C1L17,  ,  , !A1L384,  );


--C1_r_fifo_count[2] is fifo:fifo_rx|r_fifo_count[2] at FF_X105_Y52_N11
--register power-up is low

C1_r_fifo_count[2] = DFFEAS(C1L19, GLOBAL(A1L339),  ,  , C1L17,  ,  , !A1L384,  );


--C1_r_fifo_count[4] is fifo:fifo_rx|r_fifo_count[4] at FF_X105_Y52_N15
--register power-up is low

C1_r_fifo_count[4] = DFFEAS(C1L25, GLOBAL(A1L339),  ,  , C1L17,  ,  , !A1L384,  );


--G1_ram_block1a0 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0 at M9K_X104_Y51_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a0 = G1_ram_block1a0_PORT_B_data_out[0];

--G1_ram_block1a7 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a7 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a7 = G1_ram_block1a0_PORT_B_data_out[7];

--G1_ram_block1a6 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a6 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a6 = G1_ram_block1a0_PORT_B_data_out[6];

--G1_ram_block1a5 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a5 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a5 = G1_ram_block1a0_PORT_B_data_out[5];

--G1_ram_block1a4 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a4 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a4 = G1_ram_block1a0_PORT_B_data_out[4];

--G1_ram_block1a3 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a3 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a3 = G1_ram_block1a0_PORT_B_data_out[3];

--G1_ram_block1a2 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a2 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a2 = G1_ram_block1a0_PORT_B_data_out[2];

--G1_ram_block1a1 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a1 at M9K_X104_Y51_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L82, C1L85, C1L87, C1L88);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L76;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L339);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a1 = G1_ram_block1a0_PORT_B_data_out[1];


--C2_r_fifo_count[3] is fifo:fifo_tx|r_fifo_count[3] at FF_X108_Y55_N23
--register power-up is low

C2_r_fifo_count[3] = DFFEAS(C2L22, GLOBAL(A1L339),  ,  , C2L20,  ,  , !A1L384,  );


--C2_r_fifo_count[1] is fifo:fifo_tx|r_fifo_count[1] at FF_X108_Y55_N19
--register power-up is low

C2_r_fifo_count[1] = DFFEAS(C2L15, GLOBAL(A1L339),  ,  , C2L20,  ,  , !A1L384,  );


--C2_r_fifo_count[0] is fifo:fifo_tx|r_fifo_count[0] at FF_X108_Y55_N17
--register power-up is low

C2_r_fifo_count[0] = DFFEAS(C2L12, GLOBAL(A1L339),  ,  , C2L20,  ,  , !A1L384,  );


--C2_r_fifo_count[2] is fifo:fifo_tx|r_fifo_count[2] at FF_X108_Y55_N21
--register power-up is low

C2_r_fifo_count[2] = DFFEAS(C2L18, GLOBAL(A1L339),  ,  , C2L20,  ,  , !A1L384,  );


--C2_r_fifo_count[4] is fifo:fifo_tx|r_fifo_count[4] at FF_X108_Y55_N25
--register power-up is low

C2_r_fifo_count[4] = DFFEAS(C2L25, GLOBAL(A1L339),  ,  , C2L20,  ,  , !A1L384,  );


--G2_ram_block1a0 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0 at M9K_X104_Y55_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a0 = G2_ram_block1a0_PORT_B_data_out[0];

--G2_ram_block1a7 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a7 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a7 = G2_ram_block1a0_PORT_B_data_out[7];

--G2_ram_block1a6 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a6 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a6 = G2_ram_block1a0_PORT_B_data_out[6];

--G2_ram_block1a5 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a5 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a5 = G2_ram_block1a0_PORT_B_data_out[5];

--G2_ram_block1a4 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a4 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a4 = G2_ram_block1a0_PORT_B_data_out[4];

--G2_ram_block1a3 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a3 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a3 = G2_ram_block1a0_PORT_B_data_out[3];

--G2_ram_block1a2 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a2 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a2 = G2_ram_block1a0_PORT_B_data_out[2];

--G2_ram_block1a1 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a1 at M9K_X104_Y55_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L89, C2L92, C2L94, C2L95);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L82;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L339);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a1 = G2_ram_block1a0_PORT_B_data_out[1];


--delay_2[13] is delay_2[13] at FF_X109_Y55_N31
--register power-up is low

delay_2[13] = DFFEAS(A1L132, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[16] is delay_2[16] at FF_X109_Y54_N5
--register power-up is low

delay_2[16] = DFFEAS(A1L141, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[19] is delay_2[19] at FF_X109_Y54_N11
--register power-up is low

delay_2[19] = DFFEAS(A1L150, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[20] is delay_2[20] at FF_X109_Y54_N13
--register power-up is low

delay_2[20] = DFFEAS(A1L153, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[6] is delay_2[6] at FF_X109_Y55_N17
--register power-up is low

delay_2[6] = DFFEAS(A1L111, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[7] is delay_2[7] at FF_X109_Y55_N19
--register power-up is low

delay_2[7] = DFFEAS(A1L114, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[8] is delay_2[8] at FF_X109_Y55_N21
--register power-up is low

delay_2[8] = DFFEAS(A1L117, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[9] is delay_2[9] at FF_X109_Y55_N23
--register power-up is low

delay_2[9] = DFFEAS(A1L120, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[10] is delay_2[10] at FF_X109_Y55_N25
--register power-up is low

delay_2[10] = DFFEAS(A1L123, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[11] is delay_2[11] at FF_X109_Y55_N27
--register power-up is low

delay_2[11] = DFFEAS(A1L126, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[12] is delay_2[12] at FF_X109_Y55_N29
--register power-up is low

delay_2[12] = DFFEAS(A1L129, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[14] is delay_2[14] at FF_X109_Y54_N1
--register power-up is low

delay_2[14] = DFFEAS(A1L135, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[21] is delay_2[21] at FF_X109_Y54_N15
--register power-up is low

delay_2[21] = DFFEAS(A1L156, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[22] is delay_2[22] at FF_X109_Y54_N17
--register power-up is low

delay_2[22] = DFFEAS(A1L159, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[23] is delay_2[23] at FF_X109_Y54_N19
--register power-up is low

delay_2[23] = DFFEAS(A1L162, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[24] is delay_2[24] at FF_X109_Y54_N21
--register power-up is low

delay_2[24] = DFFEAS(A1L165, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[17] is delay_2[17] at FF_X109_Y54_N7
--register power-up is low

delay_2[17] = DFFEAS(A1L144, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[18] is delay_2[18] at FF_X109_Y54_N9
--register power-up is low

delay_2[18] = DFFEAS(A1L147, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[15] is delay_2[15] at FF_X109_Y54_N3
--register power-up is low

delay_2[15] = DFFEAS(A1L138, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[25] is delay_2[25] at FF_X109_Y54_N23
--register power-up is low

delay_2[25] = DFFEAS(A1L168, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[26] is delay_2[26] at FF_X109_Y54_N25
--register power-up is low

delay_2[26] = DFFEAS(A1L171, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_1[19] is delay_1[19] at FF_X105_Y53_N11
--register power-up is low

delay_1[19] = DFFEAS(A1L69, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[20] is delay_1[20] at FF_X105_Y53_N13
--register power-up is low

delay_1[20] = DFFEAS(A1L72, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[21] is delay_1[21] at FF_X105_Y53_N15
--register power-up is low

delay_1[21] = DFFEAS(A1L75, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[22] is delay_1[22] at FF_X105_Y53_N17
--register power-up is low

delay_1[22] = DFFEAS(A1L78, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[23] is delay_1[23] at FF_X105_Y53_N19
--register power-up is low

delay_1[23] = DFFEAS(A1L81, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[24] is delay_1[24] at FF_X105_Y53_N21
--register power-up is low

delay_1[24] = DFFEAS(A1L84, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[17] is delay_1[17] at FF_X105_Y53_N7
--register power-up is low

delay_1[17] = DFFEAS(A1L63, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[18] is delay_1[18] at FF_X105_Y53_N9
--register power-up is low

delay_1[18] = DFFEAS(A1L66, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[16] is delay_1[16] at FF_X105_Y53_N5
--register power-up is low

delay_1[16] = DFFEAS(A1L60, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[15] is delay_1[15] at FF_X105_Y53_N3
--register power-up is low

delay_1[15] = DFFEAS(A1L57, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[6] is delay_1[6] at FF_X105_Y54_N17
--register power-up is low

delay_1[6] = DFFEAS(A1L30, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[7] is delay_1[7] at FF_X105_Y54_N19
--register power-up is low

delay_1[7] = DFFEAS(A1L33, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[8] is delay_1[8] at FF_X105_Y54_N21
--register power-up is low

delay_1[8] = DFFEAS(A1L36, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[9] is delay_1[9] at FF_X105_Y54_N23
--register power-up is low

delay_1[9] = DFFEAS(A1L39, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[10] is delay_1[10] at FF_X105_Y54_N25
--register power-up is low

delay_1[10] = DFFEAS(A1L42, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[11] is delay_1[11] at FF_X105_Y54_N27
--register power-up is low

delay_1[11] = DFFEAS(A1L45, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[12] is delay_1[12] at FF_X105_Y54_N29
--register power-up is low

delay_1[12] = DFFEAS(A1L48, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[14] is delay_1[14] at FF_X105_Y53_N1
--register power-up is low

delay_1[14] = DFFEAS(A1L54, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[13] is delay_1[13] at FF_X105_Y54_N31
--register power-up is low

delay_1[13] = DFFEAS(A1L51, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[25] is delay_1[25] at FF_X105_Y53_N23
--register power-up is low

delay_1[25] = DFFEAS(A1L87, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[26] is delay_1[26] at FF_X105_Y53_N25
--register power-up is low

delay_1[26] = DFFEAS(A1L90, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_3[14] is delay_3[14] at FF_X106_Y53_N1
--register power-up is low

delay_3[14] = DFFEAS(A1L216, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[16] is delay_3[16] at FF_X106_Y53_N5
--register power-up is low

delay_3[16] = DFFEAS(A1L222, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[13] is delay_3[13] at FF_X106_Y54_N31
--register power-up is low

delay_3[13] = DFFEAS(A1L213, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[19] is delay_3[19] at FF_X106_Y53_N11
--register power-up is low

delay_3[19] = DFFEAS(A1L231, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[20] is delay_3[20] at FF_X106_Y53_N13
--register power-up is low

delay_3[20] = DFFEAS(A1L234, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[25] is delay_3[25] at FF_X106_Y53_N23
--register power-up is low

delay_3[25] = DFFEAS(A1L249, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[6] is delay_3[6] at FF_X106_Y54_N17
--register power-up is low

delay_3[6] = DFFEAS(A1L192, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[7] is delay_3[7] at FF_X106_Y54_N19
--register power-up is low

delay_3[7] = DFFEAS(A1L195, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[8] is delay_3[8] at FF_X106_Y54_N21
--register power-up is low

delay_3[8] = DFFEAS(A1L198, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[9] is delay_3[9] at FF_X106_Y54_N23
--register power-up is low

delay_3[9] = DFFEAS(A1L201, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[10] is delay_3[10] at FF_X106_Y54_N25
--register power-up is low

delay_3[10] = DFFEAS(A1L204, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[11] is delay_3[11] at FF_X106_Y54_N27
--register power-up is low

delay_3[11] = DFFEAS(A1L207, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[12] is delay_3[12] at FF_X106_Y54_N29
--register power-up is low

delay_3[12] = DFFEAS(A1L210, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[15] is delay_3[15] at FF_X106_Y53_N3
--register power-up is low

delay_3[15] = DFFEAS(A1L219, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[17] is delay_3[17] at FF_X106_Y53_N7
--register power-up is low

delay_3[17] = DFFEAS(A1L225, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[18] is delay_3[18] at FF_X106_Y53_N9
--register power-up is low

delay_3[18] = DFFEAS(A1L228, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[21] is delay_3[21] at FF_X106_Y53_N15
--register power-up is low

delay_3[21] = DFFEAS(A1L237, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[22] is delay_3[22] at FF_X106_Y53_N17
--register power-up is low

delay_3[22] = DFFEAS(A1L240, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[23] is delay_3[23] at FF_X106_Y53_N19
--register power-up is low

delay_3[23] = DFFEAS(A1L243, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[24] is delay_3[24] at FF_X106_Y53_N21
--register power-up is low

delay_3[24] = DFFEAS(A1L246, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[26] is delay_3[26] at FF_X106_Y53_N25
--register power-up is low

delay_3[26] = DFFEAS(A1L252, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_4[14] is delay_4[14] at FF_X108_Y52_N1
--register power-up is low

delay_4[14] = DFFEAS(A1L297, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[16] is delay_4[16] at FF_X108_Y52_N5
--register power-up is low

delay_4[16] = DFFEAS(A1L303, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[13] is delay_4[13] at FF_X108_Y53_N31
--register power-up is low

delay_4[13] = DFFEAS(A1L294, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[19] is delay_4[19] at FF_X108_Y52_N11
--register power-up is low

delay_4[19] = DFFEAS(A1L312, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[20] is delay_4[20] at FF_X108_Y52_N13
--register power-up is low

delay_4[20] = DFFEAS(A1L315, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[25] is delay_4[25] at FF_X108_Y52_N23
--register power-up is low

delay_4[25] = DFFEAS(A1L330, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[6] is delay_4[6] at FF_X108_Y53_N17
--register power-up is low

delay_4[6] = DFFEAS(A1L273, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[7] is delay_4[7] at FF_X108_Y53_N19
--register power-up is low

delay_4[7] = DFFEAS(A1L276, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[8] is delay_4[8] at FF_X108_Y53_N21
--register power-up is low

delay_4[8] = DFFEAS(A1L279, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[9] is delay_4[9] at FF_X108_Y53_N23
--register power-up is low

delay_4[9] = DFFEAS(A1L282, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[10] is delay_4[10] at FF_X108_Y53_N25
--register power-up is low

delay_4[10] = DFFEAS(A1L285, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[11] is delay_4[11] at FF_X108_Y53_N27
--register power-up is low

delay_4[11] = DFFEAS(A1L288, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[12] is delay_4[12] at FF_X108_Y53_N29
--register power-up is low

delay_4[12] = DFFEAS(A1L291, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[15] is delay_4[15] at FF_X108_Y52_N3
--register power-up is low

delay_4[15] = DFFEAS(A1L300, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[17] is delay_4[17] at FF_X108_Y52_N7
--register power-up is low

delay_4[17] = DFFEAS(A1L306, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[18] is delay_4[18] at FF_X108_Y52_N9
--register power-up is low

delay_4[18] = DFFEAS(A1L309, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[21] is delay_4[21] at FF_X108_Y52_N15
--register power-up is low

delay_4[21] = DFFEAS(A1L318, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[22] is delay_4[22] at FF_X108_Y52_N17
--register power-up is low

delay_4[22] = DFFEAS(A1L321, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[23] is delay_4[23] at FF_X108_Y52_N19
--register power-up is low

delay_4[23] = DFFEAS(A1L324, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[24] is delay_4[24] at FF_X108_Y52_N21
--register power-up is low

delay_4[24] = DFFEAS(A1L327, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[26] is delay_4[26] at FF_X108_Y52_N25
--register power-up is low

delay_4[26] = DFFEAS(A1L333, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--C1L12 is fifo:fifo_rx|r_fifo_count[0]~5 at LCCOMB_X105_Y52_N6
C1L12 = C1_r_fifo_count[0] $ (VCC);

--C1L13 is fifo:fifo_rx|r_fifo_count[0]~6 at LCCOMB_X105_Y52_N6
C1L13 = CARRY(C1_r_fifo_count[0]);


--C1L15 is fifo:fifo_rx|r_fifo_count[1]~7 at LCCOMB_X105_Y52_N8
C1L15 = (C1L9 & ((C1_r_fifo_count[1] & (!C1L13)) # (!C1_r_fifo_count[1] & ((C1L13) # (GND))))) # (!C1L9 & ((C1_r_fifo_count[1] & (C1L13 & VCC)) # (!C1_r_fifo_count[1] & (!C1L13))));

--C1L16 is fifo:fifo_rx|r_fifo_count[1]~8 at LCCOMB_X105_Y52_N8
C1L16 = CARRY((C1L9 & ((!C1L13) # (!C1_r_fifo_count[1]))) # (!C1L9 & (!C1_r_fifo_count[1] & !C1L13)));


--C1L19 is fifo:fifo_rx|r_fifo_count[2]~9 at LCCOMB_X105_Y52_N10
C1L19 = ((C1L9 $ (C1_r_fifo_count[2] $ (C1L16)))) # (GND);

--C1L20 is fifo:fifo_rx|r_fifo_count[2]~10 at LCCOMB_X105_Y52_N10
C1L20 = CARRY((C1L9 & (C1_r_fifo_count[2] & !C1L16)) # (!C1L9 & ((C1_r_fifo_count[2]) # (!C1L16))));


--C1L22 is fifo:fifo_rx|r_fifo_count[3]~11 at LCCOMB_X105_Y52_N12
C1L22 = (C1L9 & ((C1_r_fifo_count[3] & (!C1L20)) # (!C1_r_fifo_count[3] & ((C1L20) # (GND))))) # (!C1L9 & ((C1_r_fifo_count[3] & (C1L20 & VCC)) # (!C1_r_fifo_count[3] & (!C1L20))));

--C1L23 is fifo:fifo_rx|r_fifo_count[3]~12 at LCCOMB_X105_Y52_N12
C1L23 = CARRY((C1L9 & ((!C1L20) # (!C1_r_fifo_count[3]))) # (!C1L9 & (!C1_r_fifo_count[3] & !C1L20)));


--C1L25 is fifo:fifo_rx|r_fifo_count[4]~14 at LCCOMB_X105_Y52_N14
C1L25 = C1L9 $ (C1_r_fifo_count[4] $ (C1L23));


--C2L12 is fifo:fifo_tx|r_fifo_count[0]~5 at LCCOMB_X108_Y55_N16
C2L12 = C2_r_fifo_count[0] $ (VCC);

--C2L13 is fifo:fifo_tx|r_fifo_count[0]~6 at LCCOMB_X108_Y55_N16
C2L13 = CARRY(C2_r_fifo_count[0]);


--C2L15 is fifo:fifo_tx|r_fifo_count[1]~7 at LCCOMB_X108_Y55_N18
C2L15 = (C2L9 & ((C2_r_fifo_count[1] & (!C2L13)) # (!C2_r_fifo_count[1] & ((C2L13) # (GND))))) # (!C2L9 & ((C2_r_fifo_count[1] & (C2L13 & VCC)) # (!C2_r_fifo_count[1] & (!C2L13))));

--C2L16 is fifo:fifo_tx|r_fifo_count[1]~8 at LCCOMB_X108_Y55_N18
C2L16 = CARRY((C2L9 & ((!C2L13) # (!C2_r_fifo_count[1]))) # (!C2L9 & (!C2_r_fifo_count[1] & !C2L13)));


--C2L18 is fifo:fifo_tx|r_fifo_count[2]~9 at LCCOMB_X108_Y55_N20
C2L18 = ((C2L9 $ (C2_r_fifo_count[2] $ (C2L16)))) # (GND);

--C2L19 is fifo:fifo_tx|r_fifo_count[2]~10 at LCCOMB_X108_Y55_N20
C2L19 = CARRY((C2L9 & (C2_r_fifo_count[2] & !C2L16)) # (!C2L9 & ((C2_r_fifo_count[2]) # (!C2L16))));


--C2L22 is fifo:fifo_tx|r_fifo_count[3]~11 at LCCOMB_X108_Y55_N22
C2L22 = (C2_r_fifo_count[3] & ((C2L9 & (!C2L19)) # (!C2L9 & (C2L19 & VCC)))) # (!C2_r_fifo_count[3] & ((C2L9 & ((C2L19) # (GND))) # (!C2L9 & (!C2L19))));

--C2L23 is fifo:fifo_tx|r_fifo_count[3]~12 at LCCOMB_X108_Y55_N22
C2L23 = CARRY((C2_r_fifo_count[3] & (C2L9 & !C2L19)) # (!C2_r_fifo_count[3] & ((C2L9) # (!C2L19))));


--C2L25 is fifo:fifo_tx|r_fifo_count[4]~14 at LCCOMB_X108_Y55_N24
C2L25 = C2L9 $ (C2L23 $ (C2_r_fifo_count[4]));


--E1_r_clk_count[10] is uart_tx:transmitter|r_clk_count[10] at FF_X107_Y57_N27
--register power-up is low

E1_r_clk_count[10] = DFFEAS(E1L48, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[11] is uart_tx:transmitter|r_clk_count[11] at FF_X107_Y57_N29
--register power-up is low

E1_r_clk_count[11] = DFFEAS(E1L51, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[3] is uart_tx:transmitter|r_clk_count[3] at FF_X107_Y57_N13
--register power-up is low

E1_r_clk_count[3] = DFFEAS(E1L27, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[4] is uart_tx:transmitter|r_clk_count[4] at FF_X107_Y57_N15
--register power-up is low

E1_r_clk_count[4] = DFFEAS(E1L30, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[5] is uart_tx:transmitter|r_clk_count[5] at FF_X107_Y57_N17
--register power-up is low

E1_r_clk_count[5] = DFFEAS(E1L33, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[6] is uart_tx:transmitter|r_clk_count[6] at FF_X107_Y57_N19
--register power-up is low

E1_r_clk_count[6] = DFFEAS(E1L36, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[7] is uart_tx:transmitter|r_clk_count[7] at FF_X107_Y57_N21
--register power-up is low

E1_r_clk_count[7] = DFFEAS(E1L39, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[8] is uart_tx:transmitter|r_clk_count[8] at FF_X107_Y57_N23
--register power-up is low

E1_r_clk_count[8] = DFFEAS(E1L42, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[9] is uart_tx:transmitter|r_clk_count[9] at FF_X107_Y57_N25
--register power-up is low

E1_r_clk_count[9] = DFFEAS(E1L45, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[12] is uart_tx:transmitter|r_clk_count[12] at FF_X107_Y57_N31
--register power-up is low

E1_r_clk_count[12] = DFFEAS(E1L55, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--D1_r_clk_count[12] is uart_rx:receiver|r_clk_count[12] at FF_X98_Y55_N31
--register power-up is low

D1_r_clk_count[12] = DFFEAS(D1L63, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[3] is uart_rx:receiver|r_clk_count[3] at FF_X98_Y55_N13
--register power-up is low

D1_r_clk_count[3] = DFFEAS(D1L36, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[4] is uart_rx:receiver|r_clk_count[4] at FF_X98_Y55_N15
--register power-up is low

D1_r_clk_count[4] = DFFEAS(D1L39, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[5] is uart_rx:receiver|r_clk_count[5] at FF_X98_Y55_N17
--register power-up is low

D1_r_clk_count[5] = DFFEAS(D1L42, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[6] is uart_rx:receiver|r_clk_count[6] at FF_X98_Y55_N19
--register power-up is low

D1_r_clk_count[6] = DFFEAS(D1L45, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[11] is uart_rx:receiver|r_clk_count[11] at FF_X98_Y55_N29
--register power-up is low

D1_r_clk_count[11] = DFFEAS(D1L60, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[7] is uart_rx:receiver|r_clk_count[7] at FF_X98_Y55_N21
--register power-up is low

D1_r_clk_count[7] = DFFEAS(D1L48, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[8] is uart_rx:receiver|r_clk_count[8] at FF_X98_Y55_N23
--register power-up is low

D1_r_clk_count[8] = DFFEAS(D1L51, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[9] is uart_rx:receiver|r_clk_count[9] at FF_X98_Y55_N25
--register power-up is low

D1_r_clk_count[9] = DFFEAS(D1L54, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[10] is uart_rx:receiver|r_clk_count[10] at FF_X98_Y55_N27
--register power-up is low

D1_r_clk_count[10] = DFFEAS(D1L57, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--delay_2[5] is delay_2[5] at FF_X109_Y55_N15
--register power-up is low

delay_2[5] = DFFEAS(A1L108, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[4] is delay_2[4] at FF_X109_Y55_N13
--register power-up is low

delay_2[4] = DFFEAS(A1L105, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[3] is delay_2[3] at FF_X109_Y55_N11
--register power-up is low

delay_2[3] = DFFEAS(A1L102, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[2] is delay_2[2] at FF_X109_Y55_N9
--register power-up is low

delay_2[2] = DFFEAS(A1L99, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--delay_2[1] is delay_2[1] at FF_X109_Y55_N7
--register power-up is low

delay_2[1] = DFFEAS(A1L96, GLOBAL(A1L339), A1L385,  , A1L568,  ,  ,  ,  );


--A1L96 is delay_2[1]~26 at LCCOMB_X109_Y55_N6
A1L96 = (delay_2[1] & (delay_2[0] $ (VCC))) # (!delay_2[1] & (delay_2[0] & VCC));

--A1L97 is delay_2[1]~27 at LCCOMB_X109_Y55_N6
A1L97 = CARRY((delay_2[1] & delay_2[0]));


--A1L99 is delay_2[2]~28 at LCCOMB_X109_Y55_N8
A1L99 = (delay_2[2] & (!A1L97)) # (!delay_2[2] & ((A1L97) # (GND)));

--A1L100 is delay_2[2]~29 at LCCOMB_X109_Y55_N8
A1L100 = CARRY((!A1L97) # (!delay_2[2]));


--A1L102 is delay_2[3]~30 at LCCOMB_X109_Y55_N10
A1L102 = (delay_2[3] & (A1L100 $ (GND))) # (!delay_2[3] & (!A1L100 & VCC));

--A1L103 is delay_2[3]~31 at LCCOMB_X109_Y55_N10
A1L103 = CARRY((delay_2[3] & !A1L100));


--A1L105 is delay_2[4]~32 at LCCOMB_X109_Y55_N12
A1L105 = (delay_2[4] & (!A1L103)) # (!delay_2[4] & ((A1L103) # (GND)));

--A1L106 is delay_2[4]~33 at LCCOMB_X109_Y55_N12
A1L106 = CARRY((!A1L103) # (!delay_2[4]));


--A1L108 is delay_2[5]~34 at LCCOMB_X109_Y55_N14
A1L108 = (delay_2[5] & (A1L106 $ (GND))) # (!delay_2[5] & (!A1L106 & VCC));

--A1L109 is delay_2[5]~35 at LCCOMB_X109_Y55_N14
A1L109 = CARRY((delay_2[5] & !A1L106));


--A1L111 is delay_2[6]~36 at LCCOMB_X109_Y55_N16
A1L111 = (delay_2[6] & (!A1L109)) # (!delay_2[6] & ((A1L109) # (GND)));

--A1L112 is delay_2[6]~37 at LCCOMB_X109_Y55_N16
A1L112 = CARRY((!A1L109) # (!delay_2[6]));


--A1L114 is delay_2[7]~38 at LCCOMB_X109_Y55_N18
A1L114 = (delay_2[7] & (A1L112 $ (GND))) # (!delay_2[7] & (!A1L112 & VCC));

--A1L115 is delay_2[7]~39 at LCCOMB_X109_Y55_N18
A1L115 = CARRY((delay_2[7] & !A1L112));


--A1L117 is delay_2[8]~40 at LCCOMB_X109_Y55_N20
A1L117 = (delay_2[8] & (!A1L115)) # (!delay_2[8] & ((A1L115) # (GND)));

--A1L118 is delay_2[8]~41 at LCCOMB_X109_Y55_N20
A1L118 = CARRY((!A1L115) # (!delay_2[8]));


--A1L120 is delay_2[9]~42 at LCCOMB_X109_Y55_N22
A1L120 = (delay_2[9] & (A1L118 $ (GND))) # (!delay_2[9] & (!A1L118 & VCC));

--A1L121 is delay_2[9]~43 at LCCOMB_X109_Y55_N22
A1L121 = CARRY((delay_2[9] & !A1L118));


--A1L123 is delay_2[10]~44 at LCCOMB_X109_Y55_N24
A1L123 = (delay_2[10] & (!A1L121)) # (!delay_2[10] & ((A1L121) # (GND)));

--A1L124 is delay_2[10]~45 at LCCOMB_X109_Y55_N24
A1L124 = CARRY((!A1L121) # (!delay_2[10]));


--A1L126 is delay_2[11]~46 at LCCOMB_X109_Y55_N26
A1L126 = (delay_2[11] & (A1L124 $ (GND))) # (!delay_2[11] & (!A1L124 & VCC));

--A1L127 is delay_2[11]~47 at LCCOMB_X109_Y55_N26
A1L127 = CARRY((delay_2[11] & !A1L124));


--A1L129 is delay_2[12]~48 at LCCOMB_X109_Y55_N28
A1L129 = (delay_2[12] & (!A1L127)) # (!delay_2[12] & ((A1L127) # (GND)));

--A1L130 is delay_2[12]~49 at LCCOMB_X109_Y55_N28
A1L130 = CARRY((!A1L127) # (!delay_2[12]));


--A1L132 is delay_2[13]~50 at LCCOMB_X109_Y55_N30
A1L132 = (delay_2[13] & (A1L130 $ (GND))) # (!delay_2[13] & (!A1L130 & VCC));

--A1L133 is delay_2[13]~51 at LCCOMB_X109_Y55_N30
A1L133 = CARRY((delay_2[13] & !A1L130));


--A1L135 is delay_2[14]~52 at LCCOMB_X109_Y54_N0
A1L135 = (delay_2[14] & (!A1L133)) # (!delay_2[14] & ((A1L133) # (GND)));

--A1L136 is delay_2[14]~53 at LCCOMB_X109_Y54_N0
A1L136 = CARRY((!A1L133) # (!delay_2[14]));


--A1L138 is delay_2[15]~54 at LCCOMB_X109_Y54_N2
A1L138 = (delay_2[15] & (A1L136 $ (GND))) # (!delay_2[15] & (!A1L136 & VCC));

--A1L139 is delay_2[15]~55 at LCCOMB_X109_Y54_N2
A1L139 = CARRY((delay_2[15] & !A1L136));


--A1L141 is delay_2[16]~56 at LCCOMB_X109_Y54_N4
A1L141 = (delay_2[16] & (!A1L139)) # (!delay_2[16] & ((A1L139) # (GND)));

--A1L142 is delay_2[16]~57 at LCCOMB_X109_Y54_N4
A1L142 = CARRY((!A1L139) # (!delay_2[16]));


--A1L144 is delay_2[17]~58 at LCCOMB_X109_Y54_N6
A1L144 = (delay_2[17] & (A1L142 $ (GND))) # (!delay_2[17] & (!A1L142 & VCC));

--A1L145 is delay_2[17]~59 at LCCOMB_X109_Y54_N6
A1L145 = CARRY((delay_2[17] & !A1L142));


--A1L147 is delay_2[18]~60 at LCCOMB_X109_Y54_N8
A1L147 = (delay_2[18] & (!A1L145)) # (!delay_2[18] & ((A1L145) # (GND)));

--A1L148 is delay_2[18]~61 at LCCOMB_X109_Y54_N8
A1L148 = CARRY((!A1L145) # (!delay_2[18]));


--A1L150 is delay_2[19]~62 at LCCOMB_X109_Y54_N10
A1L150 = (delay_2[19] & (A1L148 $ (GND))) # (!delay_2[19] & (!A1L148 & VCC));

--A1L151 is delay_2[19]~63 at LCCOMB_X109_Y54_N10
A1L151 = CARRY((delay_2[19] & !A1L148));


--A1L153 is delay_2[20]~64 at LCCOMB_X109_Y54_N12
A1L153 = (delay_2[20] & (!A1L151)) # (!delay_2[20] & ((A1L151) # (GND)));

--A1L154 is delay_2[20]~65 at LCCOMB_X109_Y54_N12
A1L154 = CARRY((!A1L151) # (!delay_2[20]));


--A1L156 is delay_2[21]~66 at LCCOMB_X109_Y54_N14
A1L156 = (delay_2[21] & (A1L154 $ (GND))) # (!delay_2[21] & (!A1L154 & VCC));

--A1L157 is delay_2[21]~67 at LCCOMB_X109_Y54_N14
A1L157 = CARRY((delay_2[21] & !A1L154));


--A1L159 is delay_2[22]~68 at LCCOMB_X109_Y54_N16
A1L159 = (delay_2[22] & (!A1L157)) # (!delay_2[22] & ((A1L157) # (GND)));

--A1L160 is delay_2[22]~69 at LCCOMB_X109_Y54_N16
A1L160 = CARRY((!A1L157) # (!delay_2[22]));


--A1L162 is delay_2[23]~70 at LCCOMB_X109_Y54_N18
A1L162 = (delay_2[23] & (A1L160 $ (GND))) # (!delay_2[23] & (!A1L160 & VCC));

--A1L163 is delay_2[23]~71 at LCCOMB_X109_Y54_N18
A1L163 = CARRY((delay_2[23] & !A1L160));


--A1L165 is delay_2[24]~72 at LCCOMB_X109_Y54_N20
A1L165 = (delay_2[24] & (!A1L163)) # (!delay_2[24] & ((A1L163) # (GND)));

--A1L166 is delay_2[24]~73 at LCCOMB_X109_Y54_N20
A1L166 = CARRY((!A1L163) # (!delay_2[24]));


--A1L168 is delay_2[25]~74 at LCCOMB_X109_Y54_N22
A1L168 = (delay_2[25] & (A1L166 $ (GND))) # (!delay_2[25] & (!A1L166 & VCC));

--A1L169 is delay_2[25]~75 at LCCOMB_X109_Y54_N22
A1L169 = CARRY((delay_2[25] & !A1L166));


--A1L171 is delay_2[26]~76 at LCCOMB_X109_Y54_N24
A1L171 = A1L169 $ (delay_2[26]);


--delay_1[5] is delay_1[5] at FF_X105_Y54_N15
--register power-up is low

delay_1[5] = DFFEAS(A1L27, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[4] is delay_1[4] at FF_X105_Y54_N13
--register power-up is low

delay_1[4] = DFFEAS(A1L24, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[3] is delay_1[3] at FF_X105_Y54_N11
--register power-up is low

delay_1[3] = DFFEAS(A1L21, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[2] is delay_1[2] at FF_X105_Y54_N9
--register power-up is low

delay_1[2] = DFFEAS(A1L18, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--delay_1[1] is delay_1[1] at FF_X105_Y54_N7
--register power-up is low

delay_1[1] = DFFEAS(A1L15, GLOBAL(A1L339), A1L385,  , A1L570,  ,  ,  ,  );


--A1L15 is delay_1[1]~26 at LCCOMB_X105_Y54_N6
A1L15 = (delay_1[1] & (delay_1[0] $ (VCC))) # (!delay_1[1] & (delay_1[0] & VCC));

--A1L16 is delay_1[1]~27 at LCCOMB_X105_Y54_N6
A1L16 = CARRY((delay_1[1] & delay_1[0]));


--A1L18 is delay_1[2]~28 at LCCOMB_X105_Y54_N8
A1L18 = (delay_1[2] & (!A1L16)) # (!delay_1[2] & ((A1L16) # (GND)));

--A1L19 is delay_1[2]~29 at LCCOMB_X105_Y54_N8
A1L19 = CARRY((!A1L16) # (!delay_1[2]));


--A1L21 is delay_1[3]~30 at LCCOMB_X105_Y54_N10
A1L21 = (delay_1[3] & (A1L19 $ (GND))) # (!delay_1[3] & (!A1L19 & VCC));

--A1L22 is delay_1[3]~31 at LCCOMB_X105_Y54_N10
A1L22 = CARRY((delay_1[3] & !A1L19));


--A1L24 is delay_1[4]~32 at LCCOMB_X105_Y54_N12
A1L24 = (delay_1[4] & (!A1L22)) # (!delay_1[4] & ((A1L22) # (GND)));

--A1L25 is delay_1[4]~33 at LCCOMB_X105_Y54_N12
A1L25 = CARRY((!A1L22) # (!delay_1[4]));


--A1L27 is delay_1[5]~34 at LCCOMB_X105_Y54_N14
A1L27 = (delay_1[5] & (A1L25 $ (GND))) # (!delay_1[5] & (!A1L25 & VCC));

--A1L28 is delay_1[5]~35 at LCCOMB_X105_Y54_N14
A1L28 = CARRY((delay_1[5] & !A1L25));


--A1L30 is delay_1[6]~36 at LCCOMB_X105_Y54_N16
A1L30 = (delay_1[6] & (!A1L28)) # (!delay_1[6] & ((A1L28) # (GND)));

--A1L31 is delay_1[6]~37 at LCCOMB_X105_Y54_N16
A1L31 = CARRY((!A1L28) # (!delay_1[6]));


--A1L33 is delay_1[7]~38 at LCCOMB_X105_Y54_N18
A1L33 = (delay_1[7] & (A1L31 $ (GND))) # (!delay_1[7] & (!A1L31 & VCC));

--A1L34 is delay_1[7]~39 at LCCOMB_X105_Y54_N18
A1L34 = CARRY((delay_1[7] & !A1L31));


--A1L36 is delay_1[8]~40 at LCCOMB_X105_Y54_N20
A1L36 = (delay_1[8] & (!A1L34)) # (!delay_1[8] & ((A1L34) # (GND)));

--A1L37 is delay_1[8]~41 at LCCOMB_X105_Y54_N20
A1L37 = CARRY((!A1L34) # (!delay_1[8]));


--A1L39 is delay_1[9]~42 at LCCOMB_X105_Y54_N22
A1L39 = (delay_1[9] & (A1L37 $ (GND))) # (!delay_1[9] & (!A1L37 & VCC));

--A1L40 is delay_1[9]~43 at LCCOMB_X105_Y54_N22
A1L40 = CARRY((delay_1[9] & !A1L37));


--A1L42 is delay_1[10]~44 at LCCOMB_X105_Y54_N24
A1L42 = (delay_1[10] & (!A1L40)) # (!delay_1[10] & ((A1L40) # (GND)));

--A1L43 is delay_1[10]~45 at LCCOMB_X105_Y54_N24
A1L43 = CARRY((!A1L40) # (!delay_1[10]));


--A1L45 is delay_1[11]~46 at LCCOMB_X105_Y54_N26
A1L45 = (delay_1[11] & (A1L43 $ (GND))) # (!delay_1[11] & (!A1L43 & VCC));

--A1L46 is delay_1[11]~47 at LCCOMB_X105_Y54_N26
A1L46 = CARRY((delay_1[11] & !A1L43));


--A1L48 is delay_1[12]~48 at LCCOMB_X105_Y54_N28
A1L48 = (delay_1[12] & (!A1L46)) # (!delay_1[12] & ((A1L46) # (GND)));

--A1L49 is delay_1[12]~49 at LCCOMB_X105_Y54_N28
A1L49 = CARRY((!A1L46) # (!delay_1[12]));


--A1L51 is delay_1[13]~50 at LCCOMB_X105_Y54_N30
A1L51 = (delay_1[13] & (A1L49 $ (GND))) # (!delay_1[13] & (!A1L49 & VCC));

--A1L52 is delay_1[13]~51 at LCCOMB_X105_Y54_N30
A1L52 = CARRY((delay_1[13] & !A1L49));


--A1L54 is delay_1[14]~52 at LCCOMB_X105_Y53_N0
A1L54 = (delay_1[14] & (!A1L52)) # (!delay_1[14] & ((A1L52) # (GND)));

--A1L55 is delay_1[14]~53 at LCCOMB_X105_Y53_N0
A1L55 = CARRY((!A1L52) # (!delay_1[14]));


--A1L57 is delay_1[15]~54 at LCCOMB_X105_Y53_N2
A1L57 = (delay_1[15] & (A1L55 $ (GND))) # (!delay_1[15] & (!A1L55 & VCC));

--A1L58 is delay_1[15]~55 at LCCOMB_X105_Y53_N2
A1L58 = CARRY((delay_1[15] & !A1L55));


--A1L60 is delay_1[16]~56 at LCCOMB_X105_Y53_N4
A1L60 = (delay_1[16] & (!A1L58)) # (!delay_1[16] & ((A1L58) # (GND)));

--A1L61 is delay_1[16]~57 at LCCOMB_X105_Y53_N4
A1L61 = CARRY((!A1L58) # (!delay_1[16]));


--A1L63 is delay_1[17]~58 at LCCOMB_X105_Y53_N6
A1L63 = (delay_1[17] & (A1L61 $ (GND))) # (!delay_1[17] & (!A1L61 & VCC));

--A1L64 is delay_1[17]~59 at LCCOMB_X105_Y53_N6
A1L64 = CARRY((delay_1[17] & !A1L61));


--A1L66 is delay_1[18]~60 at LCCOMB_X105_Y53_N8
A1L66 = (delay_1[18] & (!A1L64)) # (!delay_1[18] & ((A1L64) # (GND)));

--A1L67 is delay_1[18]~61 at LCCOMB_X105_Y53_N8
A1L67 = CARRY((!A1L64) # (!delay_1[18]));


--A1L69 is delay_1[19]~62 at LCCOMB_X105_Y53_N10
A1L69 = (delay_1[19] & (A1L67 $ (GND))) # (!delay_1[19] & (!A1L67 & VCC));

--A1L70 is delay_1[19]~63 at LCCOMB_X105_Y53_N10
A1L70 = CARRY((delay_1[19] & !A1L67));


--A1L72 is delay_1[20]~64 at LCCOMB_X105_Y53_N12
A1L72 = (delay_1[20] & (!A1L70)) # (!delay_1[20] & ((A1L70) # (GND)));

--A1L73 is delay_1[20]~65 at LCCOMB_X105_Y53_N12
A1L73 = CARRY((!A1L70) # (!delay_1[20]));


--A1L75 is delay_1[21]~66 at LCCOMB_X105_Y53_N14
A1L75 = (delay_1[21] & (A1L73 $ (GND))) # (!delay_1[21] & (!A1L73 & VCC));

--A1L76 is delay_1[21]~67 at LCCOMB_X105_Y53_N14
A1L76 = CARRY((delay_1[21] & !A1L73));


--A1L78 is delay_1[22]~68 at LCCOMB_X105_Y53_N16
A1L78 = (delay_1[22] & (!A1L76)) # (!delay_1[22] & ((A1L76) # (GND)));

--A1L79 is delay_1[22]~69 at LCCOMB_X105_Y53_N16
A1L79 = CARRY((!A1L76) # (!delay_1[22]));


--A1L81 is delay_1[23]~70 at LCCOMB_X105_Y53_N18
A1L81 = (delay_1[23] & (A1L79 $ (GND))) # (!delay_1[23] & (!A1L79 & VCC));

--A1L82 is delay_1[23]~71 at LCCOMB_X105_Y53_N18
A1L82 = CARRY((delay_1[23] & !A1L79));


--A1L84 is delay_1[24]~72 at LCCOMB_X105_Y53_N20
A1L84 = (delay_1[24] & (!A1L82)) # (!delay_1[24] & ((A1L82) # (GND)));

--A1L85 is delay_1[24]~73 at LCCOMB_X105_Y53_N20
A1L85 = CARRY((!A1L82) # (!delay_1[24]));


--A1L87 is delay_1[25]~74 at LCCOMB_X105_Y53_N22
A1L87 = (delay_1[25] & (A1L85 $ (GND))) # (!delay_1[25] & (!A1L85 & VCC));

--A1L88 is delay_1[25]~75 at LCCOMB_X105_Y53_N22
A1L88 = CARRY((delay_1[25] & !A1L85));


--A1L90 is delay_1[26]~76 at LCCOMB_X105_Y53_N24
A1L90 = A1L88 $ (delay_1[26]);


--delay_3[5] is delay_3[5] at FF_X106_Y54_N15
--register power-up is low

delay_3[5] = DFFEAS(A1L189, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[4] is delay_3[4] at FF_X106_Y54_N13
--register power-up is low

delay_3[4] = DFFEAS(A1L186, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[3] is delay_3[3] at FF_X106_Y54_N11
--register power-up is low

delay_3[3] = DFFEAS(A1L183, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[2] is delay_3[2] at FF_X106_Y54_N9
--register power-up is low

delay_3[2] = DFFEAS(A1L180, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--delay_3[1] is delay_3[1] at FF_X106_Y54_N7
--register power-up is low

delay_3[1] = DFFEAS(A1L177, GLOBAL(A1L339), A1L385,  , A1L571,  ,  ,  ,  );


--A1L177 is delay_3[1]~26 at LCCOMB_X106_Y54_N6
A1L177 = (delay_3[1] & (delay_3[0] $ (VCC))) # (!delay_3[1] & (delay_3[0] & VCC));

--A1L178 is delay_3[1]~27 at LCCOMB_X106_Y54_N6
A1L178 = CARRY((delay_3[1] & delay_3[0]));


--A1L180 is delay_3[2]~28 at LCCOMB_X106_Y54_N8
A1L180 = (delay_3[2] & (!A1L178)) # (!delay_3[2] & ((A1L178) # (GND)));

--A1L181 is delay_3[2]~29 at LCCOMB_X106_Y54_N8
A1L181 = CARRY((!A1L178) # (!delay_3[2]));


--A1L183 is delay_3[3]~30 at LCCOMB_X106_Y54_N10
A1L183 = (delay_3[3] & (A1L181 $ (GND))) # (!delay_3[3] & (!A1L181 & VCC));

--A1L184 is delay_3[3]~31 at LCCOMB_X106_Y54_N10
A1L184 = CARRY((delay_3[3] & !A1L181));


--A1L186 is delay_3[4]~32 at LCCOMB_X106_Y54_N12
A1L186 = (delay_3[4] & (!A1L184)) # (!delay_3[4] & ((A1L184) # (GND)));

--A1L187 is delay_3[4]~33 at LCCOMB_X106_Y54_N12
A1L187 = CARRY((!A1L184) # (!delay_3[4]));


--A1L189 is delay_3[5]~34 at LCCOMB_X106_Y54_N14
A1L189 = (delay_3[5] & (A1L187 $ (GND))) # (!delay_3[5] & (!A1L187 & VCC));

--A1L190 is delay_3[5]~35 at LCCOMB_X106_Y54_N14
A1L190 = CARRY((delay_3[5] & !A1L187));


--A1L192 is delay_3[6]~36 at LCCOMB_X106_Y54_N16
A1L192 = (delay_3[6] & (!A1L190)) # (!delay_3[6] & ((A1L190) # (GND)));

--A1L193 is delay_3[6]~37 at LCCOMB_X106_Y54_N16
A1L193 = CARRY((!A1L190) # (!delay_3[6]));


--A1L195 is delay_3[7]~38 at LCCOMB_X106_Y54_N18
A1L195 = (delay_3[7] & (A1L193 $ (GND))) # (!delay_3[7] & (!A1L193 & VCC));

--A1L196 is delay_3[7]~39 at LCCOMB_X106_Y54_N18
A1L196 = CARRY((delay_3[7] & !A1L193));


--A1L198 is delay_3[8]~40 at LCCOMB_X106_Y54_N20
A1L198 = (delay_3[8] & (!A1L196)) # (!delay_3[8] & ((A1L196) # (GND)));

--A1L199 is delay_3[8]~41 at LCCOMB_X106_Y54_N20
A1L199 = CARRY((!A1L196) # (!delay_3[8]));


--A1L201 is delay_3[9]~42 at LCCOMB_X106_Y54_N22
A1L201 = (delay_3[9] & (A1L199 $ (GND))) # (!delay_3[9] & (!A1L199 & VCC));

--A1L202 is delay_3[9]~43 at LCCOMB_X106_Y54_N22
A1L202 = CARRY((delay_3[9] & !A1L199));


--A1L204 is delay_3[10]~44 at LCCOMB_X106_Y54_N24
A1L204 = (delay_3[10] & (!A1L202)) # (!delay_3[10] & ((A1L202) # (GND)));

--A1L205 is delay_3[10]~45 at LCCOMB_X106_Y54_N24
A1L205 = CARRY((!A1L202) # (!delay_3[10]));


--A1L207 is delay_3[11]~46 at LCCOMB_X106_Y54_N26
A1L207 = (delay_3[11] & (A1L205 $ (GND))) # (!delay_3[11] & (!A1L205 & VCC));

--A1L208 is delay_3[11]~47 at LCCOMB_X106_Y54_N26
A1L208 = CARRY((delay_3[11] & !A1L205));


--A1L210 is delay_3[12]~48 at LCCOMB_X106_Y54_N28
A1L210 = (delay_3[12] & (!A1L208)) # (!delay_3[12] & ((A1L208) # (GND)));

--A1L211 is delay_3[12]~49 at LCCOMB_X106_Y54_N28
A1L211 = CARRY((!A1L208) # (!delay_3[12]));


--A1L213 is delay_3[13]~50 at LCCOMB_X106_Y54_N30
A1L213 = (delay_3[13] & (A1L211 $ (GND))) # (!delay_3[13] & (!A1L211 & VCC));

--A1L214 is delay_3[13]~51 at LCCOMB_X106_Y54_N30
A1L214 = CARRY((delay_3[13] & !A1L211));


--A1L216 is delay_3[14]~52 at LCCOMB_X106_Y53_N0
A1L216 = (delay_3[14] & (!A1L214)) # (!delay_3[14] & ((A1L214) # (GND)));

--A1L217 is delay_3[14]~53 at LCCOMB_X106_Y53_N0
A1L217 = CARRY((!A1L214) # (!delay_3[14]));


--A1L219 is delay_3[15]~54 at LCCOMB_X106_Y53_N2
A1L219 = (delay_3[15] & (A1L217 $ (GND))) # (!delay_3[15] & (!A1L217 & VCC));

--A1L220 is delay_3[15]~55 at LCCOMB_X106_Y53_N2
A1L220 = CARRY((delay_3[15] & !A1L217));


--A1L222 is delay_3[16]~56 at LCCOMB_X106_Y53_N4
A1L222 = (delay_3[16] & (!A1L220)) # (!delay_3[16] & ((A1L220) # (GND)));

--A1L223 is delay_3[16]~57 at LCCOMB_X106_Y53_N4
A1L223 = CARRY((!A1L220) # (!delay_3[16]));


--A1L225 is delay_3[17]~58 at LCCOMB_X106_Y53_N6
A1L225 = (delay_3[17] & (A1L223 $ (GND))) # (!delay_3[17] & (!A1L223 & VCC));

--A1L226 is delay_3[17]~59 at LCCOMB_X106_Y53_N6
A1L226 = CARRY((delay_3[17] & !A1L223));


--A1L228 is delay_3[18]~60 at LCCOMB_X106_Y53_N8
A1L228 = (delay_3[18] & (!A1L226)) # (!delay_3[18] & ((A1L226) # (GND)));

--A1L229 is delay_3[18]~61 at LCCOMB_X106_Y53_N8
A1L229 = CARRY((!A1L226) # (!delay_3[18]));


--A1L231 is delay_3[19]~62 at LCCOMB_X106_Y53_N10
A1L231 = (delay_3[19] & (A1L229 $ (GND))) # (!delay_3[19] & (!A1L229 & VCC));

--A1L232 is delay_3[19]~63 at LCCOMB_X106_Y53_N10
A1L232 = CARRY((delay_3[19] & !A1L229));


--A1L234 is delay_3[20]~64 at LCCOMB_X106_Y53_N12
A1L234 = (delay_3[20] & (!A1L232)) # (!delay_3[20] & ((A1L232) # (GND)));

--A1L235 is delay_3[20]~65 at LCCOMB_X106_Y53_N12
A1L235 = CARRY((!A1L232) # (!delay_3[20]));


--A1L237 is delay_3[21]~66 at LCCOMB_X106_Y53_N14
A1L237 = (delay_3[21] & (A1L235 $ (GND))) # (!delay_3[21] & (!A1L235 & VCC));

--A1L238 is delay_3[21]~67 at LCCOMB_X106_Y53_N14
A1L238 = CARRY((delay_3[21] & !A1L235));


--A1L240 is delay_3[22]~68 at LCCOMB_X106_Y53_N16
A1L240 = (delay_3[22] & (!A1L238)) # (!delay_3[22] & ((A1L238) # (GND)));

--A1L241 is delay_3[22]~69 at LCCOMB_X106_Y53_N16
A1L241 = CARRY((!A1L238) # (!delay_3[22]));


--A1L243 is delay_3[23]~70 at LCCOMB_X106_Y53_N18
A1L243 = (delay_3[23] & (A1L241 $ (GND))) # (!delay_3[23] & (!A1L241 & VCC));

--A1L244 is delay_3[23]~71 at LCCOMB_X106_Y53_N18
A1L244 = CARRY((delay_3[23] & !A1L241));


--A1L246 is delay_3[24]~72 at LCCOMB_X106_Y53_N20
A1L246 = (delay_3[24] & (!A1L244)) # (!delay_3[24] & ((A1L244) # (GND)));

--A1L247 is delay_3[24]~73 at LCCOMB_X106_Y53_N20
A1L247 = CARRY((!A1L244) # (!delay_3[24]));


--A1L249 is delay_3[25]~74 at LCCOMB_X106_Y53_N22
A1L249 = (delay_3[25] & (A1L247 $ (GND))) # (!delay_3[25] & (!A1L247 & VCC));

--A1L250 is delay_3[25]~75 at LCCOMB_X106_Y53_N22
A1L250 = CARRY((delay_3[25] & !A1L247));


--A1L252 is delay_3[26]~76 at LCCOMB_X106_Y53_N24
A1L252 = A1L250 $ (delay_3[26]);


--delay_4[5] is delay_4[5] at FF_X108_Y53_N15
--register power-up is low

delay_4[5] = DFFEAS(A1L270, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[4] is delay_4[4] at FF_X108_Y53_N13
--register power-up is low

delay_4[4] = DFFEAS(A1L267, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[3] is delay_4[3] at FF_X108_Y53_N11
--register power-up is low

delay_4[3] = DFFEAS(A1L264, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[2] is delay_4[2] at FF_X108_Y53_N9
--register power-up is low

delay_4[2] = DFFEAS(A1L261, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--delay_4[1] is delay_4[1] at FF_X108_Y53_N7
--register power-up is low

delay_4[1] = DFFEAS(A1L258, GLOBAL(A1L339), A1L385,  , A1L572,  ,  ,  ,  );


--A1L258 is delay_4[1]~26 at LCCOMB_X108_Y53_N6
A1L258 = (delay_4[1] & (delay_4[0] $ (VCC))) # (!delay_4[1] & (delay_4[0] & VCC));

--A1L259 is delay_4[1]~27 at LCCOMB_X108_Y53_N6
A1L259 = CARRY((delay_4[1] & delay_4[0]));


--A1L261 is delay_4[2]~28 at LCCOMB_X108_Y53_N8
A1L261 = (delay_4[2] & (!A1L259)) # (!delay_4[2] & ((A1L259) # (GND)));

--A1L262 is delay_4[2]~29 at LCCOMB_X108_Y53_N8
A1L262 = CARRY((!A1L259) # (!delay_4[2]));


--A1L264 is delay_4[3]~30 at LCCOMB_X108_Y53_N10
A1L264 = (delay_4[3] & (A1L262 $ (GND))) # (!delay_4[3] & (!A1L262 & VCC));

--A1L265 is delay_4[3]~31 at LCCOMB_X108_Y53_N10
A1L265 = CARRY((delay_4[3] & !A1L262));


--A1L267 is delay_4[4]~32 at LCCOMB_X108_Y53_N12
A1L267 = (delay_4[4] & (!A1L265)) # (!delay_4[4] & ((A1L265) # (GND)));

--A1L268 is delay_4[4]~33 at LCCOMB_X108_Y53_N12
A1L268 = CARRY((!A1L265) # (!delay_4[4]));


--A1L270 is delay_4[5]~34 at LCCOMB_X108_Y53_N14
A1L270 = (delay_4[5] & (A1L268 $ (GND))) # (!delay_4[5] & (!A1L268 & VCC));

--A1L271 is delay_4[5]~35 at LCCOMB_X108_Y53_N14
A1L271 = CARRY((delay_4[5] & !A1L268));


--A1L273 is delay_4[6]~36 at LCCOMB_X108_Y53_N16
A1L273 = (delay_4[6] & (!A1L271)) # (!delay_4[6] & ((A1L271) # (GND)));

--A1L274 is delay_4[6]~37 at LCCOMB_X108_Y53_N16
A1L274 = CARRY((!A1L271) # (!delay_4[6]));


--A1L276 is delay_4[7]~38 at LCCOMB_X108_Y53_N18
A1L276 = (delay_4[7] & (A1L274 $ (GND))) # (!delay_4[7] & (!A1L274 & VCC));

--A1L277 is delay_4[7]~39 at LCCOMB_X108_Y53_N18
A1L277 = CARRY((delay_4[7] & !A1L274));


--A1L279 is delay_4[8]~40 at LCCOMB_X108_Y53_N20
A1L279 = (delay_4[8] & (!A1L277)) # (!delay_4[8] & ((A1L277) # (GND)));

--A1L280 is delay_4[8]~41 at LCCOMB_X108_Y53_N20
A1L280 = CARRY((!A1L277) # (!delay_4[8]));


--A1L282 is delay_4[9]~42 at LCCOMB_X108_Y53_N22
A1L282 = (delay_4[9] & (A1L280 $ (GND))) # (!delay_4[9] & (!A1L280 & VCC));

--A1L283 is delay_4[9]~43 at LCCOMB_X108_Y53_N22
A1L283 = CARRY((delay_4[9] & !A1L280));


--A1L285 is delay_4[10]~44 at LCCOMB_X108_Y53_N24
A1L285 = (delay_4[10] & (!A1L283)) # (!delay_4[10] & ((A1L283) # (GND)));

--A1L286 is delay_4[10]~45 at LCCOMB_X108_Y53_N24
A1L286 = CARRY((!A1L283) # (!delay_4[10]));


--A1L288 is delay_4[11]~46 at LCCOMB_X108_Y53_N26
A1L288 = (delay_4[11] & (A1L286 $ (GND))) # (!delay_4[11] & (!A1L286 & VCC));

--A1L289 is delay_4[11]~47 at LCCOMB_X108_Y53_N26
A1L289 = CARRY((delay_4[11] & !A1L286));


--A1L291 is delay_4[12]~48 at LCCOMB_X108_Y53_N28
A1L291 = (delay_4[12] & (!A1L289)) # (!delay_4[12] & ((A1L289) # (GND)));

--A1L292 is delay_4[12]~49 at LCCOMB_X108_Y53_N28
A1L292 = CARRY((!A1L289) # (!delay_4[12]));


--A1L294 is delay_4[13]~50 at LCCOMB_X108_Y53_N30
A1L294 = (delay_4[13] & (A1L292 $ (GND))) # (!delay_4[13] & (!A1L292 & VCC));

--A1L295 is delay_4[13]~51 at LCCOMB_X108_Y53_N30
A1L295 = CARRY((delay_4[13] & !A1L292));


--A1L297 is delay_4[14]~52 at LCCOMB_X108_Y52_N0
A1L297 = (delay_4[14] & (!A1L295)) # (!delay_4[14] & ((A1L295) # (GND)));

--A1L298 is delay_4[14]~53 at LCCOMB_X108_Y52_N0
A1L298 = CARRY((!A1L295) # (!delay_4[14]));


--A1L300 is delay_4[15]~54 at LCCOMB_X108_Y52_N2
A1L300 = (delay_4[15] & (A1L298 $ (GND))) # (!delay_4[15] & (!A1L298 & VCC));

--A1L301 is delay_4[15]~55 at LCCOMB_X108_Y52_N2
A1L301 = CARRY((delay_4[15] & !A1L298));


--A1L303 is delay_4[16]~56 at LCCOMB_X108_Y52_N4
A1L303 = (delay_4[16] & (!A1L301)) # (!delay_4[16] & ((A1L301) # (GND)));

--A1L304 is delay_4[16]~57 at LCCOMB_X108_Y52_N4
A1L304 = CARRY((!A1L301) # (!delay_4[16]));


--A1L306 is delay_4[17]~58 at LCCOMB_X108_Y52_N6
A1L306 = (delay_4[17] & (A1L304 $ (GND))) # (!delay_4[17] & (!A1L304 & VCC));

--A1L307 is delay_4[17]~59 at LCCOMB_X108_Y52_N6
A1L307 = CARRY((delay_4[17] & !A1L304));


--A1L309 is delay_4[18]~60 at LCCOMB_X108_Y52_N8
A1L309 = (delay_4[18] & (!A1L307)) # (!delay_4[18] & ((A1L307) # (GND)));

--A1L310 is delay_4[18]~61 at LCCOMB_X108_Y52_N8
A1L310 = CARRY((!A1L307) # (!delay_4[18]));


--A1L312 is delay_4[19]~62 at LCCOMB_X108_Y52_N10
A1L312 = (delay_4[19] & (A1L310 $ (GND))) # (!delay_4[19] & (!A1L310 & VCC));

--A1L313 is delay_4[19]~63 at LCCOMB_X108_Y52_N10
A1L313 = CARRY((delay_4[19] & !A1L310));


--A1L315 is delay_4[20]~64 at LCCOMB_X108_Y52_N12
A1L315 = (delay_4[20] & (!A1L313)) # (!delay_4[20] & ((A1L313) # (GND)));

--A1L316 is delay_4[20]~65 at LCCOMB_X108_Y52_N12
A1L316 = CARRY((!A1L313) # (!delay_4[20]));


--A1L318 is delay_4[21]~66 at LCCOMB_X108_Y52_N14
A1L318 = (delay_4[21] & (A1L316 $ (GND))) # (!delay_4[21] & (!A1L316 & VCC));

--A1L319 is delay_4[21]~67 at LCCOMB_X108_Y52_N14
A1L319 = CARRY((delay_4[21] & !A1L316));


--A1L321 is delay_4[22]~68 at LCCOMB_X108_Y52_N16
A1L321 = (delay_4[22] & (!A1L319)) # (!delay_4[22] & ((A1L319) # (GND)));

--A1L322 is delay_4[22]~69 at LCCOMB_X108_Y52_N16
A1L322 = CARRY((!A1L319) # (!delay_4[22]));


--A1L324 is delay_4[23]~70 at LCCOMB_X108_Y52_N18
A1L324 = (delay_4[23] & (A1L322 $ (GND))) # (!delay_4[23] & (!A1L322 & VCC));

--A1L325 is delay_4[23]~71 at LCCOMB_X108_Y52_N18
A1L325 = CARRY((delay_4[23] & !A1L322));


--A1L327 is delay_4[24]~72 at LCCOMB_X108_Y52_N20
A1L327 = (delay_4[24] & (!A1L325)) # (!delay_4[24] & ((A1L325) # (GND)));

--A1L328 is delay_4[24]~73 at LCCOMB_X108_Y52_N20
A1L328 = CARRY((!A1L325) # (!delay_4[24]));


--A1L330 is delay_4[25]~74 at LCCOMB_X108_Y52_N22
A1L330 = (delay_4[25] & (A1L328 $ (GND))) # (!delay_4[25] & (!A1L328 & VCC));

--A1L331 is delay_4[25]~75 at LCCOMB_X108_Y52_N22
A1L331 = CARRY((delay_4[25] & !A1L328));


--A1L333 is delay_4[26]~76 at LCCOMB_X108_Y52_N24
A1L333 = A1L331 $ (delay_4[26]);


--E1_r_clk_count[2] is uart_tx:transmitter|r_clk_count[2] at FF_X107_Y57_N11
--register power-up is low

E1_r_clk_count[2] = DFFEAS(E1L24, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[1] is uart_tx:transmitter|r_clk_count[1] at FF_X107_Y57_N9
--register power-up is low

E1_r_clk_count[1] = DFFEAS(E1L21, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1_r_clk_count[0] is uart_tx:transmitter|r_clk_count[0] at FF_X107_Y57_N7
--register power-up is low

E1_r_clk_count[0] = DFFEAS(E1L18, GLOBAL(A1L339),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L54,  );


--E1L18 is uart_tx:transmitter|r_clk_count[0]~13 at LCCOMB_X107_Y57_N6
E1L18 = E1_r_clk_count[0] $ (VCC);

--E1L19 is uart_tx:transmitter|r_clk_count[0]~14 at LCCOMB_X107_Y57_N6
E1L19 = CARRY(E1_r_clk_count[0]);


--E1L21 is uart_tx:transmitter|r_clk_count[1]~15 at LCCOMB_X107_Y57_N8
E1L21 = (E1_r_clk_count[1] & (!E1L19)) # (!E1_r_clk_count[1] & ((E1L19) # (GND)));

--E1L22 is uart_tx:transmitter|r_clk_count[1]~16 at LCCOMB_X107_Y57_N8
E1L22 = CARRY((!E1L19) # (!E1_r_clk_count[1]));


--E1L24 is uart_tx:transmitter|r_clk_count[2]~17 at LCCOMB_X107_Y57_N10
E1L24 = (E1_r_clk_count[2] & (E1L22 $ (GND))) # (!E1_r_clk_count[2] & (!E1L22 & VCC));

--E1L25 is uart_tx:transmitter|r_clk_count[2]~18 at LCCOMB_X107_Y57_N10
E1L25 = CARRY((E1_r_clk_count[2] & !E1L22));


--E1L27 is uart_tx:transmitter|r_clk_count[3]~19 at LCCOMB_X107_Y57_N12
E1L27 = (E1_r_clk_count[3] & (!E1L25)) # (!E1_r_clk_count[3] & ((E1L25) # (GND)));

--E1L28 is uart_tx:transmitter|r_clk_count[3]~20 at LCCOMB_X107_Y57_N12
E1L28 = CARRY((!E1L25) # (!E1_r_clk_count[3]));


--E1L30 is uart_tx:transmitter|r_clk_count[4]~21 at LCCOMB_X107_Y57_N14
E1L30 = (E1_r_clk_count[4] & (E1L28 $ (GND))) # (!E1_r_clk_count[4] & (!E1L28 & VCC));

--E1L31 is uart_tx:transmitter|r_clk_count[4]~22 at LCCOMB_X107_Y57_N14
E1L31 = CARRY((E1_r_clk_count[4] & !E1L28));


--E1L33 is uart_tx:transmitter|r_clk_count[5]~23 at LCCOMB_X107_Y57_N16
E1L33 = (E1_r_clk_count[5] & (!E1L31)) # (!E1_r_clk_count[5] & ((E1L31) # (GND)));

--E1L34 is uart_tx:transmitter|r_clk_count[5]~24 at LCCOMB_X107_Y57_N16
E1L34 = CARRY((!E1L31) # (!E1_r_clk_count[5]));


--E1L36 is uart_tx:transmitter|r_clk_count[6]~25 at LCCOMB_X107_Y57_N18
E1L36 = (E1_r_clk_count[6] & (E1L34 $ (GND))) # (!E1_r_clk_count[6] & (!E1L34 & VCC));

--E1L37 is uart_tx:transmitter|r_clk_count[6]~26 at LCCOMB_X107_Y57_N18
E1L37 = CARRY((E1_r_clk_count[6] & !E1L34));


--E1L39 is uart_tx:transmitter|r_clk_count[7]~27 at LCCOMB_X107_Y57_N20
E1L39 = (E1_r_clk_count[7] & (!E1L37)) # (!E1_r_clk_count[7] & ((E1L37) # (GND)));

--E1L40 is uart_tx:transmitter|r_clk_count[7]~28 at LCCOMB_X107_Y57_N20
E1L40 = CARRY((!E1L37) # (!E1_r_clk_count[7]));


--E1L42 is uart_tx:transmitter|r_clk_count[8]~29 at LCCOMB_X107_Y57_N22
E1L42 = (E1_r_clk_count[8] & (E1L40 $ (GND))) # (!E1_r_clk_count[8] & (!E1L40 & VCC));

--E1L43 is uart_tx:transmitter|r_clk_count[8]~30 at LCCOMB_X107_Y57_N22
E1L43 = CARRY((E1_r_clk_count[8] & !E1L40));


--E1L45 is uart_tx:transmitter|r_clk_count[9]~31 at LCCOMB_X107_Y57_N24
E1L45 = (E1_r_clk_count[9] & (!E1L43)) # (!E1_r_clk_count[9] & ((E1L43) # (GND)));

--E1L46 is uart_tx:transmitter|r_clk_count[9]~32 at LCCOMB_X107_Y57_N24
E1L46 = CARRY((!E1L43) # (!E1_r_clk_count[9]));


--E1L48 is uart_tx:transmitter|r_clk_count[10]~33 at LCCOMB_X107_Y57_N26
E1L48 = (E1_r_clk_count[10] & (E1L46 $ (GND))) # (!E1_r_clk_count[10] & (!E1L46 & VCC));

--E1L49 is uart_tx:transmitter|r_clk_count[10]~34 at LCCOMB_X107_Y57_N26
E1L49 = CARRY((E1_r_clk_count[10] & !E1L46));


--E1L51 is uart_tx:transmitter|r_clk_count[11]~36 at LCCOMB_X107_Y57_N28
E1L51 = (E1_r_clk_count[11] & (!E1L49)) # (!E1_r_clk_count[11] & ((E1L49) # (GND)));

--E1L52 is uart_tx:transmitter|r_clk_count[11]~37 at LCCOMB_X107_Y57_N28
E1L52 = CARRY((!E1L49) # (!E1_r_clk_count[11]));


--E1L55 is uart_tx:transmitter|r_clk_count[12]~38 at LCCOMB_X107_Y57_N30
E1L55 = E1_r_clk_count[12] $ (!E1L52);


--D1_r_clk_count[2] is uart_rx:receiver|r_clk_count[2] at FF_X98_Y55_N11
--register power-up is low

D1_r_clk_count[2] = DFFEAS(D1L33, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[1] is uart_rx:receiver|r_clk_count[1] at FF_X98_Y55_N9
--register power-up is low

D1_r_clk_count[1] = DFFEAS(D1L30, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1_r_clk_count[0] is uart_rx:receiver|r_clk_count[0] at FF_X98_Y55_N7
--register power-up is low

D1_r_clk_count[0] = DFFEAS(D1L24, GLOBAL(A1L339),  ,  , D1L28,  ,  , D1L27,  );


--D1L24 is uart_rx:receiver|r_clk_count[0]~13 at LCCOMB_X98_Y55_N6
D1L24 = D1_r_clk_count[0] $ (VCC);

--D1L25 is uart_rx:receiver|r_clk_count[0]~14 at LCCOMB_X98_Y55_N6
D1L25 = CARRY(D1_r_clk_count[0]);


--D1L30 is uart_rx:receiver|r_clk_count[1]~15 at LCCOMB_X98_Y55_N8
D1L30 = (D1_r_clk_count[1] & (!D1L25)) # (!D1_r_clk_count[1] & ((D1L25) # (GND)));

--D1L31 is uart_rx:receiver|r_clk_count[1]~16 at LCCOMB_X98_Y55_N8
D1L31 = CARRY((!D1L25) # (!D1_r_clk_count[1]));


--D1L33 is uart_rx:receiver|r_clk_count[2]~17 at LCCOMB_X98_Y55_N10
D1L33 = (D1_r_clk_count[2] & (D1L31 $ (GND))) # (!D1_r_clk_count[2] & (!D1L31 & VCC));

--D1L34 is uart_rx:receiver|r_clk_count[2]~18 at LCCOMB_X98_Y55_N10
D1L34 = CARRY((D1_r_clk_count[2] & !D1L31));


--D1L36 is uart_rx:receiver|r_clk_count[3]~19 at LCCOMB_X98_Y55_N12
D1L36 = (D1_r_clk_count[3] & (!D1L34)) # (!D1_r_clk_count[3] & ((D1L34) # (GND)));

--D1L37 is uart_rx:receiver|r_clk_count[3]~20 at LCCOMB_X98_Y55_N12
D1L37 = CARRY((!D1L34) # (!D1_r_clk_count[3]));


--D1L39 is uart_rx:receiver|r_clk_count[4]~21 at LCCOMB_X98_Y55_N14
D1L39 = (D1_r_clk_count[4] & (D1L37 $ (GND))) # (!D1_r_clk_count[4] & (!D1L37 & VCC));

--D1L40 is uart_rx:receiver|r_clk_count[4]~22 at LCCOMB_X98_Y55_N14
D1L40 = CARRY((D1_r_clk_count[4] & !D1L37));


--D1L42 is uart_rx:receiver|r_clk_count[5]~23 at LCCOMB_X98_Y55_N16
D1L42 = (D1_r_clk_count[5] & (!D1L40)) # (!D1_r_clk_count[5] & ((D1L40) # (GND)));

--D1L43 is uart_rx:receiver|r_clk_count[5]~24 at LCCOMB_X98_Y55_N16
D1L43 = CARRY((!D1L40) # (!D1_r_clk_count[5]));


--D1L45 is uart_rx:receiver|r_clk_count[6]~25 at LCCOMB_X98_Y55_N18
D1L45 = (D1_r_clk_count[6] & (D1L43 $ (GND))) # (!D1_r_clk_count[6] & (!D1L43 & VCC));

--D1L46 is uart_rx:receiver|r_clk_count[6]~26 at LCCOMB_X98_Y55_N18
D1L46 = CARRY((D1_r_clk_count[6] & !D1L43));


--D1L48 is uart_rx:receiver|r_clk_count[7]~27 at LCCOMB_X98_Y55_N20
D1L48 = (D1_r_clk_count[7] & (!D1L46)) # (!D1_r_clk_count[7] & ((D1L46) # (GND)));

--D1L49 is uart_rx:receiver|r_clk_count[7]~28 at LCCOMB_X98_Y55_N20
D1L49 = CARRY((!D1L46) # (!D1_r_clk_count[7]));


--D1L51 is uart_rx:receiver|r_clk_count[8]~29 at LCCOMB_X98_Y55_N22
D1L51 = (D1_r_clk_count[8] & (D1L49 $ (GND))) # (!D1_r_clk_count[8] & (!D1L49 & VCC));

--D1L52 is uart_rx:receiver|r_clk_count[8]~30 at LCCOMB_X98_Y55_N22
D1L52 = CARRY((D1_r_clk_count[8] & !D1L49));


--D1L54 is uart_rx:receiver|r_clk_count[9]~31 at LCCOMB_X98_Y55_N24
D1L54 = (D1_r_clk_count[9] & (!D1L52)) # (!D1_r_clk_count[9] & ((D1L52) # (GND)));

--D1L55 is uart_rx:receiver|r_clk_count[9]~32 at LCCOMB_X98_Y55_N24
D1L55 = CARRY((!D1L52) # (!D1_r_clk_count[9]));


--D1L57 is uart_rx:receiver|r_clk_count[10]~33 at LCCOMB_X98_Y55_N26
D1L57 = (D1_r_clk_count[10] & (D1L55 $ (GND))) # (!D1_r_clk_count[10] & (!D1L55 & VCC));

--D1L58 is uart_rx:receiver|r_clk_count[10]~34 at LCCOMB_X98_Y55_N26
D1L58 = CARRY((D1_r_clk_count[10] & !D1L55));


--D1L60 is uart_rx:receiver|r_clk_count[11]~35 at LCCOMB_X98_Y55_N28
D1L60 = (D1_r_clk_count[11] & (!D1L58)) # (!D1_r_clk_count[11] & ((D1L58) # (GND)));

--D1L61 is uart_rx:receiver|r_clk_count[11]~36 at LCCOMB_X98_Y55_N28
D1L61 = CARRY((!D1L58) # (!D1_r_clk_count[11]));


--D1L63 is uart_rx:receiver|r_clk_count[12]~37 at LCCOMB_X98_Y55_N30
D1L63 = D1_r_clk_count[12] $ (!D1L61);


--r_status[0] is r_status[0] at FF_X107_Y54_N1
--register power-up is low

r_status[0] = DFFEAS(A1L614, GLOBAL(A1L339), A1L385,  , A1L573,  ,  ,  ,  );


--r_status[1] is r_status[1] at FF_X107_Y54_N23
--register power-up is low

r_status[1] = DFFEAS(A1L613, GLOBAL(A1L339), A1L385,  , A1L573,  ,  ,  ,  );


--r_status[2] is r_status[2] at FF_X107_Y54_N5
--register power-up is low

r_status[2] = DFFEAS(A1L565, GLOBAL(A1L339), A1L385,  , A1L573,  ,  ,  ,  );


--r_status[3] is r_status[3] at FF_X107_Y54_N11
--register power-up is low

r_status[3] = DFFEAS(A1L574, GLOBAL(A1L339), A1L385,  , A1L573,  ,  ,  ,  );


--C1L6 is fifo:fifo_rx|Equal2~0 at LCCOMB_X105_Y52_N28
C1L6 = (!C1_r_fifo_count[0] & (!C1_r_fifo_count[4] & !C1_r_fifo_count[2]));


--C1L7 is fifo:fifo_rx|Equal2~1 at LCCOMB_X105_Y52_N30
C1L7 = (C1L6 & (C1_r_fifo_count[1] & C1_r_fifo_count[3]));


--C1L41Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9] at FF_X107_Y52_N21
--register power-up is low

C1L41Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[0],  ,  , VCC);


--C1L42Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10] at FF_X107_Y52_N27
--register power-up is low

C1L42Q = DFFEAS(C1L43, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L30Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1] at FF_X103_Y51_N11
--register power-up is low

C1L30Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1_r_wr_index[0],  ,  , VCC);


--C1L32Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3] at FF_X103_Y51_N19
--register power-up is low

C1L32Q = DFFEAS(C1L33, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L34Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4] at FF_X103_Y51_N29
--register power-up is low

C1L34Q = DFFEAS(C1L35, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L31Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2] at FF_X103_Y51_N17
--register power-up is low

C1L31Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1L82,  ,  , VCC);


--C1L65 is fifo:fifo_rx|r_fifo_data~13 at LCCOMB_X103_Y51_N16
C1L65 = (C1L30Q & (C1L31Q & (C1L34Q $ (!C1L32Q)))) # (!C1L30Q & (!C1L31Q & (C1L34Q $ (!C1L32Q))));


--C1L29Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0] at FF_X103_Y51_N13
--register power-up is low

C1L29Q = DFFEAS(C1L76, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L36Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5] at FF_X103_Y51_N21
--register power-up is low

C1L36Q = DFFEAS(C1L37, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L39Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7] at FF_X103_Y51_N1
--register power-up is low

C1L39Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1_r_wr_index[3],  ,  , VCC);


--C1L40Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8] at FF_X103_Y51_N27
--register power-up is low

C1L40Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1L88,  ,  , VCC);


--C1L38Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6] at FF_X103_Y51_N9
--register power-up is low

C1L38Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1L87,  ,  , VCC);


--C1L66 is fifo:fifo_rx|r_fifo_data~14 at LCCOMB_X103_Y51_N8
C1L66 = (C1L40Q & (C1L39Q & (C1L38Q $ (!C1L36Q)))) # (!C1L40Q & (!C1L39Q & (C1L38Q $ (!C1L36Q))));


--C1L67 is fifo:fifo_rx|r_fifo_data~15 at LCCOMB_X103_Y51_N10
C1L67 = (C1L29Q & (C1L66 & C1L65));


--C1L68 is fifo:fifo_rx|r_fifo_data~16 at LCCOMB_X107_Y52_N20
C1L68 = (C1L42Q & ((C1L67 & (C1L41Q)) # (!C1L67 & ((G1_ram_block1a0))))) # (!C1L42Q & (((C1L41Q))));


--C1L44Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11] at FF_X107_Y51_N1
--register power-up is low

C1L44Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[1],  ,  , VCC);


--C1L45Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12] at FF_X107_Y51_N19
--register power-up is low

C1L45Q = DFFEAS(C1L46, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L69 is fifo:fifo_rx|r_fifo_data~17 at LCCOMB_X107_Y51_N0
C1L69 = (C1L67 & (((C1L44Q)))) # (!C1L67 & ((C1L45Q & ((G1_ram_block1a1))) # (!C1L45Q & (C1L44Q))));


--C1L47Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13] at FF_X105_Y51_N9
--register power-up is low

C1L47Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[2],  ,  , VCC);


--C1L48Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14] at FF_X105_Y51_N1
--register power-up is low

C1L48Q = DFFEAS(C1L49, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L70 is fifo:fifo_rx|r_fifo_data~18 at LCCOMB_X105_Y51_N8
C1L70 = (C1L67 & (((C1L47Q)))) # (!C1L67 & ((C1L48Q & (G1_ram_block1a2)) # (!C1L48Q & ((C1L47Q)))));


--C1L50Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15] at FF_X105_Y51_N31
--register power-up is low

C1L50Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[3],  ,  , VCC);


--C1L51Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16] at FF_X105_Y51_N11
--register power-up is low

C1L51Q = DFFEAS(C1L52, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L71 is fifo:fifo_rx|r_fifo_data~19 at LCCOMB_X105_Y51_N30
C1L71 = (C1L51Q & ((C1L67 & (C1L50Q)) # (!C1L67 & ((G1_ram_block1a3))))) # (!C1L51Q & (((C1L50Q))));


--C1L53Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17] at FF_X105_Y51_N15
--register power-up is low

C1L53Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[4],  ,  , VCC);


--C1L54Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18] at FF_X105_Y51_N23
--register power-up is low

C1L54Q = DFFEAS(C1L55, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L72 is fifo:fifo_rx|r_fifo_data~20 at LCCOMB_X105_Y51_N14
C1L72 = (C1L54Q & ((C1L67 & (C1L53Q)) # (!C1L67 & ((G1_ram_block1a4))))) # (!C1L54Q & (((C1L53Q))));


--C1L56Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19] at FF_X105_Y51_N25
--register power-up is low

C1L56Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[5],  ,  , VCC);


--C1L57Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20] at FF_X105_Y51_N27
--register power-up is low

C1L57Q = DFFEAS(C1L58, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L73 is fifo:fifo_rx|r_fifo_data~21 at LCCOMB_X105_Y51_N24
C1L73 = (C1L57Q & ((C1L67 & (C1L56Q)) # (!C1L67 & ((G1_ram_block1a5))))) # (!C1L57Q & (((C1L56Q))));


--C1L59Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21] at FF_X105_Y51_N3
--register power-up is low

C1L59Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[6],  ,  , VCC);


--C1L60Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22] at FF_X105_Y51_N13
--register power-up is low

C1L60Q = DFFEAS(C1L61, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L74 is fifo:fifo_rx|r_fifo_data~22 at LCCOMB_X105_Y51_N2
C1L74 = (C1L60Q & ((C1L67 & (C1L59Q)) # (!C1L67 & ((G1_ram_block1a6))))) # (!C1L60Q & (((C1L59Q))));


--C1L62Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23] at FF_X107_Y51_N13
--register power-up is low

C1L62Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_rx_wr_data[7],  ,  , VCC);


--C1L63Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24] at FF_X107_Y51_N15
--register power-up is low

C1L63Q = DFFEAS(C1L64, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1L75 is fifo:fifo_rx|r_fifo_data~23 at LCCOMB_X107_Y51_N12
C1L75 = (C1L67 & (((C1L62Q)))) # (!C1L67 & ((C1L63Q & ((G1_ram_block1a7))) # (!C1L63Q & (C1L62Q))));


--C1L8 is fifo:fifo_rx|Equal3~0 at LCCOMB_X105_Y52_N16
C1L8 = (!C1_r_fifo_count[3] & (!C1_r_fifo_count[1] & C1L6));


--C2L7 is fifo:fifo_tx|Equal3~0 at LCCOMB_X108_Y55_N28
C2L7 = (!C2_r_fifo_count[2] & (!C2_r_fifo_count[4] & !C2_r_fifo_count[0]));


--C2L6 is fifo:fifo_tx|Equal2~0 at LCCOMB_X108_Y55_N26
C2L6 = ((!C2L7) # (!C2_r_fifo_count[3])) # (!C2_r_fifo_count[1]);


--C2L42Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9] at FF_X103_Y55_N29
--register power-up is low

C2L42Q = DFFEAS(C2L43, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L44Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10] at FF_X103_Y55_N31
--register power-up is low

C2L44Q = DFFEAS(C2L45, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L30Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1] at FF_X107_Y55_N29
--register power-up is low

C2L30Q = DFFEAS(C2L31, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L33Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3] at FF_X107_Y55_N19
--register power-up is low

C2L33Q = DFFEAS(C2L34, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L35Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4] at FF_X103_Y55_N17
--register power-up is low

C2L35Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C2L92,  ,  , VCC);


--C2L32Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[2] at FF_X107_Y55_N25
--register power-up is low

C2L32Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C2L89,  ,  , VCC);


--C2L71 is fifo:fifo_tx|r_fifo_data~13 at LCCOMB_X107_Y55_N24
C2L71 = (C2L35Q & (C2L33Q & (C2L32Q $ (!C2L30Q)))) # (!C2L35Q & (!C2L33Q & (C2L32Q $ (!C2L30Q))));


--C2L29Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[0] at FF_X108_Y55_N5
--register power-up is low

C2L29Q = DFFEAS(C2L82, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L36Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5] at FF_X107_Y55_N3
--register power-up is low

C2L36Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C2_r_wr_index[2],  ,  , VCC);


--C2L39Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7] at FF_X107_Y55_N21
--register power-up is low

C2L39Q = DFFEAS(C2L40, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L41Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[8] at FF_X103_Y55_N11
--register power-up is low

C2L41Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C2L95,  ,  , VCC);


--C2L37Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[6] at FF_X103_Y55_N21
--register power-up is low

C2L37Q = DFFEAS(C2L38, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L72 is fifo:fifo_tx|r_fifo_data~14 at LCCOMB_X107_Y55_N2
C2L72 = (C2L41Q & (C2L39Q & (C2L37Q $ (!C2L36Q)))) # (!C2L41Q & (!C2L39Q & (C2L37Q $ (!C2L36Q))));


--C2L73 is fifo:fifo_tx|r_fifo_data~15 at LCCOMB_X107_Y55_N26
C2L73 = (C2L29Q & (C2L71 & C2L72));


--C2L74 is fifo:fifo_tx|r_fifo_data~16 at LCCOMB_X103_Y55_N6
C2L74 = (C2L44Q & ((C2L73 & (C2L42Q)) # (!C2L73 & ((G2_ram_block1a0))))) # (!C2L44Q & (C2L42Q));


--C2L46Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11] at FF_X106_Y55_N1
--register power-up is low

C2L46Q = DFFEAS(C2L47, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L48Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12] at FF_X105_Y57_N29
--register power-up is low

C2L48Q = DFFEAS(C2L49, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L75 is fifo:fifo_tx|r_fifo_data~17 at LCCOMB_X105_Y55_N18
C2L75 = (C2L73 & (C2L46Q)) # (!C2L73 & ((C2L48Q & ((G2_ram_block1a1))) # (!C2L48Q & (C2L46Q))));


--C2L50Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13] at FF_X106_Y55_N23
--register power-up is low

C2L50Q = DFFEAS(C2L51, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L52Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14] at FF_X103_Y55_N25
--register power-up is low

C2L52Q = DFFEAS(C2L53, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L76 is fifo:fifo_tx|r_fifo_data~18 at LCCOMB_X105_Y55_N20
C2L76 = (C2L73 & (C2L50Q)) # (!C2L73 & ((C2L52Q & ((G2_ram_block1a2))) # (!C2L52Q & (C2L50Q))));


--C2L54Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15] at FF_X106_Y55_N13
--register power-up is low

C2L54Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_tx_wr_data[3],  ,  , VCC);


--C2L55Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16] at FF_X105_Y56_N17
--register power-up is low

C2L55Q = DFFEAS(C2L56, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L77 is fifo:fifo_tx|r_fifo_data~19 at LCCOMB_X105_Y55_N14
C2L77 = (C2L55Q & ((C2L73 & (C2L54Q)) # (!C2L73 & ((G2_ram_block1a3))))) # (!C2L55Q & (C2L54Q));


--C2L57Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17] at FF_X106_Y55_N3
--register power-up is low

C2L57Q = DFFEAS(C2L58, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L59Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18] at FF_X105_Y56_N27
--register power-up is low

C2L59Q = DFFEAS(C2L60, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L78 is fifo:fifo_tx|r_fifo_data~20 at LCCOMB_X105_Y55_N30
C2L78 = (C2L59Q & ((C2L73 & (C2L57Q)) # (!C2L73 & ((G2_ram_block1a4))))) # (!C2L59Q & (C2L57Q));


--C2L61Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19] at FF_X106_Y55_N25
--register power-up is low

C2L61Q = DFFEAS(C2L62, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L63Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20] at FF_X106_Y55_N31
--register power-up is low

C2L63Q = DFFEAS(C2L64, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L79 is fifo:fifo_tx|r_fifo_data~21 at LCCOMB_X105_Y55_N22
C2L79 = (C2L63Q & ((C2L73 & (C2L61Q)) # (!C2L73 & ((G2_ram_block1a5))))) # (!C2L63Q & (C2L61Q));


--C2L65Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21] at FF_X106_Y55_N21
--register power-up is low

C2L65Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_tx_wr_data[6],  ,  , VCC);


--C2L66Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22] at FF_X105_Y56_N9
--register power-up is low

C2L66Q = DFFEAS(C2L67, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L80 is fifo:fifo_tx|r_fifo_data~22 at LCCOMB_X105_Y55_N10
C2L80 = (C2L66Q & ((C2L73 & (C2L65Q)) # (!C2L73 & ((G2_ram_block1a6))))) # (!C2L66Q & (C2L65Q));


--C2L68Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23] at FF_X106_Y55_N7
--register power-up is low

C2L68Q = DFFEAS( , GLOBAL(A1L339),  ,  ,  , r_fifo_tx_wr_data[7],  ,  , VCC);


--C2L69Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24] at FF_X105_Y56_N31
--register power-up is low

C2L69Q = DFFEAS(C2L70, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L81 is fifo:fifo_tx|r_fifo_data~23 at LCCOMB_X105_Y55_N4
C2L81 = (C2L69Q & ((C2L73 & (C2L68Q)) # (!C2L73 & ((G2_ram_block1a7))))) # (!C2L69Q & (C2L68Q));


--C2L8 is fifo:fifo_tx|Equal3~1 at LCCOMB_X108_Y55_N10
C2L8 = (!C2_r_fifo_count[1] & (!C2_r_fifo_count[3] & C2L7));


--E1_o_tx_active is uart_tx:transmitter|o_tx_active at FF_X105_Y57_N23
--register power-up is low

E1_o_tx_active = DFFEAS(E1L78, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_o_tx_serial is uart_tx:transmitter|o_tx_serial at FF_X105_Y57_N21
--register power-up is low

E1_o_tx_serial = DFFEAS(E1L81, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_done is uart_tx:transmitter|r_tx_done at FF_X105_Y57_N7
--register power-up is low

E1_r_tx_done = DFFEAS(E1L83, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_dv is uart_rx:receiver|r_rx_dv at FF_X99_Y55_N9
--register power-up is low

D1_r_rx_dv = DFFEAS(D1L94, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--r_data_in[0] is r_data_in[0] at FF_X106_Y51_N29
--register power-up is low

r_data_in[0] = DFFEAS(A1L481, GLOBAL(A1L339), A1L385,  , A1L607,  ,  ,  ,  );


--r_data_in[1] is r_data_in[1] at FF_X106_Y51_N15
--register power-up is low

r_data_in[1] = DFFEAS(A1L483, GLOBAL(A1L339), A1L385,  , A1L607,  ,  ,  ,  );


--r_data_in[2] is r_data_in[2] at FF_X106_Y51_N5
--register power-up is low

r_data_in[2] = DFFEAS( , GLOBAL(A1L339), A1L385,  , A1L607, r_fifo_data_in[2],  ,  , VCC);


--r_data_in[3] is r_data_in[3] at FF_X106_Y51_N11
--register power-up is low

r_data_in[3] = DFFEAS( , GLOBAL(A1L339), A1L385,  , A1L607, r_fifo_data_in[3],  ,  , VCC);


--r_data_in[4] is r_data_in[4] at FF_X106_Y51_N21
--register power-up is low

r_data_in[4] = DFFEAS(A1L487, GLOBAL(A1L339), A1L385,  , A1L607,  ,  ,  ,  );


--r_data_in[5] is r_data_in[5] at FF_X106_Y51_N31
--register power-up is low

r_data_in[5] = DFFEAS( , GLOBAL(A1L339), A1L385,  , A1L607, r_fifo_data_in[5],  ,  , VCC);


--r_data_in[6] is r_data_in[6] at FF_X106_Y51_N1
--register power-up is low

r_data_in[6] = DFFEAS(A1L490, GLOBAL(A1L339), A1L385,  , A1L607,  ,  ,  ,  );


--r_data_in[7] is r_data_in[7] at FF_X106_Y51_N19
--register power-up is low

r_data_in[7] = DFFEAS(A1L492, GLOBAL(A1L339), A1L385,  , A1L607,  ,  ,  ,  );


--r_sm_main.s_put_fifo_data is r_sm_main.s_put_fifo_data at FF_X108_Y54_N17
--register power-up is low

r_sm_main.s_put_fifo_data = DFFEAS(A1L611, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--r_sm_main.s_get_fifo_data is r_sm_main.s_get_fifo_data at FF_X109_Y52_N25
--register power-up is low

r_sm_main.s_get_fifo_data = DFFEAS(A1L606, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--r_sm_main.s_clear is r_sm_main.s_clear at FF_X107_Y52_N29
--register power-up is low

r_sm_main.s_clear = DFFEAS(A1L612, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--A1L614 is Selector8~0 at LCCOMB_X107_Y54_N0
A1L614 = (r_sm_main.s_put_fifo_data) # ((r_sm_main.s_get_fifo_data) # (r_sm_main.s_clear));


--r_sm_main.s_calculus is r_sm_main.s_calculus at FF_X107_Y54_N13
--register power-up is low

r_sm_main.s_calculus = DFFEAS(A1L608, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--A1L397 is LessThan1~0 at LCCOMB_X108_Y54_N6
A1L397 = (!delay_2[20] & (!delay_2[19] & (!delay_2[13] & !delay_2[16])));


--A1L398 is LessThan1~1 at LCCOMB_X109_Y55_N4
A1L398 = ((!delay_2[8] & ((!delay_2[6]) # (!delay_2[7])))) # (!delay_2[9]);


--A1L399 is LessThan1~2 at LCCOMB_X109_Y55_N2
A1L399 = ((!delay_2[10]) # (!delay_2[11])) # (!delay_2[12]);


--A1L400 is LessThan1~3 at LCCOMB_X108_Y54_N8
A1L400 = (A1L397 & (!delay_2[14] & ((A1L399) # (A1L398))));


--A1L401 is LessThan1~4 at LCCOMB_X109_Y54_N30
A1L401 = (((!delay_2[22]) # (!delay_2[21])) # (!delay_2[23])) # (!delay_2[24]);


--A1L402 is LessThan1~5 at LCCOMB_X109_Y54_N28
A1L402 = (delay_2[17] & (delay_2[18] & ((delay_2[16]) # (delay_2[15]))));


--A1L403 is LessThan1~6 at LCCOMB_X109_Y54_N26
A1L403 = (A1L401) # ((!delay_2[20] & (!A1L402 & !delay_2[19])));


--A1L567 is r_status[3]~0 at LCCOMB_X108_Y54_N10
A1L567 = (!delay_2[25] & ((A1L400) # (A1L403)));


--A1L568 is r_status[3]~1 at LCCOMB_X108_Y54_N28
A1L568 = (r_sm_main.s_calculus & ((A1L567) # (!delay_2[26])));


--A1L390 is LessThan0~0 at LCCOMB_X105_Y53_N26
A1L390 = (((!delay_1[23]) # (!delay_1[21])) # (!delay_1[22])) # (!delay_1[24]);


--A1L391 is LessThan0~1 at LCCOMB_X105_Y53_N28
A1L391 = (delay_1[17] & (delay_1[18] & ((delay_1[16]) # (delay_1[15]))));


--A1L392 is LessThan0~2 at LCCOMB_X105_Y53_N30
A1L392 = (A1L390) # ((!delay_1[20] & (!delay_1[19] & !A1L391)));


--A1L393 is LessThan0~3 at LCCOMB_X105_Y54_N4
A1L393 = ((!delay_1[8] & ((!delay_1[7]) # (!delay_1[6])))) # (!delay_1[9]);


--A1L394 is LessThan0~4 at LCCOMB_X105_Y54_N2
A1L394 = (((A1L393) # (!delay_1[12])) # (!delay_1[10])) # (!delay_1[11]);


--A1L395 is LessThan0~5 at LCCOMB_X105_Y52_N20
A1L395 = (!delay_1[20] & (!delay_1[16] & !delay_1[19]));


--A1L396 is LessThan0~6 at LCCOMB_X105_Y52_N18
A1L396 = (!delay_1[14] & (!delay_1[13] & A1L395));


--A1L569 is r_status[3]~2 at LCCOMB_X105_Y52_N0
A1L569 = (!delay_1[25] & ((A1L392) # ((A1L394 & A1L396))));


--A1L570 is r_status[3]~3 at LCCOMB_X105_Y52_N2
A1L570 = (r_sm_main.s_get_fifo_data & ((A1L569) # (!delay_1[26])));


--A1L404 is LessThan2~0 at LCCOMB_X106_Y53_N30
A1L404 = (!delay_3[25] & (!delay_3[20] & (!delay_3[13] & !delay_3[19])));


--A1L405 is LessThan2~1 at LCCOMB_X106_Y54_N4
A1L405 = (((!delay_3[12]) # (!delay_3[11])) # (!delay_3[10])) # (!delay_3[9]);


--A1L406 is LessThan2~2 at LCCOMB_X106_Y54_N2
A1L406 = (!A1L405 & ((delay_3[8]) # ((delay_3[7] & delay_3[6]))));


--A1L407 is LessThan2~3 at LCCOMB_X107_Y52_N14
A1L407 = (!delay_3[14] & (!delay_3[16] & (A1L404 & !A1L406)));


--A1L408 is LessThan2~4 at LCCOMB_X106_Y53_N28
A1L408 = (!delay_3[20] & (!delay_3[25] & !delay_3[19]));


--A1L409 is LessThan2~5 at LCCOMB_X107_Y53_N8
A1L409 = (((!delay_3[15] & !delay_3[16])) # (!delay_3[18])) # (!delay_3[17]);


--A1L410 is LessThan2~6 at LCCOMB_X106_Y53_N26
A1L410 = (((!delay_3[23]) # (!delay_3[21])) # (!delay_3[22])) # (!delay_3[24]);


--A1L411 is LessThan2~7 at LCCOMB_X107_Y52_N12
A1L411 = (delay_3[25] & (((A1L408 & A1L409)))) # (!delay_3[25] & ((A1L410) # ((A1L408 & A1L409))));


--A1L571 is r_status[3]~4 at LCCOMB_X107_Y52_N22
A1L571 = (r_sm_main.s_put_fifo_data & (((A1L407) # (A1L411)) # (!delay_3[26])));


--A1L412 is LessThan3~0 at LCCOMB_X108_Y52_N26
A1L412 = (!delay_4[20] & (!delay_4[13] & (!delay_4[25] & !delay_4[19])));


--A1L413 is LessThan3~1 at LCCOMB_X108_Y53_N4
A1L413 = (((!delay_4[12]) # (!delay_4[9])) # (!delay_4[10])) # (!delay_4[11]);


--A1L414 is LessThan3~2 at LCCOMB_X108_Y53_N2
A1L414 = (!A1L413 & ((delay_4[8]) # ((delay_4[7] & delay_4[6]))));


--A1L415 is LessThan3~3 at LCCOMB_X107_Y52_N0
A1L415 = (!delay_4[16] & (!delay_4[14] & (!A1L414 & A1L412)));


--A1L416 is LessThan3~4 at LCCOMB_X109_Y52_N6
A1L416 = (!delay_4[20] & (!delay_4[25] & !delay_4[19]));


--A1L417 is LessThan3~5 at LCCOMB_X108_Y52_N28
A1L417 = (((!delay_4[16] & !delay_4[15])) # (!delay_4[18])) # (!delay_4[17]);


--A1L418 is LessThan3~6 at LCCOMB_X109_Y52_N0
A1L418 = (((!delay_4[23]) # (!delay_4[22])) # (!delay_4[24])) # (!delay_4[21]);


--A1L419 is LessThan3~7 at LCCOMB_X108_Y52_N30
A1L419 = (delay_4[25] & (A1L417 & ((A1L416)))) # (!delay_4[25] & ((A1L418) # ((A1L417 & A1L416))));


--A1L572 is r_status[3]~5 at LCCOMB_X107_Y52_N6
A1L572 = (r_sm_main.s_clear & (((A1L419) # (A1L415)) # (!delay_4[26])));


--A1L573 is r_status[3]~6 at LCCOMB_X107_Y54_N30
A1L573 = (!A1L570 & (!A1L568 & (!A1L571 & !A1L572)));


--A1L613 is Selector7~0 at LCCOMB_X107_Y54_N22
A1L613 = (!r_sm_main.s_calculus & !r_sm_main.s_get_fifo_data);


--r_fifo_rx_wr_en is r_fifo_rx_wr_en at FF_X105_Y52_N25
--register power-up is low

r_fifo_rx_wr_en = DFFEAS(A1L534, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--r_fifo_rx_rd_en is r_fifo_rx_rd_en at FF_X109_Y52_N11
--register power-up is low

r_fifo_rx_rd_en = DFFEAS(A1L616, GLOBAL(A1L339),  ,  , A1L385,  ,  ,  ,  );


--C1L9 is fifo:fifo_rx|p_control~0 at LCCOMB_X105_Y52_N22
C1L9 = (!r_fifo_rx_rd_en & r_fifo_rx_wr_en);


--C1L17 is fifo:fifo_rx|r_fifo_count[1]~13 at LCCOMB_X105_Y52_N4
C1L17 = (r_fifo_rx_wr_en $ (r_fifo_rx_rd_en)) # (!A1L384);


--r_fifo_rx_wr_data[0] is r_fifo_rx_wr_data[0] at FF_X101_Y51_N1
--register power-up is low

r_fifo_rx_wr_data[0] = DFFEAS(A1L518, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--C1L76 is fifo:fifo_rx|r_fifo_data~24 at LCCOMB_X103_Y51_N12
C1L76 = (r_fifo_rx_wr_en & A1L384);


--C1_r_wr_index[0] is fifo:fifo_rx|r_wr_index[0] at FF_X103_Y51_N15
--register power-up is low

C1_r_wr_index[0] = DFFEAS(C1L96, GLOBAL(A1L339),  ,  , C1L92,  ,  ,  ,  );


--C1_r_wr_index[1] is fifo:fifo_rx|r_wr_index[1] at FF_X103_Y51_N25
--register power-up is low

C1_r_wr_index[1] = DFFEAS(C1L97, GLOBAL(A1L339),  ,  , C1L92,  ,  ,  ,  );


--C1_r_wr_index[2] is fifo:fifo_rx|r_wr_index[2] at FF_X103_Y51_N3
--register power-up is low

C1_r_wr_index[2] = DFFEAS(C1L98, GLOBAL(A1L339),  ,  , C1L92,  ,  ,  ,  );


--C1_r_wr_index[3] is fifo:fifo_rx|r_wr_index[3] at FF_X103_Y51_N23
--register power-up is low

C1_r_wr_index[3] = DFFEAS(C1L99, GLOBAL(A1L339),  ,  , C1L92,  ,  ,  ,  );


--C1_r_rd_index[0] is fifo:fifo_rx|r_rd_index[0] at FF_X109_Y52_N17
--register power-up is low

C1_r_rd_index[0] = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1L82,  ,  , VCC);


--C1L82 is fifo:fifo_rx|r_rd_index~0 at LCCOMB_X109_Y52_N22
C1L82 = (A1L384 & (C1_r_rd_index[0] $ (((r_fifo_rx_rd_en & !C1L8)))));


--C1L83 is fifo:fifo_rx|r_rd_index~1 at LCCOMB_X109_Y52_N12
C1L83 = (A1L384 & ((C1L8) # (!r_fifo_rx_rd_en)));


--C1_r_rd_index[3] is fifo:fifo_rx|r_rd_index[3] at FF_X109_Y52_N3
--register power-up is low

C1_r_rd_index[3] = DFFEAS(C1L88, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[1] is fifo:fifo_rx|r_rd_index[1] at FF_X109_Y52_N9
--register power-up is low

C1_r_rd_index[1] = DFFEAS(C1L85, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[2] is fifo:fifo_rx|r_rd_index[2] at FF_X109_Y52_N15
--register power-up is low

C1_r_rd_index[2] = DFFEAS( , GLOBAL(A1L339),  ,  ,  , C1L87,  ,  , VCC);


--C1L5 is fifo:fifo_rx|Equal1~0 at LCCOMB_X109_Y52_N28
C1L5 = (!C1_r_rd_index[2] & (C1_r_rd_index[0] & (!C1_r_rd_index[1] & C1_r_rd_index[3])));


--C1L84 is fifo:fifo_rx|r_rd_index~2 at LCCOMB_X109_Y52_N18
C1L84 = (r_fifo_rx_rd_en & (!C1L5 & (A1L384 & !C1L8)));


--C1L85 is fifo:fifo_rx|r_rd_index~3 at LCCOMB_X109_Y52_N8
C1L85 = (C1_r_rd_index[1] & ((C1L83) # ((!C1_r_rd_index[0] & C1L84)))) # (!C1_r_rd_index[1] & (((C1_r_rd_index[0] & C1L84))));


--C1L86 is fifo:fifo_rx|r_rd_index~4 at LCCOMB_X109_Y52_N4
C1L86 = (r_fifo_rx_rd_en & (A1L384 & !C1L8));


--C1L3 is fifo:fifo_rx|Add3~0 at LCCOMB_X109_Y52_N14
C1L3 = C1_r_rd_index[2] $ (((C1_r_rd_index[1] & C1_r_rd_index[0])));


--C1L87 is fifo:fifo_rx|r_rd_index~5 at LCCOMB_X109_Y52_N30
C1L87 = (C1_r_rd_index[2] & ((C1L83) # ((C1L3 & C1L86)))) # (!C1_r_rd_index[2] & (C1L3 & (C1L86)));


--C1L4 is fifo:fifo_rx|Add3~1 at LCCOMB_X109_Y52_N16
C1L4 = C1_r_rd_index[3] $ (((C1_r_rd_index[2] & (C1_r_rd_index[1] & C1_r_rd_index[0]))));


--C1L88 is fifo:fifo_rx|r_rd_index~6 at LCCOMB_X109_Y52_N2
C1L88 = (C1L4 & ((C1L84) # ((C1_r_rd_index[3] & C1L83)))) # (!C1L4 & (((C1_r_rd_index[3] & C1L83))));


--r_fifo_rx_wr_data[1] is r_fifo_rx_wr_data[1] at FF_X105_Y51_N29
--register power-up is low

r_fifo_rx_wr_data[1] = DFFEAS(A1L520, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[2] is r_fifo_rx_wr_data[2] at FF_X105_Y51_N17
--register power-up is low

r_fifo_rx_wr_data[2] = DFFEAS(A1L522, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[3] is r_fifo_rx_wr_data[3] at FF_X105_Y51_N5
--register power-up is low

r_fifo_rx_wr_data[3] = DFFEAS(A1L524, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[4] is r_fifo_rx_wr_data[4] at FF_X105_Y51_N7
--register power-up is low

r_fifo_rx_wr_data[4] = DFFEAS(A1L526, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[5] is r_fifo_rx_wr_data[5] at FF_X105_Y51_N21
--register power-up is low

r_fifo_rx_wr_data[5] = DFFEAS(A1L528, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[6] is r_fifo_rx_wr_data[6] at FF_X105_Y51_N19
--register power-up is low

r_fifo_rx_wr_data[6] = DFFEAS(A1L530, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_rx_wr_data[7] is r_fifo_rx_wr_data[7] at FF_X101_Y51_N7
--register power-up is low

r_fifo_rx_wr_data[7] = DFFEAS(A1L532, GLOBAL(A1L339),  ,  , A1L517,  ,  ,  ,  );


--r_fifo_tx_wr_en is r_fifo_tx_wr_en at FF_X107_Y52_N25
--register power-up is low

r_fifo_tx_wr_en = DFFEAS(A1L555, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--r_tx_dv is r_tx_dv at FF_X107_Y55_N9
--register power-up is low

r_tx_dv = DFFEAS(A1L585, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L9 is fifo:fifo_tx|p_control~0 at LCCOMB_X108_Y55_N12
C2L9 = (r_fifo_tx_wr_en & !r_tx_dv);


--C2L20 is fifo:fifo_tx|r_fifo_count[2]~13 at LCCOMB_X108_Y55_N14
C2L20 = (r_fifo_tx_wr_en $ (r_tx_dv)) # (!A1L384);


--r_fifo_tx_wr_data[0] is r_fifo_tx_wr_data[0] at FF_X106_Y55_N9
--register power-up is low

r_fifo_tx_wr_data[0] = DFFEAS(A1L538, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--C2L82 is fifo:fifo_tx|r_fifo_data~24 at LCCOMB_X108_Y55_N4
C2L82 = (A1L384 & r_fifo_tx_wr_en);


--C2_r_wr_index[0] is fifo:fifo_tx|r_wr_index[0] at FF_X107_Y55_N7
--register power-up is low

C2_r_wr_index[0] = DFFEAS(C2L103, GLOBAL(A1L339),  ,  , C2L99,  ,  ,  ,  );


--C2_r_wr_index[1] is fifo:fifo_tx|r_wr_index[1] at FF_X107_Y55_N17
--register power-up is low

C2_r_wr_index[1] = DFFEAS(C2L104, GLOBAL(A1L339),  ,  , C2L99,  ,  ,  ,  );


--C2_r_wr_index[2] is fifo:fifo_tx|r_wr_index[2] at FF_X107_Y55_N23
--register power-up is low

C2_r_wr_index[2] = DFFEAS(C2L105, GLOBAL(A1L339),  ,  , C2L99,  ,  ,  ,  );


--C2_r_wr_index[3] is fifo:fifo_tx|r_wr_index[3] at FF_X107_Y55_N1
--register power-up is low

C2_r_wr_index[3] = DFFEAS(C2L106, GLOBAL(A1L339),  ,  , C2L99,  ,  ,  ,  );


--C2_r_rd_index[0] is fifo:fifo_tx|r_rd_index[0] at FF_X103_Y55_N19
--register power-up is low

C2_r_rd_index[0] = DFFEAS(C2L85, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L89 is fifo:fifo_tx|r_rd_index~0 at LCCOMB_X103_Y55_N0
C2L89 = (A1L384 & (C2_r_rd_index[0] $ (((r_tx_dv & !C2L8)))));


--C2L90 is fifo:fifo_tx|r_rd_index~1 at LCCOMB_X103_Y55_N2
C2L90 = (A1L384 & ((C2L8) # (!r_tx_dv)));


--C2_r_rd_index[3] is fifo:fifo_tx|r_rd_index[3] at FF_X103_Y55_N5
--register power-up is low

C2_r_rd_index[3] = DFFEAS(C2L95, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[1] is fifo:fifo_tx|r_rd_index[1] at FF_X103_Y55_N23
--register power-up is low

C2_r_rd_index[1] = DFFEAS(C2L92, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[2] is fifo:fifo_tx|r_rd_index[2] at FF_X103_Y55_N9
--register power-up is low

C2_r_rd_index[2] = DFFEAS(C2L94, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--C2L5 is fifo:fifo_tx|Equal1~0 at LCCOMB_X103_Y55_N26
C2L5 = (!C2_r_rd_index[1] & (C2_r_rd_index[0] & (C2_r_rd_index[3] & !C2_r_rd_index[2])));


--C2L91 is fifo:fifo_tx|r_rd_index~2 at LCCOMB_X103_Y55_N12
C2L91 = (!C2L5 & (r_tx_dv & (A1L384 & !C2L8)));


--C2L92 is fifo:fifo_tx|r_rd_index~3 at LCCOMB_X103_Y55_N22
C2L92 = (C2_r_rd_index[1] & ((C2L90) # ((C2L91 & !C2_r_rd_index[0])))) # (!C2_r_rd_index[1] & (C2L91 & (C2_r_rd_index[0])));


--C2L93 is fifo:fifo_tx|r_rd_index~4 at LCCOMB_X103_Y55_N16
C2L93 = (r_tx_dv & (A1L384 & !C2L8));


--C2L3 is fifo:fifo_tx|Add3~0 at LCCOMB_X103_Y55_N10
C2L3 = C2_r_rd_index[2] $ (((C2_r_rd_index[1] & C2_r_rd_index[0])));


--C2L94 is fifo:fifo_tx|r_rd_index~5 at LCCOMB_X103_Y55_N8
C2L94 = (C2L3 & ((C2L93) # ((C2_r_rd_index[2] & C2L90)))) # (!C2L3 & (((C2_r_rd_index[2] & C2L90))));


--C2L4 is fifo:fifo_tx|Add3~1 at LCCOMB_X103_Y55_N14
C2L4 = C2_r_rd_index[3] $ (((C2_r_rd_index[1] & (C2_r_rd_index[0] & C2_r_rd_index[2]))));


--C2L95 is fifo:fifo_tx|r_rd_index~6 at LCCOMB_X103_Y55_N4
C2L95 = (C2L91 & ((C2L4) # ((C2_r_rd_index[3] & C2L90)))) # (!C2L91 & (((C2_r_rd_index[3] & C2L90))));


--r_fifo_tx_wr_data[1] is r_fifo_tx_wr_data[1] at FF_X106_Y55_N11
--register power-up is low

r_fifo_tx_wr_data[1] = DFFEAS(A1L540, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[2] is r_fifo_tx_wr_data[2] at FF_X106_Y55_N17
--register power-up is low

r_fifo_tx_wr_data[2] = DFFEAS(A1L542, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[3] is r_fifo_tx_wr_data[3] at FF_X106_Y55_N27
--register power-up is low

r_fifo_tx_wr_data[3] = DFFEAS(A1L544, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[4] is r_fifo_tx_wr_data[4] at FF_X106_Y55_N29
--register power-up is low

r_fifo_tx_wr_data[4] = DFFEAS(A1L546, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[5] is r_fifo_tx_wr_data[5] at FF_X106_Y55_N19
--register power-up is low

r_fifo_tx_wr_data[5] = DFFEAS(A1L548, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[6] is r_fifo_tx_wr_data[6] at FF_X106_Y55_N5
--register power-up is low

r_fifo_tx_wr_data[6] = DFFEAS(A1L550, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--r_fifo_tx_wr_data[7] is r_fifo_tx_wr_data[7] at FF_X106_Y55_N15
--register power-up is low

r_fifo_tx_wr_data[7] = DFFEAS(A1L552, GLOBAL(A1L339),  ,  , A1L537,  ,  ,  ,  );


--E1_r_sm_main.s_tx_start_bit is uart_tx:transmitter|r_sm_main.s_tx_start_bit at FF_X105_Y57_N1
--register power-up is low

E1_r_sm_main.s_tx_start_bit = DFFEAS(E1L91, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_data_bits is uart_tx:transmitter|r_sm_main.s_tx_data_bits at FF_X105_Y57_N15
--register power-up is low

E1_r_sm_main.s_tx_data_bits = DFFEAS(E1L93, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_stop_bit is uart_tx:transmitter|r_sm_main.s_tx_stop_bit at FF_X106_Y57_N25
--register power-up is low

E1_r_sm_main.s_tx_stop_bit = DFFEAS(E1L63, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1L78 is uart_tx:transmitter|Selector0~0 at LCCOMB_X105_Y57_N22
E1L78 = (E1_r_sm_main.s_tx_start_bit) # ((E1_o_tx_active & ((E1_r_sm_main.s_tx_data_bits) # (E1_r_sm_main.s_tx_stop_bit))));


--E1_r_tx_data[6] is uart_tx:transmitter|r_tx_data[6] at FF_X105_Y55_N17
--register power-up is low

E1_r_tx_data[6] = DFFEAS(E1L75, GLOBAL(A1L339),  ,  , E1L92,  ,  ,  ,  );


--E1_r_bit_index[1] is uart_tx:transmitter|r_bit_index[1] at FF_X105_Y57_N5
--register power-up is low

E1_r_bit_index[1] = DFFEAS(E1L87, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[5] is uart_tx:transmitter|r_tx_data[5] at FF_X105_Y55_N1
--register power-up is low

E1_r_tx_data[5] = DFFEAS( , GLOBAL(A1L339),  ,  , E1L92, r_tx_data[5],  ,  , VCC);


--E1_r_bit_index[0] is uart_tx:transmitter|r_bit_index[0] at FF_X105_Y57_N27
--register power-up is low

E1_r_bit_index[0] = DFFEAS(E1L89, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[4] is uart_tx:transmitter|r_tx_data[4] at FF_X105_Y55_N13
--register power-up is low

E1_r_tx_data[4] = DFFEAS( , GLOBAL(A1L339),  ,  , E1L92, r_tx_data[4],  ,  , VCC);


--E1L6 is uart_tx:transmitter|Mux0~0 at LCCOMB_X105_Y55_N12
E1L6 = (E1_r_bit_index[0] & ((E1_r_tx_data[5]) # ((E1_r_bit_index[1])))) # (!E1_r_bit_index[0] & (((E1_r_tx_data[4] & !E1_r_bit_index[1]))));


--E1_r_tx_data[7] is uart_tx:transmitter|r_tx_data[7] at FF_X105_Y55_N25
--register power-up is low

E1_r_tx_data[7] = DFFEAS( , GLOBAL(A1L339),  ,  , E1L92, r_tx_data[7],  ,  , VCC);


--E1L7 is uart_tx:transmitter|Mux0~1 at LCCOMB_X105_Y55_N24
E1L7 = (E1L6 & (((E1_r_tx_data[7]) # (!E1_r_bit_index[1])))) # (!E1L6 & (E1_r_tx_data[6] & ((E1_r_bit_index[1]))));


--E1_r_bit_index[2] is uart_tx:transmitter|r_bit_index[2] at FF_X105_Y57_N17
--register power-up is low

E1_r_bit_index[2] = DFFEAS(E1L85, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_idle is uart_tx:transmitter|r_sm_main.s_idle at FF_X105_Y57_N31
--register power-up is low

E1_r_sm_main.s_idle = DFFEAS(E1L90, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1L79 is uart_tx:transmitter|Selector1~0 at LCCOMB_X105_Y57_N24
E1L79 = ((E1_r_bit_index[2] & (E1_r_sm_main.s_tx_data_bits & E1L7))) # (!E1_r_sm_main.s_idle);


--E1_r_tx_data[2] is uart_tx:transmitter|r_tx_data[2] at FF_X105_Y55_N27
--register power-up is low

E1_r_tx_data[2] = DFFEAS(E1L70, GLOBAL(A1L339),  ,  , E1L92,  ,  ,  ,  );


--E1_r_tx_data[1] is uart_tx:transmitter|r_tx_data[1] at FF_X105_Y55_N7
--register power-up is low

E1_r_tx_data[1] = DFFEAS(E1L68, GLOBAL(A1L339),  ,  , E1L92,  ,  ,  ,  );


--E1_r_tx_data[0] is uart_tx:transmitter|r_tx_data[0] at FF_X105_Y55_N3
--register power-up is low

E1_r_tx_data[0] = DFFEAS( , GLOBAL(A1L339),  ,  , E1L92, r_tx_data[0],  ,  , VCC);


--E1L8 is uart_tx:transmitter|Mux0~2 at LCCOMB_X105_Y55_N2
E1L8 = (E1_r_bit_index[0] & ((E1_r_bit_index[1]) # ((E1_r_tx_data[1])))) # (!E1_r_bit_index[0] & (!E1_r_bit_index[1] & (E1_r_tx_data[0])));


--E1_r_tx_data[3] is uart_tx:transmitter|r_tx_data[3] at FF_X105_Y55_N9
--register power-up is low

E1_r_tx_data[3] = DFFEAS( , GLOBAL(A1L339),  ,  , E1L92, r_tx_data[3],  ,  , VCC);


--E1L9 is uart_tx:transmitter|Mux0~3 at LCCOMB_X105_Y55_N8
E1L9 = (E1L8 & (((E1_r_tx_data[3]) # (!E1_r_bit_index[1])))) # (!E1L8 & (E1_r_tx_data[2] & ((E1_r_bit_index[1]))));


--E1L80 is uart_tx:transmitter|Selector1~1 at LCCOMB_X105_Y57_N18
E1L80 = (E1_r_sm_main.s_tx_stop_bit) # ((E1L9 & (E1_r_sm_main.s_tx_data_bits & !E1_r_bit_index[2])));


--E1_r_sm_main.s_cleanup is uart_tx:transmitter|r_sm_main.s_cleanup at FF_X106_Y57_N7
--register power-up is low

E1_r_sm_main.s_cleanup = DFFEAS(E1L64, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--E1L81 is uart_tx:transmitter|Selector1~2 at LCCOMB_X105_Y57_N20
E1L81 = (E1L79) # ((E1L80) # ((E1_r_sm_main.s_cleanup & E1_o_tx_serial)));


--E1L82 is uart_tx:transmitter|Selector2~0 at LCCOMB_X105_Y57_N8
E1L82 = (E1_r_tx_done & ((E1_r_sm_main.s_tx_start_bit) # ((E1_r_sm_main.s_tx_data_bits) # (E1_r_sm_main.s_tx_stop_bit))));


--E1L1 is uart_tx:transmitter|LessThan1~0 at LCCOMB_X106_Y57_N12
E1L1 = (!E1_r_clk_count[10] & !E1_r_clk_count[11]);


--E1L2 is uart_tx:transmitter|LessThan1~1 at LCCOMB_X107_Y57_N0
E1L2 = ((!E1_r_clk_count[5] & ((!E1_r_clk_count[4]) # (!E1_r_clk_count[3])))) # (!E1_r_clk_count[6]);


--E1L3 is uart_tx:transmitter|LessThan1~2 at LCCOMB_X107_Y57_N2
E1L3 = (!E1_r_clk_count[11] & (!E1_r_clk_count[7] & (!E1_r_clk_count[8] & !E1_r_clk_count[9])));


--E1L4 is uart_tx:transmitter|LessThan1~3 at LCCOMB_X106_Y57_N18
E1L4 = (E1L1) # (((E1L2 & E1L3)) # (!E1_r_clk_count[12]));


--E1L83 is uart_tx:transmitter|Selector2~1 at LCCOMB_X105_Y57_N6
E1L83 = (E1_r_sm_main.s_cleanup) # ((E1L82) # ((E1_r_sm_main.s_tx_stop_bit & !E1L4)));


--D1_r_sm_main.s_rx_stop_bit is uart_rx:receiver|r_sm_main.s_rx_stop_bit at FF_X99_Y55_N29
--register power-up is low

D1_r_sm_main.s_rx_stop_bit = DFFEAS(D1L91, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L14 is uart_rx:receiver|LessThan1~0 at LCCOMB_X97_Y55_N8
D1L14 = ((!D1_r_clk_count[5] & ((!D1_r_clk_count[4]) # (!D1_r_clk_count[3])))) # (!D1_r_clk_count[6]);


--D1L15 is uart_rx:receiver|LessThan1~1 at LCCOMB_X97_Y55_N30
D1L15 = (!D1_r_clk_count[7] & (!D1_r_clk_count[8] & (!D1_r_clk_count[9] & !D1_r_clk_count[11])));


--D1L16 is uart_rx:receiver|LessThan1~2 at LCCOMB_X97_Y55_N28
D1L16 = (D1L15 & ((D1L14) # ((!D1_r_clk_count[11] & !D1_r_clk_count[10])))) # (!D1L15 & (!D1_r_clk_count[11] & ((!D1_r_clk_count[10]))));


--D1L92 is uart_rx:receiver|r_sm_main~7 at LCCOMB_X99_Y55_N6
D1L92 = (D1_r_clk_count[12] & (!D1L16 & D1_r_sm_main.s_rx_stop_bit));


--D1_r_sm_main.s_rx_start_bit is uart_rx:receiver|r_sm_main.s_rx_start_bit at FF_X99_Y55_N31
--register power-up is low

D1_r_sm_main.s_rx_start_bit = DFFEAS(D1L103, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm_main.s_rx_data_bits is uart_rx:receiver|r_sm_main.s_rx_data_bits at FF_X99_Y55_N21
--register power-up is low

D1_r_sm_main.s_rx_data_bits = DFFEAS(D1L106, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L93 is uart_rx:receiver|Selector0~0 at LCCOMB_X99_Y55_N14
D1L93 = (!D1_r_sm_main.s_rx_stop_bit & !D1_r_sm_main.s_rx_data_bits);


--D1L94 is uart_rx:receiver|Selector0~1 at LCCOMB_X99_Y55_N8
D1L94 = (D1L92) # ((D1_r_rx_dv & ((D1_r_sm_main.s_rx_start_bit) # (!D1L93))));


--r_fifo_data_in[0] is r_fifo_data_in[0] at FF_X107_Y52_N19
--register power-up is low

r_fifo_data_in[0] = DFFEAS(A1L624, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--A1L607 is Selector2~0 at LCCOMB_X106_Y51_N4
A1L607 = (!A1L569 & (r_sm_main.s_get_fifo_data & delay_1[26]));


--r_fifo_data_in[1] is r_fifo_data_in[1] at FF_X107_Y51_N25
--register power-up is low

r_fifo_data_in[1] = DFFEAS(A1L623, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[2] is r_fifo_data_in[2] at FF_X106_Y51_N9
--register power-up is low

r_fifo_data_in[2] = DFFEAS(A1L622, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[3] is r_fifo_data_in[3] at FF_X106_Y51_N23
--register power-up is low

r_fifo_data_in[3] = DFFEAS(A1L621, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[4] is r_fifo_data_in[4] at FF_X106_Y51_N25
--register power-up is low

r_fifo_data_in[4] = DFFEAS(A1L620, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[5] is r_fifo_data_in[5] at FF_X106_Y51_N27
--register power-up is low

r_fifo_data_in[5] = DFFEAS(A1L619, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[6] is r_fifo_data_in[6] at FF_X106_Y51_N13
--register power-up is low

r_fifo_data_in[6] = DFFEAS(A1L618, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--r_fifo_data_in[7] is r_fifo_data_in[7] at FF_X107_Y51_N3
--register power-up is low

r_fifo_data_in[7] = DFFEAS(A1L617, GLOBAL(A1L339),  ,  , A1L495,  ,  ,  ,  );


--A1L609 is Selector3~0 at LCCOMB_X108_Y54_N30
A1L609 = (delay_2[26] & r_sm_main.s_calculus);


--A1L610 is Selector3~1 at LCCOMB_X108_Y54_N4
A1L610 = (A1L609 & ((delay_2[25]) # ((!A1L400 & !A1L403))));


--A1L611 is Selector3~2 at LCCOMB_X108_Y54_N16
A1L611 = (A1L571) # ((A1L610) # ((!C2L6 & r_sm_main.s_put_fifo_data)));


--r_sm_main.s_idle is r_sm_main.s_idle at FF_X109_Y52_N21
--register power-up is low

r_sm_main.s_idle = DFFEAS(A1L605, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--A1L606 is Selector1~0 at LCCOMB_X109_Y52_N24
A1L606 = (A1L570) # ((!r_sm_main.s_idle & !C1L8));


--A1L505 is r_fifo_data_out[0]~0 at LCCOMB_X107_Y52_N16
A1L505 = (r_sm_main.s_put_fifo_data & (delay_3[26] & (!A1L407 & !A1L411)));


--A1L612 is Selector4~0 at LCCOMB_X107_Y52_N28
A1L612 = (A1L572) # ((A1L505 & C2L6));


--A1L608 is Selector2~1 at LCCOMB_X107_Y54_N12
A1L608 = (A1L568) # ((delay_1[26] & (r_sm_main.s_get_fifo_data & !A1L569)));


--delay_2[0] is delay_2[0] at FF_X108_Y54_N23
--register power-up is low

delay_2[0] = DFFEAS(A1L94, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--delay_1[0] is delay_1[0] at FF_X105_Y54_N1
--register power-up is low

delay_1[0] = DFFEAS(A1L13, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--delay_3[0] is delay_3[0] at FF_X106_Y54_N1
--register power-up is low

delay_3[0] = DFFEAS(A1L175, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--delay_4[0] is delay_4[0] at FF_X108_Y53_N1
--register power-up is low

delay_4[0] = DFFEAS(A1L256, GLOBAL(A1L339), A1L385,  ,  ,  ,  ,  ,  );


--A1L534 is r_fifo_rx_wr_en~0 at LCCOMB_X105_Y52_N24
A1L534 = (D1_r_rx_dv & ((r_fifo_rx_wr_en) # (!C1L7)));


--A1L615 is Selector9~0 at LCCOMB_X109_Y52_N26
A1L615 = (r_sm_main.s_get_fifo_data) # ((r_fifo_rx_rd_en & ((r_sm_main.s_put_fifo_data) # (!r_sm_main.s_idle))));


--A1L616 is Selector9~1 at LCCOMB_X109_Y52_N10
A1L616 = (A1L615) # ((r_fifo_rx_rd_en & A1L572));


--D1_r_rx_byte[0] is uart_rx:receiver|r_rx_byte[0] at FF_X100_Y55_N29
--register power-up is low

D1_r_rx_byte[0] = DFFEAS(D1L67, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--A1L517 is r_fifo_rx_wr_data[0]~0 at LCCOMB_X105_Y52_N26
A1L517 = (D1_r_rx_dv & (((!C1_r_fifo_count[1]) # (!C1L6)) # (!C1_r_fifo_count[3])));


--C1L96 is fifo:fifo_rx|r_wr_index~0 at LCCOMB_X103_Y51_N14
C1L96 = (!C1_r_wr_index[0] & A1L384);


--C1L92 is fifo:fifo_rx|r_wr_index[1]~1 at LCCOMB_X103_Y51_N26
C1L92 = ((r_fifo_rx_wr_en & !C1L7)) # (!A1L384);


--C1L93 is fifo:fifo_rx|r_wr_index[1]~2 at LCCOMB_X103_Y51_N30
C1L93 = ((C1_r_wr_index[2]) # ((C1_r_wr_index[1]) # (!C1_r_wr_index[0]))) # (!C1_r_wr_index[3]);


--C1L97 is fifo:fifo_rx|r_wr_index~3 at LCCOMB_X103_Y51_N24
C1L97 = (C1L93 & (A1L384 & (C1_r_wr_index[0] $ (C1_r_wr_index[1]))));


--C1L1 is fifo:fifo_rx|Add2~0 at LCCOMB_X103_Y51_N6
C1L1 = C1_r_wr_index[2] $ (((C1_r_wr_index[0] & C1_r_wr_index[1])));


--C1L98 is fifo:fifo_rx|r_wr_index~4 at LCCOMB_X103_Y51_N2
C1L98 = (C1L1 & (C1L93 & A1L384));


--C1L2 is fifo:fifo_rx|Add2~1 at LCCOMB_X103_Y51_N4
C1L2 = C1_r_wr_index[3] $ (((C1_r_wr_index[2] & (C1_r_wr_index[0] & C1_r_wr_index[1]))));


--C1L99 is fifo:fifo_rx|r_wr_index~5 at LCCOMB_X103_Y51_N22
C1L99 = (C1L93 & (C1L2 & A1L384));


--D1_r_rx_byte[1] is uart_rx:receiver|r_rx_byte[1] at FF_X101_Y55_N21
--register power-up is low

D1_r_rx_byte[1] = DFFEAS(D1L69, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[2] is uart_rx:receiver|r_rx_byte[2] at FF_X101_Y55_N11
--register power-up is low

D1_r_rx_byte[2] = DFFEAS(D1L71, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[3] is uart_rx:receiver|r_rx_byte[3] at FF_X101_Y55_N5
--register power-up is low

D1_r_rx_byte[3] = DFFEAS(D1L73, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[4] is uart_rx:receiver|r_rx_byte[4] at FF_X101_Y55_N19
--register power-up is low

D1_r_rx_byte[4] = DFFEAS(D1L75, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[5] is uart_rx:receiver|r_rx_byte[5] at FF_X101_Y55_N13
--register power-up is low

D1_r_rx_byte[5] = DFFEAS(D1L77, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[6] is uart_rx:receiver|r_rx_byte[6] at FF_X101_Y55_N7
--register power-up is low

D1_r_rx_byte[6] = DFFEAS(D1L79, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[7] is uart_rx:receiver|r_rx_byte[7] at FF_X101_Y55_N29
--register power-up is low

D1_r_rx_byte[7] = DFFEAS(D1L81, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--A1L554 is r_fifo_tx_wr_en~0 at LCCOMB_X107_Y52_N2
A1L554 = (r_fifo_tx_wr_en & ((A1L572) # ((!r_sm_main.s_clear) # (!A1L385))));


--A1L537 is r_fifo_tx_wr_data[0]~0 at LCCOMB_X107_Y52_N8
A1L537 = (C2L6 & (A1L385 & A1L505));


--A1L555 is r_fifo_tx_wr_en~1 at LCCOMB_X107_Y52_N24
A1L555 = (A1L554) # ((!r_sm_main.s_clear & A1L537));


--A1L585 is r_tx_dv~0 at LCCOMB_X107_Y55_N8
A1L585 = (!E1_r_tx_done & ((C2_r_fifo_count[3]) # ((C2_r_fifo_count[1]) # (!C2L7))));


--r_fifo_data_out[0] is r_fifo_data_out[0] at FF_X106_Y52_N25
--register power-up is low

r_fifo_data_out[0] = DFFEAS( , GLOBAL(A1L339),  ,  , A1L506, A1L640,  ,  , VCC);


--C2L103 is fifo:fifo_tx|r_wr_index~0 at LCCOMB_X107_Y55_N6
C2L103 = (A1L384 & !C2_r_wr_index[0]);


--C2L99 is fifo:fifo_tx|r_wr_index[1]~1 at LCCOMB_X108_Y55_N0
C2L99 = ((r_fifo_tx_wr_en & C2L6)) # (!A1L384);


--C2L100 is fifo:fifo_tx|r_wr_index[1]~2 at LCCOMB_X107_Y55_N10
C2L100 = (((C2_r_wr_index[2]) # (C2_r_wr_index[1])) # (!C2_r_wr_index[3])) # (!C2_r_wr_index[0]);


--C2L104 is fifo:fifo_tx|r_wr_index~3 at LCCOMB_X107_Y55_N16
C2L104 = (C2L100 & (A1L384 & (C2_r_wr_index[1] $ (C2_r_wr_index[0]))));


--C2L1 is fifo:fifo_tx|Add2~0 at LCCOMB_X107_Y55_N12
C2L1 = C2_r_wr_index[2] $ (((C2_r_wr_index[1] & C2_r_wr_index[0])));


--C2L105 is fifo:fifo_tx|r_wr_index~4 at LCCOMB_X107_Y55_N22
C2L105 = (C2L1 & (A1L384 & C2L100));


--C2L2 is fifo:fifo_tx|Add2~1 at LCCOMB_X107_Y55_N14
C2L2 = C2_r_wr_index[3] $ (((C2_r_wr_index[0] & (C2_r_wr_index[2] & C2_r_wr_index[1]))));


--C2L106 is fifo:fifo_tx|r_wr_index~5 at LCCOMB_X107_Y55_N0
C2L106 = (C2L100 & (A1L384 & C2L2));


--r_fifo_data_out[1] is r_fifo_data_out[1] at FF_X106_Y52_N7
--register power-up is low

r_fifo_data_out[1] = DFFEAS(A1L639, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[2] is r_fifo_data_out[2] at FF_X106_Y52_N21
--register power-up is low

r_fifo_data_out[2] = DFFEAS(A1L638, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[3] is r_fifo_data_out[3] at FF_X106_Y52_N19
--register power-up is low

r_fifo_data_out[3] = DFFEAS(A1L637, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[4] is r_fifo_data_out[4] at FF_X106_Y52_N1
--register power-up is low

r_fifo_data_out[4] = DFFEAS(A1L636, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[5] is r_fifo_data_out[5] at FF_X106_Y52_N11
--register power-up is low

r_fifo_data_out[5] = DFFEAS(A1L635, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[6] is r_fifo_data_out[6] at FF_X106_Y52_N17
--register power-up is low

r_fifo_data_out[6] = DFFEAS(A1L634, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--r_fifo_data_out[7] is r_fifo_data_out[7] at FF_X106_Y52_N3
--register power-up is low

r_fifo_data_out[7] = DFFEAS(A1L633, GLOBAL(A1L339),  ,  , A1L506,  ,  ,  ,  );


--E1L91 is uart_tx:transmitter|Selector20~0 at LCCOMB_X105_Y57_N0
E1L91 = (E1_r_sm_main.s_idle & (((E1_r_sm_main.s_tx_start_bit & E1L4)))) # (!E1_r_sm_main.s_idle & ((r_tx_dv) # ((E1_r_sm_main.s_tx_start_bit & E1L4))));


--E1L62 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~0 at LCCOMB_X105_Y57_N10
E1L62 = (E1_r_bit_index[0] & (E1_r_bit_index[2] & (E1_r_bit_index[1] & !E1L4)));


--E1L93 is uart_tx:transmitter|Selector21~0 at LCCOMB_X105_Y57_N14
E1L93 = (E1L62 & (E1_r_sm_main.s_tx_start_bit & ((!E1L4)))) # (!E1L62 & ((E1_r_sm_main.s_tx_data_bits) # ((E1_r_sm_main.s_tx_start_bit & !E1L4))));


--E1L63 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~1 at LCCOMB_X106_Y57_N24
E1L63 = (E1_r_sm_main.s_tx_data_bits & ((E1L62) # ((E1L4 & E1_r_sm_main.s_tx_stop_bit)))) # (!E1_r_sm_main.s_tx_data_bits & (E1L4 & (E1_r_sm_main.s_tx_stop_bit)));


--r_tx_data[6] is r_tx_data[6] at FF_X105_Y55_N11
--register power-up is low

r_tx_data[6] = DFFEAS(C2L80, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--E1L92 is uart_tx:transmitter|Selector20~1 at LCCOMB_X105_Y55_N28
E1L92 = (!E1_r_sm_main.s_idle & r_tx_dv);


--E1L86 is uart_tx:transmitter|Selector17~0 at LCCOMB_X105_Y57_N12
E1L86 = (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[0])) # (!E1_r_sm_main.s_tx_data_bits & ((E1_r_sm_main.s_idle)));


--E1L87 is uart_tx:transmitter|Selector17~1 at LCCOMB_X105_Y57_N4
E1L87 = (E1L86 & (E1_r_bit_index[1] $ (((E1_r_sm_main.s_tx_data_bits & !E1L4))))) # (!E1L86 & (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[1])));


--r_tx_data[5] is r_tx_data[5] at FF_X105_Y55_N23
--register power-up is low

r_tx_data[5] = DFFEAS(C2L79, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--E1L5 is uart_tx:transmitter|LessThan1~4 at LCCOMB_X106_Y57_N28
E1L5 = (E1L3 & ((E1L2) # ((!E1_r_clk_count[10] & !E1_r_clk_count[11])))) # (!E1L3 & (!E1_r_clk_count[10] & ((!E1_r_clk_count[11]))));


--E1L88 is uart_tx:transmitter|Selector18~0 at LCCOMB_X106_Y57_N2
E1L88 = (E1_r_sm_main.s_tx_data_bits & ((E1_r_clk_count[12]))) # (!E1_r_sm_main.s_tx_data_bits & (E1_r_sm_main.s_idle));


--E1L89 is uart_tx:transmitter|Selector18~1 at LCCOMB_X105_Y57_N26
E1L89 = (E1L88 & (E1_r_bit_index[0] $ (((E1_r_sm_main.s_tx_data_bits & !E1L5))))) # (!E1L88 & (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[0])));


--r_tx_data[4] is r_tx_data[4] at FF_X105_Y55_N31
--register power-up is low

r_tx_data[4] = DFFEAS(C2L78, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[7] is r_tx_data[7] at FF_X105_Y55_N5
--register power-up is low

r_tx_data[7] = DFFEAS(C2L81, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--E1L84 is uart_tx:transmitter|Selector16~0 at LCCOMB_X105_Y57_N2
E1L84 = (E1_r_bit_index[1] & (E1_r_bit_index[0] & !E1L4));


--E1L85 is uart_tx:transmitter|Selector16~1 at LCCOMB_X105_Y57_N16
E1L85 = (E1_r_sm_main.s_tx_data_bits & ((E1_r_bit_index[2] $ (E1L84)))) # (!E1_r_sm_main.s_tx_data_bits & (E1_r_sm_main.s_idle & (E1_r_bit_index[2])));


--E1L90 is uart_tx:transmitter|Selector19~0 at LCCOMB_X105_Y57_N30
E1L90 = (!E1_r_sm_main.s_cleanup & ((r_tx_dv) # (E1_r_sm_main.s_idle)));


--r_tx_data[2] is r_tx_data[2] at FF_X105_Y55_N21
--register power-up is low

r_tx_data[2] = DFFEAS(C2L76, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[1] is r_tx_data[1] at FF_X105_Y55_N19
--register power-up is low

r_tx_data[1] = DFFEAS(C2L75, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[0] is r_tx_data[0] at FF_X103_Y55_N7
--register power-up is low

r_tx_data[0] = DFFEAS(C2L74, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[3] is r_tx_data[3] at FF_X105_Y55_N15
--register power-up is low

r_tx_data[3] = DFFEAS(C2L77, GLOBAL(A1L339),  ,  , !C2L8,  ,  ,  ,  );


--E1L64 is uart_tx:transmitter|r_sm_main~7 at LCCOMB_X106_Y57_N6
E1L64 = (!E1L5 & (E1_r_clk_count[12] & E1_r_sm_main.s_tx_stop_bit));


--E1L54 is uart_tx:transmitter|r_clk_count[12]~35 at LCCOMB_X106_Y57_N16
E1L54 = ((E1_r_clk_count[12] & !E1L5)) # (!E1_r_sm_main.s_idle);


--D1L10 is uart_rx:receiver|Equal0~0 at LCCOMB_X98_Y55_N0
D1L10 = (!D1_r_clk_count[8] & (!D1_r_clk_count[7] & (!D1_r_clk_count[4] & D1_r_clk_count[3])));


--D1L11 is uart_rx:receiver|Equal0~1 at LCCOMB_X98_Y55_N2
D1L11 = (D1_r_clk_count[5] & (!D1_r_clk_count[6] & (!D1_r_clk_count[10] & D1_r_clk_count[9])));


--D1L12 is uart_rx:receiver|Equal0~2 at LCCOMB_X98_Y55_N4
D1L12 = (!D1_r_clk_count[0] & (!D1_r_clk_count[1] & (!D1_r_clk_count[12] & D1_r_clk_count[11])));


--D1L13 is uart_rx:receiver|Equal0~3 at LCCOMB_X99_Y55_N18
D1L13 = (D1_r_clk_count[2] & (D1L12 & (D1L10 & D1L11)));


--D1L26 is uart_rx:receiver|r_clk_count[0]~39 at LCCOMB_X99_Y55_N26
D1L26 = (D1_r_sm_main.s_rx_start_bit & D1L13);


--D1L17 is uart_rx:receiver|LessThan1~3 at LCCOMB_X99_Y55_N10
D1L17 = (!D1L16 & D1_r_clk_count[12]);


--D1_r_sm_main.s_idle is uart_rx:receiver|r_sm_main.s_idle at FF_X99_Y55_N13
--register power-up is low

D1_r_sm_main.s_idle = DFFEAS(D1L102, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L27 is uart_rx:receiver|r_clk_count[0]~40 at LCCOMB_X99_Y55_N22
D1L27 = ((D1L26) # ((!D1L93 & D1L17))) # (!D1_r_sm_main.s_idle);


--D1_r_rx_data is uart_rx:receiver|r_rx_data at FF_X99_Y55_N25
--register power-up is low

D1_r_rx_data = DFFEAS( , GLOBAL(A1L339),  ,  ,  , D1_r_rx_data_r,  ,  , VCC);


--D1_r_sm_main.s_cleanup is uart_rx:receiver|r_sm_main.s_cleanup at FF_X99_Y55_N7
--register power-up is low

D1_r_sm_main.s_cleanup = DFFEAS(D1L92, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L28 is uart_rx:receiver|r_clk_count[0]~41 at LCCOMB_X99_Y55_N24
D1L28 = (!D1_r_sm_main.s_cleanup & (((!D1L13) # (!D1_r_rx_data)) # (!D1_r_sm_main.s_rx_start_bit)));


--D1_r_bit_index[0] is uart_rx:receiver|r_bit_index[0] at FF_X99_Y55_N5
--register power-up is low

D1_r_bit_index[0] = DFFEAS(D1L101, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L1 is uart_rx:receiver|Decoder0~0 at LCCOMB_X99_Y55_N2
D1L1 = (D1_r_clk_count[12] & (!D1L16 & D1_r_sm_main.s_rx_data_bits));


--D1_r_bit_index[1] is uart_rx:receiver|r_bit_index[1] at FF_X100_Y55_N19
--register power-up is low

D1_r_bit_index[1] = DFFEAS(D1L99, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1_r_bit_index[2] is uart_rx:receiver|r_bit_index[2] at FF_X100_Y55_N1
--register power-up is low

D1_r_bit_index[2] = DFFEAS(D1L97, GLOBAL(A1L339),  ,  ,  ,  ,  ,  ,  );


--D1L90 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~2 at LCCOMB_X100_Y55_N26
D1L90 = (D1L1 & (D1_r_bit_index[1] & (D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L103 is uart_rx:receiver|Selector18~0 at LCCOMB_X99_Y55_N30
D1L103 = (D1_r_sm_main.s_idle & (!D1L13 & (D1_r_sm_main.s_rx_start_bit))) # (!D1_r_sm_main.s_idle & (((!D1L13 & D1_r_sm_main.s_rx_start_bit)) # (!D1_r_rx_data)));


--D1L104 is uart_rx:receiver|Selector19~0 at LCCOMB_X99_Y55_N0
D1L104 = (D1_r_sm_main.s_rx_data_bits & ((D1L16) # (!D1_r_clk_count[12])));


--D1L105 is uart_rx:receiver|Selector19~1 at LCCOMB_X100_Y55_N4
D1L105 = (D1_r_sm_main.s_rx_data_bits & (((!D1_r_bit_index[1]) # (!D1_r_bit_index[0])) # (!D1_r_bit_index[2])));


--D1L106 is uart_rx:receiver|Selector19~2 at LCCOMB_X99_Y55_N20
D1L106 = (D1L105) # ((D1L104) # ((!D1_r_rx_data & D1L26)));


--A1L624 is Selector17~0 at LCCOMB_X107_Y52_N18
A1L624 = (!r_sm_main.s_clear & C1L68);


--A1L495 is r_fifo_data_in[0]~0 at LCCOMB_X107_Y52_N30
A1L495 = (A1L385 & (!A1L572 & ((r_sm_main.s_get_fifo_data) # (r_sm_main.s_clear))));


--A1L623 is Selector16~0 at LCCOMB_X107_Y51_N24
A1L623 = (!r_sm_main.s_clear & C1L69);


--A1L622 is Selector15~0 at LCCOMB_X106_Y51_N8
A1L622 = (!r_sm_main.s_clear & C1L70);


--A1L621 is Selector14~0 at LCCOMB_X106_Y51_N22
A1L621 = (!r_sm_main.s_clear & C1L71);


--A1L620 is Selector13~0 at LCCOMB_X106_Y51_N24
A1L620 = (!r_sm_main.s_clear & C1L72);


--A1L619 is Selector12~0 at LCCOMB_X106_Y51_N26
A1L619 = (!r_sm_main.s_clear & C1L73);


--A1L618 is Selector11~0 at LCCOMB_X106_Y51_N12
A1L618 = (!r_sm_main.s_clear & C1L74);


--A1L617 is Selector10~0 at LCCOMB_X107_Y51_N2
A1L617 = (!r_sm_main.s_clear & C1L75);


--A1L604 is Selector0~0 at LCCOMB_X107_Y52_N4
A1L604 = (delay_4[26] & (r_sm_main.s_clear & (!A1L419 & !A1L415)));


--A1L605 is Selector0~1 at LCCOMB_X109_Y52_N20
A1L605 = (!A1L604 & ((r_sm_main.s_idle) # (!C1L8)));


--A1L94 is delay_2[0]~78 at LCCOMB_X108_Y54_N22
A1L94 = delay_2[0] $ (((r_sm_main.s_calculus & ((A1L567) # (!delay_2[26])))));


--A1L13 is delay_1[0]~78 at LCCOMB_X105_Y54_N0
A1L13 = delay_1[0] $ (((r_sm_main.s_get_fifo_data & ((A1L569) # (!delay_1[26])))));


--A1L175 is delay_3[0]~78 at LCCOMB_X106_Y54_N0
A1L175 = A1L571 $ (delay_3[0]);


--A1L256 is delay_4[0]~78 at LCCOMB_X108_Y53_N0
A1L256 = delay_4[0] $ (A1L572);


--D1L2 is uart_rx:receiver|Decoder0~1 at LCCOMB_X100_Y55_N6
D1L2 = (D1L1 & (!D1_r_bit_index[1] & (!D1_r_bit_index[0] & !D1_r_bit_index[2])));


--D1L67 is uart_rx:receiver|r_rx_byte[0]~0 at LCCOMB_X100_Y55_N28
D1L67 = (D1L2 & (D1_r_rx_data)) # (!D1L2 & ((D1_r_rx_byte[0])));


--D1L3 is uart_rx:receiver|Decoder0~2 at LCCOMB_X100_Y55_N12
D1L3 = (D1L1 & (!D1_r_bit_index[1] & (D1_r_bit_index[0] & !D1_r_bit_index[2])));


--D1L69 is uart_rx:receiver|r_rx_byte[1]~1 at LCCOMB_X101_Y55_N20
D1L69 = (D1L3 & (D1_r_rx_data)) # (!D1L3 & ((D1_r_rx_byte[1])));


--D1L4 is uart_rx:receiver|Decoder0~3 at LCCOMB_X100_Y55_N14
D1L4 = (D1L1 & (D1_r_bit_index[1] & (!D1_r_bit_index[0] & !D1_r_bit_index[2])));


--D1L71 is uart_rx:receiver|r_rx_byte[2]~2 at LCCOMB_X101_Y55_N10
D1L71 = (D1L4 & (D1_r_rx_data)) # (!D1L4 & ((D1_r_rx_byte[2])));


--D1L5 is uart_rx:receiver|Decoder0~4 at LCCOMB_X100_Y55_N8
D1L5 = (D1L1 & (D1_r_bit_index[1] & (D1_r_bit_index[0] & !D1_r_bit_index[2])));


--D1L73 is uart_rx:receiver|r_rx_byte[3]~3 at LCCOMB_X101_Y55_N4
D1L73 = (D1L5 & (D1_r_rx_data)) # (!D1L5 & ((D1_r_rx_byte[3])));


--D1L6 is uart_rx:receiver|Decoder0~5 at LCCOMB_X100_Y55_N30
D1L6 = (D1L1 & (!D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L75 is uart_rx:receiver|r_rx_byte[4]~4 at LCCOMB_X101_Y55_N18
D1L75 = (D1L6 & (D1_r_rx_data)) # (!D1L6 & ((D1_r_rx_byte[4])));


--D1L7 is uart_rx:receiver|Decoder0~6 at LCCOMB_X100_Y55_N24
D1L7 = (D1L1 & (!D1_r_bit_index[1] & (D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L77 is uart_rx:receiver|r_rx_byte[5]~5 at LCCOMB_X101_Y55_N12
D1L77 = (D1L7 & (D1_r_rx_data)) # (!D1L7 & ((D1_r_rx_byte[5])));


--D1L8 is uart_rx:receiver|Decoder0~7 at LCCOMB_X100_Y55_N22
D1L8 = (D1L1 & (D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L79 is uart_rx:receiver|r_rx_byte[6]~6 at LCCOMB_X101_Y55_N6
D1L79 = (D1L8 & (D1_r_rx_data)) # (!D1L8 & ((D1_r_rx_byte[6])));


--D1L9 is uart_rx:receiver|Decoder0~8 at LCCOMB_X100_Y55_N20
D1L9 = (D1L1 & (D1_r_bit_index[1] & (D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L81 is uart_rx:receiver|r_rx_byte[7]~7 at LCCOMB_X101_Y55_N28
D1L81 = (D1L9 & (D1_r_rx_data)) # (!D1L9 & ((D1_r_rx_byte[7])));


--\p_calculus_fsm:aux[-7] is \p_calculus_fsm:aux[-7] at FF_X106_Y52_N13
--register power-up is low

\p_calculus_fsm:aux[-7] = DFFEAS(A1L632, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L640 is Selector33~0 at LCCOMB_X107_Y52_N10
A1L640 = (\p_calculus_fsm:aux[-7] & !r_sm_main.s_clear);


--A1L506 is r_fifo_data_out[0]~1 at LCCOMB_X106_Y52_N24
A1L506 = (A1L385 & ((A1L604) # (A1L505)));


--\p_calculus_fsm:aux[-6] is \p_calculus_fsm:aux[-6] at FF_X106_Y52_N31
--register power-up is low

\p_calculus_fsm:aux[-6] = DFFEAS(A1L631, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L639 is Selector32~0 at LCCOMB_X106_Y52_N6
A1L639 = (\p_calculus_fsm:aux[-6] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[-5] is \p_calculus_fsm:aux[-5] at FF_X106_Y52_N29
--register power-up is low

\p_calculus_fsm:aux[-5] = DFFEAS(A1L630, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L638 is Selector31~0 at LCCOMB_X106_Y52_N20
A1L638 = (\p_calculus_fsm:aux[-5] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[-4] is \p_calculus_fsm:aux[-4] at FF_X106_Y52_N15
--register power-up is low

\p_calculus_fsm:aux[-4] = DFFEAS(A1L629, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L637 is Selector30~0 at LCCOMB_X106_Y52_N18
A1L637 = (\p_calculus_fsm:aux[-4] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[-3] is \p_calculus_fsm:aux[-3] at FF_X106_Y52_N5
--register power-up is low

\p_calculus_fsm:aux[-3] = DFFEAS( , GLOBAL(A1L339),  ,  , A1L8, A1L628,  ,  , VCC);


--A1L636 is Selector29~0 at LCCOMB_X106_Y52_N0
A1L636 = (\p_calculus_fsm:aux[-3] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[-2] is \p_calculus_fsm:aux[-2] at FF_X106_Y52_N27
--register power-up is low

\p_calculus_fsm:aux[-2] = DFFEAS(A1L627, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L635 is Selector28~0 at LCCOMB_X106_Y52_N10
A1L635 = (\p_calculus_fsm:aux[-2] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[-1] is \p_calculus_fsm:aux[-1] at FF_X106_Y52_N9
--register power-up is low

\p_calculus_fsm:aux[-1] = DFFEAS(A1L626, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L634 is Selector27~0 at LCCOMB_X106_Y52_N16
A1L634 = (\p_calculus_fsm:aux[-1] & !r_sm_main.s_clear);


--\p_calculus_fsm:aux[0] is \p_calculus_fsm:aux[0] at FF_X106_Y52_N23
--register power-up is low

\p_calculus_fsm:aux[0] = DFFEAS(A1L625, GLOBAL(A1L339),  ,  , A1L8,  ,  ,  ,  );


--A1L633 is Selector26~0 at LCCOMB_X106_Y52_N2
A1L633 = (\p_calculus_fsm:aux[0] & !r_sm_main.s_clear);


--D1L102 is uart_rx:receiver|Selector17~0 at LCCOMB_X99_Y55_N12
D1L102 = (!D1_r_sm_main.s_cleanup & (((!D1L26 & D1_r_sm_main.s_idle)) # (!D1_r_rx_data)));


--D1_r_rx_data_r is uart_rx:receiver|r_rx_data_r at FF_X99_Y55_N15
--register power-up is low

D1_r_rx_data_r = DFFEAS( , GLOBAL(A1L339),  ,  ,  , A1L387,  ,  , VCC);


--D1L100 is uart_rx:receiver|Selector16~0 at LCCOMB_X99_Y55_N16
D1L100 = (D1_r_sm_main.s_rx_data_bits & ((D1_r_clk_count[12]))) # (!D1_r_sm_main.s_rx_data_bits & (D1_r_sm_main.s_idle));


--D1L101 is uart_rx:receiver|Selector16~1 at LCCOMB_X99_Y55_N4
D1L101 = (D1L100 & (D1_r_bit_index[0] $ (((!D1L16 & D1_r_sm_main.s_rx_data_bits))))) # (!D1L100 & (((D1_r_bit_index[0] & D1_r_sm_main.s_rx_data_bits))));


--D1L98 is uart_rx:receiver|Selector15~2 at LCCOMB_X100_Y55_N2
D1L98 = (D1_r_sm_main.s_rx_data_bits & (D1_r_bit_index[1] $ (((D1_r_bit_index[0] & D1L17)))));


--D1L95 is uart_rx:receiver|Selector14~0 at LCCOMB_X100_Y55_N16
D1L95 = (D1L1 & (D1_r_bit_index[0] & (D1_r_bit_index[1] $ (D1_r_bit_index[2]))));


--A1L632 is Selector25~0 at LCCOMB_X106_Y52_N12
A1L632 = (r_data_in[0] & !r_sm_main.s_clear);


--A1L8 is \p_calculus_fsm:aux[-7]~0 at LCCOMB_X106_Y52_N4
A1L8 = (A1L385 & ((A1L610) # (A1L604)));


--A1L631 is Selector24~0 at LCCOMB_X106_Y52_N30
A1L631 = (r_data_in[1] & !r_sm_main.s_clear);


--A1L630 is Selector23~0 at LCCOMB_X106_Y52_N28
A1L630 = (r_data_in[2] & !r_sm_main.s_clear);


--A1L629 is Selector22~0 at LCCOMB_X106_Y52_N14
A1L629 = (r_data_in[3] & !r_sm_main.s_clear);


--A1L628 is Selector21~0 at LCCOMB_X106_Y51_N10
A1L628 = (r_data_in[4] & !r_sm_main.s_clear);


--A1L627 is Selector20~0 at LCCOMB_X106_Y52_N26
A1L627 = (r_data_in[5] & !r_sm_main.s_clear);


--A1L626 is Selector19~0 at LCCOMB_X106_Y52_N8
A1L626 = (r_data_in[6] & !r_sm_main.s_clear);


--A1L625 is Selector18~0 at LCCOMB_X106_Y52_N22
A1L625 = (r_data_in[7] & !r_sm_main.s_clear);


--D1L91 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~3 at LCCOMB_X99_Y55_N28
D1L91 = (D1L90) # ((D1_r_sm_main.s_rx_stop_bit & ((D1L16) # (!D1_r_clk_count[12]))));


--D1L99 is uart_rx:receiver|Selector15~3 at LCCOMB_X100_Y55_N18
D1L99 = (D1L98) # ((!D1_r_sm_main.s_rx_data_bits & (D1_r_bit_index[1] & D1_r_sm_main.s_idle)));


--D1L96 is uart_rx:receiver|Selector14~1 at LCCOMB_X100_Y55_N10
D1L96 = (D1_r_sm_main.s_rx_data_bits & (((!D1L17) # (!D1_r_bit_index[0])))) # (!D1_r_sm_main.s_rx_data_bits & (D1_r_sm_main.s_idle));


--D1L97 is uart_rx:receiver|Selector14~2 at LCCOMB_X100_Y55_N0
D1L97 = (D1L95) # ((D1_r_bit_index[2] & D1L96));


--A1L565 is r_status[2]~8 at LCCOMB_X107_Y54_N4
A1L565 = !r_sm_main.s_put_fifo_data;


--A1L466 is o_status[0]~output at IOOBUF_X87_Y73_N9
A1L466 = OUTPUT_BUFFER.O(.I(!r_status[0]), , , , , , , , , , , , , , , , , );


--o_status[0] is o_status[0] at PIN_E18
o_status[0] = OUTPUT();


--A1L468 is o_status[1]~output at IOOBUF_X72_Y73_N9
A1L468 = OUTPUT_BUFFER.O(.I(!r_status[1]), , , , , , , , , , , , , , , , , );


--o_status[1] is o_status[1] at PIN_J19
o_status[1] = OUTPUT();


--A1L470 is o_status[2]~output at IOOBUF_X72_Y73_N2
A1L470 = OUTPUT_BUFFER.O(.I(!r_status[2]), , , , , , , , , , , , , , , , , );


--o_status[2] is o_status[2] at PIN_H19
o_status[2] = OUTPUT();


--A1L472 is o_status[3]~output at IOOBUF_X69_Y73_N2
A1L472 = OUTPUT_BUFFER.O(.I(!r_status[3]), , , , , , , , , , , , , , , , , );


--o_status[3] is o_status[3] at PIN_J17
o_status[3] = OUTPUT();



--i_fifo_rx_wr_en is i_fifo_rx_wr_en at PIN_F8
i_fifo_rx_wr_en = INPUT();



--i_fifo_rx_wr_data[0] is i_fifo_rx_wr_data[0] at PIN_AC14
i_fifo_rx_wr_data[0] = INPUT();



--i_fifo_rx_wr_data[1] is i_fifo_rx_wr_data[1] at PIN_AF27
i_fifo_rx_wr_data[1] = INPUT();



--i_fifo_rx_wr_data[2] is i_fifo_rx_wr_data[2] at PIN_T22
i_fifo_rx_wr_data[2] = INPUT();



--i_fifo_rx_wr_data[3] is i_fifo_rx_wr_data[3] at PIN_U21
i_fifo_rx_wr_data[3] = INPUT();



--i_fifo_rx_wr_data[4] is i_fifo_rx_wr_data[4] at PIN_AE15
i_fifo_rx_wr_data[4] = INPUT();



--i_fifo_rx_wr_data[5] is i_fifo_rx_wr_data[5] at PIN_Y12
i_fifo_rx_wr_data[5] = INPUT();



--i_fifo_rx_wr_data[6] is i_fifo_rx_wr_data[6] at PIN_L22
i_fifo_rx_wr_data[6] = INPUT();



--i_fifo_rx_wr_data[7] is i_fifo_rx_wr_data[7] at PIN_B10
i_fifo_rx_wr_data[7] = INPUT();


--A1L423 is o_fifo_rx_full~output at IOOBUF_X83_Y73_N2
A1L423 = OUTPUT_BUFFER.O(.I(C1L7), , , , , , , , , , , , , , , , , );


--o_fifo_rx_full is o_fifo_rx_full at PIN_E25
o_fifo_rx_full = OUTPUT();



--i_fifo_rx_rd_en is i_fifo_rx_rd_en at PIN_F17
i_fifo_rx_rd_en = INPUT();


--A1L426 is o_fifo_rx_rd_data[0]~output at IOOBUF_X115_Y52_N9
A1L426 = OUTPUT_BUFFER.O(.I(C1L68), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[0] is o_fifo_rx_rd_data[0] at PIN_G28
o_fifo_rx_rd_data[0] = OUTPUT();


--A1L428 is o_fifo_rx_rd_data[1]~output at IOOBUF_X115_Y48_N2
A1L428 = OUTPUT_BUFFER.O(.I(C1L69), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[1] is o_fifo_rx_rd_data[1] at PIN_L24
o_fifo_rx_rd_data[1] = OUTPUT();


--A1L430 is o_fifo_rx_rd_data[2]~output at IOOBUF_X115_Y51_N2
A1L430 = OUTPUT_BUFFER.O(.I(C1L70), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[2] is o_fifo_rx_rd_data[2] at PIN_J25
o_fifo_rx_rd_data[2] = OUTPUT();


--A1L432 is o_fifo_rx_rd_data[3]~output at IOOBUF_X115_Y50_N9
A1L432 = OUTPUT_BUFFER.O(.I(C1L71), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[3] is o_fifo_rx_rd_data[3] at PIN_K27
o_fifo_rx_rd_data[3] = OUTPUT();


--A1L434 is o_fifo_rx_rd_data[4]~output at IOOBUF_X115_Y49_N9
A1L434 = OUTPUT_BUFFER.O(.I(C1L72), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[4] is o_fifo_rx_rd_data[4] at PIN_L23
o_fifo_rx_rd_data[4] = OUTPUT();


--A1L436 is o_fifo_rx_rd_data[5]~output at IOOBUF_X115_Y50_N2
A1L436 = OUTPUT_BUFFER.O(.I(C1L73), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[5] is o_fifo_rx_rd_data[5] at PIN_L26
o_fifo_rx_rd_data[5] = OUTPUT();


--A1L438 is o_fifo_rx_rd_data[6]~output at IOOBUF_X115_Y51_N9
A1L438 = OUTPUT_BUFFER.O(.I(C1L74), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[6] is o_fifo_rx_rd_data[6] at PIN_J26
o_fifo_rx_rd_data[6] = OUTPUT();


--A1L440 is o_fifo_rx_rd_data[7]~output at IOOBUF_X115_Y47_N23
A1L440 = OUTPUT_BUFFER.O(.I(C1L75), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[7] is o_fifo_rx_rd_data[7] at PIN_M25
o_fifo_rx_rd_data[7] = OUTPUT();


--A1L421 is o_fifo_rx_empty~output at IOOBUF_X85_Y73_N23
A1L421 = OUTPUT_BUFFER.O(.I(C1L8), , , , , , , , , , , , , , , , , );


--o_fifo_rx_empty is o_fifo_rx_empty at PIN_E24
o_fifo_rx_empty = OUTPUT();



--i_fifo_tx_wr_en is i_fifo_tx_wr_en at PIN_AF11
i_fifo_tx_wr_en = INPUT();



--i_fifo_tx_wr_data[0] is i_fifo_tx_wr_data[0] at PIN_AF6
i_fifo_tx_wr_data[0] = INPUT();



--i_fifo_tx_wr_data[1] is i_fifo_tx_wr_data[1] at PIN_V28
i_fifo_tx_wr_data[1] = INPUT();



--i_fifo_tx_wr_data[2] is i_fifo_tx_wr_data[2] at PIN_AE6
i_fifo_tx_wr_data[2] = INPUT();



--i_fifo_tx_wr_data[3] is i_fifo_tx_wr_data[3] at PIN_AA19
i_fifo_tx_wr_data[3] = INPUT();



--i_fifo_tx_wr_data[4] is i_fifo_tx_wr_data[4] at PIN_A22
i_fifo_tx_wr_data[4] = INPUT();



--i_fifo_tx_wr_data[5] is i_fifo_tx_wr_data[5] at PIN_F7
i_fifo_tx_wr_data[5] = INPUT();



--i_fifo_tx_wr_data[6] is i_fifo_tx_wr_data[6] at PIN_M4
i_fifo_tx_wr_data[6] = INPUT();



--i_fifo_tx_wr_data[7] is i_fifo_tx_wr_data[7] at PIN_AH21
i_fifo_tx_wr_data[7] = INPUT();


--A1L444 is o_fifo_tx_full~output at IOOBUF_X107_Y73_N9
A1L444 = OUTPUT_BUFFER.O(.I(!C2L6), , , , , , , , , , , , , , , , , );


--o_fifo_tx_full is o_fifo_tx_full at PIN_E21
o_fifo_tx_full = OUTPUT();



--i_fifo_tx_rd_en is i_fifo_tx_rd_en at PIN_AC10
i_fifo_tx_rd_en = INPUT();


--A1L447 is o_fifo_tx_rd_data[0]~output at IOOBUF_X115_Y55_N16
A1L447 = OUTPUT_BUFFER.O(.I(C2L74), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[0] is o_fifo_tx_rd_data[0] at PIN_K25
o_fifo_tx_rd_data[0] = OUTPUT();


--A1L449 is o_fifo_tx_rd_data[1]~output at IOOBUF_X115_Y55_N23
A1L449 = OUTPUT_BUFFER.O(.I(C2L75), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[1] is o_fifo_tx_rd_data[1] at PIN_K26
o_fifo_tx_rd_data[1] = OUTPUT();


--A1L451 is o_fifo_tx_rd_data[2]~output at IOOBUF_X115_Y59_N16
A1L451 = OUTPUT_BUFFER.O(.I(C2L76), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[2] is o_fifo_tx_rd_data[2] at PIN_F26
o_fifo_tx_rd_data[2] = OUTPUT();


--A1L453 is o_fifo_tx_rd_data[3]~output at IOOBUF_X115_Y58_N23
A1L453 = OUTPUT_BUFFER.O(.I(C2L77), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[3] is o_fifo_tx_rd_data[3] at PIN_H26
o_fifo_tx_rd_data[3] = OUTPUT();


--A1L455 is o_fifo_tx_rd_data[4]~output at IOOBUF_X115_Y59_N23
A1L455 = OUTPUT_BUFFER.O(.I(C2L78), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[4] is o_fifo_tx_rd_data[4] at PIN_E26
o_fifo_tx_rd_data[4] = OUTPUT();


--A1L457 is o_fifo_tx_rd_data[5]~output at IOOBUF_X115_Y58_N16
A1L457 = OUTPUT_BUFFER.O(.I(C2L79), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[5] is o_fifo_tx_rd_data[5] at PIN_H25
o_fifo_tx_rd_data[5] = OUTPUT();


--A1L459 is o_fifo_tx_rd_data[6]~output at IOOBUF_X115_Y56_N16
A1L459 = OUTPUT_BUFFER.O(.I(C2L80), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[6] is o_fifo_tx_rd_data[6] at PIN_F27
o_fifo_tx_rd_data[6] = OUTPUT();


--A1L461 is o_fifo_tx_rd_data[7]~output at IOOBUF_X115_Y56_N23
A1L461 = OUTPUT_BUFFER.O(.I(C2L81), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[7] is o_fifo_tx_rd_data[7] at PIN_F28
o_fifo_tx_rd_data[7] = OUTPUT();


--A1L442 is o_fifo_tx_empty~output at IOOBUF_X111_Y73_N9
A1L442 = OUTPUT_BUFFER.O(.I(C2L8), , , , , , , , , , , , , , , , , );


--o_fifo_tx_empty is o_fifo_tx_empty at PIN_E22
o_fifo_tx_empty = OUTPUT();



--i_tx_dv is i_tx_dv at PIN_AC8
i_tx_dv = INPUT();



--tx_data[0] is tx_data[0] at PIN_G24
tx_data[0] = INPUT();



--tx_data[1] is tx_data[1] at PIN_AC24
tx_data[1] = INPUT();



--tx_data[2] is tx_data[2] at PIN_AD2
tx_data[2] = INPUT();



--tx_data[3] is tx_data[3] at PIN_AC1
tx_data[3] = INPUT();



--tx_data[4] is tx_data[4] at PIN_AF24
tx_data[4] = INPUT();



--tx_data[5] is tx_data[5] at PIN_AF19
tx_data[5] = INPUT();



--tx_data[6] is tx_data[6] at PIN_AC25
tx_data[6] = INPUT();



--tx_data[7] is tx_data[7] at PIN_J10
tx_data[7] = INPUT();


--A1L474 is o_tx_active~output at IOOBUF_X69_Y73_N16
A1L474 = OUTPUT_BUFFER.O(.I(E1_o_tx_active), , , , , , , , , , , , , , , , , );


--o_tx_active is o_tx_active at PIN_G19
o_tx_active = OUTPUT();


--A1L478 is o_tx_serial~output at IOOBUF_X13_Y73_N23
A1L478 = OUTPUT_BUFFER.O(.I(E1_o_tx_serial), , , , , , , , , , , , , , , , , );


--o_tx_serial is o_tx_serial at PIN_G9
o_tx_serial = OUTPUT();


--A1L476 is o_tx_done~output at IOOBUF_X94_Y73_N2
A1L476 = OUTPUT_BUFFER.O(.I(E1_r_tx_done), , , , , , , , , , , , , , , , , );


--o_tx_done is o_tx_done at PIN_F19
o_tx_done = OUTPUT();


--A1L463 is o_rx_dv~output at IOOBUF_X74_Y73_N23
A1L463 = OUTPUT_BUFFER.O(.I(D1_r_rx_dv), , , , , , , , , , , , , , , , , );


--o_rx_dv is o_rx_dv at PIN_G21
o_rx_dv = OUTPUT();


--A1L589 is rx_data[0]~output at IOOBUF_X60_Y73_N23
A1L589 = OUTPUT_BUFFER.O(.I(r_data_in[0]), , , , , , , , , , , , , , , , , );


--rx_data[0] is rx_data[0] at PIN_J15
rx_data[0] = OUTPUT();


--A1L591 is rx_data[1]~output at IOOBUF_X65_Y73_N23
A1L591 = OUTPUT_BUFFER.O(.I(r_data_in[1]), , , , , , , , , , , , , , , , , );


--rx_data[1] is rx_data[1] at PIN_H16
rx_data[1] = OUTPUT();


--A1L593 is rx_data[2]~output at IOOBUF_X65_Y73_N16
A1L593 = OUTPUT_BUFFER.O(.I(r_data_in[2]), , , , , , , , , , , , , , , , , );


--rx_data[2] is rx_data[2] at PIN_J16
rx_data[2] = OUTPUT();


--A1L595 is rx_data[3]~output at IOOBUF_X67_Y73_N9
A1L595 = OUTPUT_BUFFER.O(.I(r_data_in[3]), , , , , , , , , , , , , , , , , );


--rx_data[3] is rx_data[3] at PIN_H17
rx_data[3] = OUTPUT();


--A1L597 is rx_data[4]~output at IOOBUF_X58_Y73_N2
A1L597 = OUTPUT_BUFFER.O(.I(r_data_in[4]), , , , , , , , , , , , , , , , , );


--rx_data[4] is rx_data[4] at PIN_F15
rx_data[4] = OUTPUT();


--A1L599 is rx_data[5]~output at IOOBUF_X65_Y73_N9
A1L599 = OUTPUT_BUFFER.O(.I(r_data_in[5]), , , , , , , , , , , , , , , , , );


--rx_data[5] is rx_data[5] at PIN_G15
rx_data[5] = OUTPUT();


--A1L601 is rx_data[6]~output at IOOBUF_X67_Y73_N2
A1L601 = OUTPUT_BUFFER.O(.I(r_data_in[6]), , , , , , , , , , , , , , , , , );


--rx_data[6] is rx_data[6] at PIN_G16
rx_data[6] = OUTPUT();


--A1L603 is rx_data[7]~output at IOOBUF_X60_Y73_N16
A1L603 = OUTPUT_BUFFER.O(.I(r_data_in[7]), , , , , , , , , , , , , , , , , );


--rx_data[7] is rx_data[7] at PIN_H15
rx_data[7] = OUTPUT();


--A1L338 is i_clk~input at IOIBUF_X0_Y36_N15
A1L338 = INPUT_BUFFER(.I(i_clk), );


--i_clk is i_clk at PIN_Y2
i_clk = INPUT();


--A1L385 is i_rst~input at IOIBUF_X115_Y40_N8
A1L385 = INPUT_BUFFER(.I(i_rst), );


--i_rst is i_rst at PIN_M23
i_rst = INPUT();


--A1L384 is i_rst_sync~input at IOIBUF_X115_Y53_N15
A1L384 = INPUT_BUFFER(.I(i_rst_sync), );


--i_rst_sync is i_rst_sync at PIN_M21
i_rst_sync = INPUT();


--A1L387 is i_rx_serial~input at IOIBUF_X27_Y73_N8
A1L387 = INPUT_BUFFER(.I(i_rx_serial), );


--i_rx_serial is i_rx_serial at PIN_G12
i_rx_serial = INPUT();












--A1L339 is i_clk~inputclkctrl at CLKCTRL_G4
A1L339 = cycloneive_clkctrl(.INCLK[0] = A1L338) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--C1L33 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X103_Y51_N18
C1L33 = C1_r_wr_index[1];


--C1L37 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]~feeder at LCCOMB_X103_Y51_N20
C1L37 = C1_r_wr_index[2];


--C1L35 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]~feeder at LCCOMB_X103_Y51_N28
C1L35 = C1L85;


--C2L43 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]~feeder at LCCOMB_X103_Y55_N28
C2L43 = r_fifo_tx_wr_data[0];


--C2L31 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]~feeder at LCCOMB_X107_Y55_N28
C2L31 = C2_r_wr_index[0];


--C2L34 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X107_Y55_N18
C2L34 = C2_r_wr_index[1];


--C2L40 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]~feeder at LCCOMB_X107_Y55_N20
C2L40 = C2_r_wr_index[3];


--C2L85 is fifo:fifo_tx|r_rd_index[0]~feeder at LCCOMB_X103_Y55_N18
C2L85 = C2L89;


--C2L38 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[6]~feeder at LCCOMB_X103_Y55_N20
C2L38 = C2L94;


--C2L47 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]~feeder at LCCOMB_X106_Y55_N0
C2L47 = r_fifo_tx_wr_data[1];


--C2L51 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]~feeder at LCCOMB_X106_Y55_N22
C2L51 = r_fifo_tx_wr_data[2];


--C2L58 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]~feeder at LCCOMB_X106_Y55_N2
C2L58 = r_fifo_tx_wr_data[4];


--C2L62 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]~feeder at LCCOMB_X106_Y55_N24
C2L62 = r_fifo_tx_wr_data[5];


--A1L481 is r_data_in[0]~feeder at LCCOMB_X106_Y51_N28
A1L481 = r_fifo_data_in[0];


--A1L483 is r_data_in[1]~feeder at LCCOMB_X106_Y51_N14
A1L483 = r_fifo_data_in[1];


--A1L487 is r_data_in[4]~feeder at LCCOMB_X106_Y51_N20
A1L487 = r_fifo_data_in[4];


--A1L490 is r_data_in[6]~feeder at LCCOMB_X106_Y51_N0
A1L490 = r_fifo_data_in[6];


--A1L492 is r_data_in[7]~feeder at LCCOMB_X106_Y51_N18
A1L492 = r_fifo_data_in[7];


--A1L518 is r_fifo_rx_wr_data[0]~feeder at LCCOMB_X101_Y51_N0
A1L518 = D1_r_rx_byte[0];


--A1L520 is r_fifo_rx_wr_data[1]~feeder at LCCOMB_X105_Y51_N28
A1L520 = D1_r_rx_byte[1];


--A1L522 is r_fifo_rx_wr_data[2]~feeder at LCCOMB_X105_Y51_N16
A1L522 = D1_r_rx_byte[2];


--A1L524 is r_fifo_rx_wr_data[3]~feeder at LCCOMB_X105_Y51_N4
A1L524 = D1_r_rx_byte[3];


--A1L526 is r_fifo_rx_wr_data[4]~feeder at LCCOMB_X105_Y51_N6
A1L526 = D1_r_rx_byte[4];


--A1L528 is r_fifo_rx_wr_data[5]~feeder at LCCOMB_X105_Y51_N20
A1L528 = D1_r_rx_byte[5];


--A1L530 is r_fifo_rx_wr_data[6]~feeder at LCCOMB_X105_Y51_N18
A1L530 = D1_r_rx_byte[6];


--A1L532 is r_fifo_rx_wr_data[7]~feeder at LCCOMB_X101_Y51_N6
A1L532 = D1_r_rx_byte[7];


--A1L538 is r_fifo_tx_wr_data[0]~feeder at LCCOMB_X106_Y55_N8
A1L538 = r_fifo_data_out[0];


--A1L540 is r_fifo_tx_wr_data[1]~feeder at LCCOMB_X106_Y55_N10
A1L540 = r_fifo_data_out[1];


--A1L542 is r_fifo_tx_wr_data[2]~feeder at LCCOMB_X106_Y55_N16
A1L542 = r_fifo_data_out[2];


--A1L544 is r_fifo_tx_wr_data[3]~feeder at LCCOMB_X106_Y55_N26
A1L544 = r_fifo_data_out[3];


--A1L546 is r_fifo_tx_wr_data[4]~feeder at LCCOMB_X106_Y55_N28
A1L546 = r_fifo_data_out[4];


--A1L548 is r_fifo_tx_wr_data[5]~feeder at LCCOMB_X106_Y55_N18
A1L548 = r_fifo_data_out[5];


--A1L550 is r_fifo_tx_wr_data[6]~feeder at LCCOMB_X106_Y55_N4
A1L550 = r_fifo_data_out[6];


--A1L552 is r_fifo_tx_wr_data[7]~feeder at LCCOMB_X106_Y55_N14
A1L552 = r_fifo_data_out[7];


--E1L75 is uart_tx:transmitter|r_tx_data[6]~feeder at LCCOMB_X105_Y55_N16
E1L75 = r_tx_data[6];


--E1L70 is uart_tx:transmitter|r_tx_data[2]~feeder at LCCOMB_X105_Y55_N26
E1L70 = r_tx_data[2];


--E1L68 is uart_tx:transmitter|r_tx_data[1]~feeder at LCCOMB_X105_Y55_N6
E1L68 = r_tx_data[1];


--A1L574 is r_status[3]~feeder at LCCOMB_X107_Y54_N10
A1L574 = VCC;


--C1L43 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X107_Y52_N26
C1L43 = VCC;


--C1L46 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X107_Y51_N18
C1L46 = VCC;


--C1L49 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X105_Y51_N0
C1L49 = VCC;


--C1L52 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X105_Y51_N10
C1L52 = VCC;


--C1L55 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X105_Y51_N22
C1L55 = VCC;


--C1L58 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X105_Y51_N26
C1L58 = VCC;


--C1L61 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X105_Y51_N12
C1L61 = VCC;


--C1L64 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X107_Y51_N14
C1L64 = VCC;


--C2L45 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X103_Y55_N30
C2L45 = VCC;


--C2L49 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X105_Y57_N28
C2L49 = VCC;


--C2L53 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X103_Y55_N24
C2L53 = VCC;


--C2L56 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X105_Y56_N16
C2L56 = VCC;


--C2L60 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X105_Y56_N26
C2L60 = VCC;


--C2L64 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X106_Y55_N30
C2L64 = VCC;


--C2L67 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X105_Y56_N8
C2L67 = VCC;


--C2L70 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X105_Y56_N30
C2L70 = VCC;


