module PISO(input clock,reset,load,
	    input [3:0] d_in,
	    output d_out);
reg [3:0] temp;

always@(posedge clock) begin
 if(reset) begin
	temp <= 4'b0;
 end

 else if(load) begin
 	temp <= d_in;
 end
 
 else begin
	temp <= (d_in>>1);
end

assign d_out = temp[0];

endmodule
