Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 13:12:31 2022
| Host         : dev5 running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | uartSend                   |                          |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG | strIndex                   |                          |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG |                            |                          |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG |                            | Inst_UART_TX_CTRL/bitTmr |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG |                            | reset_cntr0              |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG | strIndex                   | strIndex0                |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                            | count[31]_i_1_n_0        |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/bitIndex | Inst_UART_TX_CTRL/READY  |                9 |             32 |         3.56 |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+


