// Seed: 3258186432
module module_0 ();
  tri id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input logic id_1,
    input supply1 id_2,
    output logic id_3
);
  assign id_3 = id_1;
  assign id_3 = 1;
  reg id_5;
  initial begin : LABEL_0
    fork
      begin : LABEL_0
        id_5 <= id_1;
      end
      id_6;
    join_any
    id_5 <= id_0 != 1;
    id_3 <= id_6;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      .id_0(1), .id_1(&1'b0), .id_2(), .id_3(1), .id_4(id_6), .id_5(id_1)
  );
  wire id_10;
  assign module_0.type_2 = 0;
endmodule
