<stg><name>complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS</name>


<trans_list>

<trans id="200" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten307 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten307"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %shl_ln116_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %shl_ln116

]]></Node>
<StgValue><ssdm name="shl_ln116_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %zext_ln113_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM

]]></Node>
<StgValue><ssdm name="MatC_DRAM_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
newFuncRoot:6 %zext_ln113_cast = zext i5 %zext_ln113_read

]]></Node>
<StgValue><ssdm name="zext_ln113_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 2, void @empty_0, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i15 0, i15 %indvar_flatten307

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc291

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc291:0 %indvar_flatten307_load = load i15 %indvar_flatten307

]]></Node>
<StgValue><ssdm name="indvar_flatten307_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc291:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc291:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc291:3 %icmp_ln113 = icmp_eq  i15 %indvar_flatten307_load, i15 20000

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc291:4 %add_ln113_1 = add i15 %indvar_flatten307_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc291:5 %br_ln113 = br i1 %icmp_ln113, void %for.inc294, void %MAT_C_ROWSc.exitStub

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc294:0 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc294:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:2 %add_ln113 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc294:5 %icmp_ln115 = icmp_eq  i8 %j_load, i8 200

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc294:6 %select_ln113 = select i1 %icmp_ln115, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc294:7 %select_ln113_1 = select i1 %icmp_ln115, i7 %add_ln113, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln113_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc294:75 %add_ln115 = add i8 %select_ln113, i8 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294:76 %store_ln115 = store i15 %add_ln113_1, i15 %indvar_flatten307

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294:77 %store_ln115 = store i7 %select_ln113_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294:78 %store_ln115 = store i8 %add_ln115, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="54" st_id="6" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="7">
<![CDATA[
for.inc294:9 %zext_ln113_1 = zext i7 %select_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc294:10 %mul_ln113 = mul i15 %zext_ln113_1, i15 205

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc294:11 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln113, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="3">
<![CDATA[
for.inc294:12 %zext_ln113_2 = zext i3 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc294:13 %mul_ln113_2 = mul i10 %zext_ln113_2, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln113_2"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="7">
<![CDATA[
for.inc294:14 %zext_ln113_3 = zext i7 %select_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc294:15 %mul_ln113_1 = mul i17 %zext_ln113_3, i17 800

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="63" st_id="8" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc294:13 %mul_ln113_2 = mul i10 %zext_ln113_2, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln113_2"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc294:15 %mul_ln113_1 = mul i17 %zext_ln113_3, i17 800

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="66" st_id="9" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc294:13 %mul_ln113_2 = mul i10 %zext_ln113_2, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln113_2"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc294:15 %mul_ln113_1 = mul i17 %zext_ln113_3, i17 800

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8">
<![CDATA[
for.inc294:18 %zext_ln116 = zext i8 %select_ln113

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc294:19 %add_ln116_2 = add i10 %mul_ln113_2, i10 %zext_ln116

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="71" st_id="10" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc294:15 %mul_ln113_1 = mul i17 %zext_ln113_3, i17 800

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc294:19 %add_ln116_2 = add i10 %mul_ln113_2, i10 %zext_ln116

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
for.inc294:20 %zext_ln116_3 = zext i10 %add_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:21 %MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:22 %MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:23 %MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:24 %MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_3_addr"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:25 %MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_4_addr"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:26 %MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_5_addr"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:27 %MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_6_addr"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:28 %MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:29 %MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_8_addr"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:30 %MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_9_addr"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:31 %MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_10_addr"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:32 %MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_11_addr"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:33 %MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_12_addr"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:34 %MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_13_addr"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:35 %MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_14_addr"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:36 %MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_15_addr"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:37 %MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_16_addr"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:38 %MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_17_addr"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:39 %MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_18_addr"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294:40 %MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="MatC_V_19_addr"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:46 %MatC_V_load = load i10 %MatC_V_addr

]]></Node>
<StgValue><ssdm name="MatC_V_load"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:47 %MatC_V_1_load = load i10 %MatC_V_1_addr

]]></Node>
<StgValue><ssdm name="MatC_V_1_load"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:48 %MatC_V_2_load = load i10 %MatC_V_2_addr

]]></Node>
<StgValue><ssdm name="MatC_V_2_load"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:49 %MatC_V_3_load = load i10 %MatC_V_3_addr

]]></Node>
<StgValue><ssdm name="MatC_V_3_load"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:50 %MatC_V_4_load = load i10 %MatC_V_4_addr

]]></Node>
<StgValue><ssdm name="MatC_V_4_load"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:51 %MatC_V_5_load = load i10 %MatC_V_5_addr

]]></Node>
<StgValue><ssdm name="MatC_V_5_load"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:52 %MatC_V_6_load = load i10 %MatC_V_6_addr

]]></Node>
<StgValue><ssdm name="MatC_V_6_load"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:53 %MatC_V_7_load = load i10 %MatC_V_7_addr

]]></Node>
<StgValue><ssdm name="MatC_V_7_load"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:54 %MatC_V_8_load = load i10 %MatC_V_8_addr

]]></Node>
<StgValue><ssdm name="MatC_V_8_load"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:55 %MatC_V_9_load = load i10 %MatC_V_9_addr

]]></Node>
<StgValue><ssdm name="MatC_V_9_load"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:56 %MatC_V_10_load = load i10 %MatC_V_10_addr

]]></Node>
<StgValue><ssdm name="MatC_V_10_load"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:57 %MatC_V_11_load = load i10 %MatC_V_11_addr

]]></Node>
<StgValue><ssdm name="MatC_V_11_load"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:58 %MatC_V_12_load = load i10 %MatC_V_12_addr

]]></Node>
<StgValue><ssdm name="MatC_V_12_load"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:59 %MatC_V_13_load = load i10 %MatC_V_13_addr

]]></Node>
<StgValue><ssdm name="MatC_V_13_load"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:60 %MatC_V_14_load = load i10 %MatC_V_14_addr

]]></Node>
<StgValue><ssdm name="MatC_V_14_load"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:61 %MatC_V_15_load = load i10 %MatC_V_15_addr

]]></Node>
<StgValue><ssdm name="MatC_V_15_load"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:62 %MatC_V_16_load = load i10 %MatC_V_16_addr

]]></Node>
<StgValue><ssdm name="MatC_V_16_load"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:63 %MatC_V_17_load = load i10 %MatC_V_17_addr

]]></Node>
<StgValue><ssdm name="MatC_V_17_load"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:64 %MatC_V_18_load = load i10 %MatC_V_18_addr

]]></Node>
<StgValue><ssdm name="MatC_V_18_load"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:65 %MatC_V_19_load = load i10 %MatC_V_19_addr

]]></Node>
<StgValue><ssdm name="MatC_V_19_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="115" st_id="11" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc294:8 %urem_ln113 = urem i7 %select_ln113_1, i7 20

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="17">
<![CDATA[
for.inc294:16 %zext_ln113_4 = zext i17 %mul_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc294:42 %shl_ln116_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln113, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_3"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc294:43 %zext_ln116_1 = zext i10 %shl_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc294:44 %add_ln116 = add i64 %zext_ln116_1, i64 %MatC_DRAM_read

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc294:45 %add_ln116_1 = add i64 %add_ln116, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:46 %MatC_V_load = load i10 %MatC_V_addr

]]></Node>
<StgValue><ssdm name="MatC_V_load"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:47 %MatC_V_1_load = load i10 %MatC_V_1_addr

]]></Node>
<StgValue><ssdm name="MatC_V_1_load"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:48 %MatC_V_2_load = load i10 %MatC_V_2_addr

]]></Node>
<StgValue><ssdm name="MatC_V_2_load"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:49 %MatC_V_3_load = load i10 %MatC_V_3_addr

]]></Node>
<StgValue><ssdm name="MatC_V_3_load"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:50 %MatC_V_4_load = load i10 %MatC_V_4_addr

]]></Node>
<StgValue><ssdm name="MatC_V_4_load"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:51 %MatC_V_5_load = load i10 %MatC_V_5_addr

]]></Node>
<StgValue><ssdm name="MatC_V_5_load"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:52 %MatC_V_6_load = load i10 %MatC_V_6_addr

]]></Node>
<StgValue><ssdm name="MatC_V_6_load"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:53 %MatC_V_7_load = load i10 %MatC_V_7_addr

]]></Node>
<StgValue><ssdm name="MatC_V_7_load"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:54 %MatC_V_8_load = load i10 %MatC_V_8_addr

]]></Node>
<StgValue><ssdm name="MatC_V_8_load"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:55 %MatC_V_9_load = load i10 %MatC_V_9_addr

]]></Node>
<StgValue><ssdm name="MatC_V_9_load"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:56 %MatC_V_10_load = load i10 %MatC_V_10_addr

]]></Node>
<StgValue><ssdm name="MatC_V_10_load"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:57 %MatC_V_11_load = load i10 %MatC_V_11_addr

]]></Node>
<StgValue><ssdm name="MatC_V_11_load"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:58 %MatC_V_12_load = load i10 %MatC_V_12_addr

]]></Node>
<StgValue><ssdm name="MatC_V_12_load"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:59 %MatC_V_13_load = load i10 %MatC_V_13_addr

]]></Node>
<StgValue><ssdm name="MatC_V_13_load"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:60 %MatC_V_14_load = load i10 %MatC_V_14_addr

]]></Node>
<StgValue><ssdm name="MatC_V_14_load"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:61 %MatC_V_15_load = load i10 %MatC_V_15_addr

]]></Node>
<StgValue><ssdm name="MatC_V_15_load"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:62 %MatC_V_16_load = load i10 %MatC_V_16_addr

]]></Node>
<StgValue><ssdm name="MatC_V_16_load"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:63 %MatC_V_17_load = load i10 %MatC_V_17_addr

]]></Node>
<StgValue><ssdm name="MatC_V_17_load"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:64 %MatC_V_18_load = load i10 %MatC_V_18_addr

]]></Node>
<StgValue><ssdm name="MatC_V_18_load"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="10">
<![CDATA[
for.inc294:65 %MatC_V_19_load = load i10 %MatC_V_19_addr

]]></Node>
<StgValue><ssdm name="MatC_V_19_load"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="7">
<![CDATA[
for.inc294:66 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i7, i16 %MatC_V_load, i16 %MatC_V_1_load, i16 %MatC_V_2_load, i16 %MatC_V_3_load, i16 %MatC_V_4_load, i16 %MatC_V_5_load, i16 %MatC_V_6_load, i16 %MatC_V_7_load, i16 %MatC_V_8_load, i16 %MatC_V_9_load, i16 %MatC_V_10_load, i16 %MatC_V_11_load, i16 %MatC_V_12_load, i16 %MatC_V_13_load, i16 %MatC_V_14_load, i16 %MatC_V_15_load, i16 %MatC_V_16_load, i16 %MatC_V_17_load, i16 %MatC_V_18_load, i16 %MatC_V_19_load, i7 %urem_ln113

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc294:69 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="62">
<![CDATA[
for.inc294:70 %sext_ln116 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc294:71 %mem_addr = getelementptr i32 %mem, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="16">
<![CDATA[
for.inc294:67 %zext_ln116_2 = zext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc294:68 %shl_ln116_1 = shl i32 %zext_ln116_2, i32 %zext_ln113_cast

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc294:72 %empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="148" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc294:73 %write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %mem_addr, i32 %shl_ln116_1, i4 %shl_ln116_read

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="149" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc294:74 %empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="150" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc294:74 %empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="151" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc294:74 %empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="152" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc294:74 %empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
MAT_C_ROWSc.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc294:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_MAT_C_COLS_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc294:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc294:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc294:41 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc294:74 %empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc294:79 %br_ln115 = br void %for.inc291

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="201" name="mem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="202" name="MatC_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="MatC_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="MatC_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="MatC_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="MatC_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="MatC_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="MatC_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="MatC_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="210" name="MatC_V_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="MatC_V_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="MatC_V_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="MatC_V_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="MatC_V_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="MatC_V_13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="MatC_V_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="MatC_V_15" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="218" name="MatC_V_16" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="MatC_V_17" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="220" name="MatC_V_18" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="221" name="MatC_V_19" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="MatC_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="222" name="MatC_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_DRAM"/></StgValue>
</port>
<port id="223" name="zext_ln113" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln113"/></StgValue>
</port>
<port id="224" name="shl_ln116" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln116"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="226" from="StgValue_225" to="j" fromId="225" toId="21">
</dataflow>
<dataflow id="227" from="StgValue_225" to="i" fromId="225" toId="22">
</dataflow>
<dataflow id="228" from="StgValue_225" to="indvar_flatten307" fromId="225" toId="23">
</dataflow>
<dataflow id="230" from="_ssdm_op_Read.ap_auto.i4" to="shl_ln116_read" fromId="229" toId="24">
</dataflow>
<dataflow id="231" from="shl_ln116" to="shl_ln116_read" fromId="224" toId="24">
</dataflow>
<dataflow id="233" from="_ssdm_op_Read.ap_auto.i5" to="zext_ln113_read" fromId="232" toId="25">
</dataflow>
<dataflow id="234" from="zext_ln113" to="zext_ln113_read" fromId="223" toId="25">
</dataflow>
<dataflow id="236" from="_ssdm_op_Read.ap_auto.i64" to="MatC_DRAM_read" fromId="235" toId="26">
</dataflow>
<dataflow id="237" from="MatC_DRAM" to="MatC_DRAM_read" fromId="222" toId="26">
</dataflow>
<dataflow id="238" from="zext_ln113_read" to="zext_ln113_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="239" toId="28">
</dataflow>
<dataflow id="241" from="mem" to="specinterface_ln0" fromId="201" toId="28">
</dataflow>
<dataflow id="243" from="empty_2" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="245" from="StgValue_244" to="specinterface_ln0" fromId="244" toId="28">
</dataflow>
<dataflow id="246" from="StgValue_244" to="specinterface_ln0" fromId="244" toId="28">
</dataflow>
<dataflow id="248" from="empty_1" to="specinterface_ln0" fromId="247" toId="28">
</dataflow>
<dataflow id="249" from="StgValue_244" to="specinterface_ln0" fromId="244" toId="28">
</dataflow>
<dataflow id="251" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="28">
</dataflow>
<dataflow id="253" from="empty_0" to="specinterface_ln0" fromId="252" toId="28">
</dataflow>
<dataflow id="255" from="empty_15" to="specinterface_ln0" fromId="254" toId="28">
</dataflow>
<dataflow id="256" from="empty_1" to="specinterface_ln0" fromId="247" toId="28">
</dataflow>
<dataflow id="258" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="28">
</dataflow>
<dataflow id="259" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="28">
</dataflow>
<dataflow id="260" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="28">
</dataflow>
<dataflow id="261" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="28">
</dataflow>
<dataflow id="262" from="empty_1" to="specinterface_ln0" fromId="247" toId="28">
</dataflow>
<dataflow id="263" from="empty_1" to="specinterface_ln0" fromId="247" toId="28">
</dataflow>
<dataflow id="265" from="StgValue_264" to="specinterface_ln0" fromId="264" toId="28">
</dataflow>
<dataflow id="266" from="StgValue_244" to="specinterface_ln0" fromId="244" toId="28">
</dataflow>
<dataflow id="268" from="StgValue_267" to="store_ln0" fromId="267" toId="29">
</dataflow>
<dataflow id="269" from="indvar_flatten307" to="store_ln0" fromId="23" toId="29">
</dataflow>
<dataflow id="271" from="StgValue_270" to="store_ln0" fromId="270" toId="30">
</dataflow>
<dataflow id="272" from="i" to="store_ln0" fromId="22" toId="30">
</dataflow>
<dataflow id="274" from="StgValue_273" to="store_ln0" fromId="273" toId="31">
</dataflow>
<dataflow id="275" from="j" to="store_ln0" fromId="21" toId="31">
</dataflow>
<dataflow id="276" from="indvar_flatten307" to="indvar_flatten307_load" fromId="23" toId="33">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="277" toId="34">
</dataflow>
<dataflow id="279" from="mem" to="specbitsmap_ln0" fromId="201" toId="34">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="280" toId="35">
</dataflow>
<dataflow id="282" from="StgValue_264" to="specpipeline_ln0" fromId="264" toId="35">
</dataflow>
<dataflow id="283" from="StgValue_244" to="specpipeline_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="284" from="StgValue_225" to="specpipeline_ln0" fromId="225" toId="35">
</dataflow>
<dataflow id="285" from="StgValue_244" to="specpipeline_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="287" from="p_str" to="specpipeline_ln0" fromId="286" toId="35">
</dataflow>
<dataflow id="288" from="indvar_flatten307_load" to="icmp_ln113" fromId="33" toId="36">
</dataflow>
<dataflow id="290" from="StgValue_289" to="icmp_ln113" fromId="289" toId="36">
</dataflow>
<dataflow id="291" from="indvar_flatten307_load" to="add_ln113_1" fromId="33" toId="37">
</dataflow>
<dataflow id="293" from="StgValue_292" to="add_ln113_1" fromId="292" toId="37">
</dataflow>
<dataflow id="294" from="icmp_ln113" to="br_ln113" fromId="36" toId="38">
</dataflow>
<dataflow id="295" from="j" to="j_load" fromId="21" toId="39">
</dataflow>
<dataflow id="296" from="i" to="i_load" fromId="22" toId="40">
</dataflow>
<dataflow id="297" from="i_load" to="add_ln113" fromId="40" toId="41">
</dataflow>
<dataflow id="299" from="StgValue_298" to="add_ln113" fromId="298" toId="41">
</dataflow>
<dataflow id="300" from="j_load" to="icmp_ln115" fromId="39" toId="42">
</dataflow>
<dataflow id="302" from="StgValue_301" to="icmp_ln115" fromId="301" toId="42">
</dataflow>
<dataflow id="303" from="icmp_ln115" to="select_ln113" fromId="42" toId="43">
</dataflow>
<dataflow id="304" from="StgValue_273" to="select_ln113" fromId="273" toId="43">
</dataflow>
<dataflow id="305" from="j_load" to="select_ln113" fromId="39" toId="43">
</dataflow>
<dataflow id="306" from="icmp_ln115" to="select_ln113_1" fromId="42" toId="44">
</dataflow>
<dataflow id="307" from="add_ln113" to="select_ln113_1" fromId="41" toId="44">
</dataflow>
<dataflow id="308" from="i_load" to="select_ln113_1" fromId="40" toId="44">
</dataflow>
<dataflow id="309" from="select_ln113_1" to="urem_ln113" fromId="44" toId="45">
</dataflow>
<dataflow id="311" from="StgValue_310" to="urem_ln113" fromId="310" toId="45">
</dataflow>
<dataflow id="312" from="select_ln113" to="add_ln115" fromId="43" toId="46">
</dataflow>
<dataflow id="314" from="StgValue_313" to="add_ln115" fromId="313" toId="46">
</dataflow>
<dataflow id="315" from="add_ln113_1" to="store_ln115" fromId="37" toId="47">
</dataflow>
<dataflow id="316" from="indvar_flatten307" to="store_ln115" fromId="23" toId="47">
</dataflow>
<dataflow id="317" from="select_ln113_1" to="store_ln115" fromId="44" toId="48">
</dataflow>
<dataflow id="318" from="i" to="store_ln115" fromId="22" toId="48">
</dataflow>
<dataflow id="319" from="add_ln115" to="store_ln115" fromId="46" toId="49">
</dataflow>
<dataflow id="320" from="j" to="store_ln115" fromId="21" toId="49">
</dataflow>
<dataflow id="321" from="select_ln113_1" to="urem_ln113" fromId="44" toId="50">
</dataflow>
<dataflow id="322" from="StgValue_310" to="urem_ln113" fromId="310" toId="50">
</dataflow>
<dataflow id="323" from="select_ln113_1" to="urem_ln113" fromId="44" toId="51">
</dataflow>
<dataflow id="324" from="StgValue_310" to="urem_ln113" fromId="310" toId="51">
</dataflow>
<dataflow id="325" from="select_ln113_1" to="urem_ln113" fromId="44" toId="52">
</dataflow>
<dataflow id="326" from="StgValue_310" to="urem_ln113" fromId="310" toId="52">
</dataflow>
<dataflow id="327" from="select_ln113_1" to="urem_ln113" fromId="44" toId="53">
</dataflow>
<dataflow id="328" from="StgValue_310" to="urem_ln113" fromId="310" toId="53">
</dataflow>
<dataflow id="329" from="select_ln113_1" to="urem_ln113" fromId="44" toId="54">
</dataflow>
<dataflow id="330" from="StgValue_310" to="urem_ln113" fromId="310" toId="54">
</dataflow>
<dataflow id="331" from="select_ln113_1" to="urem_ln113" fromId="44" toId="55">
</dataflow>
<dataflow id="332" from="StgValue_310" to="urem_ln113" fromId="310" toId="55">
</dataflow>
<dataflow id="333" from="select_ln113_1" to="zext_ln113_1" fromId="44" toId="56">
</dataflow>
<dataflow id="334" from="zext_ln113_1" to="mul_ln113" fromId="56" toId="57">
</dataflow>
<dataflow id="336" from="StgValue_335" to="mul_ln113" fromId="335" toId="57">
</dataflow>
<dataflow id="338" from="_ssdm_op_PartSelect.i3.i15.i32.i32" to="tmp" fromId="337" toId="58">
</dataflow>
<dataflow id="339" from="mul_ln113" to="tmp" fromId="57" toId="58">
</dataflow>
<dataflow id="341" from="StgValue_340" to="tmp" fromId="340" toId="58">
</dataflow>
<dataflow id="343" from="StgValue_342" to="tmp" fromId="342" toId="58">
</dataflow>
<dataflow id="344" from="tmp" to="zext_ln113_2" fromId="58" toId="59">
</dataflow>
<dataflow id="345" from="zext_ln113_2" to="mul_ln113_2" fromId="59" toId="60">
</dataflow>
<dataflow id="347" from="StgValue_346" to="mul_ln113_2" fromId="346" toId="60">
</dataflow>
<dataflow id="348" from="select_ln113_1" to="zext_ln113_3" fromId="44" toId="61">
</dataflow>
<dataflow id="349" from="zext_ln113_3" to="mul_ln113_1" fromId="61" toId="62">
</dataflow>
<dataflow id="351" from="StgValue_350" to="mul_ln113_1" fromId="350" toId="62">
</dataflow>
<dataflow id="352" from="select_ln113_1" to="urem_ln113" fromId="44" toId="63">
</dataflow>
<dataflow id="353" from="StgValue_310" to="urem_ln113" fromId="310" toId="63">
</dataflow>
<dataflow id="354" from="zext_ln113_2" to="mul_ln113_2" fromId="59" toId="64">
</dataflow>
<dataflow id="355" from="StgValue_346" to="mul_ln113_2" fromId="346" toId="64">
</dataflow>
<dataflow id="356" from="zext_ln113_3" to="mul_ln113_1" fromId="61" toId="65">
</dataflow>
<dataflow id="357" from="StgValue_350" to="mul_ln113_1" fromId="350" toId="65">
</dataflow>
<dataflow id="358" from="select_ln113_1" to="urem_ln113" fromId="44" toId="66">
</dataflow>
<dataflow id="359" from="StgValue_310" to="urem_ln113" fromId="310" toId="66">
</dataflow>
<dataflow id="360" from="zext_ln113_2" to="mul_ln113_2" fromId="59" toId="67">
</dataflow>
<dataflow id="361" from="StgValue_346" to="mul_ln113_2" fromId="346" toId="67">
</dataflow>
<dataflow id="362" from="zext_ln113_3" to="mul_ln113_1" fromId="61" toId="68">
</dataflow>
<dataflow id="363" from="StgValue_350" to="mul_ln113_1" fromId="350" toId="68">
</dataflow>
<dataflow id="364" from="select_ln113" to="zext_ln116" fromId="43" toId="69">
</dataflow>
<dataflow id="365" from="mul_ln113_2" to="add_ln116_2" fromId="67" toId="70">
</dataflow>
<dataflow id="366" from="zext_ln116" to="add_ln116_2" fromId="69" toId="70">
</dataflow>
<dataflow id="367" from="select_ln113_1" to="urem_ln113" fromId="44" toId="71">
</dataflow>
<dataflow id="368" from="StgValue_310" to="urem_ln113" fromId="310" toId="71">
</dataflow>
<dataflow id="369" from="zext_ln113_3" to="mul_ln113_1" fromId="61" toId="72">
</dataflow>
<dataflow id="370" from="StgValue_350" to="mul_ln113_1" fromId="350" toId="72">
</dataflow>
<dataflow id="371" from="mul_ln113_2" to="add_ln116_2" fromId="67" toId="73">
</dataflow>
<dataflow id="372" from="zext_ln116" to="add_ln116_2" fromId="69" toId="73">
</dataflow>
<dataflow id="373" from="add_ln116_2" to="zext_ln116_3" fromId="73" toId="74">
</dataflow>
<dataflow id="374" from="MatC_V" to="MatC_V_addr" fromId="202" toId="75">
</dataflow>
<dataflow id="376" from="StgValue_375" to="MatC_V_addr" fromId="375" toId="75">
</dataflow>
<dataflow id="377" from="zext_ln116_3" to="MatC_V_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="378" from="MatC_V_1" to="MatC_V_1_addr" fromId="203" toId="76">
</dataflow>
<dataflow id="379" from="StgValue_375" to="MatC_V_1_addr" fromId="375" toId="76">
</dataflow>
<dataflow id="380" from="zext_ln116_3" to="MatC_V_1_addr" fromId="74" toId="76">
</dataflow>
<dataflow id="381" from="MatC_V_2" to="MatC_V_2_addr" fromId="204" toId="77">
</dataflow>
<dataflow id="382" from="StgValue_375" to="MatC_V_2_addr" fromId="375" toId="77">
</dataflow>
<dataflow id="383" from="zext_ln116_3" to="MatC_V_2_addr" fromId="74" toId="77">
</dataflow>
<dataflow id="384" from="MatC_V_3" to="MatC_V_3_addr" fromId="205" toId="78">
</dataflow>
<dataflow id="385" from="StgValue_375" to="MatC_V_3_addr" fromId="375" toId="78">
</dataflow>
<dataflow id="386" from="zext_ln116_3" to="MatC_V_3_addr" fromId="74" toId="78">
</dataflow>
<dataflow id="387" from="MatC_V_4" to="MatC_V_4_addr" fromId="206" toId="79">
</dataflow>
<dataflow id="388" from="StgValue_375" to="MatC_V_4_addr" fromId="375" toId="79">
</dataflow>
<dataflow id="389" from="zext_ln116_3" to="MatC_V_4_addr" fromId="74" toId="79">
</dataflow>
<dataflow id="390" from="MatC_V_5" to="MatC_V_5_addr" fromId="207" toId="80">
</dataflow>
<dataflow id="391" from="StgValue_375" to="MatC_V_5_addr" fromId="375" toId="80">
</dataflow>
<dataflow id="392" from="zext_ln116_3" to="MatC_V_5_addr" fromId="74" toId="80">
</dataflow>
<dataflow id="393" from="MatC_V_6" to="MatC_V_6_addr" fromId="208" toId="81">
</dataflow>
<dataflow id="394" from="StgValue_375" to="MatC_V_6_addr" fromId="375" toId="81">
</dataflow>
<dataflow id="395" from="zext_ln116_3" to="MatC_V_6_addr" fromId="74" toId="81">
</dataflow>
<dataflow id="396" from="MatC_V_7" to="MatC_V_7_addr" fromId="209" toId="82">
</dataflow>
<dataflow id="397" from="StgValue_375" to="MatC_V_7_addr" fromId="375" toId="82">
</dataflow>
<dataflow id="398" from="zext_ln116_3" to="MatC_V_7_addr" fromId="74" toId="82">
</dataflow>
<dataflow id="399" from="MatC_V_8" to="MatC_V_8_addr" fromId="210" toId="83">
</dataflow>
<dataflow id="400" from="StgValue_375" to="MatC_V_8_addr" fromId="375" toId="83">
</dataflow>
<dataflow id="401" from="zext_ln116_3" to="MatC_V_8_addr" fromId="74" toId="83">
</dataflow>
<dataflow id="402" from="MatC_V_9" to="MatC_V_9_addr" fromId="211" toId="84">
</dataflow>
<dataflow id="403" from="StgValue_375" to="MatC_V_9_addr" fromId="375" toId="84">
</dataflow>
<dataflow id="404" from="zext_ln116_3" to="MatC_V_9_addr" fromId="74" toId="84">
</dataflow>
<dataflow id="405" from="MatC_V_10" to="MatC_V_10_addr" fromId="212" toId="85">
</dataflow>
<dataflow id="406" from="StgValue_375" to="MatC_V_10_addr" fromId="375" toId="85">
</dataflow>
<dataflow id="407" from="zext_ln116_3" to="MatC_V_10_addr" fromId="74" toId="85">
</dataflow>
<dataflow id="408" from="MatC_V_11" to="MatC_V_11_addr" fromId="213" toId="86">
</dataflow>
<dataflow id="409" from="StgValue_375" to="MatC_V_11_addr" fromId="375" toId="86">
</dataflow>
<dataflow id="410" from="zext_ln116_3" to="MatC_V_11_addr" fromId="74" toId="86">
</dataflow>
<dataflow id="411" from="MatC_V_12" to="MatC_V_12_addr" fromId="214" toId="87">
</dataflow>
<dataflow id="412" from="StgValue_375" to="MatC_V_12_addr" fromId="375" toId="87">
</dataflow>
<dataflow id="413" from="zext_ln116_3" to="MatC_V_12_addr" fromId="74" toId="87">
</dataflow>
<dataflow id="414" from="MatC_V_13" to="MatC_V_13_addr" fromId="215" toId="88">
</dataflow>
<dataflow id="415" from="StgValue_375" to="MatC_V_13_addr" fromId="375" toId="88">
</dataflow>
<dataflow id="416" from="zext_ln116_3" to="MatC_V_13_addr" fromId="74" toId="88">
</dataflow>
<dataflow id="417" from="MatC_V_14" to="MatC_V_14_addr" fromId="216" toId="89">
</dataflow>
<dataflow id="418" from="StgValue_375" to="MatC_V_14_addr" fromId="375" toId="89">
</dataflow>
<dataflow id="419" from="zext_ln116_3" to="MatC_V_14_addr" fromId="74" toId="89">
</dataflow>
<dataflow id="420" from="MatC_V_15" to="MatC_V_15_addr" fromId="217" toId="90">
</dataflow>
<dataflow id="421" from="StgValue_375" to="MatC_V_15_addr" fromId="375" toId="90">
</dataflow>
<dataflow id="422" from="zext_ln116_3" to="MatC_V_15_addr" fromId="74" toId="90">
</dataflow>
<dataflow id="423" from="MatC_V_16" to="MatC_V_16_addr" fromId="218" toId="91">
</dataflow>
<dataflow id="424" from="StgValue_375" to="MatC_V_16_addr" fromId="375" toId="91">
</dataflow>
<dataflow id="425" from="zext_ln116_3" to="MatC_V_16_addr" fromId="74" toId="91">
</dataflow>
<dataflow id="426" from="MatC_V_17" to="MatC_V_17_addr" fromId="219" toId="92">
</dataflow>
<dataflow id="427" from="StgValue_375" to="MatC_V_17_addr" fromId="375" toId="92">
</dataflow>
<dataflow id="428" from="zext_ln116_3" to="MatC_V_17_addr" fromId="74" toId="92">
</dataflow>
<dataflow id="429" from="MatC_V_18" to="MatC_V_18_addr" fromId="220" toId="93">
</dataflow>
<dataflow id="430" from="StgValue_375" to="MatC_V_18_addr" fromId="375" toId="93">
</dataflow>
<dataflow id="431" from="zext_ln116_3" to="MatC_V_18_addr" fromId="74" toId="93">
</dataflow>
<dataflow id="432" from="MatC_V_19" to="MatC_V_19_addr" fromId="221" toId="94">
</dataflow>
<dataflow id="433" from="StgValue_375" to="MatC_V_19_addr" fromId="375" toId="94">
</dataflow>
<dataflow id="434" from="zext_ln116_3" to="MatC_V_19_addr" fromId="74" toId="94">
</dataflow>
<dataflow id="435" from="MatC_V_addr" to="MatC_V_load" fromId="75" toId="95">
</dataflow>
<dataflow id="436" from="MatC_V_1_addr" to="MatC_V_1_load" fromId="76" toId="96">
</dataflow>
<dataflow id="437" from="MatC_V_2_addr" to="MatC_V_2_load" fromId="77" toId="97">
</dataflow>
<dataflow id="438" from="MatC_V_3_addr" to="MatC_V_3_load" fromId="78" toId="98">
</dataflow>
<dataflow id="439" from="MatC_V_4_addr" to="MatC_V_4_load" fromId="79" toId="99">
</dataflow>
<dataflow id="440" from="MatC_V_5_addr" to="MatC_V_5_load" fromId="80" toId="100">
</dataflow>
<dataflow id="441" from="MatC_V_6_addr" to="MatC_V_6_load" fromId="81" toId="101">
</dataflow>
<dataflow id="442" from="MatC_V_7_addr" to="MatC_V_7_load" fromId="82" toId="102">
</dataflow>
<dataflow id="443" from="MatC_V_8_addr" to="MatC_V_8_load" fromId="83" toId="103">
</dataflow>
<dataflow id="444" from="MatC_V_9_addr" to="MatC_V_9_load" fromId="84" toId="104">
</dataflow>
<dataflow id="445" from="MatC_V_10_addr" to="MatC_V_10_load" fromId="85" toId="105">
</dataflow>
<dataflow id="446" from="MatC_V_11_addr" to="MatC_V_11_load" fromId="86" toId="106">
</dataflow>
<dataflow id="447" from="MatC_V_12_addr" to="MatC_V_12_load" fromId="87" toId="107">
</dataflow>
<dataflow id="448" from="MatC_V_13_addr" to="MatC_V_13_load" fromId="88" toId="108">
</dataflow>
<dataflow id="449" from="MatC_V_14_addr" to="MatC_V_14_load" fromId="89" toId="109">
</dataflow>
<dataflow id="450" from="MatC_V_15_addr" to="MatC_V_15_load" fromId="90" toId="110">
</dataflow>
<dataflow id="451" from="MatC_V_16_addr" to="MatC_V_16_load" fromId="91" toId="111">
</dataflow>
<dataflow id="452" from="MatC_V_17_addr" to="MatC_V_17_load" fromId="92" toId="112">
</dataflow>
<dataflow id="453" from="MatC_V_18_addr" to="MatC_V_18_load" fromId="93" toId="113">
</dataflow>
<dataflow id="454" from="MatC_V_19_addr" to="MatC_V_19_load" fromId="94" toId="114">
</dataflow>
<dataflow id="455" from="select_ln113_1" to="urem_ln113" fromId="44" toId="115">
</dataflow>
<dataflow id="456" from="StgValue_310" to="urem_ln113" fromId="310" toId="115">
</dataflow>
<dataflow id="457" from="mul_ln113_1" to="zext_ln113_4" fromId="72" toId="116">
</dataflow>
<dataflow id="459" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln116_3" fromId="458" toId="117">
</dataflow>
<dataflow id="460" from="select_ln113" to="shl_ln116_3" fromId="43" toId="117">
</dataflow>
<dataflow id="462" from="StgValue_461" to="shl_ln116_3" fromId="461" toId="117">
</dataflow>
<dataflow id="463" from="shl_ln116_3" to="zext_ln116_1" fromId="117" toId="118">
</dataflow>
<dataflow id="464" from="zext_ln116_1" to="add_ln116" fromId="118" toId="119">
</dataflow>
<dataflow id="465" from="MatC_DRAM_read" to="add_ln116" fromId="26" toId="119">
</dataflow>
<dataflow id="466" from="add_ln116" to="add_ln116_1" fromId="119" toId="120">
</dataflow>
<dataflow id="467" from="zext_ln113_4" to="add_ln116_1" fromId="116" toId="120">
</dataflow>
<dataflow id="468" from="MatC_V_addr" to="MatC_V_load" fromId="75" toId="121">
</dataflow>
<dataflow id="469" from="MatC_V_1_addr" to="MatC_V_1_load" fromId="76" toId="122">
</dataflow>
<dataflow id="470" from="MatC_V_2_addr" to="MatC_V_2_load" fromId="77" toId="123">
</dataflow>
<dataflow id="471" from="MatC_V_3_addr" to="MatC_V_3_load" fromId="78" toId="124">
</dataflow>
<dataflow id="472" from="MatC_V_4_addr" to="MatC_V_4_load" fromId="79" toId="125">
</dataflow>
<dataflow id="473" from="MatC_V_5_addr" to="MatC_V_5_load" fromId="80" toId="126">
</dataflow>
<dataflow id="474" from="MatC_V_6_addr" to="MatC_V_6_load" fromId="81" toId="127">
</dataflow>
<dataflow id="475" from="MatC_V_7_addr" to="MatC_V_7_load" fromId="82" toId="128">
</dataflow>
<dataflow id="476" from="MatC_V_8_addr" to="MatC_V_8_load" fromId="83" toId="129">
</dataflow>
<dataflow id="477" from="MatC_V_9_addr" to="MatC_V_9_load" fromId="84" toId="130">
</dataflow>
<dataflow id="478" from="MatC_V_10_addr" to="MatC_V_10_load" fromId="85" toId="131">
</dataflow>
<dataflow id="479" from="MatC_V_11_addr" to="MatC_V_11_load" fromId="86" toId="132">
</dataflow>
<dataflow id="480" from="MatC_V_12_addr" to="MatC_V_12_load" fromId="87" toId="133">
</dataflow>
<dataflow id="481" from="MatC_V_13_addr" to="MatC_V_13_load" fromId="88" toId="134">
</dataflow>
<dataflow id="482" from="MatC_V_14_addr" to="MatC_V_14_load" fromId="89" toId="135">
</dataflow>
<dataflow id="483" from="MatC_V_15_addr" to="MatC_V_15_load" fromId="90" toId="136">
</dataflow>
<dataflow id="484" from="MatC_V_16_addr" to="MatC_V_16_load" fromId="91" toId="137">
</dataflow>
<dataflow id="485" from="MatC_V_17_addr" to="MatC_V_17_load" fromId="92" toId="138">
</dataflow>
<dataflow id="486" from="MatC_V_18_addr" to="MatC_V_18_load" fromId="93" toId="139">
</dataflow>
<dataflow id="487" from="MatC_V_19_addr" to="MatC_V_19_load" fromId="94" toId="140">
</dataflow>
<dataflow id="489" from="_ssdm_op_Mux.ap_auto.20i16.i7" to="tmp_2" fromId="488" toId="141">
</dataflow>
<dataflow id="490" from="MatC_V_load" to="tmp_2" fromId="121" toId="141">
</dataflow>
<dataflow id="491" from="MatC_V_1_load" to="tmp_2" fromId="122" toId="141">
</dataflow>
<dataflow id="492" from="MatC_V_2_load" to="tmp_2" fromId="123" toId="141">
</dataflow>
<dataflow id="493" from="MatC_V_3_load" to="tmp_2" fromId="124" toId="141">
</dataflow>
<dataflow id="494" from="MatC_V_4_load" to="tmp_2" fromId="125" toId="141">
</dataflow>
<dataflow id="495" from="MatC_V_5_load" to="tmp_2" fromId="126" toId="141">
</dataflow>
<dataflow id="496" from="MatC_V_6_load" to="tmp_2" fromId="127" toId="141">
</dataflow>
<dataflow id="497" from="MatC_V_7_load" to="tmp_2" fromId="128" toId="141">
</dataflow>
<dataflow id="498" from="MatC_V_8_load" to="tmp_2" fromId="129" toId="141">
</dataflow>
<dataflow id="499" from="MatC_V_9_load" to="tmp_2" fromId="130" toId="141">
</dataflow>
<dataflow id="500" from="MatC_V_10_load" to="tmp_2" fromId="131" toId="141">
</dataflow>
<dataflow id="501" from="MatC_V_11_load" to="tmp_2" fromId="132" toId="141">
</dataflow>
<dataflow id="502" from="MatC_V_12_load" to="tmp_2" fromId="133" toId="141">
</dataflow>
<dataflow id="503" from="MatC_V_13_load" to="tmp_2" fromId="134" toId="141">
</dataflow>
<dataflow id="504" from="MatC_V_14_load" to="tmp_2" fromId="135" toId="141">
</dataflow>
<dataflow id="505" from="MatC_V_15_load" to="tmp_2" fromId="136" toId="141">
</dataflow>
<dataflow id="506" from="MatC_V_16_load" to="tmp_2" fromId="137" toId="141">
</dataflow>
<dataflow id="507" from="MatC_V_17_load" to="tmp_2" fromId="138" toId="141">
</dataflow>
<dataflow id="508" from="MatC_V_18_load" to="tmp_2" fromId="139" toId="141">
</dataflow>
<dataflow id="509" from="MatC_V_19_load" to="tmp_2" fromId="140" toId="141">
</dataflow>
<dataflow id="510" from="urem_ln113" to="tmp_2" fromId="115" toId="141">
</dataflow>
<dataflow id="512" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln7" fromId="511" toId="142">
</dataflow>
<dataflow id="513" from="add_ln116_1" to="trunc_ln7" fromId="120" toId="142">
</dataflow>
<dataflow id="514" from="StgValue_250" to="trunc_ln7" fromId="250" toId="142">
</dataflow>
<dataflow id="516" from="StgValue_515" to="trunc_ln7" fromId="515" toId="142">
</dataflow>
<dataflow id="517" from="trunc_ln7" to="sext_ln116" fromId="142" toId="143">
</dataflow>
<dataflow id="518" from="mem" to="mem_addr" fromId="201" toId="144">
</dataflow>
<dataflow id="519" from="sext_ln116" to="mem_addr" fromId="143" toId="144">
</dataflow>
<dataflow id="520" from="tmp_2" to="zext_ln116_2" fromId="141" toId="145">
</dataflow>
<dataflow id="521" from="zext_ln116_2" to="shl_ln116_1" fromId="145" toId="146">
</dataflow>
<dataflow id="522" from="zext_ln113_cast" to="shl_ln116_1" fromId="27" toId="146">
</dataflow>
<dataflow id="524" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_35" fromId="523" toId="147">
</dataflow>
<dataflow id="525" from="mem_addr" to="empty_35" fromId="144" toId="147">
</dataflow>
<dataflow id="526" from="StgValue_225" to="empty_35" fromId="225" toId="147">
</dataflow>
<dataflow id="528" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln116" fromId="527" toId="148">
</dataflow>
<dataflow id="529" from="mem_addr" to="write_ln116" fromId="144" toId="148">
</dataflow>
<dataflow id="530" from="shl_ln116_1" to="write_ln116" fromId="146" toId="148">
</dataflow>
<dataflow id="531" from="shl_ln116_read" to="write_ln116" fromId="24" toId="148">
</dataflow>
<dataflow id="533" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_36" fromId="532" toId="149">
</dataflow>
<dataflow id="534" from="mem_addr" to="empty_36" fromId="144" toId="149">
</dataflow>
<dataflow id="535" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_36" fromId="532" toId="150">
</dataflow>
<dataflow id="536" from="mem_addr" to="empty_36" fromId="144" toId="150">
</dataflow>
<dataflow id="537" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_36" fromId="532" toId="151">
</dataflow>
<dataflow id="538" from="mem_addr" to="empty_36" fromId="144" toId="151">
</dataflow>
<dataflow id="539" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_36" fromId="532" toId="152">
</dataflow>
<dataflow id="540" from="mem_addr" to="empty_36" fromId="144" toId="152">
</dataflow>
<dataflow id="542" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="541" toId="153">
</dataflow>
<dataflow id="544" from="MAT_C_ROWS_MAT_C_COLS_str" to="specloopname_ln0" fromId="543" toId="153">
</dataflow>
<dataflow id="546" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="545" toId="154">
</dataflow>
<dataflow id="548" from="StgValue_547" to="empty" fromId="547" toId="154">
</dataflow>
<dataflow id="549" from="StgValue_547" to="empty" fromId="547" toId="154">
</dataflow>
<dataflow id="550" from="StgValue_547" to="empty" fromId="547" toId="154">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="280" toId="155">
</dataflow>
<dataflow id="552" from="StgValue_264" to="specpipeline_ln0" fromId="264" toId="155">
</dataflow>
<dataflow id="553" from="StgValue_244" to="specpipeline_ln0" fromId="244" toId="155">
</dataflow>
<dataflow id="554" from="StgValue_225" to="specpipeline_ln0" fromId="225" toId="155">
</dataflow>
<dataflow id="555" from="StgValue_244" to="specpipeline_ln0" fromId="244" toId="155">
</dataflow>
<dataflow id="556" from="p_str" to="specpipeline_ln0" fromId="286" toId="155">
</dataflow>
<dataflow id="557" from="_ssdm_op_SpecLoopName" to="specloopname_ln115" fromId="541" toId="156">
</dataflow>
<dataflow id="559" from="empty_9" to="specloopname_ln115" fromId="558" toId="156">
</dataflow>
<dataflow id="560" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_36" fromId="532" toId="157">
</dataflow>
<dataflow id="561" from="mem_addr" to="empty_36" fromId="144" toId="157">
</dataflow>
<dataflow id="562" from="icmp_ln113" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="563" from="icmp_ln113" to="StgValue_18" fromId="36" toId="18">
</dataflow>
</dataflows>


</stg>
