Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 30 12:13:01 2024
| Host         : DESKTOP-J5V27MI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             252 |           39 |
| Yes          | No                    | No                     |             208 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk1_BUFG     |                                                     |                                          |                1 |              2 |
| ~clk6p25m_BUFG |                                                     |                                          |                1 |              2 |
|  clk_IBUF_BUFG |                                                     |                                          |                2 |              4 |
|  clk6p25m_BUFG | top_module/select_mode/E[0]                         |                                          |                1 |              8 |
|  clk6p25m_BUFG |                                                     |                                          |                8 |             24 |
|  clk6p25m_BUFG | top_module/single_player/tank_rightbound            |                                          |                6 |             32 |
| ~clk6p25m_BUFG |                                                     | unit_oled/frame_counter[16]_i_1_n_0      |                5 |             34 |
| ~clk6p25m_BUFG | unit_oled/delay[0]_i_1_n_0                          |                                          |                5 |             40 |
|  clk6p25m_BUFG | top_module/single_player/debouncer_timer[0]_i_2_n_0 | top_module/single_player/debouncer_timer |                6 |             42 |
|  clk1_BUFG     | Timer_6sec/sel                                      |                                          |                8 |             64 |
| ~clk6p25m_BUFG | unit_oled/state                                     |                                          |                9 |             64 |
|  clk_IBUF_BUFG |                                                     | CLK_1HZ/COUNT[0]_i_1__0_n_0              |                8 |             64 |
|  clk_IBUF_BUFG |                                                     | CLK_6p25MHZ/clear                        |                8 |             64 |
| ~clk6p25m_BUFG |                                                     | unit_oled/spi_word[39]_i_1_n_0           |               18 |             90 |
+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+


