library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_textio.all;

entity SPI_Test_projektas is
	port(
		CLKk : in std_logic;
		SPI_MOSI : out std_logic;
		SPI_SCLK : out std_logic;
		SPI_CS : out std_logic
	);
end entity;

architecture arc of SPI_Test_projektas

component 

begin

end architecture;