

================================================================
== Vitis HLS Report for 'Pool5'
================================================================
* Date:           Thu May  9 17:19:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  3.203 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      787|      788|  3.778 us|  3.782 us|  784|  784|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHout_Hout_Wout  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx6010.0.0.04310.exit, i1 1, void %for.end66"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln107_rewind = phi i14 0, void %entry, i14 %zext_ln107_phi, void %arrayidx6010.0.0.04310.exit, i14 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 9 'phi' 'zext_ln107_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%Kx249_rewind = phi i5 0, void %entry, i5 %Kx249_phi, void %arrayidx6010.0.0.04310.exit, i5 0, void %for.end66"   --->   Operation 10 'phi' 'Kx249_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%icmp_ln109225 = phi i1 0, void %entry, i1 %icmp_ln109, void %arrayidx6010.0.0.04310.exit, i1 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 11 'phi' 'icmp_ln109225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln111224 = phi i1 0, void %entry, i1 %icmp_ln111, void %arrayidx6010.0.0.04310.exit, i1 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:111]   --->   Operation 12 'phi' 'icmp_ln111224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast_cast222 = phi i5 0, void %entry, i5 %empty, void %arrayidx6010.0.0.04310.exit, i5 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 13 'phi' 'p_cast_cast222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln109221 = phi i4 0, void %entry, i4 %i, void %arrayidx6010.0.0.04310.exit, i4 0, void %for.end66"   --->   Operation 14 'phi' 'zext_ln109221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j220 = phi i4 0, void %entry, i4 %j, void %arrayidx6010.0.0.04310.exit, i4 0, void %for.end66"   --->   Operation 15 'phi' 'j220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten218 = phi i8 0, void %entry, i8 %select_ln109_4, void %arrayidx6010.0.0.04310.exit, i8 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 16 'phi' 'indvar_flatten218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cout217 = phi i3 0, void %entry, i3 %cout, void %arrayidx6010.0.0.04310.exit, i3 0, void %for.end66"   --->   Operation 17 'phi' 'cout217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten26216 = phi i10 0, void %entry, i10 %add_ln107_1, void %arrayidx6010.0.0.04310.exit, i10 0, void %for.end66" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 18 'phi' 'indvar_flatten26216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc64, void %rewind_init"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%Ky_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %Ky"   --->   Operation 20 'read' 'Ky_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%Kx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %Kx"   --->   Operation 21 'read' 'Kx_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %Ky_read" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 34 'zext' 'zext_ln107' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc64"   --->   Operation 35 'br' 'br_ln0' <Predicate = (do_init)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln107_phi = phi i14 %zext_ln107, void %rewind_init, i14 %zext_ln107_rewind, void %rewind_header" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 36 'phi' 'zext_ln107_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Kx249_phi = phi i5 %Kx_read, void %rewind_init, i5 %Kx249_rewind, void %rewind_header"   --->   Operation 37 'phi' 'Kx249_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %cout217, i3 1" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 38 'add' 'add_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln107 = select i1 %icmp_ln109225, i4 0, i4 %zext_ln109221" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 39 'select' 'select_ln107' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.20ns)   --->   "%cout = select i1 %icmp_ln109225, i3 %add_ln107, i3 %cout217" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 40 'select' 'cout' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i3 %cout" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 41 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_2)   --->   "%select_ln107_2 = select i1 %icmp_ln109225, i5 0, i5 %p_cast_cast222" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 42 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107 = xor i1 %icmp_ln109225, i1 1" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 43 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln111224, i1 %xor_ln107" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 44 'and' 'and_ln107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln109 = add i4 %select_ln107, i4 1" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 45 'add' 'add_ln109' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%or_ln109 = or i1 %and_ln107, i1 %icmp_ln109225" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 46 'or' 'or_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %or_ln109, i4 0, i4 %j220" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 47 'select' 'select_ln109' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.39ns)   --->   "%i = select i1 %and_ln107, i4 %add_ln109, i4 %select_ln107" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 48 'select' 'i' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast7_mid1 = zext i4 %add_ln109" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 49 'zext' 'i_cast7_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.22ns)   --->   "%p_mid1 = mul i5 %i_cast7_mid1, i5 %Kx249_phi" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 50 'mul' 'p_mid1' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln109_2 = select i1 %and_ln107, i5 %p_mid1, i5 %select_ln107_2" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 51 'select' 'select_ln109_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%p_mid13 = add i5 %p_mid1, i5 1" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 52 'add' 'p_mid13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %select_ln109" [Conv_Tile129/Pool_core.cpp:111]   --->   Operation 53 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.28ns)   --->   "%mul_ln112 = mul i14 %zext_ln111, i14 %zext_ln107_phi" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 54 'mul' 'mul_ln112' <Predicate = true> <Delay = 2.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i14 %mul_ln112" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 55 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i14 %mul_ln112" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 56 'trunc' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln112, i32 1, i32 9" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 57 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i4 %select_ln109" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 58 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln109, i32 1, i32 3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 59 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i10 %indvar_flatten26216, i10 1" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 60 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.44ns)   --->   "%switch_ln121 = switch i2 %trunc_ln107, void %arrayidx6010.0.0.04310.case.3, i2 0, void %arrayidx6010.0.0.04310.case.0, i2 1, void %arrayidx6010.0.0.04310.case.1, i2 2, void %arrayidx6010.0.0.04310.case.2" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 61 'switch' 'switch_ln121' <Predicate = true> <Delay = 0.44>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%j = add i4 %select_ln109, i4 1" [Conv_Tile129/Pool_core.cpp:111]   --->   Operation 62 'add' 'j' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.76ns)   --->   "%add_ln109_1 = add i8 %indvar_flatten218, i8 1" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 63 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.39ns)   --->   "%select_ln109_4 = select i1 %icmp_ln109225, i8 1, i8 %add_ln109_1" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 64 'select' 'select_ln109_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_cast7 = zext i4 %i" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 65 'zext' 'i_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.22ns)   --->   "%empty = mul i5 %i_cast7, i5 %Kx249_phi" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 66 'mul' 'empty' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.72ns)   --->   "%icmp_ln111 = icmp_eq  i4 %j, i4 14" [Conv_Tile129/Pool_core.cpp:111]   --->   Operation 67 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%icmp_ln109 = icmp_eq  i8 %select_ln109_4, i8 196" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 68 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.91ns)   --->   "%icmp_ln107 = icmp_eq  i10 %indvar_flatten26216, i10 783" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 69 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %rewind_header, void %for.end66" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 70 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln136 = br void %rewind_header" [Conv_Tile129/Pool_core.cpp:136]   --->   Operation 71 'br' 'br_ln136' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln111223 = phi i5 1, void %entry, i5 %empty_389, void %arrayidx6010.0.0.04310.exit, i5 1, void %for.end66" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 72 'phi' 'zext_ln111223' <Predicate = (!and_ln107)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_3)   --->   "%select_ln107_3 = select i1 %icmp_ln109225, i5 1, i5 %zext_ln111223" [Conv_Tile129/Pool_core.cpp:107]   --->   Operation 73 'select' 'select_ln107_3' <Predicate = (!and_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i5 %select_ln109_2" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 74 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln109_2, i4 0" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 75 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.77ns)   --->   "%sub_ln112 = sub i9 %p_shl1, i9 %zext_ln112" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 76 'sub' 'sub_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln109_3 = select i1 %and_ln107, i5 %p_mid13, i5 %select_ln107_3" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 77 'select' 'select_ln109_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %select_ln109_3" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 78 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln109_3, i4 0" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.77ns)   --->   "%sub_ln114 = sub i9 %p_shl, i9 %zext_ln114" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 80 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.77ns)   --->   "%add_ln112 = add i9 %sub_ln112, i9 %lshr_ln" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 81 'add' 'add_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i9 %add_ln112" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 82 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 83 'getelementptr' 'input_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln114 = add i9 %sub_ln114, i9 %lshr_ln" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 84 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i9 %add_ln114" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 85 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr_2 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 86 'getelementptr' 'input_buffer_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 87 'getelementptr' 'input_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr_2 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 88 'getelementptr' 'input_buffer_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 89 'getelementptr' 'input_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr_2 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 90 'getelementptr' 'input_buffer_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 91 'getelementptr' 'input_buffer_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr_2 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 92 'getelementptr' 'input_buffer_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 93 'getelementptr' 'input_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr_2 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 94 'getelementptr' 'input_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 95 'getelementptr' 'input_buffer_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr_2 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 96 'getelementptr' 'input_buffer_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 97 'getelementptr' 'input_buffer_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr_2 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 98 'getelementptr' 'input_buffer_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 99 'getelementptr' 'input_buffer_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr_2 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln114_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 100 'getelementptr' 'input_buffer_3_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load = load i9 %input_buffer_0_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 101 'load' 'input_buffer_0_0_load' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 102 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load = load i9 %input_buffer_0_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 102 'load' 'input_buffer_0_1_load' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 103 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load = load i9 %input_buffer_1_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 103 'load' 'input_buffer_1_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 104 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load = load i9 %input_buffer_1_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 104 'load' 'input_buffer_1_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 105 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load = load i9 %input_buffer_2_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 105 'load' 'input_buffer_2_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 106 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load = load i9 %input_buffer_2_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 106 'load' 'input_buffer_2_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 107 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load = load i9 %input_buffer_3_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 107 'load' 'input_buffer_3_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 108 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load = load i9 %input_buffer_3_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 108 'load' 'input_buffer_3_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln113 = add i10 %trunc_ln112, i10 1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 109 'add' 'add_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln113, i32 1, i32 9" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 110 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.77ns)   --->   "%add_ln113_1 = add i9 %sub_ln112, i9 %lshr_ln1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 111 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i9 %add_ln113_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 112 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr_1 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 113 'getelementptr' 'input_buffer_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln115 = add i9 %sub_ln114, i9 %lshr_ln1" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 114 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %add_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 115 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr_3 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 116 'getelementptr' 'input_buffer_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr_1 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 117 'getelementptr' 'input_buffer_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr_3 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 118 'getelementptr' 'input_buffer_0_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr_1 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 119 'getelementptr' 'input_buffer_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr_3 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 120 'getelementptr' 'input_buffer_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr_1 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 121 'getelementptr' 'input_buffer_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr_3 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 122 'getelementptr' 'input_buffer_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr_1 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 123 'getelementptr' 'input_buffer_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr_3 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 124 'getelementptr' 'input_buffer_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr_1 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 125 'getelementptr' 'input_buffer_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr_3 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 126 'getelementptr' 'input_buffer_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr_1 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 127 'getelementptr' 'input_buffer_3_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr_3 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 128 'getelementptr' 'input_buffer_3_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr_1 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln113" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 129 'getelementptr' 'input_buffer_3_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr_3 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln115" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 130 'getelementptr' 'input_buffer_3_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load_1 = load i9 %input_buffer_0_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 131 'load' 'input_buffer_0_0_load_1' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 132 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load_1 = load i9 %input_buffer_0_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 132 'load' 'input_buffer_0_1_load_1' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 133 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load_1 = load i9 %input_buffer_1_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 133 'load' 'input_buffer_1_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 134 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load_1 = load i9 %input_buffer_1_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 134 'load' 'input_buffer_1_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 135 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load_1 = load i9 %input_buffer_2_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 135 'load' 'input_buffer_2_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 136 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load_1 = load i9 %input_buffer_2_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 136 'load' 'input_buffer_2_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 137 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load_1 = load i9 %input_buffer_3_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 137 'load' 'input_buffer_3_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 138 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load_1 = load i9 %input_buffer_3_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 138 'load' 'input_buffer_3_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 139 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load_2 = load i9 %input_buffer_0_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 139 'load' 'input_buffer_0_0_load_2' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 140 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load_2 = load i9 %input_buffer_0_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 140 'load' 'input_buffer_0_1_load_2' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 141 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load_2 = load i9 %input_buffer_1_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 141 'load' 'input_buffer_1_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 142 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load_2 = load i9 %input_buffer_1_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 142 'load' 'input_buffer_1_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load_2 = load i9 %input_buffer_2_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 143 'load' 'input_buffer_2_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 144 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load_2 = load i9 %input_buffer_2_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 144 'load' 'input_buffer_2_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 145 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load_2 = load i9 %input_buffer_3_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 145 'load' 'input_buffer_3_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 146 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load_2 = load i9 %input_buffer_3_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 146 'load' 'input_buffer_3_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 147 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load_3 = load i9 %input_buffer_0_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 147 'load' 'input_buffer_0_0_load_3' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 148 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load_3 = load i9 %input_buffer_0_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 148 'load' 'input_buffer_0_1_load_3' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 149 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load_3 = load i9 %input_buffer_1_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 149 'load' 'input_buffer_1_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 150 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load_3 = load i9 %input_buffer_1_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 150 'load' 'input_buffer_1_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load_3 = load i9 %input_buffer_2_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 151 'load' 'input_buffer_2_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 152 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load_3 = load i9 %input_buffer_2_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 152 'load' 'input_buffer_2_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load_3 = load i9 %input_buffer_3_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 153 'load' 'input_buffer_3_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 154 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load_3 = load i9 %input_buffer_3_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 154 'load' 'input_buffer_3_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 155 [1/1] (0.78ns)   --->   "%empty_389 = add i5 %empty, i5 1" [Conv_Tile129/Pool_core.cpp:109]   --->   Operation 155 'add' 'empty_389' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 156 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load = load i9 %input_buffer_0_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 156 'load' 'input_buffer_0_0_load' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 157 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load = load i9 %input_buffer_0_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 157 'load' 'input_buffer_0_1_load' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 158 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load, i16 %input_buffer_0_1_load, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 158 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load = load i9 %input_buffer_1_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 159 'load' 'input_buffer_1_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load = load i9 %input_buffer_1_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 160 'load' 'input_buffer_1_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 161 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load, i16 %input_buffer_1_1_load, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 161 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load = load i9 %input_buffer_2_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 162 'load' 'input_buffer_2_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 163 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load = load i9 %input_buffer_2_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 163 'load' 'input_buffer_2_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 164 [1/1] (0.42ns)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load, i16 %input_buffer_2_1_load, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 164 'mux' 'tmp_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load = load i9 %input_buffer_3_0_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 165 'load' 'input_buffer_3_0_load' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 166 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load = load i9 %input_buffer_3_1_addr" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 166 'load' 'input_buffer_3_1_load' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 167 [1/1] (0.42ns)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load, i16 %input_buffer_3_1_load, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 167 'mux' 'tmp_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.52ns)   --->   "%tmp1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp, i16 %tmp_s, i16 %tmp_13, i16 %tmp_14, i3 %cout" [Conv_Tile129/Pool_core.cpp:112]   --->   Operation 168 'mux' 'tmp1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load_1 = load i9 %input_buffer_0_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 169 'load' 'input_buffer_0_0_load_1' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 170 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load_1 = load i9 %input_buffer_0_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 170 'load' 'input_buffer_0_1_load_1' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 171 [1/1] (0.42ns)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_1_load_1, i16 %input_buffer_0_0_load_1, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 171 'mux' 'tmp_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load_1 = load i9 %input_buffer_1_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 172 'load' 'input_buffer_1_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 173 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load_1 = load i9 %input_buffer_1_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 173 'load' 'input_buffer_1_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 174 [1/1] (0.42ns)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_1_load_1, i16 %input_buffer_1_0_load_1, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 174 'mux' 'tmp_16' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load_1 = load i9 %input_buffer_2_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 175 'load' 'input_buffer_2_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 176 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load_1 = load i9 %input_buffer_2_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 176 'load' 'input_buffer_2_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 177 [1/1] (0.42ns)   --->   "%tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_1_load_1, i16 %input_buffer_2_0_load_1, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 177 'mux' 'tmp_17' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load_1 = load i9 %input_buffer_3_0_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 178 'load' 'input_buffer_3_0_load_1' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 179 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load_1 = load i9 %input_buffer_3_1_addr_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 179 'load' 'input_buffer_3_1_load_1' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 180 [1/1] (0.42ns)   --->   "%tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_1_load_1, i16 %input_buffer_3_0_load_1, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 180 'mux' 'tmp_18' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.52ns)   --->   "%tmp2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_15, i16 %tmp_16, i16 %tmp_17, i16 %tmp_18, i3 %cout" [Conv_Tile129/Pool_core.cpp:113]   --->   Operation 181 'mux' 'tmp2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load_2 = load i9 %input_buffer_0_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 182 'load' 'input_buffer_0_0_load_2' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 183 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load_2 = load i9 %input_buffer_0_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 183 'load' 'input_buffer_0_1_load_2' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 184 [1/1] (0.42ns)   --->   "%tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load_2, i16 %input_buffer_0_1_load_2, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 184 'mux' 'tmp_19' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load_2 = load i9 %input_buffer_1_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 185 'load' 'input_buffer_1_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load_2 = load i9 %input_buffer_1_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 186 'load' 'input_buffer_1_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 187 [1/1] (0.42ns)   --->   "%tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load_2, i16 %input_buffer_1_1_load_2, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 187 'mux' 'tmp_20' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load_2 = load i9 %input_buffer_2_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 188 'load' 'input_buffer_2_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 189 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load_2 = load i9 %input_buffer_2_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 189 'load' 'input_buffer_2_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 190 [1/1] (0.42ns)   --->   "%tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load_2, i16 %input_buffer_2_1_load_2, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 190 'mux' 'tmp_21' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load_2 = load i9 %input_buffer_3_0_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 191 'load' 'input_buffer_3_0_load_2' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 192 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load_2 = load i9 %input_buffer_3_1_addr_2" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 192 'load' 'input_buffer_3_1_load_2' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 193 [1/1] (0.42ns)   --->   "%tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load_2, i16 %input_buffer_3_1_load_2, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 193 'mux' 'tmp_22' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.52ns)   --->   "%tmp3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_19, i16 %tmp_20, i16 %tmp_21, i16 %tmp_22, i3 %cout" [Conv_Tile129/Pool_core.cpp:114]   --->   Operation 194 'mux' 'tmp3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load_3 = load i9 %input_buffer_0_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 195 'load' 'input_buffer_0_0_load_3' <Predicate = (cout == 0 & trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 196 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load_3 = load i9 %input_buffer_0_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 196 'load' 'input_buffer_0_1_load_3' <Predicate = (cout == 0 & !trunc_ln112_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 197 [1/1] (0.42ns)   --->   "%tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_1_load_3, i16 %input_buffer_0_0_load_3, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 197 'mux' 'tmp_23' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load_3 = load i9 %input_buffer_1_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 198 'load' 'input_buffer_1_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 199 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load_3 = load i9 %input_buffer_1_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 199 'load' 'input_buffer_1_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 200 [1/1] (0.42ns)   --->   "%tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_1_load_3, i16 %input_buffer_1_0_load_3, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 200 'mux' 'tmp_24' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load_3 = load i9 %input_buffer_2_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 201 'load' 'input_buffer_2_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 202 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load_3 = load i9 %input_buffer_2_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 202 'load' 'input_buffer_2_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 203 [1/1] (0.42ns)   --->   "%tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_1_load_3, i16 %input_buffer_2_0_load_3, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 203 'mux' 'tmp_25' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load_3 = load i9 %input_buffer_3_0_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 204 'load' 'input_buffer_3_0_load_3' <Predicate = (cout != 0 & trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 205 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load_3 = load i9 %input_buffer_3_1_addr_3" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 205 'load' 'input_buffer_3_1_load_3' <Predicate = (cout != 0 & !trunc_ln112_1 & cout != 1 & cout != 2 & cout == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 206 [1/1] (0.42ns)   --->   "%tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_1_load_3, i16 %input_buffer_3_0_load_3, i1 %trunc_ln112_1" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 206 'mux' 'tmp_26' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.52ns)   --->   "%tmp4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_23, i16 %tmp_24, i16 %tmp_25, i16 %tmp_26, i3 %cout" [Conv_Tile129/Pool_core.cpp:115]   --->   Operation 207 'mux' 'tmp4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 208 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %tmp1, i16 %tmp2"   --->   Operation 208 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.35ns)   --->   "%max1 = select i1 %icmp_ln1695, i16 %tmp1, i16 %tmp2" [Conv_Tile129/Pool_core.cpp:117]   --->   Operation 209 'select' 'max1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (1.10ns)   --->   "%icmp_ln1695_32 = icmp_sgt  i16 %tmp3, i16 %tmp4"   --->   Operation 210 'icmp' 'icmp_ln1695_32' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.35ns)   --->   "%max2 = select i1 %icmp_ln1695_32, i16 %tmp3, i16 %tmp4" [Conv_Tile129/Pool_core.cpp:118]   --->   Operation 211 'select' 'max2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (1.10ns)   --->   "%icmp_ln1695_33 = icmp_sgt  i16 %max1, i16 %max2"   --->   Operation 212 'icmp' 'icmp_ln1695_33' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.35ns)   --->   "%select_ln121 = select i1 %icmp_ln1695_33, i16 %max1, i16 %max2" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 213 'select' 'select_ln121' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHout_Hout_Wout_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Hout_Wout_str"   --->   Operation 216 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 217 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %tmp_5" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 218 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 219 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i5 %tmp_6" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 220 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln121 = sub i9 %zext_ln121, i9 %zext_ln121_1" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 221 'sub' 'sub_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39" [D:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/directives.tcl:17]   --->   Operation 222 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Conv_Tile129/Pool_core.cpp:111]   --->   Operation 223 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln121, i4 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 224 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i3 %lshr_ln2" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 225 'zext' 'zext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i9 %sub_ln121, i9 %zext_ln121_2" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 226 'add' 'add_ln121' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i9 %add_ln121" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 227 'zext' 'zext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %zext_ln121_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 228 'getelementptr' 'output_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%output_buffer_1_addr = getelementptr i32 %output_buffer_1, i64 0, i64 %zext_ln121_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 229 'getelementptr' 'output_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%output_buffer_2_addr = getelementptr i32 %output_buffer_2, i64 0, i64 %zext_ln121_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 230 'getelementptr' 'output_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%output_buffer_3_addr = getelementptr i32 %output_buffer_3, i64 0, i64 %zext_ln121_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 231 'getelementptr' 'output_buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln121_13 = zext i5 %shl_ln" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 232 'zext' 'zext_ln121_13' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln121_14 = zext i16 %select_ln121" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 233 'zext' 'zext_ln121_14' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.90ns)   --->   "%shl_ln121_6 = shl i32 %zext_ln121_14, i32 %zext_ln121_13" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 234 'shl' 'shl_ln121_6' <Predicate = (trunc_ln107 == 2)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_2" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 235 'specbramwithbyteenable' 'specbramwithbyteenable_ln121' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%udiv228_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 236 'bitconcatenate' 'udiv228_cast_cast' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln121_15 = zext i2 %udiv228_cast_cast" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 237 'zext' 'zext_ln121_15' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.56ns)   --->   "%shl_ln121_7 = shl i4 3, i4 %zext_ln121_15" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 238 'shl' 'shl_ln121_7' <Predicate = (trunc_ln107 == 2)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_2_addr, i32 %shl_ln121_6, i4 %shl_ln121_7" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 239 'store' 'store_ln121' <Predicate = (trunc_ln107 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx6010.0.0.04310.exit" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 240 'br' 'br_ln121' <Predicate = (trunc_ln107 == 2)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln121_10 = zext i5 %shl_ln" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 241 'zext' 'zext_ln121_10' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln121_11 = zext i16 %select_ln121" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 242 'zext' 'zext_ln121_11' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.90ns)   --->   "%shl_ln121_4 = shl i32 %zext_ln121_11, i32 %zext_ln121_10" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 243 'shl' 'shl_ln121_4' <Predicate = (trunc_ln107 == 1)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_1" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 244 'specbramwithbyteenable' 'specbramwithbyteenable_ln121' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%udiv226_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 245 'bitconcatenate' 'udiv226_cast_cast' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln121_12 = zext i2 %udiv226_cast_cast" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 246 'zext' 'zext_ln121_12' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.56ns)   --->   "%shl_ln121_5 = shl i4 3, i4 %zext_ln121_12" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 247 'shl' 'shl_ln121_5' <Predicate = (trunc_ln107 == 1)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_1_addr, i32 %shl_ln121_4, i4 %shl_ln121_5" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 248 'store' 'store_ln121' <Predicate = (trunc_ln107 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx6010.0.0.04310.exit" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 249 'br' 'br_ln121' <Predicate = (trunc_ln107 == 1)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln121_7 = zext i5 %shl_ln" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 250 'zext' 'zext_ln121_7' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln121_8 = zext i16 %select_ln121" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 251 'zext' 'zext_ln121_8' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.90ns)   --->   "%shl_ln121_2 = shl i32 %zext_ln121_8, i32 %zext_ln121_7" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 252 'shl' 'shl_ln121_2' <Predicate = (trunc_ln107 == 0)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 253 'specbramwithbyteenable' 'specbramwithbyteenable_ln121' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%udiv_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 254 'bitconcatenate' 'udiv_cast_cast' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln121_9 = zext i2 %udiv_cast_cast" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 255 'zext' 'zext_ln121_9' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.56ns)   --->   "%shl_ln121_3 = shl i4 3, i4 %zext_ln121_9" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 256 'shl' 'shl_ln121_3' <Predicate = (trunc_ln107 == 0)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 %shl_ln121_2, i4 %shl_ln121_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 257 'store' 'store_ln121' <Predicate = (trunc_ln107 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx6010.0.0.04310.exit" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 258 'br' 'br_ln121' <Predicate = (trunc_ln107 == 0)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i5 %shl_ln" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 259 'zext' 'zext_ln121_4' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i16 %select_ln121" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 260 'zext' 'zext_ln121_5' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.90ns)   --->   "%shl_ln121 = shl i32 %zext_ln121_5, i32 %zext_ln121_4" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 261 'shl' 'shl_ln121' <Predicate = (trunc_ln107 == 3)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_3" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 262 'specbramwithbyteenable' 'specbramwithbyteenable_ln121' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%udiv230_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 263 'bitconcatenate' 'udiv230_cast_cast' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln121_6 = zext i2 %udiv230_cast_cast" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 264 'zext' 'zext_ln121_6' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.56ns)   --->   "%shl_ln121_1 = shl i4 3, i4 %zext_ln121_6" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 265 'shl' 'shl_ln121_1' <Predicate = (trunc_ln107 == 3)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_3_addr, i32 %shl_ln121, i4 %shl_ln121_1" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 266 'store' 'store_ln121' <Predicate = (trunc_ln107 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx6010.0.0.04310.exit" [Conv_Tile129/Pool_core.cpp:121]   --->   Operation 267 'br' 'br_ln121' <Predicate = (trunc_ln107 == 3)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%return_ln136 = return void @_ssdm_op_Return" [Conv_Tile129/Pool_core.cpp:136]   --->   Operation 268 'return' 'return_ln136' <Predicate = (icmp_ln107)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.8ns, clock uncertainty: 1.3ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [17]  (0.427 ns)

 <State 2>: 3.2ns
The critical path consists of the following:
	'phi' operation ('icmp_ln109225', Conv_Tile129/Pool_core.cpp:109) with incoming values : ('icmp_ln109', Conv_Tile129/Pool_core.cpp:109) [20]  (0 ns)
	'select' operation ('select_ln107', Conv_Tile129/Pool_core.cpp:107) [53]  (0.391 ns)
	'add' operation ('add_ln109', Conv_Tile129/Pool_core.cpp:109) [60]  (0.797 ns)
	'mul' operation ('p_mid1', Conv_Tile129/Pool_core.cpp:109) [71]  (1.22 ns)
	'add' operation ('p_mid13', Conv_Tile129/Pool_core.cpp:109) [76]  (0.789 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'phi' operation ('zext_ln111223', Conv_Tile129/Pool_core.cpp:109) with incoming values : ('empty_389', Conv_Tile129/Pool_core.cpp:109) [22]  (0 ns)
	'select' operation ('select_ln107_3', Conv_Tile129/Pool_core.cpp:107) [57]  (0 ns)
	'select' operation ('select_ln109_3', Conv_Tile129/Pool_core.cpp:109) [77]  (0.414 ns)
	'sub' operation ('sub_ln114', Conv_Tile129/Pool_core.cpp:114) [80]  (0.776 ns)
	'add' operation ('add_ln114', Conv_Tile129/Pool_core.cpp:114) [91]  (0.776 ns)
	'getelementptr' operation ('input_buffer_0_0_addr_2', Conv_Tile129/Pool_core.cpp:114) [93]  (0 ns)
	'load' operation ('input_buffer_0_0_load_2', Conv_Tile129/Pool_core.cpp:114) on array 'input_buffer_0_0' [156]  (1.24 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	'load' operation ('input_buffer_0_0_load', Conv_Tile129/Pool_core.cpp:112) on array 'input_buffer_0_0' [108]  (1.24 ns)
	'mux' operation ('tmp', Conv_Tile129/Pool_core.cpp:112) [110]  (0.427 ns)
	'mux' operation ('tmp1', Conv_Tile129/Pool_core.cpp:112) [120]  (0.525 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695') [182]  (1.1 ns)
	'select' operation ('max1', Conv_Tile129/Pool_core.cpp:117) [183]  (0.357 ns)
	'icmp' operation ('icmp_ln1695_33') [186]  (1.1 ns)
	'select' operation ('select_ln121', Conv_Tile129/Pool_core.cpp:121) [187]  (0.357 ns)

 <State 6>: 2.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln121', Conv_Tile129/Pool_core.cpp:121) [69]  (0 ns)
	'add' operation ('add_ln121', Conv_Tile129/Pool_core.cpp:121) [192]  (1.01 ns)
	'getelementptr' operation ('output_buffer_1_addr', Conv_Tile129/Pool_core.cpp:121) [195]  (0 ns)
	'store' operation ('store_ln121', Conv_Tile129/Pool_core.cpp:121) of constant <constant:_ssdm_op_Write.bram.i32> on array 'output_buffer_1' [218]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
