<!doctype html><html lang=en-us>
<head>
<meta charset=utf-8>
<meta name=viewport content="width=device-width,initial-scale=1">
<meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5">
<link href=/preview/194/vendor/bootstrap/bootstrap.min.css rel=stylesheet>
<link href=/preview/194/vendor/phosphor-icons/css/phosphor.css rel=stylesheet>
<link href=/preview/194/vendor/magnific-popup/magnific-popup.css rel=stylesheet>
<link rel=stylesheet href=/preview/194/scss/theme.min.53fa887b01836c4fd2231659f9c9f611f2bfeb6c256dfea6461be73843594049.css>
<link rel=icon href=/preview/194/images/favicon/cropped-favicon-1-32x32.png sizes=32x32>
<link rel=icon href=/preview/194/images/favicon/cropped-favicon-1-192x192.png sizes=192x192>
<link rel=apple-touch-icon href=/preview/194/images/favicon/cropped-favicon-1-180x180.png>
<meta name=msapplication-TileImage content="/preview/194/images/favicon/cropped-favicon-1-270x270.png">
<script src=https://cmp.osano.com/16A0DbT9yDNIaQkvZ/3b49aaa9-15ab-4d47-a8fb-96cc25b5543c/osano.js></script>
<title>New revision of Data Center RDIMM DDR5 Tester | CHIPS Alliance</title>
<meta name=description content="A few years back, Antmicro introduced the first DDR5 capable platform to the open source FPGA-based Rowhammer research framework developed in …">
<meta property="og:title" content="New revision of Data Center RDIMM DDR5 Tester">
<meta property="og:description" content="A few years back, Antmicro introduced the first DDR5 capable platform to the open source FPGA-based Rowhammer research framework developed in cooperation with Google - the Data Center RDIMM DDR5 Tester. The follow-on SO-DIMM (LP)DDR5 Tester later extended the framework’s coverage to both SO-DIMM DDR5 modules and LPDDR5.
In this article, Antmicro introduces and provides an overview of a new revision of the RDIMM DDR5 Tester employing a more recent AMD Artix UltraScale+ XCAU25P FPGA as compared to Kintex-7 series used in the previous revision.">
<meta property="og:type" content="article">
<meta property="og:url" content="https://chipsalliance.org/preview/194/news/new-revision-of-data-center-rdimm-ddr5-tester/"><meta property="og:image" content="https://chipsalliance.org/preview/194/news/new-revision-of-data-center-rdimm-ddr5-tester/ddr5-tester--blog-sm.png"><meta property="article:section" content="news">
<meta property="article:published_time" content="2025-01-30T00:00:00+00:00">
<meta property="article:modified_time" content="2025-01-30T00:00:00+00:00"><meta property="og:site_name" content="CHIPS Alliance">
<meta itemprop=name content="New revision of Data Center RDIMM DDR5 Tester">
<meta itemprop=description content="A few years back, Antmicro introduced the first DDR5 capable platform to the open source FPGA-based Rowhammer research framework developed in cooperation with Google - the Data Center RDIMM DDR5 Tester. The follow-on SO-DIMM (LP)DDR5 Tester later extended the framework’s coverage to both SO-DIMM DDR5 modules and LPDDR5.
In this article, Antmicro introduces and provides an overview of a new revision of the RDIMM DDR5 Tester employing a more recent AMD Artix UltraScale+ XCAU25P FPGA as compared to Kintex-7 series used in the previous revision."><meta itemprop=datePublished content="2025-01-30T00:00:00+00:00">
<meta itemprop=dateModified content="2025-01-30T00:00:00+00:00">
<meta itemprop=wordCount content="860"><meta itemprop=image content="https://chipsalliance.org/preview/194/news/new-revision-of-data-center-rdimm-ddr5-tester/ddr5-tester--blog-sm.png">
<meta itemprop=keywords content="project-update,fpga,rowhammer,"><meta name=twitter:card content="summary_large_image">
<meta name=twitter:image content="https://chipsalliance.org/preview/194/news/new-revision-of-data-center-rdimm-ddr5-tester/ddr5-tester--blog-sm.png">
<meta name=twitter:title content="New revision of Data Center RDIMM DDR5 Tester">
<meta name=twitter:description content="A few years back, Antmicro introduced the first DDR5 capable platform to the open source FPGA-based Rowhammer research framework developed in cooperation with Google - the Data Center RDIMM DDR5 Tester. The follow-on SO-DIMM (LP)DDR5 Tester later extended the framework’s coverage to both SO-DIMM DDR5 modules and LPDDR5.
In this article, Antmicro introduces and provides an overview of a new revision of the RDIMM DDR5 Tester employing a more recent AMD Artix UltraScale+ XCAU25P FPGA as compared to Kintex-7 series used in the previous revision.">
<meta name=twitter:site content="@chipsalliance">
<script async src="https://www.googletagmanager.com/gtag/js?id=G-H0KF2YZTR7"></script>
<script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-H0KF2YZTR7')</script>
</head>
<body>
<header>
<div class="lfprojects position-fixed">
<a href=https://www.linuxfoundation.org/projects target=_blank rel="noopener noreferrer"><img src=/preview/194/images/lf-projects-banner-white.svg></a>
</div>
<nav class="navbar navbar-expand-lg position-fixed w-100 zindex-dropdown" id=mainnavigationBar>
<a class=navbar-brand href=/preview/194/>
<img src=/preview/194/images/chips_alliance.svg alt=Nav-Logo>
</a>
<button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarSupportedContent aria-controls=navbarSupportedContent aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-default><svg width="24" height="24" viewBox="0 0 24 24" fill="none" xmlns="http://www.w3.org/2000/svg"><line x1="3.5" y1="5.5" x2="21.5" y2="5.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="4.5" y1="12.5" x2="21.5" y2="12.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="11.5" y1="19.5" x2="21.5" y2="19.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
<span class=navbar-toggler-toggled><svg width="20" height="20" viewBox="0 0 28 28" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M21.5 6.5l-15 15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><path d="M21.5 21.5l-15-15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
</button>
<div class="collapse navbar-collapse" id=navbarSupportedContent>
<ul class="navbar-nav mx-auto mb-20 mb-lg-0 navbar-nav-scroll">
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
About
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/194/about/who-we-are/>Who We Are</a>
<a class=dropdown-item href=/preview/194/about/members/>Members</a>
<a class=dropdown-item href=/preview/194/about/governance/>Governance</a>
<a class=dropdown-item href=/preview/194/about/faq/>FAQ</a>
<a class=dropdown-item href=/preview/194/about/contact/>Contact</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/194/projects/>
Projects
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/194/events/>
Events
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/194/workgroups/>
Workgroups
</a>
</li>
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
News
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/194/categories/blog/>Blog</a>
<a class=dropdown-item href=/preview/194/categories/reports/>Reports</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/194/join/>
Join
</a>
</li>
</ul>
</div>
<div class="d-none d-lg-block">
<div class=nav-item>
<a href=/preview/194/getting-started/ class="btn btn-sm btn-primary">Get Started</a>
</div>
</div>
</nav>
</header>
<section class=blog-details>
<div class=container>
<div class=row>
<div class=col-lg-12>
<article class=blog-single>
<div class=inner-blog-details>
<h1>New revision of Data Center RDIMM DDR5 Tester</h1>
<div class=inner-blog-details-meta>
<ul class=list-unstyled>
<li class=list-inline-item>
<p>January 30, 2025</p>
</li>
<li class=list-inline-item>
<p>5 <span>minutes</span></p>
</li>
<li class=list-inline-item>
<p>860 <span>words</span></p>
</li>
</ul>
<div class=mt-2>
<a href=https://chipsalliance.org/preview/194/tags/project-update class="badge bg-light text-dark me-1">#project-update</a>
<a href=https://chipsalliance.org/preview/194/tags/fpga class="badge bg-light text-dark me-1">#fpga</a>
<a href=https://chipsalliance.org/preview/194/tags/rowhammer class="badge bg-light text-dark me-1">#rowhammer</a>
</div>
</div>
</div>
<div class="rounded-box mb-xxl-11 mb-8">
<img src=https://chipsalliance.org/preview/194/news/new-revision-of-data-center-rdimm-ddr5-tester/ddr5-tester--blog-sm.png class=w-100 alt=featured-image>
</div>
<div><p>A few years back, Antmicro introduced the first DDR5 capable platform to the open source <a href=https://github.com/antmicro/rowhammer-tester>FPGA-based Rowhammer research framework</a> developed in cooperation with Google - the <a href=https://antmicro.com/blog/2022/08/extending-the-open-source-rowhammer-testing-framework-to-ddr5/>Data Center RDIMM DDR5 Tester</a>. The follow-on <a href=https://antmicro.com/blog/2024/02/versatile-so-dimm-lpddr5-rowhammer-testing-platform/>SO-DIMM (LP)DDR5 Tester</a> later extended the framework’s coverage to both SO-DIMM DDR5 modules and LPDDR5.</p>
<p>In this article, Antmicro introduces and provides an overview of a <a href=https://github.com/antmicro/rdimm-ddr5-tester>new revision of the RDIMM DDR5 Tester</a> employing a more recent <a href=https://designer.antmicro.com/hardware/devices/amd-xilinx-xcau25p-2ffvb676i>AMD Artix UltraScale+ XCAU25P</a> FPGA as compared to Kintex-7 series used in the previous revision. Artix UltraScale+ is a next-gen series of AMD (Xilinx) FPGAs with higher density of logic cells, higher I/O bandwidth, as well as more High Performance (HP) I/Os with a broader operating voltage range - all of which translate to concrete benefits for the platform, described below.</p>
<p>The main purpose of this board remains the same as the original, i.e. RDIMM DDR5 memory vulnerability testing to enable demonstrating new and mitigating known Rowhammer-class attacks, but the latest revision brings more flexibility to use the board as a generic development platform with a fully customizable soft memory controller. On top of an HDMI interface connector (also found in the <a href="https://designer.antmicro.com/hardware/devices/data-center-rdimm-ddr5-tester?hw-release=rev.1.0.0">first revision</a>), the new iteration introduces additional features such as a separate I2C/I3C connector and a PCIe x8 connector which lets you install the tester inside a host platform such as a PC or a server rack, as well as cluster multiple units using customized backplanes.</p>
<p>The Data Center RDIMM DDR5 Tester rev. 2.0 is available in Antmicro’s <a href=https://designer.antmicro.com/welcome>System Designer</a> where you can explore all the platforms Antmicro developed so far within the <a href=https://designer.antmicro.com/projects/rowhammer_tester/overview>Rowhammer project</a>, and more.</p>
<p><img src=DDR-tester-rev-2.png alt="Photo of the Data Center RDIMM DDR5 Tester rev. 2.0"></p>
<h3 id=extended-compatibility-pcie-and-more>Extended compatibility, PCIe and more</h3>
<p>Compared to its Kintex-7‬ XC7K160T-based predecessor, the 2.0 revision of the RDIMM DDR5 Tester offers a more powerful Artix UltraScale+ XCAU25P FPGA based on a 16nm lithography process, with 308K System Logic Cells, maximum data rate of 2400Mb/s and 304 I/O pins.</p>
<p>A higher number of HP I/Os allows for compatibility with a wide range of RDIMM DDR5 rank configurations as well as support for 8-bit ECC (x80 EC8 RDIMM), while their broader operating voltage - spanning from 0.85V (or even 0.72V for some speed grades) to 1.8V - makes them better fitted for RDIMM DDR5 operating at an I/O voltage (VDDQ) of 1.1V.</p>
<p>Although the board targets the <a href=https://designer.antmicro.com/hardware/devices/amd-xilinx-xcau25p-2ffvb676i>XCAU25P</a> FPGA, it’s also pin-compatible with other members of the UltraScale+ family which offer even more resources, including AU25P (Artix US+), KU3P (Kintex US+, 356k logic cells) and KU5P (Kintex US+, 475k logic cells).</p>
<video class=postimgcenter width=auto height=auto controls autoplay muted loop>
<source src=DDR5-tester-update-animation.mp4 type=video/mp4>
</video>
<p>Like its predecessors, the board is meant to embed a soft memory controller and PHY entirely in the FPGA fabric, letting you exercise fine-grained control over the memory controller behavior, as opposed to wrapping around an ASIC hard block. Another use case on top of Rowhammer and other security research is thus also experimenting with and fine-tuning novel memory controller designs before they get embedded into an ASIC. While a fully FPGA-synthesized memory controller can’t achieve the speed of an ASIC hard block, the Artix UltraScale+’s I/O does offer a faster data rate than the Kintex 7 counterpart.</p>
<p>Another major change in the new revision involved exposing a PCIe connector and altering the board’s form factor into a PCIe-compliant card. This allows Antmicro to install the tester inside host platforms (e.g. PC or server racks) but also cluster them with customized backplanes. The PCIe connector additionally enables off-loading memory content much faster than it was possible with Ethernet. The PCIe connector is gen 3 x8 capable and makes the board possible to integrate with the <a href=https://github.com/CMU-SAFARI/DRAM-Bender>DRAM Bender</a> framework developed by ETH Zurich for experimental research on DRAM chips. The DDR5 Tester can also work as a standalone device on which you could build and boot Linux.</p>
<p><img src=ddr5-tester--blog-sm.png alt="Photo of the Data Center RDIMM DDR5 Tester rev. 2.0 installed in an NUC"></p>
<p>The on-board HDMI IN and OUT makes the board useful not only as a DRAM tester but also for developing video processing IP cores. The HDMI is connected to GTX transceivers capable of HDMI 2.0 speeds. Optionally, there is also a micro-coax connector for HDMI input, which allowed Antmicro to implement an HDMI grabber/video processing system on the board.</p>
<p>Antmicro also added a separate I2C/I3C connector as well as a heater connector (PWM control capable) to enable testing scenarios in which the impact of DRAM module temperature is analyzed.</p>
<p>Both the previous and the new revision of the Data Center RDIMM DDR5 Tester are available in Antmicro’s <a href=https://designer.antmicro.com/hardware/devices/data-center-rdimm-ddr5-tester>System Designer</a> where you can explore and compare their interactive 3D renders, component lists and block diagrams, such as the one shown below.</p>
<p><img src=ddr5-tester-diagram.png alt="Block diagram of the DDR5 Tester"></p>
<h3 id=vertically-integrated-data-center-solutions-with-antmicro>Vertically integrated Data Center solutions with Antmicro</h3>
<p>Antmicro’s constantly expanding ecosystem of memory testing platforms allows them and their partners to develop Rowhammer and related attack countermeasures for state-of-the-art data center memory modules to increase data center security. On top of developing security research platforms, Antmicro offers many other services for advanced data center use cases, including development of BMC and <a href=https://antmicro.com/blog/2024/10/support-for-veer-el2-with-user-mode-and-pmp-in-tock-os/>Root of Trust solutions</a>, scalable compute clusters, custom CI runners and hardware-in-the-loop testing rigs.</p>
<p>If you’re interested in <a href=https://offering.antmicro.com/#/hw-process>developing a custom hardware platform with Antmicro</a>, such as <a href=https://offering.antmicro.com/#/af-video>FPGA-driven design for video processing</a> or <a href=https://antmicro.com/blog/2024/11/com-express-baseboard-type-7/>compact, high-performance compute nodes</a>, don’t hesitate to reach out to them at <a href=mailto:contact@antmicro.com>contact@antmicro.com</a>.</p>
</div>
</article>
</div>
</div>
</div>
</section>
<section class="blog-related position-relative">
<div class=container>
<div class=row>
<div class=col-md-12>
<div class=blog-section>
<h2 class=blog-section-title>Recent News</h2>
</div>
</div>
</div>
<div class=row>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/194/news/structuring-open-silicon/>
<img src=https://chipsalliance.org/preview/194/news/structuring-open-silicon/structuring-open-silicon.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/194/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
November 13, 2025
</div>
<div class=blog-post-title>
<a href=/preview/194/news/structuring-open-silicon/>Structuring Open Silicon - A TAC Perspective with Aaron Cunningham</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/194/news/ocp-2025-recap/>
<img src=https://chipsalliance.org/preview/194/news/ocp-2025-recap/ocp-recap.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/194/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
November 6, 2025
</div>
<div class=blog-post-title>
<a href=/preview/194/news/ocp-2025-recap/>CHIPS Alliance showcases innovation at OCP Global Summit</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/194/news/caliptra2-1/>
<img src=https://chipsalliance.org/preview/194/news/caliptra2-1/caliptra-21.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/194/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
October 15, 2025
</div>
<div class=blog-post-title>
<a href=/preview/194/news/caliptra2-1/>CHIPS Alliance’s Caliptra Launches 2.1 RTL Release</a>
</div>
</div>
</article>
</div>
</div>
</div>
</section>
<footer class="footer pt-xxl-19 pt-8 pb-sm-7 pb-5" id=footer>
<div class=container-fluid>
<div class=footer-wrapper>
<div class=row>
<div class="col-12 col-lg-4 me-auto order-2 order-lg-1">
<div class="footer-logo mt-7 mt-md-0 mb-5">
<a href=/preview/194/ class=chips-logo-link>
<img src=/preview/194/images/chips-logo-white.svg alt="CHIPS Allaince Logo">
</a>
<a href=https://www.linuxfoundation.org class=lf-logo-link>
<img src=/preview/194/images/lf-stacked-white.svg alt="Linux Foundation Logo">
</a>
</div>
<div class=social-icon>
<ul class=list-unstyled>
<li>
<a href=https://twitter.com/chipsalliance> <i class=ph-twitter-logo></i> </a>
</li>
<li>
<a href=https://github.com/chipsalliance> <i class=ph-github-logo></i> </a>
</li>
<li>
<a href=https://www.linkedin.com/company/chipsalliance/> <i class=ph-linkedin-logo></i> </a>
</li>
</ul>
</div>
<div class="footer-logo mt-7 mt-md-0">
<p>
© Copyright <span>2025</span> CHIPS Alliance
The Linux Foundation® . All rights reserved. The Linux Foundation has registered trademarks and uses trademarks. For a list of trademarks of The Linux Foundation, please see our <a href=https://www.linuxfoundation.org/trademark-usage>Trademark Usage</a> page. Linux is a registered trademark of Linus Torvalds. <a href=http://www.linuxfoundation.org/privacy>Privacy Policy</a> and <a href=http://www.linuxfoundation.org/terms>Terms of Use</a>.
</p>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>About</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/194/about/who-we-are/>Who We Are</a>
</li>
<li>
<a href=/preview/194/about/members/>Members</a>
</li>
<li>
<a href=https://members.chipsalliance.org/>Member Support</a>
</li>
<li>
<a href=/preview/194/about/governance/>Governance</a>
</li>
<li>
<a href=/preview/194/about/faq/>FAQ</a>
</li>
<li>
<a href=/preview/194/about/contact/>Contact</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>Community</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/194/projects/>Projects</a>
</li>
<li>
<a href=/preview/194/getting-started/>Getting Started</a>
</li>
<li>
<a href=/preview/194/events/>Events</a>
</li>
<li>
<a href=/preview/194/workgroups/>Workgroups</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>News</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/194/categories/blog/>Blog</a>
</li>
<li>
<a href=/preview/194/categories/reports/>Reports</a>
</li>
</ul>
</div>
</div>
</div>
</div>
</div>
</footer>
<script src=/preview/194/vendor/jQuery/jquery.min.js></script>
<script src=/preview/194/vendor/bootstrap/bootstrap.bundle.min.js></script>
<script src=/preview/194/vendor/counter-up/countup.js></script>
<script src=/preview/194/vendor/magnific-popup/magnific-popup.min.js></script>
<script src=/preview/194/js/script.js></script>
</body>
</html>