{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683271495539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271495547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 00:24:55 2023 " "Processing started: Fri May 05 00:24:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271495547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271495547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3 -c 3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3 -c 3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271495547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683271495821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683271495821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3 " "Found entity 1: 3" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271502855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271502855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/compare.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271502855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271502855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271502855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271502855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271502855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271502855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "3 " "Elaborating entity \"3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683271502875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:7seg " "Elaborating entity \"7447\" for hierarchy \"7447:7seg\"" {  } { { "3.bdf" "7seg" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 456 920 1040 616 "7seg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:7seg " "Elaborated megafunction instantiation \"7447:7seg\"" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 456 920 1040 616 "7seg" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:mux " "Elaborating entity \"74157\" for hierarchy \"74157:mux\"" {  } { { "3.bdf" "mux" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 360 736 856 552 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:mux " "Elaborated megafunction instantiation \"74157:mux\"" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 360 736 856 552 "mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:cmp " "Elaborating entity \"compare\" for hierarchy \"compare:cmp\"" {  } { { "3.bdf" "cmp" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 184 592 688 312 "cmp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502918 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Pin \"D\" not connected" {  } { { "compare.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/compare.bdf" { { 288 376 544 304 "D" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1683271502919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a a:a " "Elaborating entity \"a\" for hierarchy \"a:a\"" {  } { { "3.bdf" "a" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 528 600 696 624 "a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b b:b " "Elaborating entity \"b\" for hierarchy \"b:b\"" {  } { { "3.bdf" "b" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 184 840 936 344 "b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271502919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 256 960 1136 272 "HEX1\[3\]" "" } { 208 960 1136 224 "HEX1\[6\]" "" } { 224 960 1136 240 "HEX1\[5\]" "" } { 240 960 1136 256 "HEX1\[4\]" "" } { 272 960 1136 288 "HEX1\[2\]" "" } { 288 960 1136 304 "HEX1\[1\]" "" } { 304 960 1136 320 "HEX1\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683271503258 "|3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 256 960 1136 272 "HEX1\[3\]" "" } { 208 960 1136 224 "HEX1\[6\]" "" } { 224 960 1136 240 "HEX1\[5\]" "" } { 240 960 1136 256 "HEX1\[4\]" "" } { 272 960 1136 288 "HEX1\[2\]" "" } { 288 960 1136 304 "HEX1\[1\]" "" } { 304 960 1136 320 "HEX1\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683271503258 "|3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "3.bdf" "" { Schematic "C:/Users/pie/Documents/src/irl/eec18/3/3.bdf" { { 256 960 1136 272 "HEX1\[3\]" "" } { 208 960 1136 224 "HEX1\[6\]" "" } { 224 960 1136 240 "HEX1\[5\]" "" } { 240 960 1136 256 "HEX1\[4\]" "" } { 272 960 1136 288 "HEX1\[2\]" "" } { 288 960 1136 304 "HEX1\[1\]" "" } { 304 960 1136 320 "HEX1\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683271503258 "|3|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683271503258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683271503319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683271503729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271503729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683271503769 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683271503769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683271503769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683271503769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271503772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 00:25:03 2023 " "Processing ended: Fri May 05 00:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271503772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271503772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271503772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271503772 ""}
