module GP_Reg(
	input clk,
	input rst_n,
	input [31:0] data,
	output [31:0] Q_out;
)

reg [31:0] Q_out=32'b0;
always @(posedge clk or negedge rst_n)
begin	
	if (clk)
		begin
			Q_out<=data;
		end
	else
			Q_out<=32'b0;
end
