# Circuit Identification

| Field            | Value                      |
| ---------------- | -------------------------- |
| Part Number      | 04B-010                    |
| Title            | Emitter Follower Amplifier |
| Revision         | A1-01                      |
| Revision Date    | 2025-07-04                 |
| Board Size       | 50 x 25 mm                 |
| Pieces per Panel | 8                          |

---
# Revision History

| Rev | Date       | Change Summary  |
| --- | ---------- | --------------- |
| -   | 2025-09-06 | Initial release |
|     |            |                 |

---
# Introduction

This miniPCB implements a single-stage emitter follower (common collector) amplifier designed around a discrete NPN bipolar junction transistor (Q1), with optional substitution for an N-channel JFET or MOSFET. The amplifier may be used to demonstrate power gain, and the effects of biasing techniques.

---
# Header P1 â€” Pin Interface

| Pin | Label | Net  | Type       | Description / Function                                             | Notes                                                            |
| --- | ----- | ---- | ---------- | ------------------------------------------------------------------ | ---------------------------------------------------------------- |
| 1   | GND   | GND  | Power      | Ground reference for the board.                                    | P1.1 â†” GND, also C2-2, C3-2, R3-1, R4-1, R5-1, TP6.              |
| 2   | V+    | V+   | Power In   | Positive DC supply to the amplifier.                               | P1.2 â†” V+, also Q1-C, R1-2, C2-1, C3-1, TP5.                     |
| 3   | NC    | â€”    | â€”          | Not connected.                                                     |                                                                  |
| 4   | IN    | N$10 | Signal In  | Input node **before** the coupling capacitor **C1** (C1 â€œ+â€ side). | P1.4 â†” C1-1(â€œ+â€), TP1. AC is coupled via C1 to the base network. |
| 5   | OUT   | N$7  | Signal Out | AC-coupled output **after** capacitor **C4** (C4 â€œâ€“â€ side).        | P1.5 â†” C4-2(â€œâ€“â€), R5-2 (output load), TP8.                       |

---
# Test Points â€” Measurement Map

| TP  | Net  | Connected Nodes (high-level)       | What to Measure / Why                                                          |
| --- | ---- | ---------------------------------- | ------------------------------------------------------------------------------ |
| TP1 | N$10 | P1.4 (IN), C1-1 (â€œ+â€)              | **Input (pre-C1)**: verify incoming signal amplitude/DC level before coupling. |
| TP2 | N$2  | R1-1, R2-E                         | **Upper bias node** from V+ through R1; one end of the bias pot.               |
| TP3 | N$3  | R2-A, R3-2                         | **Lower bias node** to ground through R3; other end of the bias pot.           |
| TP4 | N$5  | C1-2 (â€œâ€“â€), R2-S (wiper), Q1-B     | **Base node (post-C1)**: check base signal and DC bias set by the pot.         |
| TP5 | V+   | P1.2, Q1-C, R1-2, C2-1, C3-1       | **Supply**: confirm input supply voltage; observe collector DC.                |
| TP6 | GND  | P1.1, R3-1, R4-1, R5-1, C2-2, C3-2 | **Ground** reference point.                                                    |
| TP7 | N$9  | Q1-E, R4-2, C4-1 (â€œ+â€)             | **Emitter/DC**: emitter voltage (bias via R4) and pre-C4 AC for output.        |
| TP8 | N$7  | P1.5 (OUT), R5-2, C4-2 (â€œâ€“â€)       | **Output (post-C4)**: AC-only output to load/instrumentation.                  |

## Quick topology notes (derived from the netlist)

- **Bias network:** R1 (V+ side) â†’ R2 (pot ends at N$2/N$3, wiper to base) â†’ R3 (GND side). TP2/TP3 bracket the pot ends; TP4 is the base node.
- **Input coupling:** P1.4 (TP1) â†’ **C1** â†’ base node (TP4). C1 blocks input DC from disturbing the base bias.
- **Emitter network:** Q1 emitter â†’ **R4** to GND (sets emitter DC / negative feedback). TP7 reads emitter DC/AC.
- **Output coupling:** Emitter (TP7) â†’ **C4** â†’ P1.5 (TP8). **R5** provides an output return/load to GND on the post-C4 side.
- **Collector:** At **V+** (TP5), confirming this is an **emitter follower / common-collector** style output with AC coupling.
---
# Partlist
| REF DES | PART TYPE   | VALUE / DESCRIPTION              |
| ------- | ----------- | :------------------------------- |
| C1      | CAPACITOR   | 2.2 ÂµF                           |
| C2      | CAPACITOR   | 10 ÂµF                            |
| C3      | CAPACITOR   | 0.1 ÂµF                           |
| C4      | CAPACITOR   | 2.2 ÂµF                           |
| P1      | HEADER PINS | 5POS, 2.54 mm pitch, right-angle |
| Q1      | TRANSISTOR  | 2N3904 (TO-92, E-B-C)            |
| R1      | RESISTOR    | 100 kÎ©                           |
| R2      | TRIMPOT     | 50 kÎ©                            |
| R3      | RESISTOR    | 100 kÎ©                           |
| R4      | RESISTOR    | 1 kÎ©                             |
| R5      | RESISTOR    | 100 kÎ©                           |
| TP1â€“TP8 | TEST POINT  | Keystone Electronics Series 5000 |

---
# Circuit Description

This miniPCB implements a single-stage **emitter follower** (common-collector) using **Q1 (2N3904)** to provide high input impedance, low output impedance, and near-unity voltage gain (minus one baseâ€“emitter junction). The **input is AC-coupled** to the base; the **output is AC-coupled** from the emitter to the load.

## Power Supply Conditioning

Capacitors **C2** and **C3** are connected from **V+ (TP5, P1-2)** to **GND (TP6, P1-1)** to provide bulk filtering and high-frequency decoupling of the supply rail. Use **TP5 (V+)** and **TP6 (GND)** to verify supply level and ground reference during measurements.

## Input Coupling and Biasing

The AC input arrives at **P1-4** and is **AC-coupled** through **C1** to the transistor base node, blocking any DC from the source while passing the signal to the base. Measure across the coupling capacitor using **TP1** (source side) and **TP4** (base side).

Base bias is set by a three-element divider (**R1**, **R2** trimpot, **R3**):

- Increasing **R1** and **R3** relative to **R2** narrows the adjustment range but makes it finer.
- Decreasing **R1** and **R3** relative to **R2** widens the range but makes it coarser.

Adjust **R2** to set **the base voltage** at **TP4**; this establishes **the emitter voltage** and **the quiescent emitter current** through **R4**.

## Emitter Network and Stability

**R4** connects **the emitter** to **GND**, setting **the quiescent emitter current** and providing local negative feedback for operating-point and thermal stability. Probe **TP7** to read **the emitter voltage** (pre-coupling, DC present) and to observe available headroom and signal swing.  
_(No emitter bypass capacitor is usedâ€”preserving low output impedance and unity-gain behavior across the band.)_

## Output Coupling and Reference

The buffered signal is taken from **the emitter** and **AC-coupled** via **C4** to the output node at **TP8 / P1-5**. **R5** ties the output node to **GND**, providing a defined DC reference when no external load is present. The low-frequency cutoff is set by **C4** in combination with **R5** and any external load connected to **P1-5**.

## Transistor Configuration and I/O

**Q1** operates in **common-collector (emitter follower)** configuration:

- **Collector** â†’ **V+** (see **V+** net).
- **Base** â† AC-coupled via **C1** and DC-biased by **R1â€“R2â€“R3**.
- **Emitter** â†’ drives the load through **C4**; **R4** sets DC current and **R5** defines the outputâ€™s DC reference.

The **P1** header provides convenient connections: **P1-1 (GND)**, **P1-2 (V+)**, **P1-4 (AC input)**, and **P1-5 (AC-coupled output)**, aligned with test points for straightforward probing and bring-up.

---
# Circuit Theory

Current flows from **V+** through **R1** into **R2**, where the current splits: part of the current leaving the wiper terminal and passing through the base to the emitter of the transistor and through **R4** to ground, and the other (larger) part leaving the other terminal where it flows through **R3** to ground.

Resistor **R4** does more than just complete the path to ground. It develops a voltage proportional to the emitter current, creating negative feedback. As the transistor conducts more strongly, the emitter voltage rises, which in turn reduces the effective baseâ€“emitter voltage. This stabilizing action prevents thermal runaway and keeps the amplifier biased in its intended active region, largely independent of the transistorâ€™s individual gain characteristics.

DC voltage at the input is blocked from the transistor's base by capacitor **C1**.

DC voltage at the output is blocked from the output pin by capacitor **C4**.

---
# Circuit Analysis
(Double-check | Analyze | Determine) Is capacitor **C1**, together with **R1â€“R2â€“R3** (and the source impedance), sized so the input high-pass cutoff meets requirements at the lowest intended frequency?

(Double-check | Analyze | Determine) What is the **R2** adjustment range for **the base voltage**, and the corresponding range for **the emitter voltage** and quiescent current through **R4**?

(Double-check | Analyze | Determine) Does the base-bias divider current (**through R1â€“R3**) exceed **10Ã—** the expected base current at quiescent, so the base voltage is stiff across **Î²** variation?

(Double-check | Analyze | Determine) Are the **voltage ratings and polarities** of **C1** and **C4** correct for all operating conditions (start-up, fault, temperature)?

(Double-check | Analyze | Determine) Is the **output high-pass corner** set by **C4** and **R5 âˆ¥ R_load** low enough for the application?

(Double-check | Analyze | Determine) Is the **input impedance** at midband (bias network âˆ¥ reflected emitter impedance) high enough for the source?

(Double-check | Analyze | Determine) Is the **output impedance** (â‰ˆ small-signal emitter resistance âˆ¥ R4) low enough for the intended loads?

(Double-check | Analyze | Determine) Quiescent **emitter current**: IEâ‰ˆ(Vbaseâˆ’0.65Â V)/R4I_E \approx (V_\text{base}-0.65\text{ V})/R4IEâ€‹â‰ˆ(Vbaseâ€‹âˆ’0.65Â V)/R4. Is this within design goals for headroom, noise, and output drive?

(Double-check | Analyze | Determine) **Power dissipation** in **Q1** at quiescent and worst case (signal + load). Is the thermal margin adequate?

(Double-check | Analyze | Determine) **Power dissipation** in **R4** and **R5** vs. their wattage ratings.

(Double-check | Analyze | Determine) **Headroom**: maximum undistorted swing at the emitter given **V+**, **the emitter voltage**, and **V_CE(sat)** margin.

(Double-check | Analyze | Determine) **Low-frequency tilt/transient** behavior due to **C1** and **C4** time constants with the driving source and load.

(Double-check | Analyze | Determine) **High-frequency bandwidth** limits from transistor fTf_TfTâ€‹, wiring capacitances, and the bias network impedance at the base.

(Double-check | Analyze | Determine) Sensitivity to **Î² (h_FE) variation**: does the design remain within spec for low-Î² devices?

(Double-check | Analyze | Determine) **Temperature drift**: impact of Î”VBE\Delta V_{BE}Î”VBEâ€‹ (â‰ˆ âˆ’2 mV/Â°C) and resistor tolerances on **the emitter voltage** and gain.

(Double-check | Analyze | Determine) **Noise contributors** (bias network resistors, source impedance) vs. required SNR; consider reducing **R1â€“R3** if noise is critical.

(Double-check | Analyze | Determine) **PSRR** at the emitter: are **C2/C3** values and placement sufficient to keep supply ripple below the requirement at **TP7/TP8**?

(Double-check | Analyze | Determine) Risk of **base overdrive or clipping** at maximum input level (ensure Vbase,pkâˆ’Vemitter,DCâ‰²0.9Â VV_\text{base,pk} - V_\text{emitter,DC} \lesssim 0.9\text{ V}Vbase,pkâ€‹âˆ’Vemitter,DCâ€‹â‰²0.9Â V).

(Double-check | Analyze | Determine) **Start-up behavior**: does the output node (**post-C4**) settle to ~0 V without objectionable pops when connected to the next stage?

(Double-check | Analyze | Determine) **Protection limits** for miswiring (e.g., shorted output, DC on input); are current limits and component ratings adequate?

(Double-check | Analyze | Determine) Whether **test points** (**TP1, TP4, TP7, TP8, TP5, TP6**) map cleanly to analysis nodes for verification and calibration procedures.

(Double-check | Analyze | Determine) If the design must drive **low loads (â‰¤10 kÎ©)**, is **R4** low enough (or **I_E** high enough) to maintain bandwidth and low distortion?

(Double-check | Analyze | Determine) Need for an **emitter bypass** (not used here): would partial bypassing of **R4** improve HF performance without sacrificing DC stability?

(Double-check | Analyze | Determine) **Worst-case tolerance stack-up** (capacitors Â±20%, resistors Â±1â€“5%, V+ range) still meets all frequency and bias targets.

---
# Assembly Notes

- Solder lowest-height components first.  
- Double-check transistor orientation (flat side toward silkscreen label).  

---
# Visual Inspection Notes

- No solder bridges.  
- Electrolytics oriented correctly (dot or stripe to GND).
- Transistor oriented correctly (flat side aligned with line).

---
# Safe To Turn On Tests (STTO)

Power **off**, DMM in **resistance** mode.

|#|Test|Test Method|Lower Limit|Target|Upper Limit|
|---|---|---|---|---|---|
|1|V+ not shorted to GND|DMM resistance between V+ and GND (Î©)|1 kÎ©|NA|NA|
|2|Input not shorted to GND|DMM resistance between Input and GND (Î©)|1 MÎ©|NA|NA|
|3|Output not shorted to GND|DMM resistance between Output and GND (Î©)|1 kÎ©|NA|NA|
|4|NC truly floating vs GND|DMM resistance between NC and GND (Î©)|1 MÎ©|NA|NA|
|5|NC not tied to V+|DMM resistance between NC and V+ (Î©)|1 MÎ©|NA|NA|
|6|NC not tied to Input|DMM resistance between NC and Input (Î©)|1 MÎ©|NA|NA|
|7|NC not tied to Output|DMM resistance between NC and Output (Î©)|1 MÎ©|NA|NA|
|8|V+ not tied to Input|DMM resistance between V+ and Input (Î©)|1 kÎ©|NA|NA|
|9|V+ not tied to Output|DMM resistance between V+ and Output (Î©)|1 kÎ©|NA|NA|
|10|Input not tied to Output|DMM resistance between Input and Output (Î©)|10 kÎ©|NA|NA|

---
# Static Tests (Power On, No Stimulus)

_(Leads: **V+ = TP5 / P1-2**, **GND = TP6 / P1-1**, **Input = TP1 / P1-4**, **Base = TP4**, **Emitter = TP7**, **Output = TP8 / P1-5**)_

|#|Test|Test Method|Lower Limit|Target|Upper Limit|
|---|---|---|---|---|---|
|1|Supply current|Apply V+, **ILIM 20â€“50 mA**; read supply current|1 mA|2â€“7 mA|20 mA|
|2|V+ level|Measure **TP5 vs TP6**|0.95 Ã— V_set|V_set|1.05 Ã— V_set|
|3|Emitter DC bias|Measure **TP7 vs TP6**|one third of V+|**one half of V+**|two thirds of V+|
|4|Baseâ€“Emitter drop|Measure **TP4 âˆ’ TP7**|0.55 V|0.60â€“0.70 V|0.80 V|
|5|Base DC (absolute)|Measure **TP4 vs TP6**|(TP7 + 0.55 V)|(TP7 + 0.60â€“0.70 V)|(TP7 + 0.80 V)|
|6|Collector at rail|Measure **Q1-C vs TP5 (V+)**|â‰¥ (V+ âˆ’ 0.2 V)|â‰ˆ V+|â€”|
|7|Output DC (post-C4)|Measure **TP8 vs TP6** (no load)|âˆ’50 mV|0 mV|+50 mV|
|8|Output leakage (after 30 s)|Re-check **TP8 vs TP6** after charge settles|âˆ’50 mV|0 mV|+50 mV|
|9|Supply ripple (optional)|DMM **AC** or scope at **TP5**|â€”|â‰¤ 10 mV_rms|50 mV_rms|
|10|Output ripple (optional)|DMM **AC** or scope at **TP8** (no signal applied)|â€”|â‰ˆ 0 mV_rms|10 mV_rms|

**Notes**

- Limits assume the earlier BOM (e.g., **R1 = R3 â‰ˆ 100 kÎ©**, **R4 â‰ˆ 1 kÎ©**, **R5 â‰ˆ 100 kÎ©**). Adjust ranges if your values differ.
- If any test fails or current exceeds the limit unexpectedly, power down and inspect before proceeding.
---
# # Dynamic Tests (Power On, Stimulus Applied)

_Default stimulus unless noted:_ sine wave **1 kHz**, **100 mVpp**, generator in **Hi-Z** mode (or set **200 mVpp** if the generator is 50 Î©).  

|#|Test|Test Method|Lower Limit|Target|Upper Limit|
|---|---|---|---|---|---|
|1|Generator sanity (TP1 amplitude)|Scope **TP1** with stimulus applied (Hi-Z input on scope).|90 mVpp|100 mVpp Â± 5 mV|110 mVpp|
|2|Midband gain @ emitter|Measure **Gain = Vpp(TP7)/Vpp(TP1)** at **1 kHz**.|0.90|0.95 â€“ 1.00|1.05|
|3|Output coupling transfer|Measure **Vpp(TP8)/Vpp(TP7)** at **1 kHz** (no load or â‰¥100 kÎ©).|0.95|1.00|1.05|
|4|Phase (emitter vs input)|Measure **âˆ (TP7 vs TP1)** at **1 kHz**.|âˆ’10Â°|0Â° Â± 5Â°|+10Â°|
|5|Low-frequency corner (âˆ’3 dB)|Sweep down; find f where **Vpp(TP8) = 0.707 Ã— midband**.|â€”|â‰¤ 5 Hz|20 Hz|
|6|High-frequency bandwidth (âˆ’3 dB)|Sweep up; find f where **Vpp(TP7) = 0.707 Ã— midband**.|100 kHz|â‰¥ 500 kHz|â€”|
|7|Max undistorted swing (10 kÎ© load)|Load **10 kÎ©** at **TP8â†’GND**; increase input until 1% THD or clipping.|5 Vpp|â‰¥ 8 Vpp|10 Vpp|
|8|THD @ 1 kHz, 1 Vpp (10 kÎ© load)|Measure THD at **TP8** with **1 Vpp** out into **10 kÎ©**.|â€”|â‰¤ 0.5 %|2 %|
|9|Output DC with signal (post-C4)|Measure **TP8 DC** while driven (no DC expected).|âˆ’50 mV|0 mV|+50 mV|
|10|Load regulation (10 kÎ©)|With **10 kÎ©** at **TP8**, **Gain = Vpp(TP8)/Vpp(TP1)** @ **1 kHz, 200 mVpp**.|0.90|0.95 â€“ 1.00|1.05|
|11|Load regulation (1 kÎ©)|With **1 kÎ©** at **TP8**, **Gain = Vpp(TP8)/Vpp(TP1)** @ **1 kHz, 200 mVpp**.|0.95|0.98 â€“ 1.00|1.05|
|12|Output LF tilt (optional)|Drive **10 Hz** sine; compare **Vpp(TP8)** vs midband.|0.70 Ã— midband|â‰¥ 0.90 Ã— midband|â€”|

**Notes**

- Keep the bench supply current-limited (e.g., **20â€“50 mA**) during all dynamics.
- If the source has **50 Î©** output, either use **Hi-Z** mode or double the set amplitude to achieve the intended **TP1** level.
- Targets assume **R1 = R3 â‰ˆ 100 kÎ©**, **R4 â‰ˆ 1 kÎ©**, **R5 â‰ˆ 100 kÎ©**, **C1 = 1 ÂµF**, **C4 = 10 ÂµF**. Adjust limits if your BOM differs.

---
# Calibration Instructions

1. Power on with no input. Adjust **R2** until **TP7 (emitter)** is **approximately one half of V+** (e.g., ~6 V on a 12 V rail).
2. Verify **TP4 (base) âˆ’ TP7 (emitter)** is **about 0.6 to 0.7 V**; touch up **R2** if needed.
3. Connect the intended load and apply a small AC signal. If the output sags or low-frequency response is weak (especially with **Rload â‰¤ 10 kÎ©**), **reduce R4** (to increase quiescent current and lower output impedance) and/or **increase C4**.

**Notes:** For high source impedance, increase **C1**. If polarized capacitors are used, orient **C1** â€œ+â€ toward the base node and **C4** â€œ+â€ toward the emitter node.

---
# Appendix A â€” Netlist

| Net  | Part | Pad | Pin | Sheet |
|------|------|-----|-----|-------|
| GND  | C2   | 2   | -   | 1     |
|      | C3   | 2   | -   | 1     |
|      | P1   | 1   | 1   | 1     |
|      | R3   | 1   | 1   | 1     |
|      | R4   | 1   | 1   | 1     |
|      | R5   | 1   | 1   | 1     |
|      | TP6  | 1   | 1   | 1     |
| N$2  | R1   | 1   | 1   | 1     |
|      | R2   | 3   | E   | 1     |
|      | TP2  | 1   | 1   | 1     |
| N$3  | R2   | 1   | A   | 1     |
|      | R3   | 2   | 2   | 1     |
|      | TP3  | 1   | 1   | 1     |
| N$5  | C1   | 2   | -   | 1     |
|      | Q1   | B   | B   | 1     |
|      | R2   | 2   | S   | 1     |
|      | TP4  | 1   | 1   | 1     |
| N$7  | C4   | 2   | -   | 1     |
|      | P1   | 5   | 1   | 1     |
|      | R5   | 2   | 2   | 1     |
|      | TP8  | 1   | 1   | 1     |
| N$9  | C4   | 1   | +   | 1     |
|      | Q1   | E   | E   | 1     |
|      | R4   | 2   | 2   | 1     |
|      | TP7  | 1   | 1   | 1     |
| N$10 | C1   | 1   | +   | 1     |
|      | P1   | 4   | 1   | 1     |
|      | TP1  | 1   | 1   | 1     |
| V+   | C2   | 1   | +   | 1     |
|      | C3   | 1   | +   | 1     |
|      | P1   | 2   | 1   | 1     |
|      | Q1   | C   | C   | 1     |
|      | R1   | 2   | 2   | 1     |
|      | TP5  | 1   | 1   | 1     |


---
# Appendix B â€” Electrical Part Stress Analysis (EPSA)  

**Circuit:** 04B-005 â€“ Emitter Follower Amplifier  
**Revision:** A1-03  
**Date:** 2025-07-04

---

## Operating Assumptions

- Supply: **12 V DC regulated**
- Quiescent current: **â‰ˆ 6 mA** (set by **R4 = 1 kÎ©**, emitter â‰ˆ half of V+)
- Load: **100 kÎ©** bleeder on output (**R5**), no external DC load
- Input: **100 mVpp** sine @ **1 kHz**
- Ambient: **25 Â°C** (lab conditions)

---

## Semiconductor

|Part|Parameter|Applied|Rating|Stress Ratio|Severity|Note|
|---|---|---|---|---|---|---|
|Q1 (2N3904)|VCE|6.0 V|40 V|0.150|LOW|Collector at V+, emitter â‰ˆ 6 V|
|Q1 (2N3904)|IC|6.0 mA|200 mA|0.030|LOW|Quiescent collector current|
|Q1 (2N3904)|PD|36 mW|625 mW|0.058|LOW|Safe thermal margin|

---

## Resistors

|Part|Value|Dissipation|Rating|Stress Ratio|Severity|Note|
|---|---|---|---|---|---|---|
|R1|100 kÎ©|0.23 mW|250 mW|0.0009|LOW|Upper bias leg|
|R2|50 kÎ©|0.12 mW|250 mW|0.0005|LOW|Bias trimmer|
|R3|100 kÎ©|0.23 mW|250 mW|0.0009|LOW|Lower bias leg|
|R4|1 kÎ©|36.00 mW|250 mW|0.1440|LOW|Emitter bias|
|R5|100 kÎ©|~0 mW|250 mW|0.0000|LOW|Output bleeder|

---

## Capacitors

|Part|Value|Applied V|Rating V|Stress Ratio|Severity|Note|
|---|---|---|---|---|---|---|
|C1|2.2 ÂµF|6.6 V|25 V|0.27|LOW|Input coupling (**+** toward base)|
|C2|10 ÂµF|12.0 V|25 V|0.48|LOW/MED|Bulk rail cap (consider 35 V for margin)|
|C3|0.1 ÂµF|12.0 V|50 V|0.24|LOW|HF decoupling|
|C4|2.2 ÂµF|6.0 V|25 V|0.24|LOW|Output coupling (**+** toward emitter)|

---

## Findings

- All resistors dissipate **â‰ª 0.25 W**; worst case is **R4 at ~36 mW (14%)**.
- **Q1** runs at **~6%** of package power rating, **15%** of VCE rating, and **3%** of current rating.
- Capacitors are well within voltage ratings; **C2** sits at **~48%** of a 25 V rating â€” acceptable, but a **35 V** part increases margin (especially for tolerance/temperature/line surges).

---

## Conclusion

âœ… **All components operate within safe margins under the stated assumptions.**  
ğŸ” **Recommendation:** Upgrade **C2** to **35 V** (and optionally C1/C4 if you expect line spikes) for improved derating headroom.

---
# # Appendix C â€” Worst Case Circuit Analysis (WCCA)

**Circuit:** 04B-005 â€“ Emitter Follower Amplifier  
**Revision:** A1-03  
**Date:** 2025-07-04

---

## 1) Pass/Fail Criteria

- **DC (no signal):**
    - **TP7 (VE):** within **2.5â€“6.5 V** @ V+ = 12 V (after single trim at room; no re-trim across corners)
    - **TP4â€“TP7 (VBE):** **0.55â€“0.75 V**
    - **Supply current:** **2â€“7 mA**
    - **TP8 (post-C4) DC:** **|V| â‰¤ 50 mV**
- **AC @ 1 kHz (small signal):**
    - **Midband gain (TP7/TP1):** **0.95â€“1.02 V/V** (target â‰ˆ 1.0)
    - **Phase (TP7 vs TP1):** **0Â° Â± 10Â°**
    - **fL:** **â‰¤ 20 Hz** (â‰¤ 50 Hz worst-case bound)
    - **fH:** **â‰¥ 500 kHz**
    - **Max undistorted swing (10 kÎ© load):** **â‰¥ 8 Vpp** at TP8

---

## 2) Worst-Case Assumptions (conservative)

- **Supply:** 12 V Â±10% (10.8â€“13.2 V)
    
- **Ambient:** âˆ’40 Â°C to +85 Â°C (no re-trim across corners)
    
- **Resistors:** Â±1%
    
- **Electrolytic caps:** âˆ’20/+80% C, **leakage worst-case**; ceramic/film Â±10%
    
- **2N3904:** Î² = 60â€¦300; **VBE(25 Â°C)** â‰ˆ 0.65 V; **dVBE/dT â‰ˆ âˆ’2 mV/Â°C**; **VCE(sat)** â‰ˆ 0.2 V
    
- **Trim strategy:** **R2 set at room** so that nominal **VE â‰ˆ 4.7â€“4.8 V** @ 12 V (realistic with 100 kÎ©â€“50 kÎ©â€“100 kÎ© network and R4 = 1 kÎ©)
    

---

## 3) DC Worst-Case Corners

_(Single trim at room; R2 fixed thereafter)_

Nominal trim used for analysis: **R2 wiper toward V+ end** (low R2-top), which yields the stiffest divider consistent with VE â‰ˆ 4.7â€“4.8 V at 12 V, 25 Â°C, Î² â‰ˆ 150.

- **Corner A â€” Cold/Weak/Low-V** (V+ = **10.8 V**, **VBE = 0.80 V**, **Î² = 60**)
    
    - **VB â‰ˆ 3.64 V**, **VE â‰ˆ 2.84 V**, **IE â‰ˆ 2.84 mA** â†’ **Pass** (within 2.5â€“6.5 V window)
        
- **Corner B â€” Nominal** (V+ = **12.0 V**, **VBE = 0.65 V**, **Î² = 150**)
    
    - **VB â‰ˆ 5.33 V**, **VE â‰ˆ 4.68 V**, **IE â‰ˆ 4.68 mA** â†’ **Pass**
        
- **Corner C â€” Hot/Strong/High-V** (V+ = **13.2 V**, **VBE = 0.55 V**, **Î² = 300**)
    
    - **VB â‰ˆ 6.69 V**, **VE â‰ˆ 6.14 V**, **IE â‰ˆ 6.14 mA** â†’ **Pass**
        

**Divider loading sanity:** With R1/R3 = 100 kÎ© and a 50 kÎ© trimmer, bias stiffness relies on moving the wiper toward one end. The chosen trim provides adequate divider current so base loading across Î² keeps VE within the 2.5â€“6.5 V band **without re-trim**.

---

## 4) AC Worst-Case

- **Midband gain (TP7/TP1):** Emitter follower â†’ **~1 V/V**. Across C1/C4 tolerances and Î² spread, **0.95â€“1.02 V/V** holds at 1 kHz. â†’ **Pass**
    
- **Low-frequency corner (fL):**
    
    - **Input HPF:** fL,inâ‰ˆ12Ï€C1(Rsource+Rin)f_{L,\text{in}} \approx \frac{1}{2\pi C_1 (R_\text{source}+R_\text{in})}fL,inâ€‹â‰ˆ2Ï€C1â€‹(Rsourceâ€‹+Rinâ€‹)1â€‹. With **C1 = 2.2 ÂµF**, RinR_\text{in}Rinâ€‹ â‰¥ 50 kÎ© â†’ **â‰ª 20 Hz** even at âˆ’20% C.
        
    - **Output HPF:** fL,outâ‰ˆ12Ï€C4(R5âˆ¥Rload)f_{L,\text{out}} \approx \frac{1}{2\pi C_4 (R_5 \parallel R_\text{load})}fL,outâ€‹â‰ˆ2Ï€C4â€‹(R5â€‹âˆ¥Rloadâ€‹)1â€‹. With **C4 = 2.2 ÂµF**, **R5 = 100 kÎ©**, **R_load â‰¥ 10 kÎ©** â†’ **â‰¤ 7â€“10 Hz** at âˆ’20% C. â†’ **Pass**
        
- **High-frequency corner (fH):** Set by device fTf_TfTâ€‹, wiring C, and base network impedance; **â‰¥ 500 kHz** is conservative. â†’ **Pass**
    
- **Max swing:** Limited by headroom to rails: at worst corner (VE â‰ˆ 2.84 V @ 10.8 V), lower headroom â‰ˆ 2.84 V, upper headroom â‰ˆ 10.8âˆ’2.84âˆ’0.2 â‰ˆ 7.8 V â†’ **â‰¥ 5.6 Vpp** at emitter; best corner allows **> 12 Vpp**. With AC coupling, **â‰¥ 8 Vpp** to a 10 kÎ© load is **achievable**. â†’ **Pass**
    

---

## 5) Part-Level Worst-Case Stress (tie-in to EPSA)

- **Q1 (2N3904):**  
    ICâ‰¤6.1I_C \le 6.1ICâ€‹â‰¤6.1 mA, VCEâ‰ˆV+âˆ’VEâ‰ˆ6V_{CE} \approx V^+ - V_E \approx 6VCEâ€‹â‰ˆV+âˆ’VEâ€‹â‰ˆ6 V â†’ PDâ‰²37P_D \lesssim 37PDâ€‹â‰²37 mW **â‰ª 625 mW** â†’ **Pass**
    
- **R4 (1 kÎ©):** Pâ‰ˆVE2/R4â‰¤6.142/1kâ‰ˆ38P \approx V_E^2/R_4 \le 6.14^2/1\text{k} \approx 38Pâ‰ˆVE2â€‹/R4â€‹â‰¤6.142/1kâ‰ˆ38 mW **â‰ª 0.25 W** â†’ **Pass**
    
- **C1, C4 (2.2 ÂµF):** DC bias ~ **6â€“6.6 V** on 25 V parts â†’ **< 30%** of rating; leakage worst-case does not upset DC trims. â†’ **Pass**
    

---

## 6) Sensitivities (ranked)

1. **Î² spread** â†’ shifts bias via base current loading of the divider (primary driver of VE drift).
    
2. **C1, C4 tolerance/leakage** â†’ shapes fL and start-up settling at TP8.
    
3. **Supply tolerance** â†’ small VE drift; large headroom remains.
    
4. **Wiper position (R2)** â†’ sets both VE and divider stiffness (R_TH).
    

---

## 7) Bench Verification (corner checks)

- After trimming at room, sweep **V+ = 10.8 â†’ 13.2 V** and temperature (if available); confirm **TP7 in 2.5â€“6.5 V**, **TP4âˆ’TP7 = 0.55â€“0.75 V**, and **I_SUP = 2â€“7 mA**.
    
- Inject **1 kHz, 100 mVpp**: verify **0.95â€“1.02 V/V** at **TP7**, **fL â‰¤ 20 Hz**, **fH â‰¥ 500 kHz**, and **â‰¥ 8 Vpp** unclipped into **10 kÎ©** at **TP8**.
    

---
## 8) Conclusions & Actions

- **WCCA Result:** âœ… Meets DC/AC criteria across conservative corners **without re-trim**.
    
- **Recommendations:**
    
    1. During trim, bias **wiper toward the V+ end** to stiffen the divider (reduces base-loading sensitivity).
        
    2. If very tight VE tolerance is required across Î² and temperature, **reduce R1/R3 values** (e.g., 47 kÎ© each) or specify a Î² floor for Q1.
        
    3. Keep **C1/C4** at **25 V** class to maintain ample derating and low leakage variation.

---
# Appendix C â€” Failure Mode Effect Analysis (FMEA)
**Circuit:** 04B-005 â€“ Emitter Follower Amplifier  
**Revision:** A1-03  
**Date:** 2025-07-04

---
## Assumptions â€” How Parts Fail

_Applies the **single-fault** rule: only one failure mode active at a time. Measurements at ~25 Â°C unless noted._

| Category                     | Examples (Refs)                                    | **Short Circuit** (assumption)                                                                                                               | **Open Circuit** (assumption)                                           | **Out of Tolerance** (assumption)                                                                                                                                                       |
| ---------------------------- | -------------------------------------------------- | -------------------------------------------------------------------------------------------------------------------------------------------- | ----------------------------------------------------------------------- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| **Electrolytic / Film Caps** | C1 (input), C2 (bulk), C4 (output), C3 (decoupler) | Unintended low-ohmic path between terminals (**R â‰¤ 10 Î©** DC or ESR â‰ª spec); for polarized parts, â€œshortâ€ may be preceded by rising leakage. | No effective capacitance in-circuit                                     | Z                                                                                                                                                                                       |
| **Fixed Resistors**          | R1, R3 (bias), R4 (emitter), R5 (bleeder)          | Effective resistance collapses (**R â‰¤ 10 Î©** end-to-end).                                                                                    | **R â‰¥ 1 MÎ©** (lead/film crack, pad open).                               |                                                                                                                                                                                         |
| **Trimpot / Potentiometer**  | R2 (bias trim)                                     | Track/wiper short (**wiperâ†’end â‰¤ 10 Î©**) or end-to-end short.                                                                                | **Wiper open** (wiperâ†’both ends **â‰¥ 1 MÎ©**) or end lead open.           | **Dead zone**, **intermittent wiper**, or **setpoint drift > Â±10%** after 30 s; **contact resistance variation (CRV) > 2%** of total; any behavior that drives DC setpoint out of spec. |
| **BJT Transistor**           | Q1 (2N3904)                                        | **Câ€“E** or **Bâ€“E** short (**â‰¤ 10 Î©**); any unintended two-lead short treated as â€œshortâ€.                                                     | Any lead open (B, C, or E) â†’ **lead to package â‰¥ 1 MÎ©**.                | Parametric drift beyond WCCA bounds: **Î² < 60** or **Î² > 300**, **V_BE shift > Â±100 mV** @25 Â°C, **I_CBO > 50 ÂµA**; counts as OOT if bias leaves spec.                                  |
| **Connectors / Headers**     | P1                                                 | Adjacent-pin short (**â‰¤ 10 Î©**) between unintended pins.                                                                                     | Contact open (**> 1 MÎ©** pinâ†’net) or intermittent open on light wiggle. | **Contact resistance > 0.5 Î©** pinâ†’trace (oxidation/contam) or plating wear causing repeatable DC drop; treated as OOT if it alters measured limits.                                    |
| **Test Points**              | TP1â€“TP8                                            | Accidental short to neighbor (**â‰¤ 10 Î©**) or to chassis/ground.                                                                              | Pad lift â†’ **> 1 MÎ©** from TP to its net.                               | N/A unless contact resistance increases enough to affect measurement (>0.5 Î©).                                                                                                          |

**Notes & usage in analysis**

- Thresholds above define how each injected fault is modeled during FMEA.
- â€œ**Short**â€ = unintended low-resistance path (**â‰¤ 10 Î©**) unless a stricter criterion is specified in a given test.
- â€œ**Open**â€ = loss of conduction (**â‰¥ 1 MÎ©**) or **|Z|** â‰« nominal at the relevant frequency.
- â€œ**Out of tolerance (OOT)**â€ = parameter(s) outside **procured part** datasheet tolerance or stability limits; for electrolytics, ESR/leakage excursions are included.
- Reverse polarity of polarized capacitors is treated as an **OOT precursor** that often progresses to **short**; evaluate both states when relevant.
---
## Acceptance Rules â€” Is The Design Acceptable?

- **Single-fault assumption:** Only **one** failure mode is active at a time.
- **No single fault shallâ€¦**
    1. Draw **> 50 mA** from the bench supply (with current limit set).
    2. Place **> Â±1 V DC** on the **post-C4 output (TP8/P1-5)**.
    3. Create a condition that overheats any component (**Tj < 100 Â°C** assumed for Q1).
    4. Defeat the ability to detect the fault using the **STTO / Static / Dynamic** tests provided.
- **Environment:** Lab use, 12 V nominal supply unless otherwise noted.
- **Ratings:** As used in EPSA (resistors Â¼ W, electrolytics 25 V unless stated).
- **Scales:** Severity **S**, Occurrence **O**, Detection **D** scored **1 (best) â†’ 10 (worst)**.
    - **RPN = S Ã— O Ã— D** (higher = riskier).
- **Test references:**
    - **STTO-#** = â€œSafe To Turn Onâ€ table row number (resistance checks, no power).
    - **Static-#** = Static tests (power on, no stimulus).
    - **Dyn-#** = Dynamic tests (power + stimulus).
    - **Cal** = Calibration instructions section.


---

## FMEA Table

| Item                          | Failure Mode           | Likely Cause(s)           | Local Effect (Node)        | End Effect (User/System)              | Detection (Test/TP)                          | S   | O   | D   | **RPN** | Recommended Control / Mitigation                                           |
| ----------------------------- | ---------------------- | ------------------------- | -------------------------- | ------------------------------------- | -------------------------------------------- | --- | --- | --- | ------- | -------------------------------------------------------------------------- |
| **C2 (10 ÂµF, V+ bulk)**       | Short                  | Cap defect, solder bridge | V+â†’GND short               | Supply limit trips; board wonâ€™t power | **STTO-1** (V+â†”GND), **Static-1** (I_SUP)    | 9   | 3   | 2   | **54**  | Current-limit bench supply; up-rate voltage; add series PTC or input diode |
| C2                            | Open/very high ESR     | Dried cap, bad solder     | Poor decoupling at TP5     | Hum/ripple, HF instability risk       | **Static-9** (ripple), scope TP5             | 5   | 4   | 4   | 80      | Place near P1/Q1; add parallel 0.1 ÂµF (C3) (already present)               |
| **C3 (0.1 ÂµF)**               | Open                   | Solder miss               | HF noise on rail           | Slight hiss/osc risk at high gain     | **Static-9** (ripple), **Dyn-2/6** (gain/HF) | 4   | 4   | 5   | 80      | DFM: place tight to Q1; AOI for presence                                   |
| C3                            | Short                  | Bridge                    | V+â†’GND short               | Supply trips                          | **STTO-1**, **Static-1**                     | 9   | 2   | 2   | 36      | Visual + ICT; spacing rules                                                |
| **C1 (2.2 ÂµF, input coup.)**  | Reversed               | Assembly error            | Reverse bias at base node  | Reduced life; leakage drift of VB     | Visual; **Static-5** (VB), **Dyn-2** (gain)  | 4   | 3   | 6   | 72      | Polarity silk; use film/non-polar if space                                 |
| C1                            | Open                   | Cap miss, cracked         | TP4 floats via bias only   | Input AC blocked; low gain            | **Dyn-2** (TP7/TP1 â‰ª 1), **TP1/TP4**         | 3   | 4   | 3   | 36      | In-circuit AC check; continuity TP1â†”C1                                     |
| C1                            | Short                  | Cap short, bridge         | TP1â†’TP4 DC path            | Source DC injected; base bias upset   | **STTO-8** (V+â†”Input), **Static-5**          | 6   | 2   | 4   | 48      | Series input resistor option; QC                                           |
| **C4 (2.2 ÂµF, output coup.)** | Reversed               | Assembly error            | Reverse bias at emitter DC | Cap heating, life loss                | Visual; **Static-7/8** (DC at TP8)           | 5   | 3   | 6   | 90      | Polarity marks; consider 35 V parts                                        |
| C4                            | Open                   | Cap miss                  | Open-circuit to output     | No output at TP8                      | **Dyn-3** (TP8/TP7 â‰ª 1)                      | 3   | 4   | 3   | 36      | Final functional test                                                      |
| C4                            | Short                  | Cap short                 | Emitter DC to output       | **DC at TP8** â†’ next stage stress     | **Static-7** (DC), **Dyn-9**                 | 8   | 2   | 2   | 32      | Output series resistor/jumper option; STTO screen                          |
| **R1 (100 k, upper bias)**    | Open                   | Cracked, cold joint       | Bias feed from V+ lost     | VB pulled low â†’ VE low                | **Static-3/5**, **Cal** (canâ€™t reach target) | 6   | 3   | 3   | 54      | AOI; guard-band trimmer range                                              |
| R1                            | Short (â‰ˆ0 Î©)           | Bridge                    | VB ~ V+ via net            | Overbias; high IE                     | **Static-3/5** (VE high), **Static-1** (I)   | 7   | 2   | 3   | 42      | Solder mask between pads                                                   |
| **R3 (100 k, lower bias)**    | Open                   | Lead crack                | VB floats high             | VE high; headroom lost                | **Static-3/5**, **Cal**                      | 6   | 3   | 3   | 54      | Same as R1                                                                 |
| R3                            | Short (â‰ˆ0 Î©)           | Bridge                    | VB clamped to GND          | VE ~0; no buffer action               | **Static-3/5** (VE low)                      | 6   | 2   | 3   | 36      | Same as R1                                                                 |
| **R2 (50 k trim)**            | Wiper open             | Pot wear/flux             | Base node disconnected     | Drift; unstable VB                    | **Static-5** noisy/unstable; **Dyn-2**       | 5   | 3   | 5   | 75      | Pot with wiper-to-end tie; seal trimmer                                    |
| R2                            | End open               | Lead fracture             | Range reduced              | Canâ€™t reach setpoint                  | **Cal** (fails step 1)                       | 3   | 3   | 3   | 27      | Specify cermet; mechanical support                                         |
| R2                            | Short end-to-end       | Bridge                    | VB ~ midpoint shifts       | VE off-target                         | **Static-3/5**, **Cal**                      | 4   | 2   | 3   | 24      | ICT                                                                        |
| **R4 (1 k, emitter)**         | Open                   | Track crack               | Emitter open               | IEâ‰ˆ0; no output                       | **Static-3** (VE ~0), **Dyn-2**              | 6   | 3   | 2   | 36      | Wider trace; thermal relief                                                |
| R4                            | Short (â‰ˆ0 Î©)           | Bridge                    | Emitter to GND â‰ˆ0 Î©        | IE high; high I_SUP                   | **Static-1/3** (I up; VE â‰ˆ0)                 | 8   | 2   | 2   | 32      | Current limit; fuse/ptc option                                             |
| **R5 (100 k, bleeder)**       | Open                   | Lead crack                | Output DC floats           | Slow settle, DC wander                | **Static-8** (after 30 s)                    | 3   | 3   | 5   | 45      | Keep; optional 1 M parallel                                                |
| R5                            | Short                  | Bridge                    | Output to GND              | Extra load; lower LF gain             | **Dyn-10** (gain â†“)                          | 3   | 2   | 4   | 24      | Visual inspection                                                          |
| **Q1 (2N3904)**               | C-E short              | EOS, solder               | E emitter ~ V+ via short   | I_SUP â†‘; TP7 high                     | **Static-1/3/19**                            | 8   | 2   | 2   | 32      | Current limit; burn-in                                                     |
| Q1                            | B-E short              | ESD/EOS                   | VB â‰ˆ VE                    | No gain; bias upset                   | **Diode-12/15**, **Static-4**                | 6   | 3   | 3   | 54      | ESD strap; handling                                                        |
| Q1                            | B-C short              | EOS                       | Base tied to collector     | Bias collapses                        | **Diode-13/15**, **Static**                  | 6   | 2   | 3   | 36      | As above                                                                   |
| Q1                            | Î² very low             | Process spread            | Base loading â†‘             | VE low; gain slightly â†“               | **Static-3/4**, **Dyn-2**                    | 4   | 4   | 4   | 64      | Divider â‰¥10Ã—IB (already), bin Î²                                            |
| **P1 Header**                 | V+â†”GND reversed        | Cable error               | Reverse polarity           | Cap stress; no start                  | **STTO-1**, visual                           | 9   | 2   | 3   | 54      | Add reverse-pol diode or keyed header                                      |
| P1                            | Input â†” Output swapped | Mis-cable                 | Wrong nodes                | No/odd behavior                       | **Dyn-1/2/3**                                | 3   | 3   | 4   | 36      | Labeling; keyed harness                                                    |
| **TPs**                       | TP short to neighbor   | Probe slip                | Local short                | Current spike; glitch                 | **STTO**, **Static-1**                       | 5   | 4   | 5   | 100     | Guard rings; TP spacing; mini-hooks                                        |
| **General**                   | Flux/ionic residue     | Cleaning miss             | Leakage paths              | VB drift; DC offsets                  | **STTO-2/3/7**, **Static-5/7**               | 4   | 4   | 6   | 96      | Wash/IPC-J-STD-001 clean                                                   |
| General                       | Solder bridge          | Assembly                  | Shorts                     | Fails STTO quickly                    | **STTO suite**                               | 8   | 3   | 2   | 48      | AOI/X-ray; DFM spacing                                                     |
| General                       | Part missing           | Kitting error             | Open circuit               | Non-function                          | **Dyn-2/3**, **Static-3/5**                  | 5   | 3   | 3   | 45      | Kitting checklists                                                         |

> **Highest RPNs here:** TP probe slips (100) and flux-induced leakage (96). Address with **probe-friendly TPs**, spacing/guards, and **cleanliness controls**.

---

## Notes on Effects & â€œNo-Single-Faultâ€ Compliance

- **Output DC safety:** Any single short that could place DC on the output (e.g., **C4 short**) is **caught by Static-7/8** before dynamic tests; acceptance criterion (**Â±50 mV**) prevents unsafe downstream bias.
- **Over-current:** **C2/C3 shorts** are contained by bench supply current limit; **R4 short** still keeps current **< 50 mA** at 12 V with R4 present, satisfying the rule.
- **Thermal:** Highest steady dissipation is **Q1 â‰ˆ 36â€“40 mW** and **R4 â‰ˆ 36â€“40 mW** â†’ far below limits (EPSA). No single fault pushes these beyond ratings with the current limit in place.

---

## Recommended Design / Process Controls

1. **Polarity protection:** Add **reverse-polarity diode** or series PTC on P1-2 (V+).
2. **Test-point safety:** Increase TP spacing, add **solder mask dams**/guard rings; provide **looped TPs** for clip leads.
3. **Pot reliability:** Use trimmer with **wiper-to-end** internal tie; apply conformal coat or seal after calibration.
4. **Cap derating:** Prefer **35 V** electrolytics for C1/C2/C4 to improve lifetime; choose low-leakage grade for C4.
5. **Assembly QA:** AOI for polarity/orientation; flux cleaning per **IPC-J-STD-001**; add in-circuit continuity checks aligned to **STTO**.
6. **Documentation:** Keep the **STTO / Static / Dynamic** tables with the board for bring-up to maintain detection coverage.