var group___f_p_g_a___m_g_r___a10 =
[
    [ "FPGA Full Configuration", "group___f_p_g_a___m_g_r___c_f_g___f_u_l_l.html", "group___f_p_g_a___m_g_r___c_f_g___f_u_l_l" ],
    [ "ALT_FPGA_ENABLE_DMA_SUPPORT", "group___f_p_g_a___m_g_r___a10.html#gafb53cb37268099d74653ab28af2e6e99", null ],
    [ "ALT_FPGA_CFG_MODE_t", "group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0", null ],
    [ "ALT_FPGA_STATUS_t", "group___f_p_g_a___m_g_r___a10.html#ga461eea077625dd1f7e316918d60fcef3", null ],
    [ "alt_fpga_istream_t", "group___f_p_g_a___m_g_r___a10.html#ga5ec7ef7ac760bfdd4b958f504104b6c3", null ],
    [ "ALT_FPGA_CFG_MODE_e", "group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883", [
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6", null ],
      [ "ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820", null ],
      [ "ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143", null ],
      [ "ALT_FPGA_CFG_MODE_UNKNOWN", "group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6", null ]
    ] ],
    [ "ALT_FPGA_STATUS_e", "group___f_p_g_a___m_g_r___a10.html#ga1d3afcc9267fc5b2094ed11a122396c4", [
      [ "ALT_FPGA_STATUS_F2S_CRC_ERROR", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9cd879b79d859fa5a4b9ee4ef9590197", null ],
      [ "ALT_FPGA_STATUS_F2S_EARLY_USERMODE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4afb378a70bb46834b40e64df1376961d1", null ],
      [ "ALT_FPGA_STATUS_F2S_USERMODE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4adb9bd3205b40f440ede2373b36f2855b", null ],
      [ "ALT_FPGA_STATUS_F2S_INITDONE_OE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a41bcd623fbd17c8933d5e8c5a883a8bd", null ],
      [ "ALT_FPGA_STATUS_F2S_NSTATUS_PIN", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a19612dd835c01d3ce05f86aa18e10f0b", null ],
      [ "ALT_FPGA_STATUS_F2S_NSTATUS_OE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a351195bf3ec83efabaec9fb40e5343cf", null ],
      [ "ALT_FPGA_STATUS_F2S_CONDONE_PIN", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a901b22d37d6fd346fd7c61f960392120", null ],
      [ "ALT_FPGA_STATUS_F2S_CONDONE_OE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a8a2c820e501633f51f1e64eb3ccb68c8", null ],
      [ "ALT_FPGA_STATUS_F2S_CVP_CONF_DONE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4abbac9739bbeaaf2d979c8424e99bf3e2", null ],
      [ "ALT_FPGA_STATUS_F2S_PR_READY", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a3622dc3d9b87349edab78f132e8ee678", null ],
      [ "ALT_FPGA_STATUS_F2S_PR_DONE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4adb15fb06255987ae49312cd40813ec14", null ],
      [ "ALT_FPGA_STATUS_F2S_PR_ERROR", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4aa99fdb3463588659277b1fd9c09a35da", null ],
      [ "ALT_FPGA_STATUS_F2S_NCONFIG_PIN", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a653eb3b312c862dce95391444ee9dd37", null ],
      [ "ALT_FPGA_STATUS_F2S_NCEO_OE", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4ac12bad059056bec02b39e01dc3ac7630", null ],
      [ "ALT_FPGA_STATUS_F2S_MSEL0", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9f54baae5affd0ed656b1878acaff9b4", null ],
      [ "ALT_FPGA_STATUS_F2S_MSEL1", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a199618dccfcd6cecba1aefa687de2414", null ],
      [ "ALT_FPGA_STATUS_F2S_MSEL2", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a68add84012c40ec3f99dbcfaae84a4de", null ],
      [ "ALT_FPGA_STATUS_IMGCFG_FIFOEMPTY", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9dfc1618e920a9253734f733a4894251", null ],
      [ "ALT_FPGA_STATUS_IMGCFG_FIFOFULL", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a273ba573848a30b6dc4d94e3db966d7c", null ],
      [ "ALT_FPGA_STATUS_JTAGM", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a16b647f323a8e366e74f531049d60e74", null ],
      [ "ALT_FPGA_STATUS_EMR", "group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4ac567090be0a2910797f269eadc0518ec", null ]
    ] ],
    [ "alt_fpga_init", "group___f_p_g_a___m_g_r___a10.html#ga00a3ef14d73f739699f93f52f418cf4a", null ],
    [ "alt_fpga_uninit", "group___f_p_g_a___m_g_r___a10.html#ga2f97d60a2cf854a0a5e565e4f85a85f1", null ],
    [ "alt_fpga_control_enable", "group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0", null ],
    [ "alt_fpga_control_disable", "group___f_p_g_a___m_g_r___a10.html#ga17de1c2f911e6aa0365fd4034d4cc47a", null ],
    [ "alt_fpga_control_is_enabled", "group___f_p_g_a___m_g_r___a10.html#ga82cbdac8c00d61e5168fd88b57705838", null ],
    [ "alt_fpga_reset_assert", "group___f_p_g_a___m_g_r___a10.html#gac1ebdd5f0065e95f46ad976c17a81e04", null ],
    [ "alt_fpga_reset_deassert", "group___f_p_g_a___m_g_r___a10.html#ga681fdc54423ad44e23cad229af3a71f4", null ],
    [ "alt_fpga_status_get", "group___f_p_g_a___m_g_r___a10.html#gada370b8c8b889fc6a40618f9f1c27c62", null ]
];