\subsection{Test and simulate in Verilog}
To see the results we used verilog as mentioned.
\import{./Verilog}{TEST MAC.tex}
\import{./Verilog}{TEST FSM.tex}

