$date
	Sat Oct 22 19:08:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#206962
b110 &
b110 %
1$
b110 !
1"
#206963
0"
#206966
b11 &
b11 %
#206970
b1010 &
b1010 %
#206974
b101 &
b101 %
#206978
b10000 &
b10000 %
#206982
b1000 &
b1000 %
#206986
b100 &
b100 %
#206990
b10 &
b10 %
#206994
b1 &
b1 %
1#
#206998
b0 &
0#
b0 %
0$
#1210563
b1011 !
1"
#1210566
b1011 &
b1011 %
1$
#1210567
0"
#1210570
b100010 &
b100010 %
#1210574
b10001 &
b10001 %
#1210578
b110100 &
b110100 %
#1210582
b11010 &
b11010 %
#1210586
b1101 &
b1101 %
#1210590
b101000 &
b101000 %
#1210594
b10100 &
b10100 %
#1210598
b1010 &
b1010 %
#1210602
b101 &
b101 %
#1210606
b10000 &
b10000 %
#1210610
b1000 &
b1000 %
#1210614
b100 &
b100 %
#1210618
b10 &
b10 %
#1210622
b1 &
1#
b1 %
#1210626
b0 &
b0 %
0#
0$
#2233912
b1101 !
1"
#2233914
b1101 &
b1101 %
1$
#2233915
0"
#2233918
b101000 &
b101000 %
#2233922
b10100 &
b10100 %
#2233926
b1010 &
b1010 %
#2233930
b101 &
b101 %
#2233934
b10000 &
b10000 %
#2233938
b1000 &
b1000 %
#2233942
b100 &
b100 %
#2233946
b10 &
b10 %
#2233950
b1 &
1#
b1 %
#2233954
b0 &
b0 %
0#
0$
#4500012
