/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_47z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_1z[7] : celloutsig_0_2z;
  assign celloutsig_0_30z = celloutsig_0_16z[6] ? celloutsig_0_2z : celloutsig_0_1z[6];
  assign celloutsig_1_7z = in_data[119] ? in_data[172] : celloutsig_1_4z;
  assign celloutsig_0_6z = in_data[44] ? celloutsig_0_1z[2] : celloutsig_0_4z;
  assign celloutsig_0_9z = celloutsig_0_6z ? celloutsig_0_6z : celloutsig_0_2z;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_5z : celloutsig_0_9z;
  assign celloutsig_0_12z = celloutsig_0_3z ? celloutsig_0_7z[0] : celloutsig_0_4z;
  assign celloutsig_0_15z = celloutsig_0_7z[2] ? celloutsig_0_1z[8] : celloutsig_0_2z;
  assign celloutsig_0_4z = !(celloutsig_0_2z ? celloutsig_0_1z[4] : celloutsig_0_1z[6]);
  assign celloutsig_0_13z = !(celloutsig_0_1z[0] ? celloutsig_0_0z : celloutsig_0_12z);
  assign celloutsig_1_6z = ~celloutsig_1_2z[0];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_16z = { in_data[167:162], celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[6:1] };
  assign celloutsig_1_18z = celloutsig_1_13z[10:7] / { 1'h1, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_48z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z } / { 1'h1, celloutsig_0_25z[3:1], celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_0_18z = { celloutsig_0_10z[7:1], celloutsig_0_15z, celloutsig_0_16z } / { 1'h1, in_data[32:24], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[59:57] && in_data[28:26];
  assign celloutsig_0_20z = { celloutsig_0_16z[4:2], celloutsig_0_9z } && { celloutsig_0_19z[15:13], celloutsig_0_15z };
  assign celloutsig_1_5z = in_data[171:164] || { celloutsig_1_2z[4:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_6z } || in_data[160:153];
  assign celloutsig_0_2z = { in_data[36:35], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } || { in_data[36:25], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_17z[5:1], celloutsig_0_6z, celloutsig_0_6z } || { celloutsig_0_10z[4:3], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_47z = celloutsig_0_20z ? { celloutsig_0_1z[6:5], celloutsig_0_26z } : celloutsig_0_19z[9:4];
  assign celloutsig_1_0z = in_data[144:142] !== in_data[148:146];
  assign celloutsig_0_5z = in_data[32:19] !== { in_data[48:36], celloutsig_0_4z };
  assign celloutsig_1_10z = ~ in_data[114:106];
  assign celloutsig_0_26z = ~ { celloutsig_0_10z[12:10], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[161:144] | in_data[163:146];
  assign celloutsig_1_13z = { in_data[146:136], celloutsig_1_9z } | { in_data[158:157], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[29:26] | celloutsig_0_1z[8:5];
  assign celloutsig_0_21z = { celloutsig_0_17z[1], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_16z } | celloutsig_0_18z[15:3];
  assign celloutsig_0_32z = | { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_0_8z = celloutsig_0_1z[7] & celloutsig_0_0z;
  assign celloutsig_1_17z = | { celloutsig_1_16z[6:5], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_8z[10:5], celloutsig_1_5z };
  assign celloutsig_1_2z = { celloutsig_1_1z[17:12], celloutsig_1_0z } << celloutsig_1_1z[8:2];
  assign celloutsig_0_19z = { celloutsig_0_17z[1:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z } >> { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z } >>> { celloutsig_0_1z[7:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_14z[4:1], celloutsig_0_4z, celloutsig_0_11z } >>> { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_18z[10:5] - celloutsig_0_21z[9:4];
  assign celloutsig_1_8z = in_data[183:172] ~^ { celloutsig_1_1z[8:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[93:85] ~^ in_data[92:84];
  assign celloutsig_0_14z = { celloutsig_0_7z[2:0], celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_24z = ~((celloutsig_0_20z & celloutsig_0_12z) | celloutsig_0_13z);
  always_latch
    if (clkin_data[32]) celloutsig_0_40z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_40z = { celloutsig_0_7z[3:2], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 13'h0000;
    else if (celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z };
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
