/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  wire [31:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [58:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [42:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[159] ? celloutsig_1_0z : in_data[166];
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_1_10z = in_data[115] ? celloutsig_1_2z : celloutsig_1_9z[0];
  assign celloutsig_0_15z = celloutsig_0_14z[7] ? celloutsig_0_2z : _00_;
  assign celloutsig_0_32z = ~(celloutsig_0_16z & celloutsig_0_21z[28]);
  assign celloutsig_1_0z = ~(in_data[164] & in_data[169]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | in_data[98]);
  assign celloutsig_1_17z = ~(celloutsig_1_5z | in_data[170]);
  assign celloutsig_0_19z = ~(celloutsig_0_3z[1] | celloutsig_0_18z);
  assign celloutsig_0_22z = ~(celloutsig_0_7z[9] | celloutsig_0_8z);
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_6z ^ celloutsig_1_17z;
  assign celloutsig_0_5z = celloutsig_0_1z[16] ^ in_data[22];
  assign celloutsig_0_6z = celloutsig_0_2z ^ _02_;
  assign celloutsig_0_17z = celloutsig_0_16z ^ celloutsig_0_3z[2];
  assign celloutsig_0_2z = _00_ ^ _01_;
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _20_ <= 11'h000;
    else _20_ <= in_data[25:15];
  assign { _03_[10], _01_, _02_, _03_[7], _00_, _03_[5:0] } = _20_;
  assign celloutsig_1_1z = in_data[111:105] & { in_data[150:145], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[163:156], celloutsig_1_0z } & { in_data[127:120], celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[57:53] & in_data[94:90];
  assign celloutsig_1_9z = { celloutsig_1_1z[6:3], celloutsig_1_5z, celloutsig_1_1z } & { in_data[143:142], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_10z[18:4], celloutsig_0_8z } & { celloutsig_0_7z[8:2], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[56:53], _03_[10], _01_, _02_, _03_[7], _00_, _03_[5:0], _03_[10], _01_, _02_, _03_[7], _00_, _03_[5:0] } & in_data[41:16];
  assign celloutsig_1_11z = { in_data[161:158], celloutsig_1_2z } >= { celloutsig_1_1z[5:3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } >= { celloutsig_1_9z[11:3], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_16z = celloutsig_0_1z[18:14] >= { celloutsig_0_3z[3:0], celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[101:97], celloutsig_1_2z, celloutsig_1_1z } !== in_data[130:118];
  assign celloutsig_1_7z = ~ { celloutsig_1_4z[7], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_4z = ~ { _03_[10], _01_, _02_, _03_[7], _00_, _03_[5:2] };
  assign celloutsig_1_16z = ~ in_data[177:162];
  assign celloutsig_0_7z = ~ { in_data[53:48], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~ { celloutsig_0_4z[8:2], celloutsig_0_7z, _03_[10], _01_, _02_, _03_[7], _00_, _03_[5:0], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_11z = ~ { _01_, _02_, _03_[7], _00_, _03_[5:3] };
  assign celloutsig_0_13z = ~ celloutsig_0_7z[9:6];
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_6z } ^ { celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[71:61], celloutsig_0_5z, celloutsig_0_9z } ^ { celloutsig_0_10z[28:23], celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_10z[31:23] ^ celloutsig_0_10z[23:15];
  assign celloutsig_0_21z = { celloutsig_0_20z[6:2], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z } ^ { in_data[86:29], celloutsig_0_17z };
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_7z[1]);
  assign celloutsig_0_8z = ~((in_data[20] & celloutsig_0_6z) | celloutsig_0_4z[7]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z & celloutsig_0_5z) | celloutsig_0_4z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_5z & celloutsig_0_15z) | celloutsig_0_4z[7]);
  assign { out_data[34], out_data[46:35], celloutsig_0_31z[40], out_data[63:61], celloutsig_0_31z[42], out_data[60:47] } = ~ { celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z[5], celloutsig_0_4z, celloutsig_0_3z };
  assign { _03_[9:8], _03_[6] } = { _01_, _02_, _00_ };
  assign { celloutsig_0_31z[41], celloutsig_0_31z[39:0] } = { out_data[37], out_data[63:34], out_data[60:52], out_data[37] };
  assign { out_data[128], out_data[121:96], out_data[33:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[60:59], celloutsig_0_32z };
endmodule
