I 000049 55 1042          1651941691821 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651941691822 2022.05.07 19:41:31)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000049 55 1042          1651942467694 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651942467693 2022.05.07 19:54:27)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000049 55 1042          1651942602123 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651942602122 2022.05.07 19:56:42)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000049 55 1042          1651942653831 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651942653831 2022.05.07 19:57:33)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1651942653881 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 42 ))
  (_version v38)
  (_time 1651942653880 2022.05.07 19:57:33)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 53 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 54 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 56 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 57 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 58 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 59 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 60 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1651942665762 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651942665761 2022.05.07 19:57:45)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000049 55 1042          1651942672364 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651942672364 2022.05.07 19:57:52)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1651942672407 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 42 ))
  (_version v38)
  (_time 1651942672406 2022.05.07 19:57:52)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 53 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 54 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 56 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 57 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 58 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 59 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 60 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000064 55 4131          1651943266970 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 40 ))
  (_version v38)
  (_time 1651943266969 2022.05.07 20:07:46)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 51 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 52 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 53 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 54 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 56 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 57 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 58 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1651943546673 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651943546672 2022.05.07 20:12:26)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1651943546715 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 40 ))
  (_version v38)
  (_time 1651943546714 2022.05.07 20:12:26)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 51 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 52 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 53 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 54 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 56 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 57 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 58 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1651943879367 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651943879367 2022.05.07 20:17:59)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1651943879419 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 40 ))
  (_version v38)
  (_time 1651943879419 2022.05.07 20:17:59)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 51 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 52 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 53 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 54 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 56 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 57 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 58 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1651943911514 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 39 ))
  (_version v38)
  (_time 1651943911513 2022.05.07 20:18:31)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1651943911571 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 40 ))
  (_version v38)
  (_time 1651943911570 2022.05.07 20:18:31)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 51 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 52 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 53 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 54 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 56 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 57 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 58 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1653214236213 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 37 ))
  (_version v38)
  (_time 1653214236212 2022.05.22 03:10:36)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1653214236252 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 40 ))
  (_version v38)
  (_time 1653214236251 2022.05.22 03:10:36)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 51 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 52 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 53 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 54 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 55 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 56 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 57 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 58 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000049 55 1042          1653214593354 and_3_no
(_unit VHDL (and_3_no 0 28 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653214593353 2022.05.22 03:16:33)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651941691817)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000064 55 4131          1653214593389 jk_with_forbidden_links
(_unit VHDL (jk_with_forbidden_links 0 28 (jk_with_forbidden_links 0 16 ))
  (_version v38)
  (_time 1653214593388 2022.05.22 03:16:33)
  (_source (\./src/jk_with_forbidden_links.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651942467738)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 27 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 28 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 29 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 30 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 31 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q5))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E6 0 32 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E7 0 33 (_component and_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(not_S))
      ((y)(Q7))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E8 0 34 (_component and_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(not_R))
      ((y)(Q8))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_forbidden_links 2 -1
  )
)
I 000064 55 2633          1707987316413 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1707987316414 2024.02.15 11:55:16)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code f6f5a6a6a2a2f4e1f3f4efada3f0fef3a0f0f0f0a0)
	(_ent
		(_time 1707987316408)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1707987338941 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1707987338942 2024.02.15 11:55:38)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code f9aef1a9a5aea9ecafaceaa0feffacffaffff8ffac)
	(_ent
		(_time 1707987338937)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1707987338979 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1707987338980 2024.02.15 11:55:38)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 184f181f424c1a0f1d1a01434d1e101d4e1e1e1e4e)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1707987644628 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1707987644629 2024.02.15 12:00:44)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 101315174547400546450349171645164616111645)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1707987644644 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1707987644645 2024.02.15 12:00:44)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 20237524727422372522397b752628257626262676)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1712066262368 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066262369 2024.04.02 16:57:42)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code b7e2b5e3e5e0e7a2e1e2a4eeb0b1e2b1e1b1b6b1e2)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712066262394 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712066262395 2024.04.02 16:57:42)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code d68384848282d4c1d3d4cf8d83d0ded380d0d0d080)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1712066280868 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066280869 2024.04.02 16:58:00)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code fbfda8abfcacabeeadaee8a2fcfdaefdadfdfafdae)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712066280885 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712066280886 2024.04.02 16:58:00)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 0a0c080c095e081d0f0813515f0c020f5c0c0c0c5c)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1712066288123 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066288124 2024.04.02 16:58:08)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 4d49444f4c1a1d581b185e144a4b184b1b4b4c4b18)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712066288139 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712066288140 2024.04.02 16:58:08)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 5c58055f5d085e4b595e4507095a54590a5a5a5a0a)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1712066461182 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066461183 2024.04.02 17:01:01)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 53060150050403460506400a545506550555525506)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712066461199 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712066461200 2024.04.02 17:01:01)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 633661633237617466617a3836656b663565656535)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 633           1712066806661 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066806662 2024.04.02 17:06:46)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code e0e7e0b3b5b7b0f5b6b5f3b9e7e6b5e6b6e6e1e6b5)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712066806683 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712066806684 2024.04.02 17:06:46)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code efe8bfbcebbbedf8eaedf6b4bae9e7eab9e9e9e9b9)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712066806687 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712066806688 2024.04.02 17:06:46)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code efe8bfbcebbbedf8eaedf6b4bae9e7eab9e9e9e9b9)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000064 55 2633          1712068889360 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712068889361 2024.04.02 17:41:29)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 6f3d376f6b3b6d786a6d76343a69676a3969696939)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712068889366 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712068889367 2024.04.02 17:41:29)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 6f3d376f6b3b6d786a6d76343a69676a3969696939)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712068900499 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712068900500 2024.04.02 17:41:40)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code e4e2e1b7b5b3b4f1b2b1f7bde3e2b1e2b2e2e5e2b1)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712068900521 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 20))
	(_version vef)
	(_time 1712068900522 2024.04.02 17:41:40)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 030557055257011406011a5856050b065505050555)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 23(_ent (_in))))
				(_port(_int x2 -1 0 24(_ent (_in))))
				(_port(_int x3 -1 0 25(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst E1 0 31(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 32(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 33(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 34(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 35(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 36(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 37(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 38(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 29(_arch(_uni))))
		(_sig(_int Q2 -1 0 29(_arch(_uni))))
		(_sig(_int Q3 -1 0 29(_arch(_uni))))
		(_sig(_int Q4 -1 0 29(_arch(_uni))))
		(_sig(_int Q5 -1 0 29(_arch(_uni))))
		(_sig(_int Q6 -1 0 29(_arch(_uni))))
		(_sig(_int Q7 -1 0 29(_arch(_uni))))
		(_sig(_int Q8 -1 0 29(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__40(_arch 1 0 40(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712068900528 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 43))
	(_version vef)
	(_time 1712068900529 2024.04.02 17:41:40)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 030557055257011406011a5856050b065505050555)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 46(_ent (_in))))
				(_port(_int x2 -1 0 47(_ent (_in))))
				(_port(_int x3 -1 0 48(_ent (_in))))
				(_port(_int y -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst E1 0 54(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 55(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 56(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 57(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 58(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 59(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 60(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 61(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 52(_arch(_uni))))
		(_sig(_int Q2 -1 0 52(_arch(_uni))))
		(_sig(_int Q3 -1 0 52(_arch(_uni))))
		(_sig(_int Q4 -1 0 52(_arch(_uni))))
		(_sig(_int Q5 -1 0 52(_arch(_uni))))
		(_sig(_int Q6 -1 0 52(_arch(_uni))))
		(_sig(_int Q7 -1 0 52(_arch(_uni))))
		(_sig(_int Q8 -1 0 52(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__63(_arch 1 0 63(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000064 55 2633          1712069238181 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712069238182 2024.04.02 17:47:18)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code fbfff8abfbaff9ecfef9e2a0aefdf3feadfdfdfdad)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712069238185 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712069238186 2024.04.02 17:47:18)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code fbfff8abfbaff9ecfef9e2a0aefdf3feadfdfdfdad)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712069305979 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712069305980 2024.04.02 17:48:25)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code d0d5d582858780c58685c389d7d685d686d6d1d685)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712069305996 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712069305997 2024.04.02 17:48:25)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code e0e5b5b3b2b4e2f7e5e2f9bbb5e6e8e5b6e6e6e6b6)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712069306000 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712069306001 2024.04.02 17:48:25)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code e0e5b5b3b2b4e2f7e5e2f9bbb5e6e8e5b6e6e6e6b6)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712069312851 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712069312852 2024.04.02 17:48:32)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code aba9fcfcacfcfbbefdfeb8f2acadfeadfdadaaadfe)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712069312866 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712069312867 2024.04.02 17:48:32)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code bbb9bcefbbefb9acbeb9a2e0eebdb3beedbdbdbded)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712069312870 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712069312871 2024.04.02 17:48:32)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code bbb9bcefbbefb9acbeb9a2e0eebdb3beedbdbdbded)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712070203914 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712070203915 2024.04.02 18:03:23)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 62316b62353532773437713b656437643464636437)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712070203942 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 17))
	(_version vef)
	(_time 1712070203943 2024.04.02 18:03:23)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 81d2d88fd2d58396848398dad4878984d7878787d7)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 20(_ent (_in))))
				(_port(_int x2 -1 0 21(_ent (_in))))
				(_port(_int x3 -1 0 22(_ent (_in))))
				(_port(_int y -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst E1 0 28(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 29(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 30(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 31(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 33(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 34(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 35(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 26(_arch(_uni))))
		(_sig(_int Q2 -1 0 26(_arch(_uni))))
		(_sig(_int Q3 -1 0 26(_arch(_uni))))
		(_sig(_int Q4 -1 0 26(_arch(_uni))))
		(_sig(_int Q5 -1 0 26(_arch(_uni))))
		(_sig(_int Q6 -1 0 26(_arch(_uni))))
		(_sig(_int Q7 -1 0 26(_arch(_uni))))
		(_sig(_int Q8 -1 0 26(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__37(_arch 1 0 37(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712070203950 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 40))
	(_version vef)
	(_time 1712070203951 2024.04.02 18:03:23)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 81d2d88fd2d58396848398dad4878984d7878787d7)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 43(_ent (_in))))
				(_port(_int x2 -1 0 44(_ent (_in))))
				(_port(_int x3 -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst E1 0 51(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 52(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 53(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 54(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 56(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 57(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 58(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 49(_arch(_uni))))
		(_sig(_int Q2 -1 0 49(_arch(_uni))))
		(_sig(_int Q3 -1 0 49(_arch(_uni))))
		(_sig(_int Q4 -1 0 49(_arch(_uni))))
		(_sig(_int Q5 -1 0 49(_arch(_uni))))
		(_sig(_int Q6 -1 0 49(_arch(_uni))))
		(_sig(_int Q7 -1 0 49(_arch(_uni))))
		(_sig(_int Q8 -1 0 49(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__60(_arch 1 0 60(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712070242501 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712070242502 2024.04.02 18:04:02)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 14154313454344014241074d131241124212151241)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712070242515 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712070242516 2024.04.02 18:04:02)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 232224277277213426213a7876252b267525252575)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712070242522 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712070242523 2024.04.02 18:04:02)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 333234366267312436312a6866353b366535353565)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712074767840 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712074767841 2024.04.02 19:19:27)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 343a6631656364216261276d333261326232353261)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712074767863 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712074767864 2024.04.02 19:19:27)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 535d51500207514456514a0806555b560555555505)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712074767867 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712074767868 2024.04.02 19:19:27)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 535d51500207514456514a0806555b560555555505)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712074773829 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712074773830 2024.04.02 19:19:33)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 94c3969bc5c3c481c2c187cd9392c192c2929592c1)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712074773844 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712074773845 2024.04.02 19:19:33)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code a4f3f6f3f2f0a6b3a1a6bdfff1a2aca1f2a2a2a2f2)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712074773849 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712074773850 2024.04.02 19:19:33)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code b3e4e1e7e2e7b1a4b6b1aae8e6b5bbb6e5b5b5b5e5)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712074784069 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712074784070 2024.04.02 19:19:44)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 9ecbcd919ec9ce8bc8cb8dc79998cb98c8989f98cb)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712074784085 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712074784086 2024.04.02 19:19:44)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code aefbadf9a9faacb9abacb7f5fba8a6abf8a8a8a8f8)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712074784089 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712074784090 2024.04.02 19:19:44)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code aefbadf9a9faacb9abacb7f5fba8a6abf8a8a8a8f8)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712074786106 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712074786107 2024.04.02 19:19:46)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 8ddf8f838cdadd98dbd89ed48a8bd88bdb8b8c8bd8)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712074786122 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712074786123 2024.04.02 19:19:46)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 9dcfcf929bc99f8a989f84c6c89b9598cb9b9b9bcb)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000066 55 2637          1712074786126 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712074786127 2024.04.02 19:19:46)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 9dcfcf929bc99f8a989f84c6c89b9598cb9b9b9bcb)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712074790951 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712074790952 2024.04.02 19:19:50)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 792a7e78252e296c2f2c6a207e7f2c7f2f7f787f2c)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712074790969 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712074790970 2024.04.02 19:19:50)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 98cbcf97c2cc9a8f9d9a81c3cd9e909dce9e9e9ece)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
V 000066 55 2637          1712074790973 jk_with_forbidden_links_2
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links_2 0 39))
	(_version vef)
	(_time 1712074790974 2024.04.02 19:19:50)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 98cbcf97c2cc9a8f9d9a81c3cd9e909dce9e9e9ece)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 42(_ent (_in))))
				(_port(_int x2 -1 0 43(_ent (_in))))
				(_port(_int x3 -1 0 44(_ent (_in))))
				(_port(_int y -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst E1 0 50(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 51(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 52(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 53(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 54(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 55(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 56(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 57(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 48(_arch(_uni))))
		(_sig(_int Q2 -1 0 48(_arch(_uni))))
		(_sig(_int Q3 -1 0 48(_arch(_uni))))
		(_sig(_int Q4 -1 0 48(_arch(_uni))))
		(_sig(_int Q5 -1 0 48(_arch(_uni))))
		(_sig(_int Q6 -1 0 48(_arch(_uni))))
		(_sig(_int Q7 -1 0 48(_arch(_uni))))
		(_sig(_int Q8 -1 0 48(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links_2 2 -1)
)
I 000049 55 633           1712075670380 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712075670381 2024.04.02 19:34:30)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code c6c5c693959196d39093d59fc1c093c090c0c7c093)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712075670406 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712075670407 2024.04.02 19:34:30)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code d6d586848282d4c1d3d4cf8d83d0ded380d0d0d080)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 658           1712077964388 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 13))
	(_version vef)
	(_time 1712077964389 2024.04.02 20:12:44)
	(_source(\./src/and_3_no.vhd\(\./src/and_3_no_ff.vhd\)))
	(_parameters tan)
	(_code b6b5b5e2e5e1e6a3e0e3a5efb1b0e3b0e0b0b7b0e3)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2633          1712077964428 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 16))
	(_version vef)
	(_time 1712077964429 2024.04.02 20:12:44)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code e5e6b6b6b2b1e7f2e0e7fcbeb0e3ede0b3e3e3e3b3)
	(_ent
		(_time 1707987316407)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst E1 0 27(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 28(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 29(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 30(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 32(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 33(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 34(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 25(_arch(_uni))))
		(_sig(_int Q2 -1 0 25(_arch(_uni))))
		(_sig(_int Q3 -1 0 25(_arch(_uni))))
		(_sig(_int Q4 -1 0 25(_arch(_uni))))
		(_sig(_int Q5 -1 0 25(_arch(_uni))))
		(_sig(_int Q6 -1 0 25(_arch(_uni))))
		(_sig(_int Q7 -1 0 25(_arch(_uni))))
		(_sig(_int Q8 -1 0 25(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__36(_arch 1 0 36(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 658           1712078703258 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 13))
	(_version vef)
	(_time 1712078703259 2024.04.02 20:25:03)
	(_source(\./src/and_3_no.vhd\(\./src/and_3_no_ff.vhd\)))
	(_parameters tan)
	(_code f1fef8a1a5a6a1e4a7a4e2a8f6f7a4f7a7f7f0f7a4)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000064 55 2632          1712078703275 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 15))
	(_version vef)
	(_time 1712078703276 2024.04.02 20:25:03)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code 010e5907525503160404185a540709045707070757)
	(_ent
		(_time 1712078703273)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 18(_ent (_in))))
				(_port(_int x2 -1 0 19(_ent (_in))))
				(_port(_int x3 -1 0 20(_ent (_in))))
				(_port(_int y -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst E1 0 26(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 27(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 28(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 29(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 30(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 32(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 33(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int K -1 0 8(_ent(_in))))
		(_port(_int not_R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_port(_int not_Q -1 0 11(_ent(_out))))
		(_sig(_int Q1 -1 0 24(_arch(_uni))))
		(_sig(_int Q2 -1 0 24(_arch(_uni))))
		(_sig(_int Q3 -1 0 24(_arch(_uni))))
		(_sig(_int Q4 -1 0 24(_arch(_uni))))
		(_sig(_int Q5 -1 0 24(_arch(_uni))))
		(_sig(_int Q6 -1 0 24(_arch(_uni))))
		(_sig(_int Q7 -1 0 24(_arch(_uni))))
		(_sig(_int Q8 -1 0 24(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__35(_arch 1 0 35(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
I 000049 55 658           1712142256569 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 13))
	(_version vef)
	(_time 1712142256570 2024.04.03 14:04:16)
	(_source(\./src/and_3_no.vhd\(\./src/and_3_no_ff.vhd\)))
	(_parameters tan)
	(_code 12111b15454542074447014b151447144414131447)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
V 000049 55 658           1712142263146 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 13))
	(_version vef)
	(_time 1712142263147 2024.04.03 14:04:23)
	(_source(\./src/and_3_no.vhd\(\./src/and_3_no_ff.vhd\)))
	(_parameters tan)
	(_code c4c5c491959394d19291d79dc3c291c292c2c5c291)
	(_ent
		(_time 1707987338936)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
V 000064 55 2632          1712142263163 jk_with_forbidden_links
(_unit VHDL(jk_with_forbidden_links 0 4(jk_with_forbidden_links 0 15))
	(_version vef)
	(_time 1712142263164 2024.04.03 14:04:23)
	(_source(\./src/jk_with_forbidden_links.vhd\))
	(_parameters tan)
	(_code d4d584868280d6c3d1d1cd8f81d2dcd182d2d2d282)
	(_ent
		(_time 1712078703272)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 18(_ent (_in))))
				(_port(_int x2 -1 0 19(_ent (_in))))
				(_port(_int x3 -1 0 20(_ent (_in))))
				(_port(_int y -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst E1 0 26(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 27(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 28(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 29(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 30(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q5))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E6 0 31(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q4))
			((y)(Q6))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E7 0 32(_comp and_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(not_S))
			((y)(Q7))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E8 0 33(_comp and_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(not_R))
			((y)(Q8))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 6(_ent(_in))))
		(_port(_int C -1 0 7(_ent(_in))))
		(_port(_int K -1 0 8(_ent(_in))))
		(_port(_int not_R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_port(_int not_Q -1 0 11(_ent(_out))))
		(_sig(_int Q1 -1 0 24(_arch(_uni))))
		(_sig(_int Q2 -1 0 24(_arch(_uni))))
		(_sig(_int Q3 -1 0 24(_arch(_uni))))
		(_sig(_int Q4 -1 0 24(_arch(_uni))))
		(_sig(_int Q5 -1 0 24(_arch(_uni))))
		(_sig(_int Q6 -1 0 24(_arch(_uni))))
		(_sig(_int Q7 -1 0 24(_arch(_uni))))
		(_sig(_int Q8 -1 0 24(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__35(_arch 1 0 35(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_forbidden_links 2 -1)
)
