/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/cm82a_orig.v:2" *)
(* top =  1  *)
module CM82(a, b, c, d, e, f, g, h);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[0] ;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[1] ;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[2] ;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input a;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input b;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input c;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input d;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input e;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output f;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output g;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output h;
  assign _04_ = _00_ & _02_;
  assign f = _01_ & _03_;
  assign _00_ = ~c;
  assign _01_ = ~a;
  assign _02_ = ~b;
  assign _03_ = ~_04_;
  assign \[0]  = f;
  assign \[1]  = 1'h0;
  assign \[2]  = c;
  assign g = 1'h0;
  assign h = c;
endmodule
