$date
	Fri Nov 29 22:06:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_srl $end
$var wire 1 ! q $end
$var wire 1 " qn $end
$var reg 1 # en $end
$var reg 1 $ r $end
$var reg 1 % reset $end
$var reg 1 & s $end
$scope module uut $end
$var wire 1 ' en $end
$var wire 1 ( r $end
$var wire 1 ) reset $end
$var wire 1 * s $end
$var reg 1 + q $end
$var reg 1 , qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
0*
0)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#5000
1,
1"
0+
0!
1%
1)
#10000
0%
0)
#15000
0,
0"
1+
1!
1&
1*
1#
1'
#20000
1,
1"
0+
0!
1$
1(
0&
0*
#25000
0$
0(
#30000
x,
x"
x+
x!
1$
1(
1&
1*
#35000
0$
0(
0#
0'
#40000
1,
1"
0+
0!
1%
1)
#45000
0%
0)
