Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Aug 19 16:47:06 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hc_sr04_top_timing_summary_routed.rpt -pb hc_sr04_top_timing_summary_routed.pb -rpx hc_sr04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hc_sr04_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.437        0.000                      0                  153        0.144        0.000                      0                  153        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.437        0.000                      0                  153        0.144        0.000                      0                  153        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 4.413ns (46.309%)  route 5.116ns (53.691%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 f  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.476    13.758    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.373    14.131 r  hcsr04/distance_cm[7]_i_5/O
                         net (fo=5, routed)           0.424    14.555    hcsr04/distance_cm[7]_i_5_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.679 r  hcsr04/distance_cm[5]_i_1/O
                         net (fo=1, routed)           0.000    14.679    hcsr04/distance_cm[5]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[5]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.032    15.116    hcsr04/distance_cm_reg[5]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 4.406ns (46.270%)  route 5.116ns (53.730%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 f  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.476    13.758    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.373    14.131 r  hcsr04/distance_cm[7]_i_5/O
                         net (fo=5, routed)           0.424    14.555    hcsr04/distance_cm[7]_i_5_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I3_O)        0.117    14.672 r  hcsr04/distance_cm[6]_i_1/O
                         net (fo=1, routed)           0.000    14.672    hcsr04/distance_cm[6]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[6]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.075    15.159    hcsr04/distance_cm_reg[6]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 4.413ns (46.813%)  route 5.014ns (53.187%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 f  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.476    13.758    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.373    14.131 r  hcsr04/distance_cm[7]_i_5/O
                         net (fo=5, routed)           0.321    14.452    hcsr04/distance_cm[7]_i_5_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.124    14.576 r  hcsr04/distance_cm[7]_i_2/O
                         net (fo=1, routed)           0.000    14.576    hcsr04/distance_cm[7]_i_2_n_0
    SLICE_X4Y20          FDCE                                         r  hcsr04/distance_cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  hcsr04/distance_cm_reg[7]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.031    15.116    hcsr04/distance_cm_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 4.413ns (46.985%)  route 4.979ns (53.015%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 f  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.476    13.758    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.373    14.131 r  hcsr04/distance_cm[7]_i_5/O
                         net (fo=5, routed)           0.287    14.418    hcsr04/distance_cm[7]_i_5_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  hcsr04/distance_cm[3]_i_1/O
                         net (fo=1, routed)           0.000    14.542    hcsr04/distance_cm[3]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[3]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.031    15.115    hcsr04/distance_cm_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 4.408ns (46.957%)  route 4.979ns (53.043%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 f  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.476    13.758    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.373    14.131 r  hcsr04/distance_cm[7]_i_5/O
                         net (fo=5, routed)           0.287    14.418    hcsr04/distance_cm[7]_i_5_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.119    14.537 r  hcsr04/distance_cm[4]_i_1/O
                         net (fo=1, routed)           0.000    14.537    hcsr04/distance_cm[4]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  hcsr04/distance_cm_reg[4]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.075    15.159    hcsr04/distance_cm_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 4.289ns (46.458%)  route 4.943ns (53.542%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 r  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.726    14.008    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X6Y19          LUT4 (Prop_lut4_I3_O)        0.373    14.381 r  hcsr04/distance_cm[0]_i_1/O
                         net (fo=1, routed)           0.000    14.381    hcsr04/distance_cm[0]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  hcsr04/distance_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    hcsr04/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  hcsr04/distance_cm_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Setup_fdce_C_D)        0.077    15.162    hcsr04/distance_cm_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 4.281ns (46.412%)  route 4.943ns (53.588%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 r  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.726    14.008    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.365    14.373 r  hcsr04/distance_cm[1]_i_1/O
                         net (fo=1, routed)           0.000    14.373    hcsr04/distance_cm[1]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  hcsr04/distance_cm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    hcsr04/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  hcsr04/distance_cm_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDCE (Setup_fdce_C_D)        0.118    15.203    hcsr04/distance_cm_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 hcsr04/echo_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 4.289ns (47.743%)  route 4.695ns (52.257%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.628     5.149    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  hcsr04/echo_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  hcsr04/echo_width_reg[5]/Q
                         net (fo=16, routed)          0.933     6.539    hcsr04/echo_width_reg_n_0_[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.124     6.663 r  hcsr04/i___1_carry__1_i_12/O
                         net (fo=2, routed)           0.333     6.996    hcsr04/i___1_carry__1_i_12_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  hcsr04/i___1_carry__2_i_4/O
                         net (fo=2, routed)           0.643     7.762    hcsr04/i___1_carry__2_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.288 r  hcsr04/distance_cm0_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.288    hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.601 r  hcsr04/distance_cm0_inferred__0/i___1_carry__3/O[3]
                         net (fo=6, routed)           0.955     9.556    hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_4
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.336     9.892 r  hcsr04/i___51_carry__0_i_1/O
                         net (fo=2, routed)           0.422    10.314    hcsr04/i___51_carry__0_i_1_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.327    10.641 r  hcsr04/i___51_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.641    hcsr04/i___51_carry__0_i_5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  hcsr04/distance_cm0_inferred__0/i___51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.042    hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.376 r  hcsr04/distance_cm0_inferred__0/i___51_carry__1/O[1]
                         net (fo=3, routed)           0.931    12.307    hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_6
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.303    12.610 r  hcsr04/i___84_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.610    hcsr04/i___84_carry__1_i_5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.011 r  hcsr04/distance_cm0_inferred__0/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.011    hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.282 r  hcsr04/distance_cm0_inferred__0/i___84_carry__2/CO[0]
                         net (fo=4, routed)           0.478    13.760    hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.373    14.133 r  hcsr04/distance_cm[2]_i_1/O
                         net (fo=1, routed)           0.000    14.133    hcsr04/distance_cm[2]_i_1_n_0
    SLICE_X4Y20          FDCE                                         r  hcsr04/distance_cm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  hcsr04/distance_cm_reg[2]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.031    15.116    hcsr04/distance_cm_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.014ns (20.105%)  route 4.029ns (79.895%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.618     5.139    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  hcsr04/count_usec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=4, routed)           0.867     6.525    hcsr04/count_usec_reg[19]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.649 f  hcsr04/next_state[3]_i_6/O
                         net (fo=1, routed)           0.652     7.301    hcsr04/next_state[3]_i_6_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     8.457    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     8.581 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     9.389    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     9.513 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.670    10.183    hcsr04/p_0_in_0
    SLICE_X3Y23          FDPE                                         r  hcsr04/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDPE                                         r  hcsr04/next_state_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDPE (Setup_fdpe_C_CE)      -0.205    14.865    hcsr04/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.014ns (20.105%)  route 4.029ns (79.895%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.618     5.139    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  hcsr04/count_usec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=4, routed)           0.867     6.525    hcsr04/count_usec_reg[19]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.649 f  hcsr04/next_state[3]_i_6/O
                         net (fo=1, routed)           0.652     7.301    hcsr04/next_state[3]_i_6_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     8.457    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     8.581 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     9.389    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     9.513 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.670    10.183    hcsr04/p_0_in_0
    SLICE_X3Y23          FDCE                                         r  hcsr04/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  hcsr04/next_state_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.865    hcsr04/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/clk_ed/cp_dly_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  hcsr04/us_clk/clk_div_100_reg/Q
                         net (fo=3, routed)           0.078     1.687    hcsr04/us_clk/clk_ed/cp_dly_reg_0
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/cp_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/cp_dly_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.075     1.543    hcsr04/us_clk/clk_ed/cp_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hcsr04/next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  hcsr04/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  hcsr04/next_state_reg[2]/Q
                         net (fo=1, routed)           0.118     1.724    hcsr04/next_state__0[2]
    SLICE_X1Y24          FDCE                                         r  hcsr04/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.850     1.977    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/state_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.066     1.544    hcsr04/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/clk_ed/cp_dly_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/clk_ed/n_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/cp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  hcsr04/us_clk/clk_ed/cp_dly_reg/Q
                         net (fo=1, routed)           0.053     1.650    hcsr04/us_clk/clk_ed/cp_dly
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.099     1.749 r  hcsr04/us_clk/clk_ed/n_edge_i_1/O
                         net (fo=1, routed)           0.000     1.749    hcsr04/us_clk/clk_ed/n_edge0
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/n_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/n_edge_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.092     1.560    hcsr04/us_clk/clk_ed/n_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/clk_ed/n_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.250ns (71.932%)  route 0.098ns (28.068%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/n_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  hcsr04/us_clk/clk_ed/n_edge_reg/Q
                         net (fo=24, routed)          0.098     1.707    hcsr04/us_clk/clk_ed/clk_usec_pedge
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.752 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_4/O
                         net (fo=1, routed)           0.000     1.752    hcsr04/us_clk/clk_ed/count_usec[0]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.816 r  hcsr04/us_clk/clk_ed/count_usec_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.816    hcsr04/us_clk_n_1
    SLICE_X2Y21          FDCE                                         r  hcsr04/count_usec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  hcsr04/count_usec_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     1.615    hcsr04/count_usec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/clk_ed/n_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.602%)  route 0.100ns (28.398%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/n_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  hcsr04/us_clk/clk_ed/n_edge_reg/Q
                         net (fo=24, routed)          0.100     1.709    hcsr04/us_clk/clk_ed/clk_usec_pedge
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.754 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_5/O
                         net (fo=1, routed)           0.000     1.754    hcsr04/us_clk/clk_ed/count_usec[0]_i_5_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.819 r  hcsr04/us_clk/clk_ed/count_usec_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.819    hcsr04/us_clk_n_2
    SLICE_X2Y21          FDCE                                         r  hcsr04/count_usec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  hcsr04/count_usec_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     1.615    hcsr04/count_usec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hcsr04/next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDPE                                         r  hcsr04/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  hcsr04/next_state_reg[0]/Q
                         net (fo=1, routed)           0.145     1.752    hcsr04/next_state__0[0]
    SLICE_X3Y22          FDPE                                         r  hcsr04/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.853     1.980    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDPE                                         r  hcsr04/state_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDPE (Hold_fdpe_C_D)         0.066     1.547    hcsr04/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hcsr04/next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  hcsr04/next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.128     1.594 r  hcsr04/next_state_reg[3]/Q
                         net (fo=1, routed)           0.114     1.708    hcsr04/next_state__0[3]
    SLICE_X3Y22          FDCE                                         r  hcsr04/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.853     1.980    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  hcsr04/state_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.016     1.497    hcsr04/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.362%)  route 0.152ns (44.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.474    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  hcsr04/us_clk/cnt_sysclk_reg[0]/Q
                         net (fo=7, routed)           0.152     1.768    hcsr04/us_clk/cnt_sysclk_reg[0]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.048     1.816 r  hcsr04/us_clk/cnt_sysclk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    hcsr04/us_clk/p_0_in[2]
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.107     1.594    hcsr04/us_clk/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 hcsr04/count_usec_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_e_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/count_usec_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  hcsr04/count_usec_e_reg/Q
                         net (fo=25, routed)          0.129     1.736    hcsr04/count_usec_e_reg_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  hcsr04/count_usec_e_i_1/O
                         net (fo=1, routed)           0.000     1.781    hcsr04/count_usec_e_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  hcsr04/count_usec_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.850     1.977    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/count_usec_e_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091     1.556    hcsr04/count_usec_e_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.474    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  hcsr04/us_clk/cnt_sysclk_reg[0]/Q
                         net (fo=7, routed)           0.152     1.768    hcsr04/us_clk/cnt_sysclk_reg[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.045     1.813 r  hcsr04/us_clk/cnt_sysclk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    hcsr04/us_clk/p_0_in[1]
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.091     1.578    hcsr04/us_clk/cnt_sysclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    fnd/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    fnd/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    fnd/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    fnd/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    fnd/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    fnd/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    fnd/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    fnd/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    fnd/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    fnd/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    fnd/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    fnd/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    fnd/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y16    fnd/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 4.983ns (71.915%)  route 1.946ns (28.085%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  echo_IBUF_inst/O
                         net (fo=8, routed)           1.946     3.407    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.929 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.929    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.452ns (79.215%)  route 0.381ns (20.785%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  echo_IBUF_inst/O
                         net (fo=8, routed)           0.381     0.610    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.833 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.833    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcsr04/trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.431ns  (logic 3.961ns (42.000%)  route 5.470ns (58.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.620     5.141    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  hcsr04/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hcsr04/trig_reg/Q
                         net (fo=1, routed)           5.470    11.067    led_OBUF[14]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.572 r  trig_OBUF_inst/O
                         net (fo=0)                   0.000    14.572    trig
    J1                                                                r  trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 4.379ns (48.154%)  route 4.714ns (51.846%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           1.244     6.904    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.146     7.050 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.470    10.521    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.235 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.235    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.375ns (48.169%)  route 4.707ns (51.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    fnd/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.272     6.938    fnd/clk_div_reg[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.150     7.088 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.436    10.524    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.231 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.231    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.403ns (49.300%)  route 4.527ns (50.700%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.622     5.143    fnd/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.091     6.752    fnd/digit_value__0[2]
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.156     6.908 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.437    10.345    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.729    14.073 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.073    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.177ns (47.020%)  route 4.707ns (52.980%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           1.221     6.882    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.006 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.485    10.491    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.026 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.026    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 4.382ns (49.633%)  route 4.447ns (50.367%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.622     5.143    fnd/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.072     6.733    fnd/dec/digit_value__0[2]
    SLICE_X8Y21          LUT4 (Prop_lut4_I1_O)        0.153     6.886 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.376    10.261    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.973 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.973    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 4.141ns (47.013%)  route 4.667ns (52.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    fnd/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.272     6.938    fnd/clk_div_reg[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.124     7.062 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.396    10.457    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.957 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.957    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.171ns (47.668%)  route 4.579ns (52.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           1.244     6.904    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.028 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.363    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.893 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.893    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.165ns (47.799%)  route 4.549ns (52.201%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    fnd/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.262     6.928    fnd/clk_div_reg[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.124     7.052 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.287    10.339    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.862 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.862    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 4.404ns (50.932%)  route 4.243ns (49.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    fnd/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.262     6.928    fnd/clk_div_reg[0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.152     7.080 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.981    10.061    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.796 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.796    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcsr04/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.351ns (75.609%)  route 0.436ns (24.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  hcsr04/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  hcsr04/state_reg[3]/Q
                         net (fo=9, routed)           0.436     2.045    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.255 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.255    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.343ns (74.243%)  route 0.466ns (25.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  hcsr04/state_reg[2]/Q
                         net (fo=13, routed)          0.466     2.072    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.274 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.274    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.347ns (68.229%)  route 0.627ns (31.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDPE                                         r  hcsr04/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  hcsr04/state_reg[0]/Q
                         net (fo=10, routed)          0.627     2.236    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.442 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.442    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.413ns (67.828%)  route 0.670ns (32.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  hcsr04/state_reg[1]/Q
                         net (fo=11, routed)          0.670     2.263    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.285     3.548 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.548    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.493ns (53.234%)  route 1.312ns (46.766%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.328     1.935    fnd/dec/digit_value__0[1]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.043     1.978 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.962    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.272 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.272    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.441ns (50.050%)  route 1.438ns (49.950%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.330     1.960    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.045     2.005 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.114    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.346 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.346    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.416ns (48.696%)  route 1.492ns (51.304%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.328     1.935    fnd/dec/digit_value__0[1]
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.045     1.980 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.164     3.144    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.374 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.374    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.430ns (48.111%)  route 1.542ns (51.889%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.346     1.976    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.045     2.021 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.196     3.217    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.438 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.438    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.491ns (49.654%)  route 1.512ns (50.346%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.587     1.470    fnd/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.488     2.122    fnd/clk_div_reg[1]
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.043     2.165 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.189    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.474 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.474    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.487ns (49.152%)  route 1.538ns (50.848%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.346     1.976    fnd/dec/digit_value__0[3]
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.049     2.025 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.217    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.490 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.490    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.923ns  (logic 1.833ns (20.545%)  route 7.090ns (79.455%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.580     6.041    hcsr04/led_OBUF[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.165 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     7.197    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.321 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     8.129    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.253 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.670     8.923    hcsr04/p_0_in_0
    SLICE_X3Y23          FDPE                                         r  hcsr04/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504     4.845    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDPE                                         r  hcsr04/next_state_reg[0]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.923ns  (logic 1.833ns (20.545%)  route 7.090ns (79.455%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.580     6.041    hcsr04/led_OBUF[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.165 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     7.197    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.321 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     8.129    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.253 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.670     8.923    hcsr04/p_0_in_0
    SLICE_X3Y23          FDCE                                         r  hcsr04/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504     4.845    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  hcsr04/next_state_reg[3]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.781ns  (logic 1.833ns (20.878%)  route 6.947ns (79.122%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.580     6.041    hcsr04/led_OBUF[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.165 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     7.197    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.321 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     8.129    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.253 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.528     8.781    hcsr04/p_0_in_0
    SLICE_X0Y24          FDCE                                         r  hcsr04/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502     4.843    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  hcsr04/next_state_reg[1]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.781ns  (logic 1.833ns (20.878%)  route 6.947ns (79.122%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.580     6.041    hcsr04/led_OBUF[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.165 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           1.032     7.197    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.321 f  hcsr04/next_state[3]_i_3/O
                         net (fo=1, routed)           0.808     8.129    hcsr04/next_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.253 r  hcsr04/next_state[3]_i_1/O
                         net (fo=4, routed)           0.528     8.781    hcsr04/p_0_in_0
    SLICE_X0Y24          FDCE                                         r  hcsr04/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502     4.843    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  hcsr04/next_state_reg[2]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_width_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.453ns  (logic 1.585ns (18.752%)  route 6.868ns (81.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.900     6.361    hcsr04/led_OBUF[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  hcsr04/next_state[3]_i_2/O
                         net (fo=24, routed)          1.968     8.453    hcsr04/p_1_in[3]
    SLICE_X5Y17          FDCE                                         r  hcsr04/echo_width_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.509     4.850    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  hcsr04/echo_width_reg[13]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_width_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 1.585ns (19.060%)  route 6.732ns (80.940%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.900     6.361    hcsr04/led_OBUF[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  hcsr04/next_state[3]_i_2/O
                         net (fo=24, routed)          1.832     8.317    hcsr04/p_1_in[3]
    SLICE_X7Y16          FDCE                                         r  hcsr04/echo_width_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510     4.851    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  hcsr04/echo_width_reg[8]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/count_usec_e_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.833ns (22.944%)  route 6.157ns (77.056%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.580     6.041    hcsr04/led_OBUF[0]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.165 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           0.876     7.041    hcsr04/next_state[3]_i_5_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  hcsr04/count_usec_e_i_4/O
                         net (fo=1, routed)           0.701     7.866    hcsr04/count_usec_e_i_4_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.990 r  hcsr04/count_usec_e_i_1/O
                         net (fo=1, routed)           0.000     7.990    hcsr04/count_usec_e_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  hcsr04/count_usec_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.502     4.843    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  hcsr04/count_usec_e_reg/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_width_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.694ns  (logic 1.585ns (20.602%)  route 6.109ns (79.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.900     6.361    hcsr04/led_OBUF[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  hcsr04/next_state[3]_i_2/O
                         net (fo=24, routed)          1.209     7.694    hcsr04/p_1_in[3]
    SLICE_X7Y14          FDCE                                         r  hcsr04/echo_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512     4.853    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  hcsr04/echo_width_reg[3]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_width_reg[0]_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.585ns (20.858%)  route 6.015ns (79.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.900     6.361    hcsr04/led_OBUF[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  hcsr04/next_state[3]_i_2/O
                         net (fo=24, routed)          1.115     7.600    hcsr04/p_1_in[3]
    SLICE_X5Y16          FDCE                                         r  hcsr04/echo_width_reg[0]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510     4.851    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  hcsr04/echo_width_reg[0]_replica/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_width_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.585ns (20.858%)  route 6.015ns (79.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  echo_IBUF_inst/O
                         net (fo=8, routed)           4.900     6.361    hcsr04/led_OBUF[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  hcsr04/next_state[3]_i_2/O
                         net (fo=24, routed)          1.115     7.600    hcsr04/p_1_in[3]
    SLICE_X5Y16          FDCE                                         r  hcsr04/echo_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510     4.851    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  hcsr04/echo_width_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.770%)  route 0.430ns (67.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.430     0.639    hcsr04/us_clk/reset_p_IBUF
    SLICE_X1Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.549%)  route 0.434ns (67.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.434     0.644    hcsr04/us_clk/reset_p_IBUF
    SLICE_X0Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.549%)  route 0.434ns (67.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.434     0.644    hcsr04/us_clk/reset_p_IBUF
    SLICE_X0Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.549%)  route 0.434ns (67.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.434     0.644    hcsr04/us_clk/reset_p_IBUF
    SLICE_X0Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.549%)  route 0.434ns (67.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.434     0.644    hcsr04/us_clk/reset_p_IBUF
    SLICE_X0Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.549%)  route 0.434ns (67.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.434     0.644    hcsr04/us_clk/reset_p_IBUF
    SLICE_X0Y14          FDCE                                         f  hcsr04/us_clk/cnt_sysclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.988    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/echo_width_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.987%)  route 0.539ns (72.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.539     0.749    hcsr04/reset_p_IBUF
    SLICE_X1Y16          FDCE                                         f  hcsr04/echo_width_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     1.986    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  hcsr04/echo_width_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/echo_width_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.210ns (26.853%)  route 0.571ns (73.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.571     0.780    hcsr04/reset_p_IBUF
    SLICE_X5Y15          FDCE                                         f  hcsr04/echo_width_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  hcsr04/echo_width_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/echo_width_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.210ns (26.704%)  route 0.575ns (73.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.575     0.785    hcsr04/reset_p_IBUF
    SLICE_X4Y15          FDCE                                         f  hcsr04/echo_width_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  hcsr04/echo_width_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/echo_width_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.210ns (25.648%)  route 0.607ns (74.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=78, routed)          0.607     0.817    hcsr04/reset_p_IBUF
    SLICE_X7Y14          FDCE                                         f  hcsr04/echo_width_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     1.986    hcsr04/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  hcsr04/echo_width_reg[3]/C





