\doxysection{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2___type_def}\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+C\+R2}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries S\+R2}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+M\+E\+M2}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+A\+T\+T2}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\mbox{\label{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries E\+C\+C\+R2}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ stm32f10x.\+h}\end{DoxyCompactItemize}
