
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f2c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d568  0800a0bc  0800a0bc  0000b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08027624  08027624  0002908c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08027624  08027624  00028624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802762c  0802762c  0002908c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802762c  0802762c  0002862c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08027630  08027630  00028630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08027634  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002908c  2**0
                  CONTENTS
 10 .bss          00001f2c  2000008c  2000008c  0002908c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001fb8  20001fb8  0002908c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002908c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020a0a  00000000  00000000  000290bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bbb  00000000  00000000  00049ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  0004d688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e83  00000000  00000000  0004ea88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243cd  00000000  00000000  0004f90b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000178a7  00000000  00000000  00073cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0f5f  00000000  00000000  0008b57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0016c4de  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e0c  00000000  00000000  0016c59c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  001723a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  0017241c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00175d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0a4 	.word	0x0800a0a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800a0a4 	.word	0x0800a0a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b988 	b.w	8000d74 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	468e      	mov	lr, r1
 8000a84:	4604      	mov	r4, r0
 8000a86:	4688      	mov	r8, r1
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d14a      	bne.n	8000b22 <__udivmoddi4+0xa6>
 8000a8c:	428a      	cmp	r2, r1
 8000a8e:	4617      	mov	r7, r2
 8000a90:	d962      	bls.n	8000b58 <__udivmoddi4+0xdc>
 8000a92:	fab2 f682 	clz	r6, r2
 8000a96:	b14e      	cbz	r6, 8000aac <__udivmoddi4+0x30>
 8000a98:	f1c6 0320 	rsb	r3, r6, #32
 8000a9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa0:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa4:	40b7      	lsls	r7, r6
 8000aa6:	ea43 0808 	orr.w	r8, r3, r8
 8000aaa:	40b4      	lsls	r4, r6
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	fa1f fc87 	uxth.w	ip, r7
 8000ab4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab8:	0c23      	lsrs	r3, r4, #16
 8000aba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000abe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d909      	bls.n	8000ade <__udivmoddi4+0x62>
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ad0:	f080 80ea 	bcs.w	8000ca8 <__udivmoddi4+0x22c>
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	f240 80e7 	bls.w	8000ca8 <__udivmoddi4+0x22c>
 8000ada:	3902      	subs	r1, #2
 8000adc:	443b      	add	r3, r7
 8000ade:	1a9a      	subs	r2, r3, r2
 8000ae0:	b2a3      	uxth	r3, r4
 8000ae2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ae6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af2:	459c      	cmp	ip, r3
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0x8e>
 8000af6:	18fb      	adds	r3, r7, r3
 8000af8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000afc:	f080 80d6 	bcs.w	8000cac <__udivmoddi4+0x230>
 8000b00:	459c      	cmp	ip, r3
 8000b02:	f240 80d3 	bls.w	8000cac <__udivmoddi4+0x230>
 8000b06:	443b      	add	r3, r7
 8000b08:	3802      	subs	r0, #2
 8000b0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b0e:	eba3 030c 	sub.w	r3, r3, ip
 8000b12:	2100      	movs	r1, #0
 8000b14:	b11d      	cbz	r5, 8000b1e <__udivmoddi4+0xa2>
 8000b16:	40f3      	lsrs	r3, r6
 8000b18:	2200      	movs	r2, #0
 8000b1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d905      	bls.n	8000b32 <__udivmoddi4+0xb6>
 8000b26:	b10d      	cbz	r5, 8000b2c <__udivmoddi4+0xb0>
 8000b28:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e7f5      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b32:	fab3 f183 	clz	r1, r3
 8000b36:	2900      	cmp	r1, #0
 8000b38:	d146      	bne.n	8000bc8 <__udivmoddi4+0x14c>
 8000b3a:	4573      	cmp	r3, lr
 8000b3c:	d302      	bcc.n	8000b44 <__udivmoddi4+0xc8>
 8000b3e:	4282      	cmp	r2, r0
 8000b40:	f200 8105 	bhi.w	8000d4e <__udivmoddi4+0x2d2>
 8000b44:	1a84      	subs	r4, r0, r2
 8000b46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	2d00      	cmp	r5, #0
 8000b50:	d0e5      	beq.n	8000b1e <__udivmoddi4+0xa2>
 8000b52:	e9c5 4800 	strd	r4, r8, [r5]
 8000b56:	e7e2      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	f000 8090 	beq.w	8000c7e <__udivmoddi4+0x202>
 8000b5e:	fab2 f682 	clz	r6, r2
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f040 80a4 	bne.w	8000cb0 <__udivmoddi4+0x234>
 8000b68:	1a8a      	subs	r2, r1, r2
 8000b6a:	0c03      	lsrs	r3, r0, #16
 8000b6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b70:	b280      	uxth	r0, r0
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb04 f20c 	mul.w	r2, r4, ip
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d907      	bls.n	8000b9a <__udivmoddi4+0x11e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x11c>
 8000b92:	429a      	cmp	r2, r3
 8000b94:	f200 80e0 	bhi.w	8000d58 <__udivmoddi4+0x2dc>
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ba4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba8:	fb02 f404 	mul.w	r4, r2, r4
 8000bac:	429c      	cmp	r4, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x144>
 8000bb0:	18fb      	adds	r3, r7, r3
 8000bb2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x142>
 8000bb8:	429c      	cmp	r4, r3
 8000bba:	f200 80ca 	bhi.w	8000d52 <__udivmoddi4+0x2d6>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	1b1b      	subs	r3, r3, r4
 8000bc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bc6:	e7a5      	b.n	8000b14 <__udivmoddi4+0x98>
 8000bc8:	f1c1 0620 	rsb	r6, r1, #32
 8000bcc:	408b      	lsls	r3, r1
 8000bce:	fa22 f706 	lsr.w	r7, r2, r6
 8000bd2:	431f      	orrs	r7, r3
 8000bd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bdc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000be4:	4323      	orrs	r3, r4
 8000be6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bea:	fa1f fc87 	uxth.w	ip, r7
 8000bee:	fbbe f0f9 	udiv	r0, lr, r9
 8000bf2:	0c1c      	lsrs	r4, r3, #16
 8000bf4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	fa02 f201 	lsl.w	r2, r2, r1
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x1a0>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c0e:	f080 809c 	bcs.w	8000d4a <__udivmoddi4+0x2ce>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f240 8099 	bls.w	8000d4a <__udivmoddi4+0x2ce>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	fa1f fe83 	uxth.w	lr, r3
 8000c24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c28:	fb09 4413 	mls	r4, r9, r3, r4
 8000c2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c34:	45a4      	cmp	ip, r4
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0x1ce>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c3e:	f080 8082 	bcs.w	8000d46 <__udivmoddi4+0x2ca>
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d97f      	bls.n	8000d46 <__udivmoddi4+0x2ca>
 8000c46:	3b02      	subs	r3, #2
 8000c48:	443c      	add	r4, r7
 8000c4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c4e:	eba4 040c 	sub.w	r4, r4, ip
 8000c52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c56:	4564      	cmp	r4, ip
 8000c58:	4673      	mov	r3, lr
 8000c5a:	46e1      	mov	r9, ip
 8000c5c:	d362      	bcc.n	8000d24 <__udivmoddi4+0x2a8>
 8000c5e:	d05f      	beq.n	8000d20 <__udivmoddi4+0x2a4>
 8000c60:	b15d      	cbz	r5, 8000c7a <__udivmoddi4+0x1fe>
 8000c62:	ebb8 0203 	subs.w	r2, r8, r3
 8000c66:	eb64 0409 	sbc.w	r4, r4, r9
 8000c6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c72:	431e      	orrs	r6, r3
 8000c74:	40cc      	lsrs	r4, r1
 8000c76:	e9c5 6400 	strd	r6, r4, [r5]
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e74f      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000c7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c82:	0c01      	lsrs	r1, r0, #16
 8000c84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4638      	mov	r0, r7
 8000c92:	463c      	mov	r4, r7
 8000c94:	46b8      	mov	r8, r7
 8000c96:	46be      	mov	lr, r7
 8000c98:	2620      	movs	r6, #32
 8000c9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ca2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ca6:	e766      	b.n	8000b76 <__udivmoddi4+0xfa>
 8000ca8:	4601      	mov	r1, r0
 8000caa:	e718      	b.n	8000ade <__udivmoddi4+0x62>
 8000cac:	4610      	mov	r0, r2
 8000cae:	e72c      	b.n	8000b0a <__udivmoddi4+0x8e>
 8000cb0:	f1c6 0220 	rsb	r2, r6, #32
 8000cb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb8:	40b7      	lsls	r7, r6
 8000cba:	40b1      	lsls	r1, r6
 8000cbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cca:	b2bc      	uxth	r4, r7
 8000ccc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd0:	0c11      	lsrs	r1, r2, #16
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb08 f904 	mul.w	r9, r8, r4
 8000cda:	40b0      	lsls	r0, r6
 8000cdc:	4589      	cmp	r9, r1
 8000cde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ce2:	b280      	uxth	r0, r0
 8000ce4:	d93e      	bls.n	8000d64 <__udivmoddi4+0x2e8>
 8000ce6:	1879      	adds	r1, r7, r1
 8000ce8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cec:	d201      	bcs.n	8000cf2 <__udivmoddi4+0x276>
 8000cee:	4589      	cmp	r9, r1
 8000cf0:	d81f      	bhi.n	8000d32 <__udivmoddi4+0x2b6>
 8000cf2:	eba1 0109 	sub.w	r1, r1, r9
 8000cf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cfa:	fb09 f804 	mul.w	r8, r9, r4
 8000cfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d02:	b292      	uxth	r2, r2
 8000d04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d08:	4542      	cmp	r2, r8
 8000d0a:	d229      	bcs.n	8000d60 <__udivmoddi4+0x2e4>
 8000d0c:	18ba      	adds	r2, r7, r2
 8000d0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d12:	d2c4      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d14:	4542      	cmp	r2, r8
 8000d16:	d2c2      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d18:	f1a9 0102 	sub.w	r1, r9, #2
 8000d1c:	443a      	add	r2, r7
 8000d1e:	e7be      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d20:	45f0      	cmp	r8, lr
 8000d22:	d29d      	bcs.n	8000c60 <__udivmoddi4+0x1e4>
 8000d24:	ebbe 0302 	subs.w	r3, lr, r2
 8000d28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	46e1      	mov	r9, ip
 8000d30:	e796      	b.n	8000c60 <__udivmoddi4+0x1e4>
 8000d32:	eba7 0909 	sub.w	r9, r7, r9
 8000d36:	4449      	add	r1, r9
 8000d38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d40:	fb09 f804 	mul.w	r8, r9, r4
 8000d44:	e7db      	b.n	8000cfe <__udivmoddi4+0x282>
 8000d46:	4673      	mov	r3, lr
 8000d48:	e77f      	b.n	8000c4a <__udivmoddi4+0x1ce>
 8000d4a:	4650      	mov	r0, sl
 8000d4c:	e766      	b.n	8000c1c <__udivmoddi4+0x1a0>
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e6fd      	b.n	8000b4e <__udivmoddi4+0xd2>
 8000d52:	443b      	add	r3, r7
 8000d54:	3a02      	subs	r2, #2
 8000d56:	e733      	b.n	8000bc0 <__udivmoddi4+0x144>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	443b      	add	r3, r7
 8000d5e:	e71c      	b.n	8000b9a <__udivmoddi4+0x11e>
 8000d60:	4649      	mov	r1, r9
 8000d62:	e79c      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d64:	eba1 0109 	sub.w	r1, r1, r9
 8000d68:	46c4      	mov	ip, r8
 8000d6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6e:	fb09 f804 	mul.w	r8, r9, r4
 8000d72:	e7c4      	b.n	8000cfe <__udivmoddi4+0x282>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <knob_init>:
extern ADC_HandleTypeDef hadc2;
extern TIM_HandleTypeDef htim3;
volatile uint32_t brightness = 0;
volatile uint32_t adc_val[1];

void knob_init(void) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_val, 1);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4904      	ldr	r1, [pc, #16]	@ (8000d90 <knob_init+0x18>)
 8000d80:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <knob_init+0x1c>)
 8000d82:	f002 fabb 	bl	80032fc <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim3);
 8000d86:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <knob_init+0x20>)
 8000d88:	f004 fe26 	bl	80059d8 <HAL_TIM_Base_Start>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	200000ac 	.word	0x200000ac
 8000d94:	20001b0c 	.word	0x20001b0c
 8000d98:	20001d14 	.word	0x20001d14

08000d9c <brightness_update>:

void brightness_update(void){
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	brightness = (adc_val[0] * 31) / 4095;
 8000da0:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <brightness_update+0x2c>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4613      	mov	r3, r2
 8000da6:	015b      	lsls	r3, r3, #5
 8000da8:	1a9a      	subs	r2, r3, r2
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <brightness_update+0x30>)
 8000dac:	fba3 1302 	umull	r1, r3, r3, r2
 8000db0:	1ad2      	subs	r2, r2, r3
 8000db2:	0852      	lsrs	r2, r2, #1
 8000db4:	4413      	add	r3, r2
 8000db6:	0adb      	lsrs	r3, r3, #11
 8000db8:	4a05      	ldr	r2, [pc, #20]	@ (8000dd0 <brightness_update+0x34>)
 8000dba:	6013      	str	r3, [r2, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200000ac 	.word	0x200000ac
 8000dcc:	00100101 	.word	0x00100101
 8000dd0:	200000a8 	.word	0x200000a8

08000dd4 <spi_update>:
#include "Config.h"

uint8_t spi_led_buffer[BUFFER_SIZE];

void spi_update(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 8000dd8:	2280      	movs	r2, #128	@ 0x80
 8000dda:	4903      	ldr	r1, [pc, #12]	@ (8000de8 <spi_update+0x14>)
 8000ddc:	4803      	ldr	r0, [pc, #12]	@ (8000dec <spi_update+0x18>)
 8000dde:	f004 fa73 	bl	80052c8 <HAL_SPI_Transmit_DMA>
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200000b0 	.word	0x200000b0
 8000dec:	20001c14 	.word	0x20001c14

08000df0 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000df0:	b490      	push	{r4, r7}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4604      	mov	r4, r0
 8000df8:	4608      	mov	r0, r1
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4623      	mov	r3, r4
 8000e00:	80fb      	strh	r3, [r7, #6]
 8000e02:	4603      	mov	r3, r0
 8000e04:	717b      	strb	r3, [r7, #5]
 8000e06:	460b      	mov	r3, r1
 8000e08:	713b      	strb	r3, [r7, #4]
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	2b1d      	cmp	r3, #29
 8000e12:	d81c      	bhi.n	8000e4e <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000e14:	88fb      	ldrh	r3, [r7, #6]
 8000e16:	3301      	adds	r3, #1
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 8000e1c:	7e3b      	ldrb	r3, [r7, #24]
 8000e1e:	f063 031f 	orn	r3, r3, #31
 8000e22:	b2d9      	uxtb	r1, r3
 8000e24:	4a0c      	ldr	r2, [pc, #48]	@ (8000e58 <spi_set_led+0x68>)
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	4413      	add	r3, r2
 8000e2a:	460a      	mov	r2, r1
 8000e2c:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	3301      	adds	r3, #1
 8000e32:	4909      	ldr	r1, [pc, #36]	@ (8000e58 <spi_set_led+0x68>)
 8000e34:	78fa      	ldrb	r2, [r7, #3]
 8000e36:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	4906      	ldr	r1, [pc, #24]	@ (8000e58 <spi_set_led+0x68>)
 8000e3e:	793a      	ldrb	r2, [r7, #4]
 8000e40:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	3303      	adds	r3, #3
 8000e46:	4904      	ldr	r1, [pc, #16]	@ (8000e58 <spi_set_led+0x68>)
 8000e48:	797a      	ldrb	r2, [r7, #5]
 8000e4a:	54ca      	strb	r2, [r1, r3]
 8000e4c:	e000      	b.n	8000e50 <spi_set_led+0x60>
        return; // Out of bounds
 8000e4e:	bf00      	nop
}
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc90      	pop	{r4, r7}
 8000e56:	4770      	bx	lr
 8000e58:	200000b0 	.word	0x200000b0

08000e5c <spi_init_buffer>:

// Hàm này tự chuẩn bị buffer cho dây SPI
void spi_init_buffer(void) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) spi_led_buffer[i] = 0x00;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	e007      	b.n	8000e78 <spi_init_buffer+0x1c>
 8000e68:	4a19      	ldr	r2, [pc, #100]	@ (8000ed0 <spi_init_buffer+0x74>)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	3301      	adds	r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	ddf4      	ble.n	8000e68 <spi_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8000e7e:	237c      	movs	r3, #124	@ 0x7c
 8000e80:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) spi_led_buffer[end_pos + i] = 0xFF;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	e008      	b.n	8000e9a <spi_init_buffer+0x3e>
 8000e88:	683a      	ldr	r2, [r7, #0]
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	4a10      	ldr	r2, [pc, #64]	@ (8000ed0 <spi_init_buffer+0x74>)
 8000e90:	21ff      	movs	r1, #255	@ 0xff
 8000e92:	54d1      	strb	r1, [r2, r3]
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	3301      	adds	r3, #1
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	ddf3      	ble.n	8000e88 <spi_init_buffer+0x2c>

    // Tắt đèn
    for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	e00b      	b.n	8000ebe <spi_init_buffer+0x62>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	b298      	uxth	r0, r3
 8000eaa:	2300      	movs	r3, #0
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	f7ff ff9c 	bl	8000df0 <spi_set_led>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b1d      	cmp	r3, #29
 8000ec2:	ddf0      	ble.n	8000ea6 <spi_init_buffer+0x4a>
}
 8000ec4:	bf00      	nop
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000b0 	.word	0x200000b0

08000ed4 <usart_set_led>:
extern USART_HandleTypeDef husart6;

uint8_t usart_led_buffer[BUFFER_SIZE];

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000ed4:	b490      	push	{r4, r7}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4604      	mov	r4, r0
 8000edc:	4608      	mov	r0, r1
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4623      	mov	r3, r4
 8000ee4:	80fb      	strh	r3, [r7, #6]
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	717b      	strb	r3, [r7, #5]
 8000eea:	460b      	mov	r3, r1
 8000eec:	713b      	strb	r3, [r7, #4]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	2b1d      	cmp	r3, #29
 8000ef6:	d81c      	bhi.n	8000f32 <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	3301      	adds	r3, #1
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0b11100000 | (brightness & 0x1F);
 8000f00:	7e3b      	ldrb	r3, [r7, #24]
 8000f02:	f063 031f 	orn	r3, r3, #31
 8000f06:	b2d9      	uxtb	r1, r3
 8000f08:	4a0c      	ldr	r2, [pc, #48]	@ (8000f3c <usart_set_led+0x68>)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	460a      	mov	r2, r1
 8000f10:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	3301      	adds	r3, #1
 8000f16:	4909      	ldr	r1, [pc, #36]	@ (8000f3c <usart_set_led+0x68>)
 8000f18:	78fa      	ldrb	r2, [r7, #3]
 8000f1a:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	3302      	adds	r3, #2
 8000f20:	4906      	ldr	r1, [pc, #24]	@ (8000f3c <usart_set_led+0x68>)
 8000f22:	793a      	ldrb	r2, [r7, #4]
 8000f24:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	3303      	adds	r3, #3
 8000f2a:	4904      	ldr	r1, [pc, #16]	@ (8000f3c <usart_set_led+0x68>)
 8000f2c:	797a      	ldrb	r2, [r7, #5]
 8000f2e:	54ca      	strb	r2, [r1, r3]
 8000f30:	e000      	b.n	8000f34 <usart_set_led+0x60>
        return;
 8000f32:	bf00      	nop
}
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc90      	pop	{r4, r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	20000130 	.word	0x20000130

08000f40 <usart_update>:

void usart_update(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 8000f44:	bf00      	nop
 8000f46:	4806      	ldr	r0, [pc, #24]	@ (8000f60 <usart_update+0x20>)
 8000f48:	f006 f9cc 	bl	80072e4 <HAL_USART_GetState>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b12      	cmp	r3, #18
 8000f50:	d0f9      	beq.n	8000f46 <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 8000f52:	2280      	movs	r2, #128	@ 0x80
 8000f54:	4903      	ldr	r1, [pc, #12]	@ (8000f64 <usart_update+0x24>)
 8000f56:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <usart_update+0x20>)
 8000f58:	f005 fff4 	bl	8006f44 <HAL_USART_Transmit_DMA>
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20001da4 	.word	0x20001da4
 8000f64:	20000130 	.word	0x20000130

08000f68 <usart_init_buffer>:

void usart_init_buffer(void) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) usart_led_buffer[i] = 0x00;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	e007      	b.n	8000f84 <usart_init_buffer+0x1c>
 8000f74:	4a19      	ldr	r2, [pc, #100]	@ (8000fdc <usart_init_buffer+0x74>)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4413      	add	r3, r2
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3301      	adds	r3, #1
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	ddf4      	ble.n	8000f74 <usart_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8000f8a:	237c      	movs	r3, #124	@ 0x7c
 8000f8c:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) usart_led_buffer[end_pos + i] = 0xFF;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	e008      	b.n	8000fa6 <usart_init_buffer+0x3e>
 8000f94:	683a      	ldr	r2, [r7, #0]
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a10      	ldr	r2, [pc, #64]	@ (8000fdc <usart_init_buffer+0x74>)
 8000f9c:	21ff      	movs	r1, #255	@ 0xff
 8000f9e:	54d1      	strb	r1, [r2, r3]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	2b03      	cmp	r3, #3
 8000faa:	ddf3      	ble.n	8000f94 <usart_init_buffer+0x2c>

    for(int i=0; i<NUM_LEDS; i++) usart_set_led(i, 0,0,0,0);
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	e00b      	b.n	8000fca <usart_init_buffer+0x62>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	b298      	uxth	r0, r3
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	f7ff ff88 	bl	8000ed4 <usart_set_led>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2b1d      	cmp	r3, #29
 8000fce:	ddf0      	ble.n	8000fb2 <usart_init_buffer+0x4a>
}
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	20000130 	.word	0x20000130

08000fe0 <update_all_strips>:
uint8_t buffer_r[NUM_LEDS];
uint8_t buffer_g[NUM_LEDS];
uint8_t buffer_b[NUM_LEDS];

// Hàm cập nhật dữ liệu ra cả 2 cổng
void update_all_strips(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
    spi_update();
 8000fe4:	f7ff fef6 	bl	8000dd4 <spi_update>
    usart_update();
 8000fe8:	f7ff ffaa 	bl	8000f40 <usart_update>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <led_init>:

void led_init()
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	spi_init_buffer();
 8000ff4:	f7ff ff32 	bl	8000e5c <spi_init_buffer>
	usart_init_buffer();
 8000ff8:	f7ff ffb6 	bl	8000f68 <usart_init_buffer>
	update_all_strips();
 8000ffc:	f7ff fff0 	bl	8000fe0 <update_all_strips>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <hsv_to_rgb>:
    spi_set_led(index, r, g, b, bright);
    usart_set_led(index, r, g, b, bright);
}

// --- HÀM CHUYỂN ĐỔI MÀU (HSV -> RGB) ---
void hsv_to_rgb(uint16_t h, uint8_t s, uint8_t v, uint8_t *r, uint8_t *g, uint8_t *b) {
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	4603      	mov	r3, r0
 800100e:	80fb      	strh	r3, [r7, #6]
 8001010:	460b      	mov	r3, r1
 8001012:	717b      	strb	r3, [r7, #5]
 8001014:	4613      	mov	r3, r2
 8001016:	713b      	strb	r3, [r7, #4]
    uint8_t f = (h % 60) * 255 / 60;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	4b5b      	ldr	r3, [pc, #364]	@ (8001188 <hsv_to_rgb+0x184>)
 800101c:	fba3 1302 	umull	r1, r3, r3, r2
 8001020:	0959      	lsrs	r1, r3, #5
 8001022:	460b      	mov	r3, r1
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	1a5b      	subs	r3, r3, r1
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	b29b      	uxth	r3, r3
 800102e:	461a      	mov	r2, r3
 8001030:	4613      	mov	r3, r2
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	1a9b      	subs	r3, r3, r2
 8001036:	4a54      	ldr	r2, [pc, #336]	@ (8001188 <hsv_to_rgb+0x184>)
 8001038:	fb82 1203 	smull	r1, r2, r2, r3
 800103c:	441a      	add	r2, r3
 800103e:	1152      	asrs	r2, r2, #5
 8001040:	17db      	asrs	r3, r3, #31
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	73fb      	strb	r3, [r7, #15]
    uint8_t p = (255 - s) * (uint16_t)v / 255;
 8001046:	797b      	ldrb	r3, [r7, #5]
 8001048:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800104c:	793a      	ldrb	r2, [r7, #4]
 800104e:	fb02 f303 	mul.w	r3, r2, r3
 8001052:	4a4e      	ldr	r2, [pc, #312]	@ (800118c <hsv_to_rgb+0x188>)
 8001054:	fb82 1203 	smull	r1, r2, r2, r3
 8001058:	441a      	add	r2, r3
 800105a:	11d2      	asrs	r2, r2, #7
 800105c:	17db      	asrs	r3, r3, #31
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	73bb      	strb	r3, [r7, #14]
    uint8_t q = (255 - f * s / 255) * (uint16_t)v / 255;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	797a      	ldrb	r2, [r7, #5]
 8001066:	fb02 f303 	mul.w	r3, r2, r3
 800106a:	4a48      	ldr	r2, [pc, #288]	@ (800118c <hsv_to_rgb+0x188>)
 800106c:	fb82 1203 	smull	r1, r2, r2, r3
 8001070:	441a      	add	r2, r3
 8001072:	11d2      	asrs	r2, r2, #7
 8001074:	17db      	asrs	r3, r3, #31
 8001076:	1a9b      	subs	r3, r3, r2
 8001078:	33ff      	adds	r3, #255	@ 0xff
 800107a:	793a      	ldrb	r2, [r7, #4]
 800107c:	fb02 f303 	mul.w	r3, r2, r3
 8001080:	4a42      	ldr	r2, [pc, #264]	@ (800118c <hsv_to_rgb+0x188>)
 8001082:	fb82 1203 	smull	r1, r2, r2, r3
 8001086:	441a      	add	r2, r3
 8001088:	11d2      	asrs	r2, r2, #7
 800108a:	17db      	asrs	r3, r3, #31
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	737b      	strb	r3, [r7, #13]
    uint8_t t = (255 - (255 - f) * s / 255) * (uint16_t)v / 255;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001096:	797a      	ldrb	r2, [r7, #5]
 8001098:	fb02 f303 	mul.w	r3, r2, r3
 800109c:	4a3b      	ldr	r2, [pc, #236]	@ (800118c <hsv_to_rgb+0x188>)
 800109e:	fb82 1203 	smull	r1, r2, r2, r3
 80010a2:	441a      	add	r2, r3
 80010a4:	11d2      	asrs	r2, r2, #7
 80010a6:	17db      	asrs	r3, r3, #31
 80010a8:	1a9b      	subs	r3, r3, r2
 80010aa:	33ff      	adds	r3, #255	@ 0xff
 80010ac:	793a      	ldrb	r2, [r7, #4]
 80010ae:	fb02 f303 	mul.w	r3, r2, r3
 80010b2:	4a36      	ldr	r2, [pc, #216]	@ (800118c <hsv_to_rgb+0x188>)
 80010b4:	fb82 1203 	smull	r1, r2, r2, r3
 80010b8:	441a      	add	r2, r3
 80010ba:	11d2      	asrs	r2, r2, #7
 80010bc:	17db      	asrs	r3, r3, #31
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	733b      	strb	r3, [r7, #12]

    switch ((h / 60) % 6) {
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	4a30      	ldr	r2, [pc, #192]	@ (8001188 <hsv_to_rgb+0x184>)
 80010c6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ca:	095b      	lsrs	r3, r3, #5
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	4b30      	ldr	r3, [pc, #192]	@ (8001190 <hsv_to_rgb+0x18c>)
 80010d0:	fba3 1302 	umull	r1, r3, r3, r2
 80010d4:	0899      	lsrs	r1, r3, #2
 80010d6:	460b      	mov	r3, r1
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	440b      	add	r3, r1
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	2b05      	cmp	r3, #5
 80010e4:	d84a      	bhi.n	800117c <hsv_to_rgb+0x178>
 80010e6:	a201      	add	r2, pc, #4	@ (adr r2, 80010ec <hsv_to_rgb+0xe8>)
 80010e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ec:	08001105 	.word	0x08001105
 80010f0:	08001119 	.word	0x08001119
 80010f4:	0800112d 	.word	0x0800112d
 80010f8:	08001141 	.word	0x08001141
 80010fc:	08001155 	.word	0x08001155
 8001100:	08001169 	.word	0x08001169
        case 0: *r = v; *g = t; *b = p; break;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	793a      	ldrb	r2, [r7, #4]
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	7b3a      	ldrb	r2, [r7, #12]
 800110e:	701a      	strb	r2, [r3, #0]
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	7bba      	ldrb	r2, [r7, #14]
 8001114:	701a      	strb	r2, [r3, #0]
 8001116:	e031      	b.n	800117c <hsv_to_rgb+0x178>
        case 1: *r = q; *g = v; *b = p; break;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	7b7a      	ldrb	r2, [r7, #13]
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	793a      	ldrb	r2, [r7, #4]
 8001122:	701a      	strb	r2, [r3, #0]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	7bba      	ldrb	r2, [r7, #14]
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	e027      	b.n	800117c <hsv_to_rgb+0x178>
        case 2: *r = p; *g = v; *b = t; break;
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	7bba      	ldrb	r2, [r7, #14]
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	793a      	ldrb	r2, [r7, #4]
 8001136:	701a      	strb	r2, [r3, #0]
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	7b3a      	ldrb	r2, [r7, #12]
 800113c:	701a      	strb	r2, [r3, #0]
 800113e:	e01d      	b.n	800117c <hsv_to_rgb+0x178>
        case 3: *r = p; *g = q; *b = v; break;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	7bba      	ldrb	r2, [r7, #14]
 8001144:	701a      	strb	r2, [r3, #0]
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	7b7a      	ldrb	r2, [r7, #13]
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	793a      	ldrb	r2, [r7, #4]
 8001150:	701a      	strb	r2, [r3, #0]
 8001152:	e013      	b.n	800117c <hsv_to_rgb+0x178>
        case 4: *r = t; *g = p; *b = v; break;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	7b3a      	ldrb	r2, [r7, #12]
 8001158:	701a      	strb	r2, [r3, #0]
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	7bba      	ldrb	r2, [r7, #14]
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	793a      	ldrb	r2, [r7, #4]
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	e009      	b.n	800117c <hsv_to_rgb+0x178>
        case 5: *r = v; *g = p; *b = q; break;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	793a      	ldrb	r2, [r7, #4]
 800116c:	701a      	strb	r2, [r3, #0]
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	7bba      	ldrb	r2, [r7, #14]
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	7b7a      	ldrb	r2, [r7, #13]
 8001178:	701a      	strb	r2, [r3, #0]
 800117a:	bf00      	nop
    }
}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	88888889 	.word	0x88888889
 800118c:	80808081 	.word	0x80808081
 8001190:	aaaaaaab 	.word	0xaaaaaaab

08001194 <effect_vu_meter_smart>:
    hue += 60;
    if (hue >= 360) hue = 0;
}

// --- 1. VU METER SMART ---
void effect_vu_meter_smart(float vol, float hz) {
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b08b      	sub	sp, #44	@ 0x2c
 8001198:	af02      	add	r7, sp, #8
 800119a:	ed87 0a01 	vstr	s0, [r7, #4]
 800119e:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 80011a2:	f002 f837 	bl	8003214 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	4b48      	ldr	r3, [pc, #288]	@ (80012cc <effect_vu_meter_smart+0x138>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b09      	cmp	r3, #9
 80011b0:	f240 8087 	bls.w	80012c2 <effect_vu_meter_smart+0x12e>
    last_tick = HAL_GetTick();
 80011b4:	f002 f82e 	bl	8003214 <HAL_GetTick>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4a44      	ldr	r2, [pc, #272]	@ (80012cc <effect_vu_meter_smart+0x138>)
 80011bc:	6013      	str	r3, [r2, #0]

    int num_lit = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 80011be:	ed97 7a01 	vldr	s14, [r7, #4]
 80011c2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80012d0 <effect_vu_meter_smart+0x13c>
 80011c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ca:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80011ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011d6:	ee17 3a90 	vmov	r3, s15
 80011da:	61fb      	str	r3, [r7, #28]
    if (num_lit > NUM_LEDS) num_lit = NUM_LEDS;
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	2b1e      	cmp	r3, #30
 80011e0:	dd01      	ble.n	80011e6 <effect_vu_meter_smart+0x52>
 80011e2:	231e      	movs	r3, #30
 80011e4:	61fb      	str	r3, [r7, #28]

    uint16_t base_hue = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	837b      	strh	r3, [r7, #26]
    if (hz < 500.0f) base_hue = 0;        // Bass: Đỏ
 80011ea:	edd7 7a00 	vldr	s15, [r7]
 80011ee:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80012d4 <effect_vu_meter_smart+0x140>
 80011f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	d502      	bpl.n	8001202 <effect_vu_meter_smart+0x6e>
 80011fc:	2300      	movs	r3, #0
 80011fe:	837b      	strh	r3, [r7, #26]
 8001200:	e019      	b.n	8001236 <effect_vu_meter_smart+0xa2>
    else if (hz < 2000.0f) base_hue = 30; // Mid: Cam
 8001202:	edd7 7a00 	vldr	s15, [r7]
 8001206:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80012d8 <effect_vu_meter_smart+0x144>
 800120a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001212:	d502      	bpl.n	800121a <effect_vu_meter_smart+0x86>
 8001214:	231e      	movs	r3, #30
 8001216:	837b      	strh	r3, [r7, #26]
 8001218:	e00d      	b.n	8001236 <effect_vu_meter_smart+0xa2>
    else if (hz < 5000.0f) base_hue = 120;// High: Xanh lá
 800121a:	edd7 7a00 	vldr	s15, [r7]
 800121e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80012dc <effect_vu_meter_smart+0x148>
 8001222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122a:	d502      	bpl.n	8001232 <effect_vu_meter_smart+0x9e>
 800122c:	2378      	movs	r3, #120	@ 0x78
 800122e:	837b      	strh	r3, [r7, #26]
 8001230:	e001      	b.n	8001236 <effect_vu_meter_smart+0xa2>
    else base_hue = 200;                  // Treble: Xanh dương
 8001232:	23c8      	movs	r3, #200	@ 0xc8
 8001234:	837b      	strh	r3, [r7, #26]

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	e03c      	b.n	80012b6 <effect_vu_meter_smart+0x122>
        if (i < num_lit) {
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	429a      	cmp	r2, r3
 8001242:	da2c      	bge.n	800129e <effect_vu_meter_smart+0x10a>
            uint16_t pixel_hue = (base_hue + (i * 2)) % 360;
 8001244:	8b7a      	ldrh	r2, [r7, #26]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	4413      	add	r3, r2
 800124c:	4a24      	ldr	r2, [pc, #144]	@ (80012e0 <effect_vu_meter_smart+0x14c>)
 800124e:	fb82 1203 	smull	r1, r2, r2, r3
 8001252:	441a      	add	r2, r3
 8001254:	1211      	asrs	r1, r2, #8
 8001256:	17da      	asrs	r2, r3, #31
 8001258:	1a8a      	subs	r2, r1, r2
 800125a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800125e:	fb01 f202 	mul.w	r2, r1, r2
 8001262:	1a9a      	subs	r2, r3, r2
 8001264:	4613      	mov	r3, r2
 8001266:	827b      	strh	r3, [r7, #18]
            hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001268:	f107 0211 	add.w	r2, r7, #17
 800126c:	8a78      	ldrh	r0, [r7, #18]
 800126e:	f107 030f 	add.w	r3, r7, #15
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	4613      	mov	r3, r2
 800127c:	22ff      	movs	r2, #255	@ 0xff
 800127e:	21ff      	movs	r1, #255	@ 0xff
 8001280:	f7ff fec0 	bl	8001004 <hsv_to_rgb>
            spi_set_led(i, r, g, b, brightness);
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	b298      	uxth	r0, r3
 8001288:	7c79      	ldrb	r1, [r7, #17]
 800128a:	7c3a      	ldrb	r2, [r7, #16]
 800128c:	7bfc      	ldrb	r4, [r7, #15]
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <effect_vu_meter_smart+0x150>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	4623      	mov	r3, r4
 8001298:	f7ff fdaa 	bl	8000df0 <spi_set_led>
 800129c:	e008      	b.n	80012b0 <effect_vu_meter_smart+0x11c>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	b298      	uxth	r0, r3
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2300      	movs	r3, #0
 80012a8:	2200      	movs	r2, #0
 80012aa:	2100      	movs	r1, #0
 80012ac:	f7ff fda0 	bl	8000df0 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	3301      	adds	r3, #1
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2b1d      	cmp	r3, #29
 80012ba:	ddbf      	ble.n	800123c <effect_vu_meter_smart+0xa8>
        }
    }
    spi_update();
 80012bc:	f7ff fd8a 	bl	8000dd4 <spi_update>
 80012c0:	e000      	b.n	80012c4 <effect_vu_meter_smart+0x130>
    if (HAL_GetTick() - last_tick < 10) return;
 80012c2:	bf00      	nop
}
 80012c4:	3724      	adds	r7, #36	@ 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd90      	pop	{r4, r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20001e48 	.word	0x20001e48
 80012d0:	461c4000 	.word	0x461c4000
 80012d4:	43fa0000 	.word	0x43fa0000
 80012d8:	44fa0000 	.word	0x44fa0000
 80012dc:	459c4000 	.word	0x459c4000
 80012e0:	b60b60b7 	.word	0xb60b60b7
 80012e4:	200000a8 	.word	0x200000a8

080012e8 <effect_freq_color>:

// --- 2. FREQUENCY COLOR ---
void effect_freq_color(float vol, float hz) {
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b08b      	sub	sp, #44	@ 0x2c
 80012ec:	af02      	add	r7, sp, #8
 80012ee:	ed87 0a01 	vstr	s0, [r7, #4]
 80012f2:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 80012f6:	f001 ff8d 	bl	8003214 <HAL_GetTick>
 80012fa:	4602      	mov	r2, r0
 80012fc:	4b52      	ldr	r3, [pc, #328]	@ (8001448 <effect_freq_color+0x160>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b0e      	cmp	r3, #14
 8001304:	f240 809c 	bls.w	8001440 <effect_freq_color+0x158>
    last_tick = HAL_GetTick();
 8001308:	f001 ff84 	bl	8003214 <HAL_GetTick>
 800130c:	4603      	mov	r3, r0
 800130e:	4a4e      	ldr	r2, [pc, #312]	@ (8001448 <effect_freq_color+0x160>)
 8001310:	6013      	str	r3, [r2, #0]

    uint8_t r = 0, g = 0, b = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	77fb      	strb	r3, [r7, #31]
 8001316:	2300      	movs	r3, #0
 8001318:	77bb      	strb	r3, [r7, #30]
 800131a:	2300      	movs	r3, #0
 800131c:	777b      	strb	r3, [r7, #29]
    // Ngưỡng lọc nhiễu 100.0f
    if (vol > 100.0f) {
 800131e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001322:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800144c <effect_freq_color+0x164>
 8001326:	eef4 7ac7 	vcmpe.f32	s15, s14
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	dd72      	ble.n	8001416 <effect_freq_color+0x12e>
        if (hz < 300.0f)       { r = 255; g = 0;   b = 0; }
 8001330:	edd7 7a00 	vldr	s15, [r7]
 8001334:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001450 <effect_freq_color+0x168>
 8001338:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001340:	d506      	bpl.n	8001350 <effect_freq_color+0x68>
 8001342:	23ff      	movs	r3, #255	@ 0xff
 8001344:	77fb      	strb	r3, [r7, #31]
 8001346:	2300      	movs	r3, #0
 8001348:	77bb      	strb	r3, [r7, #30]
 800134a:	2300      	movs	r3, #0
 800134c:	777b      	strb	r3, [r7, #29]
 800134e:	e025      	b.n	800139c <effect_freq_color+0xb4>
        else if (hz < 1000.0f) { r = 255; g = 100; b = 0; }
 8001350:	edd7 7a00 	vldr	s15, [r7]
 8001354:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001454 <effect_freq_color+0x16c>
 8001358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	d506      	bpl.n	8001370 <effect_freq_color+0x88>
 8001362:	23ff      	movs	r3, #255	@ 0xff
 8001364:	77fb      	strb	r3, [r7, #31]
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	77bb      	strb	r3, [r7, #30]
 800136a:	2300      	movs	r3, #0
 800136c:	777b      	strb	r3, [r7, #29]
 800136e:	e015      	b.n	800139c <effect_freq_color+0xb4>
        else if (hz < 3000.0f) { r = 0;   g = 255; b = 0; }
 8001370:	edd7 7a00 	vldr	s15, [r7]
 8001374:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001458 <effect_freq_color+0x170>
 8001378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800137c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001380:	d506      	bpl.n	8001390 <effect_freq_color+0xa8>
 8001382:	2300      	movs	r3, #0
 8001384:	77fb      	strb	r3, [r7, #31]
 8001386:	23ff      	movs	r3, #255	@ 0xff
 8001388:	77bb      	strb	r3, [r7, #30]
 800138a:	2300      	movs	r3, #0
 800138c:	777b      	strb	r3, [r7, #29]
 800138e:	e005      	b.n	800139c <effect_freq_color+0xb4>
        else                   { r = 0;   g = 0;   b = 255; }
 8001390:	2300      	movs	r3, #0
 8001392:	77fb      	strb	r3, [r7, #31]
 8001394:	2300      	movs	r3, #0
 8001396:	77bb      	strb	r3, [r7, #30]
 8001398:	23ff      	movs	r3, #255	@ 0xff
 800139a:	777b      	strb	r3, [r7, #29]

        int width = (int)((vol / TARGET_MAX_VAL) * (NUM_LEDS / 2));
 800139c:	ed97 7a01 	vldr	s14, [r7, #4]
 80013a0:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800145c <effect_freq_color+0x174>
 80013a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a8:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80013ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b4:	ee17 3a90 	vmov	r3, s15
 80013b8:	613b      	str	r3, [r7, #16]
        int center = NUM_LEDS / 2;
 80013ba:	230f      	movs	r3, #15
 80013bc:	60fb      	str	r3, [r7, #12]

        for (int i = 0; i < NUM_LEDS; i++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
 80013c2:	e024      	b.n	800140e <effect_freq_color+0x126>
            if (i >= center - width && i <= center + width)
 80013c4:	68fa      	ldr	r2, [r7, #12]
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	db12      	blt.n	80013f6 <effect_freq_color+0x10e>
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4413      	add	r3, r2
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	429a      	cmp	r2, r3
 80013da:	dc0c      	bgt.n	80013f6 <effect_freq_color+0x10e>
                spi_set_led(i, r, g, b, brightness);
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	b298      	uxth	r0, r3
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <effect_freq_color+0x178>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	7f7c      	ldrb	r4, [r7, #29]
 80013e8:	7fba      	ldrb	r2, [r7, #30]
 80013ea:	7ff9      	ldrb	r1, [r7, #31]
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	4623      	mov	r3, r4
 80013f0:	f7ff fcfe 	bl	8000df0 <spi_set_led>
 80013f4:	e008      	b.n	8001408 <effect_freq_color+0x120>
            else
                spi_set_led(i, 0, 0, 0, 0);
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	b298      	uxth	r0, r3
 80013fa:	2300      	movs	r3, #0
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2300      	movs	r3, #0
 8001400:	2200      	movs	r2, #0
 8001402:	2100      	movs	r1, #0
 8001404:	f7ff fcf4 	bl	8000df0 <spi_set_led>
        for (int i = 0; i < NUM_LEDS; i++) {
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	3301      	adds	r3, #1
 800140c:	61bb      	str	r3, [r7, #24]
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	2b1d      	cmp	r3, #29
 8001412:	ddd7      	ble.n	80013c4 <effect_freq_color+0xdc>
 8001414:	e011      	b.n	800143a <effect_freq_color+0x152>
        }
    } else {
        for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	e00b      	b.n	8001434 <effect_freq_color+0x14c>
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	b298      	uxth	r0, r3
 8001420:	2300      	movs	r3, #0
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	2300      	movs	r3, #0
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	f7ff fce1 	bl	8000df0 <spi_set_led>
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	3301      	adds	r3, #1
 8001432:	617b      	str	r3, [r7, #20]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	2b1d      	cmp	r3, #29
 8001438:	ddf0      	ble.n	800141c <effect_freq_color+0x134>
    }
    spi_update();
 800143a:	f7ff fccb 	bl	8000dd4 <spi_update>
 800143e:	e000      	b.n	8001442 <effect_freq_color+0x15a>
    if (HAL_GetTick() - last_tick < 15) return;
 8001440:	bf00      	nop
}
 8001442:	3724      	adds	r7, #36	@ 0x24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}
 8001448:	20001e4c 	.word	0x20001e4c
 800144c:	42c80000 	.word	0x42c80000
 8001450:	43960000 	.word	0x43960000
 8001454:	447a0000 	.word	0x447a0000
 8001458:	453b8000 	.word	0x453b8000
 800145c:	461c4000 	.word	0x461c4000
 8001460:	200000a8 	.word	0x200000a8

08001464 <effect_rainbow_pulse>:

// --- 3. RAINBOW PULSE ---
void effect_rainbow_pulse(float vol) {
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af02      	add	r7, sp, #8
 800146a:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 800146e:	f001 fed1 	bl	8003214 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	4b39      	ldr	r3, [pc, #228]	@ (800155c <effect_rainbow_pulse+0xf8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b13      	cmp	r3, #19
 800147c:	d969      	bls.n	8001552 <effect_rainbow_pulse+0xee>
    last_tick = HAL_GetTick();
 800147e:	f001 fec9 	bl	8003214 <HAL_GetTick>
 8001482:	4603      	mov	r3, r0
 8001484:	4a35      	ldr	r2, [pc, #212]	@ (800155c <effect_rainbow_pulse+0xf8>)
 8001486:	6013      	str	r3, [r2, #0]

    rainbow_hue += 2;
 8001488:	4b35      	ldr	r3, [pc, #212]	@ (8001560 <effect_rainbow_pulse+0xfc>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	3302      	adds	r3, #2
 800148e:	b29a      	uxth	r2, r3
 8001490:	4b33      	ldr	r3, [pc, #204]	@ (8001560 <effect_rainbow_pulse+0xfc>)
 8001492:	801a      	strh	r2, [r3, #0]
    if (rainbow_hue >= 360) rainbow_hue = 0;
 8001494:	4b32      	ldr	r3, [pc, #200]	@ (8001560 <effect_rainbow_pulse+0xfc>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800149c:	d302      	bcc.n	80014a4 <effect_rainbow_pulse+0x40>
 800149e:	4b30      	ldr	r3, [pc, #192]	@ (8001560 <effect_rainbow_pulse+0xfc>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	801a      	strh	r2, [r3, #0]

    // Map volume to dynamic brightness (ít nhất là 1, tối đa là brightness)
    uint8_t dyn_bright = (uint8_t)((vol / TARGET_MAX_VAL) * brightness);
 80014a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a8:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001564 <effect_rainbow_pulse+0x100>
 80014ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001568 <effect_rainbow_pulse+0x104>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014c4:	edc7 7a00 	vstr	s15, [r7]
 80014c8:	783b      	ldrb	r3, [r7, #0]
 80014ca:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright > brightness) dyn_bright = brightness;
 80014cc:	7dfa      	ldrb	r2, [r7, #23]
 80014ce:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <effect_rainbow_pulse+0x104>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d902      	bls.n	80014dc <effect_rainbow_pulse+0x78>
 80014d6:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <effect_rainbow_pulse+0x104>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright < 0) dyn_bright = 0;

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	e031      	b.n	8001546 <effect_rainbow_pulse+0xe2>
        uint16_t pixel_hue = (rainbow_hue + (i * 360 / NUM_LEDS)) % 360;
 80014e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001560 <effect_rainbow_pulse+0xfc>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	4619      	mov	r1, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4613      	mov	r3, r2
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	4413      	add	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	440b      	add	r3, r1
 80014f4:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <effect_rainbow_pulse+0x108>)
 80014f6:	fb82 1203 	smull	r1, r2, r2, r3
 80014fa:	441a      	add	r2, r3
 80014fc:	1211      	asrs	r1, r2, #8
 80014fe:	17da      	asrs	r2, r3, #31
 8001500:	1a8a      	subs	r2, r1, r2
 8001502:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001506:	fb01 f202 	mul.w	r2, r1, r2
 800150a:	1a9a      	subs	r2, r3, r2
 800150c:	4613      	mov	r3, r2
 800150e:	81fb      	strh	r3, [r7, #14]
        hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001510:	f107 020d 	add.w	r2, r7, #13
 8001514:	89f8      	ldrh	r0, [r7, #14]
 8001516:	f107 030b 	add.w	r3, r7, #11
 800151a:	9301      	str	r3, [sp, #4]
 800151c:	f107 030c 	add.w	r3, r7, #12
 8001520:	9300      	str	r3, [sp, #0]
 8001522:	4613      	mov	r3, r2
 8001524:	22ff      	movs	r2, #255	@ 0xff
 8001526:	21ff      	movs	r1, #255	@ 0xff
 8001528:	f7ff fd6c 	bl	8001004 <hsv_to_rgb>
        spi_set_led(i, r, g, b, dyn_bright);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	b298      	uxth	r0, r3
 8001530:	7b79      	ldrb	r1, [r7, #13]
 8001532:	7b3a      	ldrb	r2, [r7, #12]
 8001534:	7afc      	ldrb	r4, [r7, #11]
 8001536:	7dfb      	ldrb	r3, [r7, #23]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	4623      	mov	r3, r4
 800153c:	f7ff fc58 	bl	8000df0 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	3301      	adds	r3, #1
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	2b1d      	cmp	r3, #29
 800154a:	ddca      	ble.n	80014e2 <effect_rainbow_pulse+0x7e>
    }
    spi_update();
 800154c:	f7ff fc42 	bl	8000dd4 <spi_update>
 8001550:	e000      	b.n	8001554 <effect_rainbow_pulse+0xf0>
    if (HAL_GetTick() - last_tick < 20) return;
 8001552:	bf00      	nop
}
 8001554:	371c      	adds	r7, #28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd90      	pop	{r4, r7, pc}
 800155a:	bf00      	nop
 800155c:	20001e50 	.word	0x20001e50
 8001560:	200001b4 	.word	0x200001b4
 8001564:	461c4000 	.word	0x461c4000
 8001568:	200000a8 	.word	0x200000a8
 800156c:	b60b60b7 	.word	0xb60b60b7

08001570 <effect_music_rain>:

// --- 4. MUSIC RAIN SPARKLE ---
void effect_music_rain(float vol, float hz) {
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b08d      	sub	sp, #52	@ 0x34
 8001574:	af02      	add	r7, sp, #8
 8001576:	ed87 0a01 	vstr	s0, [r7, #4]
 800157a:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 800157e:	f001 fe49 	bl	8003214 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	4b70      	ldr	r3, [pc, #448]	@ (8001748 <effect_music_rain+0x1d8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b0e      	cmp	r3, #14
 800158c:	f240 80d2 	bls.w	8001734 <effect_music_rain+0x1c4>
    last_tick = HAL_GetTick();
 8001590:	f001 fe40 	bl	8003214 <HAL_GetTick>
 8001594:	4603      	mov	r3, r0
 8001596:	4a6c      	ldr	r2, [pc, #432]	@ (8001748 <effect_music_rain+0x1d8>)
 8001598:	6013      	str	r3, [r2, #0]

    int fade_speed = 10;
 800159a:	230a      	movs	r3, #10
 800159c:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < NUM_LEDS; i++) {
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80015a2:	e01d      	b.n	80015e0 <effect_music_rain+0x70>
        if (rain_vals[i] > fade_speed) rain_vals[i] -= fade_speed;
 80015a4:	4a69      	ldr	r2, [pc, #420]	@ (800174c <effect_music_rain+0x1dc>)
 80015a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a8:	4413      	add	r3, r2
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	4293      	cmp	r3, r2
 80015b2:	da0d      	bge.n	80015d0 <effect_music_rain+0x60>
 80015b4:	4a65      	ldr	r2, [pc, #404]	@ (800174c <effect_music_rain+0x1dc>)
 80015b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b8:	4413      	add	r3, r2
 80015ba:	781a      	ldrb	r2, [r3, #0]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	b2d9      	uxtb	r1, r3
 80015c4:	4a61      	ldr	r2, [pc, #388]	@ (800174c <effect_music_rain+0x1dc>)
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	4413      	add	r3, r2
 80015ca:	460a      	mov	r2, r1
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	e004      	b.n	80015da <effect_music_rain+0x6a>
        else rain_vals[i] = 0;
 80015d0:	4a5e      	ldr	r2, [pc, #376]	@ (800174c <effect_music_rain+0x1dc>)
 80015d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d4:	4413      	add	r3, r2
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	3301      	adds	r3, #1
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
 80015e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e2:	2b1d      	cmp	r3, #29
 80015e4:	ddde      	ble.n	80015a4 <effect_music_rain+0x34>
    }

    int drops_to_spawn = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	623b      	str	r3, [r7, #32]
    if (vol > 100.0f) drops_to_spawn = (int)((vol / TARGET_MAX_VAL) * 5); // Giảm hệ số spawn xuống chút cho đỡ rối
 80015ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80015ee:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001750 <effect_music_rain+0x1e0>
 80015f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fa:	dd0e      	ble.n	800161a <effect_music_rain+0xaa>
 80015fc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001600:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8001754 <effect_music_rain+0x1e4>
 8001604:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001608:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800160c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001610:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001614:	ee17 3a90 	vmov	r3, s15
 8001618:	623b      	str	r3, [r7, #32]
    if (drops_to_spawn > NUM_LEDS / 4) drops_to_spawn = NUM_LEDS / 4;
 800161a:	6a3b      	ldr	r3, [r7, #32]
 800161c:	2b07      	cmp	r3, #7
 800161e:	dd01      	ble.n	8001624 <effect_music_rain+0xb4>
 8001620:	2307      	movs	r3, #7
 8001622:	623b      	str	r3, [r7, #32]

    uint16_t current_hue = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	83fb      	strh	r3, [r7, #30]
    if (hz > 0) current_hue = (uint16_t)((hz / 4000.0) * 300);
 8001628:	edd7 7a00 	vldr	s15, [r7]
 800162c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	dd18      	ble.n	8001668 <effect_music_rain+0xf8>
 8001636:	6838      	ldr	r0, [r7, #0]
 8001638:	f7fe ff7e 	bl	8000538 <__aeabi_f2d>
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b45      	ldr	r3, [pc, #276]	@ (8001758 <effect_music_rain+0x1e8>)
 8001642:	f7ff f8fb 	bl	800083c <__aeabi_ddiv>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	a33c      	add	r3, pc, #240	@ (adr r3, 8001740 <effect_music_rain+0x1d0>)
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	f7fe ffc8 	bl	80005e8 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	f7ff f9d4 	bl	8000a0c <__aeabi_d2uiz>
 8001664:	4603      	mov	r3, r0
 8001666:	83fb      	strh	r3, [r7, #30]

    for (int k = 0; k < drops_to_spawn; k++) {
 8001668:	2300      	movs	r3, #0
 800166a:	61bb      	str	r3, [r7, #24]
 800166c:	e022      	b.n	80016b4 <effect_music_rain+0x144>
        int pos = rand() % NUM_LEDS;
 800166e:	f007 fd1b 	bl	80090a8 <rand>
 8001672:	4602      	mov	r2, r0
 8001674:	4b39      	ldr	r3, [pc, #228]	@ (800175c <effect_music_rain+0x1ec>)
 8001676:	fb83 1302 	smull	r1, r3, r3, r2
 800167a:	4413      	add	r3, r2
 800167c:	1119      	asrs	r1, r3, #4
 800167e:	17d3      	asrs	r3, r2, #31
 8001680:	1ac9      	subs	r1, r1, r3
 8001682:	460b      	mov	r3, r1
 8001684:	011b      	lsls	r3, r3, #4
 8001686:	1a5b      	subs	r3, r3, r1
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	60fb      	str	r3, [r7, #12]
        if (rain_vals[pos] < 50) {
 800168e:	4a2f      	ldr	r2, [pc, #188]	@ (800174c <effect_music_rain+0x1dc>)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4413      	add	r3, r2
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b31      	cmp	r3, #49	@ 0x31
 8001698:	d809      	bhi.n	80016ae <effect_music_rain+0x13e>
            rain_hues[pos] = current_hue;
 800169a:	4931      	ldr	r1, [pc, #196]	@ (8001760 <effect_music_rain+0x1f0>)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	8bfa      	ldrh	r2, [r7, #30]
 80016a0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            rain_vals[pos] = 255;
 80016a4:	4a29      	ldr	r2, [pc, #164]	@ (800174c <effect_music_rain+0x1dc>)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4413      	add	r3, r2
 80016aa:	22ff      	movs	r2, #255	@ 0xff
 80016ac:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < drops_to_spawn; k++) {
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	3301      	adds	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dbd8      	blt.n	800166e <effect_music_rain+0xfe>
        }
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	e032      	b.n	8001728 <effect_music_rain+0x1b8>
        if (rain_vals[i] > 0) {
 80016c2:	4a22      	ldr	r2, [pc, #136]	@ (800174c <effect_music_rain+0x1dc>)
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	4413      	add	r3, r2
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d020      	beq.n	8001710 <effect_music_rain+0x1a0>
            uint8_t r, g, b;
            hsv_to_rgb(rain_hues[i], 255, rain_vals[i], &r, &g, &b);
 80016ce:	4a24      	ldr	r2, [pc, #144]	@ (8001760 <effect_music_rain+0x1f0>)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80016d6:	4a1d      	ldr	r2, [pc, #116]	@ (800174c <effect_music_rain+0x1dc>)
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	4413      	add	r3, r2
 80016dc:	781a      	ldrb	r2, [r3, #0]
 80016de:	f107 010b 	add.w	r1, r7, #11
 80016e2:	f107 0309 	add.w	r3, r7, #9
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	f107 030a 	add.w	r3, r7, #10
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	460b      	mov	r3, r1
 80016f0:	21ff      	movs	r1, #255	@ 0xff
 80016f2:	f7ff fc87 	bl	8001004 <hsv_to_rgb>
            spi_set_led(i, r, g, b, brightness);
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	b298      	uxth	r0, r3
 80016fa:	7af9      	ldrb	r1, [r7, #11]
 80016fc:	7aba      	ldrb	r2, [r7, #10]
 80016fe:	7a7c      	ldrb	r4, [r7, #9]
 8001700:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <effect_music_rain+0x1f4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4623      	mov	r3, r4
 800170a:	f7ff fb71 	bl	8000df0 <spi_set_led>
 800170e:	e008      	b.n	8001722 <effect_music_rain+0x1b2>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	b298      	uxth	r0, r3
 8001714:	2300      	movs	r3, #0
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2300      	movs	r3, #0
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	f7ff fb67 	bl	8000df0 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	2b1d      	cmp	r3, #29
 800172c:	ddc9      	ble.n	80016c2 <effect_music_rain+0x152>
        }
    }
    spi_update();
 800172e:	f7ff fb51 	bl	8000dd4 <spi_update>
 8001732:	e000      	b.n	8001736 <effect_music_rain+0x1c6>
    if (HAL_GetTick() - last_tick < 15) return;
 8001734:	bf00      	nop
}
 8001736:	372c      	adds	r7, #44	@ 0x2c
 8001738:	46bd      	mov	sp, r7
 800173a:	bd90      	pop	{r4, r7, pc}
 800173c:	f3af 8000 	nop.w
 8001740:	00000000 	.word	0x00000000
 8001744:	4072c000 	.word	0x4072c000
 8001748:	20001e54 	.word	0x20001e54
 800174c:	200001f4 	.word	0x200001f4
 8001750:	42c80000 	.word	0x42c80000
 8001754:	461c4000 	.word	0x461c4000
 8001758:	40af4000 	.word	0x40af4000
 800175c:	88888889 	.word	0x88888889
 8001760:	200001b8 	.word	0x200001b8
 8001764:	200000a8 	.word	0x200000a8

08001768 <effect_falling_rain>:

// --- 5. FALLING RAIN MATRIX ---
void effect_falling_rain(float vol, float hz, int speed_ms) {
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b08b      	sub	sp, #44	@ 0x2c
 800176c:	af02      	add	r7, sp, #8
 800176e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001772:	edc7 0a02 	vstr	s1, [r7, #8]
 8001776:	6078      	str	r0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < speed_ms) return;
 8001778:	f001 fd4c 	bl	8003214 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	4b6c      	ldr	r3, [pc, #432]	@ (8001930 <effect_falling_rain+0x1c8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	1ad2      	subs	r2, r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	429a      	cmp	r2, r3
 8001788:	f0c0 80c6 	bcc.w	8001918 <effect_falling_rain+0x1b0>
    last_tick = HAL_GetTick();
 800178c:	f001 fd42 	bl	8003214 <HAL_GetTick>
 8001790:	4603      	mov	r3, r0
 8001792:	4a67      	ldr	r2, [pc, #412]	@ (8001930 <effect_falling_rain+0x1c8>)
 8001794:	6013      	str	r3, [r2, #0]

    for (int i = NUM_LEDS - 1; i > 0; i--) {
 8001796:	231d      	movs	r3, #29
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	e04d      	b.n	8001838 <effect_falling_rain+0xd0>
        buffer_r[i] = (uint8_t)(buffer_r[i-1] * 0.8); // Làm mờ nhanh hơn chút (0.8)
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	3b01      	subs	r3, #1
 80017a0:	4a64      	ldr	r2, [pc, #400]	@ (8001934 <effect_falling_rain+0x1cc>)
 80017a2:	5cd3      	ldrb	r3, [r2, r3]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe feb5 	bl	8000514 <__aeabi_i2d>
 80017aa:	a35d      	add	r3, pc, #372	@ (adr r3, 8001920 <effect_falling_rain+0x1b8>)
 80017ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b0:	f7fe ff1a 	bl	80005e8 <__aeabi_dmul>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	f7ff f926 	bl	8000a0c <__aeabi_d2uiz>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b2d9      	uxtb	r1, r3
 80017c4:	4a5b      	ldr	r2, [pc, #364]	@ (8001934 <effect_falling_rain+0x1cc>)
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	4413      	add	r3, r2
 80017ca:	460a      	mov	r2, r1
 80017cc:	701a      	strb	r2, [r3, #0]
        buffer_g[i] = (uint8_t)(buffer_g[i-1] * 0.8);
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	4a59      	ldr	r2, [pc, #356]	@ (8001938 <effect_falling_rain+0x1d0>)
 80017d4:	5cd3      	ldrb	r3, [r2, r3]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fe9c 	bl	8000514 <__aeabi_i2d>
 80017dc:	a350      	add	r3, pc, #320	@ (adr r3, 8001920 <effect_falling_rain+0x1b8>)
 80017de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e2:	f7fe ff01 	bl	80005e8 <__aeabi_dmul>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4610      	mov	r0, r2
 80017ec:	4619      	mov	r1, r3
 80017ee:	f7ff f90d 	bl	8000a0c <__aeabi_d2uiz>
 80017f2:	4603      	mov	r3, r0
 80017f4:	b2d9      	uxtb	r1, r3
 80017f6:	4a50      	ldr	r2, [pc, #320]	@ (8001938 <effect_falling_rain+0x1d0>)
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	4413      	add	r3, r2
 80017fc:	460a      	mov	r2, r1
 80017fe:	701a      	strb	r2, [r3, #0]
        buffer_b[i] = (uint8_t)(buffer_b[i-1] * 0.8);
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	3b01      	subs	r3, #1
 8001804:	4a4d      	ldr	r2, [pc, #308]	@ (800193c <effect_falling_rain+0x1d4>)
 8001806:	5cd3      	ldrb	r3, [r2, r3]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe83 	bl	8000514 <__aeabi_i2d>
 800180e:	a344      	add	r3, pc, #272	@ (adr r3, 8001920 <effect_falling_rain+0x1b8>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe fee8 	bl	80005e8 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff f8f4 	bl	8000a0c <__aeabi_d2uiz>
 8001824:	4603      	mov	r3, r0
 8001826:	b2d9      	uxtb	r1, r3
 8001828:	4a44      	ldr	r2, [pc, #272]	@ (800193c <effect_falling_rain+0x1d4>)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	4413      	add	r3, r2
 800182e:	460a      	mov	r2, r1
 8001830:	701a      	strb	r2, [r3, #0]
    for (int i = NUM_LEDS - 1; i > 0; i--) {
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3b01      	subs	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	2b00      	cmp	r3, #0
 800183c:	dcae      	bgt.n	800179c <effect_falling_rain+0x34>
    }

    if (vol > 150.0f) {
 800183e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001842:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001940 <effect_falling_rain+0x1d8>
 8001846:	eef4 7ac7 	vcmpe.f32	s15, s14
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	dd39      	ble.n	80018c4 <effect_falling_rain+0x15c>
        uint8_t r, g, b;
        uint16_t hue = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	837b      	strh	r3, [r7, #26]
        if(hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 8001854:	edd7 7a02 	vldr	s15, [r7, #8]
 8001858:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	dd18      	ble.n	8001894 <effect_falling_rain+0x12c>
 8001862:	68b8      	ldr	r0, [r7, #8]
 8001864:	f7fe fe68 	bl	8000538 <__aeabi_f2d>
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <effect_falling_rain+0x1dc>)
 800186e:	f7fe ffe5 	bl	800083c <__aeabi_ddiv>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	a32b      	add	r3, pc, #172	@ (adr r3, 8001928 <effect_falling_rain+0x1c0>)
 800187c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001880:	f7fe feb2 	bl	80005e8 <__aeabi_dmul>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	f7ff f8be 	bl	8000a0c <__aeabi_d2uiz>
 8001890:	4603      	mov	r3, r0
 8001892:	837b      	strh	r3, [r7, #26]
        hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001894:	f107 0213 	add.w	r2, r7, #19
 8001898:	8b78      	ldrh	r0, [r7, #26]
 800189a:	f107 0311 	add.w	r3, r7, #17
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	f107 0312 	add.w	r3, r7, #18
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	4613      	mov	r3, r2
 80018a8:	22ff      	movs	r2, #255	@ 0xff
 80018aa:	21ff      	movs	r1, #255	@ 0xff
 80018ac:	f7ff fbaa 	bl	8001004 <hsv_to_rgb>
        buffer_r[0] = r; buffer_g[0] = g; buffer_b[0] = b;
 80018b0:	7cfa      	ldrb	r2, [r7, #19]
 80018b2:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <effect_falling_rain+0x1cc>)
 80018b4:	701a      	strb	r2, [r3, #0]
 80018b6:	7cba      	ldrb	r2, [r7, #18]
 80018b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001938 <effect_falling_rain+0x1d0>)
 80018ba:	701a      	strb	r2, [r3, #0]
 80018bc:	7c7a      	ldrb	r2, [r7, #17]
 80018be:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <effect_falling_rain+0x1d4>)
 80018c0:	701a      	strb	r2, [r3, #0]
 80018c2:	e008      	b.n	80018d6 <effect_falling_rain+0x16e>
    } else {
        buffer_r[0] = 0; buffer_g[0] = 0; buffer_b[0] = 0;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <effect_falling_rain+0x1cc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001938 <effect_falling_rain+0x1d0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	4b1a      	ldr	r3, [pc, #104]	@ (800193c <effect_falling_rain+0x1d4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	e017      	b.n	800190c <effect_falling_rain+0x1a4>
        spi_set_led(i, buffer_r[i], buffer_g[i], buffer_b[i], brightness);
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	b298      	uxth	r0, r3
 80018e0:	4a14      	ldr	r2, [pc, #80]	@ (8001934 <effect_falling_rain+0x1cc>)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	4413      	add	r3, r2
 80018e6:	7819      	ldrb	r1, [r3, #0]
 80018e8:	4a13      	ldr	r2, [pc, #76]	@ (8001938 <effect_falling_rain+0x1d0>)
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	4413      	add	r3, r2
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	4c12      	ldr	r4, [pc, #72]	@ (800193c <effect_falling_rain+0x1d4>)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	4423      	add	r3, r4
 80018f6:	781c      	ldrb	r4, [r3, #0]
 80018f8:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <effect_falling_rain+0x1e0>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	4623      	mov	r3, r4
 8001902:	f7ff fa75 	bl	8000df0 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	3301      	adds	r3, #1
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2b1d      	cmp	r3, #29
 8001910:	dde4      	ble.n	80018dc <effect_falling_rain+0x174>
    }
    spi_update();
 8001912:	f7ff fa5f 	bl	8000dd4 <spi_update>
 8001916:	e000      	b.n	800191a <effect_falling_rain+0x1b2>
    if (HAL_GetTick() - last_tick < speed_ms) return;
 8001918:	bf00      	nop
}
 800191a:	3724      	adds	r7, #36	@ 0x24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd90      	pop	{r4, r7, pc}
 8001920:	9999999a 	.word	0x9999999a
 8001924:	3fe99999 	.word	0x3fe99999
 8001928:	00000000 	.word	0x00000000
 800192c:	4072c000 	.word	0x4072c000
 8001930:	20001e58 	.word	0x20001e58
 8001934:	20000234 	.word	0x20000234
 8001938:	20000254 	.word	0x20000254
 800193c:	20000274 	.word	0x20000274
 8001940:	43160000 	.word	0x43160000
 8001944:	40af4000 	.word	0x40af4000
 8001948:	200000a8 	.word	0x200000a8
 800194c:	00000000 	.word	0x00000000

08001950 <effect_fire>:

// --- 6. FIRE EFFECT ---
void effect_fire(float vol) {
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b08d      	sub	sp, #52	@ 0x34
 8001954:	af02      	add	r7, sp, #8
 8001956:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 800195a:	f001 fc5b 	bl	8003214 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	4b7f      	ldr	r3, [pc, #508]	@ (8001b60 <effect_fire+0x210>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b13      	cmp	r3, #19
 8001968:	f240 80e7 	bls.w	8001b3a <effect_fire+0x1ea>
    last_tick = HAL_GetTick();
 800196c:	f001 fc52 	bl	8003214 <HAL_GetTick>
 8001970:	4603      	mov	r3, r0
 8001972:	4a7b      	ldr	r2, [pc, #492]	@ (8001b60 <effect_fire+0x210>)
 8001974:	6013      	str	r3, [r2, #0]

    for( int i = 0; i < NUM_LEDS; i++) {
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	@ 0x24
 800197a:	e02d      	b.n	80019d8 <effect_fire+0x88>
        int cooldown = (rand() % 10) + 2;
 800197c:	f007 fb94 	bl	80090a8 <rand>
 8001980:	4601      	mov	r1, r0
 8001982:	4b78      	ldr	r3, [pc, #480]	@ (8001b64 <effect_fire+0x214>)
 8001984:	fb83 2301 	smull	r2, r3, r3, r1
 8001988:	109a      	asrs	r2, r3, #2
 800198a:	17cb      	asrs	r3, r1, #31
 800198c:	1ad2      	subs	r2, r2, r3
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	1aca      	subs	r2, r1, r3
 8001998:	1c93      	adds	r3, r2, #2
 800199a:	60fb      	str	r3, [r7, #12]
        if(cooldown > fire_heat[i]) fire_heat[i] = 0;
 800199c:	4a72      	ldr	r2, [pc, #456]	@ (8001b68 <effect_fire+0x218>)
 800199e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a0:	4413      	add	r3, r2
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4293      	cmp	r3, r2
 80019aa:	dd05      	ble.n	80019b8 <effect_fire+0x68>
 80019ac:	4a6e      	ldr	r2, [pc, #440]	@ (8001b68 <effect_fire+0x218>)
 80019ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b0:	4413      	add	r3, r2
 80019b2:	2200      	movs	r2, #0
 80019b4:	701a      	strb	r2, [r3, #0]
 80019b6:	e00c      	b.n	80019d2 <effect_fire+0x82>
        else fire_heat[i] = fire_heat[i] - cooldown;
 80019b8:	4a6b      	ldr	r2, [pc, #428]	@ (8001b68 <effect_fire+0x218>)
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	4413      	add	r3, r2
 80019be:	781a      	ldrb	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	b2d9      	uxtb	r1, r3
 80019c8:	4a67      	ldr	r2, [pc, #412]	@ (8001b68 <effect_fire+0x218>)
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	4413      	add	r3, r2
 80019ce:	460a      	mov	r2, r1
 80019d0:	701a      	strb	r2, [r3, #0]
    for( int i = 0; i < NUM_LEDS; i++) {
 80019d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d4:	3301      	adds	r3, #1
 80019d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019da:	2b1d      	cmp	r3, #29
 80019dc:	ddce      	ble.n	800197c <effect_fire+0x2c>
    }

    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 80019de:	231d      	movs	r3, #29
 80019e0:	623b      	str	r3, [r7, #32]
 80019e2:	e01c      	b.n	8001a1e <effect_fire+0xce>
        fire_heat[k] = (fire_heat[k - 1] + fire_heat[k - 2] + fire_heat[k - 2]) / 3;
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	4a5f      	ldr	r2, [pc, #380]	@ (8001b68 <effect_fire+0x218>)
 80019ea:	5cd3      	ldrb	r3, [r2, r3]
 80019ec:	4619      	mov	r1, r3
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	3b02      	subs	r3, #2
 80019f2:	4a5d      	ldr	r2, [pc, #372]	@ (8001b68 <effect_fire+0x218>)
 80019f4:	5cd3      	ldrb	r3, [r2, r3]
 80019f6:	440b      	add	r3, r1
 80019f8:	6a3a      	ldr	r2, [r7, #32]
 80019fa:	3a02      	subs	r2, #2
 80019fc:	495a      	ldr	r1, [pc, #360]	@ (8001b68 <effect_fire+0x218>)
 80019fe:	5c8a      	ldrb	r2, [r1, r2]
 8001a00:	4413      	add	r3, r2
 8001a02:	4a5a      	ldr	r2, [pc, #360]	@ (8001b6c <effect_fire+0x21c>)
 8001a04:	fb82 1203 	smull	r1, r2, r2, r3
 8001a08:	17db      	asrs	r3, r3, #31
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	b2d9      	uxtb	r1, r3
 8001a0e:	4a56      	ldr	r2, [pc, #344]	@ (8001b68 <effect_fire+0x218>)
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	4413      	add	r3, r2
 8001a14:	460a      	mov	r2, r1
 8001a16:	701a      	strb	r2, [r3, #0]
    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 8001a18:	6a3b      	ldr	r3, [r7, #32]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	623b      	str	r3, [r7, #32]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	dcdf      	bgt.n	80019e4 <effect_fire+0x94>
    }

    if( vol > 50.0f ) {
 8001a24:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a28:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001b70 <effect_fire+0x220>
 8001a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	dd29      	ble.n	8001a8a <effect_fire+0x13a>
        int heat_input = (int)((vol / TARGET_MAX_VAL) * 255);
 8001a36:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a3a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001b74 <effect_fire+0x224>
 8001a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a42:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001b78 <effect_fire+0x228>
 8001a46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a4e:	ee17 3a90 	vmov	r3, s15
 8001a52:	61fb      	str	r3, [r7, #28]
        if(heat_input > 255) heat_input = 255;
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	2bff      	cmp	r3, #255	@ 0xff
 8001a58:	dd01      	ble.n	8001a5e <effect_fire+0x10e>
 8001a5a:	23ff      	movs	r3, #255	@ 0xff
 8001a5c:	61fb      	str	r3, [r7, #28]
        fire_heat[0] = heat_input;
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4b41      	ldr	r3, [pc, #260]	@ (8001b68 <effect_fire+0x218>)
 8001a64:	701a      	strb	r2, [r3, #0]
        fire_heat[1] = (uint8_t)(heat_input * 0.8);
 8001a66:	69f8      	ldr	r0, [r7, #28]
 8001a68:	f7fe fd54 	bl	8000514 <__aeabi_i2d>
 8001a6c:	a336      	add	r3, pc, #216	@ (adr r3, 8001b48 <effect_fire+0x1f8>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	f7fe fdb9 	bl	80005e8 <__aeabi_dmul>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	4610      	mov	r0, r2
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f7fe ffc5 	bl	8000a0c <__aeabi_d2uiz>
 8001a82:	4603      	mov	r3, r0
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	4b38      	ldr	r3, [pc, #224]	@ (8001b68 <effect_fire+0x218>)
 8001a88:	705a      	strb	r2, [r3, #1]
    }

    for( int j = 0; j < NUM_LEDS; j++) {
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
 8001a8e:	e04e      	b.n	8001b2e <effect_fire+0x1de>
        uint8_t temperature = fire_heat[j];
 8001a90:	4a35      	ldr	r2, [pc, #212]	@ (8001b68 <effect_fire+0x218>)
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	4413      	add	r3, r2
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	753b      	strb	r3, [r7, #20]
        uint8_t r, g, b;
        uint8_t t192 = (uint8_t)((temperature / 255.0) * 191);
 8001a9a:	7d3b      	ldrb	r3, [r7, #20]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7fe fd39 	bl	8000514 <__aeabi_i2d>
 8001aa2:	a32b      	add	r3, pc, #172	@ (adr r3, 8001b50 <effect_fire+0x200>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fec8 	bl	800083c <__aeabi_ddiv>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	a328      	add	r3, pc, #160	@ (adr r3, 8001b58 <effect_fire+0x208>)
 8001ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aba:	f7fe fd95 	bl	80005e8 <__aeabi_dmul>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f7fe ffa1 	bl	8000a0c <__aeabi_d2uiz>
 8001aca:	4603      	mov	r3, r0
 8001acc:	74fb      	strb	r3, [r7, #19]
        uint8_t heatramp = t192 & 0x3F; heatramp <<= 2;
 8001ace:	7cfb      	ldrb	r3, [r7, #19]
 8001ad0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ad4:	74bb      	strb	r3, [r7, #18]
 8001ad6:	7cbb      	ldrb	r3, [r7, #18]
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	74bb      	strb	r3, [r7, #18]

        if( t192 > 0x80) { r = 255; g = 255; b = heatramp; }
 8001adc:	7cfb      	ldrb	r3, [r7, #19]
 8001ade:	2b80      	cmp	r3, #128	@ 0x80
 8001ae0:	d906      	bls.n	8001af0 <effect_fire+0x1a0>
 8001ae2:	23ff      	movs	r3, #255	@ 0xff
 8001ae4:	75fb      	strb	r3, [r7, #23]
 8001ae6:	23ff      	movs	r3, #255	@ 0xff
 8001ae8:	75bb      	strb	r3, [r7, #22]
 8001aea:	7cbb      	ldrb	r3, [r7, #18]
 8001aec:	757b      	strb	r3, [r7, #21]
 8001aee:	e00f      	b.n	8001b10 <effect_fire+0x1c0>
        else if( t192 > 0x40 ) { r = 255; g = heatramp; b = 0; }
 8001af0:	7cfb      	ldrb	r3, [r7, #19]
 8001af2:	2b40      	cmp	r3, #64	@ 0x40
 8001af4:	d906      	bls.n	8001b04 <effect_fire+0x1b4>
 8001af6:	23ff      	movs	r3, #255	@ 0xff
 8001af8:	75fb      	strb	r3, [r7, #23]
 8001afa:	7cbb      	ldrb	r3, [r7, #18]
 8001afc:	75bb      	strb	r3, [r7, #22]
 8001afe:	2300      	movs	r3, #0
 8001b00:	757b      	strb	r3, [r7, #21]
 8001b02:	e005      	b.n	8001b10 <effect_fire+0x1c0>
        else { r = heatramp; g = 0; b = 0; }
 8001b04:	7cbb      	ldrb	r3, [r7, #18]
 8001b06:	75fb      	strb	r3, [r7, #23]
 8001b08:	2300      	movs	r3, #0
 8001b0a:	75bb      	strb	r3, [r7, #22]
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	757b      	strb	r3, [r7, #21]

        spi_set_led(j, r, g, b, brightness);
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	b298      	uxth	r0, r3
 8001b14:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <effect_fire+0x22c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	7d7c      	ldrb	r4, [r7, #21]
 8001b1c:	7dba      	ldrb	r2, [r7, #22]
 8001b1e:	7df9      	ldrb	r1, [r7, #23]
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	4623      	mov	r3, r4
 8001b24:	f7ff f964 	bl	8000df0 <spi_set_led>
    for( int j = 0; j < NUM_LEDS; j++) {
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	61bb      	str	r3, [r7, #24]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	2b1d      	cmp	r3, #29
 8001b32:	ddad      	ble.n	8001a90 <effect_fire+0x140>
    }
    spi_update();
 8001b34:	f7ff f94e 	bl	8000dd4 <spi_update>
 8001b38:	e000      	b.n	8001b3c <effect_fire+0x1ec>
    if (HAL_GetTick() - last_tick < 20) return;
 8001b3a:	bf00      	nop
}
 8001b3c:	372c      	adds	r7, #44	@ 0x2c
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd90      	pop	{r4, r7, pc}
 8001b42:	bf00      	nop
 8001b44:	f3af 8000 	nop.w
 8001b48:	9999999a 	.word	0x9999999a
 8001b4c:	3fe99999 	.word	0x3fe99999
 8001b50:	00000000 	.word	0x00000000
 8001b54:	406fe000 	.word	0x406fe000
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	4067e000 	.word	0x4067e000
 8001b60:	20001e5c 	.word	0x20001e5c
 8001b64:	66666667 	.word	0x66666667
 8001b68:	20000214 	.word	0x20000214
 8001b6c:	55555556 	.word	0x55555556
 8001b70:	42480000 	.word	0x42480000
 8001b74:	461c4000 	.word	0x461c4000
 8001b78:	437f0000 	.word	0x437f0000
 8001b7c:	200000a8 	.word	0x200000a8

08001b80 <effect_center_pulse>:

// --- 7. CENTER PULSE ---
void effect_center_pulse(float vol, float hz) {
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b08b      	sub	sp, #44	@ 0x2c
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b8a:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 8001b8e:	f001 fb41 	bl	8003214 <HAL_GetTick>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b44      	ldr	r3, [pc, #272]	@ (8001ca8 <effect_center_pulse+0x128>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b09      	cmp	r3, #9
 8001b9c:	d97c      	bls.n	8001c98 <effect_center_pulse+0x118>
    last_tick = HAL_GetTick();
 8001b9e:	f001 fb39 	bl	8003214 <HAL_GetTick>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4a40      	ldr	r2, [pc, #256]	@ (8001ca8 <effect_center_pulse+0x128>)
 8001ba6:	6013      	str	r3, [r2, #0]

    int center = NUM_LEDS / 2;
 8001ba8:	230f      	movs	r3, #15
 8001baa:	613b      	str	r3, [r7, #16]
    int width = (int)((vol / TARGET_MAX_VAL) * center);
 8001bac:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb0:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001cac <effect_center_pulse+0x12c>
 8001bb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	ee07 3a90 	vmov	s15, r3
 8001bbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bca:	ee17 3a90 	vmov	r3, s15
 8001bce:	61fb      	str	r3, [r7, #28]
    if (width > center) width = center;
 8001bd0:	69fa      	ldr	r2, [r7, #28]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dd01      	ble.n	8001bdc <effect_center_pulse+0x5c>
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	61fb      	str	r3, [r7, #28]

    uint16_t hue = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	837b      	strh	r3, [r7, #26]
    if (hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 8001be0:	edd7 7a00 	vldr	s15, [r7]
 8001be4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bec:	dd18      	ble.n	8001c20 <effect_center_pulse+0xa0>
 8001bee:	6838      	ldr	r0, [r7, #0]
 8001bf0:	f7fe fca2 	bl	8000538 <__aeabi_f2d>
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <effect_center_pulse+0x130>)
 8001bfa:	f7fe fe1f 	bl	800083c <__aeabi_ddiv>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4610      	mov	r0, r2
 8001c04:	4619      	mov	r1, r3
 8001c06:	a326      	add	r3, pc, #152	@ (adr r3, 8001ca0 <effect_center_pulse+0x120>)
 8001c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0c:	f7fe fcec 	bl	80005e8 <__aeabi_dmul>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	f7fe fef8 	bl	8000a0c <__aeabi_d2uiz>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001c20:	f107 020f 	add.w	r2, r7, #15
 8001c24:	8b78      	ldrh	r0, [r7, #26]
 8001c26:	f107 030d 	add.w	r3, r7, #13
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	f107 030e 	add.w	r3, r7, #14
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	4613      	mov	r3, r2
 8001c34:	22ff      	movs	r2, #255	@ 0xff
 8001c36:	21ff      	movs	r1, #255	@ 0xff
 8001c38:	f7ff f9e4 	bl	8001004 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	e024      	b.n	8001c8c <effect_center_pulse+0x10c>
        if (i >= (center - width) && i <= (center + width))
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	db12      	blt.n	8001c74 <effect_center_pulse+0xf4>
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	4413      	add	r3, r2
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dc0c      	bgt.n	8001c74 <effect_center_pulse+0xf4>
            spi_set_led(i, r, g, b, brightness);
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	b298      	uxth	r0, r3
 8001c5e:	7bf9      	ldrb	r1, [r7, #15]
 8001c60:	7bba      	ldrb	r2, [r7, #14]
 8001c62:	7b7c      	ldrb	r4, [r7, #13]
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <effect_center_pulse+0x134>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	4623      	mov	r3, r4
 8001c6e:	f7ff f8bf 	bl	8000df0 <spi_set_led>
 8001c72:	e008      	b.n	8001c86 <effect_center_pulse+0x106>
        else
            spi_set_led(i, 0, 0, 0, 0);
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	b298      	uxth	r0, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2100      	movs	r1, #0
 8001c82:	f7ff f8b5 	bl	8000df0 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	2b1d      	cmp	r3, #29
 8001c90:	ddd7      	ble.n	8001c42 <effect_center_pulse+0xc2>
    }
    spi_update();
 8001c92:	f7ff f89f 	bl	8000dd4 <spi_update>
 8001c96:	e000      	b.n	8001c9a <effect_center_pulse+0x11a>
    if (HAL_GetTick() - last_tick < 10) return;
 8001c98:	bf00      	nop
}
 8001c9a:	3724      	adds	r7, #36	@ 0x24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd90      	pop	{r4, r7, pc}
 8001ca0:	00000000 	.word	0x00000000
 8001ca4:	4072c000 	.word	0x4072c000
 8001ca8:	20001e60 	.word	0x20001e60
 8001cac:	461c4000 	.word	0x461c4000
 8001cb0:	40af4000 	.word	0x40af4000
 8001cb4:	200000a8 	.word	0x200000a8

08001cb8 <led_effects_manager>:

// --- QUẢN LÝ CHÍNH ---
void led_effects_manager(float raw_vol, float raw_hz) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cc2:	edc7 0a00 	vstr	s1, [r7]
    // 1. Lọc tín hiệu (Smoothing)
    smoothed_val = (smoothed_val * 0.6f) + (raw_vol * 0.4f);
 8001cc6:	4b44      	ldr	r3, [pc, #272]	@ (8001dd8 <led_effects_manager+0x120>)
 8001cc8:	edd3 7a00 	vldr	s15, [r3]
 8001ccc:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001ddc <led_effects_manager+0x124>
 8001cd0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cd8:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001de0 <led_effects_manager+0x128>
 8001cdc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce4:	4b3c      	ldr	r3, [pc, #240]	@ (8001dd8 <led_effects_manager+0x120>)
 8001ce6:	edc3 7a00 	vstr	s15, [r3]

    // 2. Chọn hiệu ứng
    switch (effect_mode_spi) {
 8001cea:	4b3e      	ldr	r3, [pc, #248]	@ (8001de4 <led_effects_manager+0x12c>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b07      	cmp	r3, #7
 8001cf2:	d860      	bhi.n	8001db6 <led_effects_manager+0xfe>
 8001cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cfc <led_effects_manager+0x44>)
 8001cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cfa:	bf00      	nop
 8001cfc:	08001d1d 	.word	0x08001d1d
 8001d00:	08001d31 	.word	0x08001d31
 8001d04:	08001d45 	.word	0x08001d45
 8001d08:	08001d59 	.word	0x08001d59
 8001d0c:	08001d69 	.word	0x08001d69
 8001d10:	08001d7d 	.word	0x08001d7d
 8001d14:	08001d93 	.word	0x08001d93
 8001d18:	08001da3 	.word	0x08001da3
    	case 0: effect_vu_meter_smart(smoothed_val, raw_hz); break;
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d1e:	edd3 7a00 	vldr	s15, [r3]
 8001d22:	edd7 0a00 	vldr	s1, [r7]
 8001d26:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2a:	f7ff fa33 	bl	8001194 <effect_vu_meter_smart>
 8001d2e:	e04c      	b.n	8001dca <led_effects_manager+0x112>
        case 1: effect_vu_meter_smart(smoothed_val, raw_hz); break;
 8001d30:	4b29      	ldr	r3, [pc, #164]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d32:	edd3 7a00 	vldr	s15, [r3]
 8001d36:	edd7 0a00 	vldr	s1, [r7]
 8001d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3e:	f7ff fa29 	bl	8001194 <effect_vu_meter_smart>
 8001d42:	e042      	b.n	8001dca <led_effects_manager+0x112>
        case 2: effect_freq_color(smoothed_val, raw_hz); break;
 8001d44:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	edd7 0a00 	vldr	s1, [r7]
 8001d4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d52:	f7ff fac9 	bl	80012e8 <effect_freq_color>
 8001d56:	e038      	b.n	8001dca <led_effects_manager+0x112>
        case 3: effect_rainbow_pulse(smoothed_val); break;
 8001d58:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d62:	f7ff fb7f 	bl	8001464 <effect_rainbow_pulse>
 8001d66:	e030      	b.n	8001dca <led_effects_manager+0x112>
        case 4: effect_music_rain(smoothed_val, raw_hz); break;
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	edd7 0a00 	vldr	s1, [r7]
 8001d72:	eeb0 0a67 	vmov.f32	s0, s15
 8001d76:	f7ff fbfb 	bl	8001570 <effect_music_rain>
 8001d7a:	e026      	b.n	8001dca <led_effects_manager+0x112>
        case 5: effect_falling_rain(smoothed_val, raw_hz, 40); break;
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d7e:	edd3 7a00 	vldr	s15, [r3]
 8001d82:	2028      	movs	r0, #40	@ 0x28
 8001d84:	edd7 0a00 	vldr	s1, [r7]
 8001d88:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8c:	f7ff fcec 	bl	8001768 <effect_falling_rain>
 8001d90:	e01b      	b.n	8001dca <led_effects_manager+0x112>
        case 6: effect_fire(smoothed_val); break;
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <led_effects_manager+0x120>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9c:	f7ff fdd8 	bl	8001950 <effect_fire>
 8001da0:	e013      	b.n	8001dca <led_effects_manager+0x112>
        case 7: effect_center_pulse(smoothed_val, raw_hz); break;
 8001da2:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd8 <led_effects_manager+0x120>)
 8001da4:	edd3 7a00 	vldr	s15, [r3]
 8001da8:	edd7 0a00 	vldr	s1, [r7]
 8001dac:	eeb0 0a67 	vmov.f32	s0, s15
 8001db0:	f7ff fee6 	bl	8001b80 <effect_center_pulse>
 8001db4:	e009      	b.n	8001dca <led_effects_manager+0x112>
        default:
        	effect_vu_meter_smart(smoothed_val, raw_hz);
 8001db6:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <led_effects_manager+0x120>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	edd7 0a00 	vldr	s1, [r7]
 8001dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc4:	f7ff f9e6 	bl	8001194 <effect_vu_meter_smart>
        	break;
 8001dc8:	bf00      	nop
    }
    update_all_strips();
 8001dca:	f7ff f909 	bl	8000fe0 <update_all_strips>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200001b0 	.word	0x200001b0
 8001ddc:	3f19999a 	.word	0x3f19999a
 8001de0:	3ecccccd 	.word	0x3ecccccd
 8001de4:	20001ac0 	.word	0x20001ac0

08001de8 <audio_init>:

// --- BIẾN KẾT QUẢ OUTPUT ---
float audio_peak_val = 0.0f; // Cường độ âm thanh lớn nhất hiện tại (Volume)
float audio_peak_hz  = 0.0f; // Tần số của âm thanh đó (Pitch/Tone)

void audio_init(void) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 8001dec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001df0:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <audio_init+0x20>)
 8001df2:	f006 f851 	bl	8007e98 <arm_rfft_fast_init_f32>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001df6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dfa:	4904      	ldr	r1, [pc, #16]	@ (8001e0c <audio_init+0x24>)
 8001dfc:	4804      	ldr	r0, [pc, #16]	@ (8001e10 <audio_init+0x28>)
 8001dfe:	f001 fa7d 	bl	80032fc <HAL_ADC_Start_DMA>
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20001a98 	.word	0x20001a98
 8001e0c:	20000294 	.word	0x20000294
 8001e10:	20001ac4 	.word	0x20001ac4

08001e14 <process_audio_data>:

void process_audio_data(void) {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 8001e1a:	4b6b      	ldr	r3, [pc, #428]	@ (8001fc8 <process_audio_data+0x1b4>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80cc 	beq.w	8001fbe <process_audio_data+0x1aa>
        // 1. Lọc nhiễu DC (Zero centering)
        // Đưa tín hiệu từ 0-4095 về dao động quanh 0
        float32_t avg = 0;
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	837b      	strh	r3, [r7, #26]
 8001e30:	e010      	b.n	8001e54 <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 8001e32:	8b7b      	ldrh	r3, [r7, #26]
 8001e34:	4a65      	ldr	r2, [pc, #404]	@ (8001fcc <process_audio_data+0x1b8>)
 8001e36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e3a:	ee07 3a90 	vmov	s15, r3
 8001e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e42:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e4a:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e4e:	8b7b      	ldrh	r3, [r7, #26]
 8001e50:	3301      	adds	r3, #1
 8001e52:	837b      	strh	r3, [r7, #26]
 8001e54:	8b7b      	ldrh	r3, [r7, #26]
 8001e56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e5a:	d3ea      	bcc.n	8001e32 <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8001e5c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e60:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001fd0 <process_audio_data+0x1bc>
 8001e64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e68:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	833b      	strh	r3, [r7, #24]
 8001e70:	e014      	b.n	8001e9c <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 8001e72:	8b3b      	ldrh	r3, [r7, #24]
 8001e74:	4a55      	ldr	r2, [pc, #340]	@ (8001fcc <process_audio_data+0x1b8>)
 8001e76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e82:	8b3b      	ldrh	r3, [r7, #24]
 8001e84:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e8c:	4a51      	ldr	r2, [pc, #324]	@ (8001fd4 <process_audio_data+0x1c0>)
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e96:	8b3b      	ldrh	r3, [r7, #24]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	833b      	strh	r3, [r7, #24]
 8001e9c:	8b3b      	ldrh	r3, [r7, #24]
 8001e9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ea2:	d3e6      	bcc.n	8001e72 <process_audio_data+0x5e>
        }

        // 2. Thực hiện FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	4a4c      	ldr	r2, [pc, #304]	@ (8001fd8 <process_audio_data+0x1c4>)
 8001ea8:	494a      	ldr	r1, [pc, #296]	@ (8001fd4 <process_audio_data+0x1c0>)
 8001eaa:	484c      	ldr	r0, [pc, #304]	@ (8001fdc <process_audio_data+0x1c8>)
 8001eac:	f006 f8de 	bl	800806c <arm_rfft_fast_f32>

        // 3. Tính độ lớn (Magnitude)
        // Hàm này thay thế cho đoạn code: mag = sqrt(re*re + im*im)
        // Kết quả lưu vào fft_mag_buf. Chỉ có FFT_SAMPLES/2 phần tử hợp lệ.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 8001eb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eb4:	494a      	ldr	r1, [pc, #296]	@ (8001fe0 <process_audio_data+0x1cc>)
 8001eb6:	4848      	ldr	r0, [pc, #288]	@ (8001fd8 <process_audio_data+0x1c4>)
 8001eb8:	f006 fcb4 	bl	8008824 <arm_cmplx_mag_f32>

        // 4. PHÂN TÍCH TÌM PEAK (Giống cấu trúc bạn yêu cầu)
        // Tìm xem tần số nào đang chiếm ưu thế nhất (To nhất)
        float max_mag = 0.0f;
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	827b      	strh	r3, [r7, #18]

        // Bắt đầu từ k=1 hoặc k=2 để bỏ qua thành phần DC (k=0) thường rất lớn nhưng vô nghĩa
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	823b      	strh	r3, [r7, #16]
 8001eca:	e015      	b.n	8001ef8 <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 8001ecc:	8a3b      	ldrh	r3, [r7, #16]
 8001ece:	4a44      	ldr	r2, [pc, #272]	@ (8001fe0 <process_audio_data+0x1cc>)
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	607b      	str	r3, [r7, #4]

            // Tìm giá trị lớn nhất (Peak Finding)
            if (current_mag > max_mag) {
 8001ed8:	ed97 7a01 	vldr	s14, [r7, #4]
 8001edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ee0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	dd03      	ble.n	8001ef2 <process_audio_data+0xde>
                max_mag = current_mag;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	617b      	str	r3, [r7, #20]
                max_index = k;
 8001eee:	8a3b      	ldrh	r3, [r7, #16]
 8001ef0:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001ef2:	8a3b      	ldrh	r3, [r7, #16]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	823b      	strh	r3, [r7, #16]
 8001ef8:	8a3b      	ldrh	r3, [r7, #16]
 8001efa:	2bff      	cmp	r3, #255	@ 0xff
 8001efc:	d9e6      	bls.n	8001ecc <process_audio_data+0xb8>
        }

        // 5. Cập nhật kết quả ra biến toàn cục

        // Xử lý Cường độ (VAL): Chia nhỏ xuống và cắt trần (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 8001efe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f02:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001fe4 <process_audio_data+0x1d0>
 8001f06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f0a:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Cắt nếu vượt 10k
 8001f0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f12:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001fe8 <process_audio_data+0x1d4>
 8001f16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1e:	dd01      	ble.n	8001f24 <process_audio_data+0x110>
 8001f20:	4b32      	ldr	r3, [pc, #200]	@ (8001fec <process_audio_data+0x1d8>)
 8001f22:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 8001f24:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f30:	d502      	bpl.n	8001f38 <process_audio_data+0x124>
 8001f32:	f04f 0300 	mov.w	r3, #0
 8001f36:	60fb      	str	r3, [r7, #12]

        // Xử lý Tần số (HZ): Tính theo công thức chuẩn và cắt trần
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 8001f38:	8a7b      	ldrh	r3, [r7, #18]
 8001f3a:	ee07 3a90 	vmov	s15, r3
 8001f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f42:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001ff0 <process_audio_data+0x1dc>
 8001f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f4a:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Cắt nếu vượt 100k
 8001f4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f52:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001ff4 <process_audio_data+0x1e0>
 8001f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	dd01      	ble.n	8001f64 <process_audio_data+0x150>
 8001f60:	4b25      	ldr	r3, [pc, #148]	@ (8001ff8 <process_audio_data+0x1e4>)
 8001f62:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 8001f64:	4a25      	ldr	r2, [pc, #148]	@ (8001ffc <process_audio_data+0x1e8>)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 8001f6a:	4a25      	ldr	r2, [pc, #148]	@ (8002000 <process_audio_data+0x1ec>)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	6013      	str	r3, [r2, #0]

        // Ép kiểu sang số nguyên để SWV vẽ cho đẹp
        debug_peak_val = (int32_t)audio_peak_val;
 8001f70:	4b22      	ldr	r3, [pc, #136]	@ (8001ffc <process_audio_data+0x1e8>)
 8001f72:	edd3 7a00 	vldr	s15, [r3]
 8001f76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f7a:	ee17 2a90 	vmov	r2, s15
 8001f7e:	4b21      	ldr	r3, [pc, #132]	@ (8002004 <process_audio_data+0x1f0>)
 8001f80:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 8001f82:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <process_audio_data+0x1ec>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f8c:	ee17 2a90 	vmov	r2, s15
 8001f90:	4b1d      	ldr	r3, [pc, #116]	@ (8002008 <process_audio_data+0x1f4>)
 8001f92:	601a      	str	r2, [r3, #0]

        // Gọi hàm chạy hiệu ứng
        led_effects_manager(audio_peak_val, audio_peak_hz);
 8001f94:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <process_audio_data+0x1e8>)
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	4b19      	ldr	r3, [pc, #100]	@ (8002000 <process_audio_data+0x1ec>)
 8001f9c:	ed93 7a00 	vldr	s14, [r3]
 8001fa0:	eef0 0a47 	vmov.f32	s1, s14
 8001fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa8:	f7ff fe86 	bl	8001cb8 <led_effects_manager>

        // 6. Reset cờ
        fft_process_flag = 0;
 8001fac:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <process_audio_data+0x1b4>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fb6:	4905      	ldr	r1, [pc, #20]	@ (8001fcc <process_audio_data+0x1b8>)
 8001fb8:	4814      	ldr	r0, [pc, #80]	@ (800200c <process_audio_data+0x1f8>)
 8001fba:	f001 f99f 	bl	80032fc <HAL_ADC_Start_DMA>
    }
}
 8001fbe:	bf00      	nop
 8001fc0:	3720      	adds	r7, #32
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20001a94 	.word	0x20001a94
 8001fcc:	20000294 	.word	0x20000294
 8001fd0:	44000000 	.word	0x44000000
 8001fd4:	20000694 	.word	0x20000694
 8001fd8:	20000e94 	.word	0x20000e94
 8001fdc:	20001a98 	.word	0x20001a98
 8001fe0:	20001694 	.word	0x20001694
 8001fe4:	420c0000 	.word	0x420c0000
 8001fe8:	461c4000 	.word	0x461c4000
 8001fec:	461c4000 	.word	0x461c4000
 8001ff0:	42fc3500 	.word	0x42fc3500
 8001ff4:	46ea6000 	.word	0x46ea6000
 8001ff8:	46ea6000 	.word	0x46ea6000
 8001ffc:	20001ab8 	.word	0x20001ab8
 8002000:	20001abc 	.word	0x20001abc
 8002004:	20001ab0 	.word	0x20001ab0
 8002008:	20001ab4 	.word	0x20001ab4
 800200c:	20001ac4 	.word	0x20001ac4

08002010 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a06      	ldr	r2, [pc, #24]	@ (8002038 <HAL_ADC_ConvCpltCallback+0x28>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d105      	bne.n	800202e <HAL_ADC_ConvCpltCallback+0x1e>
        HAL_ADC_Stop_DMA(&hadc1);
 8002022:	4806      	ldr	r0, [pc, #24]	@ (800203c <HAL_ADC_ConvCpltCallback+0x2c>)
 8002024:	f001 fa7e 	bl	8003524 <HAL_ADC_Stop_DMA>
        fft_process_flag = 1;
 8002028:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <HAL_ADC_ConvCpltCallback+0x30>)
 800202a:	2201      	movs	r2, #1
 800202c:	701a      	strb	r2, [r3, #0]
    }
}
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40012000 	.word	0x40012000
 800203c:	20001ac4 	.word	0x20001ac4
 8002040:	20001a94 	.word	0x20001a94

08002044 <button_scan>:
Button_t btn_uart = {BTN_UART_PORT, BTN_UART_PIN, 0, 0, 0};
Button_t btn_reset = {BTN_RESET_PORT, BTN_RESET_PIN, 0, 0, 0};

// --- HÀM XỬ LÝ LOGIC NÚT BẤM ---
// Hàm này cần được gọi liên tục trong while(1) của main.c
void button_scan(void) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 800204a:	f001 f8e3 	bl	8003214 <HAL_GetTick>
 800204e:	6078      	str	r0, [r7, #4]

    // 1. XỬ LÝ NÚT SPI (PE0)
    uint8_t read_spi = HAL_GPIO_ReadPin(btn_spi.port, btn_spi.pin);
 8002050:	4b3b      	ldr	r3, [pc, #236]	@ (8002140 <button_scan+0xfc>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a3a      	ldr	r2, [pc, #232]	@ (8002140 <button_scan+0xfc>)
 8002056:	8892      	ldrh	r2, [r2, #4]
 8002058:	4611      	mov	r1, r2
 800205a:	4618      	mov	r0, r3
 800205c:	f002 fc20 	bl	80048a0 <HAL_GPIO_ReadPin>
 8002060:	4603      	mov	r3, r0
 8002062:	70fb      	strb	r3, [r7, #3]

    // Nếu trạng thái thay đổi, reset timer (đang rung)
    if (read_spi != btn_spi.last_state) {
 8002064:	4b36      	ldr	r3, [pc, #216]	@ (8002140 <button_scan+0xfc>)
 8002066:	799b      	ldrb	r3, [r3, #6]
 8002068:	78fa      	ldrb	r2, [r7, #3]
 800206a:	429a      	cmp	r2, r3
 800206c:	d002      	beq.n	8002074 <button_scan+0x30>
        btn_spi.last_time = current_time;
 800206e:	4a34      	ldr	r2, [pc, #208]	@ (8002140 <button_scan+0xfc>)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6093      	str	r3, [r2, #8]
    }

    // Nếu trạng thái ổn định trong khoảng DEBOUNCE_DELAY
    if ((current_time - btn_spi.last_time) > DEBOUNCE_DELAY) {
 8002074:	4b32      	ldr	r3, [pc, #200]	@ (8002140 <button_scan+0xfc>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b32      	cmp	r3, #50	@ 0x32
 800207e:	d91e      	bls.n	80020be <button_scan+0x7a>
        // Nếu đọc thấy mức 1 (Đang nhấn) và trước đó chưa xác nhận nhấn
        if (read_spi == 1 && btn_spi.is_pressed == 0) {
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d115      	bne.n	80020b2 <button_scan+0x6e>
 8002086:	4b2e      	ldr	r3, [pc, #184]	@ (8002140 <button_scan+0xfc>)
 8002088:	7b1b      	ldrb	r3, [r3, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d111      	bne.n	80020b2 <button_scan+0x6e>
            btn_spi.is_pressed = 1; // Đánh dấu đã nhấn
 800208e:	4b2c      	ldr	r3, [pc, #176]	@ (8002140 <button_scan+0xfc>)
 8002090:	2201      	movs	r2, #1
 8002092:	731a      	strb	r2, [r3, #12]

            // --> THAY ĐỔI HIỆU ỨNG SPI
            effect_mode_spi++;
 8002094:	4b2b      	ldr	r3, [pc, #172]	@ (8002144 <button_scan+0x100>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	3301      	adds	r3, #1
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b29      	ldr	r3, [pc, #164]	@ (8002144 <button_scan+0x100>)
 80020a0:	701a      	strb	r2, [r3, #0]
            if (effect_mode_spi >= MAX_EFFECTS) effect_mode_spi = 0;
 80020a2:	4b28      	ldr	r3, [pc, #160]	@ (8002144 <button_scan+0x100>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b07      	cmp	r3, #7
 80020aa:	d902      	bls.n	80020b2 <button_scan+0x6e>
 80020ac:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <button_scan+0x100>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
        }

        // Nếu nút đã nhả (về 0)
        if (read_spi == 0) {
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d102      	bne.n	80020be <button_scan+0x7a>
            btn_spi.is_pressed = 0; // Reset trạng thái để chờ lần nhấn sau
 80020b8:	4b21      	ldr	r3, [pc, #132]	@ (8002140 <button_scan+0xfc>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	731a      	strb	r2, [r3, #12]
        }
    }
    btn_spi.last_state = read_spi;
 80020be:	4a20      	ldr	r2, [pc, #128]	@ (8002140 <button_scan+0xfc>)
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	7193      	strb	r3, [r2, #6]


    // 2. XỬ LÝ NÚT USART (PE1) - Logic tương tự
    uint8_t read_uart = HAL_GPIO_ReadPin(btn_uart.port, btn_uart.pin);
 80020c4:	4b20      	ldr	r3, [pc, #128]	@ (8002148 <button_scan+0x104>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002148 <button_scan+0x104>)
 80020ca:	8892      	ldrh	r2, [r2, #4]
 80020cc:	4611      	mov	r1, r2
 80020ce:	4618      	mov	r0, r3
 80020d0:	f002 fbe6 	bl	80048a0 <HAL_GPIO_ReadPin>
 80020d4:	4603      	mov	r3, r0
 80020d6:	70bb      	strb	r3, [r7, #2]

    if (read_uart != btn_uart.last_state) {
 80020d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002148 <button_scan+0x104>)
 80020da:	799b      	ldrb	r3, [r3, #6]
 80020dc:	78ba      	ldrb	r2, [r7, #2]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d002      	beq.n	80020e8 <button_scan+0xa4>
        btn_uart.last_time = current_time;
 80020e2:	4a19      	ldr	r2, [pc, #100]	@ (8002148 <button_scan+0x104>)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6093      	str	r3, [r2, #8]
    }

    if ((current_time - btn_uart.last_time) > DEBOUNCE_DELAY) {
 80020e8:	4b17      	ldr	r3, [pc, #92]	@ (8002148 <button_scan+0x104>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b32      	cmp	r3, #50	@ 0x32
 80020f2:	d91e      	bls.n	8002132 <button_scan+0xee>
        if (read_uart == 1 && btn_uart.is_pressed == 0) {
 80020f4:	78bb      	ldrb	r3, [r7, #2]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d115      	bne.n	8002126 <button_scan+0xe2>
 80020fa:	4b13      	ldr	r3, [pc, #76]	@ (8002148 <button_scan+0x104>)
 80020fc:	7b1b      	ldrb	r3, [r3, #12]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d111      	bne.n	8002126 <button_scan+0xe2>
            btn_uart.is_pressed = 1;
 8002102:	4b11      	ldr	r3, [pc, #68]	@ (8002148 <button_scan+0x104>)
 8002104:	2201      	movs	r2, #1
 8002106:	731a      	strb	r2, [r3, #12]

            // --> THAY ĐỔI HIỆU ỨNG USART
            effect_mode_uart++;
 8002108:	4b10      	ldr	r3, [pc, #64]	@ (800214c <button_scan+0x108>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	3301      	adds	r3, #1
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <button_scan+0x108>)
 8002114:	701a      	strb	r2, [r3, #0]
            if (effect_mode_uart >= MAX_EFFECTS) effect_mode_uart = 0;
 8002116:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <button_scan+0x108>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b07      	cmp	r3, #7
 800211e:	d902      	bls.n	8002126 <button_scan+0xe2>
 8002120:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <button_scan+0x108>)
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
        }

        if (read_uart == 0) {
 8002126:	78bb      	ldrb	r3, [r7, #2]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <button_scan+0xee>
            btn_uart.is_pressed = 0;
 800212c:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <button_scan+0x104>)
 800212e:	2200      	movs	r2, #0
 8002130:	731a      	strb	r2, [r3, #12]
        }
    }
    btn_uart.last_state = read_uart;
 8002132:	4a05      	ldr	r2, [pc, #20]	@ (8002148 <button_scan+0x104>)
 8002134:	78bb      	ldrb	r3, [r7, #2]
 8002136:	7193      	strb	r3, [r2, #6]


}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000000 	.word	0x20000000
 8002144:	20001ac0 	.word	0x20001ac0
 8002148:	20000010 	.word	0x20000010
 800214c:	20001ac1 	.word	0x20001ac1

08002150 <bluetooth_init>:
#endif

volatile char bt_rx_data;
volatile char min = 'C';

void bluetooth_init(void) {
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 8002154:	2201      	movs	r2, #1
 8002156:	4903      	ldr	r1, [pc, #12]	@ (8002164 <bluetooth_init+0x14>)
 8002158:	4803      	ldr	r0, [pc, #12]	@ (8002168 <bluetooth_init+0x18>)
 800215a:	f003 ff79 	bl	8006050 <HAL_UART_Receive_IT>
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20001ac2 	.word	0x20001ac2
 8002168:	20001d5c 	.word	0x20001d5c

0800216c <bluetooth_check_connection>:

// --- HÀM KIỂM TRA KẾT NỐI (Gọi liên tục trong while(1)) ---
void bluetooth_check_connection(void) {
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
    // Đọc trạng thái chân STATE của HC-05
    if (HAL_GPIO_ReadPin(BT_STATE_PORT, BT_STATE_PIN) == GPIO_PIN_SET) {
 8002170:	2110      	movs	r1, #16
 8002172:	4809      	ldr	r0, [pc, #36]	@ (8002198 <bluetooth_check_connection+0x2c>)
 8002174:	f002 fb94 	bl	80048a0 <HAL_GPIO_ReadPin>
 8002178:	4603      	mov	r3, r0
 800217a:	2b01      	cmp	r3, #1
 800217c:	d105      	bne.n	800218a <bluetooth_check_connection+0x1e>
        // HC-05 báo mức 1 -> ĐÃ KẾT NỐI

        // Bật đèn D2 (Lưu ý: Board STM32 thường là Active LOW, tức ghi 0 là sáng)
        // Nếu board bạn ghi 1 là sáng thì đổi thành GPIO_PIN_SET
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_RESET);
 800217e:	2200      	movs	r2, #0
 8002180:	2140      	movs	r1, #64	@ 0x40
 8002182:	4806      	ldr	r0, [pc, #24]	@ (800219c <bluetooth_check_connection+0x30>)
 8002184:	f002 fba4 	bl	80048d0 <HAL_GPIO_WritePin>
        // HC-05 báo mức 0 -> MẤT KẾT NỐI

        // Tắt đèn D2
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);
    }
}
 8002188:	e004      	b.n	8002194 <bluetooth_check_connection+0x28>
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);
 800218a:	2201      	movs	r2, #1
 800218c:	2140      	movs	r1, #64	@ 0x40
 800218e:	4803      	ldr	r0, [pc, #12]	@ (800219c <bluetooth_check_connection+0x30>)
 8002190:	f002 fb9e 	bl	80048d0 <HAL_GPIO_WritePin>
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40020800 	.word	0x40020800
 800219c:	40020000 	.word	0x40020000

080021a0 <HAL_UART_RxCpltCallback>:

// --- Callback nhận dữ liệu (Giữ nguyên) ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]


	        // CHỈ CẬP NHẬT NẾU DỮ LIỆU KHÁC 0
	        if (bt_rx_data > 0 && bt_rx_data < min) {
 80021a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002254 <HAL_UART_RxCpltCallback+0xb4>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00c      	beq.n	80021cc <HAL_UART_RxCpltCallback+0x2c>
 80021b2:	4b28      	ldr	r3, [pc, #160]	@ (8002254 <HAL_UART_RxCpltCallback+0xb4>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	4b27      	ldr	r3, [pc, #156]	@ (8002258 <HAL_UART_RxCpltCallback+0xb8>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	429a      	cmp	r2, r3
 80021c0:	d204      	bcs.n	80021cc <HAL_UART_RxCpltCallback+0x2c>
	            min = bt_rx_data;
 80021c2:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <HAL_UART_RxCpltCallback+0xb4>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	4b23      	ldr	r3, [pc, #140]	@ (8002258 <HAL_UART_RxCpltCallback+0xb8>)
 80021ca:	701a      	strb	r2, [r3, #0]
	        }

    if (huart->Instance == USART2) {
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a22      	ldr	r2, [pc, #136]	@ (800225c <HAL_UART_RxCpltCallback+0xbc>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d139      	bne.n	800224a <HAL_UART_RxCpltCallback+0xaa>
        switch (bt_rx_data) {
 80021d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <HAL_UART_RxCpltCallback+0xb4>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b72      	cmp	r3, #114	@ 0x72
 80021de:	d02a      	beq.n	8002236 <HAL_UART_RxCpltCallback+0x96>
 80021e0:	2b72      	cmp	r3, #114	@ 0x72
 80021e2:	dc2d      	bgt.n	8002240 <HAL_UART_RxCpltCallback+0xa0>
 80021e4:	2b52      	cmp	r3, #82	@ 0x52
 80021e6:	d026      	beq.n	8002236 <HAL_UART_RxCpltCallback+0x96>
 80021e8:	2b52      	cmp	r3, #82	@ 0x52
 80021ea:	dc29      	bgt.n	8002240 <HAL_UART_RxCpltCallback+0xa0>
 80021ec:	2b31      	cmp	r3, #49	@ 0x31
 80021ee:	d002      	beq.n	80021f6 <HAL_UART_RxCpltCallback+0x56>
 80021f0:	2b32      	cmp	r3, #50	@ 0x32
 80021f2:	d010      	beq.n	8002216 <HAL_UART_RxCpltCallback+0x76>
 80021f4:	e024      	b.n	8002240 <HAL_UART_RxCpltCallback+0xa0>
            case '1':
                effect_mode_spi++;
 80021f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002260 <HAL_UART_RxCpltCallback+0xc0>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3301      	adds	r3, #1
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <HAL_UART_RxCpltCallback+0xc0>)
 8002202:	701a      	strb	r2, [r3, #0]
                if (effect_mode_spi >= 5) effect_mode_spi = 0;
 8002204:	4b16      	ldr	r3, [pc, #88]	@ (8002260 <HAL_UART_RxCpltCallback+0xc0>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b04      	cmp	r3, #4
 800220c:	d915      	bls.n	800223a <HAL_UART_RxCpltCallback+0x9a>
 800220e:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <HAL_UART_RxCpltCallback+0xc0>)
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
                break;
 8002214:	e011      	b.n	800223a <HAL_UART_RxCpltCallback+0x9a>
            case '2':
                effect_mode_uart++;
 8002216:	4b13      	ldr	r3, [pc, #76]	@ (8002264 <HAL_UART_RxCpltCallback+0xc4>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	3301      	adds	r3, #1
 800221e:	b2da      	uxtb	r2, r3
 8002220:	4b10      	ldr	r3, [pc, #64]	@ (8002264 <HAL_UART_RxCpltCallback+0xc4>)
 8002222:	701a      	strb	r2, [r3, #0]
                if (effect_mode_uart >= 5) effect_mode_uart = 0;
 8002224:	4b0f      	ldr	r3, [pc, #60]	@ (8002264 <HAL_UART_RxCpltCallback+0xc4>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b04      	cmp	r3, #4
 800222c:	d907      	bls.n	800223e <HAL_UART_RxCpltCallback+0x9e>
 800222e:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <HAL_UART_RxCpltCallback+0xc4>)
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
                break;
 8002234:	e003      	b.n	800223e <HAL_UART_RxCpltCallback+0x9e>
            case 'r':
            case 'R':
                break;
 8002236:	bf00      	nop
 8002238:	e002      	b.n	8002240 <HAL_UART_RxCpltCallback+0xa0>
                break;
 800223a:	bf00      	nop
 800223c:	e000      	b.n	8002240 <HAL_UART_RxCpltCallback+0xa0>
                break;
 800223e:	bf00      	nop
        }
        HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 8002240:	2201      	movs	r2, #1
 8002242:	4904      	ldr	r1, [pc, #16]	@ (8002254 <HAL_UART_RxCpltCallback+0xb4>)
 8002244:	4808      	ldr	r0, [pc, #32]	@ (8002268 <HAL_UART_RxCpltCallback+0xc8>)
 8002246:	f003 ff03 	bl	8006050 <HAL_UART_Receive_IT>
    }
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20001ac2 	.word	0x20001ac2
 8002258:	20000020 	.word	0x20000020
 800225c:	40004400 	.word	0x40004400
 8002260:	20001ac0 	.word	0x20001ac0
 8002264:	20001ac1 	.word	0x20001ac1
 8002268:	20001d5c 	.word	0x20001d5c

0800226c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002270:	f000 ff6a 	bl	8003148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002274:	f000 f82c 	bl	80022d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002278:	f000 faa6 	bl	80027c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800227c:	f000 fa5e 	bl	800273c <MX_DMA_Init>
  MX_SPI3_Init();
 8002280:	f000 f934 	bl	80024ec <MX_SPI3_Init>
  MX_USART6_Init();
 8002284:	f000 fa2c 	bl	80026e0 <MX_USART6_Init>
  MX_ADC1_Init();
 8002288:	f000 f88c 	bl	80023a4 <MX_ADC1_Init>
  MX_TIM2_Init();
 800228c:	f000 f964 	bl	8002558 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002290:	f000 f9fc 	bl	800268c <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8002294:	f000 f8d8 	bl	8002448 <MX_ADC2_Init>
  MX_TIM3_Init();
 8002298:	f000 f9aa 	bl	80025f0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 800229c:	f7fe fea8 	bl	8000ff0 <led_init>

  // Bắt đầu Timer 2 (để tạo nhịp)
  HAL_TIM_Base_Start(&htim2);
 80022a0:	480a      	ldr	r0, [pc, #40]	@ (80022cc <main+0x60>)
 80022a2:	f003 fb99 	bl	80059d8 <HAL_TIM_Base_Start>
  audio_init();
 80022a6:	f7ff fd9f 	bl	8001de8 <audio_init>
  bluetooth_init();
 80022aa:	f7ff ff51 	bl	8002150 <bluetooth_init>

  knob_init();
 80022ae:	f7fe fd63 	bl	8000d78 <knob_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Biến dùng để đếm thời gian tự chuyển hiệu ứng
  while (1)
  {
	  brightness_update();
 80022b2:	f7fe fd73 	bl	8000d9c <brightness_update>
	  bluetooth_check_connection();
 80022b6:	f7ff ff59 	bl	800216c <bluetooth_check_connection>
	  process_audio_data();
 80022ba:	f7ff fdab 	bl	8001e14 <process_audio_data>
	  button_scan();
 80022be:	f7ff fec1 	bl	8002044 <button_scan>
	  //effect_falling_rain(audio_peak_val, audio_peak_hz, 40);
	  // effect_fire(smoothed_val);
	  //effect_center_pulse(smoothed_val, hz);

	   // 4. Nghỉ cực ngắn để giảm tải CPU (giúp DMA chạy ổn định hơn)
	   HAL_Delay(1);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f000 ffb2 	bl	800322c <HAL_Delay>
	  brightness_update();
 80022c8:	bf00      	nop
 80022ca:	e7f2      	b.n	80022b2 <main+0x46>
 80022cc:	20001ccc 	.word	0x20001ccc

080022d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b094      	sub	sp, #80	@ 0x50
 80022d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d6:	f107 0320 	add.w	r3, r7, #32
 80022da:	2230      	movs	r2, #48	@ 0x30
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f007 f825 	bl	800932e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022e4:	f107 030c 	add.w	r3, r7, #12
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f4:	2300      	movs	r3, #0
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	4b28      	ldr	r3, [pc, #160]	@ (800239c <SystemClock_Config+0xcc>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fc:	4a27      	ldr	r2, [pc, #156]	@ (800239c <SystemClock_Config+0xcc>)
 80022fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002302:	6413      	str	r3, [r2, #64]	@ 0x40
 8002304:	4b25      	ldr	r3, [pc, #148]	@ (800239c <SystemClock_Config+0xcc>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002310:	2300      	movs	r3, #0
 8002312:	607b      	str	r3, [r7, #4]
 8002314:	4b22      	ldr	r3, [pc, #136]	@ (80023a0 <SystemClock_Config+0xd0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <SystemClock_Config+0xd0>)
 800231a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	4b1f      	ldr	r3, [pc, #124]	@ (80023a0 <SystemClock_Config+0xd0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002328:	607b      	str	r3, [r7, #4]
 800232a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800232c:	2302      	movs	r3, #2
 800232e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002330:	2301      	movs	r3, #1
 8002332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002334:	2310      	movs	r3, #16
 8002336:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002338:	2302      	movs	r3, #2
 800233a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800233c:	2300      	movs	r3, #0
 800233e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002340:	2308      	movs	r3, #8
 8002342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002344:	23a8      	movs	r3, #168	@ 0xa8
 8002346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002348:	2302      	movs	r3, #2
 800234a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800234c:	2304      	movs	r3, #4
 800234e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002350:	f107 0320 	add.w	r3, r7, #32
 8002354:	4618      	mov	r0, r3
 8002356:	f002 fad5 	bl	8004904 <HAL_RCC_OscConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002360:	f000 fac6 	bl	80028f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002364:	230f      	movs	r3, #15
 8002366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002368:	2302      	movs	r3, #2
 800236a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002370:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002374:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800237a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	2105      	movs	r1, #5
 8002382:	4618      	mov	r0, r3
 8002384:	f002 fd36 	bl	8004df4 <HAL_RCC_ClockConfig>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800238e:	f000 faaf 	bl	80028f0 <Error_Handler>
  }
}
 8002392:	bf00      	nop
 8002394:	3750      	adds	r7, #80	@ 0x50
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800
 80023a0:	40007000 	.word	0x40007000

080023a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023aa:	463b      	mov	r3, r7
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80023b6:	4b22      	ldr	r3, [pc, #136]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023b8:	4a22      	ldr	r2, [pc, #136]	@ (8002444 <MX_ADC1_Init+0xa0>)
 80023ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023bc:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80023ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80023de:	4b18      	ldr	r3, [pc, #96]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80023e6:	4b16      	ldr	r3, [pc, #88]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023e8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80023ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <MX_ADC1_Init+0x9c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002402:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <MX_ADC1_Init+0x9c>)
 8002404:	2201      	movs	r2, #1
 8002406:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002408:	480d      	ldr	r0, [pc, #52]	@ (8002440 <MX_ADC1_Init+0x9c>)
 800240a:	f000 ff33 	bl	8003274 <HAL_ADC_Init>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8002414:	f000 fa6c 	bl	80028f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002418:	2300      	movs	r3, #0
 800241a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800241c:	2301      	movs	r3, #1
 800241e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002420:	2301      	movs	r3, #1
 8002422:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002424:	463b      	mov	r3, r7
 8002426:	4619      	mov	r1, r3
 8002428:	4805      	ldr	r0, [pc, #20]	@ (8002440 <MX_ADC1_Init+0x9c>)
 800242a:	f001 f8e9 	bl	8003600 <HAL_ADC_ConfigChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002434:	f000 fa5c 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002438:	bf00      	nop
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20001ac4 	.word	0x20001ac4
 8002444:	40012000 	.word	0x40012000

08002448 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800244e:	463b      	mov	r3, r7
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800245a:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 800245c:	4a22      	ldr	r2, [pc, #136]	@ (80024e8 <MX_ADC2_Init+0xa0>)
 800245e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002460:	4b20      	ldr	r3, [pc, #128]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 8002462:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002466:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002468:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800246e:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 8002470:	2200      	movs	r2, #0
 8002472:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002474:	4b1b      	ldr	r3, [pc, #108]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 8002476:	2200      	movs	r2, #0
 8002478:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800247a:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002482:	4b18      	ldr	r3, [pc, #96]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 8002484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002488:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 800248c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002490:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002492:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 8002494:	2200      	movs	r2, #0
 8002496:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002498:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 800249a:	2201      	movs	r2, #1
 800249c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800249e:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024a6:	4b0f      	ldr	r3, [pc, #60]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 80024a8:	2201      	movs	r2, #1
 80024aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024ac:	480d      	ldr	r0, [pc, #52]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 80024ae:	f000 fee1 	bl	8003274 <HAL_ADC_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80024b8:	f000 fa1a 	bl	80028f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80024bc:	2301      	movs	r3, #1
 80024be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80024c0:	2301      	movs	r3, #1
 80024c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024c8:	463b      	mov	r3, r7
 80024ca:	4619      	mov	r1, r3
 80024cc:	4805      	ldr	r0, [pc, #20]	@ (80024e4 <MX_ADC2_Init+0x9c>)
 80024ce:	f001 f897 	bl	8003600 <HAL_ADC_ConfigChannel>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80024d8:	f000 fa0a 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80024dc:	bf00      	nop
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20001b0c 	.word	0x20001b0c
 80024e8:	40012100 	.word	0x40012100

080024ec <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80024f0:	4b17      	ldr	r3, [pc, #92]	@ (8002550 <MX_SPI3_Init+0x64>)
 80024f2:	4a18      	ldr	r2, [pc, #96]	@ (8002554 <MX_SPI3_Init+0x68>)
 80024f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80024f6:	4b16      	ldr	r3, [pc, #88]	@ (8002550 <MX_SPI3_Init+0x64>)
 80024f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80024fe:	4b14      	ldr	r3, [pc, #80]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002504:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002506:	2200      	movs	r2, #0
 8002508:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800250a:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <MX_SPI3_Init+0x64>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002510:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002512:	2200      	movs	r2, #0
 8002514:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002516:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002518:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800251c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800251e:	4b0c      	ldr	r3, [pc, #48]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002520:	2218      	movs	r2, #24
 8002522:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002524:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002526:	2200      	movs	r2, #0
 8002528:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800252a:	4b09      	ldr	r3, [pc, #36]	@ (8002550 <MX_SPI3_Init+0x64>)
 800252c:	2200      	movs	r2, #0
 800252e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002530:	4b07      	ldr	r3, [pc, #28]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002532:	2200      	movs	r2, #0
 8002534:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <MX_SPI3_Init+0x64>)
 8002538:	220a      	movs	r2, #10
 800253a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800253c:	4804      	ldr	r0, [pc, #16]	@ (8002550 <MX_SPI3_Init+0x64>)
 800253e:	f002 fe39 	bl	80051b4 <HAL_SPI_Init>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002548:	f000 f9d2 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800254c:	bf00      	nop
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20001c14 	.word	0x20001c14
 8002554:	40003c00 	.word	0x40003c00

08002558 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	f107 0308 	add.w	r3, r7, #8
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800256c:	463b      	mov	r3, r7
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002574:	4b1d      	ldr	r3, [pc, #116]	@ (80025ec <MX_TIM2_Init+0x94>)
 8002576:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800257a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800257c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <MX_TIM2_Init+0x94>)
 800257e:	2200      	movs	r2, #0
 8002580:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002582:	4b1a      	ldr	r3, [pc, #104]	@ (80025ec <MX_TIM2_Init+0x94>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 8002588:	4b18      	ldr	r3, [pc, #96]	@ (80025ec <MX_TIM2_Init+0x94>)
 800258a:	f240 5214 	movw	r2, #1300	@ 0x514
 800258e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002590:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <MX_TIM2_Init+0x94>)
 8002592:	2200      	movs	r2, #0
 8002594:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002596:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <MX_TIM2_Init+0x94>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800259c:	4813      	ldr	r0, [pc, #76]	@ (80025ec <MX_TIM2_Init+0x94>)
 800259e:	f003 f9cb 	bl	8005938 <HAL_TIM_Base_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80025a8:	f000 f9a2 	bl	80028f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025b2:	f107 0308 	add.w	r3, r7, #8
 80025b6:	4619      	mov	r1, r3
 80025b8:	480c      	ldr	r0, [pc, #48]	@ (80025ec <MX_TIM2_Init+0x94>)
 80025ba:	f003 fa75 	bl	8005aa8 <HAL_TIM_ConfigClockSource>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80025c4:	f000 f994 	bl	80028f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025c8:	2320      	movs	r3, #32
 80025ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025d0:	463b      	mov	r3, r7
 80025d2:	4619      	mov	r1, r3
 80025d4:	4805      	ldr	r0, [pc, #20]	@ (80025ec <MX_TIM2_Init+0x94>)
 80025d6:	f003 fc6f 	bl	8005eb8 <HAL_TIMEx_MasterConfigSynchronization>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025e0:	f000 f986 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025e4:	bf00      	nop
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20001ccc 	.word	0x20001ccc

080025f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f6:	f107 0308 	add.w	r3, r7, #8
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	609a      	str	r2, [r3, #8]
 8002602:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002604:	463b      	mov	r3, r7
 8002606:	2200      	movs	r2, #0
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800260c:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <MX_TIM3_Init+0x94>)
 800260e:	4a1e      	ldr	r2, [pc, #120]	@ (8002688 <MX_TIM3_Init+0x98>)
 8002610:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4199;
 8002612:	4b1c      	ldr	r3, [pc, #112]	@ (8002684 <MX_TIM3_Init+0x94>)
 8002614:	f241 0267 	movw	r2, #4199	@ 0x1067
 8002618:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800261a:	4b1a      	ldr	r3, [pc, #104]	@ (8002684 <MX_TIM3_Init+0x94>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002620:	4b18      	ldr	r3, [pc, #96]	@ (8002684 <MX_TIM3_Init+0x94>)
 8002622:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002626:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002628:	4b16      	ldr	r3, [pc, #88]	@ (8002684 <MX_TIM3_Init+0x94>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <MX_TIM3_Init+0x94>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002634:	4813      	ldr	r0, [pc, #76]	@ (8002684 <MX_TIM3_Init+0x94>)
 8002636:	f003 f97f 	bl	8005938 <HAL_TIM_Base_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002640:	f000 f956 	bl	80028f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002648:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800264a:	f107 0308 	add.w	r3, r7, #8
 800264e:	4619      	mov	r1, r3
 8002650:	480c      	ldr	r0, [pc, #48]	@ (8002684 <MX_TIM3_Init+0x94>)
 8002652:	f003 fa29 	bl	8005aa8 <HAL_TIM_ConfigClockSource>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800265c:	f000 f948 	bl	80028f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002660:	2320      	movs	r3, #32
 8002662:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002664:	2380      	movs	r3, #128	@ 0x80
 8002666:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002668:	463b      	mov	r3, r7
 800266a:	4619      	mov	r1, r3
 800266c:	4805      	ldr	r0, [pc, #20]	@ (8002684 <MX_TIM3_Init+0x94>)
 800266e:	f003 fc23 	bl	8005eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002678:	f000 f93a 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800267c:	bf00      	nop
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20001d14 	.word	0x20001d14
 8002688:	40000400 	.word	0x40000400

0800268c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002690:	4b11      	ldr	r3, [pc, #68]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 8002692:	4a12      	ldr	r2, [pc, #72]	@ (80026dc <MX_USART2_UART_Init+0x50>)
 8002694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002696:	4b10      	ldr	r3, [pc, #64]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 8002698:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800269c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800269e:	4b0e      	ldr	r3, [pc, #56]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026a4:	4b0c      	ldr	r3, [pc, #48]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026aa:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026b0:	4b09      	ldr	r3, [pc, #36]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026b2:	220c      	movs	r2, #12
 80026b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026b6:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026be:	2200      	movs	r2, #0
 80026c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026c2:	4805      	ldr	r0, [pc, #20]	@ (80026d8 <MX_USART2_UART_Init+0x4c>)
 80026c4:	f003 fc74 	bl	8005fb0 <HAL_UART_Init>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026ce:	f000 f90f 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20001d5c 	.word	0x20001d5c
 80026dc:	40004400 	.word	0x40004400

080026e0 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 80026e4:	4b12      	ldr	r3, [pc, #72]	@ (8002730 <MX_USART6_Init+0x50>)
 80026e6:	4a13      	ldr	r2, [pc, #76]	@ (8002734 <MX_USART6_Init+0x54>)
 80026e8:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 2625000;
 80026ea:	4b11      	ldr	r3, [pc, #68]	@ (8002730 <MX_USART6_Init+0x50>)
 80026ec:	4a12      	ldr	r2, [pc, #72]	@ (8002738 <MX_USART6_Init+0x58>)
 80026ee:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_9B;
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <MX_USART6_Init+0x50>)
 80026f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026f6:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <MX_USART6_Init+0x50>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 80026fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <MX_USART6_Init+0x50>)
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 8002704:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <MX_USART6_Init+0x50>)
 8002706:	2208      	movs	r2, #8
 8002708:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 800270a:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <MX_USART6_Init+0x50>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 8002710:	4b07      	ldr	r3, [pc, #28]	@ (8002730 <MX_USART6_Init+0x50>)
 8002712:	2200      	movs	r2, #0
 8002714:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8002716:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <MX_USART6_Init+0x50>)
 8002718:	2200      	movs	r2, #0
 800271a:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 800271c:	4804      	ldr	r0, [pc, #16]	@ (8002730 <MX_USART6_Init+0x50>)
 800271e:	f004 fbcf 	bl	8006ec0 <HAL_USART_Init>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_USART6_Init+0x4c>
  {
    Error_Handler();
 8002728:	f000 f8e2 	bl	80028f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800272c:	bf00      	nop
 800272e:	bd80      	pop	{r7, pc}
 8002730:	20001da4 	.word	0x20001da4
 8002734:	40011400 	.word	0x40011400
 8002738:	00280de8 	.word	0x00280de8

0800273c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	607b      	str	r3, [r7, #4]
 8002746:	4b1f      	ldr	r3, [pc, #124]	@ (80027c4 <MX_DMA_Init+0x88>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <MX_DMA_Init+0x88>)
 800274c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002750:	6313      	str	r3, [r2, #48]	@ 0x30
 8002752:	4b1c      	ldr	r3, [pc, #112]	@ (80027c4 <MX_DMA_Init+0x88>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	4b18      	ldr	r3, [pc, #96]	@ (80027c4 <MX_DMA_Init+0x88>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	4a17      	ldr	r2, [pc, #92]	@ (80027c4 <MX_DMA_Init+0x88>)
 8002768:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800276c:	6313      	str	r3, [r2, #48]	@ 0x30
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <MX_DMA_Init+0x88>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800277a:	2200      	movs	r2, #0
 800277c:	2100      	movs	r1, #0
 800277e:	2010      	movs	r0, #16
 8002780:	f001 fab9 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002784:	2010      	movs	r0, #16
 8002786:	f001 fad2 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800278a:	2200      	movs	r2, #0
 800278c:	2100      	movs	r1, #0
 800278e:	2038      	movs	r0, #56	@ 0x38
 8002790:	f001 fab1 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002794:	2038      	movs	r0, #56	@ 0x38
 8002796:	f001 faca 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800279a:	2200      	movs	r2, #0
 800279c:	2100      	movs	r1, #0
 800279e:	203a      	movs	r0, #58	@ 0x3a
 80027a0:	f001 faa9 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80027a4:	203a      	movs	r0, #58	@ 0x3a
 80027a6:	f001 fac2 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2100      	movs	r1, #0
 80027ae:	2045      	movs	r0, #69	@ 0x45
 80027b0:	f001 faa1 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80027b4:	2045      	movs	r0, #69	@ 0x45
 80027b6:	f001 faba 	bl	8003d2e <HAL_NVIC_EnableIRQ>

}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023800 	.word	0x40023800

080027c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b08a      	sub	sp, #40	@ 0x28
 80027cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ce:	f107 0314 	add.w	r3, r7, #20
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	605a      	str	r2, [r3, #4]
 80027d8:	609a      	str	r2, [r3, #8]
 80027da:	60da      	str	r2, [r3, #12]
 80027dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	4b39      	ldr	r3, [pc, #228]	@ (80028c8 <MX_GPIO_Init+0x100>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	4a38      	ldr	r2, [pc, #224]	@ (80028c8 <MX_GPIO_Init+0x100>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ee:	4b36      	ldr	r3, [pc, #216]	@ (80028c8 <MX_GPIO_Init+0x100>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	613b      	str	r3, [r7, #16]
 80027f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	4b32      	ldr	r3, [pc, #200]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a31      	ldr	r2, [pc, #196]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002804:	f043 0304 	orr.w	r3, r3, #4
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b2f      	ldr	r3, [pc, #188]	@ (80028c8 <MX_GPIO_Init+0x100>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0304 	and.w	r3, r3, #4
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	4b2b      	ldr	r3, [pc, #172]	@ (80028c8 <MX_GPIO_Init+0x100>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	4a2a      	ldr	r2, [pc, #168]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002820:	f043 0302 	orr.w	r3, r3, #2
 8002824:	6313      	str	r3, [r2, #48]	@ 0x30
 8002826:	4b28      	ldr	r3, [pc, #160]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a23      	ldr	r2, [pc, #140]	@ (80028c8 <MX_GPIO_Init+0x100>)
 800283c:	f043 0310 	orr.w	r3, r3, #16
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b21      	ldr	r3, [pc, #132]	@ (80028c8 <MX_GPIO_Init+0x100>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_LED_GPIO_Port, BT_LED_Pin, GPIO_PIN_RESET);
 800284e:	2200      	movs	r2, #0
 8002850:	2140      	movs	r1, #64	@ 0x40
 8002852:	481e      	ldr	r0, [pc, #120]	@ (80028cc <MX_GPIO_Init+0x104>)
 8002854:	f002 f83c 	bl	80048d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT_LED_Pin */
  GPIO_InitStruct.Pin = BT_LED_Pin;
 8002858:	2340      	movs	r3, #64	@ 0x40
 800285a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285c:	2301      	movs	r3, #1
 800285e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002860:	2300      	movs	r3, #0
 8002862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_LED_GPIO_Port, &GPIO_InitStruct);
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	4619      	mov	r1, r3
 800286e:	4817      	ldr	r0, [pc, #92]	@ (80028cc <MX_GPIO_Init+0x104>)
 8002870:	f001 fe7a 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_STATE_Pin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 8002874:	2310      	movs	r3, #16
 8002876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002878:	2300      	movs	r3, #0
 800287a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800287c:	2302      	movs	r3, #2
 800287e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	4619      	mov	r1, r3
 8002886:	4812      	ldr	r0, [pc, #72]	@ (80028d0 <MX_GPIO_Init+0x108>)
 8002888:	f001 fe6e 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RESET_Pin */
  GPIO_InitStruct.Pin = BTN_RESET_Pin;
 800288c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002892:	2300      	movs	r3, #0
 8002894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002896:	2302      	movs	r3, #2
 8002898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_RESET_GPIO_Port, &GPIO_InitStruct);
 800289a:	f107 0314 	add.w	r3, r7, #20
 800289e:	4619      	mov	r1, r3
 80028a0:	480c      	ldr	r0, [pc, #48]	@ (80028d4 <MX_GPIO_Init+0x10c>)
 80028a2:	f001 fe61 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_SPI_Pin BTN_USART_Pin */
  GPIO_InitStruct.Pin = BTN_SPI_Pin|BTN_USART_Pin;
 80028a6:	2303      	movs	r3, #3
 80028a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028ae:	2302      	movs	r3, #2
 80028b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028b2:	f107 0314 	add.w	r3, r7, #20
 80028b6:	4619      	mov	r1, r3
 80028b8:	4807      	ldr	r0, [pc, #28]	@ (80028d8 <MX_GPIO_Init+0x110>)
 80028ba:	f001 fe55 	bl	8004568 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80028be:	bf00      	nop
 80028c0:	3728      	adds	r7, #40	@ 0x28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020000 	.word	0x40020000
 80028d0:	40020800 	.word	0x40020800
 80028d4:	40020400 	.word	0x40020400
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028f4:	b672      	cpsid	i
}
 80028f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028f8:	bf00      	nop
 80028fa:	e7fd      	b.n	80028f8 <Error_Handler+0x8>

080028fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	607b      	str	r3, [r7, #4]
 8002906:	4b10      	ldr	r3, [pc, #64]	@ (8002948 <HAL_MspInit+0x4c>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	4a0f      	ldr	r2, [pc, #60]	@ (8002948 <HAL_MspInit+0x4c>)
 800290c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002910:	6453      	str	r3, [r2, #68]	@ 0x44
 8002912:	4b0d      	ldr	r3, [pc, #52]	@ (8002948 <HAL_MspInit+0x4c>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800291a:	607b      	str	r3, [r7, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800291e:	2300      	movs	r3, #0
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <HAL_MspInit+0x4c>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	4a08      	ldr	r2, [pc, #32]	@ (8002948 <HAL_MspInit+0x4c>)
 8002928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800292c:	6413      	str	r3, [r2, #64]	@ 0x40
 800292e:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <HAL_MspInit+0x4c>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	40023800 	.word	0x40023800

0800294c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08c      	sub	sp, #48	@ 0x30
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a5e      	ldr	r2, [pc, #376]	@ (8002ae4 <HAL_ADC_MspInit+0x198>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d158      	bne.n	8002a20 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
 8002972:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002976:	4a5c      	ldr	r2, [pc, #368]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297c:	6453      	str	r3, [r2, #68]	@ 0x44
 800297e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	4b56      	ldr	r3, [pc, #344]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	4a55      	ldr	r2, [pc, #340]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	6313      	str	r3, [r2, #48]	@ 0x30
 800299a:	4b53      	ldr	r3, [pc, #332]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029a6:	2301      	movs	r3, #1
 80029a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029aa:	2303      	movs	r3, #3
 80029ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	f107 031c 	add.w	r3, r7, #28
 80029b6:	4619      	mov	r1, r3
 80029b8:	484c      	ldr	r0, [pc, #304]	@ (8002aec <HAL_ADC_MspInit+0x1a0>)
 80029ba:	f001 fdd5 	bl	8004568 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80029be:	4b4c      	ldr	r3, [pc, #304]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029c0:	4a4c      	ldr	r2, [pc, #304]	@ (8002af4 <HAL_ADC_MspInit+0x1a8>)
 80029c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80029c4:	4b4a      	ldr	r3, [pc, #296]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ca:	4b49      	ldr	r3, [pc, #292]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029d0:	4b47      	ldr	r3, [pc, #284]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029d6:	4b46      	ldr	r3, [pc, #280]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029de:	4b44      	ldr	r3, [pc, #272]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029e6:	4b42      	ldr	r3, [pc, #264]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029ee:	4b40      	ldr	r3, [pc, #256]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029f6:	4b3e      	ldr	r3, [pc, #248]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029fc:	4b3c      	ldr	r3, [pc, #240]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a02:	483b      	ldr	r0, [pc, #236]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 8002a04:	f001 f9ae 	bl	8003d64 <HAL_DMA_Init>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002a0e:	f7ff ff6f 	bl	80028f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a36      	ldr	r2, [pc, #216]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 8002a16:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a18:	4a35      	ldr	r2, [pc, #212]	@ (8002af0 <HAL_ADC_MspInit+0x1a4>)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002a1e:	e05d      	b.n	8002adc <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a34      	ldr	r2, [pc, #208]	@ (8002af8 <HAL_ADC_MspInit+0x1ac>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d158      	bne.n	8002adc <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	4a2d      	ldr	r2, [pc, #180]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a42:	613b      	str	r3, [r7, #16]
 8002a44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	4b27      	ldr	r3, [pc, #156]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	4a26      	ldr	r2, [pc, #152]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a56:	4b24      	ldr	r3, [pc, #144]	@ (8002ae8 <HAL_ADC_MspInit+0x19c>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a62:	2302      	movs	r3, #2
 8002a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a66:	2303      	movs	r3, #3
 8002a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6e:	f107 031c 	add.w	r3, r7, #28
 8002a72:	4619      	mov	r1, r3
 8002a74:	481d      	ldr	r0, [pc, #116]	@ (8002aec <HAL_ADC_MspInit+0x1a0>)
 8002a76:	f001 fd77 	bl	8004568 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a7c:	4a20      	ldr	r2, [pc, #128]	@ (8002b00 <HAL_ADC_MspInit+0x1b4>)
 8002a7e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8002a80:	4b1e      	ldr	r3, [pc, #120]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a82:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a86:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a9a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a9c:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002a9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002aa2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002aa4:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002aa6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aaa:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002aac:	4b13      	ldr	r3, [pc, #76]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002aae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ab2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002ab4:	4b11      	ldr	r3, [pc, #68]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aba:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002ac0:	480e      	ldr	r0, [pc, #56]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002ac2:	f001 f94f 	bl	8003d64 <HAL_DMA_Init>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8002acc:	f7ff ff10 	bl	80028f0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002ad4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ad6:	4a09      	ldr	r2, [pc, #36]	@ (8002afc <HAL_ADC_MspInit+0x1b0>)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002adc:	bf00      	nop
 8002ade:	3730      	adds	r7, #48	@ 0x30
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40012000 	.word	0x40012000
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	40020000 	.word	0x40020000
 8002af0:	20001b54 	.word	0x20001b54
 8002af4:	40026410 	.word	0x40026410
 8002af8:	40012100 	.word	0x40012100
 8002afc:	20001bb4 	.word	0x20001bb4
 8002b00:	40026440 	.word	0x40026440

08002b04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08a      	sub	sp, #40	@ 0x28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0c:	f107 0314 	add.w	r3, r7, #20
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	605a      	str	r2, [r3, #4]
 8002b16:	609a      	str	r2, [r3, #8]
 8002b18:	60da      	str	r2, [r3, #12]
 8002b1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a43      	ldr	r2, [pc, #268]	@ (8002c30 <HAL_SPI_MspInit+0x12c>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d17f      	bne.n	8002c26 <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	4b42      	ldr	r3, [pc, #264]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	4a41      	ldr	r2, [pc, #260]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b36:	4b3f      	ldr	r3, [pc, #252]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b3b      	ldr	r3, [pc, #236]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b52:	4b38      	ldr	r3, [pc, #224]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b56:	f003 0304 	and.w	r3, r3, #4
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	4a33      	ldr	r2, [pc, #204]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6e:	4b31      	ldr	r3, [pc, #196]	@ (8002c34 <HAL_SPI_MspInit+0x130>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	60bb      	str	r3, [r7, #8]
 8002b78:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b80:	2302      	movs	r3, #2
 8002b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b8c:	2306      	movs	r3, #6
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b90:	f107 0314 	add.w	r3, r7, #20
 8002b94:	4619      	mov	r1, r3
 8002b96:	4828      	ldr	r0, [pc, #160]	@ (8002c38 <HAL_SPI_MspInit+0x134>)
 8002b98:	f001 fce6 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b9c:	2320      	movs	r3, #32
 8002b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002bac:	2306      	movs	r3, #6
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb0:	f107 0314 	add.w	r3, r7, #20
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4821      	ldr	r0, [pc, #132]	@ (8002c3c <HAL_SPI_MspInit+0x138>)
 8002bb8:	f001 fcd6 	bl	8004568 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002bbc:	4b20      	ldr	r3, [pc, #128]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bbe:	4a21      	ldr	r2, [pc, #132]	@ (8002c44 <HAL_SPI_MspInit+0x140>)
 8002bc0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bca:	2240      	movs	r2, #64	@ 0x40
 8002bcc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bce:	4b1c      	ldr	r3, [pc, #112]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bda:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bdc:	4b18      	ldr	r3, [pc, #96]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002be2:	4b17      	ldr	r3, [pc, #92]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002be8:	4b15      	ldr	r3, [pc, #84]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bee:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bf4:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002bfa:	4811      	ldr	r0, [pc, #68]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002bfc:	f001 f8b2 	bl	8003d64 <HAL_DMA_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002c06:	f7ff fe73 	bl	80028f0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002c0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8002c10:	4a0b      	ldr	r2, [pc, #44]	@ (8002c40 <HAL_SPI_MspInit+0x13c>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2033      	movs	r0, #51	@ 0x33
 8002c1c:	f001 f86b 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002c20:	2033      	movs	r0, #51	@ 0x33
 8002c22:	f001 f884 	bl	8003d2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002c26:	bf00      	nop
 8002c28:	3728      	adds	r7, #40	@ 0x28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40003c00 	.word	0x40003c00
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40020800 	.word	0x40020800
 8002c3c:	40020400 	.word	0x40020400
 8002c40:	20001c6c 	.word	0x20001c6c
 8002c44:	40026088 	.word	0x40026088

08002c48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c58:	d10e      	bne.n	8002c78 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b13      	ldr	r3, [pc, #76]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	4a12      	ldr	r2, [pc, #72]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c6a:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c76:	e012      	b.n	8002c9e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x68>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d10d      	bne.n	8002c9e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	4b09      	ldr	r3, [pc, #36]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	4a08      	ldr	r2, [pc, #32]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c8c:	f043 0302 	orr.w	r3, r3, #2
 8002c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c92:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_TIM_Base_MspInit+0x64>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
}
 8002c9e:	bf00      	nop
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40000400 	.word	0x40000400

08002cb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08a      	sub	sp, #40	@ 0x28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	f107 0314 	add.w	r3, r7, #20
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d48 <HAL_UART_MspInit+0x94>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d133      	bne.n	8002d3e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	4b1c      	ldr	r3, [pc, #112]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	4a1b      	ldr	r2, [pc, #108]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ce6:	4b19      	ldr	r3, [pc, #100]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	4b15      	ldr	r3, [pc, #84]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	4a14      	ldr	r2, [pc, #80]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d02:	4b12      	ldr	r3, [pc, #72]	@ (8002d4c <HAL_UART_MspInit+0x98>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d0e:	230c      	movs	r3, #12
 8002d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d12:	2302      	movs	r3, #2
 8002d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d1e:	2307      	movs	r3, #7
 8002d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d22:	f107 0314 	add.w	r3, r7, #20
 8002d26:	4619      	mov	r1, r3
 8002d28:	4809      	ldr	r0, [pc, #36]	@ (8002d50 <HAL_UART_MspInit+0x9c>)
 8002d2a:	f001 fc1d 	bl	8004568 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	2026      	movs	r0, #38	@ 0x26
 8002d34:	f000 ffdf 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d38:	2026      	movs	r0, #38	@ 0x26
 8002d3a:	f000 fff8 	bl	8003d2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	@ 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40004400 	.word	0x40004400
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40020000 	.word	0x40020000

08002d54 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08a      	sub	sp, #40	@ 0x28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	f107 0314 	add.w	r3, r7, #20
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
 8002d68:	60da      	str	r2, [r3, #12]
 8002d6a:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a34      	ldr	r2, [pc, #208]	@ (8002e44 <HAL_USART_MspInit+0xf0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d162      	bne.n	8002e3c <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	4b33      	ldr	r3, [pc, #204]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7e:	4a32      	ldr	r2, [pc, #200]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002d80:	f043 0320 	orr.w	r3, r3, #32
 8002d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d86:	4b30      	ldr	r3, [pc, #192]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8a:	f003 0320 	and.w	r3, r3, #32
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	4b2c      	ldr	r3, [pc, #176]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002d9c:	f043 0304 	orr.w	r3, r3, #4
 8002da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da2:	4b29      	ldr	r3, [pc, #164]	@ (8002e48 <HAL_USART_MspInit+0xf4>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002dae:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002dc0:	2308      	movs	r3, #8
 8002dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4820      	ldr	r0, [pc, #128]	@ (8002e4c <HAL_USART_MspInit+0xf8>)
 8002dcc:	f001 fbcc 	bl	8004568 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002dd2:	4a20      	ldr	r2, [pc, #128]	@ (8002e54 <HAL_USART_MspInit+0x100>)
 8002dd4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002dd8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002ddc:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dde:	4b1c      	ldr	r3, [pc, #112]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002de0:	2240      	movs	r2, #64	@ 0x40
 8002de2:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002dea:	4b19      	ldr	r3, [pc, #100]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002dec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002df0:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002df2:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df8:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002dfe:	4b14      	ldr	r3, [pc, #80]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e04:	4b12      	ldr	r3, [pc, #72]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e0a:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002e10:	480f      	ldr	r0, [pc, #60]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e12:	f000 ffa7 	bl	8003d64 <HAL_DMA_Init>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 8002e1c:	f7ff fd68 	bl	80028f0 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a0b      	ldr	r2, [pc, #44]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e24:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e26:	4a0a      	ldr	r2, [pc, #40]	@ (8002e50 <HAL_USART_MspInit+0xfc>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2100      	movs	r1, #0
 8002e30:	2047      	movs	r0, #71	@ 0x47
 8002e32:	f000 ff60 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002e36:	2047      	movs	r0, #71	@ 0x47
 8002e38:	f000 ff79 	bl	8003d2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002e3c:	bf00      	nop
 8002e3e:	3728      	adds	r7, #40	@ 0x28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40011400 	.word	0x40011400
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020800 	.word	0x40020800
 8002e50:	20001de8 	.word	0x20001de8
 8002e54:	400264a0 	.word	0x400264a0

08002e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <NMI_Handler+0x4>

08002e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e64:	bf00      	nop
 8002e66:	e7fd      	b.n	8002e64 <HardFault_Handler+0x4>

08002e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e6c:	bf00      	nop
 8002e6e:	e7fd      	b.n	8002e6c <MemManage_Handler+0x4>

08002e70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <BusFault_Handler+0x4>

08002e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <UsageFault_Handler+0x4>

08002e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eae:	f000 f99d 	bl	80031ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002ebc:	4802      	ldr	r0, [pc, #8]	@ (8002ec8 <DMA1_Stream5_IRQHandler+0x10>)
 8002ebe:	f001 f8e9 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20001c6c 	.word	0x20001c6c

08002ecc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ed0:	4802      	ldr	r0, [pc, #8]	@ (8002edc <USART2_IRQHandler+0x10>)
 8002ed2:	f003 f8e3 	bl	800609c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20001d5c 	.word	0x20001d5c

08002ee0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002ee4:	4802      	ldr	r0, [pc, #8]	@ (8002ef0 <SPI3_IRQHandler+0x10>)
 8002ee6:	f002 faa1 	bl	800542c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20001c14 	.word	0x20001c14

08002ef4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ef8:	4802      	ldr	r0, [pc, #8]	@ (8002f04 <DMA2_Stream0_IRQHandler+0x10>)
 8002efa:	f001 f8cb 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	20001b54 	.word	0x20001b54

08002f08 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002f0c:	4802      	ldr	r0, [pc, #8]	@ (8002f18 <DMA2_Stream2_IRQHandler+0x10>)
 8002f0e:	f001 f8c1 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20001bb4 	.word	0x20001bb4

08002f1c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002f20:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <DMA2_Stream6_IRQHandler+0x10>)
 8002f22:	f001 f8b7 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20001de8 	.word	0x20001de8

08002f30 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 8002f34:	4802      	ldr	r0, [pc, #8]	@ (8002f40 <USART6_IRQHandler+0x10>)
 8002f36:	f004 f885 	bl	8007044 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20001da4 	.word	0x20001da4

08002f44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return 1;
 8002f48:	2301      	movs	r3, #1
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <_kill>:

int _kill(int pid, int sig)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f5e:	f006 fa35 	bl	80093cc <__errno>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2216      	movs	r2, #22
 8002f66:	601a      	str	r2, [r3, #0]
  return -1;
 8002f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <_exit>:

void _exit (int status)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7ff ffe7 	bl	8002f54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f86:	bf00      	nop
 8002f88:	e7fd      	b.n	8002f86 <_exit+0x12>

08002f8a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	60f8      	str	r0, [r7, #12]
 8002f92:	60b9      	str	r1, [r7, #8]
 8002f94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	e00a      	b.n	8002fb2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f9c:	f3af 8000 	nop.w
 8002fa0:	4601      	mov	r1, r0
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	1c5a      	adds	r2, r3, #1
 8002fa6:	60ba      	str	r2, [r7, #8]
 8002fa8:	b2ca      	uxtb	r2, r1
 8002faa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	dbf0      	blt.n	8002f9c <_read+0x12>
  }

  return len;
 8002fba:	687b      	ldr	r3, [r7, #4]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	e009      	b.n	8002fea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	60ba      	str	r2, [r7, #8]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	dbf1      	blt.n	8002fd6 <_write+0x12>
  }
  return len;
 8002ff2:	687b      	ldr	r3, [r7, #4]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <_close>:

int _close(int file)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003024:	605a      	str	r2, [r3, #4]
  return 0;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <_isatty>:

int _isatty(int file)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800303c:	2301      	movs	r3, #1
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800304a:	b480      	push	{r7}
 800304c:	b085      	sub	sp, #20
 800304e:	af00      	add	r7, sp, #0
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	60b9      	str	r1, [r7, #8]
 8003054:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800306c:	4a14      	ldr	r2, [pc, #80]	@ (80030c0 <_sbrk+0x5c>)
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <_sbrk+0x60>)
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003078:	4b13      	ldr	r3, [pc, #76]	@ (80030c8 <_sbrk+0x64>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003080:	4b11      	ldr	r3, [pc, #68]	@ (80030c8 <_sbrk+0x64>)
 8003082:	4a12      	ldr	r2, [pc, #72]	@ (80030cc <_sbrk+0x68>)
 8003084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003086:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <_sbrk+0x64>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4413      	add	r3, r2
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	429a      	cmp	r2, r3
 8003092:	d207      	bcs.n	80030a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003094:	f006 f99a 	bl	80093cc <__errno>
 8003098:	4603      	mov	r3, r0
 800309a:	220c      	movs	r2, #12
 800309c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295
 80030a2:	e009      	b.n	80030b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030a4:	4b08      	ldr	r3, [pc, #32]	@ (80030c8 <_sbrk+0x64>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030aa:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <_sbrk+0x64>)
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a05      	ldr	r2, [pc, #20]	@ (80030c8 <_sbrk+0x64>)
 80030b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030b6:	68fb      	ldr	r3, [r7, #12]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20020000 	.word	0x20020000
 80030c4:	00000400 	.word	0x00000400
 80030c8:	20001e64 	.word	0x20001e64
 80030cc:	20001fb8 	.word	0x20001fb8

080030d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030d4:	4b06      	ldr	r3, [pc, #24]	@ (80030f0 <SystemInit+0x20>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030da:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <SystemInit+0x20>)
 80030dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80030f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800312c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80030f8:	f7ff ffea 	bl	80030d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030fc:	480c      	ldr	r0, [pc, #48]	@ (8003130 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030fe:	490d      	ldr	r1, [pc, #52]	@ (8003134 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003100:	4a0d      	ldr	r2, [pc, #52]	@ (8003138 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003104:	e002      	b.n	800310c <LoopCopyDataInit>

08003106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800310a:	3304      	adds	r3, #4

0800310c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800310c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800310e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003110:	d3f9      	bcc.n	8003106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003112:	4a0a      	ldr	r2, [pc, #40]	@ (800313c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003114:	4c0a      	ldr	r4, [pc, #40]	@ (8003140 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003118:	e001      	b.n	800311e <LoopFillZerobss>

0800311a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800311a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800311c:	3204      	adds	r2, #4

0800311e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800311e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003120:	d3fb      	bcc.n	800311a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003122:	f006 f959 	bl	80093d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003126:	f7ff f8a1 	bl	800226c <main>
  bx  lr    
 800312a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800312c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003134:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003138:	08027634 	.word	0x08027634
  ldr r2, =_sbss
 800313c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003140:	20001fb8 	.word	0x20001fb8

08003144 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003144:	e7fe      	b.n	8003144 <ADC_IRQHandler>
	...

08003148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800314c:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <HAL_Init+0x40>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a0d      	ldr	r2, [pc, #52]	@ (8003188 <HAL_Init+0x40>)
 8003152:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003156:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_Init+0x40>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a0a      	ldr	r2, [pc, #40]	@ (8003188 <HAL_Init+0x40>)
 800315e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003162:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003164:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <HAL_Init+0x40>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a07      	ldr	r2, [pc, #28]	@ (8003188 <HAL_Init+0x40>)
 800316a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800316e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003170:	2003      	movs	r0, #3
 8003172:	f000 fdb5 	bl	8003ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003176:	200f      	movs	r0, #15
 8003178:	f000 f808 	bl	800318c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800317c:	f7ff fbbe 	bl	80028fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023c00 	.word	0x40023c00

0800318c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003194:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <HAL_InitTick+0x54>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_InitTick+0x58>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	4619      	mov	r1, r3
 800319e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 fdcd 	bl	8003d4a <HAL_SYSTICK_Config>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00e      	b.n	80031d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b0f      	cmp	r3, #15
 80031be:	d80a      	bhi.n	80031d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031c0:	2200      	movs	r2, #0
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	f000 fd95 	bl	8003cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031cc:	4a06      	ldr	r2, [pc, #24]	@ (80031e8 <HAL_InitTick+0x5c>)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	e000      	b.n	80031d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20000024 	.word	0x20000024
 80031e4:	2000002c 	.word	0x2000002c
 80031e8:	20000028 	.word	0x20000028

080031ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031f0:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_IncTick+0x20>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_IncTick+0x24>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4413      	add	r3, r2
 80031fc:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <HAL_IncTick+0x24>)
 80031fe:	6013      	str	r3, [r2, #0]
}
 8003200:	bf00      	nop
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	2000002c 	.word	0x2000002c
 8003210:	20001e68 	.word	0x20001e68

08003214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return uwTick;
 8003218:	4b03      	ldr	r3, [pc, #12]	@ (8003228 <HAL_GetTick+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20001e68 	.word	0x20001e68

0800322c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003234:	f7ff ffee 	bl	8003214 <HAL_GetTick>
 8003238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003244:	d005      	beq.n	8003252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003246:	4b0a      	ldr	r3, [pc, #40]	@ (8003270 <HAL_Delay+0x44>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4413      	add	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003252:	bf00      	nop
 8003254:	f7ff ffde 	bl	8003214 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	429a      	cmp	r2, r3
 8003262:	d8f7      	bhi.n	8003254 <HAL_Delay+0x28>
  {
  }
}
 8003264:	bf00      	nop
 8003266:	bf00      	nop
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	2000002c 	.word	0x2000002c

08003274 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e033      	b.n	80032f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff fb5a 	bl	800294c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	f003 0310 	and.w	r3, r3, #16
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d118      	bne.n	80032e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032ba:	f023 0302 	bic.w	r3, r3, #2
 80032be:	f043 0202 	orr.w	r2, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 fabc 	bl	8003844 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	f023 0303 	bic.w	r3, r3, #3
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80032e2:	e001      	b.n	80032e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003316:	2b01      	cmp	r3, #1
 8003318:	d101      	bne.n	800331e <HAL_ADC_Start_DMA+0x22>
 800331a:	2302      	movs	r3, #2
 800331c:	e0eb      	b.n	80034f6 <HAL_ADC_Start_DMA+0x1fa>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b01      	cmp	r3, #1
 8003332:	d018      	beq.n	8003366 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0201 	orr.w	r2, r2, #1
 8003342:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003344:	4b6e      	ldr	r3, [pc, #440]	@ (8003500 <HAL_ADC_Start_DMA+0x204>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a6e      	ldr	r2, [pc, #440]	@ (8003504 <HAL_ADC_Start_DMA+0x208>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	0c9a      	lsrs	r2, r3, #18
 8003350:	4613      	mov	r3, r2
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	4413      	add	r3, r2
 8003356:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003358:	e002      	b.n	8003360 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	3b01      	subs	r3, #1
 800335e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f9      	bne.n	800335a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003370:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003374:	d107      	bne.n	8003386 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003384:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b01      	cmp	r3, #1
 8003392:	f040 80a3 	bne.w	80034dc <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800339e:	f023 0301 	bic.w	r3, r3, #1
 80033a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d007      	beq.n	80033c8 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033d4:	d106      	bne.n	80033e4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033da:	f023 0206 	bic.w	r2, r3, #6
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80033e2:	e002      	b.n	80033ea <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033f2:	4b45      	ldr	r3, [pc, #276]	@ (8003508 <HAL_ADC_Start_DMA+0x20c>)
 80033f4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033fa:	4a44      	ldr	r2, [pc, #272]	@ (800350c <HAL_ADC_Start_DMA+0x210>)
 80033fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003402:	4a43      	ldr	r2, [pc, #268]	@ (8003510 <HAL_ADC_Start_DMA+0x214>)
 8003404:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	4a42      	ldr	r2, [pc, #264]	@ (8003514 <HAL_ADC_Start_DMA+0x218>)
 800340c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003416:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003426:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003436:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	334c      	adds	r3, #76	@ 0x4c
 8003442:	4619      	mov	r1, r3
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f000 fd3a 	bl	8003ec0 <HAL_DMA_Start_IT>
 800344c:	4603      	mov	r3, r0
 800344e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	2b00      	cmp	r3, #0
 800345a:	d12a      	bne.n	80034b2 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a2d      	ldr	r2, [pc, #180]	@ (8003518 <HAL_ADC_Start_DMA+0x21c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d015      	beq.n	8003492 <HAL_ADC_Start_DMA+0x196>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a2c      	ldr	r2, [pc, #176]	@ (800351c <HAL_ADC_Start_DMA+0x220>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d105      	bne.n	800347c <HAL_ADC_Start_DMA+0x180>
 8003470:	4b25      	ldr	r3, [pc, #148]	@ (8003508 <HAL_ADC_Start_DMA+0x20c>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 031f 	and.w	r3, r3, #31
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a27      	ldr	r2, [pc, #156]	@ (8003520 <HAL_ADC_Start_DMA+0x224>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d136      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
 8003486:	4b20      	ldr	r3, [pc, #128]	@ (8003508 <HAL_ADC_Start_DMA+0x20c>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0310 	and.w	r3, r3, #16
 800348e:	2b00      	cmp	r3, #0
 8003490:	d130      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d129      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	e020      	b.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a18      	ldr	r2, [pc, #96]	@ (8003518 <HAL_ADC_Start_DMA+0x21c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d11b      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d114      	bne.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80034d8:	609a      	str	r2, [r3, #8]
 80034da:	e00b      	b.n	80034f4 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e0:	f043 0210 	orr.w	r2, r3, #16
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ec:	f043 0201 	orr.w	r2, r3, #1
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80034f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3720      	adds	r7, #32
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000024 	.word	0x20000024
 8003504:	431bde83 	.word	0x431bde83
 8003508:	40012300 	.word	0x40012300
 800350c:	08003a3d 	.word	0x08003a3d
 8003510:	08003af7 	.word	0x08003af7
 8003514:	08003b13 	.word	0x08003b13
 8003518:	40012000 	.word	0x40012000
 800351c:	40012100 	.word	0x40012100
 8003520:	40012200 	.word	0x40012200

08003524 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_ADC_Stop_DMA+0x1a>
 800353a:	2302      	movs	r3, #2
 800353c:	e048      	b.n	80035d0 <HAL_ADC_Stop_DMA+0xac>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d130      	bne.n	80035c6 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003572:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003578:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d10f      	bne.n	80035a2 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003586:	4618      	mov	r0, r3
 8003588:	f000 fcf2 	bl	8003f70 <HAL_DMA_Abort>
 800358c:	4603      	mov	r3, r0
 800358e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d005      	beq.n	80035a2 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 80035b0:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80035ba:	f023 0301 	bic.w	r3, r3, #1
 80035be:	f043 0201 	orr.w	r2, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003614:	2b01      	cmp	r3, #1
 8003616:	d101      	bne.n	800361c <HAL_ADC_ConfigChannel+0x1c>
 8003618:	2302      	movs	r3, #2
 800361a:	e105      	b.n	8003828 <HAL_ADC_ConfigChannel+0x228>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2b09      	cmp	r3, #9
 800362a:	d925      	bls.n	8003678 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68d9      	ldr	r1, [r3, #12]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	b29b      	uxth	r3, r3
 8003638:	461a      	mov	r2, r3
 800363a:	4613      	mov	r3, r2
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	4413      	add	r3, r2
 8003640:	3b1e      	subs	r3, #30
 8003642:	2207      	movs	r2, #7
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43da      	mvns	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	400a      	ands	r2, r1
 8003650:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68d9      	ldr	r1, [r3, #12]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	b29b      	uxth	r3, r3
 8003662:	4618      	mov	r0, r3
 8003664:	4603      	mov	r3, r0
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	4403      	add	r3, r0
 800366a:	3b1e      	subs	r3, #30
 800366c:	409a      	lsls	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	60da      	str	r2, [r3, #12]
 8003676:	e022      	b.n	80036be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6919      	ldr	r1, [r3, #16]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	b29b      	uxth	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	4613      	mov	r3, r2
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	4413      	add	r3, r2
 800368c:	2207      	movs	r2, #7
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43da      	mvns	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	400a      	ands	r2, r1
 800369a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6919      	ldr	r1, [r3, #16]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	4618      	mov	r0, r3
 80036ae:	4603      	mov	r3, r0
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	4403      	add	r3, r0
 80036b4:	409a      	lsls	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b06      	cmp	r3, #6
 80036c4:	d824      	bhi.n	8003710 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	4613      	mov	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4413      	add	r3, r2
 80036d6:	3b05      	subs	r3, #5
 80036d8:	221f      	movs	r2, #31
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	43da      	mvns	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	400a      	ands	r2, r1
 80036e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	4618      	mov	r0, r3
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	3b05      	subs	r3, #5
 8003702:	fa00 f203 	lsl.w	r2, r0, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	635a      	str	r2, [r3, #52]	@ 0x34
 800370e:	e04c      	b.n	80037aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d824      	bhi.n	8003762 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	3b23      	subs	r3, #35	@ 0x23
 800372a:	221f      	movs	r2, #31
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43da      	mvns	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	400a      	ands	r2, r1
 8003738:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	b29b      	uxth	r3, r3
 8003746:	4618      	mov	r0, r3
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	3b23      	subs	r3, #35	@ 0x23
 8003754:	fa00 f203 	lsl.w	r2, r0, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003760:	e023      	b.n	80037aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	3b41      	subs	r3, #65	@ 0x41
 8003774:	221f      	movs	r2, #31
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43da      	mvns	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	400a      	ands	r2, r1
 8003782:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	b29b      	uxth	r3, r3
 8003790:	4618      	mov	r0, r3
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	4613      	mov	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4413      	add	r3, r2
 800379c:	3b41      	subs	r3, #65	@ 0x41
 800379e:	fa00 f203 	lsl.w	r2, r0, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037aa:	4b22      	ldr	r3, [pc, #136]	@ (8003834 <HAL_ADC_ConfigChannel+0x234>)
 80037ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a21      	ldr	r2, [pc, #132]	@ (8003838 <HAL_ADC_ConfigChannel+0x238>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d109      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x1cc>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b12      	cmp	r3, #18
 80037be:	d105      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a19      	ldr	r2, [pc, #100]	@ (8003838 <HAL_ADC_ConfigChannel+0x238>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d123      	bne.n	800381e <HAL_ADC_ConfigChannel+0x21e>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b10      	cmp	r3, #16
 80037dc:	d003      	beq.n	80037e6 <HAL_ADC_ConfigChannel+0x1e6>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2b11      	cmp	r3, #17
 80037e4:	d11b      	bne.n	800381e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2b10      	cmp	r3, #16
 80037f8:	d111      	bne.n	800381e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037fa:	4b10      	ldr	r3, [pc, #64]	@ (800383c <HAL_ADC_ConfigChannel+0x23c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a10      	ldr	r2, [pc, #64]	@ (8003840 <HAL_ADC_ConfigChannel+0x240>)
 8003800:	fba2 2303 	umull	r2, r3, r2, r3
 8003804:	0c9a      	lsrs	r2, r3, #18
 8003806:	4613      	mov	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003810:	e002      	b.n	8003818 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	3b01      	subs	r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f9      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	40012300 	.word	0x40012300
 8003838:	40012000 	.word	0x40012000
 800383c:	20000024 	.word	0x20000024
 8003840:	431bde83 	.word	0x431bde83

08003844 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800384c:	4b79      	ldr	r3, [pc, #484]	@ (8003a34 <ADC_Init+0x1f0>)
 800384e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	431a      	orrs	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003878:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6859      	ldr	r1, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	021a      	lsls	r2, r3, #8
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800389c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6859      	ldr	r1, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6899      	ldr	r1, [r3, #8]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d6:	4a58      	ldr	r2, [pc, #352]	@ (8003a38 <ADC_Init+0x1f4>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d022      	beq.n	8003922 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6899      	ldr	r1, [r3, #8]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	689a      	ldr	r2, [r3, #8]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800390c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6899      	ldr	r1, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	e00f      	b.n	8003942 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003930:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003940:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0202 	bic.w	r2, r2, #2
 8003950:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	6899      	ldr	r1, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	7e1b      	ldrb	r3, [r3, #24]
 800395c:	005a      	lsls	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 3020 	ldrb.w	r3, [r3, #32]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800397e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800398e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6859      	ldr	r1, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	3b01      	subs	r3, #1
 800399c:	035a      	lsls	r2, r3, #13
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
 80039a6:	e007      	b.n	80039b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80039c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	3b01      	subs	r3, #1
 80039d4:	051a      	lsls	r2, r3, #20
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80039ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6899      	ldr	r1, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80039fa:	025a      	lsls	r2, r3, #9
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6899      	ldr	r1, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	029a      	lsls	r2, r3, #10
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	609a      	str	r2, [r3, #8]
}
 8003a28:	bf00      	nop
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	40012300 	.word	0x40012300
 8003a38:	0f000001 	.word	0x0f000001

08003a3c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a48:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d13c      	bne.n	8003ad0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d12b      	bne.n	8003ac8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d127      	bne.n	8003ac8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d006      	beq.n	8003a94 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d119      	bne.n	8003ac8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0220 	bic.w	r2, r2, #32
 8003aa2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d105      	bne.n	8003ac8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	f043 0201 	orr.w	r2, r3, #1
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f7fe faa1 	bl	8002010 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ace:	e00e      	b.n	8003aee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	f003 0310 	and.w	r3, r3, #16
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f7ff fd85 	bl	80035ec <HAL_ADC_ErrorCallback>
}
 8003ae2:	e004      	b.n	8003aee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
}
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f7ff fd67 	bl	80035d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b0a:	bf00      	nop
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b084      	sub	sp, #16
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2240      	movs	r2, #64	@ 0x40
 8003b24:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	f043 0204 	orr.w	r2, r3, #4
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f7ff fd5a 	bl	80035ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b50:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <__NVIC_SetPriorityGrouping+0x44>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b72:	4a04      	ldr	r2, [pc, #16]	@ (8003b84 <__NVIC_SetPriorityGrouping+0x44>)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	60d3      	str	r3, [r2, #12]
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	0a1b      	lsrs	r3, r3, #8
 8003b92:	f003 0307 	and.w	r3, r3, #7
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	4603      	mov	r3, r0
 8003bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	db0b      	blt.n	8003bce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	f003 021f 	and.w	r2, r3, #31
 8003bbc:	4907      	ldr	r1, [pc, #28]	@ (8003bdc <__NVIC_EnableIRQ+0x38>)
 8003bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	e000e100 	.word	0xe000e100

08003be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	6039      	str	r1, [r7, #0]
 8003bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	db0a      	blt.n	8003c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	490c      	ldr	r1, [pc, #48]	@ (8003c2c <__NVIC_SetPriority+0x4c>)
 8003bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfe:	0112      	lsls	r2, r2, #4
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	440b      	add	r3, r1
 8003c04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c08:	e00a      	b.n	8003c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4908      	ldr	r1, [pc, #32]	@ (8003c30 <__NVIC_SetPriority+0x50>)
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	3b04      	subs	r3, #4
 8003c18:	0112      	lsls	r2, r2, #4
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	761a      	strb	r2, [r3, #24]
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	e000e100 	.word	0xe000e100
 8003c30:	e000ed00 	.word	0xe000ed00

08003c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	@ 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f1c3 0307 	rsb	r3, r3, #7
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	bf28      	it	cs
 8003c52:	2304      	movcs	r3, #4
 8003c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	2b06      	cmp	r3, #6
 8003c5c:	d902      	bls.n	8003c64 <NVIC_EncodePriority+0x30>
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	3b03      	subs	r3, #3
 8003c62:	e000      	b.n	8003c66 <NVIC_EncodePriority+0x32>
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c68:	f04f 32ff 	mov.w	r2, #4294967295
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	43da      	mvns	r2, r3
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	401a      	ands	r2, r3
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	fa01 f303 	lsl.w	r3, r1, r3
 8003c86:	43d9      	mvns	r1, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c8c:	4313      	orrs	r3, r2
         );
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3724      	adds	r7, #36	@ 0x24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cac:	d301      	bcc.n	8003cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e00f      	b.n	8003cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8003cdc <SysTick_Config+0x40>)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cba:	210f      	movs	r1, #15
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	f7ff ff8e 	bl	8003be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <SysTick_Config+0x40>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cca:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <SysTick_Config+0x40>)
 8003ccc:	2207      	movs	r2, #7
 8003cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	e000e010 	.word	0xe000e010

08003ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ff29 	bl	8003b40 <__NVIC_SetPriorityGrouping>
}
 8003cee:	bf00      	nop
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b086      	sub	sp, #24
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	60b9      	str	r1, [r7, #8]
 8003d00:	607a      	str	r2, [r7, #4]
 8003d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d08:	f7ff ff3e 	bl	8003b88 <__NVIC_GetPriorityGrouping>
 8003d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	6978      	ldr	r0, [r7, #20]
 8003d14:	f7ff ff8e 	bl	8003c34 <NVIC_EncodePriority>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d1e:	4611      	mov	r1, r2
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff ff5d 	bl	8003be0 <__NVIC_SetPriority>
}
 8003d26:	bf00      	nop
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	4603      	mov	r3, r0
 8003d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff ff31 	bl	8003ba4 <__NVIC_EnableIRQ>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff ffa2 	bl	8003c9c <SysTick_Config>
 8003d58:	4603      	mov	r3, r0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d70:	f7ff fa50 	bl	8003214 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e099      	b.n	8003eb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da0:	e00f      	b.n	8003dc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003da2:	f7ff fa37 	bl	8003214 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b05      	cmp	r3, #5
 8003dae:	d908      	bls.n	8003dc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2203      	movs	r2, #3
 8003dba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e078      	b.n	8003eb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e8      	bne.n	8003da2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4b38      	ldr	r3, [pc, #224]	@ (8003ebc <HAL_DMA_Init+0x158>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d107      	bne.n	8003e2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	4313      	orrs	r3, r2
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f023 0307 	bic.w	r3, r3, #7
 8003e42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d117      	bne.n	8003e86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00e      	beq.n	8003e86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fb01 	bl	8004470 <DMA_CheckFifoParam>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2240      	movs	r2, #64	@ 0x40
 8003e78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e82:	2301      	movs	r3, #1
 8003e84:	e016      	b.n	8003eb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 fab8 	bl	8004404 <DMA_CalcBaseAndBitshift>
 8003e94:	4603      	mov	r3, r0
 8003e96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	223f      	movs	r2, #63	@ 0x3f
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	f010803f 	.word	0xf010803f

08003ec0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
 8003ecc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d101      	bne.n	8003ee6 <HAL_DMA_Start_IT+0x26>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	e040      	b.n	8003f68 <HAL_DMA_Start_IT+0xa8>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d12f      	bne.n	8003f5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 fa4a 	bl	80043a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	223f      	movs	r2, #63	@ 0x3f
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0216 	orr.w	r2, r2, #22
 8003f2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0208 	orr.w	r2, r2, #8
 8003f46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	e005      	b.n	8003f66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
 8003f64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f7e:	f7ff f949 	bl	8003214 <HAL_GetTick>
 8003f82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d008      	beq.n	8003fa2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2280      	movs	r2, #128	@ 0x80
 8003f94:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e052      	b.n	8004048 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0216 	bic.w	r2, r2, #22
 8003fb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d103      	bne.n	8003fd2 <HAL_DMA_Abort+0x62>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0208 	bic.w	r2, r2, #8
 8003fe0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0201 	bic.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff2:	e013      	b.n	800401c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ff4:	f7ff f90e 	bl	8003214 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b05      	cmp	r3, #5
 8004000:	d90c      	bls.n	800401c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2220      	movs	r2, #32
 8004006:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2203      	movs	r2, #3
 800400c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e015      	b.n	8004048 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e4      	bne.n	8003ff4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402e:	223f      	movs	r2, #63	@ 0x3f
 8004030:	409a      	lsls	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d004      	beq.n	800406e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2280      	movs	r2, #128	@ 0x80
 8004068:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e00c      	b.n	8004088 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2205      	movs	r2, #5
 8004072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040a0:	4b8e      	ldr	r3, [pc, #568]	@ (80042dc <HAL_DMA_IRQHandler+0x248>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a8e      	ldr	r2, [pc, #568]	@ (80042e0 <HAL_DMA_IRQHandler+0x24c>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	0a9b      	lsrs	r3, r3, #10
 80040ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040be:	2208      	movs	r2, #8
 80040c0:	409a      	lsls	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01a      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0204 	bic.w	r2, r2, #4
 80040e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	2208      	movs	r2, #8
 80040ee:	409a      	lsls	r2, r3
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	f043 0201 	orr.w	r2, r3, #1
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004104:	2201      	movs	r2, #1
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d012      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	2201      	movs	r2, #1
 8004124:	409a      	lsls	r2, r3
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412e:	f043 0202 	orr.w	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	2204      	movs	r2, #4
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d012      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	2204      	movs	r2, #4
 800415a:	409a      	lsls	r2, r3
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004164:	f043 0204 	orr.w	r2, r3, #4
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	2210      	movs	r2, #16
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d043      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03c      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	2210      	movs	r2, #16
 8004190:	409a      	lsls	r2, r3
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d018      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d108      	bne.n	80041c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d024      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
 80041c2:	e01f      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d01b      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
 80041d4:	e016      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0208 	bic.w	r2, r2, #8
 80041f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	2220      	movs	r2, #32
 800420a:	409a      	lsls	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 808f 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 8087 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	2220      	movs	r2, #32
 800422c:	409a      	lsls	r2, r3
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b05      	cmp	r3, #5
 800423c:	d136      	bne.n	80042ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0216 	bic.w	r2, r2, #22
 800424c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	695a      	ldr	r2, [r3, #20]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800425c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	2b00      	cmp	r3, #0
 8004264:	d103      	bne.n	800426e <HAL_DMA_IRQHandler+0x1da>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0208 	bic.w	r2, r2, #8
 800427c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004282:	223f      	movs	r2, #63	@ 0x3f
 8004284:	409a      	lsls	r2, r3
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d07e      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	4798      	blx	r3
        }
        return;
 80042aa:	e079      	b.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01d      	beq.n	80042f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10d      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d031      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	4798      	blx	r3
 80042d8:	e02c      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
 80042da:	bf00      	nop
 80042dc:	20000024 	.word	0x20000024
 80042e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d023      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
 80042f4:	e01e      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10f      	bne.n	8004324 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0210 	bic.w	r2, r2, #16
 8004312:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	2b00      	cmp	r3, #0
 800433a:	d032      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d022      	beq.n	800438e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2205      	movs	r2, #5
 800434c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0201 	bic.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	3301      	adds	r3, #1
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	429a      	cmp	r2, r3
 800436a:	d307      	bcc.n	800437c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f2      	bne.n	8004360 <HAL_DMA_IRQHandler+0x2cc>
 800437a:	e000      	b.n	800437e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800437c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
 800439e:	e000      	b.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80043a0:	bf00      	nop
    }
  }
}
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d108      	bne.n	80043e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043e6:	e007      	b.n	80043f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	3b10      	subs	r3, #16
 8004414:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <DMA_CalcBaseAndBitshift+0x64>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800441e:	4a13      	ldr	r2, [pc, #76]	@ (800446c <DMA_CalcBaseAndBitshift+0x68>)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4413      	add	r3, r2
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b03      	cmp	r3, #3
 8004430:	d909      	bls.n	8004446 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800443a:	f023 0303 	bic.w	r3, r3, #3
 800443e:	1d1a      	adds	r2, r3, #4
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	659a      	str	r2, [r3, #88]	@ 0x58
 8004444:	e007      	b.n	8004456 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800444e:	f023 0303 	bic.w	r3, r3, #3
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	aaaaaaab 	.word	0xaaaaaaab
 800446c:	0800a0d4 	.word	0x0800a0d4

08004470 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2300      	movs	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004480:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d11f      	bne.n	80044ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b03      	cmp	r3, #3
 800448e:	d856      	bhi.n	800453e <DMA_CheckFifoParam+0xce>
 8004490:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <DMA_CheckFifoParam+0x28>)
 8004492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004496:	bf00      	nop
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044bb 	.word	0x080044bb
 80044a0:	080044a9 	.word	0x080044a9
 80044a4:	0800453f 	.word	0x0800453f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d046      	beq.n	8004542 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b8:	e043      	b.n	8004542 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044c2:	d140      	bne.n	8004546 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c8:	e03d      	b.n	8004546 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d2:	d121      	bne.n	8004518 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d837      	bhi.n	800454a <DMA_CheckFifoParam+0xda>
 80044da:	a201      	add	r2, pc, #4	@ (adr r2, 80044e0 <DMA_CheckFifoParam+0x70>)
 80044dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	080044f7 	.word	0x080044f7
 80044e8:	080044f1 	.word	0x080044f1
 80044ec:	08004509 	.word	0x08004509
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      break;
 80044f4:	e030      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d025      	beq.n	800454e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004506:	e022      	b.n	800454e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004510:	d11f      	bne.n	8004552 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004516:	e01c      	b.n	8004552 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d903      	bls.n	8004526 <DMA_CheckFifoParam+0xb6>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d003      	beq.n	800452c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004524:	e018      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
      break;
 800452a:	e015      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004530:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00e      	beq.n	8004556 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
      break;
 800453c:	e00b      	b.n	8004556 <DMA_CheckFifoParam+0xe6>
      break;
 800453e:	bf00      	nop
 8004540:	e00a      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004542:	bf00      	nop
 8004544:	e008      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004546:	bf00      	nop
 8004548:	e006      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454a:	bf00      	nop
 800454c:	e004      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454e:	bf00      	nop
 8004550:	e002      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;   
 8004552:	bf00      	nop
 8004554:	e000      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004556:	bf00      	nop
    }
  } 
  
  return status; 
 8004558:	7bfb      	ldrb	r3, [r7, #15]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop

08004568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004568:	b480      	push	{r7}
 800456a:	b089      	sub	sp, #36	@ 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800457a:	2300      	movs	r3, #0
 800457c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800457e:	2300      	movs	r3, #0
 8004580:	61fb      	str	r3, [r7, #28]
 8004582:	e16b      	b.n	800485c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004584:	2201      	movs	r2, #1
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	429a      	cmp	r2, r3
 800459e:	f040 815a 	bne.w	8004856 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d005      	beq.n	80045ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d130      	bne.n	800461c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	2203      	movs	r2, #3
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045f0:	2201      	movs	r2, #1
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	43db      	mvns	r3, r3
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4013      	ands	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 0201 	and.w	r2, r3, #1
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	4313      	orrs	r3, r2
 8004614:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b03      	cmp	r3, #3
 8004626:	d017      	beq.n	8004658 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	2203      	movs	r2, #3
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4013      	ands	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4313      	orrs	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d123      	bne.n	80046ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	08da      	lsrs	r2, r3, #3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3208      	adds	r2, #8
 800466c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004670:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	220f      	movs	r2, #15
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4313      	orrs	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	08da      	lsrs	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3208      	adds	r2, #8
 80046a6:	69b9      	ldr	r1, [r7, #24]
 80046a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	2203      	movs	r2, #3
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43db      	mvns	r3, r3
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	4013      	ands	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0203 	and.w	r2, r3, #3
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80b4 	beq.w	8004856 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	60fb      	str	r3, [r7, #12]
 80046f2:	4b60      	ldr	r3, [pc, #384]	@ (8004874 <HAL_GPIO_Init+0x30c>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	4a5f      	ldr	r2, [pc, #380]	@ (8004874 <HAL_GPIO_Init+0x30c>)
 80046f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80046fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004874 <HAL_GPIO_Init+0x30c>)
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800470a:	4a5b      	ldr	r2, [pc, #364]	@ (8004878 <HAL_GPIO_Init+0x310>)
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	089b      	lsrs	r3, r3, #2
 8004710:	3302      	adds	r3, #2
 8004712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a52      	ldr	r2, [pc, #328]	@ (800487c <HAL_GPIO_Init+0x314>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d02b      	beq.n	800478e <HAL_GPIO_Init+0x226>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a51      	ldr	r2, [pc, #324]	@ (8004880 <HAL_GPIO_Init+0x318>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d025      	beq.n	800478a <HAL_GPIO_Init+0x222>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a50      	ldr	r2, [pc, #320]	@ (8004884 <HAL_GPIO_Init+0x31c>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d01f      	beq.n	8004786 <HAL_GPIO_Init+0x21e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a4f      	ldr	r2, [pc, #316]	@ (8004888 <HAL_GPIO_Init+0x320>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d019      	beq.n	8004782 <HAL_GPIO_Init+0x21a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4e      	ldr	r2, [pc, #312]	@ (800488c <HAL_GPIO_Init+0x324>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d013      	beq.n	800477e <HAL_GPIO_Init+0x216>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a4d      	ldr	r2, [pc, #308]	@ (8004890 <HAL_GPIO_Init+0x328>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d00d      	beq.n	800477a <HAL_GPIO_Init+0x212>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a4c      	ldr	r2, [pc, #304]	@ (8004894 <HAL_GPIO_Init+0x32c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d007      	beq.n	8004776 <HAL_GPIO_Init+0x20e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a4b      	ldr	r2, [pc, #300]	@ (8004898 <HAL_GPIO_Init+0x330>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d101      	bne.n	8004772 <HAL_GPIO_Init+0x20a>
 800476e:	2307      	movs	r3, #7
 8004770:	e00e      	b.n	8004790 <HAL_GPIO_Init+0x228>
 8004772:	2308      	movs	r3, #8
 8004774:	e00c      	b.n	8004790 <HAL_GPIO_Init+0x228>
 8004776:	2306      	movs	r3, #6
 8004778:	e00a      	b.n	8004790 <HAL_GPIO_Init+0x228>
 800477a:	2305      	movs	r3, #5
 800477c:	e008      	b.n	8004790 <HAL_GPIO_Init+0x228>
 800477e:	2304      	movs	r3, #4
 8004780:	e006      	b.n	8004790 <HAL_GPIO_Init+0x228>
 8004782:	2303      	movs	r3, #3
 8004784:	e004      	b.n	8004790 <HAL_GPIO_Init+0x228>
 8004786:	2302      	movs	r3, #2
 8004788:	e002      	b.n	8004790 <HAL_GPIO_Init+0x228>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_GPIO_Init+0x228>
 800478e:	2300      	movs	r3, #0
 8004790:	69fa      	ldr	r2, [r7, #28]
 8004792:	f002 0203 	and.w	r2, r2, #3
 8004796:	0092      	lsls	r2, r2, #2
 8004798:	4093      	lsls	r3, r2
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4313      	orrs	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047a0:	4935      	ldr	r1, [pc, #212]	@ (8004878 <HAL_GPIO_Init+0x310>)
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047ae:	4b3b      	ldr	r3, [pc, #236]	@ (800489c <HAL_GPIO_Init+0x334>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	43db      	mvns	r3, r3
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4013      	ands	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047d2:	4a32      	ldr	r2, [pc, #200]	@ (800489c <HAL_GPIO_Init+0x334>)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047d8:	4b30      	ldr	r3, [pc, #192]	@ (800489c <HAL_GPIO_Init+0x334>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4013      	ands	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047fc:	4a27      	ldr	r2, [pc, #156]	@ (800489c <HAL_GPIO_Init+0x334>)
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004802:	4b26      	ldr	r3, [pc, #152]	@ (800489c <HAL_GPIO_Init+0x334>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	43db      	mvns	r3, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4013      	ands	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004826:	4a1d      	ldr	r2, [pc, #116]	@ (800489c <HAL_GPIO_Init+0x334>)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800482c:	4b1b      	ldr	r3, [pc, #108]	@ (800489c <HAL_GPIO_Init+0x334>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	43db      	mvns	r3, r3
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4013      	ands	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004850:	4a12      	ldr	r2, [pc, #72]	@ (800489c <HAL_GPIO_Init+0x334>)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	3301      	adds	r3, #1
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b0f      	cmp	r3, #15
 8004860:	f67f ae90 	bls.w	8004584 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004864:	bf00      	nop
 8004866:	bf00      	nop
 8004868:	3724      	adds	r7, #36	@ 0x24
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
 8004878:	40013800 	.word	0x40013800
 800487c:	40020000 	.word	0x40020000
 8004880:	40020400 	.word	0x40020400
 8004884:	40020800 	.word	0x40020800
 8004888:	40020c00 	.word	0x40020c00
 800488c:	40021000 	.word	0x40021000
 8004890:	40021400 	.word	0x40021400
 8004894:	40021800 	.word	0x40021800
 8004898:	40021c00 	.word	0x40021c00
 800489c:	40013c00 	.word	0x40013c00

080048a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	887b      	ldrh	r3, [r7, #2]
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d002      	beq.n	80048be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048b8:	2301      	movs	r3, #1
 80048ba:	73fb      	strb	r3, [r7, #15]
 80048bc:	e001      	b.n	80048c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048be:	2300      	movs	r3, #0
 80048c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	460b      	mov	r3, r1
 80048da:	807b      	strh	r3, [r7, #2]
 80048dc:	4613      	mov	r3, r2
 80048de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048e0:	787b      	ldrb	r3, [r7, #1]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048e6:	887a      	ldrh	r2, [r7, #2]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048ec:	e003      	b.n	80048f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ee:	887b      	ldrh	r3, [r7, #2]
 80048f0:	041a      	lsls	r2, r3, #16
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	619a      	str	r2, [r3, #24]
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e267      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d075      	beq.n	8004a0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004922:	4b88      	ldr	r3, [pc, #544]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 030c 	and.w	r3, r3, #12
 800492a:	2b04      	cmp	r3, #4
 800492c:	d00c      	beq.n	8004948 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800492e:	4b85      	ldr	r3, [pc, #532]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004936:	2b08      	cmp	r3, #8
 8004938:	d112      	bne.n	8004960 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800493a:	4b82      	ldr	r3, [pc, #520]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004942:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004946:	d10b      	bne.n	8004960 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004948:	4b7e      	ldr	r3, [pc, #504]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d05b      	beq.n	8004a0c <HAL_RCC_OscConfig+0x108>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d157      	bne.n	8004a0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e242      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004968:	d106      	bne.n	8004978 <HAL_RCC_OscConfig+0x74>
 800496a:	4b76      	ldr	r3, [pc, #472]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a75      	ldr	r2, [pc, #468]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	e01d      	b.n	80049b4 <HAL_RCC_OscConfig+0xb0>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004980:	d10c      	bne.n	800499c <HAL_RCC_OscConfig+0x98>
 8004982:	4b70      	ldr	r3, [pc, #448]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a6f      	ldr	r2, [pc, #444]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800498c:	6013      	str	r3, [r2, #0]
 800498e:	4b6d      	ldr	r3, [pc, #436]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a6c      	ldr	r2, [pc, #432]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004998:	6013      	str	r3, [r2, #0]
 800499a:	e00b      	b.n	80049b4 <HAL_RCC_OscConfig+0xb0>
 800499c:	4b69      	ldr	r3, [pc, #420]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a68      	ldr	r2, [pc, #416]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 80049a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049a6:	6013      	str	r3, [r2, #0]
 80049a8:	4b66      	ldr	r3, [pc, #408]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a65      	ldr	r2, [pc, #404]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 80049ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d013      	beq.n	80049e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049bc:	f7fe fc2a 	bl	8003214 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049c4:	f7fe fc26 	bl	8003214 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b64      	cmp	r3, #100	@ 0x64
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e207      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0f0      	beq.n	80049c4 <HAL_RCC_OscConfig+0xc0>
 80049e2:	e014      	b.n	8004a0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e4:	f7fe fc16 	bl	8003214 <HAL_GetTick>
 80049e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ea:	e008      	b.n	80049fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049ec:	f7fe fc12 	bl	8003214 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b64      	cmp	r3, #100	@ 0x64
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e1f3      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049fe:	4b51      	ldr	r3, [pc, #324]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f0      	bne.n	80049ec <HAL_RCC_OscConfig+0xe8>
 8004a0a:	e000      	b.n	8004a0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d063      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f003 030c 	and.w	r3, r3, #12
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00b      	beq.n	8004a3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a26:	4b47      	ldr	r3, [pc, #284]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d11c      	bne.n	8004a6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a32:	4b44      	ldr	r3, [pc, #272]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d116      	bne.n	8004a6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3e:	4b41      	ldr	r3, [pc, #260]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d005      	beq.n	8004a56 <HAL_RCC_OscConfig+0x152>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d001      	beq.n	8004a56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e1c7      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a56:	4b3b      	ldr	r3, [pc, #236]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	4937      	ldr	r1, [pc, #220]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a6a:	e03a      	b.n	8004ae2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d020      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a74:	4b34      	ldr	r3, [pc, #208]	@ (8004b48 <HAL_RCC_OscConfig+0x244>)
 8004a76:	2201      	movs	r2, #1
 8004a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7a:	f7fe fbcb 	bl	8003214 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a82:	f7fe fbc7 	bl	8003214 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e1a8      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a94:	4b2b      	ldr	r3, [pc, #172]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aa0:	4b28      	ldr	r3, [pc, #160]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	00db      	lsls	r3, r3, #3
 8004aae:	4925      	ldr	r1, [pc, #148]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	600b      	str	r3, [r1, #0]
 8004ab4:	e015      	b.n	8004ae2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ab6:	4b24      	ldr	r3, [pc, #144]	@ (8004b48 <HAL_RCC_OscConfig+0x244>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abc:	f7fe fbaa 	bl	8003214 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac4:	f7fe fba6 	bl	8003214 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e187      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d036      	beq.n	8004b5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d016      	beq.n	8004b24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004af6:	4b15      	ldr	r3, [pc, #84]	@ (8004b4c <HAL_RCC_OscConfig+0x248>)
 8004af8:	2201      	movs	r2, #1
 8004afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004afc:	f7fe fb8a 	bl	8003214 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b04:	f7fe fb86 	bl	8003214 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e167      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b16:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <HAL_RCC_OscConfig+0x240>)
 8004b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0f0      	beq.n	8004b04 <HAL_RCC_OscConfig+0x200>
 8004b22:	e01b      	b.n	8004b5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b24:	4b09      	ldr	r3, [pc, #36]	@ (8004b4c <HAL_RCC_OscConfig+0x248>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b2a:	f7fe fb73 	bl	8003214 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b30:	e00e      	b.n	8004b50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b32:	f7fe fb6f 	bl	8003214 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d907      	bls.n	8004b50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e150      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
 8004b44:	40023800 	.word	0x40023800
 8004b48:	42470000 	.word	0x42470000
 8004b4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b50:	4b88      	ldr	r3, [pc, #544]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004b52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1ea      	bne.n	8004b32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 8097 	beq.w	8004c98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b6e:	4b81      	ldr	r3, [pc, #516]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10f      	bne.n	8004b9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	4b7d      	ldr	r3, [pc, #500]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	4a7c      	ldr	r2, [pc, #496]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b8a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b92:	60bb      	str	r3, [r7, #8]
 8004b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b96:	2301      	movs	r3, #1
 8004b98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b9a:	4b77      	ldr	r3, [pc, #476]	@ (8004d78 <HAL_RCC_OscConfig+0x474>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d118      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ba6:	4b74      	ldr	r3, [pc, #464]	@ (8004d78 <HAL_RCC_OscConfig+0x474>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a73      	ldr	r2, [pc, #460]	@ (8004d78 <HAL_RCC_OscConfig+0x474>)
 8004bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bb2:	f7fe fb2f 	bl	8003214 <HAL_GetTick>
 8004bb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bb8:	e008      	b.n	8004bcc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bba:	f7fe fb2b 	bl	8003214 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d901      	bls.n	8004bcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e10c      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8004d78 <HAL_RCC_OscConfig+0x474>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d0f0      	beq.n	8004bba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d106      	bne.n	8004bee <HAL_RCC_OscConfig+0x2ea>
 8004be0:	4b64      	ldr	r3, [pc, #400]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be4:	4a63      	ldr	r2, [pc, #396]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004be6:	f043 0301 	orr.w	r3, r3, #1
 8004bea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bec:	e01c      	b.n	8004c28 <HAL_RCC_OscConfig+0x324>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	2b05      	cmp	r3, #5
 8004bf4:	d10c      	bne.n	8004c10 <HAL_RCC_OscConfig+0x30c>
 8004bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfa:	4a5e      	ldr	r2, [pc, #376]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004bfc:	f043 0304 	orr.w	r3, r3, #4
 8004c00:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c02:	4b5c      	ldr	r3, [pc, #368]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c06:	4a5b      	ldr	r2, [pc, #364]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c08:	f043 0301 	orr.w	r3, r3, #1
 8004c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c0e:	e00b      	b.n	8004c28 <HAL_RCC_OscConfig+0x324>
 8004c10:	4b58      	ldr	r3, [pc, #352]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c14:	4a57      	ldr	r2, [pc, #348]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c16:	f023 0301 	bic.w	r3, r3, #1
 8004c1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c1c:	4b55      	ldr	r3, [pc, #340]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c20:	4a54      	ldr	r2, [pc, #336]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c22:	f023 0304 	bic.w	r3, r3, #4
 8004c26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d015      	beq.n	8004c5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c30:	f7fe faf0 	bl	8003214 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c36:	e00a      	b.n	8004c4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c38:	f7fe faec 	bl	8003214 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e0cb      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c4e:	4b49      	ldr	r3, [pc, #292]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d0ee      	beq.n	8004c38 <HAL_RCC_OscConfig+0x334>
 8004c5a:	e014      	b.n	8004c86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c5c:	f7fe fada 	bl	8003214 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c62:	e00a      	b.n	8004c7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c64:	f7fe fad6 	bl	8003214 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e0b5      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1ee      	bne.n	8004c64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c86:	7dfb      	ldrb	r3, [r7, #23]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d105      	bne.n	8004c98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c8c:	4b39      	ldr	r3, [pc, #228]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c90:	4a38      	ldr	r2, [pc, #224]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004c92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 80a1 	beq.w	8004de4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ca2:	4b34      	ldr	r3, [pc, #208]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 030c 	and.w	r3, r3, #12
 8004caa:	2b08      	cmp	r3, #8
 8004cac:	d05c      	beq.n	8004d68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d141      	bne.n	8004d3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb6:	4b31      	ldr	r3, [pc, #196]	@ (8004d7c <HAL_RCC_OscConfig+0x478>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cbc:	f7fe faaa 	bl	8003214 <HAL_GetTick>
 8004cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cc2:	e008      	b.n	8004cd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc4:	f7fe faa6 	bl	8003214 <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e087      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd6:	4b27      	ldr	r3, [pc, #156]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1f0      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	69da      	ldr	r2, [r3, #28]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf0:	019b      	lsls	r3, r3, #6
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf8:	085b      	lsrs	r3, r3, #1
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	041b      	lsls	r3, r3, #16
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d04:	061b      	lsls	r3, r3, #24
 8004d06:	491b      	ldr	r1, [pc, #108]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d7c <HAL_RCC_OscConfig+0x478>)
 8004d0e:	2201      	movs	r2, #1
 8004d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d12:	f7fe fa7f 	bl	8003214 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d1a:	f7fe fa7b 	bl	8003214 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e05c      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d2c:	4b11      	ldr	r3, [pc, #68]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f0      	beq.n	8004d1a <HAL_RCC_OscConfig+0x416>
 8004d38:	e054      	b.n	8004de4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d3a:	4b10      	ldr	r3, [pc, #64]	@ (8004d7c <HAL_RCC_OscConfig+0x478>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d40:	f7fe fa68 	bl	8003214 <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d48:	f7fe fa64 	bl	8003214 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e045      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d5a:	4b06      	ldr	r3, [pc, #24]	@ (8004d74 <HAL_RCC_OscConfig+0x470>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1f0      	bne.n	8004d48 <HAL_RCC_OscConfig+0x444>
 8004d66:	e03d      	b.n	8004de4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d107      	bne.n	8004d80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e038      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
 8004d74:	40023800 	.word	0x40023800
 8004d78:	40007000 	.word	0x40007000
 8004d7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d80:	4b1b      	ldr	r3, [pc, #108]	@ (8004df0 <HAL_RCC_OscConfig+0x4ec>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d028      	beq.n	8004de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d121      	bne.n	8004de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d11a      	bne.n	8004de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004db0:	4013      	ands	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004db6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d111      	bne.n	8004de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc6:	085b      	lsrs	r3, r3, #1
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d107      	bne.n	8004de0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d001      	beq.n	8004de4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e000      	b.n	8004de6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40023800 	.word	0x40023800

08004df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e0cc      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e08:	4b68      	ldr	r3, [pc, #416]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d90c      	bls.n	8004e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e16:	4b65      	ldr	r3, [pc, #404]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	b2d2      	uxtb	r2, r2
 8004e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1e:	4b63      	ldr	r3, [pc, #396]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e0b8      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d020      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d005      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e48:	4b59      	ldr	r3, [pc, #356]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	4a58      	ldr	r2, [pc, #352]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e60:	4b53      	ldr	r3, [pc, #332]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	4a52      	ldr	r2, [pc, #328]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e6c:	4b50      	ldr	r3, [pc, #320]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	494d      	ldr	r1, [pc, #308]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d044      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d107      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e92:	4b47      	ldr	r3, [pc, #284]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d119      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e07f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d003      	beq.n	8004eb2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d107      	bne.n	8004ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d109      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e06f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e067      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ed2:	4b37      	ldr	r3, [pc, #220]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f023 0203 	bic.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	4934      	ldr	r1, [pc, #208]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ee4:	f7fe f996 	bl	8003214 <HAL_GetTick>
 8004ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eea:	e00a      	b.n	8004f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eec:	f7fe f992 	bl	8003214 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e04f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f02:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 020c 	and.w	r2, r3, #12
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d1eb      	bne.n	8004eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f14:	4b25      	ldr	r3, [pc, #148]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d20c      	bcs.n	8004f3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f22:	4b22      	ldr	r3, [pc, #136]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	4b20      	ldr	r3, [pc, #128]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e032      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d008      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f48:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	4916      	ldr	r1, [pc, #88]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f66:	4b12      	ldr	r3, [pc, #72]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	490e      	ldr	r1, [pc, #56]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f7a:	f000 f821 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	490a      	ldr	r1, [pc, #40]	@ (8004fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f8c:	5ccb      	ldrb	r3, [r1, r3]
 8004f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f92:	4a09      	ldr	r2, [pc, #36]	@ (8004fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f96:	4b09      	ldr	r3, [pc, #36]	@ (8004fbc <HAL_RCC_ClockConfig+0x1c8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fe f8f6 	bl	800318c <HAL_InitTick>

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	40023c00 	.word	0x40023c00
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	0800a0bc 	.word	0x0800a0bc
 8004fb8:	20000024 	.word	0x20000024
 8004fbc:	20000028 	.word	0x20000028

08004fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fc4:	b090      	sub	sp, #64	@ 0x40
 8004fc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fd8:	4b59      	ldr	r3, [pc, #356]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 030c 	and.w	r3, r3, #12
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d00d      	beq.n	8005000 <HAL_RCC_GetSysClockFreq+0x40>
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	f200 80a1 	bhi.w	800512c <HAL_RCC_GetSysClockFreq+0x16c>
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d002      	beq.n	8004ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d003      	beq.n	8004ffa <HAL_RCC_GetSysClockFreq+0x3a>
 8004ff2:	e09b      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ff4:	4b53      	ldr	r3, [pc, #332]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ff8:	e09b      	b.n	8005132 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ffa:	4b53      	ldr	r3, [pc, #332]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ffe:	e098      	b.n	8005132 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005000:	4b4f      	ldr	r3, [pc, #316]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800500a:	4b4d      	ldr	r3, [pc, #308]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d028      	beq.n	8005068 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005016:	4b4a      	ldr	r3, [pc, #296]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	099b      	lsrs	r3, r3, #6
 800501c:	2200      	movs	r2, #0
 800501e:	623b      	str	r3, [r7, #32]
 8005020:	627a      	str	r2, [r7, #36]	@ 0x24
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005028:	2100      	movs	r1, #0
 800502a:	4b47      	ldr	r3, [pc, #284]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x188>)
 800502c:	fb03 f201 	mul.w	r2, r3, r1
 8005030:	2300      	movs	r3, #0
 8005032:	fb00 f303 	mul.w	r3, r0, r3
 8005036:	4413      	add	r3, r2
 8005038:	4a43      	ldr	r2, [pc, #268]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x188>)
 800503a:	fba0 1202 	umull	r1, r2, r0, r2
 800503e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005040:	460a      	mov	r2, r1
 8005042:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005044:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005046:	4413      	add	r3, r2
 8005048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800504a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800504c:	2200      	movs	r2, #0
 800504e:	61bb      	str	r3, [r7, #24]
 8005050:	61fa      	str	r2, [r7, #28]
 8005052:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005056:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800505a:	f7fb fcf7 	bl	8000a4c <__aeabi_uldivmod>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4613      	mov	r3, r2
 8005064:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005066:	e053      	b.n	8005110 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005068:	4b35      	ldr	r3, [pc, #212]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	099b      	lsrs	r3, r3, #6
 800506e:	2200      	movs	r2, #0
 8005070:	613b      	str	r3, [r7, #16]
 8005072:	617a      	str	r2, [r7, #20]
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800507a:	f04f 0b00 	mov.w	fp, #0
 800507e:	4652      	mov	r2, sl
 8005080:	465b      	mov	r3, fp
 8005082:	f04f 0000 	mov.w	r0, #0
 8005086:	f04f 0100 	mov.w	r1, #0
 800508a:	0159      	lsls	r1, r3, #5
 800508c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005090:	0150      	lsls	r0, r2, #5
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	ebb2 080a 	subs.w	r8, r2, sl
 800509a:	eb63 090b 	sbc.w	r9, r3, fp
 800509e:	f04f 0200 	mov.w	r2, #0
 80050a2:	f04f 0300 	mov.w	r3, #0
 80050a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80050aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80050ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80050b2:	ebb2 0408 	subs.w	r4, r2, r8
 80050b6:	eb63 0509 	sbc.w	r5, r3, r9
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 0300 	mov.w	r3, #0
 80050c2:	00eb      	lsls	r3, r5, #3
 80050c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050c8:	00e2      	lsls	r2, r4, #3
 80050ca:	4614      	mov	r4, r2
 80050cc:	461d      	mov	r5, r3
 80050ce:	eb14 030a 	adds.w	r3, r4, sl
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	eb45 030b 	adc.w	r3, r5, fp
 80050d8:	607b      	str	r3, [r7, #4]
 80050da:	f04f 0200 	mov.w	r2, #0
 80050de:	f04f 0300 	mov.w	r3, #0
 80050e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050e6:	4629      	mov	r1, r5
 80050e8:	028b      	lsls	r3, r1, #10
 80050ea:	4621      	mov	r1, r4
 80050ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050f0:	4621      	mov	r1, r4
 80050f2:	028a      	lsls	r2, r1, #10
 80050f4:	4610      	mov	r0, r2
 80050f6:	4619      	mov	r1, r3
 80050f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050fa:	2200      	movs	r2, #0
 80050fc:	60bb      	str	r3, [r7, #8]
 80050fe:	60fa      	str	r2, [r7, #12]
 8005100:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005104:	f7fb fca2 	bl	8000a4c <__aeabi_uldivmod>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	4613      	mov	r3, r2
 800510e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005110:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x180>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	0c1b      	lsrs	r3, r3, #16
 8005116:	f003 0303 	and.w	r3, r3, #3
 800511a:	3301      	adds	r3, #1
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005120:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005124:	fbb2 f3f3 	udiv	r3, r2, r3
 8005128:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800512a:	e002      	b.n	8005132 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800512c:	4b05      	ldr	r3, [pc, #20]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x184>)
 800512e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005130:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005134:	4618      	mov	r0, r3
 8005136:	3740      	adds	r7, #64	@ 0x40
 8005138:	46bd      	mov	sp, r7
 800513a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800513e:	bf00      	nop
 8005140:	40023800 	.word	0x40023800
 8005144:	00f42400 	.word	0x00f42400
 8005148:	017d7840 	.word	0x017d7840

0800514c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005150:	4b03      	ldr	r3, [pc, #12]	@ (8005160 <HAL_RCC_GetHCLKFreq+0x14>)
 8005152:	681b      	ldr	r3, [r3, #0]
}
 8005154:	4618      	mov	r0, r3
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	20000024 	.word	0x20000024

08005164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005168:	f7ff fff0 	bl	800514c <HAL_RCC_GetHCLKFreq>
 800516c:	4602      	mov	r2, r0
 800516e:	4b05      	ldr	r3, [pc, #20]	@ (8005184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	0a9b      	lsrs	r3, r3, #10
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	4903      	ldr	r1, [pc, #12]	@ (8005188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800517a:	5ccb      	ldrb	r3, [r1, r3]
 800517c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005180:	4618      	mov	r0, r3
 8005182:	bd80      	pop	{r7, pc}
 8005184:	40023800 	.word	0x40023800
 8005188:	0800a0cc 	.word	0x0800a0cc

0800518c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005190:	f7ff ffdc 	bl	800514c <HAL_RCC_GetHCLKFreq>
 8005194:	4602      	mov	r2, r0
 8005196:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	0b5b      	lsrs	r3, r3, #13
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	4903      	ldr	r1, [pc, #12]	@ (80051b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051a2:	5ccb      	ldrb	r3, [r1, r3]
 80051a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40023800 	.word	0x40023800
 80051b0:	0800a0cc 	.word	0x0800a0cc

080051b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e07b      	b.n	80052be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d108      	bne.n	80051e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051d6:	d009      	beq.n	80051ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	61da      	str	r2, [r3, #28]
 80051de:	e005      	b.n	80051ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d106      	bne.n	800520c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7fd fc7c 	bl	8002b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005222:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005234:	431a      	orrs	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800525c:	431a      	orrs	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005266:	431a      	orrs	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005270:	ea42 0103 	orr.w	r1, r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005278:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	0c1b      	lsrs	r3, r3, #16
 800528a:	f003 0104 	and.w	r1, r3, #4
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	f003 0210 	and.w	r2, r3, #16
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	4613      	mov	r3, r2
 80052d4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d001      	beq.n	80052e6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
 80052e4:	e097      	b.n	8005416 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_SPI_Transmit_DMA+0x2a>
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e08f      	b.n	8005416 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d101      	bne.n	8005304 <HAL_SPI_Transmit_DMA+0x3c>
 8005300:	2302      	movs	r3, #2
 8005302:	e088      	b.n	8005416 <HAL_SPI_Transmit_DMA+0x14e>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2203      	movs	r2, #3
 8005310:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	88fa      	ldrh	r2, [r7, #6]
 8005324:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	88fa      	ldrh	r2, [r7, #6]
 800532a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005352:	d10f      	bne.n	8005374 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005362:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005372:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005378:	4a29      	ldr	r2, [pc, #164]	@ (8005420 <HAL_SPI_Transmit_DMA+0x158>)
 800537a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005380:	4a28      	ldr	r2, [pc, #160]	@ (8005424 <HAL_SPI_Transmit_DMA+0x15c>)
 8005382:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005388:	4a27      	ldr	r2, [pc, #156]	@ (8005428 <HAL_SPI_Transmit_DMA+0x160>)
 800538a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005390:	2200      	movs	r2, #0
 8005392:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539c:	4619      	mov	r1, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	330c      	adds	r3, #12
 80053a4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053aa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80053ac:	f7fe fd88 	bl	8003ec0 <HAL_DMA_Start_IT>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00b      	beq.n	80053ce <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ba:	f043 0210 	orr.w	r2, r3, #16
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e023      	b.n	8005416 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d8:	2b40      	cmp	r3, #64	@ 0x40
 80053da:	d007      	beq.n	80053ec <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053ea:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f042 0220 	orr.w	r2, r2, #32
 8005402:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0202 	orr.w	r2, r2, #2
 8005412:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	080056fd 	.word	0x080056fd
 8005424:	08005655 	.word	0x08005655
 8005428:	08005719 	.word	0x08005719

0800542c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	099b      	lsrs	r3, r3, #6
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10f      	bne.n	8005470 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	099b      	lsrs	r3, r3, #6
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d004      	beq.n	8005470 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	4798      	blx	r3
    return;
 800546e:	e0d7      	b.n	8005620 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	085b      	lsrs	r3, r3, #1
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <HAL_SPI_IRQHandler+0x66>
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	09db      	lsrs	r3, r3, #7
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d004      	beq.n	8005492 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	4798      	blx	r3
    return;
 8005490:	e0c6      	b.n	8005620 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	095b      	lsrs	r3, r3, #5
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10c      	bne.n	80054b8 <HAL_SPI_IRQHandler+0x8c>
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	099b      	lsrs	r3, r3, #6
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d106      	bne.n	80054b8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	0a1b      	lsrs	r3, r3, #8
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 80b4 	beq.w	8005620 <HAL_SPI_IRQHandler+0x1f4>
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 80ad 	beq.w	8005620 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	099b      	lsrs	r3, r3, #6
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d023      	beq.n	800551a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b03      	cmp	r3, #3
 80054dc:	d011      	beq.n	8005502 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e2:	f043 0204 	orr.w	r2, r3, #4
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054ea:	2300      	movs	r3, #0
 80054ec:	617b      	str	r3, [r7, #20]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	617b      	str	r3, [r7, #20]
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	e00b      	b.n	800551a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005502:	2300      	movs	r3, #0
 8005504:	613b      	str	r3, [r7, #16]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	613b      	str	r3, [r7, #16]
 8005516:	693b      	ldr	r3, [r7, #16]
        return;
 8005518:	e082      	b.n	8005620 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d014      	beq.n	8005550 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552a:	f043 0201 	orr.w	r2, r3, #1
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800554c:	601a      	str	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	0a1b      	lsrs	r3, r3, #8
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00c      	beq.n	8005576 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005560:	f043 0208 	orr.w	r2, r3, #8
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005568:	2300      	movs	r3, #0
 800556a:	60bb      	str	r3, [r7, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	60bb      	str	r3, [r7, #8]
 8005574:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557a:	2b00      	cmp	r3, #0
 800557c:	d04f      	beq.n	800561e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800558c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	f003 0302 	and.w	r3, r3, #2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d104      	bne.n	80055aa <HAL_SPI_IRQHandler+0x17e>
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d034      	beq.n	8005614 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0203 	bic.w	r2, r2, #3
 80055b8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d011      	beq.n	80055e6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055c6:	4a18      	ldr	r2, [pc, #96]	@ (8005628 <HAL_SPI_IRQHandler+0x1fc>)
 80055c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fe fd3e 	bl	8004050 <HAL_DMA_Abort_IT>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d005      	beq.n	80055e6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d016      	beq.n	800561c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005628 <HAL_SPI_IRQHandler+0x1fc>)
 80055f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fe fd28 	bl	8004050 <HAL_DMA_Abort_IT>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00a      	beq.n	800561c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005612:	e003      	b.n	800561c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f813 	bl	8005640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800561a:	e000      	b.n	800561e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800561c:	bf00      	nop
    return;
 800561e:	bf00      	nop
  }
}
 8005620:	3720      	adds	r7, #32
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	08005759 	.word	0x08005759

0800562c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005660:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005662:	f7fd fdd7 	bl	8003214 <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005676:	d03b      	beq.n	80056f0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0220 	bic.w	r2, r2, #32
 8005686:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0202 	bic.w	r2, r2, #2
 8005696:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	2164      	movs	r1, #100	@ 0x64
 800569c:	6978      	ldr	r0, [r7, #20]
 800569e:	f000 f8f7 	bl	8005890 <SPI_EndRxTxTransaction>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ac:	f043 0220 	orr.w	r2, r3, #32
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10a      	bne.n	80056d2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056bc:	2300      	movs	r3, #0
 80056be:	60fb      	str	r3, [r7, #12]
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2200      	movs	r2, #0
 80056d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80056e8:	6978      	ldr	r0, [r7, #20]
 80056ea:	f7ff ffa9 	bl	8005640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80056ee:	e002      	b.n	80056f6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80056f0:	6978      	ldr	r0, [r7, #20]
 80056f2:	f7fd f8f3 	bl	80028dc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005708:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800570a:	68f8      	ldr	r0, [r7, #12]
 800570c:	f7ff ff8e 	bl	800562c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005710:	bf00      	nop
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f022 0203 	bic.w	r2, r2, #3
 8005734:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800573a:	f043 0210 	orr.w	r2, r3, #16
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f7ff ff78 	bl	8005640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005750:	bf00      	nop
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f7ff ff64 	bl	8005640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005778:	bf00      	nop
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b088      	sub	sp, #32
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	603b      	str	r3, [r7, #0]
 800578c:	4613      	mov	r3, r2
 800578e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005790:	f7fd fd40 	bl	8003214 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005798:	1a9b      	subs	r3, r3, r2
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	4413      	add	r3, r2
 800579e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057a0:	f7fd fd38 	bl	8003214 <HAL_GetTick>
 80057a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057a6:	4b39      	ldr	r3, [pc, #228]	@ (800588c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	015b      	lsls	r3, r3, #5
 80057ac:	0d1b      	lsrs	r3, r3, #20
 80057ae:	69fa      	ldr	r2, [r7, #28]
 80057b0:	fb02 f303 	mul.w	r3, r2, r3
 80057b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057b6:	e055      	b.n	8005864 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057be:	d051      	beq.n	8005864 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057c0:	f7fd fd28 	bl	8003214 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	69fa      	ldr	r2, [r7, #28]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d902      	bls.n	80057d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d13d      	bne.n	8005852 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80057e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ee:	d111      	bne.n	8005814 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057f8:	d004      	beq.n	8005804 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005802:	d107      	bne.n	8005814 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005812:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800581c:	d10f      	bne.n	800583e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800583c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e018      	b.n	8005884 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005858:	2300      	movs	r3, #0
 800585a:	61fb      	str	r3, [r7, #28]
 800585c:	e002      	b.n	8005864 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	3b01      	subs	r3, #1
 8005862:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689a      	ldr	r2, [r3, #8]
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	4013      	ands	r3, r2
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	429a      	cmp	r2, r3
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	429a      	cmp	r2, r3
 8005880:	d19a      	bne.n	80057b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3720      	adds	r7, #32
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	20000024 	.word	0x20000024

08005890 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af02      	add	r7, sp, #8
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2201      	movs	r2, #1
 80058a4:	2102      	movs	r1, #2
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7ff ff6a 	bl	8005780 <SPI_WaitFlagStateUntilTimeout>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b6:	f043 0220 	orr.w	r2, r3, #32
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e032      	b.n	8005928 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80058c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005930 <SPI_EndRxTxTransaction+0xa0>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005934 <SPI_EndRxTxTransaction+0xa4>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	0d5b      	lsrs	r3, r3, #21
 80058ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058d2:	fb02 f303 	mul.w	r3, r2, r3
 80058d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058e0:	d112      	bne.n	8005908 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	2180      	movs	r1, #128	@ 0x80
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f7ff ff47 	bl	8005780 <SPI_WaitFlagStateUntilTimeout>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d016      	beq.n	8005926 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058fc:	f043 0220 	orr.w	r2, r3, #32
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e00f      	b.n	8005928 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00a      	beq.n	8005924 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	3b01      	subs	r3, #1
 8005912:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800591e:	2b80      	cmp	r3, #128	@ 0x80
 8005920:	d0f2      	beq.n	8005908 <SPI_EndRxTxTransaction+0x78>
 8005922:	e000      	b.n	8005926 <SPI_EndRxTxTransaction+0x96>
        break;
 8005924:	bf00      	nop
  }

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3718      	adds	r7, #24
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	20000024 	.word	0x20000024
 8005934:	165e9f81 	.word	0x165e9f81

08005938 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e041      	b.n	80059ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d106      	bne.n	8005964 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7fd f972 	bl	8002c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	3304      	adds	r3, #4
 8005974:	4619      	mov	r1, r3
 8005976:	4610      	mov	r0, r2
 8005978:	f000 f95e 	bl	8005c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d001      	beq.n	80059f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e046      	b.n	8005a7e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a23      	ldr	r2, [pc, #140]	@ (8005a8c <HAL_TIM_Base_Start+0xb4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d022      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0a:	d01d      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a1f      	ldr	r2, [pc, #124]	@ (8005a90 <HAL_TIM_Base_Start+0xb8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d018      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a94 <HAL_TIM_Base_Start+0xbc>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d013      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a1c      	ldr	r2, [pc, #112]	@ (8005a98 <HAL_TIM_Base_Start+0xc0>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d00e      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005a9c <HAL_TIM_Base_Start+0xc4>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d009      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a19      	ldr	r2, [pc, #100]	@ (8005aa0 <HAL_TIM_Base_Start+0xc8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d004      	beq.n	8005a48 <HAL_TIM_Base_Start+0x70>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <HAL_TIM_Base_Start+0xcc>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d111      	bne.n	8005a6c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 0307 	and.w	r3, r3, #7
 8005a52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b06      	cmp	r3, #6
 8005a58:	d010      	beq.n	8005a7c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0201 	orr.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a6a:	e007      	b.n	8005a7c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	40010000 	.word	0x40010000
 8005a90:	40000400 	.word	0x40000400
 8005a94:	40000800 	.word	0x40000800
 8005a98:	40000c00 	.word	0x40000c00
 8005a9c:	40010400 	.word	0x40010400
 8005aa0:	40014000 	.word	0x40014000
 8005aa4:	40001800 	.word	0x40001800

08005aa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d101      	bne.n	8005ac4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e0b4      	b.n	8005c2e <HAL_TIM_ConfigClockSource+0x186>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005afc:	d03e      	beq.n	8005b7c <HAL_TIM_ConfigClockSource+0xd4>
 8005afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b02:	f200 8087 	bhi.w	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b0a:	f000 8086 	beq.w	8005c1a <HAL_TIM_ConfigClockSource+0x172>
 8005b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b12:	d87f      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b70      	cmp	r3, #112	@ 0x70
 8005b16:	d01a      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0xa6>
 8005b18:	2b70      	cmp	r3, #112	@ 0x70
 8005b1a:	d87b      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b60      	cmp	r3, #96	@ 0x60
 8005b1e:	d050      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x11a>
 8005b20:	2b60      	cmp	r3, #96	@ 0x60
 8005b22:	d877      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b50      	cmp	r3, #80	@ 0x50
 8005b26:	d03c      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0xfa>
 8005b28:	2b50      	cmp	r3, #80	@ 0x50
 8005b2a:	d873      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b2c:	2b40      	cmp	r3, #64	@ 0x40
 8005b2e:	d058      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x13a>
 8005b30:	2b40      	cmp	r3, #64	@ 0x40
 8005b32:	d86f      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b34:	2b30      	cmp	r3, #48	@ 0x30
 8005b36:	d064      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b38:	2b30      	cmp	r3, #48	@ 0x30
 8005b3a:	d86b      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	d060      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b40:	2b20      	cmp	r3, #32
 8005b42:	d867      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d05c      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b48:	2b10      	cmp	r3, #16
 8005b4a:	d05a      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b4c:	e062      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b5e:	f000 f98b 	bl	8005e78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	609a      	str	r2, [r3, #8]
      break;
 8005b7a:	e04f      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b8c:	f000 f974 	bl	8005e78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b9e:	609a      	str	r2, [r3, #8]
      break;
 8005ba0:	e03c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f000 f8e8 	bl	8005d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2150      	movs	r1, #80	@ 0x50
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f941 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 8005bc0:	e02c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bce:	461a      	mov	r2, r3
 8005bd0:	f000 f907 	bl	8005de2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2160      	movs	r1, #96	@ 0x60
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 f931 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 8005be0:	e01c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bee:	461a      	mov	r2, r3
 8005bf0:	f000 f8c8 	bl	8005d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2140      	movs	r1, #64	@ 0x40
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 f921 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 8005c00:	e00c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	f000 f918 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 8005c12:	e003      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	73fb      	strb	r3, [r7, #15]
      break;
 8005c18:	e000      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
	...

08005c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a43      	ldr	r2, [pc, #268]	@ (8005d58 <TIM_Base_SetConfig+0x120>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d013      	beq.n	8005c78 <TIM_Base_SetConfig+0x40>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c56:	d00f      	beq.n	8005c78 <TIM_Base_SetConfig+0x40>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a40      	ldr	r2, [pc, #256]	@ (8005d5c <TIM_Base_SetConfig+0x124>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d00b      	beq.n	8005c78 <TIM_Base_SetConfig+0x40>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a3f      	ldr	r2, [pc, #252]	@ (8005d60 <TIM_Base_SetConfig+0x128>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d007      	beq.n	8005c78 <TIM_Base_SetConfig+0x40>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a3e      	ldr	r2, [pc, #248]	@ (8005d64 <TIM_Base_SetConfig+0x12c>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d003      	beq.n	8005c78 <TIM_Base_SetConfig+0x40>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a3d      	ldr	r2, [pc, #244]	@ (8005d68 <TIM_Base_SetConfig+0x130>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d108      	bne.n	8005c8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a32      	ldr	r2, [pc, #200]	@ (8005d58 <TIM_Base_SetConfig+0x120>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d02b      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c98:	d027      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a2f      	ldr	r2, [pc, #188]	@ (8005d5c <TIM_Base_SetConfig+0x124>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d023      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a2e      	ldr	r2, [pc, #184]	@ (8005d60 <TIM_Base_SetConfig+0x128>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d01f      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a2d      	ldr	r2, [pc, #180]	@ (8005d64 <TIM_Base_SetConfig+0x12c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d01b      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8005d68 <TIM_Base_SetConfig+0x130>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d017      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8005d6c <TIM_Base_SetConfig+0x134>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d013      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a2a      	ldr	r2, [pc, #168]	@ (8005d70 <TIM_Base_SetConfig+0x138>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00f      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a29      	ldr	r2, [pc, #164]	@ (8005d74 <TIM_Base_SetConfig+0x13c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00b      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a28      	ldr	r2, [pc, #160]	@ (8005d78 <TIM_Base_SetConfig+0x140>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d007      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a27      	ldr	r2, [pc, #156]	@ (8005d7c <TIM_Base_SetConfig+0x144>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d003      	beq.n	8005cea <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a26      	ldr	r2, [pc, #152]	@ (8005d80 <TIM_Base_SetConfig+0x148>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d108      	bne.n	8005cfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	689a      	ldr	r2, [r3, #8]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005d58 <TIM_Base_SetConfig+0x120>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <TIM_Base_SetConfig+0xf2>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a10      	ldr	r2, [pc, #64]	@ (8005d68 <TIM_Base_SetConfig+0x130>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d103      	bne.n	8005d32 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	691a      	ldr	r2, [r3, #16]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f043 0204 	orr.w	r2, r3, #4
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	601a      	str	r2, [r3, #0]
}
 8005d4a:	bf00      	nop
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40010400 	.word	0x40010400
 8005d6c:	40014000 	.word	0x40014000
 8005d70:	40014400 	.word	0x40014400
 8005d74:	40014800 	.word	0x40014800
 8005d78:	40001800 	.word	0x40001800
 8005d7c:	40001c00 	.word	0x40001c00
 8005d80:	40002000 	.word	0x40002000

08005d84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	f023 0201 	bic.w	r2, r3, #1
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f023 030a 	bic.w	r3, r3, #10
 8005dc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	621a      	str	r2, [r3, #32]
}
 8005dd6:	bf00      	nop
 8005dd8:	371c      	adds	r7, #28
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b087      	sub	sp, #28
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	60f8      	str	r0, [r7, #12]
 8005dea:	60b9      	str	r1, [r7, #8]
 8005dec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	f023 0210 	bic.w	r2, r3, #16
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	621a      	str	r2, [r3, #32]
}
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b085      	sub	sp, #20
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	f043 0307 	orr.w	r3, r3, #7
 8005e64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	609a      	str	r2, [r3, #8]
}
 8005e6c:	bf00      	nop
 8005e6e:	3714      	adds	r7, #20
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
 8005e84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	021a      	lsls	r2, r3, #8
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	609a      	str	r2, [r3, #8]
}
 8005eac:	bf00      	nop
 8005eae:	371c      	adds	r7, #28
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e05a      	b.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68fa      	ldr	r2, [r7, #12]
 8005f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a21      	ldr	r2, [pc, #132]	@ (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d022      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1c:	d01d      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1d      	ldr	r2, [pc, #116]	@ (8005f98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d018      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d013      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a1a      	ldr	r2, [pc, #104]	@ (8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d00e      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a18      	ldr	r2, [pc, #96]	@ (8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d009      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a17      	ldr	r2, [pc, #92]	@ (8005fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d004      	beq.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a15      	ldr	r2, [pc, #84]	@ (8005fac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d10c      	bne.n	8005f74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	40010000 	.word	0x40010000
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40000800 	.word	0x40000800
 8005fa0:	40000c00 	.word	0x40000c00
 8005fa4:	40010400 	.word	0x40010400
 8005fa8:	40014000 	.word	0x40014000
 8005fac:	40001800 	.word	0x40001800

08005fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e042      	b.n	8006048 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d106      	bne.n	8005fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f7fc fe6c 	bl	8002cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2224      	movs	r2, #36	@ 0x24
 8005fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fcef 	bl	80069d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	691a      	ldr	r2, [r3, #16]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b20      	cmp	r3, #32
 8006068:	d112      	bne.n	8006090 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <HAL_UART_Receive_IT+0x26>
 8006070:	88fb      	ldrh	r3, [r7, #6]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e00b      	b.n	8006092 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006080:	88fb      	ldrh	r3, [r7, #6]
 8006082:	461a      	mov	r2, r3
 8006084:	68b9      	ldr	r1, [r7, #8]
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fad2 	bl	8006630 <UART_Start_Receive_IT>
 800608c:	4603      	mov	r3, r0
 800608e:	e000      	b.n	8006092 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b0ba      	sub	sp, #232	@ 0xe8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80060c2:	2300      	movs	r3, #0
 80060c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d2:	f003 030f 	and.w	r3, r3, #15
 80060d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80060da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10f      	bne.n	8006102 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d009      	beq.n	8006102 <HAL_UART_IRQHandler+0x66>
 80060ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fbae 	bl	800685c <UART_Receive_IT>
      return;
 8006100:	e273      	b.n	80065ea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006102:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80de 	beq.w	80062c8 <HAL_UART_IRQHandler+0x22c>
 800610c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	d106      	bne.n	8006126 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 80d1 	beq.w	80062c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00b      	beq.n	800614a <HAL_UART_IRQHandler+0xae>
 8006132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006142:	f043 0201 	orr.w	r2, r3, #1
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800614a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00b      	beq.n	800616e <HAL_UART_IRQHandler+0xd2>
 8006156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006166:	f043 0202 	orr.w	r2, r3, #2
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800616e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
 800617a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d005      	beq.n	8006192 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618a:	f043 0204 	orr.w	r2, r3, #4
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006196:	f003 0308 	and.w	r3, r3, #8
 800619a:	2b00      	cmp	r3, #0
 800619c:	d011      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
 800619e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d105      	bne.n	80061b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80061aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d005      	beq.n	80061c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ba:	f043 0208 	orr.w	r2, r3, #8
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 820a 	beq.w	80065e0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d008      	beq.n	80061ea <HAL_UART_IRQHandler+0x14e>
 80061d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061dc:	f003 0320 	and.w	r3, r3, #32
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 fb39 	bl	800685c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f4:	2b40      	cmp	r3, #64	@ 0x40
 80061f6:	bf0c      	ite	eq
 80061f8:	2301      	moveq	r3, #1
 80061fa:	2300      	movne	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d103      	bne.n	8006216 <HAL_UART_IRQHandler+0x17a>
 800620e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d04f      	beq.n	80062b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fa44 	bl	80066a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006226:	2b40      	cmp	r3, #64	@ 0x40
 8006228:	d141      	bne.n	80062ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3314      	adds	r3, #20
 8006230:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006234:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006244:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3314      	adds	r3, #20
 8006252:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006256:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800625a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006262:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006266:	e841 2300 	strex	r3, r2, [r1]
 800626a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800626e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1d9      	bne.n	800622a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d013      	beq.n	80062a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006282:	4a8a      	ldr	r2, [pc, #552]	@ (80064ac <HAL_UART_IRQHandler+0x410>)
 8006284:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628a:	4618      	mov	r0, r3
 800628c:	f7fd fee0 	bl	8004050 <HAL_DMA_Abort_IT>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d016      	beq.n	80062c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062a0:	4610      	mov	r0, r2
 80062a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a4:	e00e      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f9ac 	bl	8006604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ac:	e00a      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f9a8 	bl	8006604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b4:	e006      	b.n	80062c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f9a4 	bl	8006604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80062c2:	e18d      	b.n	80065e0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c4:	bf00      	nop
    return;
 80062c6:	e18b      	b.n	80065e0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	f040 8167 	bne.w	80065a0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062d6:	f003 0310 	and.w	r3, r3, #16
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 8160 	beq.w	80065a0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80062e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062e4:	f003 0310 	and.w	r3, r3, #16
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 8159 	beq.w	80065a0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062ee:	2300      	movs	r3, #0
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	60bb      	str	r3, [r7, #8]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	60bb      	str	r3, [r7, #8]
 8006302:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800630e:	2b40      	cmp	r3, #64	@ 0x40
 8006310:	f040 80ce 	bne.w	80064b0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006320:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 80a9 	beq.w	800647c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800632e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006332:	429a      	cmp	r2, r3
 8006334:	f080 80a2 	bcs.w	800647c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800633e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800634a:	f000 8088 	beq.w	800645e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	330c      	adds	r3, #12
 8006354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006358:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800635c:	e853 3f00 	ldrex	r3, [r3]
 8006360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800636c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	330c      	adds	r3, #12
 8006376:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800637a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800637e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006382:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006386:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800638a:	e841 2300 	strex	r3, r2, [r1]
 800638e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1d9      	bne.n	800634e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3314      	adds	r3, #20
 80063a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063a4:	e853 3f00 	ldrex	r3, [r3]
 80063a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80063aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063ac:	f023 0301 	bic.w	r3, r3, #1
 80063b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3314      	adds	r3, #20
 80063ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80063be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80063c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80063c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80063d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1e1      	bne.n	800639a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3314      	adds	r3, #20
 80063dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063e0:	e853 3f00 	ldrex	r3, [r3]
 80063e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80063e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3314      	adds	r3, #20
 80063f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80063fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80063fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006400:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006402:	e841 2300 	strex	r3, r2, [r1]
 8006406:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1e3      	bne.n	80063d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2220      	movs	r2, #32
 8006412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	330c      	adds	r3, #12
 8006422:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006426:	e853 3f00 	ldrex	r3, [r3]
 800642a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800642c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800642e:	f023 0310 	bic.w	r3, r3, #16
 8006432:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	330c      	adds	r3, #12
 800643c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006440:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006442:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006444:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006446:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006448:	e841 2300 	strex	r3, r2, [r1]
 800644c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800644e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1e3      	bne.n	800641c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006458:	4618      	mov	r0, r3
 800645a:	f7fd fd89 	bl	8003f70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800646c:	b29b      	uxth	r3, r3
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	b29b      	uxth	r3, r3
 8006472:	4619      	mov	r1, r3
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f8cf 	bl	8006618 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800647a:	e0b3      	b.n	80065e4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006480:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006484:	429a      	cmp	r2, r3
 8006486:	f040 80ad 	bne.w	80065e4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006494:	f040 80a6 	bne.w	80065e4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064a2:	4619      	mov	r1, r3
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 f8b7 	bl	8006618 <HAL_UARTEx_RxEventCallback>
      return;
 80064aa:	e09b      	b.n	80065e4 <HAL_UART_IRQHandler+0x548>
 80064ac:	0800676b 	.word	0x0800676b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f000 808e 	beq.w	80065e8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80064cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 8089 	beq.w	80065e8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	330c      	adds	r3, #12
 80064dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e0:	e853 3f00 	ldrex	r3, [r3]
 80064e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	330c      	adds	r3, #12
 80064f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80064fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80064fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006500:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006502:	e841 2300 	strex	r3, r2, [r1]
 8006506:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1e3      	bne.n	80064d6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	3314      	adds	r3, #20
 8006514:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	623b      	str	r3, [r7, #32]
   return(result);
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	f023 0301 	bic.w	r3, r3, #1
 8006524:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	3314      	adds	r3, #20
 800652e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006532:	633a      	str	r2, [r7, #48]	@ 0x30
 8006534:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006536:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006538:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e3      	bne.n	800650e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2220      	movs	r2, #32
 800654a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	330c      	adds	r3, #12
 800655a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	e853 3f00 	ldrex	r3, [r3]
 8006562:	60fb      	str	r3, [r7, #12]
   return(result);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0310 	bic.w	r3, r3, #16
 800656a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	330c      	adds	r3, #12
 8006574:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006578:	61fa      	str	r2, [r7, #28]
 800657a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657c:	69b9      	ldr	r1, [r7, #24]
 800657e:	69fa      	ldr	r2, [r7, #28]
 8006580:	e841 2300 	strex	r3, r2, [r1]
 8006584:	617b      	str	r3, [r7, #20]
   return(result);
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1e3      	bne.n	8006554 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006592:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006596:	4619      	mov	r1, r3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f000 f83d 	bl	8006618 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800659e:	e023      	b.n	80065e8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d009      	beq.n	80065c0 <HAL_UART_IRQHandler+0x524>
 80065ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 f8e7 	bl	800678c <UART_Transmit_IT>
    return;
 80065be:	e014      	b.n	80065ea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80065c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00e      	beq.n	80065ea <HAL_UART_IRQHandler+0x54e>
 80065cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d008      	beq.n	80065ea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f927 	bl	800682c <UART_EndTransmit_IT>
    return;
 80065de:	e004      	b.n	80065ea <HAL_UART_IRQHandler+0x54e>
    return;
 80065e0:	bf00      	nop
 80065e2:	e002      	b.n	80065ea <HAL_UART_IRQHandler+0x54e>
      return;
 80065e4:	bf00      	nop
 80065e6:	e000      	b.n	80065ea <HAL_UART_IRQHandler+0x54e>
      return;
 80065e8:	bf00      	nop
  }
}
 80065ea:	37e8      	adds	r7, #232	@ 0xe8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b083      	sub	sp, #12
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065f8:	bf00      	nop
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	4613      	mov	r3, r2
 800663c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	88fa      	ldrh	r2, [r7, #6]
 8006648:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	88fa      	ldrh	r2, [r7, #6]
 800664e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2222      	movs	r2, #34	@ 0x22
 800665a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68da      	ldr	r2, [r3, #12]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006674:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	695a      	ldr	r2, [r3, #20]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f042 0201 	orr.w	r2, r2, #1
 8006684:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0220 	orr.w	r2, r2, #32
 8006694:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b095      	sub	sp, #84	@ 0x54
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	330c      	adds	r3, #12
 80066b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b6:	e853 3f00 	ldrex	r3, [r3]
 80066ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	330c      	adds	r3, #12
 80066ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80066ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066d4:	e841 2300 	strex	r3, r2, [r1]
 80066d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e5      	bne.n	80066ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3314      	adds	r3, #20
 80066e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	e853 3f00 	ldrex	r3, [r3]
 80066ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f023 0301 	bic.w	r3, r3, #1
 80066f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3314      	adds	r3, #20
 80066fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006700:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006702:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006704:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006708:	e841 2300 	strex	r3, r2, [r1]
 800670c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1e5      	bne.n	80066e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006718:	2b01      	cmp	r3, #1
 800671a:	d119      	bne.n	8006750 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	330c      	adds	r3, #12
 8006722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	e853 3f00 	ldrex	r3, [r3]
 800672a:	60bb      	str	r3, [r7, #8]
   return(result);
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f023 0310 	bic.w	r3, r3, #16
 8006732:	647b      	str	r3, [r7, #68]	@ 0x44
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	330c      	adds	r3, #12
 800673a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800673c:	61ba      	str	r2, [r7, #24]
 800673e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006740:	6979      	ldr	r1, [r7, #20]
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	e841 2300 	strex	r3, r2, [r1]
 8006748:	613b      	str	r3, [r7, #16]
   return(result);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1e5      	bne.n	800671c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2220      	movs	r2, #32
 8006754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800675e:	bf00      	nop
 8006760:	3754      	adds	r7, #84	@ 0x54
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b084      	sub	sp, #16
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006776:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff ff40 	bl	8006604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b21      	cmp	r3, #33	@ 0x21
 800679e:	d13e      	bne.n	800681e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067a8:	d114      	bne.n	80067d4 <UART_Transmit_IT+0x48>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d110      	bne.n	80067d4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	461a      	mov	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067c6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	1c9a      	adds	r2, r3, #2
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	621a      	str	r2, [r3, #32]
 80067d2:	e008      	b.n	80067e6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a1b      	ldr	r3, [r3, #32]
 80067d8:	1c59      	adds	r1, r3, #1
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6211      	str	r1, [r2, #32]
 80067de:	781a      	ldrb	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	4619      	mov	r1, r3
 80067f4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10f      	bne.n	800681a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68da      	ldr	r2, [r3, #12]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006808:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006818:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800681a:	2300      	movs	r3, #0
 800681c:	e000      	b.n	8006820 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800681e:	2302      	movs	r3, #2
  }
}
 8006820:	4618      	mov	r0, r3
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006842:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2220      	movs	r2, #32
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f7ff fecf 	bl	80065f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08c      	sub	sp, #48	@ 0x30
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006864:	2300      	movs	r3, #0
 8006866:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006868:	2300      	movs	r3, #0
 800686a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006872:	b2db      	uxtb	r3, r3
 8006874:	2b22      	cmp	r3, #34	@ 0x22
 8006876:	f040 80aa 	bne.w	80069ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006882:	d115      	bne.n	80068b0 <UART_Receive_IT+0x54>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d111      	bne.n	80068b0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	b29b      	uxth	r3, r3
 800689a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800689e:	b29a      	uxth	r2, r3
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a8:	1c9a      	adds	r2, r3, #2
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80068ae:	e024      	b.n	80068fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068be:	d007      	beq.n	80068d0 <UART_Receive_IT+0x74>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10a      	bne.n	80068de <UART_Receive_IT+0x82>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d106      	bne.n	80068de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	b2da      	uxtb	r2, r3
 80068d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068da:	701a      	strb	r2, [r3, #0]
 80068dc:	e008      	b.n	80068f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f4:	1c5a      	adds	r2, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068fe:	b29b      	uxth	r3, r3
 8006900:	3b01      	subs	r3, #1
 8006902:	b29b      	uxth	r3, r3
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	4619      	mov	r1, r3
 8006908:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800690a:	2b00      	cmp	r3, #0
 800690c:	d15d      	bne.n	80069ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f022 0220 	bic.w	r2, r2, #32
 800691c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68da      	ldr	r2, [r3, #12]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800692c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	695a      	ldr	r2, [r3, #20]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 0201 	bic.w	r2, r2, #1
 800693c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2220      	movs	r2, #32
 8006942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006950:	2b01      	cmp	r3, #1
 8006952:	d135      	bne.n	80069c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	330c      	adds	r3, #12
 8006960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	e853 3f00 	ldrex	r3, [r3]
 8006968:	613b      	str	r3, [r7, #16]
   return(result);
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f023 0310 	bic.w	r3, r3, #16
 8006970:	627b      	str	r3, [r7, #36]	@ 0x24
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	330c      	adds	r3, #12
 8006978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800697a:	623a      	str	r2, [r7, #32]
 800697c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	69f9      	ldr	r1, [r7, #28]
 8006980:	6a3a      	ldr	r2, [r7, #32]
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	61bb      	str	r3, [r7, #24]
   return(result);
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e5      	bne.n	800695a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0310 	and.w	r3, r3, #16
 8006998:	2b10      	cmp	r3, #16
 800699a:	d10a      	bne.n	80069b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800699c:	2300      	movs	r3, #0
 800699e:	60fb      	str	r3, [r7, #12]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff fe2d 	bl	8006618 <HAL_UARTEx_RxEventCallback>
 80069be:	e002      	b.n	80069c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7fb fbed 	bl	80021a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80069c6:	2300      	movs	r3, #0
 80069c8:	e002      	b.n	80069d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	e000      	b.n	80069d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80069ce:	2302      	movs	r3, #2
  }
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3730      	adds	r7, #48	@ 0x30
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069dc:	b0c0      	sub	sp, #256	@ 0x100
 80069de:	af00      	add	r7, sp, #0
 80069e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80069f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069f4:	68d9      	ldr	r1, [r3, #12]
 80069f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	ea40 0301 	orr.w	r3, r0, r1
 8006a00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a06:	689a      	ldr	r2, [r3, #8]
 8006a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	431a      	orrs	r2, r3
 8006a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006a30:	f021 010c 	bic.w	r1, r1, #12
 8006a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006a3e:	430b      	orrs	r3, r1
 8006a40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a52:	6999      	ldr	r1, [r3, #24]
 8006a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	ea40 0301 	orr.w	r3, r0, r1
 8006a5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	4b8f      	ldr	r3, [pc, #572]	@ (8006ca4 <UART_SetConfig+0x2cc>)
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d005      	beq.n	8006a78 <UART_SetConfig+0xa0>
 8006a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	4b8d      	ldr	r3, [pc, #564]	@ (8006ca8 <UART_SetConfig+0x2d0>)
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d104      	bne.n	8006a82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a78:	f7fe fb88 	bl	800518c <HAL_RCC_GetPCLK2Freq>
 8006a7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006a80:	e003      	b.n	8006a8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a82:	f7fe fb6f 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 8006a86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a94:	f040 810c 	bne.w	8006cb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006aa2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006aa6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006aaa:	4622      	mov	r2, r4
 8006aac:	462b      	mov	r3, r5
 8006aae:	1891      	adds	r1, r2, r2
 8006ab0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006ab2:	415b      	adcs	r3, r3
 8006ab4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ab6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006aba:	4621      	mov	r1, r4
 8006abc:	eb12 0801 	adds.w	r8, r2, r1
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	eb43 0901 	adc.w	r9, r3, r1
 8006ac6:	f04f 0200 	mov.w	r2, #0
 8006aca:	f04f 0300 	mov.w	r3, #0
 8006ace:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ad2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ad6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ada:	4690      	mov	r8, r2
 8006adc:	4699      	mov	r9, r3
 8006ade:	4623      	mov	r3, r4
 8006ae0:	eb18 0303 	adds.w	r3, r8, r3
 8006ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ae8:	462b      	mov	r3, r5
 8006aea:	eb49 0303 	adc.w	r3, r9, r3
 8006aee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006afe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b06:	460b      	mov	r3, r1
 8006b08:	18db      	adds	r3, r3, r3
 8006b0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	eb42 0303 	adc.w	r3, r2, r3
 8006b12:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b1c:	f7f9 ff96 	bl	8000a4c <__aeabi_uldivmod>
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	4b61      	ldr	r3, [pc, #388]	@ (8006cac <UART_SetConfig+0x2d4>)
 8006b26:	fba3 2302 	umull	r2, r3, r3, r2
 8006b2a:	095b      	lsrs	r3, r3, #5
 8006b2c:	011c      	lsls	r4, r3, #4
 8006b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b32:	2200      	movs	r2, #0
 8006b34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006b3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006b40:	4642      	mov	r2, r8
 8006b42:	464b      	mov	r3, r9
 8006b44:	1891      	adds	r1, r2, r2
 8006b46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006b48:	415b      	adcs	r3, r3
 8006b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006b50:	4641      	mov	r1, r8
 8006b52:	eb12 0a01 	adds.w	sl, r2, r1
 8006b56:	4649      	mov	r1, r9
 8006b58:	eb43 0b01 	adc.w	fp, r3, r1
 8006b5c:	f04f 0200 	mov.w	r2, #0
 8006b60:	f04f 0300 	mov.w	r3, #0
 8006b64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b70:	4692      	mov	sl, r2
 8006b72:	469b      	mov	fp, r3
 8006b74:	4643      	mov	r3, r8
 8006b76:	eb1a 0303 	adds.w	r3, sl, r3
 8006b7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b7e:	464b      	mov	r3, r9
 8006b80:	eb4b 0303 	adc.w	r3, fp, r3
 8006b84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006b98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	18db      	adds	r3, r3, r3
 8006ba0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	eb42 0303 	adc.w	r3, r2, r3
 8006ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006baa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006bae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006bb2:	f7f9 ff4b 	bl	8000a4c <__aeabi_uldivmod>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	4611      	mov	r1, r2
 8006bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8006cac <UART_SetConfig+0x2d4>)
 8006bbe:	fba3 2301 	umull	r2, r3, r3, r1
 8006bc2:	095b      	lsrs	r3, r3, #5
 8006bc4:	2264      	movs	r2, #100	@ 0x64
 8006bc6:	fb02 f303 	mul.w	r3, r2, r3
 8006bca:	1acb      	subs	r3, r1, r3
 8006bcc:	00db      	lsls	r3, r3, #3
 8006bce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006bd2:	4b36      	ldr	r3, [pc, #216]	@ (8006cac <UART_SetConfig+0x2d4>)
 8006bd4:	fba3 2302 	umull	r2, r3, r3, r2
 8006bd8:	095b      	lsrs	r3, r3, #5
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006be0:	441c      	add	r4, r3
 8006be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006be6:	2200      	movs	r2, #0
 8006be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006bf0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006bf4:	4642      	mov	r2, r8
 8006bf6:	464b      	mov	r3, r9
 8006bf8:	1891      	adds	r1, r2, r2
 8006bfa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006bfc:	415b      	adcs	r3, r3
 8006bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c04:	4641      	mov	r1, r8
 8006c06:	1851      	adds	r1, r2, r1
 8006c08:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c0a:	4649      	mov	r1, r9
 8006c0c:	414b      	adcs	r3, r1
 8006c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c10:	f04f 0200 	mov.w	r2, #0
 8006c14:	f04f 0300 	mov.w	r3, #0
 8006c18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006c1c:	4659      	mov	r1, fp
 8006c1e:	00cb      	lsls	r3, r1, #3
 8006c20:	4651      	mov	r1, sl
 8006c22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c26:	4651      	mov	r1, sl
 8006c28:	00ca      	lsls	r2, r1, #3
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	4603      	mov	r3, r0
 8006c30:	4642      	mov	r2, r8
 8006c32:	189b      	adds	r3, r3, r2
 8006c34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c38:	464b      	mov	r3, r9
 8006c3a:	460a      	mov	r2, r1
 8006c3c:	eb42 0303 	adc.w	r3, r2, r3
 8006c40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006c50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006c54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006c58:	460b      	mov	r3, r1
 8006c5a:	18db      	adds	r3, r3, r3
 8006c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c5e:	4613      	mov	r3, r2
 8006c60:	eb42 0303 	adc.w	r3, r2, r3
 8006c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006c6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006c6e:	f7f9 feed 	bl	8000a4c <__aeabi_uldivmod>
 8006c72:	4602      	mov	r2, r0
 8006c74:	460b      	mov	r3, r1
 8006c76:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <UART_SetConfig+0x2d4>)
 8006c78:	fba3 1302 	umull	r1, r3, r3, r2
 8006c7c:	095b      	lsrs	r3, r3, #5
 8006c7e:	2164      	movs	r1, #100	@ 0x64
 8006c80:	fb01 f303 	mul.w	r3, r1, r3
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	3332      	adds	r3, #50	@ 0x32
 8006c8a:	4a08      	ldr	r2, [pc, #32]	@ (8006cac <UART_SetConfig+0x2d4>)
 8006c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c90:	095b      	lsrs	r3, r3, #5
 8006c92:	f003 0207 	and.w	r2, r3, #7
 8006c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4422      	add	r2, r4
 8006c9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ca0:	e106      	b.n	8006eb0 <UART_SetConfig+0x4d8>
 8006ca2:	bf00      	nop
 8006ca4:	40011000 	.word	0x40011000
 8006ca8:	40011400 	.word	0x40011400
 8006cac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006cba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006cbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006cc2:	4642      	mov	r2, r8
 8006cc4:	464b      	mov	r3, r9
 8006cc6:	1891      	adds	r1, r2, r2
 8006cc8:	6239      	str	r1, [r7, #32]
 8006cca:	415b      	adcs	r3, r3
 8006ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006cd2:	4641      	mov	r1, r8
 8006cd4:	1854      	adds	r4, r2, r1
 8006cd6:	4649      	mov	r1, r9
 8006cd8:	eb43 0501 	adc.w	r5, r3, r1
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	00eb      	lsls	r3, r5, #3
 8006ce6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006cea:	00e2      	lsls	r2, r4, #3
 8006cec:	4614      	mov	r4, r2
 8006cee:	461d      	mov	r5, r3
 8006cf0:	4643      	mov	r3, r8
 8006cf2:	18e3      	adds	r3, r4, r3
 8006cf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006cf8:	464b      	mov	r3, r9
 8006cfa:	eb45 0303 	adc.w	r3, r5, r3
 8006cfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	f04f 0300 	mov.w	r3, #0
 8006d1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d1e:	4629      	mov	r1, r5
 8006d20:	008b      	lsls	r3, r1, #2
 8006d22:	4621      	mov	r1, r4
 8006d24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d28:	4621      	mov	r1, r4
 8006d2a:	008a      	lsls	r2, r1, #2
 8006d2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006d30:	f7f9 fe8c 	bl	8000a4c <__aeabi_uldivmod>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	4b60      	ldr	r3, [pc, #384]	@ (8006ebc <UART_SetConfig+0x4e4>)
 8006d3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d3e:	095b      	lsrs	r3, r3, #5
 8006d40:	011c      	lsls	r4, r3, #4
 8006d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006d50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006d54:	4642      	mov	r2, r8
 8006d56:	464b      	mov	r3, r9
 8006d58:	1891      	adds	r1, r2, r2
 8006d5a:	61b9      	str	r1, [r7, #24]
 8006d5c:	415b      	adcs	r3, r3
 8006d5e:	61fb      	str	r3, [r7, #28]
 8006d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d64:	4641      	mov	r1, r8
 8006d66:	1851      	adds	r1, r2, r1
 8006d68:	6139      	str	r1, [r7, #16]
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	414b      	adcs	r3, r1
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	f04f 0200 	mov.w	r2, #0
 8006d74:	f04f 0300 	mov.w	r3, #0
 8006d78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d7c:	4659      	mov	r1, fp
 8006d7e:	00cb      	lsls	r3, r1, #3
 8006d80:	4651      	mov	r1, sl
 8006d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d86:	4651      	mov	r1, sl
 8006d88:	00ca      	lsls	r2, r1, #3
 8006d8a:	4610      	mov	r0, r2
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	4603      	mov	r3, r0
 8006d90:	4642      	mov	r2, r8
 8006d92:	189b      	adds	r3, r3, r2
 8006d94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d98:	464b      	mov	r3, r9
 8006d9a:	460a      	mov	r2, r1
 8006d9c:	eb42 0303 	adc.w	r3, r2, r3
 8006da0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006db0:	f04f 0200 	mov.w	r2, #0
 8006db4:	f04f 0300 	mov.w	r3, #0
 8006db8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006dbc:	4649      	mov	r1, r9
 8006dbe:	008b      	lsls	r3, r1, #2
 8006dc0:	4641      	mov	r1, r8
 8006dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	008a      	lsls	r2, r1, #2
 8006dca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006dce:	f7f9 fe3d 	bl	8000a4c <__aeabi_uldivmod>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	4b38      	ldr	r3, [pc, #224]	@ (8006ebc <UART_SetConfig+0x4e4>)
 8006dda:	fba3 2301 	umull	r2, r3, r3, r1
 8006dde:	095b      	lsrs	r3, r3, #5
 8006de0:	2264      	movs	r2, #100	@ 0x64
 8006de2:	fb02 f303 	mul.w	r3, r2, r3
 8006de6:	1acb      	subs	r3, r1, r3
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	3332      	adds	r3, #50	@ 0x32
 8006dec:	4a33      	ldr	r2, [pc, #204]	@ (8006ebc <UART_SetConfig+0x4e4>)
 8006dee:	fba2 2303 	umull	r2, r3, r2, r3
 8006df2:	095b      	lsrs	r3, r3, #5
 8006df4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006df8:	441c      	add	r4, r3
 8006dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dfe:	2200      	movs	r2, #0
 8006e00:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e02:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e08:	4642      	mov	r2, r8
 8006e0a:	464b      	mov	r3, r9
 8006e0c:	1891      	adds	r1, r2, r2
 8006e0e:	60b9      	str	r1, [r7, #8]
 8006e10:	415b      	adcs	r3, r3
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e18:	4641      	mov	r1, r8
 8006e1a:	1851      	adds	r1, r2, r1
 8006e1c:	6039      	str	r1, [r7, #0]
 8006e1e:	4649      	mov	r1, r9
 8006e20:	414b      	adcs	r3, r1
 8006e22:	607b      	str	r3, [r7, #4]
 8006e24:	f04f 0200 	mov.w	r2, #0
 8006e28:	f04f 0300 	mov.w	r3, #0
 8006e2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e30:	4659      	mov	r1, fp
 8006e32:	00cb      	lsls	r3, r1, #3
 8006e34:	4651      	mov	r1, sl
 8006e36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e3a:	4651      	mov	r1, sl
 8006e3c:	00ca      	lsls	r2, r1, #3
 8006e3e:	4610      	mov	r0, r2
 8006e40:	4619      	mov	r1, r3
 8006e42:	4603      	mov	r3, r0
 8006e44:	4642      	mov	r2, r8
 8006e46:	189b      	adds	r3, r3, r2
 8006e48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e4a:	464b      	mov	r3, r9
 8006e4c:	460a      	mov	r2, r1
 8006e4e:	eb42 0303 	adc.w	r3, r2, r3
 8006e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006e60:	f04f 0200 	mov.w	r2, #0
 8006e64:	f04f 0300 	mov.w	r3, #0
 8006e68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	008b      	lsls	r3, r1, #2
 8006e70:	4641      	mov	r1, r8
 8006e72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e76:	4641      	mov	r1, r8
 8006e78:	008a      	lsls	r2, r1, #2
 8006e7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006e7e:	f7f9 fde5 	bl	8000a4c <__aeabi_uldivmod>
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	4b0d      	ldr	r3, [pc, #52]	@ (8006ebc <UART_SetConfig+0x4e4>)
 8006e88:	fba3 1302 	umull	r1, r3, r3, r2
 8006e8c:	095b      	lsrs	r3, r3, #5
 8006e8e:	2164      	movs	r1, #100	@ 0x64
 8006e90:	fb01 f303 	mul.w	r3, r1, r3
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	3332      	adds	r3, #50	@ 0x32
 8006e9a:	4a08      	ldr	r2, [pc, #32]	@ (8006ebc <UART_SetConfig+0x4e4>)
 8006e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea0:	095b      	lsrs	r3, r3, #5
 8006ea2:	f003 020f 	and.w	r2, r3, #15
 8006ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4422      	add	r2, r4
 8006eae:	609a      	str	r2, [r3, #8]
}
 8006eb0:	bf00      	nop
 8006eb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ebc:	51eb851f 	.word	0x51eb851f

08006ec0 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d101      	bne.n	8006ed2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e033      	b.n	8006f3a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d106      	bne.n	8006eec <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fb ff34 	bl	8002d54 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 fc9f 	bl	8007838 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	691a      	ldr	r2, [r3, #16]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695a      	ldr	r2, [r3, #20]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f18:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68da      	ldr	r2, [r3, #12]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f28:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
	...

08006f44 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b086      	sub	sp, #24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d165      	bne.n	800702e <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d002      	beq.n	8006f6e <HAL_USART_Transmit_DMA+0x2a>
 8006f68:	88fb      	ldrh	r3, [r7, #6]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d101      	bne.n	8006f72 <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e05e      	b.n	8007030 <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d101      	bne.n	8006f80 <HAL_USART_Transmit_DMA+0x3c>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e057      	b.n	8007030 <HAL_USART_Transmit_DMA+0xec>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	88fa      	ldrh	r2, [r7, #6]
 8006f92:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	88fa      	ldrh	r2, [r7, #6]
 8006f98:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2212      	movs	r2, #18
 8006fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fac:	4a22      	ldr	r2, [pc, #136]	@ (8007038 <HAL_USART_Transmit_DMA+0xf4>)
 8006fae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fb4:	4a21      	ldr	r2, [pc, #132]	@ (800703c <HAL_USART_Transmit_DMA+0xf8>)
 8006fb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fbc:	4a20      	ldr	r2, [pc, #128]	@ (8007040 <HAL_USART_Transmit_DMA+0xfc>)
 8006fbe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 8006fc8:	f107 0308 	add.w	r3, r7, #8
 8006fcc:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	6819      	ldr	r1, [r3, #0]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3304      	adds	r3, #4
 8006fdc:	461a      	mov	r2, r3
 8006fde:	88fb      	ldrh	r3, [r7, #6]
 8006fe0:	f7fc ff6e 	bl	8003ec0 <HAL_DMA_Start_IT>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8006fe8:	7dfb      	ldrb	r3, [r7, #23]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d112      	bne.n	8007014 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ff6:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	695a      	ldr	r2, [r3, #20]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800700e:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	e00d      	b.n	8007030 <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2210      	movs	r2, #16
 8007018:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e000      	b.n	8007030 <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 800702e:	2302      	movs	r3, #2
  }
}
 8007030:	4618      	mov	r0, r3
 8007032:	3718      	adds	r7, #24
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	08007301 	.word	0x08007301
 800703c:	0800736b 	.word	0x0800736b
 8007040:	08007387 	.word	0x08007387

08007044 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007064:	2300      	movs	r3, #0
 8007066:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007068:	2300      	movs	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	f003 030f 	and.w	r3, r3, #15
 8007072:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d117      	bne.n	80070aa <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d012      	beq.n	80070aa <HAL_USART_IRQHandler+0x66>
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00d      	beq.n	80070aa <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b22      	cmp	r3, #34	@ 0x22
 8007098:	d103      	bne.n	80070a2 <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 fa79 	bl	8007592 <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 80070a0:	e0e9      	b.n	8007276 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 fafb 	bl	800769e <USART_TransmitReceive_IT>
      return;
 80070a8:	e0e5      	b.n	8007276 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 80bb 	beq.w	8007228 <HAL_USART_IRQHandler+0x1e4>
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d105      	bne.n	80070c8 <HAL_USART_IRQHandler+0x84>
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 80b0 	beq.w	8007228 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00a      	beq.n	80070e8 <HAL_USART_IRQHandler+0xa4>
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d005      	beq.n	80070e8 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e0:	f043 0201 	orr.w	r2, r3, #1
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00a      	beq.n	8007108 <HAL_USART_IRQHandler+0xc4>
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d005      	beq.n	8007108 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007100:	f043 0202 	orr.w	r2, r3, #2
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	f003 0302 	and.w	r3, r3, #2
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00a      	beq.n	8007128 <HAL_USART_IRQHandler+0xe4>
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	2b00      	cmp	r3, #0
 800711a:	d005      	beq.n	8007128 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007120:	f043 0204 	orr.w	r2, r3, #4
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00f      	beq.n	8007152 <HAL_USART_IRQHandler+0x10e>
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	f003 0320 	and.w	r3, r3, #32
 8007138:	2b00      	cmp	r3, #0
 800713a:	d104      	bne.n	8007146 <HAL_USART_IRQHandler+0x102>
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d005      	beq.n	8007152 <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714a:	f043 0208 	orr.w	r2, r3, #8
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 808c 	beq.w	8007274 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d011      	beq.n	800718a <HAL_USART_IRQHandler+0x146>
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	f003 0320 	and.w	r3, r3, #32
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00c      	beq.n	800718a <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b22      	cmp	r3, #34	@ 0x22
 800717a:	d103      	bne.n	8007184 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fa08 	bl	8007592 <USART_Receive_IT>
 8007182:	e002      	b.n	800718a <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 fa8a 	bl	800769e <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007194:	2b40      	cmp	r3, #64	@ 0x40
 8007196:	bf0c      	ite	eq
 8007198:	2301      	moveq	r3, #1
 800719a:	2300      	movne	r3, #0
 800719c:	b2db      	uxtb	r3, r3
 800719e:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a4:	f003 0308 	and.w	r3, r3, #8
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d102      	bne.n	80071b2 <HAL_USART_IRQHandler+0x16e>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d031      	beq.n	8007216 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f94b 	bl	800744e <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c2:	2b40      	cmp	r3, #64	@ 0x40
 80071c4:	d123      	bne.n	800720e <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	695a      	ldr	r2, [r3, #20]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d4:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d013      	beq.n	8007206 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e2:	4a26      	ldr	r2, [pc, #152]	@ (800727c <HAL_USART_IRQHandler+0x238>)
 80071e4:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fc ff30 	bl	8004050 <HAL_DMA_Abort_IT>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d016      	beq.n	8007224 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007200:	4610      	mov	r0, r2
 8007202:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007204:	e00e      	b.n	8007224 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f862 	bl	80072d0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800720c:	e00a      	b.n	8007224 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f85e 	bl	80072d0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007214:	e006      	b.n	8007224 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f85a 	bl	80072d0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007222:	e027      	b.n	8007274 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007224:	bf00      	nop
    return;
 8007226:	e025      	b.n	8007274 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800722e:	2b00      	cmp	r3, #0
 8007230:	d012      	beq.n	8007258 <HAL_USART_IRQHandler+0x214>
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00d      	beq.n	8007258 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b12      	cmp	r3, #18
 8007246:	d103      	bne.n	8007250 <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 f932 	bl	80074b2 <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 800724e:	e012      	b.n	8007276 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fa24 	bl	800769e <USART_TransmitReceive_IT>
    return;
 8007256:	e00e      	b.n	8007276 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725e:	2b00      	cmp	r3, #0
 8007260:	d009      	beq.n	8007276 <HAL_USART_IRQHandler+0x232>
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f970 	bl	8007552 <USART_EndTransmit_IT>
    return;
 8007272:	e000      	b.n	8007276 <HAL_USART_IRQHandler+0x232>
    return;
 8007274:	bf00      	nop
  }
}
 8007276:	3720      	adds	r7, #32
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	0800748b 	.word	0x0800748b

08007280 <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  return husart->State;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072f2:	b2db      	uxtb	r3, r3
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800730c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007318:	2b00      	cmp	r3, #0
 800731a:	d119      	bne.n	8007350 <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2200      	movs	r2, #0
 8007320:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b12      	cmp	r3, #18
 800732c:	d119      	bne.n	8007362 <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	695a      	ldr	r2, [r3, #20]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800733c:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68da      	ldr	r2, [r3, #12]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800734c:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800734e:	e008      	b.n	8007362 <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b12      	cmp	r3, #18
 800735a:	d102      	bne.n	8007362 <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f7ff ff8f 	bl	8007280 <HAL_USART_TxCpltCallback>
}
 8007362:	bf00      	nop
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b084      	sub	sp, #16
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007376:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f7ff ff8b 	bl	8007294 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800737e:	bf00      	nop
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b084      	sub	sp, #16
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007396:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2200      	movs	r2, #0
 800739c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2200      	movs	r2, #0
 80073a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ae:	2b80      	cmp	r3, #128	@ 0x80
 80073b0:	bf0c      	ite	eq
 80073b2:	2301      	moveq	r3, #1
 80073b4:	2300      	movne	r3, #0
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b12      	cmp	r3, #18
 80073c4:	d105      	bne.n	80073d2 <USART_DMAError+0x4c>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 80073cc:	68b8      	ldr	r0, [r7, #8]
 80073ce:	f000 f828 	bl	8007422 <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073dc:	2b40      	cmp	r3, #64	@ 0x40
 80073de:	bf0c      	ite	eq
 80073e0:	2301      	moveq	r3, #1
 80073e2:	2300      	movne	r3, #0
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	2b22      	cmp	r3, #34	@ 0x22
 80073f2:	d105      	bne.n	8007400 <USART_DMAError+0x7a>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 80073fa:	68b8      	ldr	r0, [r7, #8]
 80073fc:	f000 f827 	bl	800744e <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007404:	f043 0210 	orr.w	r2, r3, #16
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8007414:	68b8      	ldr	r0, [r7, #8]
 8007416:	f7ff ff5b 	bl	80072d0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800741a:	bf00      	nop
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 8007422:	b480      	push	{r7}
 8007424:	b083      	sub	sp, #12
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68da      	ldr	r2, [r3, #12]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8007438:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8007442:	bf00      	nop
 8007444:	370c      	adds	r7, #12
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 800744e:	b480      	push	{r7}
 8007450:	b083      	sub	sp, #12
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68da      	ldr	r2, [r3, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8007464:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695a      	ldr	r2, [r3, #20]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0201 	bic.w	r2, r2, #1
 8007474:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800747e:	bf00      	nop
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b084      	sub	sp, #16
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007496:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f7ff ff13 	bl	80072d0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80074aa:	bf00      	nop
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b085      	sub	sp, #20
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b12      	cmp	r3, #18
 80074c4:	d13e      	bne.n	8007544 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ce:	d114      	bne.n	80074fa <USART_Transmit_IT+0x48>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d110      	bne.n	80074fa <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074dc:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	881b      	ldrh	r3, [r3, #0]
 80074e2:	461a      	mov	r2, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074ec:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f2:	1c9a      	adds	r2, r3, #2
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80074f8:	e008      	b.n	800750c <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fe:	1c59      	adds	r1, r3, #1
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	6251      	str	r1, [r2, #36]	@ 0x24
 8007504:	781a      	ldrb	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007510:	b29b      	uxth	r3, r3
 8007512:	3b01      	subs	r3, #1
 8007514:	b29b      	uxth	r3, r3
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	4619      	mov	r1, r3
 800751a:	8551      	strh	r1, [r2, #42]	@ 0x2a
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10f      	bne.n	8007540 <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800752e:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68da      	ldr	r2, [r3, #12]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800753e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b082      	sub	sp, #8
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68da      	ldr	r2, [r3, #12]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007568:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	695a      	ldr	r2, [r3, #20]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0201 	bic.w	r2, r2, #1
 8007578:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff fe7c 	bl	8007280 <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b084      	sub	sp, #16
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800759a:	2300      	movs	r3, #0
 800759c:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b22      	cmp	r3, #34	@ 0x22
 80075ac:	d172      	bne.n	8007694 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075b6:	d115      	bne.n	80075e4 <USART_Receive_IT+0x52>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d111      	bne.n	80075e4 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c4:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075dc:	1c9a      	adds	r2, r3, #2
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80075e2:	e024      	b.n	800762e <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e8:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075f2:	d007      	beq.n	8007604 <USART_Receive_IT+0x72>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10a      	bne.n	8007612 <USART_Receive_IT+0x80>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d106      	bne.n	8007612 <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	b2da      	uxtb	r2, r3
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	701a      	strb	r2, [r3, #0]
 8007610:	e008      	b.n	8007624 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	b2db      	uxtb	r3, r3
 800761a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800761e:	b2da      	uxtb	r2, r3
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007632:	b29b      	uxth	r3, r3
 8007634:	3b01      	subs	r3, #1
 8007636:	b29a      	uxth	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007640:	b29b      	uxth	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	d120      	bne.n	8007688 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68da      	ldr	r2, [r3, #12]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0220 	bic.w	r2, r2, #32
 8007654:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68da      	ldr	r2, [r3, #12]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007664:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	695a      	ldr	r2, [r3, #20]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f022 0201 	bic.w	r2, r2, #1
 8007674:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2201      	movs	r2, #1
 800767a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7ff fe12 	bl	80072a8 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007684:	2300      	movs	r3, #0
 8007686:	e006      	b.n	8007696 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	22ff      	movs	r2, #255	@ 0xff
 800768e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8007690:	2300      	movs	r3, #0
 8007692:	e000      	b.n	8007696 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 8007694:	2302      	movs	r3, #2
  }
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b32      	cmp	r3, #50	@ 0x32
 80076b0:	f040 80bd 	bne.w	800782e <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d03d      	beq.n	800773a <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c8:	2b80      	cmp	r3, #128	@ 0x80
 80076ca:	d136      	bne.n	800773a <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d4:	d114      	bne.n	8007700 <USART_TransmitReceive_IT+0x62>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d110      	bne.n	8007700 <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e2:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	461a      	mov	r2, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076f2:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f8:	1c9a      	adds	r2, r3, #2
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80076fe:	e008      	b.n	8007712 <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007704:	1c59      	adds	r1, r3, #1
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6251      	str	r1, [r2, #36]	@ 0x24
 800770a:	781a      	ldrb	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007716:	b29b      	uxth	r3, r3
 8007718:	3b01      	subs	r3, #1
 800771a:	b29a      	uxth	r2, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007724:	b29b      	uxth	r3, r3
 8007726:	2b00      	cmp	r3, #0
 8007728:	d107      	bne.n	800773a <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007738:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800773e:	b29b      	uxth	r3, r3
 8007740:	2b00      	cmp	r3, #0
 8007742:	d04c      	beq.n	80077de <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b20      	cmp	r3, #32
 8007750:	d145      	bne.n	80077de <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800775a:	d115      	bne.n	8007788 <USART_TransmitReceive_IT+0xea>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d111      	bne.n	8007788 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007768:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	b29b      	uxth	r3, r3
 8007772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007776:	b29a      	uxth	r2, r3
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007780:	1c9a      	adds	r2, r3, #2
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007786:	e023      	b.n	80077d0 <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007790:	d007      	beq.n	80077a2 <USART_TransmitReceive_IT+0x104>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10b      	bne.n	80077b2 <USART_TransmitReceive_IT+0x114>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d107      	bne.n	80077b2 <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	685a      	ldr	r2, [r3, #4]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	701a      	strb	r2, [r3, #0]
 80077b0:	e009      	b.n	80077c6 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80077c2:	b2d2      	uxtb	r2, r2
 80077c4:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29a      	uxth	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d120      	bne.n	800782a <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68da      	ldr	r2, [r3, #12]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f022 0220 	bic.w	r2, r2, #32
 80077f6:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68da      	ldr	r2, [r3, #12]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007806:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	695a      	ldr	r2, [r3, #20]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 0201 	bic.w	r2, r2, #1
 8007816:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f7ff fd4b 	bl	80072bc <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	e002      	b.n	8007830 <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	e000      	b.n	8007830 <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 800782e:	2302      	movs	r3, #2
  }
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8007838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800783c:	b0c6      	sub	sp, #280	@ 0x118
 800783e:	af00      	add	r7, sp, #0
 8007840:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8007844:	2300      	movs	r3, #0
 8007846:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800784a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68d9      	ldr	r1, [r3, #12]
 8007852:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	f021 030c 	bic.w	r3, r1, #12
 800785c:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800785e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 800786a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007872:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007876:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800787a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800787c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007880:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007882:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007884:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007888:	6a1b      	ldr	r3, [r3, #32]
 800788a:	431a      	orrs	r2, r3
 800788c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007890:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007892:	431a      	orrs	r2, r3
 8007894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007898:	4313      	orrs	r3, r2
 800789a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800789e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80078a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ac:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 80078ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80078ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078be:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80078c2:	f023 030c 	bic.w	r3, r3, #12
 80078c6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80078ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	431a      	orrs	r2, r3
 80078d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	431a      	orrs	r2, r3
 80078e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e4:	4313      	orrs	r3, r2
 80078e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078ea:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80078ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f8:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 80078fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6959      	ldr	r1, [r3, #20]
 8007902:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 800790c:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800790e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	4b8b      	ldr	r3, [pc, #556]	@ (8007b44 <USART_SetConfig+0x30c>)
 8007916:	429a      	cmp	r2, r3
 8007918:	d006      	beq.n	8007928 <USART_SetConfig+0xf0>
 800791a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	4b89      	ldr	r3, [pc, #548]	@ (8007b48 <USART_SetConfig+0x310>)
 8007922:	429a      	cmp	r2, r3
 8007924:	f040 8114 	bne.w	8007b50 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007928:	f7fd fc30 	bl	800518c <HAL_RCC_GetPCLK2Freq>
 800792c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007930:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007934:	2200      	movs	r2, #0
 8007936:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800793a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800793e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8007942:	4622      	mov	r2, r4
 8007944:	462b      	mov	r3, r5
 8007946:	1891      	adds	r1, r2, r2
 8007948:	6739      	str	r1, [r7, #112]	@ 0x70
 800794a:	415b      	adcs	r3, r3
 800794c:	677b      	str	r3, [r7, #116]	@ 0x74
 800794e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007952:	4621      	mov	r1, r4
 8007954:	eb12 0801 	adds.w	r8, r2, r1
 8007958:	4629      	mov	r1, r5
 800795a:	eb43 0901 	adc.w	r9, r3, r1
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	f04f 0300 	mov.w	r3, #0
 8007966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800796a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800796e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007972:	4690      	mov	r8, r2
 8007974:	4699      	mov	r9, r3
 8007976:	4623      	mov	r3, r4
 8007978:	eb18 0303 	adds.w	r3, r8, r3
 800797c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007980:	462b      	mov	r3, r5
 8007982:	eb49 0303 	adc.w	r3, r9, r3
 8007986:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800798a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007996:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800799a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800799e:	460b      	mov	r3, r1
 80079a0:	18db      	adds	r3, r3, r3
 80079a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079a4:	4613      	mov	r3, r2
 80079a6:	eb42 0303 	adc.w	r3, r2, r3
 80079aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079ac:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80079b0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80079b4:	f7f9 f84a 	bl	8000a4c <__aeabi_uldivmod>
 80079b8:	4602      	mov	r2, r0
 80079ba:	460b      	mov	r3, r1
 80079bc:	4b63      	ldr	r3, [pc, #396]	@ (8007b4c <USART_SetConfig+0x314>)
 80079be:	fba3 2302 	umull	r2, r3, r3, r2
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	011c      	lsls	r4, r3, #4
 80079c6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079d0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80079d4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80079d8:	4642      	mov	r2, r8
 80079da:	464b      	mov	r3, r9
 80079dc:	1891      	adds	r1, r2, r2
 80079de:	6639      	str	r1, [r7, #96]	@ 0x60
 80079e0:	415b      	adcs	r3, r3
 80079e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80079e4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80079e8:	4641      	mov	r1, r8
 80079ea:	1851      	adds	r1, r2, r1
 80079ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80079ee:	4649      	mov	r1, r9
 80079f0:	414b      	adcs	r3, r1
 80079f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8007a00:	4659      	mov	r1, fp
 8007a02:	00cb      	lsls	r3, r1, #3
 8007a04:	4651      	mov	r1, sl
 8007a06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a0a:	4651      	mov	r1, sl
 8007a0c:	00ca      	lsls	r2, r1, #3
 8007a0e:	4610      	mov	r0, r2
 8007a10:	4619      	mov	r1, r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	4642      	mov	r2, r8
 8007a16:	189b      	adds	r3, r3, r2
 8007a18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007a1c:	464b      	mov	r3, r9
 8007a1e:	460a      	mov	r2, r1
 8007a20:	eb42 0303 	adc.w	r3, r2, r3
 8007a24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007a34:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007a38:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	18db      	adds	r3, r3, r3
 8007a40:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a42:	4613      	mov	r3, r2
 8007a44:	eb42 0303 	adc.w	r3, r2, r3
 8007a48:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007a4e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007a52:	f7f8 fffb 	bl	8000a4c <__aeabi_uldivmod>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4611      	mov	r1, r2
 8007a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8007b4c <USART_SetConfig+0x314>)
 8007a5e:	fba3 2301 	umull	r2, r3, r3, r1
 8007a62:	095b      	lsrs	r3, r3, #5
 8007a64:	2264      	movs	r2, #100	@ 0x64
 8007a66:	fb02 f303 	mul.w	r3, r2, r3
 8007a6a:	1acb      	subs	r3, r1, r3
 8007a6c:	00db      	lsls	r3, r3, #3
 8007a6e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a72:	4b36      	ldr	r3, [pc, #216]	@ (8007b4c <USART_SetConfig+0x314>)
 8007a74:	fba3 2302 	umull	r2, r3, r3, r2
 8007a78:	095b      	lsrs	r3, r3, #5
 8007a7a:	005b      	lsls	r3, r3, #1
 8007a7c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a80:	441c      	add	r4, r3
 8007a82:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007a86:	2200      	movs	r2, #0
 8007a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a8c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a94:	4642      	mov	r2, r8
 8007a96:	464b      	mov	r3, r9
 8007a98:	1891      	adds	r1, r2, r2
 8007a9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a9c:	415b      	adcs	r3, r3
 8007a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007aa4:	4641      	mov	r1, r8
 8007aa6:	1851      	adds	r1, r2, r1
 8007aa8:	6439      	str	r1, [r7, #64]	@ 0x40
 8007aaa:	4649      	mov	r1, r9
 8007aac:	414b      	adcs	r3, r1
 8007aae:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ab0:	f04f 0200 	mov.w	r2, #0
 8007ab4:	f04f 0300 	mov.w	r3, #0
 8007ab8:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8007abc:	4659      	mov	r1, fp
 8007abe:	00cb      	lsls	r3, r1, #3
 8007ac0:	4651      	mov	r1, sl
 8007ac2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ac6:	4651      	mov	r1, sl
 8007ac8:	00ca      	lsls	r2, r1, #3
 8007aca:	4610      	mov	r0, r2
 8007acc:	4619      	mov	r1, r3
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4642      	mov	r2, r8
 8007ad2:	189b      	adds	r3, r3, r2
 8007ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ad8:	464b      	mov	r3, r9
 8007ada:	460a      	mov	r2, r1
 8007adc:	eb42 0303 	adc.w	r3, r2, r3
 8007ae0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007ae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007af0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007af4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007af8:	460b      	mov	r3, r1
 8007afa:	18db      	adds	r3, r3, r3
 8007afc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007afe:	4613      	mov	r3, r2
 8007b00:	eb42 0303 	adc.w	r3, r2, r3
 8007b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b06:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007b0e:	f7f8 ff9d 	bl	8000a4c <__aeabi_uldivmod>
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <USART_SetConfig+0x314>)
 8007b18:	fba3 1302 	umull	r1, r3, r3, r2
 8007b1c:	095b      	lsrs	r3, r3, #5
 8007b1e:	2164      	movs	r1, #100	@ 0x64
 8007b20:	fb01 f303 	mul.w	r3, r1, r3
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	00db      	lsls	r3, r3, #3
 8007b28:	3332      	adds	r3, #50	@ 0x32
 8007b2a:	4a08      	ldr	r2, [pc, #32]	@ (8007b4c <USART_SetConfig+0x314>)
 8007b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b30:	095b      	lsrs	r3, r3, #5
 8007b32:	f003 0207 	and.w	r2, r3, #7
 8007b36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4422      	add	r2, r4
 8007b3e:	609a      	str	r2, [r3, #8]
 8007b40:	e109      	b.n	8007d56 <USART_SetConfig+0x51e>
 8007b42:	bf00      	nop
 8007b44:	40011000 	.word	0x40011000
 8007b48:	40011400 	.word	0x40011400
 8007b4c:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b50:	f7fd fb08 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 8007b54:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007b58:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b62:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007b66:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007b6a:	4642      	mov	r2, r8
 8007b6c:	464b      	mov	r3, r9
 8007b6e:	1891      	adds	r1, r2, r2
 8007b70:	6339      	str	r1, [r7, #48]	@ 0x30
 8007b72:	415b      	adcs	r3, r3
 8007b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b76:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	1854      	adds	r4, r2, r1
 8007b7e:	4649      	mov	r1, r9
 8007b80:	eb43 0501 	adc.w	r5, r3, r1
 8007b84:	f04f 0200 	mov.w	r2, #0
 8007b88:	f04f 0300 	mov.w	r3, #0
 8007b8c:	00eb      	lsls	r3, r5, #3
 8007b8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b92:	00e2      	lsls	r2, r4, #3
 8007b94:	4614      	mov	r4, r2
 8007b96:	461d      	mov	r5, r3
 8007b98:	4643      	mov	r3, r8
 8007b9a:	18e3      	adds	r3, r4, r3
 8007b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ba0:	464b      	mov	r3, r9
 8007ba2:	eb45 0303 	adc.w	r3, r5, r3
 8007ba6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007bb6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007bba:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	18db      	adds	r3, r3, r3
 8007bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	eb42 0303 	adc.w	r3, r2, r3
 8007bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007bd0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007bd4:	f7f8 ff3a 	bl	8000a4c <__aeabi_uldivmod>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4b61      	ldr	r3, [pc, #388]	@ (8007d64 <USART_SetConfig+0x52c>)
 8007bde:	fba3 2302 	umull	r2, r3, r3, r2
 8007be2:	095b      	lsrs	r3, r3, #5
 8007be4:	011c      	lsls	r4, r3, #4
 8007be6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007bea:	2200      	movs	r2, #0
 8007bec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bf0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007bf4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007bf8:	4642      	mov	r2, r8
 8007bfa:	464b      	mov	r3, r9
 8007bfc:	1891      	adds	r1, r2, r2
 8007bfe:	6239      	str	r1, [r7, #32]
 8007c00:	415b      	adcs	r3, r3
 8007c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c04:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c08:	4641      	mov	r1, r8
 8007c0a:	eb12 0a01 	adds.w	sl, r2, r1
 8007c0e:	4649      	mov	r1, r9
 8007c10:	eb43 0b01 	adc.w	fp, r3, r1
 8007c14:	f04f 0200 	mov.w	r2, #0
 8007c18:	f04f 0300 	mov.w	r3, #0
 8007c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c28:	4692      	mov	sl, r2
 8007c2a:	469b      	mov	fp, r3
 8007c2c:	4643      	mov	r3, r8
 8007c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8007c32:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c36:	464b      	mov	r3, r9
 8007c38:	eb4b 0303 	adc.w	r3, fp, r3
 8007c3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c4c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c50:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007c54:	460b      	mov	r3, r1
 8007c56:	18db      	adds	r3, r3, r3
 8007c58:	61bb      	str	r3, [r7, #24]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	eb42 0303 	adc.w	r3, r2, r3
 8007c60:	61fb      	str	r3, [r7, #28]
 8007c62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c66:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007c6a:	f7f8 feef 	bl	8000a4c <__aeabi_uldivmod>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	4611      	mov	r1, r2
 8007c74:	4b3b      	ldr	r3, [pc, #236]	@ (8007d64 <USART_SetConfig+0x52c>)
 8007c76:	fba3 2301 	umull	r2, r3, r3, r1
 8007c7a:	095b      	lsrs	r3, r3, #5
 8007c7c:	2264      	movs	r2, #100	@ 0x64
 8007c7e:	fb02 f303 	mul.w	r3, r2, r3
 8007c82:	1acb      	subs	r3, r1, r3
 8007c84:	00db      	lsls	r3, r3, #3
 8007c86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c8a:	4b36      	ldr	r3, [pc, #216]	@ (8007d64 <USART_SetConfig+0x52c>)
 8007c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8007c90:	095b      	lsrs	r3, r3, #5
 8007c92:	005b      	lsls	r3, r3, #1
 8007c94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c98:	441c      	add	r4, r3
 8007c9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007ca4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007ca8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007cac:	4642      	mov	r2, r8
 8007cae:	464b      	mov	r3, r9
 8007cb0:	1891      	adds	r1, r2, r2
 8007cb2:	6139      	str	r1, [r7, #16]
 8007cb4:	415b      	adcs	r3, r3
 8007cb6:	617b      	str	r3, [r7, #20]
 8007cb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007cbc:	4641      	mov	r1, r8
 8007cbe:	1851      	adds	r1, r2, r1
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	414b      	adcs	r3, r1
 8007cc6:	60fb      	str	r3, [r7, #12]
 8007cc8:	f04f 0200 	mov.w	r2, #0
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007cd4:	4659      	mov	r1, fp
 8007cd6:	00cb      	lsls	r3, r1, #3
 8007cd8:	4651      	mov	r1, sl
 8007cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cde:	4651      	mov	r1, sl
 8007ce0:	00ca      	lsls	r2, r1, #3
 8007ce2:	4610      	mov	r0, r2
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	4642      	mov	r2, r8
 8007cea:	189b      	adds	r3, r3, r2
 8007cec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cf0:	464b      	mov	r3, r9
 8007cf2:	460a      	mov	r2, r1
 8007cf4:	eb42 0303 	adc.w	r3, r2, r3
 8007cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007d08:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	18db      	adds	r3, r3, r3
 8007d10:	603b      	str	r3, [r7, #0]
 8007d12:	4613      	mov	r3, r2
 8007d14:	eb42 0303 	adc.w	r3, r2, r3
 8007d18:	607b      	str	r3, [r7, #4]
 8007d1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007d22:	f7f8 fe93 	bl	8000a4c <__aeabi_uldivmod>
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8007d64 <USART_SetConfig+0x52c>)
 8007d2c:	fba3 1302 	umull	r1, r3, r3, r2
 8007d30:	095b      	lsrs	r3, r3, #5
 8007d32:	2164      	movs	r1, #100	@ 0x64
 8007d34:	fb01 f303 	mul.w	r3, r1, r3
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	00db      	lsls	r3, r3, #3
 8007d3c:	3332      	adds	r3, #50	@ 0x32
 8007d3e:	4a09      	ldr	r2, [pc, #36]	@ (8007d64 <USART_SetConfig+0x52c>)
 8007d40:	fba2 2303 	umull	r2, r3, r2, r3
 8007d44:	095b      	lsrs	r3, r3, #5
 8007d46:	f003 0207 	and.w	r2, r3, #7
 8007d4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4422      	add	r2, r4
 8007d52:	609a      	str	r2, [r3, #8]
  }
}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop
 8007d58:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d62:	bf00      	nop
 8007d64:	51eb851f 	.word	0x51eb851f

08007d68 <arm_rfft_32_fast_init_f32>:
 8007d68:	b150      	cbz	r0, 8007d80 <arm_rfft_32_fast_init_f32+0x18>
 8007d6a:	b510      	push	{r4, lr}
 8007d6c:	2110      	movs	r1, #16
 8007d6e:	4604      	mov	r4, r0
 8007d70:	f000 fe7c 	bl	8008a6c <arm_cfft_init_f32>
 8007d74:	b918      	cbnz	r0, 8007d7e <arm_rfft_32_fast_init_f32+0x16>
 8007d76:	4b04      	ldr	r3, [pc, #16]	@ (8007d88 <arm_rfft_32_fast_init_f32+0x20>)
 8007d78:	6163      	str	r3, [r4, #20]
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	8222      	strh	r2, [r4, #16]
 8007d7e:	bd10      	pop	{r4, pc}
 8007d80:	f04f 30ff 	mov.w	r0, #4294967295
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	08022b34 	.word	0x08022b34

08007d8c <arm_rfft_64_fast_init_f32>:
 8007d8c:	b150      	cbz	r0, 8007da4 <arm_rfft_64_fast_init_f32+0x18>
 8007d8e:	b510      	push	{r4, lr}
 8007d90:	2120      	movs	r1, #32
 8007d92:	4604      	mov	r4, r0
 8007d94:	f000 fe6a 	bl	8008a6c <arm_cfft_init_f32>
 8007d98:	b918      	cbnz	r0, 8007da2 <arm_rfft_64_fast_init_f32+0x16>
 8007d9a:	4b04      	ldr	r3, [pc, #16]	@ (8007dac <arm_rfft_64_fast_init_f32+0x20>)
 8007d9c:	6163      	str	r3, [r4, #20]
 8007d9e:	2240      	movs	r2, #64	@ 0x40
 8007da0:	8222      	strh	r2, [r4, #16]
 8007da2:	bd10      	pop	{r4, pc}
 8007da4:	f04f 30ff 	mov.w	r0, #4294967295
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	080273b4 	.word	0x080273b4

08007db0 <arm_rfft_128_fast_init_f32>:
 8007db0:	b150      	cbz	r0, 8007dc8 <arm_rfft_128_fast_init_f32+0x18>
 8007db2:	b510      	push	{r4, lr}
 8007db4:	2140      	movs	r1, #64	@ 0x40
 8007db6:	4604      	mov	r4, r0
 8007db8:	f000 fe58 	bl	8008a6c <arm_cfft_init_f32>
 8007dbc:	b918      	cbnz	r0, 8007dc6 <arm_rfft_128_fast_init_f32+0x16>
 8007dbe:	4b04      	ldr	r3, [pc, #16]	@ (8007dd0 <arm_rfft_128_fast_init_f32+0x20>)
 8007dc0:	6163      	str	r3, [r4, #20]
 8007dc2:	2280      	movs	r2, #128	@ 0x80
 8007dc4:	8222      	strh	r2, [r4, #16]
 8007dc6:	bd10      	pop	{r4, pc}
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	08020534 	.word	0x08020534

08007dd4 <arm_rfft_256_fast_init_f32>:
 8007dd4:	b158      	cbz	r0, 8007dee <arm_rfft_256_fast_init_f32+0x1a>
 8007dd6:	b510      	push	{r4, lr}
 8007dd8:	2180      	movs	r1, #128	@ 0x80
 8007dda:	4604      	mov	r4, r0
 8007ddc:	f000 fe46 	bl	8008a6c <arm_cfft_init_f32>
 8007de0:	b920      	cbnz	r0, 8007dec <arm_rfft_256_fast_init_f32+0x18>
 8007de2:	4b04      	ldr	r3, [pc, #16]	@ (8007df4 <arm_rfft_256_fast_init_f32+0x20>)
 8007de4:	6163      	str	r3, [r4, #20]
 8007de6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007dea:	8222      	strh	r2, [r4, #16]
 8007dec:	bd10      	pop	{r4, pc}
 8007dee:	f04f 30ff 	mov.w	r0, #4294967295
 8007df2:	4770      	bx	lr
 8007df4:	08022734 	.word	0x08022734

08007df8 <arm_rfft_512_fast_init_f32>:
 8007df8:	b160      	cbz	r0, 8007e14 <arm_rfft_512_fast_init_f32+0x1c>
 8007dfa:	b510      	push	{r4, lr}
 8007dfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e00:	4604      	mov	r4, r0
 8007e02:	f000 fe33 	bl	8008a6c <arm_cfft_init_f32>
 8007e06:	b920      	cbnz	r0, 8007e12 <arm_rfft_512_fast_init_f32+0x1a>
 8007e08:	4b04      	ldr	r3, [pc, #16]	@ (8007e1c <arm_rfft_512_fast_init_f32+0x24>)
 8007e0a:	6163      	str	r3, [r4, #20]
 8007e0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e10:	8222      	strh	r2, [r4, #16]
 8007e12:	bd10      	pop	{r4, pc}
 8007e14:	f04f 30ff 	mov.w	r0, #4294967295
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	08026bb4 	.word	0x08026bb4

08007e20 <arm_rfft_1024_fast_init_f32>:
 8007e20:	b160      	cbz	r0, 8007e3c <arm_rfft_1024_fast_init_f32+0x1c>
 8007e22:	b510      	push	{r4, lr}
 8007e24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e28:	4604      	mov	r4, r0
 8007e2a:	f000 fe1f 	bl	8008a6c <arm_cfft_init_f32>
 8007e2e:	b920      	cbnz	r0, 8007e3a <arm_rfft_1024_fast_init_f32+0x1a>
 8007e30:	4b04      	ldr	r3, [pc, #16]	@ (8007e44 <arm_rfft_1024_fast_init_f32+0x24>)
 8007e32:	6163      	str	r3, [r4, #20]
 8007e34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007e38:	8222      	strh	r2, [r4, #16]
 8007e3a:	bd10      	pop	{r4, pc}
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	0801f534 	.word	0x0801f534

08007e48 <arm_rfft_2048_fast_init_f32>:
 8007e48:	b160      	cbz	r0, 8007e64 <arm_rfft_2048_fast_init_f32+0x1c>
 8007e4a:	b510      	push	{r4, lr}
 8007e4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007e50:	4604      	mov	r4, r0
 8007e52:	f000 fe0b 	bl	8008a6c <arm_cfft_init_f32>
 8007e56:	b920      	cbnz	r0, 8007e62 <arm_rfft_2048_fast_init_f32+0x1a>
 8007e58:	4b04      	ldr	r3, [pc, #16]	@ (8007e6c <arm_rfft_2048_fast_init_f32+0x24>)
 8007e5a:	6163      	str	r3, [r4, #20]
 8007e5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e60:	8222      	strh	r2, [r4, #16]
 8007e62:	bd10      	pop	{r4, pc}
 8007e64:	f04f 30ff 	mov.w	r0, #4294967295
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	08020734 	.word	0x08020734

08007e70 <arm_rfft_4096_fast_init_f32>:
 8007e70:	b160      	cbz	r0, 8007e8c <arm_rfft_4096_fast_init_f32+0x1c>
 8007e72:	b510      	push	{r4, lr}
 8007e74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007e78:	4604      	mov	r4, r0
 8007e7a:	f000 fdf7 	bl	8008a6c <arm_cfft_init_f32>
 8007e7e:	b920      	cbnz	r0, 8007e8a <arm_rfft_4096_fast_init_f32+0x1a>
 8007e80:	4b04      	ldr	r3, [pc, #16]	@ (8007e94 <arm_rfft_4096_fast_init_f32+0x24>)
 8007e82:	6163      	str	r3, [r4, #20]
 8007e84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007e88:	8222      	strh	r2, [r4, #16]
 8007e8a:	bd10      	pop	{r4, pc}
 8007e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	08022bb4 	.word	0x08022bb4

08007e98 <arm_rfft_fast_init_f32>:
 8007e98:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007e9c:	d024      	beq.n	8007ee8 <arm_rfft_fast_init_f32+0x50>
 8007e9e:	d807      	bhi.n	8007eb0 <arm_rfft_fast_init_f32+0x18>
 8007ea0:	2980      	cmp	r1, #128	@ 0x80
 8007ea2:	d01c      	beq.n	8007ede <arm_rfft_fast_init_f32+0x46>
 8007ea4:	d90c      	bls.n	8007ec0 <arm_rfft_fast_init_f32+0x28>
 8007ea6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007eaa:	d11a      	bne.n	8007ee2 <arm_rfft_fast_init_f32+0x4a>
 8007eac:	4b0f      	ldr	r3, [pc, #60]	@ (8007eec <arm_rfft_fast_init_f32+0x54>)
 8007eae:	4718      	bx	r3
 8007eb0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007eb4:	d011      	beq.n	8007eda <arm_rfft_fast_init_f32+0x42>
 8007eb6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007eba:	d107      	bne.n	8007ecc <arm_rfft_fast_init_f32+0x34>
 8007ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8007ef0 <arm_rfft_fast_init_f32+0x58>)
 8007ebe:	4718      	bx	r3
 8007ec0:	2920      	cmp	r1, #32
 8007ec2:	d008      	beq.n	8007ed6 <arm_rfft_fast_init_f32+0x3e>
 8007ec4:	2940      	cmp	r1, #64	@ 0x40
 8007ec6:	d10c      	bne.n	8007ee2 <arm_rfft_fast_init_f32+0x4a>
 8007ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef4 <arm_rfft_fast_init_f32+0x5c>)
 8007eca:	e7f0      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007ecc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007ed0:	d107      	bne.n	8007ee2 <arm_rfft_fast_init_f32+0x4a>
 8007ed2:	4b09      	ldr	r3, [pc, #36]	@ (8007ef8 <arm_rfft_fast_init_f32+0x60>)
 8007ed4:	e7eb      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007ed6:	4b09      	ldr	r3, [pc, #36]	@ (8007efc <arm_rfft_fast_init_f32+0x64>)
 8007ed8:	e7e9      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007eda:	4b09      	ldr	r3, [pc, #36]	@ (8007f00 <arm_rfft_fast_init_f32+0x68>)
 8007edc:	e7e7      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007ede:	4b09      	ldr	r3, [pc, #36]	@ (8007f04 <arm_rfft_fast_init_f32+0x6c>)
 8007ee0:	e7e5      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee6:	4770      	bx	lr
 8007ee8:	4b07      	ldr	r3, [pc, #28]	@ (8007f08 <arm_rfft_fast_init_f32+0x70>)
 8007eea:	e7e0      	b.n	8007eae <arm_rfft_fast_init_f32+0x16>
 8007eec:	08007dd5 	.word	0x08007dd5
 8007ef0:	08007e71 	.word	0x08007e71
 8007ef4:	08007d8d 	.word	0x08007d8d
 8007ef8:	08007e21 	.word	0x08007e21
 8007efc:	08007d69 	.word	0x08007d69
 8007f00:	08007e49 	.word	0x08007e49
 8007f04:	08007db1 	.word	0x08007db1
 8007f08:	08007df9 	.word	0x08007df9

08007f0c <stage_rfft_f32>:
 8007f0c:	b410      	push	{r4}
 8007f0e:	edd1 7a00 	vldr	s15, [r1]
 8007f12:	ed91 7a01 	vldr	s14, [r1, #4]
 8007f16:	8804      	ldrh	r4, [r0, #0]
 8007f18:	6940      	ldr	r0, [r0, #20]
 8007f1a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007f1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007f22:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007f26:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007f2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f2e:	3c01      	subs	r4, #1
 8007f30:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007f34:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007f38:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007f3c:	ed82 7a00 	vstr	s14, [r2]
 8007f40:	edc2 7a01 	vstr	s15, [r2, #4]
 8007f44:	3010      	adds	r0, #16
 8007f46:	3210      	adds	r2, #16
 8007f48:	3b08      	subs	r3, #8
 8007f4a:	3110      	adds	r1, #16
 8007f4c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007f50:	ed93 7a02 	vldr	s14, [r3, #8]
 8007f54:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007f58:	edd3 4a03 	vldr	s9, [r3, #12]
 8007f5c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007f60:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007f64:	ee77 5a45 	vsub.f32	s11, s14, s10
 8007f68:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007f6c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007f70:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007f74:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007f78:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007f7c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8007f80:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007f84:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007f88:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007f8c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007f90:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f94:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007f98:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007f9c:	3c01      	subs	r4, #1
 8007f9e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007fa2:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007fa6:	f1a3 0308 	sub.w	r3, r3, #8
 8007faa:	f101 0108 	add.w	r1, r1, #8
 8007fae:	f100 0008 	add.w	r0, r0, #8
 8007fb2:	f102 0208 	add.w	r2, r2, #8
 8007fb6:	d1c9      	bne.n	8007f4c <stage_rfft_f32+0x40>
 8007fb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop

08007fc0 <merge_rfft_f32>:
 8007fc0:	b410      	push	{r4}
 8007fc2:	edd1 7a00 	vldr	s15, [r1]
 8007fc6:	edd1 6a01 	vldr	s13, [r1, #4]
 8007fca:	8804      	ldrh	r4, [r0, #0]
 8007fcc:	6940      	ldr	r0, [r0, #20]
 8007fce:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007fd2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007fd6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007fda:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007fde:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007fe2:	3c01      	subs	r4, #1
 8007fe4:	ed82 7a00 	vstr	s14, [r2]
 8007fe8:	edc2 7a01 	vstr	s15, [r2, #4]
 8007fec:	b3dc      	cbz	r4, 8008066 <merge_rfft_f32+0xa6>
 8007fee:	00e3      	lsls	r3, r4, #3
 8007ff0:	3b08      	subs	r3, #8
 8007ff2:	440b      	add	r3, r1
 8007ff4:	3010      	adds	r0, #16
 8007ff6:	3210      	adds	r2, #16
 8007ff8:	3110      	adds	r1, #16
 8007ffa:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007ffe:	ed93 7a02 	vldr	s14, [r3, #8]
 8008002:	ed50 6a02 	vldr	s13, [r0, #-8]
 8008006:	edd3 4a03 	vldr	s9, [r3, #12]
 800800a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800800e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8008012:	ee75 5a47 	vsub.f32	s11, s10, s14
 8008016:	ee37 7a05 	vadd.f32	s14, s14, s10
 800801a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800801e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8008022:	ee66 5a25 	vmul.f32	s11, s12, s11
 8008026:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800802a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800802e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8008032:	ee26 6a05 	vmul.f32	s12, s12, s10
 8008036:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800803a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800803e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008042:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008046:	ee67 7a84 	vmul.f32	s15, s15, s8
 800804a:	3c01      	subs	r4, #1
 800804c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8008050:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008054:	f1a3 0308 	sub.w	r3, r3, #8
 8008058:	f101 0108 	add.w	r1, r1, #8
 800805c:	f100 0008 	add.w	r0, r0, #8
 8008060:	f102 0208 	add.w	r2, r2, #8
 8008064:	d1c9      	bne.n	8007ffa <merge_rfft_f32+0x3a>
 8008066:	f85d 4b04 	ldr.w	r4, [sp], #4
 800806a:	4770      	bx	lr

0800806c <arm_rfft_fast_f32>:
 800806c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008070:	461c      	mov	r4, r3
 8008072:	4605      	mov	r5, r0
 8008074:	4616      	mov	r6, r2
 8008076:	b14b      	cbz	r3, 800808c <arm_rfft_fast_f32+0x20>
 8008078:	f7ff ffa2 	bl	8007fc0 <merge_rfft_f32>
 800807c:	4622      	mov	r2, r4
 800807e:	4631      	mov	r1, r6
 8008080:	4628      	mov	r0, r5
 8008082:	2301      	movs	r3, #1
 8008084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008088:	f000 bb34 	b.w	80086f4 <arm_cfft_f32>
 800808c:	460f      	mov	r7, r1
 800808e:	461a      	mov	r2, r3
 8008090:	2301      	movs	r3, #1
 8008092:	f000 fb2f 	bl	80086f4 <arm_cfft_f32>
 8008096:	4632      	mov	r2, r6
 8008098:	4639      	mov	r1, r7
 800809a:	4628      	mov	r0, r5
 800809c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080a0:	f7ff bf34 	b.w	8007f0c <stage_rfft_f32>

080080a4 <arm_cfft_radix8by2_f32>:
 80080a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080a8:	ed2d 8b08 	vpush	{d8-d11}
 80080ac:	f8b0 c000 	ldrh.w	ip, [r0]
 80080b0:	6842      	ldr	r2, [r0, #4]
 80080b2:	4607      	mov	r7, r0
 80080b4:	4608      	mov	r0, r1
 80080b6:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80080ba:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80080be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80080c2:	b082      	sub	sp, #8
 80080c4:	f000 80b0 	beq.w	8008228 <arm_cfft_radix8by2_f32+0x184>
 80080c8:	008c      	lsls	r4, r1, #2
 80080ca:	3410      	adds	r4, #16
 80080cc:	f100 0310 	add.w	r3, r0, #16
 80080d0:	1906      	adds	r6, r0, r4
 80080d2:	3210      	adds	r2, #16
 80080d4:	4444      	add	r4, r8
 80080d6:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80080da:	f108 0510 	add.w	r5, r8, #16
 80080de:	ed15 2a04 	vldr	s4, [r5, #-16]
 80080e2:	ed55 2a03 	vldr	s5, [r5, #-12]
 80080e6:	ed54 4a04 	vldr	s9, [r4, #-16]
 80080ea:	ed14 4a03 	vldr	s8, [r4, #-12]
 80080ee:	ed14 6a02 	vldr	s12, [r4, #-8]
 80080f2:	ed54 5a01 	vldr	s11, [r4, #-4]
 80080f6:	ed53 3a04 	vldr	s7, [r3, #-16]
 80080fa:	ed15 0a02 	vldr	s0, [r5, #-8]
 80080fe:	ed55 0a01 	vldr	s1, [r5, #-4]
 8008102:	ed56 6a04 	vldr	s13, [r6, #-16]
 8008106:	ed16 3a03 	vldr	s6, [r6, #-12]
 800810a:	ed13 7a03 	vldr	s14, [r3, #-12]
 800810e:	ed13 5a02 	vldr	s10, [r3, #-8]
 8008112:	ed53 7a01 	vldr	s15, [r3, #-4]
 8008116:	ed16 1a02 	vldr	s2, [r6, #-8]
 800811a:	ed56 1a01 	vldr	s3, [r6, #-4]
 800811e:	ee73 ba82 	vadd.f32	s23, s7, s4
 8008122:	ee37 ba22 	vadd.f32	s22, s14, s5
 8008126:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800812a:	ee33 9a04 	vadd.f32	s18, s6, s8
 800812e:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8008132:	ee75 aa00 	vadd.f32	s21, s10, s0
 8008136:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800813a:	ee71 8a06 	vadd.f32	s17, s2, s12
 800813e:	ed43 ba04 	vstr	s23, [r3, #-16]
 8008142:	ed03 ba03 	vstr	s22, [r3, #-12]
 8008146:	ed43 aa02 	vstr	s21, [r3, #-8]
 800814a:	ed03 aa01 	vstr	s20, [r3, #-4]
 800814e:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008152:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008156:	ed06 9a03 	vstr	s18, [r6, #-12]
 800815a:	ed46 8a02 	vstr	s17, [r6, #-8]
 800815e:	ee37 7a62 	vsub.f32	s14, s14, s5
 8008162:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8008166:	ee34 4a43 	vsub.f32	s8, s8, s6
 800816a:	ed52 6a03 	vldr	s13, [r2, #-12]
 800816e:	ed12 3a04 	vldr	s6, [r2, #-16]
 8008172:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8008176:	ee27 8a26 	vmul.f32	s16, s14, s13
 800817a:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800817e:	ee23 2a83 	vmul.f32	s4, s7, s6
 8008182:	ee64 4a83 	vmul.f32	s9, s9, s6
 8008186:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800818a:	ee27 7a03 	vmul.f32	s14, s14, s6
 800818e:	ee64 6a26 	vmul.f32	s13, s8, s13
 8008192:	ee24 4a03 	vmul.f32	s8, s8, s6
 8008196:	ee37 7a63 	vsub.f32	s14, s14, s7
 800819a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800819e:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80081a2:	ee32 3a08 	vadd.f32	s6, s4, s16
 80081a6:	ed05 7a03 	vstr	s14, [r5, #-12]
 80081aa:	ed05 3a04 	vstr	s6, [r5, #-16]
 80081ae:	ed04 4a04 	vstr	s8, [r4, #-16]
 80081b2:	ed44 6a03 	vstr	s13, [r4, #-12]
 80081b6:	ed12 7a01 	vldr	s14, [r2, #-4]
 80081ba:	ee76 6a41 	vsub.f32	s13, s12, s2
 80081be:	ee35 5a40 	vsub.f32	s10, s10, s0
 80081c2:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80081c6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80081ca:	ed52 5a02 	vldr	s11, [r2, #-8]
 80081ce:	ee67 3a87 	vmul.f32	s7, s15, s14
 80081d2:	ee66 4a87 	vmul.f32	s9, s13, s14
 80081d6:	ee25 4a25 	vmul.f32	s8, s10, s11
 80081da:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80081de:	ee25 5a07 	vmul.f32	s10, s10, s14
 80081e2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80081e6:	ee26 7a07 	vmul.f32	s14, s12, s14
 80081ea:	ee26 6a25 	vmul.f32	s12, s12, s11
 80081ee:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80081f2:	ee74 5a23 	vadd.f32	s11, s8, s7
 80081f6:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80081fa:	ee37 7a26 	vadd.f32	s14, s14, s13
 80081fe:	3310      	adds	r3, #16
 8008200:	4563      	cmp	r3, ip
 8008202:	ed45 5a02 	vstr	s11, [r5, #-8]
 8008206:	f106 0610 	add.w	r6, r6, #16
 800820a:	ed45 7a01 	vstr	s15, [r5, #-4]
 800820e:	f102 0210 	add.w	r2, r2, #16
 8008212:	ed04 6a02 	vstr	s12, [r4, #-8]
 8008216:	ed04 7a01 	vstr	s14, [r4, #-4]
 800821a:	f105 0510 	add.w	r5, r5, #16
 800821e:	f104 0410 	add.w	r4, r4, #16
 8008222:	f47f af5c 	bne.w	80080de <arm_cfft_radix8by2_f32+0x3a>
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	b289      	uxth	r1, r1
 800822a:	2302      	movs	r3, #2
 800822c:	9101      	str	r1, [sp, #4]
 800822e:	f000 fc6f 	bl	8008b10 <arm_radix8_butterfly_f32>
 8008232:	9901      	ldr	r1, [sp, #4]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	4640      	mov	r0, r8
 8008238:	2302      	movs	r3, #2
 800823a:	b002      	add	sp, #8
 800823c:	ecbd 8b08 	vpop	{d8-d11}
 8008240:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008244:	f000 bc64 	b.w	8008b10 <arm_radix8_butterfly_f32>

08008248 <arm_cfft_radix8by4_f32>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	ed2d 8b0a 	vpush	{d8-d12}
 8008250:	8803      	ldrh	r3, [r0, #0]
 8008252:	6842      	ldr	r2, [r0, #4]
 8008254:	b08d      	sub	sp, #52	@ 0x34
 8008256:	085b      	lsrs	r3, r3, #1
 8008258:	900a      	str	r0, [sp, #40]	@ 0x28
 800825a:	4608      	mov	r0, r1
 800825c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008260:	edd1 5a00 	vldr	s11, [r1]
 8008264:	edd0 7a00 	vldr	s15, [r0]
 8008268:	edd1 3a01 	vldr	s7, [r1, #4]
 800826c:	ed90 5a01 	vldr	s10, [r0, #4]
 8008270:	9108      	str	r1, [sp, #32]
 8008272:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8008276:	ed96 7a00 	vldr	s14, [r6]
 800827a:	ed96 4a01 	vldr	s8, [r6, #4]
 800827e:	9607      	str	r6, [sp, #28]
 8008280:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8008284:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8008288:	edd8 4a00 	vldr	s9, [r8]
 800828c:	ed98 3a01 	vldr	s6, [r8, #4]
 8008290:	ee77 6a06 	vadd.f32	s13, s14, s12
 8008294:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008298:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800829c:	4604      	mov	r4, r0
 800829e:	edc0 6a00 	vstr	s13, [r0]
 80082a2:	edd6 5a01 	vldr	s11, [r6, #4]
 80082a6:	edd8 2a01 	vldr	s5, [r8, #4]
 80082aa:	ee75 6a23 	vadd.f32	s13, s10, s7
 80082ae:	ee35 5a63 	vsub.f32	s10, s10, s7
 80082b2:	ee36 6a47 	vsub.f32	s12, s12, s14
 80082b6:	ee74 3a27 	vadd.f32	s7, s8, s15
 80082ba:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80082be:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80082c2:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80082c6:	3408      	adds	r4, #8
 80082c8:	ee35 4a47 	vsub.f32	s8, s10, s14
 80082cc:	460d      	mov	r5, r1
 80082ce:	ee37 7a05 	vadd.f32	s14, s14, s10
 80082d2:	4637      	mov	r7, r6
 80082d4:	9402      	str	r4, [sp, #8]
 80082d6:	3708      	adds	r7, #8
 80082d8:	460c      	mov	r4, r1
 80082da:	3508      	adds	r5, #8
 80082dc:	0859      	lsrs	r1, r3, #1
 80082de:	9109      	str	r1, [sp, #36]	@ 0x24
 80082e0:	9706      	str	r7, [sp, #24]
 80082e2:	9505      	str	r5, [sp, #20]
 80082e4:	f102 0708 	add.w	r7, r2, #8
 80082e8:	ee36 6a64 	vsub.f32	s12, s12, s9
 80082ec:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80082f0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80082f4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80082f8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80082fc:	ee34 5a24 	vadd.f32	s10, s8, s9
 8008300:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008304:	3902      	subs	r1, #2
 8008306:	4645      	mov	r5, r8
 8008308:	9701      	str	r7, [sp, #4]
 800830a:	f102 0c18 	add.w	ip, r2, #24
 800830e:	f102 0710 	add.w	r7, r2, #16
 8008312:	3508      	adds	r5, #8
 8008314:	0849      	lsrs	r1, r1, #1
 8008316:	edc0 5a01 	vstr	s11, [r0, #4]
 800831a:	9703      	str	r7, [sp, #12]
 800831c:	edc6 3a00 	vstr	s7, [r6]
 8008320:	ed86 5a01 	vstr	s10, [r6, #4]
 8008324:	f8cd c000 	str.w	ip, [sp]
 8008328:	ed84 6a00 	vstr	s12, [r4]
 800832c:	edc4 6a01 	vstr	s13, [r4, #4]
 8008330:	9504      	str	r5, [sp, #16]
 8008332:	edc8 7a00 	vstr	s15, [r8]
 8008336:	ed88 7a01 	vstr	s14, [r8, #4]
 800833a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800833c:	f000 8138 	beq.w	80085b0 <arm_cfft_radix8by4_f32+0x368>
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	3b0c      	subs	r3, #12
 8008344:	f1a6 0c0c 	sub.w	ip, r6, #12
 8008348:	f106 0510 	add.w	r5, r6, #16
 800834c:	4626      	mov	r6, r4
 800834e:	46bb      	mov	fp, r7
 8008350:	f102 0a20 	add.w	sl, r2, #32
 8008354:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8008358:	f106 0710 	add.w	r7, r6, #16
 800835c:	4443      	add	r3, r8
 800835e:	f100 0e10 	add.w	lr, r0, #16
 8008362:	3c0c      	subs	r4, #12
 8008364:	f1a8 060c 	sub.w	r6, r8, #12
 8008368:	f108 0210 	add.w	r2, r8, #16
 800836c:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8008370:	ed57 5a02 	vldr	s11, [r7, #-8]
 8008374:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008378:	ed52 1a02 	vldr	s3, [r2, #-8]
 800837c:	ed57 6a01 	vldr	s13, [r7, #-4]
 8008380:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8008384:	ed12 1a01 	vldr	s2, [r2, #-4]
 8008388:	ed15 8a01 	vldr	s16, [r5, #-4]
 800838c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8008390:	ee30 6a26 	vadd.f32	s12, s0, s13
 8008394:	ee37 7a84 	vadd.f32	s14, s15, s8
 8008398:	ee30 0a66 	vsub.f32	s0, s0, s13
 800839c:	ee37 7a21 	vadd.f32	s14, s14, s3
 80083a0:	ee75 5a65 	vsub.f32	s11, s10, s11
 80083a4:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80083a8:	ed15 7a01 	vldr	s14, [r5, #-4]
 80083ac:	ed52 6a01 	vldr	s13, [r2, #-4]
 80083b0:	ee36 7a07 	vadd.f32	s14, s12, s14
 80083b4:	ee78 aa25 	vadd.f32	s21, s16, s11
 80083b8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80083bc:	ee70 3a67 	vsub.f32	s7, s0, s15
 80083c0:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80083c4:	ed96 7a02 	vldr	s14, [r6, #8]
 80083c8:	ed9c 2a02 	vldr	s4, [ip, #8]
 80083cc:	ed94 ba02 	vldr	s22, [r4, #8]
 80083d0:	edd3 9a02 	vldr	s19, [r3, #8]
 80083d4:	edd6 2a01 	vldr	s5, [r6, #4]
 80083d8:	ed9c 9a01 	vldr	s18, [ip, #4]
 80083dc:	ed93 5a01 	vldr	s10, [r3, #4]
 80083e0:	edd4 0a01 	vldr	s1, [r4, #4]
 80083e4:	ee72 6a07 	vadd.f32	s13, s4, s14
 80083e8:	ee32 2a47 	vsub.f32	s4, s4, s14
 80083ec:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80083f0:	ee79 4a22 	vadd.f32	s9, s18, s5
 80083f4:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80083f8:	ee79 2a62 	vsub.f32	s5, s18, s5
 80083fc:	ed8c 7a02 	vstr	s14, [ip, #8]
 8008400:	ed94 7a01 	vldr	s14, [r4, #4]
 8008404:	edd3 8a01 	vldr	s17, [r3, #4]
 8008408:	ee34 7a87 	vadd.f32	s14, s9, s14
 800840c:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8008410:	ee37 7a28 	vadd.f32	s14, s14, s17
 8008414:	ee32 9a60 	vsub.f32	s18, s4, s1
 8008418:	ed8c 7a01 	vstr	s14, [ip, #4]
 800841c:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8008420:	ed1b aa02 	vldr	s20, [fp, #-8]
 8008424:	ee73 8a22 	vadd.f32	s17, s6, s5
 8008428:	ee39 9a05 	vadd.f32	s18, s18, s10
 800842c:	ee7a aac1 	vsub.f32	s21, s21, s2
 8008430:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008434:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8008438:	ee69 ba07 	vmul.f32	s23, s18, s14
 800843c:	ee6a aa87 	vmul.f32	s21, s21, s14
 8008440:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8008444:	ee63 ca87 	vmul.f32	s25, s7, s14
 8008448:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800844c:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8008450:	ee68 8a87 	vmul.f32	s17, s17, s14
 8008454:	ee73 3aea 	vsub.f32	s7, s7, s21
 8008458:	ee78 8a89 	vadd.f32	s17, s17, s18
 800845c:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8008460:	ee3b aaca 	vsub.f32	s20, s23, s20
 8008464:	ee34 4a67 	vsub.f32	s8, s8, s15
 8008468:	ee76 6acb 	vsub.f32	s13, s13, s22
 800846c:	ee36 6a48 	vsub.f32	s12, s12, s16
 8008470:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8008474:	ed05 7a02 	vstr	s14, [r5, #-8]
 8008478:	ed45 3a01 	vstr	s7, [r5, #-4]
 800847c:	edc4 8a01 	vstr	s17, [r4, #4]
 8008480:	ed84 aa02 	vstr	s20, [r4, #8]
 8008484:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8008488:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800848c:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8008490:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8008494:	ee34 4a61 	vsub.f32	s8, s8, s3
 8008498:	ee36 6a41 	vsub.f32	s12, s12, s2
 800849c:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80084a0:	ee66 9a26 	vmul.f32	s19, s12, s13
 80084a4:	ee24 9a23 	vmul.f32	s18, s8, s7
 80084a8:	ee26 6a23 	vmul.f32	s12, s12, s7
 80084ac:	ee24 4a26 	vmul.f32	s8, s8, s13
 80084b0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80084b4:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80084b8:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80084bc:	ee36 6a44 	vsub.f32	s12, s12, s8
 80084c0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80084c4:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80084c8:	ee79 3a29 	vadd.f32	s7, s18, s19
 80084cc:	ee75 6a60 	vsub.f32	s13, s10, s1
 80084d0:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80084d4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80084d8:	ed47 3a02 	vstr	s7, [r7, #-8]
 80084dc:	ed07 6a01 	vstr	s12, [r7, #-4]
 80084e0:	ed86 7a01 	vstr	s14, [r6, #4]
 80084e4:	ed86 4a02 	vstr	s8, [r6, #8]
 80084e8:	ee35 6a81 	vadd.f32	s12, s11, s2
 80084ec:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80084f0:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 80084f4:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 80084f8:	ee33 3a62 	vsub.f32	s6, s6, s5
 80084fc:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8008500:	ee67 2a26 	vmul.f32	s5, s14, s13
 8008504:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8008508:	ee26 5a25 	vmul.f32	s10, s12, s11
 800850c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008510:	ee26 6a26 	vmul.f32	s12, s12, s13
 8008514:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008518:	ee63 6a26 	vmul.f32	s13, s6, s13
 800851c:	ee23 3a25 	vmul.f32	s6, s6, s11
 8008520:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008524:	ee75 5a24 	vadd.f32	s11, s10, s9
 8008528:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800852c:	ee36 7a87 	vadd.f32	s14, s13, s14
 8008530:	3901      	subs	r1, #1
 8008532:	ed42 5a02 	vstr	s11, [r2, #-8]
 8008536:	ed42 7a01 	vstr	s15, [r2, #-4]
 800853a:	f10e 0e08 	add.w	lr, lr, #8
 800853e:	ed83 3a02 	vstr	s6, [r3, #8]
 8008542:	ed83 7a01 	vstr	s14, [r3, #4]
 8008546:	f1ac 0c08 	sub.w	ip, ip, #8
 800854a:	f10b 0b08 	add.w	fp, fp, #8
 800854e:	f105 0508 	add.w	r5, r5, #8
 8008552:	f1a4 0408 	sub.w	r4, r4, #8
 8008556:	f10a 0a10 	add.w	sl, sl, #16
 800855a:	f107 0708 	add.w	r7, r7, #8
 800855e:	f1a6 0608 	sub.w	r6, r6, #8
 8008562:	f109 0918 	add.w	r9, r9, #24
 8008566:	f102 0208 	add.w	r2, r2, #8
 800856a:	f1a3 0308 	sub.w	r3, r3, #8
 800856e:	f47f aefd 	bne.w	800836c <arm_cfft_radix8by4_f32+0x124>
 8008572:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008574:	9902      	ldr	r1, [sp, #8]
 8008576:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800857a:	9102      	str	r1, [sp, #8]
 800857c:	9901      	ldr	r1, [sp, #4]
 800857e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008582:	9101      	str	r1, [sp, #4]
 8008584:	9906      	ldr	r1, [sp, #24]
 8008586:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800858a:	9106      	str	r1, [sp, #24]
 800858c:	9903      	ldr	r1, [sp, #12]
 800858e:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8008592:	9103      	str	r1, [sp, #12]
 8008594:	9905      	ldr	r1, [sp, #20]
 8008596:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800859a:	9105      	str	r1, [sp, #20]
 800859c:	9904      	ldr	r1, [sp, #16]
 800859e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80085a2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80085a6:	9204      	str	r2, [sp, #16]
 80085a8:	9a00      	ldr	r2, [sp, #0]
 80085aa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	9902      	ldr	r1, [sp, #8]
 80085b2:	9d05      	ldr	r5, [sp, #20]
 80085b4:	ed91 4a00 	vldr	s8, [r1]
 80085b8:	edd5 6a00 	vldr	s13, [r5]
 80085bc:	9b06      	ldr	r3, [sp, #24]
 80085be:	9c04      	ldr	r4, [sp, #16]
 80085c0:	edd3 7a00 	vldr	s15, [r3]
 80085c4:	ed94 3a00 	vldr	s6, [r4]
 80085c8:	edd5 4a01 	vldr	s9, [r5, #4]
 80085cc:	edd1 3a01 	vldr	s7, [r1, #4]
 80085d0:	ed94 2a01 	vldr	s4, [r4, #4]
 80085d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80085d8:	9a01      	ldr	r2, [sp, #4]
 80085da:	ee34 6a26 	vadd.f32	s12, s8, s13
 80085de:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80085e2:	ee37 5a86 	vadd.f32	s10, s15, s12
 80085e6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80085ea:	ee35 5a03 	vadd.f32	s10, s10, s6
 80085ee:	ee74 6a66 	vsub.f32	s13, s8, s13
 80085f2:	ed81 5a00 	vstr	s10, [r1]
 80085f6:	ed93 5a01 	vldr	s10, [r3, #4]
 80085fa:	edd4 4a01 	vldr	s9, [r4, #4]
 80085fe:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008602:	ee37 4a26 	vadd.f32	s8, s14, s13
 8008606:	ee35 5a24 	vadd.f32	s10, s10, s9
 800860a:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800860e:	ed81 5a01 	vstr	s10, [r1, #4]
 8008612:	edd2 1a00 	vldr	s3, [r2]
 8008616:	edd2 2a01 	vldr	s5, [r2, #4]
 800861a:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800861e:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008622:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008626:	ee36 6a67 	vsub.f32	s12, s12, s15
 800862a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800862e:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008632:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008636:	ee25 5a21 	vmul.f32	s10, s10, s3
 800863a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800863e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008642:	edc3 2a00 	vstr	s5, [r3]
 8008646:	ed83 5a01 	vstr	s10, [r3, #4]
 800864a:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008654:	ed93 4a01 	vldr	s8, [r3, #4]
 8008658:	ed93 5a00 	vldr	s10, [r3]
 800865c:	9b00      	ldr	r3, [sp, #0]
 800865e:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008662:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008666:	ee25 5a85 	vmul.f32	s10, s11, s10
 800866a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800866e:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008672:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008676:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800867a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800867e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008682:	ed85 6a01 	vstr	s12, [r5, #4]
 8008686:	edc5 5a00 	vstr	s11, [r5]
 800868a:	edd3 5a01 	vldr	s11, [r3, #4]
 800868e:	edd3 6a00 	vldr	s13, [r3]
 8008692:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008696:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800869a:	ee27 6a26 	vmul.f32	s12, s14, s13
 800869e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80086a2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80086a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80086aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80086ae:	ee76 7a27 	vadd.f32	s15, s12, s15
 80086b2:	ed84 7a01 	vstr	s14, [r4, #4]
 80086b6:	edc4 7a00 	vstr	s15, [r4]
 80086ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086bc:	9100      	str	r1, [sp, #0]
 80086be:	6862      	ldr	r2, [r4, #4]
 80086c0:	2304      	movs	r3, #4
 80086c2:	f000 fa25 	bl	8008b10 <arm_radix8_butterfly_f32>
 80086c6:	9807      	ldr	r0, [sp, #28]
 80086c8:	9900      	ldr	r1, [sp, #0]
 80086ca:	6862      	ldr	r2, [r4, #4]
 80086cc:	2304      	movs	r3, #4
 80086ce:	f000 fa1f 	bl	8008b10 <arm_radix8_butterfly_f32>
 80086d2:	9808      	ldr	r0, [sp, #32]
 80086d4:	9900      	ldr	r1, [sp, #0]
 80086d6:	6862      	ldr	r2, [r4, #4]
 80086d8:	2304      	movs	r3, #4
 80086da:	f000 fa19 	bl	8008b10 <arm_radix8_butterfly_f32>
 80086de:	9900      	ldr	r1, [sp, #0]
 80086e0:	6862      	ldr	r2, [r4, #4]
 80086e2:	4640      	mov	r0, r8
 80086e4:	2304      	movs	r3, #4
 80086e6:	b00d      	add	sp, #52	@ 0x34
 80086e8:	ecbd 8b0a 	vpop	{d8-d12}
 80086ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f0:	f000 ba0e 	b.w	8008b10 <arm_radix8_butterfly_f32>

080086f4 <arm_cfft_f32>:
 80086f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086f8:	2a01      	cmp	r2, #1
 80086fa:	8805      	ldrh	r5, [r0, #0]
 80086fc:	4607      	mov	r7, r0
 80086fe:	4690      	mov	r8, r2
 8008700:	460c      	mov	r4, r1
 8008702:	4699      	mov	r9, r3
 8008704:	d05c      	beq.n	80087c0 <arm_cfft_f32+0xcc>
 8008706:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800870a:	d054      	beq.n	80087b6 <arm_cfft_f32+0xc2>
 800870c:	d810      	bhi.n	8008730 <arm_cfft_f32+0x3c>
 800870e:	2d40      	cmp	r5, #64	@ 0x40
 8008710:	d015      	beq.n	800873e <arm_cfft_f32+0x4a>
 8008712:	d94c      	bls.n	80087ae <arm_cfft_f32+0xba>
 8008714:	2d80      	cmp	r5, #128	@ 0x80
 8008716:	d103      	bne.n	8008720 <arm_cfft_f32+0x2c>
 8008718:	4621      	mov	r1, r4
 800871a:	4638      	mov	r0, r7
 800871c:	f7ff fcc2 	bl	80080a4 <arm_cfft_radix8by2_f32>
 8008720:	f1b9 0f00 	cmp.w	r9, #0
 8008724:	d114      	bne.n	8008750 <arm_cfft_f32+0x5c>
 8008726:	f1b8 0f01 	cmp.w	r8, #1
 800872a:	d019      	beq.n	8008760 <arm_cfft_f32+0x6c>
 800872c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008730:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8008734:	d03f      	beq.n	80087b6 <arm_cfft_f32+0xc2>
 8008736:	d933      	bls.n	80087a0 <arm_cfft_f32+0xac>
 8008738:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800873c:	d1f0      	bne.n	8008720 <arm_cfft_f32+0x2c>
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	2301      	movs	r3, #1
 8008742:	4629      	mov	r1, r5
 8008744:	4620      	mov	r0, r4
 8008746:	f000 f9e3 	bl	8008b10 <arm_radix8_butterfly_f32>
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	d0ea      	beq.n	8008726 <arm_cfft_f32+0x32>
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	89b9      	ldrh	r1, [r7, #12]
 8008754:	4620      	mov	r0, r4
 8008756:	f000 f845 	bl	80087e4 <arm_bitreversal_32>
 800875a:	f1b8 0f01 	cmp.w	r8, #1
 800875e:	d1e5      	bne.n	800872c <arm_cfft_f32+0x38>
 8008760:	ee07 5a90 	vmov	s15, r5
 8008764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008768:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800876c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008770:	2d00      	cmp	r5, #0
 8008772:	d0db      	beq.n	800872c <arm_cfft_f32+0x38>
 8008774:	f104 0108 	add.w	r1, r4, #8
 8008778:	2300      	movs	r3, #0
 800877a:	3301      	adds	r3, #1
 800877c:	429d      	cmp	r5, r3
 800877e:	f101 0108 	add.w	r1, r1, #8
 8008782:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008786:	ed51 7a03 	vldr	s15, [r1, #-12]
 800878a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800878e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008792:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008796:	ed41 7a03 	vstr	s15, [r1, #-12]
 800879a:	d1ee      	bne.n	800877a <arm_cfft_f32+0x86>
 800879c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087a0:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80087a4:	d0cb      	beq.n	800873e <arm_cfft_f32+0x4a>
 80087a6:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80087aa:	d0b5      	beq.n	8008718 <arm_cfft_f32+0x24>
 80087ac:	e7b8      	b.n	8008720 <arm_cfft_f32+0x2c>
 80087ae:	2d10      	cmp	r5, #16
 80087b0:	d0b2      	beq.n	8008718 <arm_cfft_f32+0x24>
 80087b2:	2d20      	cmp	r5, #32
 80087b4:	d1b4      	bne.n	8008720 <arm_cfft_f32+0x2c>
 80087b6:	4621      	mov	r1, r4
 80087b8:	4638      	mov	r0, r7
 80087ba:	f7ff fd45 	bl	8008248 <arm_cfft_radix8by4_f32>
 80087be:	e7af      	b.n	8008720 <arm_cfft_f32+0x2c>
 80087c0:	b16d      	cbz	r5, 80087de <arm_cfft_f32+0xea>
 80087c2:	310c      	adds	r1, #12
 80087c4:	2600      	movs	r6, #0
 80087c6:	ed51 7a02 	vldr	s15, [r1, #-8]
 80087ca:	3601      	adds	r6, #1
 80087cc:	eef1 7a67 	vneg.f32	s15, s15
 80087d0:	42b5      	cmp	r5, r6
 80087d2:	ed41 7a02 	vstr	s15, [r1, #-8]
 80087d6:	f101 0108 	add.w	r1, r1, #8
 80087da:	d1f4      	bne.n	80087c6 <arm_cfft_f32+0xd2>
 80087dc:	e793      	b.n	8008706 <arm_cfft_f32+0x12>
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d0a4      	beq.n	800872c <arm_cfft_f32+0x38>
 80087e2:	e7b5      	b.n	8008750 <arm_cfft_f32+0x5c>

080087e4 <arm_bitreversal_32>:
 80087e4:	b1e9      	cbz	r1, 8008822 <arm_bitreversal_32+0x3e>
 80087e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087e8:	2500      	movs	r5, #0
 80087ea:	f102 0e02 	add.w	lr, r2, #2
 80087ee:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 80087f2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 80087f6:	08a4      	lsrs	r4, r4, #2
 80087f8:	089b      	lsrs	r3, r3, #2
 80087fa:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 80087fe:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8008802:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8008806:	00a6      	lsls	r6, r4, #2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800880e:	3304      	adds	r3, #4
 8008810:	1d34      	adds	r4, r6, #4
 8008812:	3502      	adds	r5, #2
 8008814:	58c6      	ldr	r6, [r0, r3]
 8008816:	5907      	ldr	r7, [r0, r4]
 8008818:	50c7      	str	r7, [r0, r3]
 800881a:	428d      	cmp	r5, r1
 800881c:	5106      	str	r6, [r0, r4]
 800881e:	d3e6      	bcc.n	80087ee <arm_bitreversal_32+0xa>
 8008820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008822:	4770      	bx	lr

08008824 <arm_cmplx_mag_f32>:
 8008824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008828:	ed2d 8b02 	vpush	{d8}
 800882c:	0897      	lsrs	r7, r2, #2
 800882e:	b084      	sub	sp, #16
 8008830:	d077      	beq.n	8008922 <arm_cmplx_mag_f32+0xfe>
 8008832:	f04f 0800 	mov.w	r8, #0
 8008836:	f100 0420 	add.w	r4, r0, #32
 800883a:	f101 0510 	add.w	r5, r1, #16
 800883e:	463e      	mov	r6, r7
 8008840:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8008844:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8008848:	ee20 0a00 	vmul.f32	s0, s0, s0
 800884c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008850:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008854:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885c:	f2c0 80c5 	blt.w	80089ea <arm_cmplx_mag_f32+0x1c6>
 8008860:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008868:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800886c:	f100 80cb 	bmi.w	8008a06 <arm_cmplx_mag_f32+0x1e2>
 8008870:	ed05 8a04 	vstr	s16, [r5, #-16]
 8008874:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8008878:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800887c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008880:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008884:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008888:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800888c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008890:	f2c0 80a8 	blt.w	80089e4 <arm_cmplx_mag_f32+0x1c0>
 8008894:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800889c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80088a0:	f100 80a8 	bmi.w	80089f4 <arm_cmplx_mag_f32+0x1d0>
 80088a4:	ed05 8a03 	vstr	s16, [r5, #-12]
 80088a8:	ed14 0a04 	vldr	s0, [r4, #-16]
 80088ac:	ed54 7a03 	vldr	s15, [r4, #-12]
 80088b0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80088b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80088bc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80088c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088c4:	f2c0 808b 	blt.w	80089de <arm_cmplx_mag_f32+0x1ba>
 80088c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80088cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80088d4:	f100 80a9 	bmi.w	8008a2a <arm_cmplx_mag_f32+0x206>
 80088d8:	ed05 8a02 	vstr	s16, [r5, #-8]
 80088dc:	ed14 0a02 	vldr	s0, [r4, #-8]
 80088e0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80088e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80088e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80088f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80088f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f8:	db6e      	blt.n	80089d8 <arm_cmplx_mag_f32+0x1b4>
 80088fa:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80088fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008902:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008906:	f100 8087 	bmi.w	8008a18 <arm_cmplx_mag_f32+0x1f4>
 800890a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800890e:	3e01      	subs	r6, #1
 8008910:	f104 0420 	add.w	r4, r4, #32
 8008914:	f105 0510 	add.w	r5, r5, #16
 8008918:	d192      	bne.n	8008840 <arm_cmplx_mag_f32+0x1c>
 800891a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800891e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8008922:	f012 0203 	ands.w	r2, r2, #3
 8008926:	d052      	beq.n	80089ce <arm_cmplx_mag_f32+0x1aa>
 8008928:	ed90 0a00 	vldr	s0, [r0]
 800892c:	edd0 7a01 	vldr	s15, [r0, #4]
 8008930:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008934:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008938:	2300      	movs	r3, #0
 800893a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800893e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008946:	bfb8      	it	lt
 8008948:	600b      	strlt	r3, [r1, #0]
 800894a:	db08      	blt.n	800895e <arm_cmplx_mag_f32+0x13a>
 800894c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008954:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008958:	d479      	bmi.n	8008a4e <arm_cmplx_mag_f32+0x22a>
 800895a:	ed81 8a00 	vstr	s16, [r1]
 800895e:	3a01      	subs	r2, #1
 8008960:	d035      	beq.n	80089ce <arm_cmplx_mag_f32+0x1aa>
 8008962:	ed90 0a02 	vldr	s0, [r0, #8]
 8008966:	edd0 7a03 	vldr	s15, [r0, #12]
 800896a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800896e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008972:	2300      	movs	r3, #0
 8008974:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008978:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800897c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008980:	bfb8      	it	lt
 8008982:	604b      	strlt	r3, [r1, #4]
 8008984:	db08      	blt.n	8008998 <arm_cmplx_mag_f32+0x174>
 8008986:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800898a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008992:	d453      	bmi.n	8008a3c <arm_cmplx_mag_f32+0x218>
 8008994:	ed81 8a01 	vstr	s16, [r1, #4]
 8008998:	2a01      	cmp	r2, #1
 800899a:	d018      	beq.n	80089ce <arm_cmplx_mag_f32+0x1aa>
 800899c:	ed90 0a04 	vldr	s0, [r0, #16]
 80089a0:	edd0 7a05 	vldr	s15, [r0, #20]
 80089a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80089a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80089ac:	2300      	movs	r3, #0
 80089ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 80089b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80089b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ba:	db19      	blt.n	80089f0 <arm_cmplx_mag_f32+0x1cc>
 80089bc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80089c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80089c8:	d44a      	bmi.n	8008a60 <arm_cmplx_mag_f32+0x23c>
 80089ca:	ed81 8a02 	vstr	s16, [r1, #8]
 80089ce:	b004      	add	sp, #16
 80089d0:	ecbd 8b02 	vpop	{d8}
 80089d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d8:	f845 8c04 	str.w	r8, [r5, #-4]
 80089dc:	e797      	b.n	800890e <arm_cmplx_mag_f32+0xea>
 80089de:	f845 8c08 	str.w	r8, [r5, #-8]
 80089e2:	e77b      	b.n	80088dc <arm_cmplx_mag_f32+0xb8>
 80089e4:	f845 8c0c 	str.w	r8, [r5, #-12]
 80089e8:	e75e      	b.n	80088a8 <arm_cmplx_mag_f32+0x84>
 80089ea:	f845 8c10 	str.w	r8, [r5, #-16]
 80089ee:	e741      	b.n	8008874 <arm_cmplx_mag_f32+0x50>
 80089f0:	608b      	str	r3, [r1, #8]
 80089f2:	e7ec      	b.n	80089ce <arm_cmplx_mag_f32+0x1aa>
 80089f4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80089f8:	9001      	str	r0, [sp, #4]
 80089fa:	f001 fb31 	bl	800a060 <sqrtf>
 80089fe:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008a02:	9801      	ldr	r0, [sp, #4]
 8008a04:	e74e      	b.n	80088a4 <arm_cmplx_mag_f32+0x80>
 8008a06:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008a0a:	9001      	str	r0, [sp, #4]
 8008a0c:	f001 fb28 	bl	800a060 <sqrtf>
 8008a10:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008a14:	9801      	ldr	r0, [sp, #4]
 8008a16:	e72b      	b.n	8008870 <arm_cmplx_mag_f32+0x4c>
 8008a18:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008a1c:	9001      	str	r0, [sp, #4]
 8008a1e:	f001 fb1f 	bl	800a060 <sqrtf>
 8008a22:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008a26:	9801      	ldr	r0, [sp, #4]
 8008a28:	e76f      	b.n	800890a <arm_cmplx_mag_f32+0xe6>
 8008a2a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008a2e:	9001      	str	r0, [sp, #4]
 8008a30:	f001 fb16 	bl	800a060 <sqrtf>
 8008a34:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008a38:	9801      	ldr	r0, [sp, #4]
 8008a3a:	e74d      	b.n	80088d8 <arm_cmplx_mag_f32+0xb4>
 8008a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a40:	9201      	str	r2, [sp, #4]
 8008a42:	f001 fb0d 	bl	800a060 <sqrtf>
 8008a46:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8008a4a:	9903      	ldr	r1, [sp, #12]
 8008a4c:	e7a2      	b.n	8008994 <arm_cmplx_mag_f32+0x170>
 8008a4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a52:	9201      	str	r2, [sp, #4]
 8008a54:	f001 fb04 	bl	800a060 <sqrtf>
 8008a58:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8008a5c:	9903      	ldr	r1, [sp, #12]
 8008a5e:	e77c      	b.n	800895a <arm_cmplx_mag_f32+0x136>
 8008a60:	9101      	str	r1, [sp, #4]
 8008a62:	f001 fafd 	bl	800a060 <sqrtf>
 8008a66:	9901      	ldr	r1, [sp, #4]
 8008a68:	e7af      	b.n	80089ca <arm_cmplx_mag_f32+0x1a6>
 8008a6a:	bf00      	nop

08008a6c <arm_cfft_init_f32>:
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008a72:	f04f 0000 	mov.w	r0, #0
 8008a76:	b410      	push	{r4}
 8008a78:	8019      	strh	r1, [r3, #0]
 8008a7a:	6058      	str	r0, [r3, #4]
 8008a7c:	d033      	beq.n	8008ae6 <arm_cfft_init_f32+0x7a>
 8008a7e:	d918      	bls.n	8008ab2 <arm_cfft_init_f32+0x46>
 8008a80:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008a84:	d027      	beq.n	8008ad6 <arm_cfft_init_f32+0x6a>
 8008a86:	d90c      	bls.n	8008aa2 <arm_cfft_init_f32+0x36>
 8008a88:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008a8c:	d11e      	bne.n	8008acc <arm_cfft_init_f32+0x60>
 8008a8e:	4a17      	ldr	r2, [pc, #92]	@ (8008aec <arm_cfft_init_f32+0x80>)
 8008a90:	8994      	ldrh	r4, [r2, #12]
 8008a92:	819c      	strh	r4, [r3, #12]
 8008a94:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8008a98:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8008a9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008aa6:	d018      	beq.n	8008ada <arm_cfft_init_f32+0x6e>
 8008aa8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008aac:	d10e      	bne.n	8008acc <arm_cfft_init_f32+0x60>
 8008aae:	4a10      	ldr	r2, [pc, #64]	@ (8008af0 <arm_cfft_init_f32+0x84>)
 8008ab0:	e7ee      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ab2:	2940      	cmp	r1, #64	@ 0x40
 8008ab4:	d013      	beq.n	8008ade <arm_cfft_init_f32+0x72>
 8008ab6:	d903      	bls.n	8008ac0 <arm_cfft_init_f32+0x54>
 8008ab8:	2980      	cmp	r1, #128	@ 0x80
 8008aba:	d107      	bne.n	8008acc <arm_cfft_init_f32+0x60>
 8008abc:	4a0d      	ldr	r2, [pc, #52]	@ (8008af4 <arm_cfft_init_f32+0x88>)
 8008abe:	e7e7      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ac0:	2910      	cmp	r1, #16
 8008ac2:	d00e      	beq.n	8008ae2 <arm_cfft_init_f32+0x76>
 8008ac4:	2920      	cmp	r1, #32
 8008ac6:	d101      	bne.n	8008acc <arm_cfft_init_f32+0x60>
 8008ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8008af8 <arm_cfft_init_f32+0x8c>)
 8008aca:	e7e1      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008acc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ad4:	4770      	bx	lr
 8008ad6:	4a09      	ldr	r2, [pc, #36]	@ (8008afc <arm_cfft_init_f32+0x90>)
 8008ad8:	e7da      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ada:	4a09      	ldr	r2, [pc, #36]	@ (8008b00 <arm_cfft_init_f32+0x94>)
 8008adc:	e7d8      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ade:	4a09      	ldr	r2, [pc, #36]	@ (8008b04 <arm_cfft_init_f32+0x98>)
 8008ae0:	e7d6      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ae2:	4a09      	ldr	r2, [pc, #36]	@ (8008b08 <arm_cfft_init_f32+0x9c>)
 8008ae4:	e7d4      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008ae6:	4a09      	ldr	r2, [pc, #36]	@ (8008b0c <arm_cfft_init_f32+0xa0>)
 8008ae8:	e7d2      	b.n	8008a90 <arm_cfft_init_f32+0x24>
 8008aea:	bf00      	nop
 8008aec:	08027514 	.word	0x08027514
 8008af0:	080274b4 	.word	0x080274b4
 8008af4:	080274c4 	.word	0x080274c4
 8008af8:	08027504 	.word	0x08027504
 8008afc:	080274e4 	.word	0x080274e4
 8008b00:	08027524 	.word	0x08027524
 8008b04:	08027534 	.word	0x08027534
 8008b08:	080274d4 	.word	0x080274d4
 8008b0c:	080274f4 	.word	0x080274f4

08008b10 <arm_radix8_butterfly_f32>:
 8008b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	ed2d 8b10 	vpush	{d8-d15}
 8008b18:	b093      	sub	sp, #76	@ 0x4c
 8008b1a:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8008b1e:	4603      	mov	r3, r0
 8008b20:	3304      	adds	r3, #4
 8008b22:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8008e24 <arm_radix8_butterfly_f32+0x314>
 8008b26:	9010      	str	r0, [sp, #64]	@ 0x40
 8008b28:	468b      	mov	fp, r1
 8008b2a:	9311      	str	r3, [sp, #68]	@ 0x44
 8008b2c:	4689      	mov	r9, r1
 8008b2e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008b30:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8008b34:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8008b38:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8008b3c:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8008b40:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8008b44:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8008b48:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8008b4c:	9100      	str	r1, [sp, #0]
 8008b4e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8008b52:	f108 0004 	add.w	r0, r8, #4
 8008b56:	f10e 0104 	add.w	r1, lr, #4
 8008b5a:	462e      	mov	r6, r5
 8008b5c:	4420      	add	r0, r4
 8008b5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b62:	4421      	add	r1, r4
 8008b64:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8008b68:	960d      	str	r6, [sp, #52]	@ 0x34
 8008b6a:	9402      	str	r4, [sp, #8]
 8008b6c:	012c      	lsls	r4, r5, #4
 8008b6e:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8008b72:	9403      	str	r4, [sp, #12]
 8008b74:	00ec      	lsls	r4, r5, #3
 8008b76:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008b78:	9404      	str	r4, [sp, #16]
 8008b7a:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8008b7e:	9405      	str	r4, [sp, #20]
 8008b80:	016c      	lsls	r4, r5, #5
 8008b82:	9401      	str	r4, [sp, #4]
 8008b84:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8008b86:	9c00      	ldr	r4, [sp, #0]
 8008b88:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8008b8c:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8008b90:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008b94:	f04f 0c00 	mov.w	ip, #0
 8008b98:	edd6 6a00 	vldr	s13, [r6]
 8008b9c:	edd7 1a00 	vldr	s3, [r7]
 8008ba0:	ed15 aa01 	vldr	s20, [r5, #-4]
 8008ba4:	edd2 5a00 	vldr	s11, [r2]
 8008ba8:	ed51 9a01 	vldr	s19, [r1, #-4]
 8008bac:	ed94 6a00 	vldr	s12, [r4]
 8008bb0:	ed50 7a01 	vldr	s15, [r0, #-4]
 8008bb4:	ed93 3a00 	vldr	s6, [r3]
 8008bb8:	ee39 0a86 	vadd.f32	s0, s19, s12
 8008bbc:	ee33 2a21 	vadd.f32	s4, s6, s3
 8008bc0:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8008bc4:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008bc8:	ee35 7a02 	vadd.f32	s14, s10, s4
 8008bcc:	ee34 4a80 	vadd.f32	s8, s9, s0
 8008bd0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008bd4:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008bd8:	ee34 4a47 	vsub.f32	s8, s8, s14
 8008bdc:	ed45 6a01 	vstr	s13, [r5, #-4]
 8008be0:	ed82 4a00 	vstr	s8, [r2]
 8008be4:	edd0 6a00 	vldr	s13, [r0]
 8008be8:	ed96 9a01 	vldr	s18, [r6, #4]
 8008bec:	edd3 2a01 	vldr	s5, [r3, #4]
 8008bf0:	edd7 8a01 	vldr	s17, [r7, #4]
 8008bf4:	edd5 0a00 	vldr	s1, [r5]
 8008bf8:	edd2 3a01 	vldr	s7, [r2, #4]
 8008bfc:	ed94 8a01 	vldr	s16, [r4, #4]
 8008c00:	ed91 7a00 	vldr	s14, [r1]
 8008c04:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008c08:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8008c0c:	ee72 aae8 	vsub.f32	s21, s5, s17
 8008c10:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8008c14:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8008c18:	ee77 7a83 	vadd.f32	s15, s15, s6
 8008c1c:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8008c20:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8008c24:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8008c28:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8008c2c:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8008c30:	ee77 0a08 	vadd.f32	s1, s14, s16
 8008c34:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8008c38:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008c3c:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8008c40:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8008c44:	ee76 6a89 	vadd.f32	s13, s13, s18
 8008c48:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8008c4c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008c50:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008c54:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008c58:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8008c5c:	ee33 2a20 	vadd.f32	s4, s6, s1
 8008c60:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008c64:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008c68:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008c6c:	ee77 0a01 	vadd.f32	s1, s14, s2
 8008c70:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8008c74:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008c78:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008c7c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008c80:	ee76 3a27 	vadd.f32	s7, s12, s15
 8008c84:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008c88:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008c8c:	ee33 1a45 	vsub.f32	s2, s6, s10
 8008c90:	ee32 2a40 	vsub.f32	s4, s4, s0
 8008c94:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008c98:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008c9c:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8008ca0:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008ca4:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008ca8:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008cac:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8008cb0:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008cb4:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008cb8:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008cbc:	44dc      	add	ip, fp
 8008cbe:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008cc2:	45e1      	cmp	r9, ip
 8008cc4:	ed85 8a00 	vstr	s16, [r5]
 8008cc8:	ed82 2a01 	vstr	s4, [r2, #4]
 8008ccc:	4455      	add	r5, sl
 8008cce:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008cd2:	4452      	add	r2, sl
 8008cd4:	edc4 6a00 	vstr	s13, [r4]
 8008cd8:	ed81 1a00 	vstr	s2, [r1]
 8008cdc:	ed84 5a01 	vstr	s10, [r4, #4]
 8008ce0:	4451      	add	r1, sl
 8008ce2:	ed00 3a01 	vstr	s6, [r0, #-4]
 8008ce6:	4454      	add	r4, sl
 8008ce8:	edc7 2a00 	vstr	s5, [r7]
 8008cec:	edc6 4a00 	vstr	s9, [r6]
 8008cf0:	ed83 7a00 	vstr	s14, [r3]
 8008cf4:	edc0 5a00 	vstr	s11, [r0]
 8008cf8:	edc7 3a01 	vstr	s7, [r7, #4]
 8008cfc:	4450      	add	r0, sl
 8008cfe:	ed86 6a01 	vstr	s12, [r6, #4]
 8008d02:	4457      	add	r7, sl
 8008d04:	edc3 7a01 	vstr	s15, [r3, #4]
 8008d08:	4456      	add	r6, sl
 8008d0a:	4453      	add	r3, sl
 8008d0c:	f63f af44 	bhi.w	8008b98 <arm_radix8_butterfly_f32+0x88>
 8008d10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d12:	2b07      	cmp	r3, #7
 8008d14:	f240 81c3 	bls.w	800909e <arm_radix8_butterfly_f32+0x58e>
 8008d18:	9805      	ldr	r0, [sp, #20]
 8008d1a:	9a01      	ldr	r2, [sp, #4]
 8008d1c:	9b03      	ldr	r3, [sp, #12]
 8008d1e:	9d04      	ldr	r5, [sp, #16]
 8008d20:	9902      	ldr	r1, [sp, #8]
 8008d22:	f100 0c08 	add.w	ip, r0, #8
 8008d26:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008d28:	3208      	adds	r2, #8
 8008d2a:	1882      	adds	r2, r0, r2
 8008d2c:	3308      	adds	r3, #8
 8008d2e:	920a      	str	r2, [sp, #40]	@ 0x28
 8008d30:	4602      	mov	r2, r0
 8008d32:	18d3      	adds	r3, r2, r3
 8008d34:	3108      	adds	r1, #8
 8008d36:	3508      	adds	r5, #8
 8008d38:	1851      	adds	r1, r2, r1
 8008d3a:	9307      	str	r3, [sp, #28]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	442a      	add	r2, r5
 8008d40:	9206      	str	r2, [sp, #24]
 8008d42:	461a      	mov	r2, r3
 8008d44:	4462      	add	r2, ip
 8008d46:	f10e 0e0c 	add.w	lr, lr, #12
 8008d4a:	9205      	str	r2, [sp, #20]
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	4472      	add	r2, lr
 8008d50:	f108 0808 	add.w	r8, r8, #8
 8008d54:	330c      	adds	r3, #12
 8008d56:	4440      	add	r0, r8
 8008d58:	f04f 0e00 	mov.w	lr, #0
 8008d5c:	9203      	str	r2, [sp, #12]
 8008d5e:	9304      	str	r3, [sp, #16]
 8008d60:	465a      	mov	r2, fp
 8008d62:	464b      	mov	r3, r9
 8008d64:	46f3      	mov	fp, lr
 8008d66:	46d1      	mov	r9, sl
 8008d68:	9009      	str	r0, [sp, #36]	@ 0x24
 8008d6a:	9108      	str	r1, [sp, #32]
 8008d6c:	f04f 0801 	mov.w	r8, #1
 8008d70:	469a      	mov	sl, r3
 8008d72:	4696      	mov	lr, r2
 8008d74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d76:	449b      	add	fp, r3
 8008d78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d7a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d7e:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008d82:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8008d86:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8008d8a:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8008d8e:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8008d92:	930c      	str	r3, [sp, #48]	@ 0x30
 8008d94:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8008d98:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8008d9c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008d9e:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8008da2:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8008da6:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8008daa:	9202      	str	r2, [sp, #8]
 8008dac:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008db0:	9301      	str	r3, [sp, #4]
 8008db2:	4613      	mov	r3, r2
 8008db4:	edd3 da01 	vldr	s27, [r3, #4]
 8008db8:	9b01      	ldr	r3, [sp, #4]
 8008dba:	edd0 7a00 	vldr	s15, [r0]
 8008dbe:	ed93 da01 	vldr	s26, [r3, #4]
 8008dc2:	9b02      	ldr	r3, [sp, #8]
 8008dc4:	edcd 7a02 	vstr	s15, [sp, #8]
 8008dc8:	ed93 ca01 	vldr	s24, [r3, #4]
 8008dcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dce:	eddc ca01 	vldr	s25, [ip, #4]
 8008dd2:	edd3 7a00 	vldr	s15, [r3]
 8008dd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008dd8:	edcd 7a01 	vstr	s15, [sp, #4]
 8008ddc:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8008de0:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8008de4:	9200      	str	r2, [sp, #0]
 8008de6:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8008dea:	edd3 7a00 	vldr	s15, [r3]
 8008dee:	ed92 fa01 	vldr	s30, [r2, #4]
 8008df2:	9a00      	ldr	r2, [sp, #0]
 8008df4:	edd1 ea01 	vldr	s29, [r1, #4]
 8008df8:	ed92 ea01 	vldr	s28, [r2, #4]
 8008dfc:	edd7 ba00 	vldr	s23, [r7]
 8008e00:	edd6 aa00 	vldr	s21, [r6]
 8008e04:	ed95 aa00 	vldr	s20, [r5]
 8008e08:	edd4 9a00 	vldr	s19, [r4]
 8008e0c:	edcd 7a00 	vstr	s15, [sp]
 8008e10:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8008e14:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8008e18:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8008e1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8008e20:	46c4      	mov	ip, r8
 8008e22:	e001      	b.n	8008e28 <arm_radix8_butterfly_f32+0x318>
 8008e24:	3f3504f3 	.word	0x3f3504f3
 8008e28:	ed91 6a00 	vldr	s12, [r1]
 8008e2c:	ed93 5a00 	vldr	s10, [r3]
 8008e30:	edd0 fa00 	vldr	s31, [r0]
 8008e34:	edd4 7a00 	vldr	s15, [r4]
 8008e38:	ed95 7a00 	vldr	s14, [r5]
 8008e3c:	ed56 3a01 	vldr	s7, [r6, #-4]
 8008e40:	ed17 3a01 	vldr	s6, [r7, #-4]
 8008e44:	ed92 2a00 	vldr	s4, [r2]
 8008e48:	ed96 0a00 	vldr	s0, [r6]
 8008e4c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008e50:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008e54:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8008e58:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008e5c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008e60:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008e64:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008e68:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008e6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e70:	ed06 6a01 	vstr	s12, [r6, #-4]
 8008e74:	edd4 8a01 	vldr	s17, [r4, #4]
 8008e78:	ed92 9a01 	vldr	s18, [r2, #4]
 8008e7c:	edd7 0a00 	vldr	s1, [r7]
 8008e80:	edd1 2a01 	vldr	s5, [r1, #4]
 8008e84:	ed95 7a01 	vldr	s14, [r5, #4]
 8008e88:	ed93 6a01 	vldr	s12, [r3, #4]
 8008e8c:	edd0 5a01 	vldr	s11, [r0, #4]
 8008e90:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008e94:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8008e98:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008e9c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008ea0:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008ea4:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008ea8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008eac:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008eb0:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008eb4:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008eb8:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008ebc:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008ec0:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008ec4:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8008ec8:	ee32 1a08 	vadd.f32	s2, s4, s16
 8008ecc:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008ed0:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008ed4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008ed8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008edc:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008ee0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008ee4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008ee8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8008eec:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008ef0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008ef4:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008ef8:	ee74 0a22 	vadd.f32	s1, s8, s5
 8008efc:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008f00:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008f04:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008f08:	ee32 4a64 	vsub.f32	s8, s4, s9
 8008f0c:	ee73 8a09 	vadd.f32	s17, s6, s18
 8008f10:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008f14:	ee33 9a49 	vsub.f32	s18, s6, s18
 8008f18:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8008f1c:	ee35 3a85 	vadd.f32	s6, s11, s10
 8008f20:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8008f24:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8008f28:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008f2c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8008f30:	ee30 7a68 	vsub.f32	s14, s0, s17
 8008f34:	ee35 8a03 	vadd.f32	s16, s10, s6
 8008f38:	ee38 0a80 	vadd.f32	s0, s17, s0
 8008f3c:	ee73 3a82 	vadd.f32	s7, s7, s4
 8008f40:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8008f44:	ed9d 2a00 	vldr	s4, [sp]
 8008f48:	eddd 1a01 	vldr	s3, [sp, #4]
 8008f4c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8008f50:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8008f54:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8008f58:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8008f5c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008f60:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8008f64:	ee76 5a49 	vsub.f32	s11, s12, s18
 8008f68:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8008f6c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8008f70:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8008f74:	ee21 4a84 	vmul.f32	s8, s3, s8
 8008f78:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8008f7c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008f80:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008f84:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008f88:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8008f8c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008f90:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008f94:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008f98:	ee74 0a60 	vsub.f32	s1, s8, s1
 8008f9c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008fa0:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008fa4:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008fa8:	ee72 1a21 	vadd.f32	s3, s4, s3
 8008fac:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008fb0:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008fb4:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008fb8:	ee38 8a04 	vadd.f32	s16, s16, s8
 8008fbc:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008fc0:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008fc4:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008fc8:	eddd 5a02 	vldr	s11, [sp, #8]
 8008fcc:	edc6 fa00 	vstr	s31, [r6]
 8008fd0:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008fd4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008fd8:	ee30 0a45 	vsub.f32	s0, s0, s10
 8008fdc:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008fe0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008fe4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008fe8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8008fec:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008ff0:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008ff4:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008ff8:	ee34 3a43 	vsub.f32	s6, s8, s6
 8008ffc:	ee78 8a85 	vadd.f32	s17, s17, s10
 8009000:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009004:	44f4      	add	ip, lr
 8009006:	45e2      	cmp	sl, ip
 8009008:	edc3 3a00 	vstr	s7, [r3]
 800900c:	edc3 6a01 	vstr	s13, [r3, #4]
 8009010:	444e      	add	r6, r9
 8009012:	ed07 1a01 	vstr	s2, [r7, #-4]
 8009016:	edc7 0a00 	vstr	s1, [r7]
 800901a:	444b      	add	r3, r9
 800901c:	ed80 2a00 	vstr	s4, [r0]
 8009020:	edc0 2a01 	vstr	s5, [r0, #4]
 8009024:	444f      	add	r7, r9
 8009026:	edc2 1a00 	vstr	s3, [r2]
 800902a:	ed82 7a01 	vstr	s14, [r2, #4]
 800902e:	4448      	add	r0, r9
 8009030:	ed85 8a00 	vstr	s16, [r5]
 8009034:	ed85 0a01 	vstr	s0, [r5, #4]
 8009038:	444a      	add	r2, r9
 800903a:	edc1 4a00 	vstr	s9, [r1]
 800903e:	444d      	add	r5, r9
 8009040:	ed81 3a01 	vstr	s6, [r1, #4]
 8009044:	edc4 8a00 	vstr	s17, [r4]
 8009048:	ed84 6a01 	vstr	s12, [r4, #4]
 800904c:	4449      	add	r1, r9
 800904e:	444c      	add	r4, r9
 8009050:	f63f aeea 	bhi.w	8008e28 <arm_radix8_butterfly_f32+0x318>
 8009054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009056:	3308      	adds	r3, #8
 8009058:	930a      	str	r3, [sp, #40]	@ 0x28
 800905a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800905c:	3308      	adds	r3, #8
 800905e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009060:	9b08      	ldr	r3, [sp, #32]
 8009062:	3308      	adds	r3, #8
 8009064:	9308      	str	r3, [sp, #32]
 8009066:	9b07      	ldr	r3, [sp, #28]
 8009068:	3308      	adds	r3, #8
 800906a:	9307      	str	r3, [sp, #28]
 800906c:	9b06      	ldr	r3, [sp, #24]
 800906e:	3308      	adds	r3, #8
 8009070:	9306      	str	r3, [sp, #24]
 8009072:	9b05      	ldr	r3, [sp, #20]
 8009074:	3308      	adds	r3, #8
 8009076:	9305      	str	r3, [sp, #20]
 8009078:	9b04      	ldr	r3, [sp, #16]
 800907a:	3308      	adds	r3, #8
 800907c:	9304      	str	r3, [sp, #16]
 800907e:	9b03      	ldr	r3, [sp, #12]
 8009080:	3308      	adds	r3, #8
 8009082:	9303      	str	r3, [sp, #12]
 8009084:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009086:	f108 0801 	add.w	r8, r8, #1
 800908a:	4543      	cmp	r3, r8
 800908c:	f47f ae72 	bne.w	8008d74 <arm_radix8_butterfly_f32+0x264>
 8009090:	469b      	mov	fp, r3
 8009092:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009094:	00db      	lsls	r3, r3, #3
 8009096:	b29b      	uxth	r3, r3
 8009098:	46d1      	mov	r9, sl
 800909a:	930e      	str	r3, [sp, #56]	@ 0x38
 800909c:	e547      	b.n	8008b2e <arm_radix8_butterfly_f32+0x1e>
 800909e:	b013      	add	sp, #76	@ 0x4c
 80090a0:	ecbd 8b10 	vpop	{d8-d15}
 80090a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090a8 <rand>:
 80090a8:	4b16      	ldr	r3, [pc, #88]	@ (8009104 <rand+0x5c>)
 80090aa:	b510      	push	{r4, lr}
 80090ac:	681c      	ldr	r4, [r3, #0]
 80090ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80090b0:	b9b3      	cbnz	r3, 80090e0 <rand+0x38>
 80090b2:	2018      	movs	r0, #24
 80090b4:	f000 fa20 	bl	80094f8 <malloc>
 80090b8:	4602      	mov	r2, r0
 80090ba:	6320      	str	r0, [r4, #48]	@ 0x30
 80090bc:	b920      	cbnz	r0, 80090c8 <rand+0x20>
 80090be:	4b12      	ldr	r3, [pc, #72]	@ (8009108 <rand+0x60>)
 80090c0:	4812      	ldr	r0, [pc, #72]	@ (800910c <rand+0x64>)
 80090c2:	2152      	movs	r1, #82	@ 0x52
 80090c4:	f000 f9b0 	bl	8009428 <__assert_func>
 80090c8:	4911      	ldr	r1, [pc, #68]	@ (8009110 <rand+0x68>)
 80090ca:	4b12      	ldr	r3, [pc, #72]	@ (8009114 <rand+0x6c>)
 80090cc:	e9c0 1300 	strd	r1, r3, [r0]
 80090d0:	4b11      	ldr	r3, [pc, #68]	@ (8009118 <rand+0x70>)
 80090d2:	6083      	str	r3, [r0, #8]
 80090d4:	230b      	movs	r3, #11
 80090d6:	8183      	strh	r3, [r0, #12]
 80090d8:	2100      	movs	r1, #0
 80090da:	2001      	movs	r0, #1
 80090dc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80090e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80090e2:	480e      	ldr	r0, [pc, #56]	@ (800911c <rand+0x74>)
 80090e4:	690b      	ldr	r3, [r1, #16]
 80090e6:	694c      	ldr	r4, [r1, #20]
 80090e8:	4a0d      	ldr	r2, [pc, #52]	@ (8009120 <rand+0x78>)
 80090ea:	4358      	muls	r0, r3
 80090ec:	fb02 0004 	mla	r0, r2, r4, r0
 80090f0:	fba3 3202 	umull	r3, r2, r3, r2
 80090f4:	3301      	adds	r3, #1
 80090f6:	eb40 0002 	adc.w	r0, r0, r2
 80090fa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80090fe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8009102:	bd10      	pop	{r4, pc}
 8009104:	2000003c 	.word	0x2000003c
 8009108:	08027544 	.word	0x08027544
 800910c:	0802755b 	.word	0x0802755b
 8009110:	abcd330e 	.word	0xabcd330e
 8009114:	e66d1234 	.word	0xe66d1234
 8009118:	0005deec 	.word	0x0005deec
 800911c:	5851f42d 	.word	0x5851f42d
 8009120:	4c957f2d 	.word	0x4c957f2d

08009124 <std>:
 8009124:	2300      	movs	r3, #0
 8009126:	b510      	push	{r4, lr}
 8009128:	4604      	mov	r4, r0
 800912a:	e9c0 3300 	strd	r3, r3, [r0]
 800912e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009132:	6083      	str	r3, [r0, #8]
 8009134:	8181      	strh	r1, [r0, #12]
 8009136:	6643      	str	r3, [r0, #100]	@ 0x64
 8009138:	81c2      	strh	r2, [r0, #14]
 800913a:	6183      	str	r3, [r0, #24]
 800913c:	4619      	mov	r1, r3
 800913e:	2208      	movs	r2, #8
 8009140:	305c      	adds	r0, #92	@ 0x5c
 8009142:	f000 f8f4 	bl	800932e <memset>
 8009146:	4b0d      	ldr	r3, [pc, #52]	@ (800917c <std+0x58>)
 8009148:	6263      	str	r3, [r4, #36]	@ 0x24
 800914a:	4b0d      	ldr	r3, [pc, #52]	@ (8009180 <std+0x5c>)
 800914c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800914e:	4b0d      	ldr	r3, [pc, #52]	@ (8009184 <std+0x60>)
 8009150:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009152:	4b0d      	ldr	r3, [pc, #52]	@ (8009188 <std+0x64>)
 8009154:	6323      	str	r3, [r4, #48]	@ 0x30
 8009156:	4b0d      	ldr	r3, [pc, #52]	@ (800918c <std+0x68>)
 8009158:	6224      	str	r4, [r4, #32]
 800915a:	429c      	cmp	r4, r3
 800915c:	d006      	beq.n	800916c <std+0x48>
 800915e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009162:	4294      	cmp	r4, r2
 8009164:	d002      	beq.n	800916c <std+0x48>
 8009166:	33d0      	adds	r3, #208	@ 0xd0
 8009168:	429c      	cmp	r4, r3
 800916a:	d105      	bne.n	8009178 <std+0x54>
 800916c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009174:	f000 b954 	b.w	8009420 <__retarget_lock_init_recursive>
 8009178:	bd10      	pop	{r4, pc}
 800917a:	bf00      	nop
 800917c:	080092a9 	.word	0x080092a9
 8009180:	080092cb 	.word	0x080092cb
 8009184:	08009303 	.word	0x08009303
 8009188:	08009327 	.word	0x08009327
 800918c:	20001e6c 	.word	0x20001e6c

08009190 <stdio_exit_handler>:
 8009190:	4a02      	ldr	r2, [pc, #8]	@ (800919c <stdio_exit_handler+0xc>)
 8009192:	4903      	ldr	r1, [pc, #12]	@ (80091a0 <stdio_exit_handler+0x10>)
 8009194:	4803      	ldr	r0, [pc, #12]	@ (80091a4 <stdio_exit_handler+0x14>)
 8009196:	f000 b869 	b.w	800926c <_fwalk_sglue>
 800919a:	bf00      	nop
 800919c:	20000030 	.word	0x20000030
 80091a0:	0800976d 	.word	0x0800976d
 80091a4:	20000040 	.word	0x20000040

080091a8 <cleanup_stdio>:
 80091a8:	6841      	ldr	r1, [r0, #4]
 80091aa:	4b0c      	ldr	r3, [pc, #48]	@ (80091dc <cleanup_stdio+0x34>)
 80091ac:	4299      	cmp	r1, r3
 80091ae:	b510      	push	{r4, lr}
 80091b0:	4604      	mov	r4, r0
 80091b2:	d001      	beq.n	80091b8 <cleanup_stdio+0x10>
 80091b4:	f000 fada 	bl	800976c <_fflush_r>
 80091b8:	68a1      	ldr	r1, [r4, #8]
 80091ba:	4b09      	ldr	r3, [pc, #36]	@ (80091e0 <cleanup_stdio+0x38>)
 80091bc:	4299      	cmp	r1, r3
 80091be:	d002      	beq.n	80091c6 <cleanup_stdio+0x1e>
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 fad3 	bl	800976c <_fflush_r>
 80091c6:	68e1      	ldr	r1, [r4, #12]
 80091c8:	4b06      	ldr	r3, [pc, #24]	@ (80091e4 <cleanup_stdio+0x3c>)
 80091ca:	4299      	cmp	r1, r3
 80091cc:	d004      	beq.n	80091d8 <cleanup_stdio+0x30>
 80091ce:	4620      	mov	r0, r4
 80091d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d4:	f000 baca 	b.w	800976c <_fflush_r>
 80091d8:	bd10      	pop	{r4, pc}
 80091da:	bf00      	nop
 80091dc:	20001e6c 	.word	0x20001e6c
 80091e0:	20001ed4 	.word	0x20001ed4
 80091e4:	20001f3c 	.word	0x20001f3c

080091e8 <global_stdio_init.part.0>:
 80091e8:	b510      	push	{r4, lr}
 80091ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009218 <global_stdio_init.part.0+0x30>)
 80091ec:	4c0b      	ldr	r4, [pc, #44]	@ (800921c <global_stdio_init.part.0+0x34>)
 80091ee:	4a0c      	ldr	r2, [pc, #48]	@ (8009220 <global_stdio_init.part.0+0x38>)
 80091f0:	601a      	str	r2, [r3, #0]
 80091f2:	4620      	mov	r0, r4
 80091f4:	2200      	movs	r2, #0
 80091f6:	2104      	movs	r1, #4
 80091f8:	f7ff ff94 	bl	8009124 <std>
 80091fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009200:	2201      	movs	r2, #1
 8009202:	2109      	movs	r1, #9
 8009204:	f7ff ff8e 	bl	8009124 <std>
 8009208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800920c:	2202      	movs	r2, #2
 800920e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009212:	2112      	movs	r1, #18
 8009214:	f7ff bf86 	b.w	8009124 <std>
 8009218:	20001fa4 	.word	0x20001fa4
 800921c:	20001e6c 	.word	0x20001e6c
 8009220:	08009191 	.word	0x08009191

08009224 <__sfp_lock_acquire>:
 8009224:	4801      	ldr	r0, [pc, #4]	@ (800922c <__sfp_lock_acquire+0x8>)
 8009226:	f000 b8fc 	b.w	8009422 <__retarget_lock_acquire_recursive>
 800922a:	bf00      	nop
 800922c:	20001fad 	.word	0x20001fad

08009230 <__sfp_lock_release>:
 8009230:	4801      	ldr	r0, [pc, #4]	@ (8009238 <__sfp_lock_release+0x8>)
 8009232:	f000 b8f7 	b.w	8009424 <__retarget_lock_release_recursive>
 8009236:	bf00      	nop
 8009238:	20001fad 	.word	0x20001fad

0800923c <__sinit>:
 800923c:	b510      	push	{r4, lr}
 800923e:	4604      	mov	r4, r0
 8009240:	f7ff fff0 	bl	8009224 <__sfp_lock_acquire>
 8009244:	6a23      	ldr	r3, [r4, #32]
 8009246:	b11b      	cbz	r3, 8009250 <__sinit+0x14>
 8009248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800924c:	f7ff bff0 	b.w	8009230 <__sfp_lock_release>
 8009250:	4b04      	ldr	r3, [pc, #16]	@ (8009264 <__sinit+0x28>)
 8009252:	6223      	str	r3, [r4, #32]
 8009254:	4b04      	ldr	r3, [pc, #16]	@ (8009268 <__sinit+0x2c>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1f5      	bne.n	8009248 <__sinit+0xc>
 800925c:	f7ff ffc4 	bl	80091e8 <global_stdio_init.part.0>
 8009260:	e7f2      	b.n	8009248 <__sinit+0xc>
 8009262:	bf00      	nop
 8009264:	080091a9 	.word	0x080091a9
 8009268:	20001fa4 	.word	0x20001fa4

0800926c <_fwalk_sglue>:
 800926c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009270:	4607      	mov	r7, r0
 8009272:	4688      	mov	r8, r1
 8009274:	4614      	mov	r4, r2
 8009276:	2600      	movs	r6, #0
 8009278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800927c:	f1b9 0901 	subs.w	r9, r9, #1
 8009280:	d505      	bpl.n	800928e <_fwalk_sglue+0x22>
 8009282:	6824      	ldr	r4, [r4, #0]
 8009284:	2c00      	cmp	r4, #0
 8009286:	d1f7      	bne.n	8009278 <_fwalk_sglue+0xc>
 8009288:	4630      	mov	r0, r6
 800928a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800928e:	89ab      	ldrh	r3, [r5, #12]
 8009290:	2b01      	cmp	r3, #1
 8009292:	d907      	bls.n	80092a4 <_fwalk_sglue+0x38>
 8009294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009298:	3301      	adds	r3, #1
 800929a:	d003      	beq.n	80092a4 <_fwalk_sglue+0x38>
 800929c:	4629      	mov	r1, r5
 800929e:	4638      	mov	r0, r7
 80092a0:	47c0      	blx	r8
 80092a2:	4306      	orrs	r6, r0
 80092a4:	3568      	adds	r5, #104	@ 0x68
 80092a6:	e7e9      	b.n	800927c <_fwalk_sglue+0x10>

080092a8 <__sread>:
 80092a8:	b510      	push	{r4, lr}
 80092aa:	460c      	mov	r4, r1
 80092ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b0:	f000 f868 	bl	8009384 <_read_r>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	bfab      	itete	ge
 80092b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80092ba:	89a3      	ldrhlt	r3, [r4, #12]
 80092bc:	181b      	addge	r3, r3, r0
 80092be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092c2:	bfac      	ite	ge
 80092c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092c6:	81a3      	strhlt	r3, [r4, #12]
 80092c8:	bd10      	pop	{r4, pc}

080092ca <__swrite>:
 80092ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ce:	461f      	mov	r7, r3
 80092d0:	898b      	ldrh	r3, [r1, #12]
 80092d2:	05db      	lsls	r3, r3, #23
 80092d4:	4605      	mov	r5, r0
 80092d6:	460c      	mov	r4, r1
 80092d8:	4616      	mov	r6, r2
 80092da:	d505      	bpl.n	80092e8 <__swrite+0x1e>
 80092dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092e0:	2302      	movs	r3, #2
 80092e2:	2200      	movs	r2, #0
 80092e4:	f000 f83c 	bl	8009360 <_lseek_r>
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092f2:	81a3      	strh	r3, [r4, #12]
 80092f4:	4632      	mov	r2, r6
 80092f6:	463b      	mov	r3, r7
 80092f8:	4628      	mov	r0, r5
 80092fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092fe:	f000 b853 	b.w	80093a8 <_write_r>

08009302 <__sseek>:
 8009302:	b510      	push	{r4, lr}
 8009304:	460c      	mov	r4, r1
 8009306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800930a:	f000 f829 	bl	8009360 <_lseek_r>
 800930e:	1c43      	adds	r3, r0, #1
 8009310:	89a3      	ldrh	r3, [r4, #12]
 8009312:	bf15      	itete	ne
 8009314:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800931a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800931e:	81a3      	strheq	r3, [r4, #12]
 8009320:	bf18      	it	ne
 8009322:	81a3      	strhne	r3, [r4, #12]
 8009324:	bd10      	pop	{r4, pc}

08009326 <__sclose>:
 8009326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800932a:	f000 b809 	b.w	8009340 <_close_r>

0800932e <memset>:
 800932e:	4402      	add	r2, r0
 8009330:	4603      	mov	r3, r0
 8009332:	4293      	cmp	r3, r2
 8009334:	d100      	bne.n	8009338 <memset+0xa>
 8009336:	4770      	bx	lr
 8009338:	f803 1b01 	strb.w	r1, [r3], #1
 800933c:	e7f9      	b.n	8009332 <memset+0x4>
	...

08009340 <_close_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4d06      	ldr	r5, [pc, #24]	@ (800935c <_close_r+0x1c>)
 8009344:	2300      	movs	r3, #0
 8009346:	4604      	mov	r4, r0
 8009348:	4608      	mov	r0, r1
 800934a:	602b      	str	r3, [r5, #0]
 800934c:	f7f9 fe56 	bl	8002ffc <_close>
 8009350:	1c43      	adds	r3, r0, #1
 8009352:	d102      	bne.n	800935a <_close_r+0x1a>
 8009354:	682b      	ldr	r3, [r5, #0]
 8009356:	b103      	cbz	r3, 800935a <_close_r+0x1a>
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	20001fa8 	.word	0x20001fa8

08009360 <_lseek_r>:
 8009360:	b538      	push	{r3, r4, r5, lr}
 8009362:	4d07      	ldr	r5, [pc, #28]	@ (8009380 <_lseek_r+0x20>)
 8009364:	4604      	mov	r4, r0
 8009366:	4608      	mov	r0, r1
 8009368:	4611      	mov	r1, r2
 800936a:	2200      	movs	r2, #0
 800936c:	602a      	str	r2, [r5, #0]
 800936e:	461a      	mov	r2, r3
 8009370:	f7f9 fe6b 	bl	800304a <_lseek>
 8009374:	1c43      	adds	r3, r0, #1
 8009376:	d102      	bne.n	800937e <_lseek_r+0x1e>
 8009378:	682b      	ldr	r3, [r5, #0]
 800937a:	b103      	cbz	r3, 800937e <_lseek_r+0x1e>
 800937c:	6023      	str	r3, [r4, #0]
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	20001fa8 	.word	0x20001fa8

08009384 <_read_r>:
 8009384:	b538      	push	{r3, r4, r5, lr}
 8009386:	4d07      	ldr	r5, [pc, #28]	@ (80093a4 <_read_r+0x20>)
 8009388:	4604      	mov	r4, r0
 800938a:	4608      	mov	r0, r1
 800938c:	4611      	mov	r1, r2
 800938e:	2200      	movs	r2, #0
 8009390:	602a      	str	r2, [r5, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	f7f9 fdf9 	bl	8002f8a <_read>
 8009398:	1c43      	adds	r3, r0, #1
 800939a:	d102      	bne.n	80093a2 <_read_r+0x1e>
 800939c:	682b      	ldr	r3, [r5, #0]
 800939e:	b103      	cbz	r3, 80093a2 <_read_r+0x1e>
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	bd38      	pop	{r3, r4, r5, pc}
 80093a4:	20001fa8 	.word	0x20001fa8

080093a8 <_write_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	4d07      	ldr	r5, [pc, #28]	@ (80093c8 <_write_r+0x20>)
 80093ac:	4604      	mov	r4, r0
 80093ae:	4608      	mov	r0, r1
 80093b0:	4611      	mov	r1, r2
 80093b2:	2200      	movs	r2, #0
 80093b4:	602a      	str	r2, [r5, #0]
 80093b6:	461a      	mov	r2, r3
 80093b8:	f7f9 fe04 	bl	8002fc4 <_write>
 80093bc:	1c43      	adds	r3, r0, #1
 80093be:	d102      	bne.n	80093c6 <_write_r+0x1e>
 80093c0:	682b      	ldr	r3, [r5, #0]
 80093c2:	b103      	cbz	r3, 80093c6 <_write_r+0x1e>
 80093c4:	6023      	str	r3, [r4, #0]
 80093c6:	bd38      	pop	{r3, r4, r5, pc}
 80093c8:	20001fa8 	.word	0x20001fa8

080093cc <__errno>:
 80093cc:	4b01      	ldr	r3, [pc, #4]	@ (80093d4 <__errno+0x8>)
 80093ce:	6818      	ldr	r0, [r3, #0]
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	2000003c 	.word	0x2000003c

080093d8 <__libc_init_array>:
 80093d8:	b570      	push	{r4, r5, r6, lr}
 80093da:	4d0d      	ldr	r5, [pc, #52]	@ (8009410 <__libc_init_array+0x38>)
 80093dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009414 <__libc_init_array+0x3c>)
 80093de:	1b64      	subs	r4, r4, r5
 80093e0:	10a4      	asrs	r4, r4, #2
 80093e2:	2600      	movs	r6, #0
 80093e4:	42a6      	cmp	r6, r4
 80093e6:	d109      	bne.n	80093fc <__libc_init_array+0x24>
 80093e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009418 <__libc_init_array+0x40>)
 80093ea:	4c0c      	ldr	r4, [pc, #48]	@ (800941c <__libc_init_array+0x44>)
 80093ec:	f000 fe5a 	bl	800a0a4 <_init>
 80093f0:	1b64      	subs	r4, r4, r5
 80093f2:	10a4      	asrs	r4, r4, #2
 80093f4:	2600      	movs	r6, #0
 80093f6:	42a6      	cmp	r6, r4
 80093f8:	d105      	bne.n	8009406 <__libc_init_array+0x2e>
 80093fa:	bd70      	pop	{r4, r5, r6, pc}
 80093fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009400:	4798      	blx	r3
 8009402:	3601      	adds	r6, #1
 8009404:	e7ee      	b.n	80093e4 <__libc_init_array+0xc>
 8009406:	f855 3b04 	ldr.w	r3, [r5], #4
 800940a:	4798      	blx	r3
 800940c:	3601      	adds	r6, #1
 800940e:	e7f2      	b.n	80093f6 <__libc_init_array+0x1e>
 8009410:	0802762c 	.word	0x0802762c
 8009414:	0802762c 	.word	0x0802762c
 8009418:	0802762c 	.word	0x0802762c
 800941c:	08027630 	.word	0x08027630

08009420 <__retarget_lock_init_recursive>:
 8009420:	4770      	bx	lr

08009422 <__retarget_lock_acquire_recursive>:
 8009422:	4770      	bx	lr

08009424 <__retarget_lock_release_recursive>:
 8009424:	4770      	bx	lr
	...

08009428 <__assert_func>:
 8009428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800942a:	4614      	mov	r4, r2
 800942c:	461a      	mov	r2, r3
 800942e:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <__assert_func+0x2c>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4605      	mov	r5, r0
 8009434:	68d8      	ldr	r0, [r3, #12]
 8009436:	b14c      	cbz	r4, 800944c <__assert_func+0x24>
 8009438:	4b07      	ldr	r3, [pc, #28]	@ (8009458 <__assert_func+0x30>)
 800943a:	9100      	str	r1, [sp, #0]
 800943c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009440:	4906      	ldr	r1, [pc, #24]	@ (800945c <__assert_func+0x34>)
 8009442:	462b      	mov	r3, r5
 8009444:	f000 f9ba 	bl	80097bc <fiprintf>
 8009448:	f000 f9da 	bl	8009800 <abort>
 800944c:	4b04      	ldr	r3, [pc, #16]	@ (8009460 <__assert_func+0x38>)
 800944e:	461c      	mov	r4, r3
 8009450:	e7f3      	b.n	800943a <__assert_func+0x12>
 8009452:	bf00      	nop
 8009454:	2000003c 	.word	0x2000003c
 8009458:	080275b3 	.word	0x080275b3
 800945c:	080275c0 	.word	0x080275c0
 8009460:	080275ee 	.word	0x080275ee

08009464 <_free_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4605      	mov	r5, r0
 8009468:	2900      	cmp	r1, #0
 800946a:	d041      	beq.n	80094f0 <_free_r+0x8c>
 800946c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009470:	1f0c      	subs	r4, r1, #4
 8009472:	2b00      	cmp	r3, #0
 8009474:	bfb8      	it	lt
 8009476:	18e4      	addlt	r4, r4, r3
 8009478:	f000 f8e8 	bl	800964c <__malloc_lock>
 800947c:	4a1d      	ldr	r2, [pc, #116]	@ (80094f4 <_free_r+0x90>)
 800947e:	6813      	ldr	r3, [r2, #0]
 8009480:	b933      	cbnz	r3, 8009490 <_free_r+0x2c>
 8009482:	6063      	str	r3, [r4, #4]
 8009484:	6014      	str	r4, [r2, #0]
 8009486:	4628      	mov	r0, r5
 8009488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800948c:	f000 b8e4 	b.w	8009658 <__malloc_unlock>
 8009490:	42a3      	cmp	r3, r4
 8009492:	d908      	bls.n	80094a6 <_free_r+0x42>
 8009494:	6820      	ldr	r0, [r4, #0]
 8009496:	1821      	adds	r1, r4, r0
 8009498:	428b      	cmp	r3, r1
 800949a:	bf01      	itttt	eq
 800949c:	6819      	ldreq	r1, [r3, #0]
 800949e:	685b      	ldreq	r3, [r3, #4]
 80094a0:	1809      	addeq	r1, r1, r0
 80094a2:	6021      	streq	r1, [r4, #0]
 80094a4:	e7ed      	b.n	8009482 <_free_r+0x1e>
 80094a6:	461a      	mov	r2, r3
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	b10b      	cbz	r3, 80094b0 <_free_r+0x4c>
 80094ac:	42a3      	cmp	r3, r4
 80094ae:	d9fa      	bls.n	80094a6 <_free_r+0x42>
 80094b0:	6811      	ldr	r1, [r2, #0]
 80094b2:	1850      	adds	r0, r2, r1
 80094b4:	42a0      	cmp	r0, r4
 80094b6:	d10b      	bne.n	80094d0 <_free_r+0x6c>
 80094b8:	6820      	ldr	r0, [r4, #0]
 80094ba:	4401      	add	r1, r0
 80094bc:	1850      	adds	r0, r2, r1
 80094be:	4283      	cmp	r3, r0
 80094c0:	6011      	str	r1, [r2, #0]
 80094c2:	d1e0      	bne.n	8009486 <_free_r+0x22>
 80094c4:	6818      	ldr	r0, [r3, #0]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	6053      	str	r3, [r2, #4]
 80094ca:	4408      	add	r0, r1
 80094cc:	6010      	str	r0, [r2, #0]
 80094ce:	e7da      	b.n	8009486 <_free_r+0x22>
 80094d0:	d902      	bls.n	80094d8 <_free_r+0x74>
 80094d2:	230c      	movs	r3, #12
 80094d4:	602b      	str	r3, [r5, #0]
 80094d6:	e7d6      	b.n	8009486 <_free_r+0x22>
 80094d8:	6820      	ldr	r0, [r4, #0]
 80094da:	1821      	adds	r1, r4, r0
 80094dc:	428b      	cmp	r3, r1
 80094de:	bf04      	itt	eq
 80094e0:	6819      	ldreq	r1, [r3, #0]
 80094e2:	685b      	ldreq	r3, [r3, #4]
 80094e4:	6063      	str	r3, [r4, #4]
 80094e6:	bf04      	itt	eq
 80094e8:	1809      	addeq	r1, r1, r0
 80094ea:	6021      	streq	r1, [r4, #0]
 80094ec:	6054      	str	r4, [r2, #4]
 80094ee:	e7ca      	b.n	8009486 <_free_r+0x22>
 80094f0:	bd38      	pop	{r3, r4, r5, pc}
 80094f2:	bf00      	nop
 80094f4:	20001fb4 	.word	0x20001fb4

080094f8 <malloc>:
 80094f8:	4b02      	ldr	r3, [pc, #8]	@ (8009504 <malloc+0xc>)
 80094fa:	4601      	mov	r1, r0
 80094fc:	6818      	ldr	r0, [r3, #0]
 80094fe:	f000 b825 	b.w	800954c <_malloc_r>
 8009502:	bf00      	nop
 8009504:	2000003c 	.word	0x2000003c

08009508 <sbrk_aligned>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	4e0f      	ldr	r6, [pc, #60]	@ (8009548 <sbrk_aligned+0x40>)
 800950c:	460c      	mov	r4, r1
 800950e:	6831      	ldr	r1, [r6, #0]
 8009510:	4605      	mov	r5, r0
 8009512:	b911      	cbnz	r1, 800951a <sbrk_aligned+0x12>
 8009514:	f000 f964 	bl	80097e0 <_sbrk_r>
 8009518:	6030      	str	r0, [r6, #0]
 800951a:	4621      	mov	r1, r4
 800951c:	4628      	mov	r0, r5
 800951e:	f000 f95f 	bl	80097e0 <_sbrk_r>
 8009522:	1c43      	adds	r3, r0, #1
 8009524:	d103      	bne.n	800952e <sbrk_aligned+0x26>
 8009526:	f04f 34ff 	mov.w	r4, #4294967295
 800952a:	4620      	mov	r0, r4
 800952c:	bd70      	pop	{r4, r5, r6, pc}
 800952e:	1cc4      	adds	r4, r0, #3
 8009530:	f024 0403 	bic.w	r4, r4, #3
 8009534:	42a0      	cmp	r0, r4
 8009536:	d0f8      	beq.n	800952a <sbrk_aligned+0x22>
 8009538:	1a21      	subs	r1, r4, r0
 800953a:	4628      	mov	r0, r5
 800953c:	f000 f950 	bl	80097e0 <_sbrk_r>
 8009540:	3001      	adds	r0, #1
 8009542:	d1f2      	bne.n	800952a <sbrk_aligned+0x22>
 8009544:	e7ef      	b.n	8009526 <sbrk_aligned+0x1e>
 8009546:	bf00      	nop
 8009548:	20001fb0 	.word	0x20001fb0

0800954c <_malloc_r>:
 800954c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009550:	1ccd      	adds	r5, r1, #3
 8009552:	f025 0503 	bic.w	r5, r5, #3
 8009556:	3508      	adds	r5, #8
 8009558:	2d0c      	cmp	r5, #12
 800955a:	bf38      	it	cc
 800955c:	250c      	movcc	r5, #12
 800955e:	2d00      	cmp	r5, #0
 8009560:	4606      	mov	r6, r0
 8009562:	db01      	blt.n	8009568 <_malloc_r+0x1c>
 8009564:	42a9      	cmp	r1, r5
 8009566:	d904      	bls.n	8009572 <_malloc_r+0x26>
 8009568:	230c      	movs	r3, #12
 800956a:	6033      	str	r3, [r6, #0]
 800956c:	2000      	movs	r0, #0
 800956e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009572:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009648 <_malloc_r+0xfc>
 8009576:	f000 f869 	bl	800964c <__malloc_lock>
 800957a:	f8d8 3000 	ldr.w	r3, [r8]
 800957e:	461c      	mov	r4, r3
 8009580:	bb44      	cbnz	r4, 80095d4 <_malloc_r+0x88>
 8009582:	4629      	mov	r1, r5
 8009584:	4630      	mov	r0, r6
 8009586:	f7ff ffbf 	bl	8009508 <sbrk_aligned>
 800958a:	1c43      	adds	r3, r0, #1
 800958c:	4604      	mov	r4, r0
 800958e:	d158      	bne.n	8009642 <_malloc_r+0xf6>
 8009590:	f8d8 4000 	ldr.w	r4, [r8]
 8009594:	4627      	mov	r7, r4
 8009596:	2f00      	cmp	r7, #0
 8009598:	d143      	bne.n	8009622 <_malloc_r+0xd6>
 800959a:	2c00      	cmp	r4, #0
 800959c:	d04b      	beq.n	8009636 <_malloc_r+0xea>
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	4639      	mov	r1, r7
 80095a2:	4630      	mov	r0, r6
 80095a4:	eb04 0903 	add.w	r9, r4, r3
 80095a8:	f000 f91a 	bl	80097e0 <_sbrk_r>
 80095ac:	4581      	cmp	r9, r0
 80095ae:	d142      	bne.n	8009636 <_malloc_r+0xea>
 80095b0:	6821      	ldr	r1, [r4, #0]
 80095b2:	1a6d      	subs	r5, r5, r1
 80095b4:	4629      	mov	r1, r5
 80095b6:	4630      	mov	r0, r6
 80095b8:	f7ff ffa6 	bl	8009508 <sbrk_aligned>
 80095bc:	3001      	adds	r0, #1
 80095be:	d03a      	beq.n	8009636 <_malloc_r+0xea>
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	442b      	add	r3, r5
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	f8d8 3000 	ldr.w	r3, [r8]
 80095ca:	685a      	ldr	r2, [r3, #4]
 80095cc:	bb62      	cbnz	r2, 8009628 <_malloc_r+0xdc>
 80095ce:	f8c8 7000 	str.w	r7, [r8]
 80095d2:	e00f      	b.n	80095f4 <_malloc_r+0xa8>
 80095d4:	6822      	ldr	r2, [r4, #0]
 80095d6:	1b52      	subs	r2, r2, r5
 80095d8:	d420      	bmi.n	800961c <_malloc_r+0xd0>
 80095da:	2a0b      	cmp	r2, #11
 80095dc:	d917      	bls.n	800960e <_malloc_r+0xc2>
 80095de:	1961      	adds	r1, r4, r5
 80095e0:	42a3      	cmp	r3, r4
 80095e2:	6025      	str	r5, [r4, #0]
 80095e4:	bf18      	it	ne
 80095e6:	6059      	strne	r1, [r3, #4]
 80095e8:	6863      	ldr	r3, [r4, #4]
 80095ea:	bf08      	it	eq
 80095ec:	f8c8 1000 	streq.w	r1, [r8]
 80095f0:	5162      	str	r2, [r4, r5]
 80095f2:	604b      	str	r3, [r1, #4]
 80095f4:	4630      	mov	r0, r6
 80095f6:	f000 f82f 	bl	8009658 <__malloc_unlock>
 80095fa:	f104 000b 	add.w	r0, r4, #11
 80095fe:	1d23      	adds	r3, r4, #4
 8009600:	f020 0007 	bic.w	r0, r0, #7
 8009604:	1ac2      	subs	r2, r0, r3
 8009606:	bf1c      	itt	ne
 8009608:	1a1b      	subne	r3, r3, r0
 800960a:	50a3      	strne	r3, [r4, r2]
 800960c:	e7af      	b.n	800956e <_malloc_r+0x22>
 800960e:	6862      	ldr	r2, [r4, #4]
 8009610:	42a3      	cmp	r3, r4
 8009612:	bf0c      	ite	eq
 8009614:	f8c8 2000 	streq.w	r2, [r8]
 8009618:	605a      	strne	r2, [r3, #4]
 800961a:	e7eb      	b.n	80095f4 <_malloc_r+0xa8>
 800961c:	4623      	mov	r3, r4
 800961e:	6864      	ldr	r4, [r4, #4]
 8009620:	e7ae      	b.n	8009580 <_malloc_r+0x34>
 8009622:	463c      	mov	r4, r7
 8009624:	687f      	ldr	r7, [r7, #4]
 8009626:	e7b6      	b.n	8009596 <_malloc_r+0x4a>
 8009628:	461a      	mov	r2, r3
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	42a3      	cmp	r3, r4
 800962e:	d1fb      	bne.n	8009628 <_malloc_r+0xdc>
 8009630:	2300      	movs	r3, #0
 8009632:	6053      	str	r3, [r2, #4]
 8009634:	e7de      	b.n	80095f4 <_malloc_r+0xa8>
 8009636:	230c      	movs	r3, #12
 8009638:	6033      	str	r3, [r6, #0]
 800963a:	4630      	mov	r0, r6
 800963c:	f000 f80c 	bl	8009658 <__malloc_unlock>
 8009640:	e794      	b.n	800956c <_malloc_r+0x20>
 8009642:	6005      	str	r5, [r0, #0]
 8009644:	e7d6      	b.n	80095f4 <_malloc_r+0xa8>
 8009646:	bf00      	nop
 8009648:	20001fb4 	.word	0x20001fb4

0800964c <__malloc_lock>:
 800964c:	4801      	ldr	r0, [pc, #4]	@ (8009654 <__malloc_lock+0x8>)
 800964e:	f7ff bee8 	b.w	8009422 <__retarget_lock_acquire_recursive>
 8009652:	bf00      	nop
 8009654:	20001fac 	.word	0x20001fac

08009658 <__malloc_unlock>:
 8009658:	4801      	ldr	r0, [pc, #4]	@ (8009660 <__malloc_unlock+0x8>)
 800965a:	f7ff bee3 	b.w	8009424 <__retarget_lock_release_recursive>
 800965e:	bf00      	nop
 8009660:	20001fac 	.word	0x20001fac

08009664 <__sflush_r>:
 8009664:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800966c:	0716      	lsls	r6, r2, #28
 800966e:	4605      	mov	r5, r0
 8009670:	460c      	mov	r4, r1
 8009672:	d454      	bmi.n	800971e <__sflush_r+0xba>
 8009674:	684b      	ldr	r3, [r1, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	dc02      	bgt.n	8009680 <__sflush_r+0x1c>
 800967a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800967c:	2b00      	cmp	r3, #0
 800967e:	dd48      	ble.n	8009712 <__sflush_r+0xae>
 8009680:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009682:	2e00      	cmp	r6, #0
 8009684:	d045      	beq.n	8009712 <__sflush_r+0xae>
 8009686:	2300      	movs	r3, #0
 8009688:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800968c:	682f      	ldr	r7, [r5, #0]
 800968e:	6a21      	ldr	r1, [r4, #32]
 8009690:	602b      	str	r3, [r5, #0]
 8009692:	d030      	beq.n	80096f6 <__sflush_r+0x92>
 8009694:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009696:	89a3      	ldrh	r3, [r4, #12]
 8009698:	0759      	lsls	r1, r3, #29
 800969a:	d505      	bpl.n	80096a8 <__sflush_r+0x44>
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	1ad2      	subs	r2, r2, r3
 80096a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096a2:	b10b      	cbz	r3, 80096a8 <__sflush_r+0x44>
 80096a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096a6:	1ad2      	subs	r2, r2, r3
 80096a8:	2300      	movs	r3, #0
 80096aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096ac:	6a21      	ldr	r1, [r4, #32]
 80096ae:	4628      	mov	r0, r5
 80096b0:	47b0      	blx	r6
 80096b2:	1c43      	adds	r3, r0, #1
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	d106      	bne.n	80096c6 <__sflush_r+0x62>
 80096b8:	6829      	ldr	r1, [r5, #0]
 80096ba:	291d      	cmp	r1, #29
 80096bc:	d82b      	bhi.n	8009716 <__sflush_r+0xb2>
 80096be:	4a2a      	ldr	r2, [pc, #168]	@ (8009768 <__sflush_r+0x104>)
 80096c0:	40ca      	lsrs	r2, r1
 80096c2:	07d6      	lsls	r6, r2, #31
 80096c4:	d527      	bpl.n	8009716 <__sflush_r+0xb2>
 80096c6:	2200      	movs	r2, #0
 80096c8:	6062      	str	r2, [r4, #4]
 80096ca:	04d9      	lsls	r1, r3, #19
 80096cc:	6922      	ldr	r2, [r4, #16]
 80096ce:	6022      	str	r2, [r4, #0]
 80096d0:	d504      	bpl.n	80096dc <__sflush_r+0x78>
 80096d2:	1c42      	adds	r2, r0, #1
 80096d4:	d101      	bne.n	80096da <__sflush_r+0x76>
 80096d6:	682b      	ldr	r3, [r5, #0]
 80096d8:	b903      	cbnz	r3, 80096dc <__sflush_r+0x78>
 80096da:	6560      	str	r0, [r4, #84]	@ 0x54
 80096dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096de:	602f      	str	r7, [r5, #0]
 80096e0:	b1b9      	cbz	r1, 8009712 <__sflush_r+0xae>
 80096e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096e6:	4299      	cmp	r1, r3
 80096e8:	d002      	beq.n	80096f0 <__sflush_r+0x8c>
 80096ea:	4628      	mov	r0, r5
 80096ec:	f7ff feba 	bl	8009464 <_free_r>
 80096f0:	2300      	movs	r3, #0
 80096f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80096f4:	e00d      	b.n	8009712 <__sflush_r+0xae>
 80096f6:	2301      	movs	r3, #1
 80096f8:	4628      	mov	r0, r5
 80096fa:	47b0      	blx	r6
 80096fc:	4602      	mov	r2, r0
 80096fe:	1c50      	adds	r0, r2, #1
 8009700:	d1c9      	bne.n	8009696 <__sflush_r+0x32>
 8009702:	682b      	ldr	r3, [r5, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d0c6      	beq.n	8009696 <__sflush_r+0x32>
 8009708:	2b1d      	cmp	r3, #29
 800970a:	d001      	beq.n	8009710 <__sflush_r+0xac>
 800970c:	2b16      	cmp	r3, #22
 800970e:	d11e      	bne.n	800974e <__sflush_r+0xea>
 8009710:	602f      	str	r7, [r5, #0]
 8009712:	2000      	movs	r0, #0
 8009714:	e022      	b.n	800975c <__sflush_r+0xf8>
 8009716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800971a:	b21b      	sxth	r3, r3
 800971c:	e01b      	b.n	8009756 <__sflush_r+0xf2>
 800971e:	690f      	ldr	r7, [r1, #16]
 8009720:	2f00      	cmp	r7, #0
 8009722:	d0f6      	beq.n	8009712 <__sflush_r+0xae>
 8009724:	0793      	lsls	r3, r2, #30
 8009726:	680e      	ldr	r6, [r1, #0]
 8009728:	bf08      	it	eq
 800972a:	694b      	ldreq	r3, [r1, #20]
 800972c:	600f      	str	r7, [r1, #0]
 800972e:	bf18      	it	ne
 8009730:	2300      	movne	r3, #0
 8009732:	eba6 0807 	sub.w	r8, r6, r7
 8009736:	608b      	str	r3, [r1, #8]
 8009738:	f1b8 0f00 	cmp.w	r8, #0
 800973c:	dde9      	ble.n	8009712 <__sflush_r+0xae>
 800973e:	6a21      	ldr	r1, [r4, #32]
 8009740:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009742:	4643      	mov	r3, r8
 8009744:	463a      	mov	r2, r7
 8009746:	4628      	mov	r0, r5
 8009748:	47b0      	blx	r6
 800974a:	2800      	cmp	r0, #0
 800974c:	dc08      	bgt.n	8009760 <__sflush_r+0xfc>
 800974e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	f04f 30ff 	mov.w	r0, #4294967295
 800975c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009760:	4407      	add	r7, r0
 8009762:	eba8 0800 	sub.w	r8, r8, r0
 8009766:	e7e7      	b.n	8009738 <__sflush_r+0xd4>
 8009768:	20400001 	.word	0x20400001

0800976c <_fflush_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	690b      	ldr	r3, [r1, #16]
 8009770:	4605      	mov	r5, r0
 8009772:	460c      	mov	r4, r1
 8009774:	b913      	cbnz	r3, 800977c <_fflush_r+0x10>
 8009776:	2500      	movs	r5, #0
 8009778:	4628      	mov	r0, r5
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	b118      	cbz	r0, 8009786 <_fflush_r+0x1a>
 800977e:	6a03      	ldr	r3, [r0, #32]
 8009780:	b90b      	cbnz	r3, 8009786 <_fflush_r+0x1a>
 8009782:	f7ff fd5b 	bl	800923c <__sinit>
 8009786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d0f3      	beq.n	8009776 <_fflush_r+0xa>
 800978e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009790:	07d0      	lsls	r0, r2, #31
 8009792:	d404      	bmi.n	800979e <_fflush_r+0x32>
 8009794:	0599      	lsls	r1, r3, #22
 8009796:	d402      	bmi.n	800979e <_fflush_r+0x32>
 8009798:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800979a:	f7ff fe42 	bl	8009422 <__retarget_lock_acquire_recursive>
 800979e:	4628      	mov	r0, r5
 80097a0:	4621      	mov	r1, r4
 80097a2:	f7ff ff5f 	bl	8009664 <__sflush_r>
 80097a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097a8:	07da      	lsls	r2, r3, #31
 80097aa:	4605      	mov	r5, r0
 80097ac:	d4e4      	bmi.n	8009778 <_fflush_r+0xc>
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	059b      	lsls	r3, r3, #22
 80097b2:	d4e1      	bmi.n	8009778 <_fflush_r+0xc>
 80097b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097b6:	f7ff fe35 	bl	8009424 <__retarget_lock_release_recursive>
 80097ba:	e7dd      	b.n	8009778 <_fflush_r+0xc>

080097bc <fiprintf>:
 80097bc:	b40e      	push	{r1, r2, r3}
 80097be:	b503      	push	{r0, r1, lr}
 80097c0:	4601      	mov	r1, r0
 80097c2:	ab03      	add	r3, sp, #12
 80097c4:	4805      	ldr	r0, [pc, #20]	@ (80097dc <fiprintf+0x20>)
 80097c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80097ca:	6800      	ldr	r0, [r0, #0]
 80097cc:	9301      	str	r3, [sp, #4]
 80097ce:	f000 f847 	bl	8009860 <_vfiprintf_r>
 80097d2:	b002      	add	sp, #8
 80097d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097d8:	b003      	add	sp, #12
 80097da:	4770      	bx	lr
 80097dc:	2000003c 	.word	0x2000003c

080097e0 <_sbrk_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d06      	ldr	r5, [pc, #24]	@ (80097fc <_sbrk_r+0x1c>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7f9 fc3a 	bl	8003064 <_sbrk>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d102      	bne.n	80097fa <_sbrk_r+0x1a>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	b103      	cbz	r3, 80097fa <_sbrk_r+0x1a>
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	20001fa8 	.word	0x20001fa8

08009800 <abort>:
 8009800:	b508      	push	{r3, lr}
 8009802:	2006      	movs	r0, #6
 8009804:	f000 fb8c 	bl	8009f20 <raise>
 8009808:	2001      	movs	r0, #1
 800980a:	f7f9 fbb3 	bl	8002f74 <_exit>

0800980e <__sfputc_r>:
 800980e:	6893      	ldr	r3, [r2, #8]
 8009810:	3b01      	subs	r3, #1
 8009812:	2b00      	cmp	r3, #0
 8009814:	b410      	push	{r4}
 8009816:	6093      	str	r3, [r2, #8]
 8009818:	da08      	bge.n	800982c <__sfputc_r+0x1e>
 800981a:	6994      	ldr	r4, [r2, #24]
 800981c:	42a3      	cmp	r3, r4
 800981e:	db01      	blt.n	8009824 <__sfputc_r+0x16>
 8009820:	290a      	cmp	r1, #10
 8009822:	d103      	bne.n	800982c <__sfputc_r+0x1e>
 8009824:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009828:	f000 babe 	b.w	8009da8 <__swbuf_r>
 800982c:	6813      	ldr	r3, [r2, #0]
 800982e:	1c58      	adds	r0, r3, #1
 8009830:	6010      	str	r0, [r2, #0]
 8009832:	7019      	strb	r1, [r3, #0]
 8009834:	4608      	mov	r0, r1
 8009836:	f85d 4b04 	ldr.w	r4, [sp], #4
 800983a:	4770      	bx	lr

0800983c <__sfputs_r>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	4606      	mov	r6, r0
 8009840:	460f      	mov	r7, r1
 8009842:	4614      	mov	r4, r2
 8009844:	18d5      	adds	r5, r2, r3
 8009846:	42ac      	cmp	r4, r5
 8009848:	d101      	bne.n	800984e <__sfputs_r+0x12>
 800984a:	2000      	movs	r0, #0
 800984c:	e007      	b.n	800985e <__sfputs_r+0x22>
 800984e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009852:	463a      	mov	r2, r7
 8009854:	4630      	mov	r0, r6
 8009856:	f7ff ffda 	bl	800980e <__sfputc_r>
 800985a:	1c43      	adds	r3, r0, #1
 800985c:	d1f3      	bne.n	8009846 <__sfputs_r+0xa>
 800985e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009860 <_vfiprintf_r>:
 8009860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009864:	460d      	mov	r5, r1
 8009866:	b09d      	sub	sp, #116	@ 0x74
 8009868:	4614      	mov	r4, r2
 800986a:	4698      	mov	r8, r3
 800986c:	4606      	mov	r6, r0
 800986e:	b118      	cbz	r0, 8009878 <_vfiprintf_r+0x18>
 8009870:	6a03      	ldr	r3, [r0, #32]
 8009872:	b90b      	cbnz	r3, 8009878 <_vfiprintf_r+0x18>
 8009874:	f7ff fce2 	bl	800923c <__sinit>
 8009878:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800987a:	07d9      	lsls	r1, r3, #31
 800987c:	d405      	bmi.n	800988a <_vfiprintf_r+0x2a>
 800987e:	89ab      	ldrh	r3, [r5, #12]
 8009880:	059a      	lsls	r2, r3, #22
 8009882:	d402      	bmi.n	800988a <_vfiprintf_r+0x2a>
 8009884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009886:	f7ff fdcc 	bl	8009422 <__retarget_lock_acquire_recursive>
 800988a:	89ab      	ldrh	r3, [r5, #12]
 800988c:	071b      	lsls	r3, r3, #28
 800988e:	d501      	bpl.n	8009894 <_vfiprintf_r+0x34>
 8009890:	692b      	ldr	r3, [r5, #16]
 8009892:	b99b      	cbnz	r3, 80098bc <_vfiprintf_r+0x5c>
 8009894:	4629      	mov	r1, r5
 8009896:	4630      	mov	r0, r6
 8009898:	f000 fac4 	bl	8009e24 <__swsetup_r>
 800989c:	b170      	cbz	r0, 80098bc <_vfiprintf_r+0x5c>
 800989e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098a0:	07dc      	lsls	r4, r3, #31
 80098a2:	d504      	bpl.n	80098ae <_vfiprintf_r+0x4e>
 80098a4:	f04f 30ff 	mov.w	r0, #4294967295
 80098a8:	b01d      	add	sp, #116	@ 0x74
 80098aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ae:	89ab      	ldrh	r3, [r5, #12]
 80098b0:	0598      	lsls	r0, r3, #22
 80098b2:	d4f7      	bmi.n	80098a4 <_vfiprintf_r+0x44>
 80098b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098b6:	f7ff fdb5 	bl	8009424 <__retarget_lock_release_recursive>
 80098ba:	e7f3      	b.n	80098a4 <_vfiprintf_r+0x44>
 80098bc:	2300      	movs	r3, #0
 80098be:	9309      	str	r3, [sp, #36]	@ 0x24
 80098c0:	2320      	movs	r3, #32
 80098c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80098ca:	2330      	movs	r3, #48	@ 0x30
 80098cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a7c <_vfiprintf_r+0x21c>
 80098d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098d4:	f04f 0901 	mov.w	r9, #1
 80098d8:	4623      	mov	r3, r4
 80098da:	469a      	mov	sl, r3
 80098dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098e0:	b10a      	cbz	r2, 80098e6 <_vfiprintf_r+0x86>
 80098e2:	2a25      	cmp	r2, #37	@ 0x25
 80098e4:	d1f9      	bne.n	80098da <_vfiprintf_r+0x7a>
 80098e6:	ebba 0b04 	subs.w	fp, sl, r4
 80098ea:	d00b      	beq.n	8009904 <_vfiprintf_r+0xa4>
 80098ec:	465b      	mov	r3, fp
 80098ee:	4622      	mov	r2, r4
 80098f0:	4629      	mov	r1, r5
 80098f2:	4630      	mov	r0, r6
 80098f4:	f7ff ffa2 	bl	800983c <__sfputs_r>
 80098f8:	3001      	adds	r0, #1
 80098fa:	f000 80a7 	beq.w	8009a4c <_vfiprintf_r+0x1ec>
 80098fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009900:	445a      	add	r2, fp
 8009902:	9209      	str	r2, [sp, #36]	@ 0x24
 8009904:	f89a 3000 	ldrb.w	r3, [sl]
 8009908:	2b00      	cmp	r3, #0
 800990a:	f000 809f 	beq.w	8009a4c <_vfiprintf_r+0x1ec>
 800990e:	2300      	movs	r3, #0
 8009910:	f04f 32ff 	mov.w	r2, #4294967295
 8009914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009918:	f10a 0a01 	add.w	sl, sl, #1
 800991c:	9304      	str	r3, [sp, #16]
 800991e:	9307      	str	r3, [sp, #28]
 8009920:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009924:	931a      	str	r3, [sp, #104]	@ 0x68
 8009926:	4654      	mov	r4, sl
 8009928:	2205      	movs	r2, #5
 800992a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800992e:	4853      	ldr	r0, [pc, #332]	@ (8009a7c <_vfiprintf_r+0x21c>)
 8009930:	f7f6 fc4e 	bl	80001d0 <memchr>
 8009934:	9a04      	ldr	r2, [sp, #16]
 8009936:	b9d8      	cbnz	r0, 8009970 <_vfiprintf_r+0x110>
 8009938:	06d1      	lsls	r1, r2, #27
 800993a:	bf44      	itt	mi
 800993c:	2320      	movmi	r3, #32
 800993e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009942:	0713      	lsls	r3, r2, #28
 8009944:	bf44      	itt	mi
 8009946:	232b      	movmi	r3, #43	@ 0x2b
 8009948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800994c:	f89a 3000 	ldrb.w	r3, [sl]
 8009950:	2b2a      	cmp	r3, #42	@ 0x2a
 8009952:	d015      	beq.n	8009980 <_vfiprintf_r+0x120>
 8009954:	9a07      	ldr	r2, [sp, #28]
 8009956:	4654      	mov	r4, sl
 8009958:	2000      	movs	r0, #0
 800995a:	f04f 0c0a 	mov.w	ip, #10
 800995e:	4621      	mov	r1, r4
 8009960:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009964:	3b30      	subs	r3, #48	@ 0x30
 8009966:	2b09      	cmp	r3, #9
 8009968:	d94b      	bls.n	8009a02 <_vfiprintf_r+0x1a2>
 800996a:	b1b0      	cbz	r0, 800999a <_vfiprintf_r+0x13a>
 800996c:	9207      	str	r2, [sp, #28]
 800996e:	e014      	b.n	800999a <_vfiprintf_r+0x13a>
 8009970:	eba0 0308 	sub.w	r3, r0, r8
 8009974:	fa09 f303 	lsl.w	r3, r9, r3
 8009978:	4313      	orrs	r3, r2
 800997a:	9304      	str	r3, [sp, #16]
 800997c:	46a2      	mov	sl, r4
 800997e:	e7d2      	b.n	8009926 <_vfiprintf_r+0xc6>
 8009980:	9b03      	ldr	r3, [sp, #12]
 8009982:	1d19      	adds	r1, r3, #4
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	9103      	str	r1, [sp, #12]
 8009988:	2b00      	cmp	r3, #0
 800998a:	bfbb      	ittet	lt
 800998c:	425b      	neglt	r3, r3
 800998e:	f042 0202 	orrlt.w	r2, r2, #2
 8009992:	9307      	strge	r3, [sp, #28]
 8009994:	9307      	strlt	r3, [sp, #28]
 8009996:	bfb8      	it	lt
 8009998:	9204      	strlt	r2, [sp, #16]
 800999a:	7823      	ldrb	r3, [r4, #0]
 800999c:	2b2e      	cmp	r3, #46	@ 0x2e
 800999e:	d10a      	bne.n	80099b6 <_vfiprintf_r+0x156>
 80099a0:	7863      	ldrb	r3, [r4, #1]
 80099a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80099a4:	d132      	bne.n	8009a0c <_vfiprintf_r+0x1ac>
 80099a6:	9b03      	ldr	r3, [sp, #12]
 80099a8:	1d1a      	adds	r2, r3, #4
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	9203      	str	r2, [sp, #12]
 80099ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099b2:	3402      	adds	r4, #2
 80099b4:	9305      	str	r3, [sp, #20]
 80099b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a8c <_vfiprintf_r+0x22c>
 80099ba:	7821      	ldrb	r1, [r4, #0]
 80099bc:	2203      	movs	r2, #3
 80099be:	4650      	mov	r0, sl
 80099c0:	f7f6 fc06 	bl	80001d0 <memchr>
 80099c4:	b138      	cbz	r0, 80099d6 <_vfiprintf_r+0x176>
 80099c6:	9b04      	ldr	r3, [sp, #16]
 80099c8:	eba0 000a 	sub.w	r0, r0, sl
 80099cc:	2240      	movs	r2, #64	@ 0x40
 80099ce:	4082      	lsls	r2, r0
 80099d0:	4313      	orrs	r3, r2
 80099d2:	3401      	adds	r4, #1
 80099d4:	9304      	str	r3, [sp, #16]
 80099d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099da:	4829      	ldr	r0, [pc, #164]	@ (8009a80 <_vfiprintf_r+0x220>)
 80099dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099e0:	2206      	movs	r2, #6
 80099e2:	f7f6 fbf5 	bl	80001d0 <memchr>
 80099e6:	2800      	cmp	r0, #0
 80099e8:	d03f      	beq.n	8009a6a <_vfiprintf_r+0x20a>
 80099ea:	4b26      	ldr	r3, [pc, #152]	@ (8009a84 <_vfiprintf_r+0x224>)
 80099ec:	bb1b      	cbnz	r3, 8009a36 <_vfiprintf_r+0x1d6>
 80099ee:	9b03      	ldr	r3, [sp, #12]
 80099f0:	3307      	adds	r3, #7
 80099f2:	f023 0307 	bic.w	r3, r3, #7
 80099f6:	3308      	adds	r3, #8
 80099f8:	9303      	str	r3, [sp, #12]
 80099fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099fc:	443b      	add	r3, r7
 80099fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a00:	e76a      	b.n	80098d8 <_vfiprintf_r+0x78>
 8009a02:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a06:	460c      	mov	r4, r1
 8009a08:	2001      	movs	r0, #1
 8009a0a:	e7a8      	b.n	800995e <_vfiprintf_r+0xfe>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	3401      	adds	r4, #1
 8009a10:	9305      	str	r3, [sp, #20]
 8009a12:	4619      	mov	r1, r3
 8009a14:	f04f 0c0a 	mov.w	ip, #10
 8009a18:	4620      	mov	r0, r4
 8009a1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a1e:	3a30      	subs	r2, #48	@ 0x30
 8009a20:	2a09      	cmp	r2, #9
 8009a22:	d903      	bls.n	8009a2c <_vfiprintf_r+0x1cc>
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d0c6      	beq.n	80099b6 <_vfiprintf_r+0x156>
 8009a28:	9105      	str	r1, [sp, #20]
 8009a2a:	e7c4      	b.n	80099b6 <_vfiprintf_r+0x156>
 8009a2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a30:	4604      	mov	r4, r0
 8009a32:	2301      	movs	r3, #1
 8009a34:	e7f0      	b.n	8009a18 <_vfiprintf_r+0x1b8>
 8009a36:	ab03      	add	r3, sp, #12
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	462a      	mov	r2, r5
 8009a3c:	4b12      	ldr	r3, [pc, #72]	@ (8009a88 <_vfiprintf_r+0x228>)
 8009a3e:	a904      	add	r1, sp, #16
 8009a40:	4630      	mov	r0, r6
 8009a42:	f3af 8000 	nop.w
 8009a46:	4607      	mov	r7, r0
 8009a48:	1c78      	adds	r0, r7, #1
 8009a4a:	d1d6      	bne.n	80099fa <_vfiprintf_r+0x19a>
 8009a4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a4e:	07d9      	lsls	r1, r3, #31
 8009a50:	d405      	bmi.n	8009a5e <_vfiprintf_r+0x1fe>
 8009a52:	89ab      	ldrh	r3, [r5, #12]
 8009a54:	059a      	lsls	r2, r3, #22
 8009a56:	d402      	bmi.n	8009a5e <_vfiprintf_r+0x1fe>
 8009a58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a5a:	f7ff fce3 	bl	8009424 <__retarget_lock_release_recursive>
 8009a5e:	89ab      	ldrh	r3, [r5, #12]
 8009a60:	065b      	lsls	r3, r3, #25
 8009a62:	f53f af1f 	bmi.w	80098a4 <_vfiprintf_r+0x44>
 8009a66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a68:	e71e      	b.n	80098a8 <_vfiprintf_r+0x48>
 8009a6a:	ab03      	add	r3, sp, #12
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	462a      	mov	r2, r5
 8009a70:	4b05      	ldr	r3, [pc, #20]	@ (8009a88 <_vfiprintf_r+0x228>)
 8009a72:	a904      	add	r1, sp, #16
 8009a74:	4630      	mov	r0, r6
 8009a76:	f000 f879 	bl	8009b6c <_printf_i>
 8009a7a:	e7e4      	b.n	8009a46 <_vfiprintf_r+0x1e6>
 8009a7c:	080275ef 	.word	0x080275ef
 8009a80:	080275f9 	.word	0x080275f9
 8009a84:	00000000 	.word	0x00000000
 8009a88:	0800983d 	.word	0x0800983d
 8009a8c:	080275f5 	.word	0x080275f5

08009a90 <_printf_common>:
 8009a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a94:	4616      	mov	r6, r2
 8009a96:	4698      	mov	r8, r3
 8009a98:	688a      	ldr	r2, [r1, #8]
 8009a9a:	690b      	ldr	r3, [r1, #16]
 8009a9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	bfb8      	it	lt
 8009aa4:	4613      	movlt	r3, r2
 8009aa6:	6033      	str	r3, [r6, #0]
 8009aa8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009aac:	4607      	mov	r7, r0
 8009aae:	460c      	mov	r4, r1
 8009ab0:	b10a      	cbz	r2, 8009ab6 <_printf_common+0x26>
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	6033      	str	r3, [r6, #0]
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	0699      	lsls	r1, r3, #26
 8009aba:	bf42      	ittt	mi
 8009abc:	6833      	ldrmi	r3, [r6, #0]
 8009abe:	3302      	addmi	r3, #2
 8009ac0:	6033      	strmi	r3, [r6, #0]
 8009ac2:	6825      	ldr	r5, [r4, #0]
 8009ac4:	f015 0506 	ands.w	r5, r5, #6
 8009ac8:	d106      	bne.n	8009ad8 <_printf_common+0x48>
 8009aca:	f104 0a19 	add.w	sl, r4, #25
 8009ace:	68e3      	ldr	r3, [r4, #12]
 8009ad0:	6832      	ldr	r2, [r6, #0]
 8009ad2:	1a9b      	subs	r3, r3, r2
 8009ad4:	42ab      	cmp	r3, r5
 8009ad6:	dc26      	bgt.n	8009b26 <_printf_common+0x96>
 8009ad8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009adc:	6822      	ldr	r2, [r4, #0]
 8009ade:	3b00      	subs	r3, #0
 8009ae0:	bf18      	it	ne
 8009ae2:	2301      	movne	r3, #1
 8009ae4:	0692      	lsls	r2, r2, #26
 8009ae6:	d42b      	bmi.n	8009b40 <_printf_common+0xb0>
 8009ae8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009aec:	4641      	mov	r1, r8
 8009aee:	4638      	mov	r0, r7
 8009af0:	47c8      	blx	r9
 8009af2:	3001      	adds	r0, #1
 8009af4:	d01e      	beq.n	8009b34 <_printf_common+0xa4>
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	6922      	ldr	r2, [r4, #16]
 8009afa:	f003 0306 	and.w	r3, r3, #6
 8009afe:	2b04      	cmp	r3, #4
 8009b00:	bf02      	ittt	eq
 8009b02:	68e5      	ldreq	r5, [r4, #12]
 8009b04:	6833      	ldreq	r3, [r6, #0]
 8009b06:	1aed      	subeq	r5, r5, r3
 8009b08:	68a3      	ldr	r3, [r4, #8]
 8009b0a:	bf0c      	ite	eq
 8009b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b10:	2500      	movne	r5, #0
 8009b12:	4293      	cmp	r3, r2
 8009b14:	bfc4      	itt	gt
 8009b16:	1a9b      	subgt	r3, r3, r2
 8009b18:	18ed      	addgt	r5, r5, r3
 8009b1a:	2600      	movs	r6, #0
 8009b1c:	341a      	adds	r4, #26
 8009b1e:	42b5      	cmp	r5, r6
 8009b20:	d11a      	bne.n	8009b58 <_printf_common+0xc8>
 8009b22:	2000      	movs	r0, #0
 8009b24:	e008      	b.n	8009b38 <_printf_common+0xa8>
 8009b26:	2301      	movs	r3, #1
 8009b28:	4652      	mov	r2, sl
 8009b2a:	4641      	mov	r1, r8
 8009b2c:	4638      	mov	r0, r7
 8009b2e:	47c8      	blx	r9
 8009b30:	3001      	adds	r0, #1
 8009b32:	d103      	bne.n	8009b3c <_printf_common+0xac>
 8009b34:	f04f 30ff 	mov.w	r0, #4294967295
 8009b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b3c:	3501      	adds	r5, #1
 8009b3e:	e7c6      	b.n	8009ace <_printf_common+0x3e>
 8009b40:	18e1      	adds	r1, r4, r3
 8009b42:	1c5a      	adds	r2, r3, #1
 8009b44:	2030      	movs	r0, #48	@ 0x30
 8009b46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009b4a:	4422      	add	r2, r4
 8009b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b54:	3302      	adds	r3, #2
 8009b56:	e7c7      	b.n	8009ae8 <_printf_common+0x58>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	4622      	mov	r2, r4
 8009b5c:	4641      	mov	r1, r8
 8009b5e:	4638      	mov	r0, r7
 8009b60:	47c8      	blx	r9
 8009b62:	3001      	adds	r0, #1
 8009b64:	d0e6      	beq.n	8009b34 <_printf_common+0xa4>
 8009b66:	3601      	adds	r6, #1
 8009b68:	e7d9      	b.n	8009b1e <_printf_common+0x8e>
	...

08009b6c <_printf_i>:
 8009b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b70:	7e0f      	ldrb	r7, [r1, #24]
 8009b72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b74:	2f78      	cmp	r7, #120	@ 0x78
 8009b76:	4691      	mov	r9, r2
 8009b78:	4680      	mov	r8, r0
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	469a      	mov	sl, r3
 8009b7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b82:	d807      	bhi.n	8009b94 <_printf_i+0x28>
 8009b84:	2f62      	cmp	r7, #98	@ 0x62
 8009b86:	d80a      	bhi.n	8009b9e <_printf_i+0x32>
 8009b88:	2f00      	cmp	r7, #0
 8009b8a:	f000 80d1 	beq.w	8009d30 <_printf_i+0x1c4>
 8009b8e:	2f58      	cmp	r7, #88	@ 0x58
 8009b90:	f000 80b8 	beq.w	8009d04 <_printf_i+0x198>
 8009b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b9c:	e03a      	b.n	8009c14 <_printf_i+0xa8>
 8009b9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009ba2:	2b15      	cmp	r3, #21
 8009ba4:	d8f6      	bhi.n	8009b94 <_printf_i+0x28>
 8009ba6:	a101      	add	r1, pc, #4	@ (adr r1, 8009bac <_printf_i+0x40>)
 8009ba8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009bac:	08009c05 	.word	0x08009c05
 8009bb0:	08009c19 	.word	0x08009c19
 8009bb4:	08009b95 	.word	0x08009b95
 8009bb8:	08009b95 	.word	0x08009b95
 8009bbc:	08009b95 	.word	0x08009b95
 8009bc0:	08009b95 	.word	0x08009b95
 8009bc4:	08009c19 	.word	0x08009c19
 8009bc8:	08009b95 	.word	0x08009b95
 8009bcc:	08009b95 	.word	0x08009b95
 8009bd0:	08009b95 	.word	0x08009b95
 8009bd4:	08009b95 	.word	0x08009b95
 8009bd8:	08009d17 	.word	0x08009d17
 8009bdc:	08009c43 	.word	0x08009c43
 8009be0:	08009cd1 	.word	0x08009cd1
 8009be4:	08009b95 	.word	0x08009b95
 8009be8:	08009b95 	.word	0x08009b95
 8009bec:	08009d39 	.word	0x08009d39
 8009bf0:	08009b95 	.word	0x08009b95
 8009bf4:	08009c43 	.word	0x08009c43
 8009bf8:	08009b95 	.word	0x08009b95
 8009bfc:	08009b95 	.word	0x08009b95
 8009c00:	08009cd9 	.word	0x08009cd9
 8009c04:	6833      	ldr	r3, [r6, #0]
 8009c06:	1d1a      	adds	r2, r3, #4
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6032      	str	r2, [r6, #0]
 8009c0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c14:	2301      	movs	r3, #1
 8009c16:	e09c      	b.n	8009d52 <_printf_i+0x1e6>
 8009c18:	6833      	ldr	r3, [r6, #0]
 8009c1a:	6820      	ldr	r0, [r4, #0]
 8009c1c:	1d19      	adds	r1, r3, #4
 8009c1e:	6031      	str	r1, [r6, #0]
 8009c20:	0606      	lsls	r6, r0, #24
 8009c22:	d501      	bpl.n	8009c28 <_printf_i+0xbc>
 8009c24:	681d      	ldr	r5, [r3, #0]
 8009c26:	e003      	b.n	8009c30 <_printf_i+0xc4>
 8009c28:	0645      	lsls	r5, r0, #25
 8009c2a:	d5fb      	bpl.n	8009c24 <_printf_i+0xb8>
 8009c2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009c30:	2d00      	cmp	r5, #0
 8009c32:	da03      	bge.n	8009c3c <_printf_i+0xd0>
 8009c34:	232d      	movs	r3, #45	@ 0x2d
 8009c36:	426d      	negs	r5, r5
 8009c38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c3c:	4858      	ldr	r0, [pc, #352]	@ (8009da0 <_printf_i+0x234>)
 8009c3e:	230a      	movs	r3, #10
 8009c40:	e011      	b.n	8009c66 <_printf_i+0xfa>
 8009c42:	6821      	ldr	r1, [r4, #0]
 8009c44:	6833      	ldr	r3, [r6, #0]
 8009c46:	0608      	lsls	r0, r1, #24
 8009c48:	f853 5b04 	ldr.w	r5, [r3], #4
 8009c4c:	d402      	bmi.n	8009c54 <_printf_i+0xe8>
 8009c4e:	0649      	lsls	r1, r1, #25
 8009c50:	bf48      	it	mi
 8009c52:	b2ad      	uxthmi	r5, r5
 8009c54:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c56:	4852      	ldr	r0, [pc, #328]	@ (8009da0 <_printf_i+0x234>)
 8009c58:	6033      	str	r3, [r6, #0]
 8009c5a:	bf14      	ite	ne
 8009c5c:	230a      	movne	r3, #10
 8009c5e:	2308      	moveq	r3, #8
 8009c60:	2100      	movs	r1, #0
 8009c62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c66:	6866      	ldr	r6, [r4, #4]
 8009c68:	60a6      	str	r6, [r4, #8]
 8009c6a:	2e00      	cmp	r6, #0
 8009c6c:	db05      	blt.n	8009c7a <_printf_i+0x10e>
 8009c6e:	6821      	ldr	r1, [r4, #0]
 8009c70:	432e      	orrs	r6, r5
 8009c72:	f021 0104 	bic.w	r1, r1, #4
 8009c76:	6021      	str	r1, [r4, #0]
 8009c78:	d04b      	beq.n	8009d12 <_printf_i+0x1a6>
 8009c7a:	4616      	mov	r6, r2
 8009c7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c80:	fb03 5711 	mls	r7, r3, r1, r5
 8009c84:	5dc7      	ldrb	r7, [r0, r7]
 8009c86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c8a:	462f      	mov	r7, r5
 8009c8c:	42bb      	cmp	r3, r7
 8009c8e:	460d      	mov	r5, r1
 8009c90:	d9f4      	bls.n	8009c7c <_printf_i+0x110>
 8009c92:	2b08      	cmp	r3, #8
 8009c94:	d10b      	bne.n	8009cae <_printf_i+0x142>
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	07df      	lsls	r7, r3, #31
 8009c9a:	d508      	bpl.n	8009cae <_printf_i+0x142>
 8009c9c:	6923      	ldr	r3, [r4, #16]
 8009c9e:	6861      	ldr	r1, [r4, #4]
 8009ca0:	4299      	cmp	r1, r3
 8009ca2:	bfde      	ittt	le
 8009ca4:	2330      	movle	r3, #48	@ 0x30
 8009ca6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009caa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009cae:	1b92      	subs	r2, r2, r6
 8009cb0:	6122      	str	r2, [r4, #16]
 8009cb2:	f8cd a000 	str.w	sl, [sp]
 8009cb6:	464b      	mov	r3, r9
 8009cb8:	aa03      	add	r2, sp, #12
 8009cba:	4621      	mov	r1, r4
 8009cbc:	4640      	mov	r0, r8
 8009cbe:	f7ff fee7 	bl	8009a90 <_printf_common>
 8009cc2:	3001      	adds	r0, #1
 8009cc4:	d14a      	bne.n	8009d5c <_printf_i+0x1f0>
 8009cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cca:	b004      	add	sp, #16
 8009ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	f043 0320 	orr.w	r3, r3, #32
 8009cd6:	6023      	str	r3, [r4, #0]
 8009cd8:	4832      	ldr	r0, [pc, #200]	@ (8009da4 <_printf_i+0x238>)
 8009cda:	2778      	movs	r7, #120	@ 0x78
 8009cdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	6831      	ldr	r1, [r6, #0]
 8009ce4:	061f      	lsls	r7, r3, #24
 8009ce6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009cea:	d402      	bmi.n	8009cf2 <_printf_i+0x186>
 8009cec:	065f      	lsls	r7, r3, #25
 8009cee:	bf48      	it	mi
 8009cf0:	b2ad      	uxthmi	r5, r5
 8009cf2:	6031      	str	r1, [r6, #0]
 8009cf4:	07d9      	lsls	r1, r3, #31
 8009cf6:	bf44      	itt	mi
 8009cf8:	f043 0320 	orrmi.w	r3, r3, #32
 8009cfc:	6023      	strmi	r3, [r4, #0]
 8009cfe:	b11d      	cbz	r5, 8009d08 <_printf_i+0x19c>
 8009d00:	2310      	movs	r3, #16
 8009d02:	e7ad      	b.n	8009c60 <_printf_i+0xf4>
 8009d04:	4826      	ldr	r0, [pc, #152]	@ (8009da0 <_printf_i+0x234>)
 8009d06:	e7e9      	b.n	8009cdc <_printf_i+0x170>
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	f023 0320 	bic.w	r3, r3, #32
 8009d0e:	6023      	str	r3, [r4, #0]
 8009d10:	e7f6      	b.n	8009d00 <_printf_i+0x194>
 8009d12:	4616      	mov	r6, r2
 8009d14:	e7bd      	b.n	8009c92 <_printf_i+0x126>
 8009d16:	6833      	ldr	r3, [r6, #0]
 8009d18:	6825      	ldr	r5, [r4, #0]
 8009d1a:	6961      	ldr	r1, [r4, #20]
 8009d1c:	1d18      	adds	r0, r3, #4
 8009d1e:	6030      	str	r0, [r6, #0]
 8009d20:	062e      	lsls	r6, r5, #24
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	d501      	bpl.n	8009d2a <_printf_i+0x1be>
 8009d26:	6019      	str	r1, [r3, #0]
 8009d28:	e002      	b.n	8009d30 <_printf_i+0x1c4>
 8009d2a:	0668      	lsls	r0, r5, #25
 8009d2c:	d5fb      	bpl.n	8009d26 <_printf_i+0x1ba>
 8009d2e:	8019      	strh	r1, [r3, #0]
 8009d30:	2300      	movs	r3, #0
 8009d32:	6123      	str	r3, [r4, #16]
 8009d34:	4616      	mov	r6, r2
 8009d36:	e7bc      	b.n	8009cb2 <_printf_i+0x146>
 8009d38:	6833      	ldr	r3, [r6, #0]
 8009d3a:	1d1a      	adds	r2, r3, #4
 8009d3c:	6032      	str	r2, [r6, #0]
 8009d3e:	681e      	ldr	r6, [r3, #0]
 8009d40:	6862      	ldr	r2, [r4, #4]
 8009d42:	2100      	movs	r1, #0
 8009d44:	4630      	mov	r0, r6
 8009d46:	f7f6 fa43 	bl	80001d0 <memchr>
 8009d4a:	b108      	cbz	r0, 8009d50 <_printf_i+0x1e4>
 8009d4c:	1b80      	subs	r0, r0, r6
 8009d4e:	6060      	str	r0, [r4, #4]
 8009d50:	6863      	ldr	r3, [r4, #4]
 8009d52:	6123      	str	r3, [r4, #16]
 8009d54:	2300      	movs	r3, #0
 8009d56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d5a:	e7aa      	b.n	8009cb2 <_printf_i+0x146>
 8009d5c:	6923      	ldr	r3, [r4, #16]
 8009d5e:	4632      	mov	r2, r6
 8009d60:	4649      	mov	r1, r9
 8009d62:	4640      	mov	r0, r8
 8009d64:	47d0      	blx	sl
 8009d66:	3001      	adds	r0, #1
 8009d68:	d0ad      	beq.n	8009cc6 <_printf_i+0x15a>
 8009d6a:	6823      	ldr	r3, [r4, #0]
 8009d6c:	079b      	lsls	r3, r3, #30
 8009d6e:	d413      	bmi.n	8009d98 <_printf_i+0x22c>
 8009d70:	68e0      	ldr	r0, [r4, #12]
 8009d72:	9b03      	ldr	r3, [sp, #12]
 8009d74:	4298      	cmp	r0, r3
 8009d76:	bfb8      	it	lt
 8009d78:	4618      	movlt	r0, r3
 8009d7a:	e7a6      	b.n	8009cca <_printf_i+0x15e>
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	4632      	mov	r2, r6
 8009d80:	4649      	mov	r1, r9
 8009d82:	4640      	mov	r0, r8
 8009d84:	47d0      	blx	sl
 8009d86:	3001      	adds	r0, #1
 8009d88:	d09d      	beq.n	8009cc6 <_printf_i+0x15a>
 8009d8a:	3501      	adds	r5, #1
 8009d8c:	68e3      	ldr	r3, [r4, #12]
 8009d8e:	9903      	ldr	r1, [sp, #12]
 8009d90:	1a5b      	subs	r3, r3, r1
 8009d92:	42ab      	cmp	r3, r5
 8009d94:	dcf2      	bgt.n	8009d7c <_printf_i+0x210>
 8009d96:	e7eb      	b.n	8009d70 <_printf_i+0x204>
 8009d98:	2500      	movs	r5, #0
 8009d9a:	f104 0619 	add.w	r6, r4, #25
 8009d9e:	e7f5      	b.n	8009d8c <_printf_i+0x220>
 8009da0:	08027600 	.word	0x08027600
 8009da4:	08027611 	.word	0x08027611

08009da8 <__swbuf_r>:
 8009da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009daa:	460e      	mov	r6, r1
 8009dac:	4614      	mov	r4, r2
 8009dae:	4605      	mov	r5, r0
 8009db0:	b118      	cbz	r0, 8009dba <__swbuf_r+0x12>
 8009db2:	6a03      	ldr	r3, [r0, #32]
 8009db4:	b90b      	cbnz	r3, 8009dba <__swbuf_r+0x12>
 8009db6:	f7ff fa41 	bl	800923c <__sinit>
 8009dba:	69a3      	ldr	r3, [r4, #24]
 8009dbc:	60a3      	str	r3, [r4, #8]
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	071a      	lsls	r2, r3, #28
 8009dc2:	d501      	bpl.n	8009dc8 <__swbuf_r+0x20>
 8009dc4:	6923      	ldr	r3, [r4, #16]
 8009dc6:	b943      	cbnz	r3, 8009dda <__swbuf_r+0x32>
 8009dc8:	4621      	mov	r1, r4
 8009dca:	4628      	mov	r0, r5
 8009dcc:	f000 f82a 	bl	8009e24 <__swsetup_r>
 8009dd0:	b118      	cbz	r0, 8009dda <__swbuf_r+0x32>
 8009dd2:	f04f 37ff 	mov.w	r7, #4294967295
 8009dd6:	4638      	mov	r0, r7
 8009dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dda:	6823      	ldr	r3, [r4, #0]
 8009ddc:	6922      	ldr	r2, [r4, #16]
 8009dde:	1a98      	subs	r0, r3, r2
 8009de0:	6963      	ldr	r3, [r4, #20]
 8009de2:	b2f6      	uxtb	r6, r6
 8009de4:	4283      	cmp	r3, r0
 8009de6:	4637      	mov	r7, r6
 8009de8:	dc05      	bgt.n	8009df6 <__swbuf_r+0x4e>
 8009dea:	4621      	mov	r1, r4
 8009dec:	4628      	mov	r0, r5
 8009dee:	f7ff fcbd 	bl	800976c <_fflush_r>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d1ed      	bne.n	8009dd2 <__swbuf_r+0x2a>
 8009df6:	68a3      	ldr	r3, [r4, #8]
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	60a3      	str	r3, [r4, #8]
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	6022      	str	r2, [r4, #0]
 8009e02:	701e      	strb	r6, [r3, #0]
 8009e04:	6962      	ldr	r2, [r4, #20]
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d004      	beq.n	8009e16 <__swbuf_r+0x6e>
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	07db      	lsls	r3, r3, #31
 8009e10:	d5e1      	bpl.n	8009dd6 <__swbuf_r+0x2e>
 8009e12:	2e0a      	cmp	r6, #10
 8009e14:	d1df      	bne.n	8009dd6 <__swbuf_r+0x2e>
 8009e16:	4621      	mov	r1, r4
 8009e18:	4628      	mov	r0, r5
 8009e1a:	f7ff fca7 	bl	800976c <_fflush_r>
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	d0d9      	beq.n	8009dd6 <__swbuf_r+0x2e>
 8009e22:	e7d6      	b.n	8009dd2 <__swbuf_r+0x2a>

08009e24 <__swsetup_r>:
 8009e24:	b538      	push	{r3, r4, r5, lr}
 8009e26:	4b29      	ldr	r3, [pc, #164]	@ (8009ecc <__swsetup_r+0xa8>)
 8009e28:	4605      	mov	r5, r0
 8009e2a:	6818      	ldr	r0, [r3, #0]
 8009e2c:	460c      	mov	r4, r1
 8009e2e:	b118      	cbz	r0, 8009e38 <__swsetup_r+0x14>
 8009e30:	6a03      	ldr	r3, [r0, #32]
 8009e32:	b90b      	cbnz	r3, 8009e38 <__swsetup_r+0x14>
 8009e34:	f7ff fa02 	bl	800923c <__sinit>
 8009e38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e3c:	0719      	lsls	r1, r3, #28
 8009e3e:	d422      	bmi.n	8009e86 <__swsetup_r+0x62>
 8009e40:	06da      	lsls	r2, r3, #27
 8009e42:	d407      	bmi.n	8009e54 <__swsetup_r+0x30>
 8009e44:	2209      	movs	r2, #9
 8009e46:	602a      	str	r2, [r5, #0]
 8009e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e4c:	81a3      	strh	r3, [r4, #12]
 8009e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e52:	e033      	b.n	8009ebc <__swsetup_r+0x98>
 8009e54:	0758      	lsls	r0, r3, #29
 8009e56:	d512      	bpl.n	8009e7e <__swsetup_r+0x5a>
 8009e58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e5a:	b141      	cbz	r1, 8009e6e <__swsetup_r+0x4a>
 8009e5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e60:	4299      	cmp	r1, r3
 8009e62:	d002      	beq.n	8009e6a <__swsetup_r+0x46>
 8009e64:	4628      	mov	r0, r5
 8009e66:	f7ff fafd 	bl	8009464 <_free_r>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e6e:	89a3      	ldrh	r3, [r4, #12]
 8009e70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e74:	81a3      	strh	r3, [r4, #12]
 8009e76:	2300      	movs	r3, #0
 8009e78:	6063      	str	r3, [r4, #4]
 8009e7a:	6923      	ldr	r3, [r4, #16]
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	89a3      	ldrh	r3, [r4, #12]
 8009e80:	f043 0308 	orr.w	r3, r3, #8
 8009e84:	81a3      	strh	r3, [r4, #12]
 8009e86:	6923      	ldr	r3, [r4, #16]
 8009e88:	b94b      	cbnz	r3, 8009e9e <__swsetup_r+0x7a>
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e94:	d003      	beq.n	8009e9e <__swsetup_r+0x7a>
 8009e96:	4621      	mov	r1, r4
 8009e98:	4628      	mov	r0, r5
 8009e9a:	f000 f883 	bl	8009fa4 <__smakebuf_r>
 8009e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea2:	f013 0201 	ands.w	r2, r3, #1
 8009ea6:	d00a      	beq.n	8009ebe <__swsetup_r+0x9a>
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	60a2      	str	r2, [r4, #8]
 8009eac:	6962      	ldr	r2, [r4, #20]
 8009eae:	4252      	negs	r2, r2
 8009eb0:	61a2      	str	r2, [r4, #24]
 8009eb2:	6922      	ldr	r2, [r4, #16]
 8009eb4:	b942      	cbnz	r2, 8009ec8 <__swsetup_r+0xa4>
 8009eb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009eba:	d1c5      	bne.n	8009e48 <__swsetup_r+0x24>
 8009ebc:	bd38      	pop	{r3, r4, r5, pc}
 8009ebe:	0799      	lsls	r1, r3, #30
 8009ec0:	bf58      	it	pl
 8009ec2:	6962      	ldrpl	r2, [r4, #20]
 8009ec4:	60a2      	str	r2, [r4, #8]
 8009ec6:	e7f4      	b.n	8009eb2 <__swsetup_r+0x8e>
 8009ec8:	2000      	movs	r0, #0
 8009eca:	e7f7      	b.n	8009ebc <__swsetup_r+0x98>
 8009ecc:	2000003c 	.word	0x2000003c

08009ed0 <_raise_r>:
 8009ed0:	291f      	cmp	r1, #31
 8009ed2:	b538      	push	{r3, r4, r5, lr}
 8009ed4:	4605      	mov	r5, r0
 8009ed6:	460c      	mov	r4, r1
 8009ed8:	d904      	bls.n	8009ee4 <_raise_r+0x14>
 8009eda:	2316      	movs	r3, #22
 8009edc:	6003      	str	r3, [r0, #0]
 8009ede:	f04f 30ff 	mov.w	r0, #4294967295
 8009ee2:	bd38      	pop	{r3, r4, r5, pc}
 8009ee4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ee6:	b112      	cbz	r2, 8009eee <_raise_r+0x1e>
 8009ee8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009eec:	b94b      	cbnz	r3, 8009f02 <_raise_r+0x32>
 8009eee:	4628      	mov	r0, r5
 8009ef0:	f000 f830 	bl	8009f54 <_getpid_r>
 8009ef4:	4622      	mov	r2, r4
 8009ef6:	4601      	mov	r1, r0
 8009ef8:	4628      	mov	r0, r5
 8009efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009efe:	f000 b817 	b.w	8009f30 <_kill_r>
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d00a      	beq.n	8009f1c <_raise_r+0x4c>
 8009f06:	1c59      	adds	r1, r3, #1
 8009f08:	d103      	bne.n	8009f12 <_raise_r+0x42>
 8009f0a:	2316      	movs	r3, #22
 8009f0c:	6003      	str	r3, [r0, #0]
 8009f0e:	2001      	movs	r0, #1
 8009f10:	e7e7      	b.n	8009ee2 <_raise_r+0x12>
 8009f12:	2100      	movs	r1, #0
 8009f14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f18:	4620      	mov	r0, r4
 8009f1a:	4798      	blx	r3
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	e7e0      	b.n	8009ee2 <_raise_r+0x12>

08009f20 <raise>:
 8009f20:	4b02      	ldr	r3, [pc, #8]	@ (8009f2c <raise+0xc>)
 8009f22:	4601      	mov	r1, r0
 8009f24:	6818      	ldr	r0, [r3, #0]
 8009f26:	f7ff bfd3 	b.w	8009ed0 <_raise_r>
 8009f2a:	bf00      	nop
 8009f2c:	2000003c 	.word	0x2000003c

08009f30 <_kill_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4d07      	ldr	r5, [pc, #28]	@ (8009f50 <_kill_r+0x20>)
 8009f34:	2300      	movs	r3, #0
 8009f36:	4604      	mov	r4, r0
 8009f38:	4608      	mov	r0, r1
 8009f3a:	4611      	mov	r1, r2
 8009f3c:	602b      	str	r3, [r5, #0]
 8009f3e:	f7f9 f809 	bl	8002f54 <_kill>
 8009f42:	1c43      	adds	r3, r0, #1
 8009f44:	d102      	bne.n	8009f4c <_kill_r+0x1c>
 8009f46:	682b      	ldr	r3, [r5, #0]
 8009f48:	b103      	cbz	r3, 8009f4c <_kill_r+0x1c>
 8009f4a:	6023      	str	r3, [r4, #0]
 8009f4c:	bd38      	pop	{r3, r4, r5, pc}
 8009f4e:	bf00      	nop
 8009f50:	20001fa8 	.word	0x20001fa8

08009f54 <_getpid_r>:
 8009f54:	f7f8 bff6 	b.w	8002f44 <_getpid>

08009f58 <__swhatbuf_r>:
 8009f58:	b570      	push	{r4, r5, r6, lr}
 8009f5a:	460c      	mov	r4, r1
 8009f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f60:	2900      	cmp	r1, #0
 8009f62:	b096      	sub	sp, #88	@ 0x58
 8009f64:	4615      	mov	r5, r2
 8009f66:	461e      	mov	r6, r3
 8009f68:	da0d      	bge.n	8009f86 <__swhatbuf_r+0x2e>
 8009f6a:	89a3      	ldrh	r3, [r4, #12]
 8009f6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f70:	f04f 0100 	mov.w	r1, #0
 8009f74:	bf14      	ite	ne
 8009f76:	2340      	movne	r3, #64	@ 0x40
 8009f78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f7c:	2000      	movs	r0, #0
 8009f7e:	6031      	str	r1, [r6, #0]
 8009f80:	602b      	str	r3, [r5, #0]
 8009f82:	b016      	add	sp, #88	@ 0x58
 8009f84:	bd70      	pop	{r4, r5, r6, pc}
 8009f86:	466a      	mov	r2, sp
 8009f88:	f000 f848 	bl	800a01c <_fstat_r>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	dbec      	blt.n	8009f6a <__swhatbuf_r+0x12>
 8009f90:	9901      	ldr	r1, [sp, #4]
 8009f92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f9a:	4259      	negs	r1, r3
 8009f9c:	4159      	adcs	r1, r3
 8009f9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fa2:	e7eb      	b.n	8009f7c <__swhatbuf_r+0x24>

08009fa4 <__smakebuf_r>:
 8009fa4:	898b      	ldrh	r3, [r1, #12]
 8009fa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fa8:	079d      	lsls	r5, r3, #30
 8009faa:	4606      	mov	r6, r0
 8009fac:	460c      	mov	r4, r1
 8009fae:	d507      	bpl.n	8009fc0 <__smakebuf_r+0x1c>
 8009fb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	6123      	str	r3, [r4, #16]
 8009fb8:	2301      	movs	r3, #1
 8009fba:	6163      	str	r3, [r4, #20]
 8009fbc:	b003      	add	sp, #12
 8009fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fc0:	ab01      	add	r3, sp, #4
 8009fc2:	466a      	mov	r2, sp
 8009fc4:	f7ff ffc8 	bl	8009f58 <__swhatbuf_r>
 8009fc8:	9f00      	ldr	r7, [sp, #0]
 8009fca:	4605      	mov	r5, r0
 8009fcc:	4639      	mov	r1, r7
 8009fce:	4630      	mov	r0, r6
 8009fd0:	f7ff fabc 	bl	800954c <_malloc_r>
 8009fd4:	b948      	cbnz	r0, 8009fea <__smakebuf_r+0x46>
 8009fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fda:	059a      	lsls	r2, r3, #22
 8009fdc:	d4ee      	bmi.n	8009fbc <__smakebuf_r+0x18>
 8009fde:	f023 0303 	bic.w	r3, r3, #3
 8009fe2:	f043 0302 	orr.w	r3, r3, #2
 8009fe6:	81a3      	strh	r3, [r4, #12]
 8009fe8:	e7e2      	b.n	8009fb0 <__smakebuf_r+0xc>
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	6020      	str	r0, [r4, #0]
 8009fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ff2:	81a3      	strh	r3, [r4, #12]
 8009ff4:	9b01      	ldr	r3, [sp, #4]
 8009ff6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ffa:	b15b      	cbz	r3, 800a014 <__smakebuf_r+0x70>
 8009ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a000:	4630      	mov	r0, r6
 800a002:	f000 f81d 	bl	800a040 <_isatty_r>
 800a006:	b128      	cbz	r0, 800a014 <__smakebuf_r+0x70>
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	f023 0303 	bic.w	r3, r3, #3
 800a00e:	f043 0301 	orr.w	r3, r3, #1
 800a012:	81a3      	strh	r3, [r4, #12]
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	431d      	orrs	r5, r3
 800a018:	81a5      	strh	r5, [r4, #12]
 800a01a:	e7cf      	b.n	8009fbc <__smakebuf_r+0x18>

0800a01c <_fstat_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	4d07      	ldr	r5, [pc, #28]	@ (800a03c <_fstat_r+0x20>)
 800a020:	2300      	movs	r3, #0
 800a022:	4604      	mov	r4, r0
 800a024:	4608      	mov	r0, r1
 800a026:	4611      	mov	r1, r2
 800a028:	602b      	str	r3, [r5, #0]
 800a02a:	f7f8 fff3 	bl	8003014 <_fstat>
 800a02e:	1c43      	adds	r3, r0, #1
 800a030:	d102      	bne.n	800a038 <_fstat_r+0x1c>
 800a032:	682b      	ldr	r3, [r5, #0]
 800a034:	b103      	cbz	r3, 800a038 <_fstat_r+0x1c>
 800a036:	6023      	str	r3, [r4, #0]
 800a038:	bd38      	pop	{r3, r4, r5, pc}
 800a03a:	bf00      	nop
 800a03c:	20001fa8 	.word	0x20001fa8

0800a040 <_isatty_r>:
 800a040:	b538      	push	{r3, r4, r5, lr}
 800a042:	4d06      	ldr	r5, [pc, #24]	@ (800a05c <_isatty_r+0x1c>)
 800a044:	2300      	movs	r3, #0
 800a046:	4604      	mov	r4, r0
 800a048:	4608      	mov	r0, r1
 800a04a:	602b      	str	r3, [r5, #0]
 800a04c:	f7f8 fff2 	bl	8003034 <_isatty>
 800a050:	1c43      	adds	r3, r0, #1
 800a052:	d102      	bne.n	800a05a <_isatty_r+0x1a>
 800a054:	682b      	ldr	r3, [r5, #0]
 800a056:	b103      	cbz	r3, 800a05a <_isatty_r+0x1a>
 800a058:	6023      	str	r3, [r4, #0]
 800a05a:	bd38      	pop	{r3, r4, r5, pc}
 800a05c:	20001fa8 	.word	0x20001fa8

0800a060 <sqrtf>:
 800a060:	b508      	push	{r3, lr}
 800a062:	ed2d 8b02 	vpush	{d8}
 800a066:	eeb0 8a40 	vmov.f32	s16, s0
 800a06a:	f000 f817 	bl	800a09c <__ieee754_sqrtf>
 800a06e:	eeb4 8a48 	vcmp.f32	s16, s16
 800a072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a076:	d60c      	bvs.n	800a092 <sqrtf+0x32>
 800a078:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a098 <sqrtf+0x38>
 800a07c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a084:	d505      	bpl.n	800a092 <sqrtf+0x32>
 800a086:	f7ff f9a1 	bl	80093cc <__errno>
 800a08a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a08e:	2321      	movs	r3, #33	@ 0x21
 800a090:	6003      	str	r3, [r0, #0]
 800a092:	ecbd 8b02 	vpop	{d8}
 800a096:	bd08      	pop	{r3, pc}
 800a098:	00000000 	.word	0x00000000

0800a09c <__ieee754_sqrtf>:
 800a09c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a0a0:	4770      	bx	lr
	...

0800a0a4 <_init>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr

0800a0b0 <_fini>:
 800a0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0b2:	bf00      	nop
 800a0b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0b6:	bc08      	pop	{r3}
 800a0b8:	469e      	mov	lr, r3
 800a0ba:	4770      	bx	lr
