<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>top</design>
	<target_edif>\\vmware-host\Shared Folders\Desktop\FreeRider\backscattering_zigbee\FPGA_code\synthesis\top.edn</target_edif>
</SynplifyOutput>
