$date
	Sat Oct 22 23:47:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#979125
b11100 !
1"
#979126
b11100 &
b11100 %
1$
#979127
0"
#979130
b1110 &
b1110 %
#979134
b111 &
b111 %
#979138
b10110 &
b10110 %
#979142
b1011 &
b1011 %
#979146
b100010 &
b100010 %
#979150
b10001 &
b10001 %
#979154
b110100 &
b110100 %
#979158
b11010 &
b11010 %
#979162
b1101 &
b1101 %
#979166
b101000 &
b101000 %
#979170
b10100 &
b10100 %
#979174
b1010 &
b1010 %
#979178
b101 &
b101 %
#979182
b10000 &
b10000 %
#979186
b1000 &
b1000 %
#979190
b100 &
b100 %
#979194
b10 &
b10 %
#979198
b1 &
1#
b1 %
#979202
b0 &
b0 %
0#
0$
#1929487
b1010 !
1"
#1929490
b1010 &
b1010 %
1$
#1929491
0"
#1929494
b101 &
b101 %
#1929498
b10000 &
b10000 %
#1929502
b1000 &
b1000 %
#1929506
b100 &
b100 %
#1929510
b10 &
b10 %
#1929514
b1 &
b1 %
1#
#1929518
b0 &
0#
b0 %
0$
#2946093
b1100 !
1"
#2946094
b1100 &
b1100 %
1$
#2946095
0"
#2946098
b110 &
b110 %
#2946102
b11 &
b11 %
#2946106
b1010 &
b1010 %
#2946110
b101 &
b101 %
#2946114
b10000 &
b10000 %
#2946118
b1000 &
b1000 %
#2946122
b100 &
b100 %
#2946126
b10 &
b10 %
#2946130
b1 &
b1 %
1#
#2946134
b0 &
0#
b0 %
0$
#4500012
