============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Mon Nov 24 17:58:24 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(55)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 64 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 453 instances
RUN-0007 : 245 luts, 156 seqs, 17 mslices, 11 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 503 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     83      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     65      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   5   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 7
PHY-3001 : Initial placement ...
PHY-3001 : design contains 451 instances, 245 luts, 156 seqs, 28 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119613
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 451.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 76014.4, overlap = 0
PHY-3002 : Step(2): len = 47151.6, overlap = 0
PHY-3002 : Step(3): len = 34231.8, overlap = 0
PHY-3002 : Step(4): len = 26646.8, overlap = 0
PHY-3002 : Step(5): len = 22017.3, overlap = 0
PHY-3002 : Step(6): len = 18834.3, overlap = 0
PHY-3002 : Step(7): len = 16991.5, overlap = 0
PHY-3002 : Step(8): len = 15446, overlap = 0
PHY-3002 : Step(9): len = 14586.7, overlap = 0
PHY-3002 : Step(10): len = 14342.7, overlap = 0
PHY-3002 : Step(11): len = 13693.9, overlap = 0
PHY-3002 : Step(12): len = 12900.2, overlap = 0
PHY-3002 : Step(13): len = 13067.5, overlap = 0
PHY-3002 : Step(14): len = 12477.2, overlap = 0
PHY-3002 : Step(15): len = 12389.4, overlap = 0
PHY-3002 : Step(16): len = 11801.9, overlap = 0
PHY-3002 : Step(17): len = 11505, overlap = 0
PHY-3002 : Step(18): len = 10852.1, overlap = 0
PHY-3002 : Step(19): len = 10777.7, overlap = 0
PHY-3002 : Step(20): len = 10664.1, overlap = 0
PHY-3002 : Step(21): len = 10325, overlap = 0
PHY-3002 : Step(22): len = 10325, overlap = 0
PHY-3002 : Step(23): len = 9929.9, overlap = 0
PHY-3002 : Step(24): len = 9929.9, overlap = 0
PHY-3002 : Step(25): len = 9687.2, overlap = 0.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 9586.9, overlap = 9.0625
PHY-3002 : Step(27): len = 9586.9, overlap = 9.0625
PHY-3002 : Step(28): len = 9503, overlap = 9.3125
PHY-3002 : Step(29): len = 9503, overlap = 9.3125
PHY-3002 : Step(30): len = 9476.4, overlap = 9.71875
PHY-3002 : Step(31): len = 9476.4, overlap = 9.71875
PHY-3002 : Step(32): len = 9376.1, overlap = 10.125
PHY-3002 : Step(33): len = 9376.1, overlap = 10.125
PHY-3002 : Step(34): len = 9339.3, overlap = 10.5938
PHY-3002 : Step(35): len = 9359.1, overlap = 10.875
PHY-3002 : Step(36): len = 9359.1, overlap = 10.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38212e-05
PHY-3002 : Step(37): len = 9376.9, overlap = 21.1875
PHY-3002 : Step(38): len = 9418.8, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.76425e-05
PHY-3002 : Step(39): len = 9856.4, overlap = 21.125
PHY-3002 : Step(40): len = 9925.4, overlap = 21.125
PHY-3002 : Step(41): len = 10079.3, overlap = 18.6875
PHY-3002 : Step(42): len = 10174.7, overlap = 17.8125
PHY-3002 : Step(43): len = 10188.4, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.5285e-05
PHY-3002 : Step(44): len = 10125.2, overlap = 13.0312
PHY-3002 : Step(45): len = 10125.2, overlap = 13.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011057
PHY-3002 : Step(46): len = 10443.7, overlap = 13.875
PHY-3002 : Step(47): len = 10443.7, overlap = 13.875
PHY-3002 : Step(48): len = 10335.3, overlap = 13.1875
PHY-3002 : Step(49): len = 10335.3, overlap = 13.1875
PHY-3002 : Step(50): len = 10289.6, overlap = 11.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 23.53 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 10888, over cnt = 29(0%), over = 198, worst = 17
PHY-1001 : End global iterations;  0.016130s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.9%)

PHY-1001 : Congestion index: top1 = 18.70, top5 = 5.67, top10 = 3.00, top15 = 2.00.
PHY-1001 : End incremental global routing;  0.058127s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (107.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2042, tnet num: 501, tinst num: 451, tnode num: 2602, tedge num: 3187.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.102875s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.166613s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.2%)

OPT-1001 : Current memory(MB): used = 148, reserve = 119, peak = 148.
OPT-1001 : End physical optimization;  0.170599s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 245 LUT to BLE ...
SYN-4008 : Packed 245 LUT and 117 SEQ to BLE.
SYN-4003 : Packing 39 remaining SEQ's ...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 256/308 primitive instances ...
PHY-3001 : End packing;  0.011314s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.1%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 193 instances
RUN-1001 : 85 mslices, 84 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 389 nets
RUN-1001 : 211 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
PHY-3001 : design contains 191 instances, 169 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 10239, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40743e-05
PHY-3002 : Step(51): len = 9936.8, overlap = 15.75
PHY-3002 : Step(52): len = 9940, overlap = 16
PHY-3002 : Step(53): len = 9952.1, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81485e-05
PHY-3002 : Step(54): len = 9974.8, overlap = 14.5
PHY-3002 : Step(55): len = 9974.8, overlap = 14.5
PHY-3002 : Step(56): len = 9949.2, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.6297e-05
PHY-3002 : Step(57): len = 10180.7, overlap = 14
PHY-3002 : Step(58): len = 10180.7, overlap = 14
PHY-3002 : Step(59): len = 10144.6, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028726s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (435.1%)

PHY-3001 : Trial Legalized: Len = 14570.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00653022
PHY-3002 : Step(60): len = 13784.5, overlap = 0.75
PHY-3002 : Step(61): len = 13293, overlap = 1.25
PHY-3002 : Step(62): len = 13028.2, overlap = 1.75
PHY-3002 : Step(63): len = 12456.1, overlap = 3.75
PHY-3002 : Step(64): len = 12218.3, overlap = 5.25
PHY-3002 : Step(65): len = 11799.7, overlap = 4.75
PHY-3002 : Step(66): len = 11754.9, overlap = 5.25
PHY-3002 : Step(67): len = 11601.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0109279
PHY-3002 : Step(68): len = 11604.3, overlap = 6
PHY-3002 : Step(69): len = 11455.8, overlap = 7
PHY-3002 : Step(70): len = 11402.2, overlap = 7.25
PHY-3002 : Step(71): len = 11301.9, overlap = 7.5
PHY-3002 : Step(72): len = 11233.2, overlap = 8
PHY-3002 : Step(73): len = 11217.6, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0218557
PHY-3002 : Step(74): len = 11218.5, overlap = 7.75
PHY-3002 : Step(75): len = 11190.4, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12867.7, Over = 0
PHY-3001 : End spreading;  0.001982s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12867.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/389.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14856, over cnt = 42(0%), over = 64, worst = 4
PHY-1002 : len = 15280, over cnt = 9(0%), over = 11, worst = 3
PHY-1002 : len = 15320, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 15408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034849s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.7%)

PHY-1001 : Congestion index: top1 = 18.41, top5 = 8.41, top10 = 4.56, top15 = 3.04.
PHY-1001 : End incremental global routing;  0.080674s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (116.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1707, tnet num: 387, tinst num: 191, tnode num: 2115, tedge num: 2820.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.077864s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.164142s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.7%)

OPT-1001 : Current memory(MB): used = 150, reserve = 121, peak = 150.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 307/389.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 15408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.41, top5 = 8.41, top10 = 4.56, top15 = 3.04.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000637s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 17.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.215531s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.5%)

RUN-1003 : finish command "place" in  1.862031s wall, 2.296875s user + 2.515625s system = 4.812500s CPU (258.5%)

RUN-1004 : used memory is 138 MB, reserved memory is 109 MB, peak memory is 151 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 193 instances
RUN-1001 : 85 mslices, 84 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 389 nets
RUN-1001 : 211 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1707, tnet num: 387, tinst num: 191, tnode num: 2115, tedge num: 2820.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 85 mslices, 84 lslices, 17 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 405 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14728, over cnt = 38(0%), over = 57, worst = 4
PHY-1002 : len = 15096, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 15208, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033201s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 18.08, top5 = 8.29, top10 = 4.46, top15 = 2.98.
PHY-1001 : End global routing;  0.078301s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (79.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 174, reserve = 145, peak = 188.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 441, reserve = 416, peak = 441.
PHY-1001 : End build detailed router design. 2.646182s wall, 2.546875s user + 0.078125s system = 2.625000s CPU (99.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 8152, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.025538s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (97.5%)

PHY-1001 : Current memory(MB): used = 473, reserve = 449, peak = 473.
PHY-1001 : End phase 1; 1.028231s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 67808, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 473, reserve = 449, peak = 474.
PHY-1001 : End initial routed; 0.615570s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (109.1%)

PHY-1001 : Current memory(MB): used = 473, reserve = 449, peak = 474.
PHY-1001 : End phase 2; 0.615618s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (109.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 67656, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.014504s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (215.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 67672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.008855s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (882.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.041142s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.0%)

PHY-1001 : Current memory(MB): used = 484, reserve = 460, peak = 484.
PHY-1001 : End phase 3; 0.152143s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (143.8%)

PHY-1003 : Routed, final wirelength = 67672
PHY-1001 : Current memory(MB): used = 484, reserve = 460, peak = 484.
PHY-1001 : End export database. 0.004331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.610004s wall, 4.515625s user + 0.156250s system = 4.671875s CPU (101.3%)

RUN-1003 : finish command "route" in  4.820767s wall, 4.687500s user + 0.171875s system = 4.859375s CPU (100.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 399 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        17
  #input                    8
  #output                   8
  #inout                    1

Utilization Statistics
#lut                      313   out of  19600    1.60%
#reg                      156   out of  19600    0.80%
#le                       324
  #lut only               168   out of    324   51.85%
  #reg only                11   out of    324    3.40%
  #lut&reg                145   out of    324   44.75%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       17   out of    188    9.04%
  #ireg                     4
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               46
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               lslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q0    45
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                11
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  aud_adcdat       INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
   aud_bclk        INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
    aud_lrc        INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
  switch_mute      INPUT        A14        LVCMOS25          N/A          PULLUP       NONE     
    sys_clk        INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
   sys_rst_n       INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
   volume[1]       INPUT        A13        LVCMOS25          N/A          PULLUP       IREG     
   volume[0]       INPUT        B12        LVCMOS25          N/A          PULLUP       IREG     
  aud_dacdat      OUTPUT         P6        LVCMOS25           8            NONE        OREG     
   aud_mclk       OUTPUT         N5        LVCMOS25           8            NONE        NONE     
    aud_scl       OUTPUT        R12        LVCMOS25           8            NONE        OREG     
    ilaclk        OUTPUT         T5        LVCMOS25           8            NONE        NONE     
      led         OUTPUT        B14        LVCMOS25           8            NONE        NONE     
   led_mute       OUTPUT        F16        LVCMOS25           8            NONE        NONE     
  led_vol[1]      OUTPUT        E16        LVCMOS25           8            NONE        NONE     
  led_vol[0]      OUTPUT        E13        LVCMOS25           8            NONE        NONE     
    aud_sda        INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance            |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                 |audio_speak   |324    |285     |28      |164     |0       |0       |
|  u_es8388_ctrl     |es8388_ctrl   |311    |281     |25      |148     |0       |0       |
|    u_audio_receive |audio_receive |81     |66      |12      |52      |0       |0       |
|    u_audio_send    |audio_send    |31     |31      |0       |25      |0       |0       |
|    u_es8388_config |es8388_config |199    |184     |13      |71      |0       |0       |
|      u_i2c_dri     |i2c_dri       |120    |113     |5       |42      |0       |0       |
|      u_i2c_reg_cfg |i2c_reg_cfg   |79     |71      |8       |29      |0       |0       |
|  u_pll_clk         |clk_wiz_0     |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       192   
    #2         2        82   
    #3         3        26   
    #4         4        13   
    #5        5-10      25   
    #6       11-50      26   
    #7       51-100     1    
  Average     3.28           

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 171 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 362
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 389, pip num: 4215
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 911 valid insts, and 11850 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251124_175824.log"
