# 👋 Hi, I'm Krishanu Bandyopadhyay                 ![Profile views](https://komarev.com/ghpvc/?username=Krishanu-007&label=Profile%20views&color=0e75b6&style=flat)
🎓 VLSI & Embedded Systems Engineer | 🔬 Digital & Mixed-Signal Design | 📐 RTL to GDSII Workflow Enthusiast

<p align="center">
  <img src="https://media.giphy.com/media/v1.Y2lkPTc5MGI3NjExdXQ5dnRlc2diemUxNHo2ZzFkbThqYjh4eWtlMGZzaXI4cmpqbGJmMyZlcD12MV9naWZzX3NlYXJjaCZjdD1n/MUlmRFnTQxwJ2/giphy.gif" width="600" alt="VLSI GIF">
</p>


### 👨‍💻 About Me

I'm an aspiring VLSI and Embedded Systems enthusiast with hands-on experience across the full design flow — from **Register Transfer Level (RTL)** design to **physical layout (GDSII)** and embedded firmware development. I am passionate about designing efficient hardware systems and contributing to the open-source silicon ecosystem.

- 🧠 RTL design and simulation using- **Verilog**, **SystemVerilog**, and **Yosys**
- 🧪 ASIC design using- **OpenLane**, **OpenROAD**, **Xschem**, **Magic**, and **Netgen** with **Sky130 PDK**
- 💻 Architectural depths in- **AVR**, **ARMv7**, and **RISC-V** microarchitectures
- 🔩 FPGA prototyping using **iCE40HX8K**, **arachne-pnr**, and **nextpnr**
- 📡 Experience in **Microwave filter design** using **Keysight ADS**
- 🔬 Strong foundation in Digital Logic, Computer Architecture, and Physical Design Methodologies

---
### 🧰 Toolchain & Environment

- **Simulators**: Ngspice, GTKWave  
- **Layout Tools**: Magic, KLayout  
- **Synthesis/PD Tools**: OpenLane, OpenROAD, Yosys, Netgen  
- **PCB Design**: KiCad, Eagle  
- **Microcontrollers**: ATTiny, STM32, AVR, 8051  
- **Languages**: Verilog, SystemVerilog, Embedded C, Assembly, Rust  
- **FPGA Tools**: IceStorm, arachne-pnr, nextpnr, TinyFPGA BX toolchain

-----
### 🛰️ Hardware Platforms I’ve Worked On

- 🧩 Lattice iCE40HX8K FPGA (CB132)
- 📟 ATTiny204, ATmega328P (AVR), Xtensa LX6 (ESP32 DevKit v1)
- 🎮 STM32F103 Blue Pill (Cortex-M3)
- 📡 Custom microstrip filters on 9.9 Er substrates

-------
### 🧭 Areas of Focus

- ✔️ Digital and Mixed-Signal VLSI Design  
- ✔️ RTL-to-GDSII using Open-Source Tools  
- ✔️ FPGA-Based Prototyping  
- ✔️ RISC-V Architecture and Custom Accelerators  
- ✔️ Embedded Firmware Development (C, Assembly)  
- ✔️ Microwave Filter Design and RF Layout

---
### 🌱 Currently Exploring

- Physical Verification with Calibre and DRC/LVS techniques
- High-level synthesis (HLS) to Verilog flow
- Rust-based bare-metal embedded systems
- Custom ISA extensions in RISC-V cores
----
### 🔬 Featured Projects
- 🧠 4-stage pipelined RISC-V core with DFT hardware accelerator.[upcoming future work]
- 🧮 16-bit ALU implemented using RTL-to-GDS flow via OpenLane and Sky130. [currently working]     
- 📡  Stub-loaded resonator filter designed for 3.825 GHz using keysight ADS

---
### 🤝 Open to Collaborate On:

- VLSI design & verification (Verilog/SystemVerilog)
- RTL-to-GDSII projects using OpenLane/OpenROAD
- RISC-V architecture extensions
- Embedded systems, robotics, and real-time firmware

---

### 📫 Let's Connect
- 🔗 [LinkedIn](www.linkedin.com/in/k-bandyopadhyay)
- 💻 [GitHub](https://github.com/Krishanu-007)
- ✉️ Email: *kbandyopadhyay2792@gmail.com*

---

### 💬 Quote

> *"Design is not just about functionality—it's about precision, reliability, and innovation in silicon."*


---

### 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Krishanu-007&show_icons=true&theme=github_dark&hide_border=true" width="48%" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Krishanu-007&theme=github-dark&hide_border=true" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=Krishanu-007&theme=github-compact" />
</p>
