
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

0001107c <.init>:
   1107c:	push	{r3, lr}
   11080:	bl	113fc <fputs@plt+0x48>
   11084:	pop	{r3, pc}

Disassembly of section .plt:

00011088 <rb_sleep@plt-0x14>:
   11088:	push	{lr}		; (str lr, [sp, #-4]!)
   1108c:	ldr	lr, [pc, #4]	; 11098 <rb_sleep@plt-0x4>
   11090:	add	lr, pc, lr
   11094:	ldr	pc, [lr, #8]!
   11098:	andeq	r2, r9, r8, ror #30

0001109c <rb_sleep@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #598016	; 0x92000
   110a4:	ldr	pc, [ip, #3944]!	; 0xf68

000110a8 <strerror@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #598016	; 0x92000
   110b0:	ldr	pc, [ip, #3936]!	; 0xf60

000110b4 <mkdir@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #598016	; 0x92000
   110bc:	ldr	pc, [ip, #3928]!	; 0xf58

000110c0 <geteuid@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #598016	; 0x92000
   110c8:	ldr	pc, [ip, #3920]!	; 0xf50

000110cc <abort@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #598016	; 0x92000
   110d4:	ldr	pc, [ip, #3912]!	; 0xf48

000110d8 <localtime@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #598016	; 0x92000
   110e0:	ldr	pc, [ip, #3904]!	; 0xf40

000110e4 <memcmp@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #598016	; 0x92000
   110ec:	ldr	pc, [ip, #3896]!	; 0xf38

000110f0 <sysconf@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #598016	; 0x92000
   110f8:	ldr	pc, [ip, #3888]!	; 0xf30

000110fc <__libc_start_main@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #598016	; 0x92000
   11104:	ldr	pc, [ip, #3880]!	; 0xf28

00011108 <mremap@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #598016	; 0x92000
   11110:	ldr	pc, [ip, #3872]!	; 0xf20

00011114 <__gmon_start__@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #598016	; 0x92000
   1111c:	ldr	pc, [ip, #3864]!	; 0xf18

00011120 <vsnprintf@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #598016	; 0x92000
   11128:	ldr	pc, [ip, #3856]!	; 0xf10

0001112c <fclose@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #598016	; 0x92000
   11134:	ldr	pc, [ip, #3848]!	; 0xf08

00011138 <getenv@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #598016	; 0x92000
   11140:	ldr	pc, [ip, #3840]!	; 0xf00

00011144 <strchr@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #598016	; 0x92000
   1114c:	ldr	pc, [ip, #3832]!	; 0xef8

00011150 <fchown@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #598016	; 0x92000
   11158:	ldr	pc, [ip, #3824]!	; 0xef0

0001115c <calloc@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #598016	; 0x92000
   11164:	ldr	pc, [ip, #3816]!	; 0xee8

00011168 <fopen@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #598016	; 0x92000
   11170:	ldr	pc, [ip, #3808]!	; 0xee0

00011174 <memset@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #598016	; 0x92000
   1117c:	ldr	pc, [ip, #3800]!	; 0xed8

00011180 <fsync@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #598016	; 0x92000
   11188:	ldr	pc, [ip, #3792]!	; 0xed0

0001118c <__fxstat64@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #598016	; 0x92000
   11194:	ldr	pc, [ip, #3784]!	; 0xec8

00011198 <fgets_unlocked@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #598016	; 0x92000
   111a0:	ldr	pc, [ip, #3776]!	; 0xec0

000111a4 <rb_strlcpy@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #598016	; 0x92000
   111ac:	ldr	pc, [ip, #3768]!	; 0xeb8

000111b0 <free@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #598016	; 0x92000
   111b8:	ldr	pc, [ip, #3760]!	; 0xeb0

000111bc <read@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #598016	; 0x92000
   111c4:	ldr	pc, [ip, #3752]!	; 0xea8

000111c8 <write@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #598016	; 0x92000
   111d0:	ldr	pc, [ip, #3744]!	; 0xea0

000111d4 <access@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #598016	; 0x92000
   111dc:	ldr	pc, [ip, #3736]!	; 0xe98

000111e0 <gettimeofday@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #598016	; 0x92000
   111e8:	ldr	pc, [ip, #3728]!	; 0xe90

000111ec <fflush@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #598016	; 0x92000
   111f4:	ldr	pc, [ip, #3720]!	; 0xe88

000111f8 <strlen@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #598016	; 0x92000
   11200:	ldr	pc, [ip, #3712]!	; 0xe80

00011204 <unlink@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #598016	; 0x92000
   1120c:	ldr	pc, [ip, #3704]!	; 0xe78

00011210 <getopt@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #598016	; 0x92000
   11218:	ldr	pc, [ip, #3696]!	; 0xe70

0001121c <memcpy@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #598016	; 0x92000
   11224:	ldr	pc, [ip, #3688]!	; 0xe68

00011228 <strtol@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #598016	; 0x92000
   11230:	ldr	pc, [ip, #3680]!	; 0xe60

00011234 <open64@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #598016	; 0x92000
   1123c:	ldr	pc, [ip, #3672]!	; 0xe58

00011240 <raise@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #598016	; 0x92000
   11248:	ldr	pc, [ip, #3664]!	; 0xe50

0001124c <fcntl64@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #598016	; 0x92000
   11254:	ldr	pc, [ip, #3656]!	; 0xe48

00011258 <strstr@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #598016	; 0x92000
   11260:	ldr	pc, [ip, #3648]!	; 0xe40

00011264 <close@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #598016	; 0x92000
   1126c:	ldr	pc, [ip, #3640]!	; 0xe38

00011270 <fwrite@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #598016	; 0x92000
   11278:	ldr	pc, [ip, #3632]!	; 0xe30

0001127c <rb_outofmemory@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #598016	; 0x92000
   11284:	ldr	pc, [ip, #3624]!	; 0xe28

00011288 <time@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #598016	; 0x92000
   11290:	ldr	pc, [ip, #3616]!	; 0xe20

00011294 <__xstat64@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #598016	; 0x92000
   1129c:	ldr	pc, [ip, #3608]!	; 0xe18

000112a0 <fprintf@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #598016	; 0x92000
   112a8:	ldr	pc, [ip, #3600]!	; 0xe10

000112ac <lseek64@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #598016	; 0x92000
   112b4:	ldr	pc, [ip, #3592]!	; 0xe08

000112b8 <malloc@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #598016	; 0x92000
   112c0:	ldr	pc, [ip, #3584]!	; 0xe00

000112c4 <mmap64@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #598016	; 0x92000
   112cc:	ldr	pc, [ip, #3576]!	; 0xdf8

000112d0 <getcwd@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #598016	; 0x92000
   112d8:	ldr	pc, [ip, #3568]!	; 0xdf0

000112dc <rmdir@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #598016	; 0x92000
   112e4:	ldr	pc, [ip, #3560]!	; 0xde8

000112e8 <sleep@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #598016	; 0x92000
   112f0:	ldr	pc, [ip, #3552]!	; 0xde0

000112f4 <memmove@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #598016	; 0x92000
   112fc:	ldr	pc, [ip, #3544]!	; 0xdd8

00011300 <getpid@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #598016	; 0x92000
   11308:	ldr	pc, [ip, #3536]!	; 0xdd0

0001130c <readlink@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #598016	; 0x92000
   11314:	ldr	pc, [ip, #3528]!	; 0xdc8

00011318 <munmap@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #598016	; 0x92000
   11320:	ldr	pc, [ip, #3520]!	; 0xdc0

00011324 <__lxstat64@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #598016	; 0x92000
   1132c:	ldr	pc, [ip, #3512]!	; 0xdb8

00011330 <snprintf@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #598016	; 0x92000
   11338:	ldr	pc, [ip, #3504]!	; 0xdb0

0001133c <strncmp@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #598016	; 0x92000
   11344:	ldr	pc, [ip, #3496]!	; 0xda8

00011348 <gmtime@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #598016	; 0x92000
   11350:	ldr	pc, [ip, #3488]!	; 0xda0

00011354 <utimes@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #598016	; 0x92000
   1135c:	ldr	pc, [ip, #3480]!	; 0xd98

00011360 <realloc@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #598016	; 0x92000
   11368:	ldr	pc, [ip, #3472]!	; 0xd90

0001136c <ftruncate64@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #598016	; 0x92000
   11374:	ldr	pc, [ip, #3464]!	; 0xd88

00011378 <strpbrk@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #598016	; 0x92000
   11380:	ldr	pc, [ip, #3456]!	; 0xd80

00011384 <fchmod@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #598016	; 0x92000
   1138c:	ldr	pc, [ip, #3448]!	; 0xd78

00011390 <strcmp@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #598016	; 0x92000
   11398:	ldr	pc, [ip, #3440]!	; 0xd70

0001139c <exit@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #598016	; 0x92000
   113a4:	ldr	pc, [ip, #3432]!	; 0xd68

000113a8 <__errno_location@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #598016	; 0x92000
   113b0:	ldr	pc, [ip, #3424]!	; 0xd60

000113b4 <fputs@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #598016	; 0x92000
   113bc:	ldr	pc, [ip, #3416]!	; 0xd58

Disassembly of section .text:

000113c0 <.text>:
   113c0:	mov	fp, #0
   113c4:	mov	lr, #0
   113c8:	pop	{r1}		; (ldr r1, [sp], #4)
   113cc:	mov	r2, sp
   113d0:	push	{r2}		; (str r2, [sp, #-4]!)
   113d4:	push	{r0}		; (str r0, [sp, #-4]!)
   113d8:	ldr	ip, [pc, #16]	; 113f0 <fputs@plt+0x3c>
   113dc:	push	{ip}		; (str ip, [sp, #-4]!)
   113e0:	ldr	r0, [pc, #12]	; 113f4 <fputs@plt+0x40>
   113e4:	ldr	r3, [pc, #12]	; 113f8 <fputs@plt+0x44>
   113e8:	bl	110fc <__libc_start_main@plt>
   113ec:	bl	110cc <abort@plt>
   113f0:	andeq	r9, r8, r0, ror r3
   113f4:			; <UNDEFINED> instruction: 0x000114b0
   113f8:	andeq	r9, r8, r0, lsl r3
   113fc:	ldr	r3, [pc, #20]	; 11418 <fputs@plt+0x64>
   11400:	ldr	r2, [pc, #20]	; 1141c <fputs@plt+0x68>
   11404:	add	r3, pc, r3
   11408:	ldr	r2, [r3, r2]
   1140c:	cmp	r2, #0
   11410:	bxeq	lr
   11414:	b	11114 <__gmon_start__@plt>
   11418:	strdeq	r2, [r9], -r4
   1141c:	andeq	r0, r0, r8, lsl r1
   11420:	ldr	r0, [pc, #24]	; 11440 <fputs@plt+0x8c>
   11424:	ldr	r3, [pc, #24]	; 11444 <fputs@plt+0x90>
   11428:	cmp	r3, r0
   1142c:	bxeq	lr
   11430:	ldr	r3, [pc, #16]	; 11448 <fputs@plt+0x94>
   11434:	cmp	r3, #0
   11438:	bxeq	lr
   1143c:	bx	r3
   11440:	andeq	r4, sl, r8, lsr #26
   11444:	andeq	r4, sl, r8, lsr #26
   11448:	andeq	r0, r0, r0
   1144c:	ldr	r0, [pc, #36]	; 11478 <fputs@plt+0xc4>
   11450:	ldr	r1, [pc, #36]	; 1147c <fputs@plt+0xc8>
   11454:	sub	r1, r1, r0
   11458:	asr	r1, r1, #2
   1145c:	add	r1, r1, r1, lsr #31
   11460:	asrs	r1, r1, #1
   11464:	bxeq	lr
   11468:	ldr	r3, [pc, #16]	; 11480 <fputs@plt+0xcc>
   1146c:	cmp	r3, #0
   11470:	bxeq	lr
   11474:	bx	r3
   11478:	andeq	r4, sl, r8, lsr #26
   1147c:	andeq	r4, sl, r8, lsr #26
   11480:	andeq	r0, r0, r0
   11484:	push	{r4, lr}
   11488:	ldr	r4, [pc, #24]	; 114a8 <fputs@plt+0xf4>
   1148c:	ldrb	r3, [r4]
   11490:	cmp	r3, #0
   11494:	popne	{r4, pc}
   11498:	bl	11420 <fputs@plt+0x6c>
   1149c:	mov	r3, #1
   114a0:	strb	r3, [r4]
   114a4:	pop	{r4, pc}
   114a8:	andeq	r4, sl, r4, lsr sp
   114ac:	b	1144c <fputs@plt+0x98>
   114b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114b4:	add	fp, sp, #28
   114b8:	sub	sp, sp, #820	; 0x334
   114bc:	sub	sp, sp, #8192	; 0x2000
   114c0:	mov	r4, r1
   114c4:	ldr	r1, [r1]
   114c8:	mov	r5, r0
   114cc:	movw	r0, #19788	; 0x4d4c
   114d0:	mov	r2, #4096	; 0x1000
   114d4:	movt	r0, #10
   114d8:	bl	111a4 <rb_strlcpy@plt>
   114dc:	movw	r0, #16680	; 0x4128
   114e0:	movw	r6, #37812	; 0x93b4
   114e4:	mov	r9, #1
   114e8:	mov	sl, #0
   114ec:	movt	r0, #10
   114f0:	movt	r6, #8
   114f4:	add	r1, r0, #8
   114f8:	add	r7, r0, #5
   114fc:	add	r8, r0, #7
   11500:	str	r1, [sp, #40]	; 0x28
   11504:	add	r1, r0, #6
   11508:	str	r1, [sp, #36]	; 0x24
   1150c:	b	115c4 <fputs@plt+0x210>
   11510:	add	r2, pc, #4
   11514:	mov	r0, r7
   11518:	ldr	pc, [r2, r1, lsl #2]
   1151c:	andeq	r1, r1, ip, ror #10
   11520:	muleq	r1, r4, r5
   11524:	andeq	r2, r1, r0, lsl #8
   11528:	andeq	r2, r1, r0, lsl #8
   1152c:	andeq	r2, r1, r8, lsl #8
   11530:			; <UNDEFINED> instruction: 0x000115b4
   11534:	andeq	r2, r1, r0, lsl #8
   11538:	andeq	r2, r1, r0, lsl #8
   1153c:	andeq	r2, r1, r0, lsl #8
   11540:	andeq	r2, r1, r0, lsl #8
   11544:	andeq	r2, r1, r0, lsl #8
   11548:	andeq	r2, r1, r0, lsl #8
   1154c:	andeq	r1, r1, r0, asr #11
   11550:	andeq	r2, r1, r0, lsl #8
   11554:	andeq	r2, r1, r0, lsl #8
   11558:	andeq	r1, r1, r4, lsr #11
   1155c:	andeq	r2, r1, r0, lsl #8
   11560:	andeq	r1, r1, ip, ror r5
   11564:	andeq	r1, r1, ip, lsl #11
   11568:	andeq	r1, r1, r4, ror r5
   1156c:	ldr	r0, [sp, #40]	; 0x28
   11570:	b	115c0 <fputs@plt+0x20c>
   11574:	mov	r0, r8
   11578:	b	115c0 <fputs@plt+0x20c>
   1157c:	movw	r0, #16680	; 0x4128
   11580:	movt	r0, #10
   11584:	strb	sl, [r0], #3
   11588:	b	115c0 <fputs@plt+0x20c>
   1158c:	ldr	r0, [sp, #36]	; 0x24
   11590:	b	115c0 <fputs@plt+0x20c>
   11594:	movw	r0, #16680	; 0x4128
   11598:	movt	r0, #10
   1159c:	strb	sl, [r0], #1
   115a0:	b	115c0 <fputs@plt+0x20c>
   115a4:	movw	r0, #16680	; 0x4128
   115a8:	movt	r0, #10
   115ac:	strb	sl, [r0], #4
   115b0:	b	115c0 <fputs@plt+0x20c>
   115b4:	movw	r0, #16680	; 0x4128
   115b8:	movt	r0, #10
   115bc:	strb	sl, [r0], #2
   115c0:	strb	r9, [r0]
   115c4:	mov	r0, r5
   115c8:	mov	r1, r4
   115cc:	mov	r2, r6
   115d0:	bl	11210 <getopt@plt>
   115d4:	sub	r1, r0, #100	; 0x64
   115d8:	cmp	r1, #19
   115dc:	bls	11510 <fputs@plt+0x15c>
   115e0:	cmn	r0, #1
   115e4:	movweq	r7, #16680	; 0x4128
   115e8:	movteq	r7, #10
   115ec:	ldrbeq	r0, [r7]
   115f0:	cmpeq	r0, #0
   115f4:	bne	12400 <fputs@plt+0x104c>
   115f8:	ldrb	r1, [r7, #2]
   115fc:	ldrb	r0, [r7, #1]
   11600:	cmp	r1, #0
   11604:	cmpne	r0, #0
   11608:	bne	12410 <fputs@plt+0x105c>
   1160c:	cmp	r0, #0
   11610:	ldrbne	r1, [r7, #7]
   11614:	cmpne	r1, #0
   11618:	bne	12410 <fputs@plt+0x105c>
   1161c:	ldrb	r1, [r7, #3]
   11620:	orrs	r0, r1, r0
   11624:	ldrbne	r0, [r7, #5]
   11628:	cmpne	r0, #0
   1162c:	bne	12410 <fputs@plt+0x105c>
   11630:	movw	r0, #19752	; 0x4d28
   11634:	add	lr, sp, #4096	; 0x1000
   11638:	mov	r9, r7
   1163c:	movt	r0, #10
   11640:	ldr	r0, [r0]
   11644:	ldr	r1, [r4, r0, lsl #2]
   11648:	add	r0, lr, #44	; 0x2c
   1164c:	cmp	r1, #0
   11650:	beq	1165c <fputs@plt+0x2a8>
   11654:	mov	r2, #4096	; 0x1000
   11658:	b	11668 <fputs@plt+0x2b4>
   1165c:	movw	r1, #37946	; 0x943a
   11660:	mov	r2, #18
   11664:	movt	r1, #8
   11668:	bl	111a4 <rb_strlcpy@plt>
   1166c:	movw	r8, #19756	; 0x4d2c
   11670:	movw	r1, #37964	; 0x944c
   11674:	movw	r2, #37990	; 0x9466
   11678:	movt	r8, #10
   1167c:	movt	r1, #8
   11680:	movt	r2, #8
   11684:	ldr	r0, [r8]
   11688:	bl	112a0 <fprintf@plt>
   1168c:	ldrb	r0, [r9, #5]
   11690:	mov	r1, r9
   11694:	cmp	r0, #0
   11698:	bne	117bc <fputs@plt+0x408>
   1169c:	movw	r0, #9860	; 0x2684
   116a0:	movt	r0, #1
   116a4:	bl	12930 <fputs@plt+0x157c>
   116a8:	cmn	r0, #1
   116ac:	beq	12484 <fputs@plt+0x10d0>
   116b0:	bl	12688 <fputs@plt+0x12d4>
   116b4:	ldrb	r0, [r9, #4]
   116b8:	cmp	r0, #0
   116bc:	beq	116e8 <fputs@plt+0x334>
   116c0:	ldr	r3, [r8]
   116c4:	movw	r0, #39438	; 0x9a0e
   116c8:	mov	r1, #25
   116cc:	mov	r2, #1
   116d0:	movt	r0, #8
   116d4:	bl	11270 <fwrite@plt>
   116d8:	movw	r1, #39464	; 0x9a28
   116dc:	mov	r0, #0
   116e0:	movt	r1, #8
   116e4:	bl	12afc <fputs@plt+0x1748>
   116e8:	ldrb	r0, [r9, #2]
   116ec:	mov	r1, r9
   116f0:	cmp	r0, #0
   116f4:	ldrbne	r0, [r1, #7]
   116f8:	cmpne	r0, #0
   116fc:	beq	117bc <fputs@plt+0x408>
   11700:	ldr	r3, [r8]
   11704:	movw	r4, #38030	; 0x948e
   11708:	mov	r0, #1
   1170c:	mov	r5, #3
   11710:	movt	r4, #8
   11714:	strb	r0, [r1, #8]
   11718:	mov	r0, r4
   1171c:	mov	r1, #48	; 0x30
   11720:	mov	r2, #1
   11724:	bl	11270 <fwrite@plt>
   11728:	ldr	r3, [r8]
   1172c:	subs	r5, r5, #1
   11730:	bne	11718 <fputs@plt+0x364>
   11734:	movw	r0, #38079	; 0x94bf
   11738:	mov	r1, #21
   1173c:	mov	r2, #1
   11740:	movt	r0, #8
   11744:	bl	11270 <fwrite@plt>
   11748:	ldr	r0, [r8]
   1174c:	bl	111ec <fflush@plt>
   11750:	mov	r0, #10
   11754:	mov	r1, #0
   11758:	mov	r5, #0
   1175c:	bl	1109c <rb_sleep@plt>
   11760:	ldr	r3, [r8]
   11764:	movw	r0, #38101	; 0x94d5
   11768:	mov	r1, #15
   1176c:	mov	r2, #1
   11770:	movt	r0, #8
   11774:	bl	11270 <fwrite@plt>
   11778:	mov	r0, #0
   1177c:	bl	12e58 <fputs@plt+0x1aa4>
   11780:	movw	r6, #40880	; 0x9fb0
   11784:	movw	r4, #39471	; 0x9a2f
   11788:	movt	r6, #8
   1178c:	movt	r4, #8
   11790:	ldr	r2, [r6, r5, lsl #2]
   11794:	mov	r0, #0
   11798:	mov	r1, r4
   1179c:	bl	12afc <fputs@plt+0x1748>
   117a0:	add	r5, r5, #2
   117a4:	cmp	r5, #8
   117a8:	bcc	11790 <fputs@plt+0x3dc>
   117ac:	mov	r0, #1
   117b0:	bl	12e58 <fputs@plt+0x1aa4>
   117b4:	bl	12688 <fputs@plt+0x12d4>
   117b8:	mov	r1, r9
   117bc:	ldrb	r0, [r1, #6]
   117c0:	cmp	r0, #0
   117c4:	ldrbne	r0, [r9, #8]
   117c8:	cmpne	r0, #0
   117cc:	beq	117e8 <fputs@plt+0x434>
   117d0:	ldr	r3, [r8]
   117d4:	movw	r0, #38117	; 0x94e5
   117d8:	mov	r1, #29
   117dc:	mov	r2, #1
   117e0:	movt	r0, #8
   117e4:	bl	11270 <fwrite@plt>
   117e8:	mov	r4, #1
   117ec:	sub	r7, fp, #544	; 0x220
   117f0:	mov	sl, #0
   117f4:	mov	r5, r9
   117f8:	movw	r0, #40912	; 0x9fd0
   117fc:	movw	r2, #38147	; 0x9503
   11800:	add	lr, sp, #4096	; 0x1000
   11804:	mov	r1, #4096	; 0x1000
   11808:	movt	r0, #8
   1180c:	movt	r2, #8
   11810:	add	r3, lr, #44	; 0x2c
   11814:	ldr	r8, [r0, sl, lsl #2]
   11818:	movw	r0, #40880	; 0x9fb0
   1181c:	movt	r0, #8
   11820:	ldr	r9, [r0, sl, lsl #2]
   11824:	add	r0, sp, #44	; 0x2c
   11828:	str	r8, [sp, #4]
   1182c:	str	r9, [sp]
   11830:	bl	11330 <snprintf@plt>
   11834:	cmp	r0, #4096	; 0x1000
   11838:	bcs	123d8 <fputs@plt+0x1024>
   1183c:	ldrb	r0, [r5, #2]
   11840:	cmp	r0, #0
   11844:	beq	11860 <fputs@plt+0x4ac>
   11848:	ldrb	r1, [r5, #5]
   1184c:	cmp	r1, #0
   11850:	bne	11860 <fputs@plt+0x4ac>
   11854:	mov	r0, #0
   11858:	bl	12e58 <fputs@plt+0x1aa4>
   1185c:	ldrb	r0, [r5, #2]
   11860:	cmp	r0, #0
   11864:	beq	11e08 <fputs@plt+0xa54>
   11868:	ldrb	r0, [r5, #6]
   1186c:	add	r4, sp, #44	; 0x2c
   11870:	cmp	r0, #0
   11874:	beq	11894 <fputs@plt+0x4e0>
   11878:	movw	r0, #19756	; 0x4d2c
   1187c:	movw	r1, #38716	; 0x973c
   11880:	mov	r2, r4
   11884:	movt	r0, #10
   11888:	movt	r1, #8
   1188c:	ldr	r0, [r0]
   11890:	bl	112a0 <fprintf@plt>
   11894:	movw	r1, #65525	; 0xfff5
   11898:	mov	r0, r4
   1189c:	movt	r1, #8
   118a0:	bl	11168 <fopen@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	11cec <fputs@plt+0x938>
   118ac:	movw	r1, #38546	; 0x9692
   118b0:	mov	r6, r0
   118b4:	mov	r0, r4
   118b8:	movt	r1, #8
   118bc:	bl	11258 <strstr@plt>
   118c0:	mov	r4, r0
   118c4:	mov	r0, r7
   118c8:	mov	r1, #512	; 0x200
   118cc:	mov	r2, r6
   118d0:	bl	11198 <fgets_unlocked@plt>
   118d4:	cmp	r4, #0
   118d8:	movwne	r4, #1
   118dc:	cmp	r0, #0
   118e0:	beq	11d44 <fputs@plt+0x990>
   118e4:	mov	r0, #0
   118e8:	mov	r2, #0
   118ec:	str	r4, [sp, #28]
   118f0:	str	r0, [sp, #32]
   118f4:	mov	r0, #0
   118f8:	str	r2, [sp, #40]	; 0x28
   118fc:	str	r0, [sp, #36]	; 0x24
   11900:	movw	r1, #38872	; 0x97d8
   11904:	mov	r0, r7
   11908:	movt	r1, #8
   1190c:	bl	11378 <strpbrk@plt>
   11910:	cmp	r0, #0
   11914:	movne	r1, #0
   11918:	strbne	r1, [r0]
   1191c:	ldrb	r0, [fp, #-544]	; 0xfffffde0
   11920:	cmp	r0, #35	; 0x23
   11924:	cmpne	r0, #0
   11928:	beq	1194c <fputs@plt+0x598>
   1192c:	mov	r0, r7
   11930:	bl	1285c <fputs@plt+0x14a8>
   11934:	cmp	r0, #0
   11938:	beq	1194c <fputs@plt+0x598>
   1193c:	mov	r4, r0
   11940:	ldrb	r0, [r0]
   11944:	cmp	r0, #0
   11948:	bne	11968 <fputs@plt+0x5b4>
   1194c:	mov	r0, r7
   11950:	mov	r1, #512	; 0x200
   11954:	mov	r2, r6
   11958:	bl	11198 <fgets_unlocked@plt>
   1195c:	cmp	r0, #0
   11960:	bne	11900 <fputs@plt+0x54c>
   11964:	b	11ce4 <fputs@plt+0x930>
   11968:	bic	r1, sl, #-2147483648	; 0x80000000
   1196c:	cmp	r1, #7
   11970:	bhi	11a5c <fputs@plt+0x6a8>
   11974:	mov	r2, #1
   11978:	mov	r3, #204	; 0xcc
   1197c:	tst	r3, r2, lsl r1
   11980:	bne	11a2c <fputs@plt+0x678>
   11984:	mov	r3, #48	; 0x30
   11988:	tst	r3, r2, lsl r1
   1198c:	beq	11a5c <fputs@plt+0x6a8>
   11990:	movw	r2, #27504	; 0x6b70
   11994:	add	r1, r4, #1
   11998:	movw	r4, #29532	; 0x735c
   1199c:	movt	r2, #10
   119a0:	b	119b8 <fputs@plt+0x604>
   119a4:	strb	r0, [r2]
   119a8:	b	119b0 <fputs@plt+0x5fc>
   119ac:	strh	r4, [r2], #1
   119b0:	ldrb	r0, [r1], #1
   119b4:	add	r2, r2, #1
   119b8:	uxtb	r3, r0
   119bc:	cmp	r3, #32
   119c0:	beq	119ac <fputs@plt+0x5f8>
   119c4:	cmp	r3, #0
   119c8:	bne	119a4 <fputs@plt+0x5f0>
   119cc:	mov	r0, #0
   119d0:	movw	r1, #27504	; 0x6b70
   119d4:	strb	r0, [r2]
   119d8:	movw	r0, #26476	; 0x676c
   119dc:	movt	r1, #10
   119e0:	movt	r0, #10
   119e4:	b	11a00 <fputs@plt+0x64c>
   119e8:	strb	r2, [r0]
   119ec:	b	119f8 <fputs@plt+0x644>
   119f0:	movw	r2, #8796	; 0x225c
   119f4:	strh	r2, [r0], #1
   119f8:	add	r1, r1, #1
   119fc:	add	r0, r0, #1
   11a00:	ldrb	r2, [r1]
   11a04:	cmp	r2, #34	; 0x22
   11a08:	beq	119f0 <fputs@plt+0x63c>
   11a0c:	cmp	r2, #0
   11a10:	bne	119e8 <fputs@plt+0x634>
   11a14:	mov	r1, #0
   11a18:	strb	r1, [r0]
   11a1c:	mov	r0, #0
   11a20:	bl	1285c <fputs@plt+0x14a8>
   11a24:	movw	r4, #26476	; 0x676c
   11a28:	movt	r4, #10
   11a2c:	ldr	r0, [sp, #36]	; 0x24
   11a30:	str	r0, [sp, #36]	; 0x24
   11a34:	mov	r0, #0
   11a38:	bl	1285c <fputs@plt+0x14a8>
   11a3c:	cmp	r0, #0
   11a40:	beq	1194c <fputs@plt+0x598>
   11a44:	ldrb	r1, [r0]
   11a48:	cmp	r1, #0
   11a4c:	ldr	r1, [sp, #36]	; 0x24
   11a50:	bne	11a88 <fputs@plt+0x6d4>
   11a54:	str	r1, [sp, #36]	; 0x24
   11a58:	b	1194c <fputs@plt+0x598>
   11a5c:	mov	r0, #0
   11a60:	str	r0, [sp, #36]	; 0x24
   11a64:	mov	r0, #0
   11a68:	bl	1285c <fputs@plt+0x14a8>
   11a6c:	cmp	r0, #0
   11a70:	beq	1194c <fputs@plt+0x598>
   11a74:	ldrb	r1, [r0]
   11a78:	str	r0, [sp, #36]	; 0x24
   11a7c:	cmp	r1, #0
   11a80:	bne	11a30 <fputs@plt+0x67c>
   11a84:	b	1194c <fputs@plt+0x598>
   11a88:	cmp	sl, #3
   11a8c:	str	r0, [sp, #20]
   11a90:	bhi	11aa8 <fputs@plt+0x6f4>
   11a94:	mov	r0, #0
   11a98:	bl	1285c <fputs@plt+0x14a8>
   11a9c:	str	r0, [sp, #32]
   11aa0:	mov	r0, #0
   11aa4:	bl	1285c <fputs@plt+0x14a8>
   11aa8:	mov	r0, #0
   11aac:	bl	1285c <fputs@plt+0x14a8>
   11ab0:	str	r0, [sp, #24]
   11ab4:	bl	111f8 <strlen@plt>
   11ab8:	ldr	r3, [sp, #24]
   11abc:	movw	r1, #28528	; 0x6f70
   11ac0:	movt	r1, #10
   11ac4:	add	r0, r3, r0
   11ac8:	add	r0, r0, #2
   11acc:	b	11ad8 <fputs@plt+0x724>
   11ad0:	strb	r2, [r1], #1
   11ad4:	add	r0, r0, #1
   11ad8:	ldrb	r2, [r0]
   11adc:	cmp	r2, #34	; 0x22
   11ae0:	beq	11ad4 <fputs@plt+0x720>
   11ae4:	cmp	r2, #0
   11ae8:	bne	11ad0 <fputs@plt+0x71c>
   11aec:	mov	r0, #0
   11af0:	cmp	r3, #0
   11af4:	strb	r0, [r1]
   11af8:	ldrbne	r0, [r3]
   11afc:	cmpne	r0, #0
   11b00:	bne	11b10 <fputs@plt+0x75c>
   11b04:	movw	r0, #38875	; 0x97db
   11b08:	movt	r0, #8
   11b0c:	mov	r3, r0
   11b10:	cmp	sl, #1
   11b14:	str	r3, [sp, #24]
   11b18:	bhi	11b9c <fputs@plt+0x7e8>
   11b1c:	mov	r0, r4
   11b20:	mov	r1, #33	; 0x21
   11b24:	bl	11144 <strchr@plt>
   11b28:	cmp	r0, #0
   11b2c:	beq	11b9c <fputs@plt+0x7e8>
   11b30:	movw	r0, #19760	; 0x4d30
   11b34:	ldr	r1, [sp, #24]
   11b38:	mov	r2, r4
   11b3c:	ldr	r4, [sp, #36]	; 0x24
   11b40:	movt	r0, #10
   11b44:	ldr	r0, [r0]
   11b48:	str	r1, [sp]
   11b4c:	movw	r1, #38883	; 0x97e3
   11b50:	mov	r3, r4
   11b54:	movt	r1, #8
   11b58:	bl	112a0 <fprintf@plt>
   11b5c:	movw	r0, #19760	; 0x4d30
   11b60:	mov	r1, #41	; 0x29
   11b64:	mov	r2, #1
   11b68:	movt	r0, #10
   11b6c:	ldr	r3, [r0]
   11b70:	movw	r0, #38925	; 0x980d
   11b74:	movt	r0, #8
   11b78:	bl	11270 <fwrite@plt>
   11b7c:	mov	r0, r7
   11b80:	mov	r1, #512	; 0x200
   11b84:	mov	r2, r6
   11b88:	bl	11198 <fgets_unlocked@plt>
   11b8c:	cmp	r0, #0
   11b90:	str	r4, [sp, #36]	; 0x24
   11b94:	bne	11900 <fputs@plt+0x54c>
   11b98:	b	11ce4 <fputs@plt+0x930>
   11b9c:	ldr	r1, [sp, #32]
   11ba0:	cmp	r1, #0
   11ba4:	ldrbne	r0, [r1]
   11ba8:	cmpne	r0, #0
   11bac:	bne	11bc4 <fputs@plt+0x810>
   11bb0:	movw	r2, #64280	; 0xfb18
   11bb4:	sub	r0, fp, #804	; 0x324
   11bb8:	mov	r1, #260	; 0x104
   11bbc:	movt	r2, #8
   11bc0:	b	11bd8 <fputs@plt+0x824>
   11bc4:	movw	r2, #38967	; 0x9837
   11bc8:	str	r1, [sp]
   11bcc:	sub	r0, fp, #804	; 0x324
   11bd0:	mov	r1, #260	; 0x104
   11bd4:	movt	r2, #8
   11bd8:	ldr	r3, [sp, #20]
   11bdc:	bl	11330 <snprintf@plt>
   11be0:	ldrb	r1, [r5, #5]
   11be4:	mov	r0, #1
   11be8:	cmp	r1, #0
   11bec:	bne	11c64 <fputs@plt+0x8b0>
   11bf0:	ldrb	r0, [r5, #8]
   11bf4:	cmp	r0, #0
   11bf8:	ldr	r0, [sp, #36]	; 0x24
   11bfc:	bne	11c20 <fputs@plt+0x86c>
   11c00:	movw	r1, #39147	; 0x98eb
   11c04:	str	r0, [sp]
   11c08:	mov	r0, #0
   11c0c:	mov	r2, r9
   11c10:	mov	r3, r4
   11c14:	movt	r1, #8
   11c18:	bl	12afc <fputs@plt+0x1748>
   11c1c:	ldr	r0, [sp, #36]	; 0x24
   11c20:	str	r0, [sp]
   11c24:	ldr	r0, [sp, #24]
   11c28:	movw	r1, #38975	; 0x983f
   11c2c:	mov	r2, r9
   11c30:	mov	r3, r4
   11c34:	movt	r1, #8
   11c38:	str	r0, [sp, #4]
   11c3c:	movw	r0, #28528	; 0x6f70
   11c40:	movt	r0, #10
   11c44:	str	r0, [sp, #8]
   11c48:	ldr	r0, [sp, #28]
   11c4c:	str	r0, [sp, #12]
   11c50:	sub	r0, fp, #804	; 0x324
   11c54:	str	r0, [sp, #16]
   11c58:	mov	r0, #0
   11c5c:	bl	12afc <fputs@plt+0x1748>
   11c60:	ldrb	r0, [r5, #5]
   11c64:	cmp	r0, #0
   11c68:	ldrbne	r0, [r5, #6]
   11c6c:	cmpne	r0, #0
   11c70:	beq	11cbc <fputs@plt+0x908>
   11c74:	ldr	r1, [sp, #36]	; 0x24
   11c78:	movw	r0, #19756	; 0x4d2c
   11c7c:	ldr	r3, [sp, #28]
   11c80:	mov	r2, r9
   11c84:	str	r4, [sp]
   11c88:	movt	r0, #10
   11c8c:	ldr	r0, [r0]
   11c90:	str	r1, [sp, #4]
   11c94:	ldr	r1, [sp, #24]
   11c98:	str	r1, [sp, #8]
   11c9c:	sub	r1, fp, #804	; 0x324
   11ca0:	str	r1, [sp, #12]
   11ca4:	movw	r1, #28528	; 0x6f70
   11ca8:	movt	r1, #10
   11cac:	str	r1, [sp, #16]
   11cb0:	movw	r1, #39069	; 0x989d
   11cb4:	movt	r1, #8
   11cb8:	bl	112a0 <fprintf@plt>
   11cbc:	mov	r0, r7
   11cc0:	mov	r1, #512	; 0x200
   11cc4:	mov	r2, r6
   11cc8:	bl	11198 <fgets_unlocked@plt>
   11ccc:	ldr	r2, [sp, #40]	; 0x28
   11cd0:	cmp	r0, #0
   11cd4:	ldr	r0, [sp, #36]	; 0x24
   11cd8:	add	r2, r2, #1
   11cdc:	bne	118f8 <fputs@plt+0x544>
   11ce0:	b	11d48 <fputs@plt+0x994>
   11ce4:	ldr	r2, [sp, #40]	; 0x28
   11ce8:	b	11d48 <fputs@plt+0x994>
   11cec:	ldrb	r0, [r5, #6]
   11cf0:	cmp	r0, #0
   11cf4:	beq	11d28 <fputs@plt+0x974>
   11cf8:	ldrb	r0, [r8]
   11cfc:	movw	r1, #38868	; 0x97d4
   11d00:	movw	r3, #38737	; 0x9751
   11d04:	mov	r2, #10
   11d08:	movt	r1, #8
   11d0c:	movt	r3, #8
   11d10:	cmp	r0, #0
   11d14:	movw	r0, #19756	; 0x4d2c
   11d18:	movt	r0, #10
   11d1c:	movweq	r2, #15
   11d20:	ldr	r0, [r0]
   11d24:	bl	112a0 <fprintf@plt>
   11d28:	movw	r0, #19768	; 0x4d38
   11d2c:	movt	r0, #10
   11d30:	mov	r1, r0
   11d34:	ldr	r0, [r0, #16]
   11d38:	add	r0, r0, #1
   11d3c:	str	r0, [r1, #16]
   11d40:	b	11e04 <fputs@plt+0xa50>
   11d44:	mov	r2, #0
   11d48:	movw	r0, #40972	; 0xa00c
   11d4c:	movt	r0, #8
   11d50:	ldrb	r0, [r0, sl]
   11d54:	cmp	r0, #81	; 0x51
   11d58:	bgt	11d78 <fputs@plt+0x9c4>
   11d5c:	cmp	r0, #68	; 0x44
   11d60:	beq	11d98 <fputs@plt+0x9e4>
   11d64:	cmp	r0, #75	; 0x4b
   11d68:	movw	r0, #19768	; 0x4d38
   11d6c:	movt	r0, #10
   11d70:	beq	11db4 <fputs@plt+0xa00>
   11d74:	b	11dc0 <fputs@plt+0xa0c>
   11d78:	cmp	r0, #82	; 0x52
   11d7c:	beq	11da8 <fputs@plt+0x9f4>
   11d80:	cmp	r0, #88	; 0x58
   11d84:	bne	11dc0 <fputs@plt+0xa0c>
   11d88:	movw	r0, #19768	; 0x4d38
   11d8c:	movt	r0, #10
   11d90:	add	r0, r0, #8
   11d94:	b	11db4 <fputs@plt+0xa00>
   11d98:	movw	r0, #19768	; 0x4d38
   11d9c:	movt	r0, #10
   11da0:	add	r0, r0, #4
   11da4:	b	11db4 <fputs@plt+0xa00>
   11da8:	movw	r0, #19768	; 0x4d38
   11dac:	movt	r0, #10
   11db0:	add	r0, r0, #12
   11db4:	ldr	r1, [r0]
   11db8:	add	r1, r1, r2
   11dbc:	str	r1, [r0]
   11dc0:	ldrb	r0, [r5, #6]
   11dc4:	cmp	r0, #0
   11dc8:	beq	11dfc <fputs@plt+0xa48>
   11dcc:	ldrb	r0, [r8]
   11dd0:	movw	r1, #39132	; 0x98dc
   11dd4:	movw	r3, #39137	; 0x98e1
   11dd8:	mov	r2, #10
   11ddc:	movt	r1, #8
   11de0:	movt	r3, #8
   11de4:	cmp	r0, #0
   11de8:	movw	r0, #19756	; 0x4d2c
   11dec:	movt	r0, #10
   11df0:	movweq	r2, #15
   11df4:	ldr	r0, [r0]
   11df8:	bl	112a0 <fprintf@plt>
   11dfc:	mov	r0, r6
   11e00:	bl	1112c <fclose@plt>
   11e04:	mov	r4, #1
   11e08:	ldrb	r0, [r5, #1]
   11e0c:	movw	r6, #23884	; 0x5d4c
   11e10:	movt	r6, #10
   11e14:	cmp	r0, #0
   11e18:	beq	122f8 <fputs@plt+0xf44>
   11e1c:	movw	r1, #38832	; 0x97b0
   11e20:	mov	r0, r7
   11e24:	mov	r2, r9
   11e28:	movt	r1, #8
   11e2c:	bl	12c20 <fputs@plt+0x186c>
   11e30:	mov	r0, r7
   11e34:	bl	12dfc <fputs@plt+0x1a48>
   11e38:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11e3c:	cmp	r0, #0
   11e40:	beq	122f8 <fputs@plt+0xf44>
   11e44:	movw	r1, #38546	; 0x9692
   11e48:	add	r0, sp, #44	; 0x2c
   11e4c:	movt	r1, #8
   11e50:	bl	11258 <strstr@plt>
   11e54:	cmp	r0, #0
   11e58:	beq	11e70 <fputs@plt+0xabc>
   11e5c:	movw	r2, #38552	; 0x9698
   11e60:	mov	r0, r6
   11e64:	mov	r1, #1024	; 0x400
   11e68:	movt	r2, #8
   11e6c:	b	11e80 <fputs@plt+0xacc>
   11e70:	movw	r2, #38634	; 0x96ea
   11e74:	mov	r0, r6
   11e78:	mov	r1, #1024	; 0x400
   11e7c:	movt	r2, #8
   11e80:	mov	r3, r9
   11e84:	bl	11330 <snprintf@plt>
   11e88:	mov	r0, r7
   11e8c:	mov	r1, r6
   11e90:	bl	12c20 <fputs@plt+0x186c>
   11e94:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11e98:	cmp	r0, #0
   11e9c:	ble	122a8 <fputs@plt+0xef4>
   11ea0:	ldrb	r0, [r5, #6]
   11ea4:	add	r6, sp, #44	; 0x2c
   11ea8:	cmp	r0, #0
   11eac:	beq	11ecc <fputs@plt+0xb18>
   11eb0:	movw	r0, #19756	; 0x4d2c
   11eb4:	movw	r1, #38716	; 0x973c
   11eb8:	mov	r2, r6
   11ebc:	movt	r0, #10
   11ec0:	movt	r1, #8
   11ec4:	ldr	r0, [r0]
   11ec8:	bl	112a0 <fprintf@plt>
   11ecc:	movw	r1, #13307	; 0x33fb
   11ed0:	mov	r0, r6
   11ed4:	movt	r1, #9
   11ed8:	bl	11168 <fopen@plt>
   11edc:	cmp	r0, #0
   11ee0:	beq	122b4 <fputs@plt+0xf00>
   11ee4:	mov	r9, r0
   11ee8:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11eec:	cmp	r0, #1
   11ef0:	blt	12268 <fputs@plt+0xeb4>
   11ef4:	mov	r6, #0
   11ef8:	bic	r0, sl, #-2147483648	; 0x80000000
   11efc:	movw	r7, #8796	; 0x225c
   11f00:	cmp	r0, #7
   11f04:	bhi	120fc <fputs@plt+0xd48>
   11f08:	mov	r1, #12
   11f0c:	tst	r1, r4, lsl r0
   11f10:	bne	1208c <fputs@plt+0xcd8>
   11f14:	mov	r1, #48	; 0x30
   11f18:	tst	r1, r4, lsl r0
   11f1c:	bne	11f9c <fputs@plt+0xbe8>
   11f20:	mov	r1, #192	; 0xc0
   11f24:	tst	r1, r4, lsl r0
   11f28:	beq	120fc <fputs@plt+0xd48>
   11f2c:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11f30:	ldr	r1, [r0, r6, lsl #2]
   11f34:	ldr	r0, [r1, #8]
   11f38:	ldr	r3, [r1]
   11f3c:	cmp	r0, #0
   11f40:	beq	1216c <fputs@plt+0xdb8>
   11f44:	movw	r1, #25420	; 0x634c
   11f48:	movt	r1, #10
   11f4c:	b	11f64 <fputs@plt+0xbb0>
   11f50:	mov	r2, #32
   11f54:	b	11f5c <fputs@plt+0xba8>
   11f58:	mov	r2, #39	; 0x27
   11f5c:	strb	r2, [r1], #1
   11f60:	add	r0, r0, #1
   11f64:	ldrb	r2, [r0]
   11f68:	cmp	r2, #34	; 0x22
   11f6c:	beq	11f58 <fputs@plt+0xba4>
   11f70:	cmp	r2, #58	; 0x3a
   11f74:	beq	11f50 <fputs@plt+0xb9c>
   11f78:	cmp	r2, #0
   11f7c:	bne	11f5c <fputs@plt+0xba8>
   11f80:	mov	r0, #0
   11f84:	strb	r0, [r1]
   11f88:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11f8c:	ldr	r1, [r0, r6, lsl #2]
   11f90:	movw	r0, #25420	; 0x634c
   11f94:	movt	r0, #10
   11f98:	b	12170 <fputs@plt+0xdbc>
   11f9c:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11fa0:	mov	r3, #0
   11fa4:	ldr	r2, [r0, r6, lsl #2]
   11fa8:	mov	r0, #0
   11fac:	ldr	r1, [r2]
   11fb0:	cmp	r1, #0
   11fb4:	beq	12004 <fputs@plt+0xc50>
   11fb8:	movw	r2, #26476	; 0x676c
   11fbc:	movt	r2, #10
   11fc0:	b	11fd8 <fputs@plt+0xc24>
   11fc4:	strb	r3, [r2]
   11fc8:	b	11fd0 <fputs@plt+0xc1c>
   11fcc:	strh	r7, [r2], #1
   11fd0:	add	r1, r1, #1
   11fd4:	add	r2, r2, #1
   11fd8:	ldrb	r3, [r1]
   11fdc:	cmp	r3, #34	; 0x22
   11fe0:	beq	11fcc <fputs@plt+0xc18>
   11fe4:	cmp	r3, #0
   11fe8:	bne	11fc4 <fputs@plt+0xc10>
   11fec:	mov	r1, #0
   11ff0:	movw	r3, #26476	; 0x676c
   11ff4:	strb	r1, [r2]
   11ff8:	ldr	r1, [fp, #-544]	; 0xfffffde0
   11ffc:	movt	r3, #10
   12000:	ldr	r2, [r1, r6, lsl #2]
   12004:	ldr	r1, [r2, #8]
   12008:	cmp	r1, #0
   1200c:	beq	12064 <fputs@plt+0xcb0>
   12010:	movw	r0, #25420	; 0x634c
   12014:	movt	r0, #10
   12018:	b	12030 <fputs@plt+0xc7c>
   1201c:	mov	r2, #32
   12020:	b	12028 <fputs@plt+0xc74>
   12024:	mov	r2, #39	; 0x27
   12028:	strb	r2, [r0], #1
   1202c:	add	r1, r1, #1
   12030:	ldrb	r2, [r1]
   12034:	cmp	r2, #34	; 0x22
   12038:	beq	12024 <fputs@plt+0xc70>
   1203c:	cmp	r2, #58	; 0x3a
   12040:	beq	1201c <fputs@plt+0xc68>
   12044:	cmp	r2, #0
   12048:	bne	12028 <fputs@plt+0xc74>
   1204c:	mov	r1, #0
   12050:	strb	r1, [r0]
   12054:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12058:	ldr	r2, [r0, r6, lsl #2]
   1205c:	movw	r0, #25420	; 0x634c
   12060:	movt	r0, #10
   12064:	ldr	r1, [r2, #12]
   12068:	ldr	r2, [r2, #16]
   1206c:	movw	r8, #24908	; 0x614c
   12070:	movt	r8, #10
   12074:	stm	sp, {r0, r1, r2}
   12078:	movw	r2, #38747	; 0x975b
   1207c:	mov	r0, r8
   12080:	mov	r1, #512	; 0x200
   12084:	movt	r2, #8
   12088:	b	12198 <fputs@plt+0xde4>
   1208c:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12090:	ldr	r1, [r0, r6, lsl #2]
   12094:	ldr	r0, [r1, #8]
   12098:	ldr	r4, [r1]
   1209c:	cmp	r0, #0
   120a0:	beq	121a0 <fputs@plt+0xdec>
   120a4:	movw	r1, #25420	; 0x634c
   120a8:	movt	r1, #10
   120ac:	b	120c4 <fputs@plt+0xd10>
   120b0:	mov	r2, #32
   120b4:	b	120bc <fputs@plt+0xd08>
   120b8:	mov	r2, #39	; 0x27
   120bc:	strb	r2, [r1], #1
   120c0:	add	r0, r0, #1
   120c4:	ldrb	r2, [r0]
   120c8:	cmp	r2, #34	; 0x22
   120cc:	beq	120b8 <fputs@plt+0xd04>
   120d0:	cmp	r2, #58	; 0x3a
   120d4:	beq	120b0 <fputs@plt+0xcfc>
   120d8:	cmp	r2, #0
   120dc:	bne	120bc <fputs@plt+0xd08>
   120e0:	mov	r0, #0
   120e4:	movw	r7, #25420	; 0x634c
   120e8:	strb	r0, [r1]
   120ec:	ldr	r0, [fp, #-544]	; 0xfffffde0
   120f0:	movt	r7, #10
   120f4:	ldr	r1, [r0, r6, lsl #2]
   120f8:	b	121a4 <fputs@plt+0xdf0>
   120fc:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12100:	ldr	r1, [r0, r6, lsl #2]
   12104:	ldm	r1, {r4, r7}
   12108:	ldr	r0, [r1, #8]
   1210c:	cmp	r0, #0
   12110:	beq	121ec <fputs@plt+0xe38>
   12114:	movw	r1, #25420	; 0x634c
   12118:	movt	r1, #10
   1211c:	b	12134 <fputs@plt+0xd80>
   12120:	mov	r2, #32
   12124:	b	1212c <fputs@plt+0xd78>
   12128:	mov	r2, #39	; 0x27
   1212c:	strb	r2, [r1], #1
   12130:	add	r0, r0, #1
   12134:	ldrb	r2, [r0]
   12138:	cmp	r2, #34	; 0x22
   1213c:	beq	12128 <fputs@plt+0xd74>
   12140:	cmp	r2, #58	; 0x3a
   12144:	beq	12120 <fputs@plt+0xd6c>
   12148:	cmp	r2, #0
   1214c:	bne	1212c <fputs@plt+0xd78>
   12150:	mov	r0, #0
   12154:	movw	r5, #25420	; 0x634c
   12158:	strb	r0, [r1]
   1215c:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12160:	movt	r5, #10
   12164:	ldr	r1, [r0, r6, lsl #2]
   12168:	b	121f0 <fputs@plt+0xe3c>
   1216c:	mov	r0, #0
   12170:	ldr	r2, [r1, #12]
   12174:	ldr	r1, [r1, #16]
   12178:	movw	r8, #24908	; 0x614c
   1217c:	movt	r8, #10
   12180:	stm	sp, {r0, r2}
   12184:	movw	r2, #38770	; 0x9772
   12188:	str	r1, [sp, #8]
   1218c:	mov	r0, r8
   12190:	mov	r1, #512	; 0x200
   12194:	movt	r2, #8
   12198:	bl	11330 <snprintf@plt>
   1219c:	b	12248 <fputs@plt+0xe94>
   121a0:	mov	r7, #0
   121a4:	ldr	r0, [r1, #16]
   121a8:	bl	127e0 <fputs@plt+0x142c>
   121ac:	ldr	r1, [fp, #-544]	; 0xfffffde0
   121b0:	movw	r8, #24908	; 0x614c
   121b4:	mov	r3, r4
   121b8:	movt	r8, #10
   121bc:	ldr	r1, [r1, r6, lsl #2]
   121c0:	ldr	r2, [r1, #12]
   121c4:	ldr	r1, [r1, #16]
   121c8:	str	r7, [sp]
   121cc:	stmib	sp, {r0, r2}
   121d0:	movw	r2, #38794	; 0x978a
   121d4:	str	r1, [sp, #12]
   121d8:	mov	r0, r8
   121dc:	mov	r1, #512	; 0x200
   121e0:	movt	r2, #8
   121e4:	bl	11330 <snprintf@plt>
   121e8:	b	12244 <fputs@plt+0xe90>
   121ec:	mov	r5, #0
   121f0:	ldr	r0, [r1, #16]
   121f4:	bl	127e0 <fputs@plt+0x142c>
   121f8:	ldr	r1, [fp, #-544]	; 0xfffffde0
   121fc:	movw	r8, #24908	; 0x614c
   12200:	mov	r3, r4
   12204:	movt	r8, #10
   12208:	ldr	r1, [r1, r6, lsl #2]
   1220c:	ldr	r2, [r1, #12]
   12210:	ldr	r1, [r1, #16]
   12214:	str	r0, [sp, #8]
   12218:	mov	r0, r8
   1221c:	str	r7, [sp]
   12220:	str	r5, [sp, #4]
   12224:	str	r2, [sp, #12]
   12228:	movw	r2, #38789	; 0x9785
   1222c:	str	r1, [sp, #16]
   12230:	mov	r1, #512	; 0x200
   12234:	movt	r2, #8
   12238:	bl	11330 <snprintf@plt>
   1223c:	movw	r5, #16680	; 0x4128
   12240:	movt	r5, #10
   12244:	mov	r4, #1
   12248:	mov	r0, r8
   1224c:	mov	r1, r9
   12250:	bl	113b4 <fputs@plt>
   12254:	ldr	r0, [fp, #-540]	; 0xfffffde4
   12258:	add	r6, r6, #1
   1225c:	sub	r7, fp, #544	; 0x220
   12260:	cmp	r6, r0
   12264:	blt	11ef8 <fputs@plt+0xb44>
   12268:	mov	r0, r7
   1226c:	bl	12dfc <fputs@plt+0x1a48>
   12270:	ldrb	r0, [r5, #6]
   12274:	cmp	r0, #0
   12278:	beq	1229c <fputs@plt+0xee8>
   1227c:	movw	r0, #19756	; 0x4d2c
   12280:	mov	r1, #10
   12284:	mov	r2, #1
   12288:	movt	r0, #10
   1228c:	ldr	r3, [r0]
   12290:	movw	r0, #38821	; 0x97a5
   12294:	movt	r0, #8
   12298:	bl	11270 <fwrite@plt>
   1229c:	mov	r0, r9
   122a0:	bl	1112c <fclose@plt>
   122a4:	b	122f8 <fputs@plt+0xf44>
   122a8:	mov	r0, r7
   122ac:	bl	12dfc <fputs@plt+0x1a48>
   122b0:	b	122f8 <fputs@plt+0xf44>
   122b4:	ldrb	r0, [r5, #6]
   122b8:	cmp	r0, #0
   122bc:	beq	122e0 <fputs@plt+0xf2c>
   122c0:	movw	r0, #19756	; 0x4d2c
   122c4:	mov	r1, #10
   122c8:	mov	r2, #1
   122cc:	movt	r0, #10
   122d0:	ldr	r3, [r0]
   122d4:	movw	r0, #38736	; 0x9750
   122d8:	movt	r0, #8
   122dc:	bl	11270 <fwrite@plt>
   122e0:	movw	r0, #19768	; 0x4d38
   122e4:	movt	r0, #10
   122e8:	mov	r1, r0
   122ec:	ldr	r0, [r0, #16]
   122f0:	add	r0, r0, #1
   122f4:	str	r0, [r1, #16]
   122f8:	ldrb	r0, [r5, #2]
   122fc:	cmp	r0, #0
   12300:	beq	12318 <fputs@plt+0xf64>
   12304:	ldrb	r0, [r5, #5]
   12308:	cmp	r0, #0
   1230c:	bne	12318 <fputs@plt+0xf64>
   12310:	mov	r0, #1
   12314:	bl	12e58 <fputs@plt+0x1aa4>
   12318:	add	sl, sl, #1
   1231c:	cmp	sl, #8
   12320:	bcc	117f8 <fputs@plt+0x444>
   12324:	ldrb	r0, [r5, #2]
   12328:	movw	r6, #19756	; 0x4d2c
   1232c:	movt	r6, #10
   12330:	cmp	r0, #0
   12334:	beq	123b0 <fputs@plt+0xffc>
   12338:	movw	r4, #19768	; 0x4d38
   1233c:	movt	r4, #10
   12340:	ldr	r2, [r4, #16]
   12344:	cmp	r2, #0
   12348:	ldrbne	r0, [r5, #6]
   1234c:	cmpne	r0, #0
   12350:	bne	123bc <fputs@plt+0x1008>
   12354:	ldr	r0, [r6]
   12358:	ldm	r4, {r2, r3}
   1235c:	ldr	r1, [r4, #8]
   12360:	ldr	r7, [r4, #12]
   12364:	stm	sp, {r1, r7}
   12368:	movw	r1, #38248	; 0x9568
   1236c:	movt	r1, #8
   12370:	bl	112a0 <fprintf@plt>
   12374:	ldr	r3, [r6]
   12378:	movw	r0, #38312	; 0x95a8
   1237c:	mov	r1, #137	; 0x89
   12380:	mov	r2, #1
   12384:	movt	r0, #8
   12388:	bl	11270 <fwrite@plt>
   1238c:	ldrb	r0, [r5, #5]
   12390:	cmp	r0, #0
   12394:	beq	123b0 <fputs@plt+0xffc>
   12398:	ldr	r3, [r6]
   1239c:	movw	r0, #38450	; 0x9632
   123a0:	mov	r1, #72	; 0x48
   123a4:	mov	r2, #1
   123a8:	movt	r0, #8
   123ac:	bl	11270 <fwrite@plt>
   123b0:	mov	r0, #0
   123b4:	sub	sp, fp, #28
   123b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123bc:	movw	r0, #19760	; 0x4d30
   123c0:	movw	r1, #38195	; 0x9533
   123c4:	movt	r0, #10
   123c8:	movt	r1, #8
   123cc:	ldr	r0, [r0]
   123d0:	bl	112a0 <fprintf@plt>
   123d4:	b	12354 <fputs@plt+0xfa0>
   123d8:	movw	r0, #19760	; 0x4d30
   123dc:	mov	r1, #34	; 0x22
   123e0:	movt	r0, #10
   123e4:	ldr	r3, [r0]
   123e8:	movw	r0, #38160	; 0x9510
   123ec:	movt	r0, #8
   123f0:	mov	r2, #1
   123f4:	bl	11270 <fwrite@plt>
   123f8:	mov	r0, #1
   123fc:	bl	1139c <exit@plt>
   12400:	mov	r0, #1
   12404:	bl	124a0 <fputs@plt+0x10ec>
   12408:	mov	r0, #0
   1240c:	bl	124a0 <fputs@plt+0x10ec>
   12410:	movw	r4, #19760	; 0x4d30
   12414:	movw	r0, #37822	; 0x93be
   12418:	mov	r1, #28
   1241c:	mov	r2, #1
   12420:	movt	r4, #10
   12424:	movt	r0, #8
   12428:	ldr	r3, [r4]
   1242c:	bl	11270 <fwrite@plt>
   12430:	ldrb	r0, [r7, #1]
   12434:	cmp	r0, #0
   12438:	movwne	r0, #16680	; 0x4128
   1243c:	movtne	r0, #10
   12440:	ldrbne	r0, [r0, #5]
   12444:	cmpne	r0, #0
   12448:	beq	12464 <fputs@plt+0x10b0>
   1244c:	ldr	r3, [r4]
   12450:	movw	r0, #37851	; 0x93db
   12454:	mov	r1, #48	; 0x30
   12458:	mov	r2, #1
   1245c:	movt	r0, #8
   12460:	bl	11270 <fwrite@plt>
   12464:	ldr	r0, [r4]
   12468:	movw	r1, #37900	; 0x940c
   1246c:	movw	r2, #19788	; 0x4d4c
   12470:	movt	r1, #8
   12474:	movt	r2, #10
   12478:	bl	112a0 <fprintf@plt>
   1247c:	mov	r0, #1
   12480:	bl	1139c <exit@plt>
   12484:	movw	r0, #19760	; 0x4d30
   12488:	mov	r1, #33	; 0x21
   1248c:	movt	r0, #10
   12490:	ldr	r3, [r0]
   12494:	movw	r0, #37996	; 0x946c
   12498:	movt	r0, #8
   1249c:	b	123f0 <fputs@plt+0x103c>
   124a0:	push	{fp, lr}
   124a4:	mov	fp, sp
   124a8:	movw	r5, #19760	; 0x4d30
   124ac:	mov	r4, r0
   124b0:	movw	r1, #39485	; 0x9a3d
   124b4:	movw	r2, #37990	; 0x9466
   124b8:	movt	r5, #10
   124bc:	movt	r1, #8
   124c0:	movt	r2, #8
   124c4:	ldr	r0, [r5]
   124c8:	bl	112a0 <fprintf@plt>
   124cc:	ldr	r3, [r5]
   124d0:	movw	r0, #39530	; 0x9a6a
   124d4:	mov	r1, #53	; 0x35
   124d8:	mov	r2, #1
   124dc:	movt	r0, #8
   124e0:	bl	11270 <fwrite@plt>
   124e4:	ldr	r3, [r5]
   124e8:	movw	r0, #39584	; 0x9aa0
   124ec:	mov	r1, #235	; 0xeb
   124f0:	mov	r2, #1
   124f4:	movt	r0, #8
   124f8:	bl	11270 <fwrite@plt>
   124fc:	ldr	r0, [r5]
   12500:	movw	r1, #39820	; 0x9b8c
   12504:	movw	r2, #19788	; 0x4d4c
   12508:	movt	r1, #8
   1250c:	movt	r2, #10
   12510:	bl	112a0 <fprintf@plt>
   12514:	ldr	r3, [r5]
   12518:	movw	r0, #39871	; 0x9bbf
   1251c:	mov	r1, #47	; 0x2f
   12520:	mov	r2, #1
   12524:	movt	r0, #8
   12528:	bl	11270 <fwrite@plt>
   1252c:	ldr	r3, [r5]
   12530:	movw	r0, #39919	; 0x9bef
   12534:	mov	r1, #56	; 0x38
   12538:	mov	r2, #1
   1253c:	movt	r0, #8
   12540:	bl	11270 <fwrite@plt>
   12544:	ldr	r3, [r5]
   12548:	movw	r0, #39976	; 0x9c28
   1254c:	mov	r1, #58	; 0x3a
   12550:	mov	r2, #1
   12554:	movt	r0, #8
   12558:	bl	11270 <fwrite@plt>
   1255c:	ldr	r3, [r5]
   12560:	movw	r0, #40035	; 0x9c63
   12564:	mov	r1, #84	; 0x54
   12568:	mov	r2, #1
   1256c:	movt	r0, #8
   12570:	bl	11270 <fwrite@plt>
   12574:	ldr	r3, [r5]
   12578:	movw	r0, #40120	; 0x9cb8
   1257c:	mov	r1, #69	; 0x45
   12580:	mov	r2, #1
   12584:	movt	r0, #8
   12588:	bl	11270 <fwrite@plt>
   1258c:	ldr	r3, [r5]
   12590:	movw	r0, #40190	; 0x9cfe
   12594:	mov	r1, #68	; 0x44
   12598:	mov	r2, #1
   1259c:	movt	r0, #8
   125a0:	bl	11270 <fwrite@plt>
   125a4:	ldr	r3, [r5]
   125a8:	movw	r0, #40259	; 0x9d43
   125ac:	mov	r1, #73	; 0x49
   125b0:	mov	r2, #1
   125b4:	movt	r0, #8
   125b8:	bl	11270 <fwrite@plt>
   125bc:	ldr	r3, [r5]
   125c0:	movw	r0, #40333	; 0x9d8d
   125c4:	mov	r1, #61	; 0x3d
   125c8:	mov	r2, #1
   125cc:	movt	r0, #8
   125d0:	bl	11270 <fwrite@plt>
   125d4:	ldr	r3, [r5]
   125d8:	movw	r0, #40395	; 0x9dcb
   125dc:	mov	r1, #90	; 0x5a
   125e0:	mov	r2, #1
   125e4:	movt	r0, #8
   125e8:	bl	11270 <fwrite@plt>
   125ec:	ldr	r3, [r5]
   125f0:	movw	r0, #40486	; 0x9e26
   125f4:	mov	r1, #46	; 0x2e
   125f8:	mov	r2, #1
   125fc:	movt	r0, #8
   12600:	bl	11270 <fwrite@plt>
   12604:	ldr	r3, [r5]
   12608:	movw	r0, #40533	; 0x9e55
   1260c:	mov	r1, #77	; 0x4d
   12610:	mov	r2, #1
   12614:	movt	r0, #8
   12618:	bl	11270 <fwrite@plt>
   1261c:	ldr	r3, [r5]
   12620:	movw	r0, #40611	; 0x9ea3
   12624:	mov	r1, #51	; 0x33
   12628:	mov	r2, #1
   1262c:	movt	r0, #8
   12630:	bl	11270 <fwrite@plt>
   12634:	ldr	r3, [r5]
   12638:	movw	r0, #40663	; 0x9ed7
   1263c:	mov	r1, #70	; 0x46
   12640:	mov	r2, #1
   12644:	movt	r0, #8
   12648:	bl	11270 <fwrite@plt>
   1264c:	ldr	r3, [r5]
   12650:	movw	r0, #40734	; 0x9f1e
   12654:	mov	r1, #87	; 0x57
   12658:	mov	r2, #1
   1265c:	movt	r0, #8
   12660:	bl	11270 <fwrite@plt>
   12664:	ldr	r3, [r5]
   12668:	movw	r0, #40822	; 0x9f76
   1266c:	mov	r1, #54	; 0x36
   12670:	mov	r2, #1
   12674:	movt	r0, #8
   12678:	bl	11270 <fwrite@plt>
   1267c:	mov	r0, r4
   12680:	bl	1139c <exit@plt>
   12684:	bx	lr
   12688:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1268c:	add	fp, sp, #28
   12690:	sub	sp, sp, #36	; 0x24
   12694:	movw	r0, #16680	; 0x4128
   12698:	movt	r0, #10
   1269c:	ldrb	r1, [r0, #3]
   126a0:	ldrb	r0, [r0, #6]
   126a4:	orrs	r0, r0, r1
   126a8:	beq	126cc <fputs@plt+0x1318>
   126ac:	movw	r0, #19756	; 0x4d2c
   126b0:	mov	r1, #22
   126b4:	mov	r2, #1
   126b8:	movt	r0, #10
   126bc:	ldr	r3, [r0]
   126c0:	movw	r0, #39194	; 0x991a
   126c4:	movt	r0, #8
   126c8:	bl	11270 <fwrite@plt>
   126cc:	movw	r6, #38711	; 0x9737
   126d0:	movw	r8, #39342	; 0x99ae
   126d4:	movw	r4, #40944	; 0x9ff0
   126d8:	mov	r7, #0
   126dc:	add	r5, sp, #12
   126e0:	movt	r6, #8
   126e4:	movt	r8, #8
   126e8:	movt	r4, #8
   126ec:	movw	r0, #40880	; 0x9fb0
   126f0:	movw	r1, #39374	; 0x99ce
   126f4:	add	r9, sp, #20
   126f8:	movt	r0, #8
   126fc:	movt	r1, #8
   12700:	ldr	sl, [r0, r7, lsl #2]
   12704:	mov	r0, r9
   12708:	mov	r2, sl
   1270c:	bl	12c20 <fputs@plt+0x186c>
   12710:	mov	r0, r9
   12714:	bl	12dfc <fputs@plt+0x1a48>
   12718:	ldr	r0, [sp, #24]
   1271c:	str	r7, [sp, #8]
   12720:	cmp	r0, #0
   12724:	beq	127b4 <fputs@plt+0x1400>
   12728:	movw	r7, #38547	; 0x9693
   1272c:	mvn	r9, #0
   12730:	movt	r7, #8
   12734:	b	12748 <fputs@plt+0x1394>
   12738:	movw	r1, #39334	; 0x99a6
   1273c:	mov	r0, r5
   12740:	movt	r1, #8
   12744:	b	12780 <fputs@plt+0x13cc>
   12748:	mov	r0, r7
   1274c:	mov	r1, r6
   12750:	bl	11390 <strcmp@plt>
   12754:	cmp	r0, #0
   12758:	bne	12774 <fputs@plt+0x13c0>
   1275c:	movw	r1, #38547	; 0x9693
   12760:	mov	r0, r7
   12764:	movt	r1, #8
   12768:	bl	11390 <strcmp@plt>
   1276c:	cmp	r0, #0
   12770:	beq	12738 <fputs@plt+0x1384>
   12774:	movw	r1, #6694	; 0x1a26
   12778:	mov	r0, r5
   1277c:	movt	r1, #9
   12780:	mov	r2, #8
   12784:	bl	111a4 <rb_strlcpy@plt>
   12788:	mov	r0, #0
   1278c:	mov	r1, r8
   12790:	mov	r2, sl
   12794:	mov	r3, r7
   12798:	str	r5, [sp]
   1279c:	bl	12afc <fputs@plt+0x1748>
   127a0:	ldr	r7, [r4, -r9, lsl #2]
   127a4:	sub	r9, r9, #1
   127a8:	cmn	r9, #7
   127ac:	bne	12748 <fputs@plt+0x1394>
   127b0:	b	127c8 <fputs@plt+0x1414>
   127b4:	movw	r1, #39241	; 0x9949
   127b8:	mov	r0, #0
   127bc:	mov	r2, sl
   127c0:	movt	r1, #8
   127c4:	bl	12afc <fputs@plt+0x1748>
   127c8:	ldr	r7, [sp, #8]
   127cc:	add	r7, r7, #2
   127d0:	cmp	r7, #8
   127d4:	subcs	sp, fp, #28
   127d8:	popcs	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127dc:	b	126ec <fputs@plt+0x1338>
   127e0:	push	{r4, sl, fp, lr}
   127e4:	add	fp, sp, #8
   127e8:	sub	sp, sp, #24
   127ec:	mov	r1, #0
   127f0:	mov	r2, #10
   127f4:	mov	r4, #0
   127f8:	bl	11228 <strtol@plt>
   127fc:	str	r0, [fp, #-12]
   12800:	sub	r0, fp, #12
   12804:	bl	11348 <gmtime@plt>
   12808:	cmp	r0, #0
   1280c:	beq	12850 <fputs@plt+0x149c>
   12810:	ldmib	r0, {r1, r2, r3, r4}
   12814:	ldr	r0, [r0, #20]
   12818:	add	r4, r4, #1
   1281c:	str	r2, [sp, #8]
   12820:	movw	r2, #38849	; 0x97c1
   12824:	str	r1, [sp, #12]
   12828:	movw	r1, #1900	; 0x76c
   1282c:	str	r3, [sp, #4]
   12830:	str	r4, [sp]
   12834:	movw	r4, #26444	; 0x674c
   12838:	add	r3, r0, r1
   1283c:	movt	r2, #8
   12840:	mov	r1, #32
   12844:	movt	r4, #10
   12848:	mov	r0, r4
   1284c:	bl	11330 <snprintf@plt>
   12850:	mov	r0, r4
   12854:	sub	sp, fp, #8
   12858:	pop	{r4, sl, fp, pc}
   1285c:	push	{r4, r5, fp, lr}
   12860:	add	fp, sp, #8
   12864:	cmp	r0, #0
   12868:	beq	12880 <fputs@plt+0x14cc>
   1286c:	mov	r4, r0
   12870:	movw	r0, #27500	; 0x6b6c
   12874:	movt	r0, #10
   12878:	str	r4, [r0]
   1287c:	b	12898 <fputs@plt+0x14e4>
   12880:	movw	r0, #27500	; 0x6b6c
   12884:	movt	r0, #10
   12888:	ldr	r4, [r0]
   1288c:	cmp	r4, #0
   12890:	moveq	r0, #0
   12894:	popeq	{r4, r5, fp, pc}
   12898:	ldrb	r1, [r4]
   1289c:	mov	r0, #0
   128a0:	cmp	r1, #34	; 0x22
   128a4:	bne	1292c <fputs@plt+0x1578>
   128a8:	mov	r0, r4
   128ac:	mov	r1, #44	; 0x2c
   128b0:	bl	11144 <strchr@plt>
   128b4:	add	r5, r4, #1
   128b8:	b	128d8 <fputs@plt+0x1524>
   128bc:	ldrb	r2, [r0, #-1]
   128c0:	add	r1, r0, #1
   128c4:	cmp	r2, #34	; 0x22
   128c8:	beq	12914 <fputs@plt+0x1560>
   128cc:	mov	r0, r1
   128d0:	mov	r1, #44	; 0x2c
   128d4:	bl	11144 <strchr@plt>
   128d8:	cmp	r0, #0
   128dc:	bne	128bc <fputs@plt+0x1508>
   128e0:	mov	r0, r4
   128e4:	bl	111f8 <strlen@plt>
   128e8:	movw	r2, #27500	; 0x6b6c
   128ec:	mov	r1, r0
   128f0:	mov	r0, #0
   128f4:	movt	r2, #10
   128f8:	str	r0, [r2]
   128fc:	ldrb	r2, [r4, r1]
   12900:	cmp	r2, #34	; 0x22
   12904:	popne	{r4, r5, fp, pc}
   12908:	mov	r0, #0
   1290c:	strb	r0, [r4, r1]
   12910:	b	12928 <fputs@plt+0x1574>
   12914:	movw	r2, #27500	; 0x6b6c
   12918:	movt	r2, #10
   1291c:	str	r1, [r2]
   12920:	mov	r1, #0
   12924:	strb	r1, [r0, #-1]
   12928:	mov	r0, r5
   1292c:	pop	{r4, r5, fp, pc}
   12930:	push	{r4, sl, fp, lr}
   12934:	add	fp, sp, #8
   12938:	sub	sp, sp, #4224	; 0x1080
   1293c:	movw	r1, #35624	; 0x8b28
   12940:	movt	r1, #10
   12944:	str	r0, [r1]
   12948:	movw	r0, #40980	; 0xa014
   1294c:	movt	r0, #8
   12950:	bl	11138 <getenv@plt>
   12954:	cmp	r0, #0
   12958:	beq	12968 <fputs@plt+0x15b4>
   1295c:	mov	r1, r0
   12960:	add	r0, sp, #128	; 0x80
   12964:	b	12974 <fputs@plt+0x15c0>
   12968:	movw	r1, #40993	; 0xa021
   1296c:	add	r0, sp, #128	; 0x80
   12970:	movt	r1, #8
   12974:	mov	r2, #4096	; 0x1000
   12978:	bl	111a4 <rb_strlcpy@plt>
   1297c:	movw	r4, #35620	; 0x8b24
   12980:	add	r0, sp, #128	; 0x80
   12984:	movt	r4, #10
   12988:	mov	r1, r4
   1298c:	bl	219e4 <fputs@plt+0x10630>
   12990:	cmp	r0, #0
   12994:	beq	129b4 <fputs@plt+0x1600>
   12998:	ldr	r0, [r4]
   1299c:	bl	1e8b0 <fputs@plt+0xd4fc>
   129a0:	movw	r2, #41018	; 0xa03a
   129a4:	mov	r3, r0
   129a8:	mov	r4, sp
   129ac:	movt	r2, #8
   129b0:	b	129e4 <fputs@plt+0x1630>
   129b4:	add	r0, sp, #128	; 0x80
   129b8:	mov	r1, #2
   129bc:	bl	111d4 <access@plt>
   129c0:	cmp	r0, #0
   129c4:	beq	12a04 <fputs@plt+0x1650>
   129c8:	bl	113a8 <__errno_location@plt>
   129cc:	ldr	r0, [r0]
   129d0:	bl	110a8 <strerror@plt>
   129d4:	movw	r2, #41053	; 0xa05d
   129d8:	mov	r3, r0
   129dc:	mov	r4, sp
   129e0:	movt	r2, #8
   129e4:	mov	r0, r4
   129e8:	mov	r1, #128	; 0x80
   129ec:	bl	11330 <snprintf@plt>
   129f0:	mov	r0, r4
   129f4:	bl	12a0c <fputs@plt+0x1658>
   129f8:	mvn	r0, #0
   129fc:	sub	sp, fp, #8
   12a00:	pop	{r4, sl, fp, pc}
   12a04:	mov	r0, #0
   12a08:	b	129fc <fputs@plt+0x1648>
   12a0c:	sub	sp, sp, #12
   12a10:	push	{r4, r5, r6, r7, fp, lr}
   12a14:	add	fp, sp, #16
   12a18:	sub	sp, sp, #260	; 0x104
   12a1c:	movw	r5, #35624	; 0x8b28
   12a20:	mov	ip, r0
   12a24:	add	r0, fp, #8
   12a28:	stm	r0, {r1, r2, r3}
   12a2c:	movt	r5, #10
   12a30:	ldr	r0, [r5]
   12a34:	cmp	r0, #0
   12a38:	beq	12a74 <fputs@plt+0x16c0>
   12a3c:	add	r4, sp, #4
   12a40:	add	r3, fp, #8
   12a44:	mov	r1, #256	; 0x100
   12a48:	mov	r2, ip
   12a4c:	mov	r0, r4
   12a50:	str	r3, [sp]
   12a54:	bl	11120 <vsnprintf@plt>
   12a58:	ldr	r1, [r5]
   12a5c:	mov	r0, r4
   12a60:	blx	r1
   12a64:	sub	sp, fp, #16
   12a68:	pop	{r4, r5, r6, r7, fp, lr}
   12a6c:	add	sp, sp, #12
   12a70:	bx	lr
   12a74:	mov	r0, #1
   12a78:	bl	1139c <exit@plt>
   12a7c:	movw	r0, #35620	; 0x8b24
   12a80:	movt	r0, #10
   12a84:	ldr	r0, [r0]
   12a88:	cmp	r0, #0
   12a8c:	bxeq	lr
   12a90:	b	20794 <fputs@plt+0xf3e0>
   12a94:	push	{r4, sl, fp, lr}
   12a98:	add	fp, sp, #8
   12a9c:	mov	r4, r0
   12aa0:	bl	111f8 <strlen@plt>
   12aa4:	mov	r1, r0
   12aa8:	mov	r0, #0
   12aac:	cmp	r0, r1, lsr #10
   12ab0:	popne	{r4, sl, fp, pc}
   12ab4:	movw	r0, #28542	; 0x6f7e
   12ab8:	mov	r1, #39	; 0x27
   12abc:	movt	r0, #10
   12ac0:	b	12ad4 <fputs@plt+0x1720>
   12ac4:	strb	r1, [r0], #1
   12ac8:	ldrb	r2, [r4]
   12acc:	strb	r2, [r0], #1
   12ad0:	add	r4, r4, #1
   12ad4:	ldrb	r2, [r4]
   12ad8:	cmp	r2, #39	; 0x27
   12adc:	beq	12ac4 <fputs@plt+0x1710>
   12ae0:	cmp	r2, #0
   12ae4:	bne	12acc <fputs@plt+0x1718>
   12ae8:	mov	r1, #0
   12aec:	strb	r1, [r0]
   12af0:	movw	r0, #28542	; 0x6f7e
   12af4:	movt	r0, #10
   12af8:	pop	{r4, sl, fp, pc}
   12afc:	sub	sp, sp, #8
   12b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b04:	add	fp, sp, #28
   12b08:	sub	sp, sp, #12
   12b0c:	mov	r7, r1
   12b10:	mov	r4, r0
   12b14:	movw	r0, #30590	; 0x777e
   12b18:	str	r3, [fp, #12]
   12b1c:	str	r2, [fp, #8]
   12b20:	add	r3, fp, #8
   12b24:	mov	r1, #2048	; 0x800
   12b28:	movt	r0, #10
   12b2c:	mov	r2, r7
   12b30:	str	r3, [sp, #8]
   12b34:	bl	12e88 <fputs@plt+0x1ad4>
   12b38:	cmp	r0, #2048	; 0x800
   12b3c:	bcc	12b4c <fputs@plt+0x1798>
   12b40:	movw	r0, #41098	; 0xa08a
   12b44:	movt	r0, #8
   12b48:	bl	12a0c <fputs@plt+0x1658>
   12b4c:	movw	r8, #35620	; 0x8b24
   12b50:	movw	r5, #11264	; 0x2c00
   12b54:	cmp	r4, #0
   12b58:	movw	r1, #30590	; 0x777e
   12b5c:	add	r9, sp, #4
   12b60:	mov	r3, r4
   12b64:	movt	r8, #10
   12b68:	movt	r5, #1
   12b6c:	movt	r1, #10
   12b70:	str	r9, [sp]
   12b74:	ldr	r0, [r8]
   12b78:	moveq	r5, r4
   12b7c:	mov	r2, r5
   12b80:	bl	1e418 <fputs@plt+0xd064>
   12b84:	cmp	r0, #0
   12b88:	beq	12bf0 <fputs@plt+0x183c>
   12b8c:	cmp	r0, #5
   12b90:	bne	12be0 <fputs@plt+0x182c>
   12b94:	movw	sl, #41248	; 0xa120
   12b98:	movw	r7, #30590	; 0x777e
   12b9c:	mov	r6, #0
   12ba0:	movt	sl, #7
   12ba4:	movt	r7, #10
   12ba8:	mov	r0, #0
   12bac:	mov	r1, sl
   12bb0:	bl	1109c <rb_sleep@plt>
   12bb4:	ldr	r0, [r8]
   12bb8:	mov	r1, r7
   12bbc:	mov	r2, r5
   12bc0:	mov	r3, r4
   12bc4:	str	r9, [sp]
   12bc8:	bl	1e418 <fputs@plt+0xd064>
   12bcc:	cmp	r0, #0
   12bd0:	beq	12bf0 <fputs@plt+0x183c>
   12bd4:	add	r6, r6, #1
   12bd8:	cmp	r6, #4
   12bdc:	bls	12ba8 <fputs@plt+0x17f4>
   12be0:	ldr	r1, [sp, #4]
   12be4:	movw	r0, #41145	; 0xa0b9
   12be8:	movt	r0, #8
   12bec:	bl	12a0c <fputs@plt+0x1658>
   12bf0:	sub	sp, fp, #28
   12bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bf8:	add	sp, sp, #8
   12bfc:	bx	lr
   12c00:	push	{fp, lr}
   12c04:	mov	fp, sp
   12c08:	mov	r3, r0
   12c0c:	mov	r0, r1
   12c10:	mov	r1, r2
   12c14:	blx	r3
   12c18:	mov	r0, #0
   12c1c:	pop	{fp, pc}
   12c20:	sub	sp, sp, #8
   12c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c28:	add	fp, sp, #28
   12c2c:	sub	sp, sp, #28
   12c30:	mov	r7, r1
   12c34:	mov	r4, r0
   12c38:	movw	r0, #32638	; 0x7f7e
   12c3c:	str	r3, [fp, #12]
   12c40:	str	r2, [fp, #8]
   12c44:	add	r3, fp, #8
   12c48:	mov	r1, #2048	; 0x800
   12c4c:	movt	r0, #10
   12c50:	mov	r2, r7
   12c54:	str	r3, [sp, #24]
   12c58:	bl	12e88 <fputs@plt+0x1ad4>
   12c5c:	cmp	r0, #2048	; 0x800
   12c60:	bcc	12c70 <fputs@plt+0x18bc>
   12c64:	movw	r0, #41098	; 0xa08a
   12c68:	movt	r0, #8
   12c6c:	bl	12a0c <fputs@plt+0x1658>
   12c70:	movw	r0, #35620	; 0x8b24
   12c74:	add	r1, sp, #20
   12c78:	add	r5, r4, #4
   12c7c:	add	r7, r4, #8
   12c80:	add	r2, sp, #16
   12c84:	movt	r0, #10
   12c88:	str	r1, [sp, #4]
   12c8c:	movw	r1, #32638	; 0x7f7e
   12c90:	mov	r3, r5
   12c94:	str	r7, [sp]
   12c98:	ldr	r0, [r0]
   12c9c:	movt	r1, #10
   12ca0:	bl	1edf8 <fputs@plt+0xda44>
   12ca4:	cmp	r0, #0
   12ca8:	beq	12d24 <fputs@plt+0x1970>
   12cac:	cmp	r0, #5
   12cb0:	bne	12d14 <fputs@plt+0x1960>
   12cb4:	movw	r8, #41248	; 0xa120
   12cb8:	movw	r9, #32638	; 0x7f7e
   12cbc:	mov	sl, #0
   12cc0:	add	r6, sp, #16
   12cc4:	movt	r8, #7
   12cc8:	movt	r9, #10
   12ccc:	mov	r0, #0
   12cd0:	mov	r1, r8
   12cd4:	bl	1109c <rb_sleep@plt>
   12cd8:	movw	r0, #35620	; 0x8b24
   12cdc:	add	r1, sp, #20
   12ce0:	mov	r2, r6
   12ce4:	mov	r3, r5
   12ce8:	str	r7, [sp]
   12cec:	movt	r0, #10
   12cf0:	str	r1, [sp, #4]
   12cf4:	mov	r1, r9
   12cf8:	ldr	r0, [r0]
   12cfc:	bl	1edf8 <fputs@plt+0xda44>
   12d00:	cmp	r0, #0
   12d04:	beq	12d24 <fputs@plt+0x1970>
   12d08:	add	sl, sl, #1
   12d0c:	cmp	sl, #4
   12d10:	bls	12ccc <fputs@plt+0x1918>
   12d14:	ldr	r1, [sp, #20]
   12d18:	movw	r0, #41145	; 0xa0b9
   12d1c:	movt	r0, #8
   12d20:	bl	12a0c <fputs@plt+0x1658>
   12d24:	ldr	r0, [sp, #16]
   12d28:	str	r0, [r4, #12]
   12d2c:	ldr	r5, [r4, #4]
   12d30:	cmp	r5, #0
   12d34:	beq	12de0 <fputs@plt+0x1a2c>
   12d38:	ldr	r7, [r7]
   12d3c:	lsl	r1, r5, #2
   12d40:	mov	r0, #1
   12d44:	bl	1115c <calloc@plt>
   12d48:	cmp	r0, #0
   12d4c:	beq	12df8 <fputs@plt+0x1a44>
   12d50:	cmp	r5, #1
   12d54:	str	r0, [r4]
   12d58:	str	r5, [sp, #12]
   12d5c:	blt	12de8 <fputs@plt+0x1a34>
   12d60:	lsl	sl, r7, #2
   12d64:	bic	r0, r7, r7, asr #31
   12d68:	mov	r6, #0
   12d6c:	mov	r8, r7
   12d70:	lsl	r9, r0, #2
   12d74:	mov	r5, sl
   12d78:	mov	r0, #1
   12d7c:	mov	r1, sl
   12d80:	bl	1115c <calloc@plt>
   12d84:	cmp	r0, #0
   12d88:	beq	12df8 <fputs@plt+0x1a44>
   12d8c:	ldr	r1, [r4]
   12d90:	cmp	r7, #1
   12d94:	str	r0, [r1, r6, lsl #2]
   12d98:	blt	12dc8 <fputs@plt+0x1a14>
   12d9c:	mov	r0, #0
   12da0:	ldr	r2, [sp, #16]
   12da4:	ldr	r1, [r4]
   12da8:	add	r2, r2, r5
   12dac:	ldr	r1, [r1, r6, lsl #2]
   12db0:	ldr	r2, [r2, r0, lsl #2]
   12db4:	str	r2, [r1, r0, lsl #2]
   12db8:	add	r0, r0, #1
   12dbc:	cmp	r7, r0
   12dc0:	bne	12da0 <fputs@plt+0x19ec>
   12dc4:	add	r8, r7, r8
   12dc8:	ldr	r0, [sp, #12]
   12dcc:	add	r6, r6, #1
   12dd0:	add	r5, r5, r9
   12dd4:	cmp	r6, r0
   12dd8:	blt	12d78 <fputs@plt+0x19c4>
   12ddc:	b	12de8 <fputs@plt+0x1a34>
   12de0:	mov	r0, #0
   12de4:	str	r0, [r4]
   12de8:	sub	sp, fp, #28
   12dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12df0:	add	sp, sp, #8
   12df4:	bx	lr
   12df8:	bl	1127c <rb_outofmemory@plt>
   12dfc:	push	{r4, r5, fp, lr}
   12e00:	add	fp, sp, #8
   12e04:	mov	r4, r0
   12e08:	ldr	r0, [r0]
   12e0c:	ldr	r2, [r4, #4]
   12e10:	cmp	r2, #1
   12e14:	blt	12e40 <fputs@plt+0x1a8c>
   12e18:	mov	r5, #0
   12e1c:	ldr	r1, [r0, r5, lsl #2]
   12e20:	cmp	r1, #0
   12e24:	beq	12e34 <fputs@plt+0x1a80>
   12e28:	mov	r0, r1
   12e2c:	bl	111b0 <free@plt>
   12e30:	ldm	r4, {r0, r2}
   12e34:	add	r5, r5, #1
   12e38:	cmp	r5, r2
   12e3c:	blt	12e1c <fputs@plt+0x1a68>
   12e40:	cmp	r0, #0
   12e44:	beq	12e4c <fputs@plt+0x1a98>
   12e48:	bl	111b0 <free@plt>
   12e4c:	ldr	r0, [r4, #12]
   12e50:	pop	{r4, r5, fp, lr}
   12e54:	b	1f190 <fputs@plt+0xdddc>
   12e58:	cmp	r0, #1
   12e5c:	beq	12e78 <fputs@plt+0x1ac4>
   12e60:	cmp	r0, #0
   12e64:	bxne	lr
   12e68:	movw	r1, #41183	; 0xa0df
   12e6c:	mov	r0, #0
   12e70:	movt	r1, #8
   12e74:	b	12afc <fputs@plt+0x1748>
   12e78:	movw	r1, #41201	; 0xa0f1
   12e7c:	mov	r0, #0
   12e80:	movt	r1, #8
   12e84:	b	12afc <fputs@plt+0x1748>
   12e88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e8c:	add	fp, sp, #28
   12e90:	sub	sp, sp, #4
   12e94:	sub	r8, r1, #1
   12e98:	mov	r4, r0
   12e9c:	mov	ip, #0
   12ea0:	cmp	r8, #1
   12ea4:	blt	13358 <fputs@plt+0x1fa4>
   12ea8:	ldrb	r0, [r2]
   12eac:	cmp	r0, #0
   12eb0:	beq	13358 <fputs@plt+0x1fa4>
   12eb4:	movw	r9, #34686	; 0x877e
   12eb8:	mov	lr, r3
   12ebc:	mov	r6, #0
   12ec0:	movt	r9, #10
   12ec4:	b	13214 <fputs@plt+0x1e60>
   12ec8:	cmp	r1, #37	; 0x25
   12ecc:	beq	13334 <fputs@plt+0x1f80>
   12ed0:	cmp	r1, #81	; 0x51
   12ed4:	bne	130cc <fputs@plt+0x1d18>
   12ed8:	ldr	r0, [lr], #4
   12edc:	cmp	r0, #0
   12ee0:	beq	1333c <fputs@plt+0x1f88>
   12ee4:	mov	r5, lr
   12ee8:	bl	12a94 <fputs@plt+0x16e0>
   12eec:	mov	ip, #0
   12ef0:	ldrb	r1, [r0]
   12ef4:	cmp	r1, #0
   12ef8:	strb	r1, [r4]
   12efc:	beq	12f14 <fputs@plt+0x1b60>
   12f00:	add	r6, r6, #1
   12f04:	add	r0, r0, #1
   12f08:	add	r4, r4, #1
   12f0c:	cmp	r6, r8
   12f10:	blt	12ef0 <fputs@plt+0x1b3c>
   12f14:	mov	lr, r5
   12f18:	b	1333c <fputs@plt+0x1f88>
   12f1c:	cmp	r1, #117	; 0x75
   12f20:	bne	130dc <fputs@plt+0x1d28>
   12f24:	ldr	r1, [lr], #4
   12f28:	cmp	r1, #0
   12f2c:	beq	1320c <fputs@plt+0x1e58>
   12f30:	mov	r0, #0
   12f34:	movw	r2, #19923	; 0x4dd3
   12f38:	movw	r5, #41220	; 0xa104
   12f3c:	movt	r2, #4194	; 0x1062
   12f40:	movt	r5, #8
   12f44:	umull	r2, r3, r1, r2
   12f48:	lsr	r2, r3, #6
   12f4c:	movw	r3, #64536	; 0xfc18
   12f50:	movt	r3, #65535	; 0xffff
   12f54:	mla	r3, r2, r3, r1
   12f58:	ldr	r3, [r5, r3, lsl #2]
   12f5c:	ldrb	r7, [r3]
   12f60:	cmp	r7, #0
   12f64:	strb	r7, [r9, r0]
   12f68:	beq	12f88 <fputs@plt+0x1bd4>
   12f6c:	add	r3, r3, #1
   12f70:	ldrb	r5, [r3], #1
   12f74:	add	r7, r9, r0
   12f78:	add	r0, r0, #1
   12f7c:	cmp	r5, #0
   12f80:	strb	r5, [r7, #1]
   12f84:	bne	12f70 <fputs@plt+0x1bbc>
   12f88:	lsr	r1, r1, #3
   12f8c:	cmp	r1, #124	; 0x7c
   12f90:	mov	r1, r2
   12f94:	bhi	12f34 <fputs@plt+0x1b80>
   12f98:	add	r1, r9, r0
   12f9c:	sub	r0, r0, #1
   12fa0:	ldrb	r1, [r1, #-1]
   12fa4:	cmp	r1, #48	; 0x30
   12fa8:	beq	12f98 <fputs@plt+0x1be4>
   12fac:	cmn	r0, #1
   12fb0:	beq	1333c <fputs@plt+0x1f88>
   12fb4:	add	r1, r9, r0
   12fb8:	mov	r2, #0
   12fbc:	ldrb	r3, [r1, -r2]
   12fc0:	strb	r3, [r4, r2]
   12fc4:	add	r3, r6, r2
   12fc8:	add	r7, r3, #1
   12fcc:	add	r3, r2, #1
   12fd0:	cmp	r7, r8
   12fd4:	bge	13200 <fputs@plt+0x1e4c>
   12fd8:	cmp	r0, r2
   12fdc:	mov	r2, r3
   12fe0:	bne	12fbc <fputs@plt+0x1c08>
   12fe4:	b	13200 <fputs@plt+0x1e4c>
   12fe8:	cmp	r1, #108	; 0x6c
   12fec:	bne	1336c <fputs@plt+0x1fb8>
   12ff0:	ldrb	r0, [sl]
   12ff4:	cmp	r0, #100	; 0x64
   12ff8:	beq	13110 <fputs@plt+0x1d5c>
   12ffc:	cmp	r0, #117	; 0x75
   13000:	bne	1336c <fputs@plt+0x1fb8>
   13004:	ldr	r1, [lr], #4
   13008:	add	sl, r2, #3
   1300c:	cmp	r1, #0
   13010:	beq	1320c <fputs@plt+0x1e58>
   13014:	mov	r0, #0
   13018:	movw	r2, #19923	; 0x4dd3
   1301c:	movw	r5, #41220	; 0xa104
   13020:	movt	r2, #4194	; 0x1062
   13024:	movt	r5, #8
   13028:	umull	r2, r3, r1, r2
   1302c:	lsr	r2, r3, #6
   13030:	movw	r3, #64536	; 0xfc18
   13034:	movt	r3, #65535	; 0xffff
   13038:	mla	r3, r2, r3, r1
   1303c:	ldr	r3, [r5, r3, lsl #2]
   13040:	ldrb	r7, [r3]
   13044:	cmp	r7, #0
   13048:	strb	r7, [r9, r0]
   1304c:	beq	1306c <fputs@plt+0x1cb8>
   13050:	add	r3, r3, #1
   13054:	ldrb	r5, [r3], #1
   13058:	add	r7, r9, r0
   1305c:	add	r0, r0, #1
   13060:	cmp	r5, #0
   13064:	strb	r5, [r7, #1]
   13068:	bne	13054 <fputs@plt+0x1ca0>
   1306c:	lsr	r1, r1, #3
   13070:	cmp	r1, #124	; 0x7c
   13074:	mov	r1, r2
   13078:	bhi	13018 <fputs@plt+0x1c64>
   1307c:	add	r1, r9, r0
   13080:	sub	r0, r0, #1
   13084:	ldrb	r1, [r1, #-1]
   13088:	cmp	r1, #48	; 0x30
   1308c:	beq	1307c <fputs@plt+0x1cc8>
   13090:	cmn	r0, #1
   13094:	beq	1333c <fputs@plt+0x1f88>
   13098:	add	r1, r9, r0
   1309c:	mov	r2, #0
   130a0:	ldrb	r3, [r1, -r2]
   130a4:	strb	r3, [r4, r2]
   130a8:	add	r3, r6, r2
   130ac:	add	r7, r3, #1
   130b0:	add	r3, r2, #1
   130b4:	cmp	r7, r8
   130b8:	bge	13200 <fputs@plt+0x1e4c>
   130bc:	cmp	r0, r2
   130c0:	mov	r2, r3
   130c4:	bne	130a0 <fputs@plt+0x1cec>
   130c8:	b	13200 <fputs@plt+0x1e4c>
   130cc:	cmp	r1, #99	; 0x63
   130d0:	bne	1336c <fputs@plt+0x1fb8>
   130d4:	ldr	r0, [lr], #4
   130d8:	b	13334 <fputs@plt+0x1f80>
   130dc:	cmp	r1, #115	; 0x73
   130e0:	bne	1336c <fputs@plt+0x1fb8>
   130e4:	ldr	r0, [lr], #4
   130e8:	ldrb	r1, [r0]
   130ec:	cmp	r1, #0
   130f0:	strb	r1, [r4]
   130f4:	beq	1333c <fputs@plt+0x1f88>
   130f8:	add	r6, r6, #1
   130fc:	add	r0, r0, #1
   13100:	add	r4, r4, #1
   13104:	cmp	r6, r8
   13108:	blt	130e8 <fputs@plt+0x1d34>
   1310c:	b	1333c <fputs@plt+0x1f88>
   13110:	ldr	r1, [lr], #4
   13114:	add	sl, r2, #3
   13118:	cmp	r1, #0
   1311c:	beq	1320c <fputs@plt+0x1e58>
   13120:	cmn	r1, #1
   13124:	bgt	13140 <fputs@plt+0x1d8c>
   13128:	mov	r0, #45	; 0x2d
   1312c:	add	r6, r6, #1
   13130:	strb	r0, [r4], #1
   13134:	cmp	r6, r8
   13138:	bge	1333c <fputs@plt+0x1f88>
   1313c:	rsb	r1, r1, #0
   13140:	mov	r0, #0
   13144:	movw	r2, #19923	; 0x4dd3
   13148:	movw	r5, #41220	; 0xa104
   1314c:	movt	r2, #4194	; 0x1062
   13150:	movt	r5, #8
   13154:	smmul	r2, r1, r2
   13158:	asr	r3, r2, #6
   1315c:	add	r2, r3, r2, lsr #31
   13160:	movw	r3, #64536	; 0xfc18
   13164:	movt	r3, #65535	; 0xffff
   13168:	mla	r3, r2, r3, r1
   1316c:	ldr	r3, [r5, r3, lsl #2]
   13170:	ldrb	r7, [r3]
   13174:	cmp	r7, #0
   13178:	strb	r7, [r9, r0]
   1317c:	beq	1319c <fputs@plt+0x1de8>
   13180:	add	r3, r3, #1
   13184:	ldrb	r5, [r3], #1
   13188:	add	r7, r9, r0
   1318c:	add	r0, r0, #1
   13190:	cmp	r5, #0
   13194:	strb	r5, [r7, #1]
   13198:	bne	13184 <fputs@plt+0x1dd0>
   1319c:	movw	r3, #999	; 0x3e7
   131a0:	add	r1, r1, r3
   131a4:	movw	r3, #1998	; 0x7ce
   131a8:	cmp	r1, r3
   131ac:	mov	r1, r2
   131b0:	bhi	13144 <fputs@plt+0x1d90>
   131b4:	add	r1, r9, r0
   131b8:	sub	r0, r0, #1
   131bc:	ldrb	r1, [r1, #-1]
   131c0:	cmp	r1, #48	; 0x30
   131c4:	beq	131b4 <fputs@plt+0x1e00>
   131c8:	cmn	r0, #1
   131cc:	beq	1333c <fputs@plt+0x1f88>
   131d0:	add	r1, r9, r0
   131d4:	mov	r2, #0
   131d8:	ldrb	r3, [r1, -r2]
   131dc:	strb	r3, [r4, r2]
   131e0:	add	r3, r6, r2
   131e4:	add	r7, r3, #1
   131e8:	add	r3, r2, #1
   131ec:	cmp	r7, r8
   131f0:	bge	13200 <fputs@plt+0x1e4c>
   131f4:	cmp	r0, r2
   131f8:	mov	r2, r3
   131fc:	bne	131d8 <fputs@plt+0x1e24>
   13200:	add	r4, r4, r3
   13204:	add	r6, r6, r3
   13208:	b	1333c <fputs@plt+0x1f88>
   1320c:	mov	r0, #48	; 0x30
   13210:	b	13334 <fputs@plt+0x1f80>
   13214:	uxtb	r1, r0
   13218:	cmp	r1, #37	; 0x25
   1321c:	bne	13330 <fputs@plt+0x1f7c>
   13220:	ldrb	r1, [r2, #1]
   13224:	add	sl, r2, #2
   13228:	cmp	r1, #99	; 0x63
   1322c:	ble	12ec8 <fputs@plt+0x1b14>
   13230:	cmp	r1, #114	; 0x72
   13234:	bgt	12f1c <fputs@plt+0x1b68>
   13238:	cmp	r1, #100	; 0x64
   1323c:	bne	12fe8 <fputs@plt+0x1c34>
   13240:	ldr	r1, [lr], #4
   13244:	cmp	r1, #0
   13248:	beq	1320c <fputs@plt+0x1e58>
   1324c:	cmn	r1, #1
   13250:	bgt	1326c <fputs@plt+0x1eb8>
   13254:	mov	r0, #45	; 0x2d
   13258:	add	r6, r6, #1
   1325c:	strb	r0, [r4], #1
   13260:	cmp	r6, r8
   13264:	bge	1333c <fputs@plt+0x1f88>
   13268:	rsb	r1, r1, #0
   1326c:	mov	r0, #0
   13270:	movw	r2, #19923	; 0x4dd3
   13274:	movw	r5, #41220	; 0xa104
   13278:	movt	r2, #4194	; 0x1062
   1327c:	movt	r5, #8
   13280:	smmul	r2, r1, r2
   13284:	asr	r3, r2, #6
   13288:	add	r2, r3, r2, lsr #31
   1328c:	movw	r3, #64536	; 0xfc18
   13290:	movt	r3, #65535	; 0xffff
   13294:	mla	r3, r2, r3, r1
   13298:	ldr	r3, [r5, r3, lsl #2]
   1329c:	ldrb	r5, [r3]
   132a0:	cmp	r5, #0
   132a4:	strb	r5, [r9, r0]
   132a8:	beq	132c8 <fputs@plt+0x1f14>
   132ac:	add	r3, r3, #1
   132b0:	ldrb	r7, [r3], #1
   132b4:	add	r5, r9, r0
   132b8:	add	r0, r0, #1
   132bc:	cmp	r7, #0
   132c0:	strb	r7, [r5, #1]
   132c4:	bne	132b0 <fputs@plt+0x1efc>
   132c8:	movw	r3, #999	; 0x3e7
   132cc:	add	r1, r1, r3
   132d0:	movw	r3, #1998	; 0x7ce
   132d4:	cmp	r1, r3
   132d8:	mov	r1, r2
   132dc:	bhi	13270 <fputs@plt+0x1ebc>
   132e0:	add	r1, r9, r0
   132e4:	sub	r0, r0, #1
   132e8:	ldrb	r1, [r1, #-1]
   132ec:	cmp	r1, #48	; 0x30
   132f0:	beq	132e0 <fputs@plt+0x1f2c>
   132f4:	cmn	r0, #1
   132f8:	beq	1333c <fputs@plt+0x1f88>
   132fc:	add	r1, r9, r0
   13300:	mov	r2, #0
   13304:	ldrb	r3, [r1, -r2]
   13308:	strb	r3, [r4, r2]
   1330c:	add	r3, r6, r2
   13310:	add	r7, r3, #1
   13314:	add	r3, r2, #1
   13318:	cmp	r7, r8
   1331c:	bge	13200 <fputs@plt+0x1e4c>
   13320:	cmp	r0, r2
   13324:	mov	r2, r3
   13328:	bne	13304 <fputs@plt+0x1f50>
   1332c:	b	13200 <fputs@plt+0x1e4c>
   13330:	add	sl, r2, #1
   13334:	strb	r0, [r4], #1
   13338:	add	r6, r6, #1
   1333c:	cmp	r6, r8
   13340:	bge	1335c <fputs@plt+0x1fa8>
   13344:	ldrb	r0, [sl]
   13348:	mov	r2, sl
   1334c:	cmp	r0, #0
   13350:	bne	13214 <fputs@plt+0x1e60>
   13354:	b	1335c <fputs@plt+0x1fa8>
   13358:	mov	r6, #0
   1335c:	strb	ip, [r4]
   13360:	mov	r0, r6
   13364:	sub	sp, fp, #28
   13368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1336c:	mov	r0, #1
   13370:	bl	1139c <exit@plt>
   13374:	sub	sp, sp, #4
   13378:	push	{fp, lr}
   1337c:	mov	fp, sp
   13380:	sub	sp, sp, #4
   13384:	str	r3, [fp, #8]
   13388:	add	r3, fp, #8
   1338c:	str	r3, [sp]
   13390:	bl	12e88 <fputs@plt+0x1ad4>
   13394:	mov	sp, fp
   13398:	pop	{fp, lr}
   1339c:	add	sp, sp, #4
   133a0:	bx	lr
   133a4:	andeq	r0, r0, r0
   133a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   133ac:	add	fp, sp, #24
   133b0:	movw	r1, #63396	; 0xf7a4
   133b4:	mov	r2, #7
   133b8:	mov	r4, r0
   133bc:	movt	r1, #8
   133c0:	bl	1343c <fputs@plt+0x2088>
   133c4:	cmp	r0, #0
   133c8:	mov	r7, #0
   133cc:	mov	r5, #0
   133d0:	addeq	r4, r4, #7
   133d4:	cmp	r4, #0
   133d8:	beq	133e8 <fputs@plt+0x2034>
   133dc:	mov	r0, r4
   133e0:	bl	111f8 <strlen@plt>
   133e4:	bic	r5, r0, #-1073741824	; 0xc0000000
   133e8:	movw	r8, #49224	; 0xc048
   133ec:	movw	r9, #49548	; 0xc18c
   133f0:	movt	r8, #8
   133f4:	movt	r9, #8
   133f8:	ldr	r6, [r8, r7, lsl #2]
   133fc:	mov	r0, r4
   13400:	mov	r2, r5
   13404:	mov	r1, r6
   13408:	bl	1343c <fputs@plt+0x2088>
   1340c:	cmp	r0, #0
   13410:	bne	13428 <fputs@plt+0x2074>
   13414:	ldrb	r0, [r6, r5]
   13418:	ldrb	r0, [r9, r0]
   1341c:	tst	r0, #70	; 0x46
   13420:	moveq	r0, #1
   13424:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   13428:	add	r7, r7, #1
   1342c:	cmp	r7, #3
   13430:	movcs	r0, #0
   13434:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   13438:	b	133f8 <fputs@plt+0x2044>
   1343c:	push	{fp, lr}
   13440:	mov	fp, sp
   13444:	cmp	r0, #0
   13448:	beq	134a4 <fputs@plt+0x20f0>
   1344c:	cmp	r1, #0
   13450:	beq	134b0 <fputs@plt+0x20fc>
   13454:	cmp	r2, #1
   13458:	blt	1349c <fputs@plt+0x20e8>
   1345c:	movw	ip, #49236	; 0xc054
   13460:	add	r3, r2, #1
   13464:	movt	ip, #8
   13468:	ldrb	r2, [r0]
   1346c:	cmp	r2, #0
   13470:	beq	134b8 <fputs@plt+0x2104>
   13474:	ldrb	lr, [ip, r2]
   13478:	ldrb	r2, [r1]
   1347c:	ldrb	r2, [ip, r2]
   13480:	cmp	lr, r2
   13484:	bne	134c4 <fputs@plt+0x2110>
   13488:	sub	r3, r3, #1
   1348c:	add	r1, r1, #1
   13490:	add	r0, r0, #1
   13494:	cmp	r3, #1
   13498:	bgt	13468 <fputs@plt+0x20b4>
   1349c:	mov	r1, #0
   134a0:	b	134c8 <fputs@plt+0x2114>
   134a4:	cmp	r1, #0
   134a8:	mvnne	r1, #0
   134ac:	b	134c8 <fputs@plt+0x2114>
   134b0:	mov	r1, #1
   134b4:	b	134c8 <fputs@plt+0x2114>
   134b8:	ldrb	r0, [r1]
   134bc:	mov	lr, #0
   134c0:	ldrb	r2, [ip, r0]
   134c4:	sub	r1, lr, r2
   134c8:	mov	r0, r1
   134cc:	pop	{fp, pc}
   134d0:	mov	r1, r0
   134d4:	mov	r0, #0
   134d8:	cmp	r1, #2
   134dc:	movwls	r0, #49224	; 0xc048
   134e0:	movtls	r0, #8
   134e4:	ldrls	r0, [r0, r1, lsl #2]
   134e8:	bx	lr
   134ec:	push	{r5, r6, r7, sl, fp, lr}
   134f0:	add	fp, sp, #16
   134f4:	sub	sp, sp, #8
   134f8:	cmp	r0, #10
   134fc:	bcc	13534 <fputs@plt+0x2180>
   13500:	movw	r0, #63693	; 0xf8cd
   13504:	movw	r1, #64300	; 0xfb2c
   13508:	movw	r2, #15184	; 0x3b50
   1350c:	movw	r3, #16513	; 0x4081
   13510:	mov	r7, #21
   13514:	movt	r0, #8
   13518:	movt	r1, #8
   1351c:	movt	r2, #9
   13520:	add	r0, r0, #20
   13524:	str	r0, [sp]
   13528:	mov	r0, #21
   1352c:	bl	15d70 <fputs@plt+0x49bc>
   13530:	b	13558 <fputs@plt+0x21a4>
   13534:	movw	r5, #34712	; 0x8798
   13538:	mov	r7, #0
   1353c:	cmp	r3, #0
   13540:	movt	r5, #10
   13544:	ldr	r0, [r5, r0, lsl #2]!
   13548:	stm	r1, {r0, r7}
   1354c:	ldr	r6, [r5, #40]!	; 0x28
   13550:	strd	r6, [r2]
   13554:	strne	r0, [r5]
   13558:	mov	r0, r7
   1355c:	sub	sp, fp, #16
   13560:	pop	{r5, r6, r7, sl, fp, pc}
   13564:	push	{r4, r5, fp, lr}
   13568:	add	fp, sp, #8
   1356c:	sub	sp, sp, #16
   13570:	mov	r4, r2
   13574:	mov	r5, r1
   13578:	add	r1, sp, #8
   1357c:	mov	r2, sp
   13580:	bl	134ec <fputs@plt+0x2138>
   13584:	cmp	r0, #0
   13588:	bne	1359c <fputs@plt+0x21e8>
   1358c:	ldr	r1, [sp, #8]
   13590:	str	r1, [r5]
   13594:	ldr	r1, [sp]
   13598:	str	r1, [r4]
   1359c:	sub	sp, fp, #8
   135a0:	pop	{r4, r5, fp, pc}
   135a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   135a8:	add	fp, sp, #28
   135ac:	sub	sp, sp, #20
   135b0:	cmp	r1, #10
   135b4:	bhi	13690 <fputs@plt+0x22dc>
   135b8:	ldr	lr, [fp, #8]
   135bc:	mov	r8, r2
   135c0:	add	r2, pc, #8
   135c4:	mov	r9, r3
   135c8:	mov	r6, r0
   135cc:	ldr	pc, [r2, r1, lsl #2]
   135d0:	muleq	r1, r8, r6
   135d4:			; <UNDEFINED> instruction: 0x000136bc
   135d8:	muleq	r1, r8, r7
   135dc:	andeq	r3, r1, r0, asr #18
   135e0:	strdeq	r3, [r1], -ip
   135e4:	strdeq	r3, [r1], -ip
   135e8:	strdeq	r3, [r1], -ip
   135ec:	andeq	r3, r1, r0, lsr #12
   135f0:	andeq	r3, r1, r0, lsr #12
   135f4:	andeq	r3, r1, r0, lsr #12
   135f8:	muleq	r1, r0, r9
   135fc:	mov	sl, #0
   13600:	add	r1, r6, r1, lsl #2
   13604:	cmp	lr, #0
   13608:	str	sl, [r8]
   1360c:	movne	sl, #0
   13610:	ldr	r2, [r1, #256]!	; 0x100
   13614:	str	r2, [r9]
   13618:	strne	sl, [r1]
   1361c:	b	139f0 <fputs@plt+0x263c>
   13620:	ldr	r2, [r6, #20]
   13624:	mov	sl, #0
   13628:	mov	r3, #0
   1362c:	cmp	r2, #1
   13630:	blt	13684 <fputs@plt+0x22d0>
   13634:	ldr	r3, [r6, #16]
   13638:	sub	r1, r1, #7
   1363c:	mov	ip, #0
   13640:	mov	r7, #0
   13644:	add	r5, r3, #4
   13648:	mov	r3, #0
   1364c:	ldr	r4, [r5, r7, lsl #4]
   13650:	cmp	r4, #0
   13654:	beq	13678 <fputs@plt+0x22c4>
   13658:	ldr	r4, [r4, #4]
   1365c:	cmp	lr, #0
   13660:	ldr	r4, [r4]
   13664:	add	r4, r4, r1, lsl #2
   13668:	ldr	r0, [r4, #192]!	; 0xc0
   1366c:	strne	ip, [r4]
   13670:	add	r3, r0, r3
   13674:	ldrne	r2, [r6, #20]
   13678:	add	r7, r7, #1
   1367c:	cmp	r7, r2
   13680:	blt	1364c <fputs@plt+0x2298>
   13684:	str	sl, [r9]
   13688:	str	r3, [r8]
   1368c:	b	139f0 <fputs@plt+0x263c>
   13690:	mov	sl, #1
   13694:	b	139f0 <fputs@plt+0x263c>
   13698:	ldr	r1, [r6, #264]	; 0x108
   1369c:	cmp	lr, #0
   136a0:	mov	sl, #0
   136a4:	str	r1, [r8]
   136a8:	ldr	r1, [r6, #268]	; 0x10c
   136ac:	str	r1, [r9]
   136b0:	ldrne	r0, [r6, #264]	; 0x108
   136b4:	strne	r0, [r6, #268]	; 0x10c
   136b8:	b	139f0 <fputs@plt+0x263c>
   136bc:	ldr	r0, [r6, #20]
   136c0:	mov	sl, #0
   136c4:	mov	r5, #0
   136c8:	str	r9, [sp, #4]
   136cc:	str	r8, [sp, #8]
   136d0:	cmp	r0, #1
   136d4:	blt	13784 <fputs@plt+0x23d0>
   136d8:	ldr	r1, [r6, #16]
   136dc:	mov	r2, #0
   136e0:	add	r1, r1, #4
   136e4:	ldr	r3, [r1, r2, lsl #4]
   136e8:	add	r2, r2, #1
   136ec:	cmp	r3, #0
   136f0:	ldrne	r7, [r3]
   136f4:	ldrne	r3, [r3, #4]
   136f8:	strne	r7, [r3, #4]
   136fc:	cmp	r0, r2
   13700:	bne	136e4 <fputs@plt+0x2330>
   13704:	mov	r5, #0
   13708:	cmp	r0, #1
   1370c:	blt	13784 <fputs@plt+0x23d0>
   13710:	movw	r9, #16696	; 0x4138
   13714:	mov	r8, #0
   13718:	movt	r9, #10
   1371c:	ldr	r1, [r6, #16]
   13720:	add	r1, r1, r8, lsl #4
   13724:	ldr	r1, [r1, #4]
   13728:	cmp	r1, #0
   1372c:	beq	13778 <fputs@plt+0x23c4>
   13730:	ldr	r0, [r1, #4]
   13734:	ldr	r4, [r0]
   13738:	ldrh	r0, [r4, #148]	; 0x94
   1373c:	ldr	r1, [r4, #160]	; 0xa0
   13740:	ldr	r2, [r4, #212]	; 0xd4
   13744:	add	r0, r1, r0
   13748:	ldr	r1, [r9, #132]	; 0x84
   1374c:	add	r7, r0, #60	; 0x3c
   13750:	ldr	r0, [r2, #44]	; 0x2c
   13754:	blx	r1
   13758:	ldr	r1, [r9, #52]	; 0x34
   1375c:	mla	r5, r0, r7, r5
   13760:	mov	r0, r4
   13764:	blx	r1
   13768:	ldr	r1, [r4, #160]	; 0xa0
   1376c:	add	r0, r5, r0
   13770:	add	r5, r0, r1
   13774:	ldr	r0, [r6, #20]
   13778:	add	r8, r8, #1
   1377c:	cmp	r8, r0
   13780:	blt	1371c <fputs@plt+0x2368>
   13784:	ldr	r0, [sp, #8]
   13788:	str	r5, [r0]
   1378c:	ldr	r0, [sp, #4]
   13790:	str	sl, [r0]
   13794:	b	139f0 <fputs@plt+0x263c>
   13798:	mov	r0, #0
   1379c:	str	r0, [sp, #16]
   137a0:	ldr	r1, [r6, #20]
   137a4:	cmp	r1, #0
   137a8:	ble	139cc <fputs@plt+0x2618>
   137ac:	ldr	r2, [r6, #16]
   137b0:	mov	sl, r9
   137b4:	mov	r3, r1
   137b8:	add	r2, r2, #4
   137bc:	ldr	r7, [r2]
   137c0:	add	r2, r2, #16
   137c4:	cmp	r7, #0
   137c8:	ldmne	r7, {r5, r7}
   137cc:	strne	r5, [r7, #4]
   137d0:	subs	r3, r3, #1
   137d4:	bne	137bc <fputs@plt+0x2408>
   137d8:	add	r2, sp, #16
   137dc:	mov	r3, r6
   137e0:	cmp	r1, #1
   137e4:	str	r2, [r3, #456]!	; 0x1c8
   137e8:	blt	139d8 <fputs@plt+0x2624>
   137ec:	movw	r5, #16696	; 0x4138
   137f0:	mov	r4, #0
   137f4:	str	r3, [sp, #8]
   137f8:	movt	r5, #10
   137fc:	ldr	r0, [r6, #16]
   13800:	add	r0, r0, r4, lsl #4
   13804:	ldr	r9, [r0, #12]
   13808:	cmp	r9, #0
   1380c:	beq	13924 <fputs@plt+0x2570>
   13810:	ldr	r1, [r5, #56]	; 0x38
   13814:	mov	r0, #16
   13818:	blx	r1
   1381c:	ldr	r1, [r9, #12]
   13820:	ldr	r3, [r9, #44]	; 0x2c
   13824:	ldr	r2, [r9, #28]
   13828:	ldr	r7, [r9, #60]	; 0x3c
   1382c:	add	r1, r3, r1
   13830:	add	r1, r1, r2
   13834:	ldr	r2, [sp, #16]
   13838:	add	r1, r1, r7
   1383c:	mov	r7, #0
   13840:	mla	r1, r1, r0, r2
   13844:	str	r1, [sp, #16]
   13848:	ldr	r0, [r9, #20]
   1384c:	cmp	r0, #0
   13850:	beq	13864 <fputs@plt+0x24b0>
   13854:	ldr	r1, [r5, #52]	; 0x34
   13858:	blx	r1
   1385c:	ldr	r1, [sp, #16]
   13860:	b	13868 <fputs@plt+0x24b4>
   13864:	mov	r0, #0
   13868:	add	r1, r1, r0
   1386c:	str	r1, [sp, #16]
   13870:	ldr	r0, [r9, #52]	; 0x34
   13874:	cmp	r0, #0
   13878:	beq	1388c <fputs@plt+0x24d8>
   1387c:	ldr	r1, [r5, #52]	; 0x34
   13880:	blx	r1
   13884:	ldr	r1, [sp, #16]
   13888:	mov	r7, r0
   1388c:	add	r2, r1, r7
   13890:	mov	r7, #0
   13894:	mov	r0, #0
   13898:	str	r2, [sp, #16]
   1389c:	ldr	r1, [r9, #36]	; 0x24
   138a0:	cmp	r1, #0
   138a4:	beq	138b8 <fputs@plt+0x2504>
   138a8:	ldr	r2, [r5, #52]	; 0x34
   138ac:	mov	r0, r1
   138b0:	blx	r2
   138b4:	ldr	r2, [sp, #16]
   138b8:	add	r1, r2, r0
   138bc:	str	r1, [sp, #16]
   138c0:	ldr	r0, [r9, #68]	; 0x44
   138c4:	cmp	r0, #0
   138c8:	beq	138dc <fputs@plt+0x2528>
   138cc:	ldr	r1, [r5, #52]	; 0x34
   138d0:	blx	r1
   138d4:	ldr	r1, [sp, #16]
   138d8:	mov	r7, r0
   138dc:	add	r0, r1, r7
   138e0:	str	r0, [sp, #16]
   138e4:	ldr	r7, [r9, #48]	; 0x30
   138e8:	b	138fc <fputs@plt+0x2548>
   138ec:	ldr	r1, [r7, #8]
   138f0:	mov	r0, r6
   138f4:	bl	13a2c <fputs@plt+0x2678>
   138f8:	ldr	r7, [r7]
   138fc:	cmp	r7, #0
   13900:	bne	138ec <fputs@plt+0x2538>
   13904:	ldr	r7, [r9, #16]
   13908:	b	1391c <fputs@plt+0x2568>
   1390c:	ldr	r1, [r7, #8]
   13910:	mov	r0, r6
   13914:	bl	13a8c <fputs@plt+0x26d8>
   13918:	ldr	r7, [r7]
   1391c:	cmp	r7, #0
   13920:	bne	1390c <fputs@plt+0x2558>
   13924:	ldr	r0, [r6, #20]
   13928:	add	r4, r4, #1
   1392c:	cmp	r4, r0
   13930:	blt	137fc <fputs@plt+0x2448>
   13934:	ldr	r0, [sp, #16]
   13938:	ldr	r6, [sp, #8]
   1393c:	b	139dc <fputs@plt+0x2628>
   13940:	mov	sl, #0
   13944:	add	r0, sp, #12
   13948:	str	sl, [sp, #12]
   1394c:	str	r0, [r6, #456]	; 0x1c8
   13950:	mov	r0, #0
   13954:	ldr	r4, [r6, #4]
   13958:	cmp	r4, #0
   1395c:	beq	13988 <fputs@plt+0x25d4>
   13960:	mov	r0, r6
   13964:	mov	r1, r4
   13968:	bl	13c0c <fputs@plt+0x2858>
   1396c:	mov	r0, r6
   13970:	mov	r1, r4
   13974:	bl	13ce4 <fputs@plt+0x2930>
   13978:	ldr	r4, [r4, #52]	; 0x34
   1397c:	cmp	r4, #0
   13980:	bne	13960 <fputs@plt+0x25ac>
   13984:	ldr	r0, [sp, #12]
   13988:	str	sl, [r6, #456]	; 0x1c8
   1398c:	b	139e8 <fputs@plt+0x2634>
   13990:	mov	sl, #0
   13994:	mov	r0, #1
   13998:	str	sl, [r9]
   1399c:	ldr	r1, [r6, #448]	; 0x1c0
   139a0:	ldr	r2, [r6, #452]	; 0x1c4
   139a4:	rsbs	r1, r1, #0
   139a8:	rscs	r1, r2, #0
   139ac:	blt	139ec <fputs@plt+0x2638>
   139b0:	ldr	r0, [r6, #440]	; 0x1b8
   139b4:	ldr	r1, [r6, #444]	; 0x1bc
   139b8:	rsbs	r0, r0, #0
   139bc:	rscs	r0, r1, #0
   139c0:	mov	r0, #0
   139c4:	movwlt	r0, #1
   139c8:	b	139ec <fputs@plt+0x2638>
   139cc:	add	r1, sp, #16
   139d0:	str	r1, [r6, #456]!	; 0x1c8
   139d4:	b	139e0 <fputs@plt+0x262c>
   139d8:	mov	r6, r3
   139dc:	mov	r9, sl
   139e0:	mov	sl, #0
   139e4:	str	sl, [r6]
   139e8:	str	sl, [r9]
   139ec:	str	r0, [r8]
   139f0:	mov	r0, sl
   139f4:	sub	sp, fp, #28
   139f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139fc:	cmp	r0, #0
   13a00:	moveq	r0, #0
   13a04:	moveq	r1, #0
   13a08:	bxeq	lr
   13a0c:	push	{fp, lr}
   13a10:	mov	fp, sp
   13a14:	movw	r1, #16696	; 0x4138
   13a18:	movt	r1, #10
   13a1c:	ldr	r1, [r1, #52]	; 0x34
   13a20:	blx	r1
   13a24:	asr	r1, r0, #31
   13a28:	pop	{fp, pc}
   13a2c:	cmp	r1, #0
   13a30:	bxeq	lr
   13a34:	push	{r4, r5, fp, lr}
   13a38:	add	fp, sp, #8
   13a3c:	mov	r4, r1
   13a40:	ldr	r1, [r1, #28]
   13a44:	mov	r5, r0
   13a48:	bl	4b00c <fputs@plt+0x39c58>
   13a4c:	ldr	r1, [r4]
   13a50:	mov	r0, r5
   13a54:	bl	13ce4 <fputs@plt+0x2930>
   13a58:	ldr	r1, [r4, #4]
   13a5c:	mov	r0, r5
   13a60:	bl	13ce4 <fputs@plt+0x2930>
   13a64:	ldr	r1, [r4, #12]
   13a68:	mov	r0, r5
   13a6c:	bl	48008 <fputs@plt+0x36c54>
   13a70:	ldr	r1, [r4, #16]
   13a74:	mov	r0, r5
   13a78:	bl	4832c <fputs@plt+0x36f78>
   13a7c:	mov	r0, r5
   13a80:	mov	r1, r4
   13a84:	pop	{r4, r5, fp, lr}
   13a88:	b	13ce4 <fputs@plt+0x2930>
   13a8c:	push	{r4, r5, r6, r7, fp, lr}
   13a90:	add	fp, sp, #16
   13a94:	cmp	r1, #0
   13a98:	beq	13c08 <fputs@plt+0x2854>
   13a9c:	mov	r5, r0
   13aa0:	cmp	r0, #0
   13aa4:	mov	r4, r1
   13aa8:	ldrne	r0, [r5, #456]	; 0x1c8
   13aac:	cmpne	r0, #0
   13ab0:	bne	13acc <fputs@plt+0x2718>
   13ab4:	ldrh	r0, [r4, #36]	; 0x24
   13ab8:	movw	r1, #65535	; 0xffff
   13abc:	sub	r0, r0, #1
   13ac0:	tst	r0, r1
   13ac4:	strh	r0, [r4, #36]	; 0x24
   13ac8:	popne	{r4, r5, r6, r7, fp, pc}
   13acc:	ldr	r6, [r4, #8]
   13ad0:	cmp	r6, #0
   13ad4:	beq	13b18 <fputs@plt+0x2764>
   13ad8:	cmp	r5, #0
   13adc:	ldr	r7, [r6, #20]
   13ae0:	ldrne	r0, [r5, #456]	; 0x1c8
   13ae4:	cmpne	r0, #0
   13ae8:	bne	13b00 <fputs@plt+0x274c>
   13aec:	ldr	r0, [r6, #24]
   13af0:	ldr	r1, [r6]
   13af4:	mov	r2, #0
   13af8:	add	r0, r0, #24
   13afc:	bl	47ca0 <fputs@plt+0x368ec>
   13b00:	mov	r0, r5
   13b04:	mov	r1, r6
   13b08:	bl	47fb0 <fputs@plt+0x36bfc>
   13b0c:	cmp	r7, #0
   13b10:	mov	r6, r7
   13b14:	bne	13ad8 <fputs@plt+0x2724>
   13b18:	ldr	r7, [r4, #16]
   13b1c:	b	13ba4 <fputs@plt+0x27f0>
   13b20:	cmp	r5, #0
   13b24:	mov	r6, r7
   13b28:	ldrne	r0, [r5, #456]	; 0x1c8
   13b2c:	cmpne	r0, #0
   13b30:	bne	13b7c <fputs@plt+0x27c8>
   13b34:	ldr	r0, [r6, #16]
   13b38:	cmp	r0, #0
   13b3c:	beq	13b4c <fputs@plt+0x2798>
   13b40:	ldr	r1, [r6, #12]
   13b44:	str	r1, [r0, #12]
   13b48:	b	13b6c <fputs@plt+0x27b8>
   13b4c:	ldr	r2, [r6, #12]
   13b50:	cmp	r2, #0
   13b54:	mov	r0, r2
   13b58:	moveq	r0, r6
   13b5c:	ldr	r1, [r0, #8]
   13b60:	ldr	r0, [r4, #64]	; 0x40
   13b64:	add	r0, r0, #56	; 0x38
   13b68:	bl	47ca0 <fputs@plt+0x368ec>
   13b6c:	ldr	r0, [r6, #12]
   13b70:	cmp	r0, #0
   13b74:	ldrne	r1, [r6, #16]
   13b78:	strne	r1, [r0, #16]
   13b7c:	ldr	r1, [r6, #28]
   13b80:	mov	r0, r5
   13b84:	bl	4a8a0 <fputs@plt+0x394ec>
   13b88:	ldr	r1, [r6, #32]
   13b8c:	mov	r0, r5
   13b90:	bl	4a8a0 <fputs@plt+0x394ec>
   13b94:	ldr	r7, [r6, #4]
   13b98:	mov	r0, r5
   13b9c:	mov	r1, r6
   13ba0:	bl	13ce4 <fputs@plt+0x2930>
   13ba4:	cmp	r7, #0
   13ba8:	bne	13b20 <fputs@plt+0x276c>
   13bac:	mov	r0, r5
   13bb0:	mov	r1, r4
   13bb4:	bl	4a640 <fputs@plt+0x3928c>
   13bb8:	ldr	r1, [r4]
   13bbc:	mov	r0, r5
   13bc0:	bl	13ce4 <fputs@plt+0x2930>
   13bc4:	ldr	r1, [r4, #20]
   13bc8:	mov	r0, r5
   13bcc:	bl	13ce4 <fputs@plt+0x2930>
   13bd0:	ldr	r1, [r4, #12]
   13bd4:	mov	r0, r5
   13bd8:	mov	r2, #1
   13bdc:	bl	48128 <fputs@plt+0x36d74>
   13be0:	ldr	r1, [r4, #24]
   13be4:	mov	r0, r5
   13be8:	bl	480a8 <fputs@plt+0x36cf4>
   13bec:	mov	r0, r5
   13bf0:	mov	r1, r4
   13bf4:	bl	4a6b8 <fputs@plt+0x39304>
   13bf8:	mov	r0, r5
   13bfc:	mov	r1, r4
   13c00:	pop	{r4, r5, r6, r7, fp, lr}
   13c04:	b	13ce4 <fputs@plt+0x2930>
   13c08:	pop	{r4, r5, r6, r7, fp, pc}
   13c0c:	push	{r4, r5, r6, r7, fp, lr}
   13c10:	add	fp, sp, #16
   13c14:	mov	r5, r1
   13c18:	mov	r4, r0
   13c1c:	ldrsh	r1, [r1, #68]	; 0x44
   13c20:	ldr	r0, [r5, #60]	; 0x3c
   13c24:	bl	31c24 <fputs@plt+0x20870>
   13c28:	ldrh	r1, [r5, #84]	; 0x54
   13c2c:	ldr	r0, [r5, #16]
   13c30:	lsl	r1, r1, #1
   13c34:	bl	31c24 <fputs@plt+0x20870>
   13c38:	ldr	r6, [r5, #192]	; 0xc0
   13c3c:	cmp	r6, #0
   13c40:	beq	13c6c <fputs@plt+0x28b8>
   13c44:	ldm	r6, {r1, r2}
   13c48:	ldr	r7, [r6, #24]
   13c4c:	mov	r0, r4
   13c50:	bl	31cd4 <fputs@plt+0x20920>
   13c54:	mov	r0, r4
   13c58:	mov	r1, r6
   13c5c:	bl	13ce4 <fputs@plt+0x2930>
   13c60:	cmp	r7, #0
   13c64:	mov	r6, r7
   13c68:	bne	13c44 <fputs@plt+0x2890>
   13c6c:	ldrsh	r0, [r5, #70]	; 0x46
   13c70:	ldr	r1, [r5, #64]	; 0x40
   13c74:	cmp	r0, #1
   13c78:	blt	13ca4 <fputs@plt+0x28f0>
   13c7c:	sub	r6, r0, #1
   13c80:	ldr	r1, [r1, r6, lsl #2]
   13c84:	mov	r0, r4
   13c88:	bl	13ce4 <fputs@plt+0x2930>
   13c8c:	ldr	r1, [r5, #64]	; 0x40
   13c90:	add	r2, r6, #1
   13c94:	sub	r0, r6, #1
   13c98:	cmp	r2, #1
   13c9c:	mov	r6, r0
   13ca0:	bgt	13c80 <fputs@plt+0x28cc>
   13ca4:	mov	r0, r4
   13ca8:	bl	13ce4 <fputs@plt+0x2930>
   13cac:	ldr	r1, [r5, #4]
   13cb0:	ldr	r2, [r5, #32]
   13cb4:	mov	r0, r4
   13cb8:	bl	31cd4 <fputs@plt+0x20920>
   13cbc:	ldr	r1, [r5, #16]
   13cc0:	mov	r0, r4
   13cc4:	bl	13ce4 <fputs@plt+0x2930>
   13cc8:	ldr	r1, [r5, #168]	; 0xa8
   13ccc:	mov	r0, r4
   13cd0:	bl	13ce4 <fputs@plt+0x2930>
   13cd4:	ldr	r1, [r5, #172]	; 0xac
   13cd8:	mov	r0, r4
   13cdc:	pop	{r4, r5, r6, r7, fp, lr}
   13ce0:	b	13ce4 <fputs@plt+0x2930>
   13ce4:	cmp	r1, #0
   13ce8:	bxeq	lr
   13cec:	cmp	r0, #0
   13cf0:	beq	13d38 <fputs@plt+0x2984>
   13cf4:	ldr	r2, [r0, #456]	; 0x1c8
   13cf8:	cmp	r2, #0
   13cfc:	beq	13d04 <fputs@plt+0x2950>
   13d00:	b	234fc <fputs@plt+0x12148>
   13d04:	ldr	r2, [r0, #288]	; 0x120
   13d08:	cmp	r2, r1
   13d0c:	bhi	13d38 <fputs@plt+0x2984>
   13d10:	ldr	r2, [r0, #292]	; 0x124
   13d14:	cmp	r2, r1
   13d18:	bls	13d38 <fputs@plt+0x2984>
   13d1c:	ldr	r2, [r0, #284]	; 0x11c
   13d20:	str	r2, [r1]
   13d24:	str	r1, [r0, #284]	; 0x11c
   13d28:	ldr	r1, [r0, #264]	; 0x108
   13d2c:	sub	r1, r1, #1
   13d30:	str	r1, [r0, #264]	; 0x108
   13d34:	bx	lr
   13d38:	mov	r0, r1
   13d3c:	b	14400 <fputs@plt+0x304c>
   13d40:	push	{r4, r5, r6, sl, fp, lr}
   13d44:	add	fp, sp, #16
   13d48:	mov	r5, r0
   13d4c:	bl	13da4 <fputs@plt+0x29f0>
   13d50:	mov	r4, #0
   13d54:	cmp	r0, #0
   13d58:	bne	13d9c <fputs@plt+0x29e8>
   13d5c:	movw	r0, #34792	; 0x87e8
   13d60:	cmp	r5, #0
   13d64:	movt	r0, #10
   13d68:	ldr	r6, [r0]
   13d6c:	cmpne	r6, #0
   13d70:	beq	13d98 <fputs@plt+0x29e4>
   13d74:	ldr	r1, [r6, #16]
   13d78:	mov	r0, r5
   13d7c:	bl	11390 <strcmp@plt>
   13d80:	cmp	r0, #0
   13d84:	beq	13d98 <fputs@plt+0x29e4>
   13d88:	ldr	r6, [r6, #12]
   13d8c:	cmp	r6, #0
   13d90:	bne	13d74 <fputs@plt+0x29c0>
   13d94:	b	13d9c <fputs@plt+0x29e8>
   13d98:	mov	r4, r6
   13d9c:	mov	r0, r4
   13da0:	pop	{r4, r5, r6, sl, fp, pc}
   13da4:	push	{r4, r5, r6, r7, r9, sl, fp, lr}
   13da8:	add	fp, sp, #24
   13dac:	movw	r5, #16696	; 0x4138
   13db0:	mov	r4, #0
   13db4:	movt	r5, #10
   13db8:	ldr	r0, [r5, #228]	; 0xe4
   13dbc:	cmp	r0, #0
   13dc0:	bne	14100 <fputs@plt+0x2d4c>
   13dc4:	mov	r6, #1
   13dc8:	str	r6, [r5, #236]	; 0xec
   13dcc:	ldr	r0, [r5, #240]	; 0xf0
   13dd0:	cmp	r0, #0
   13dd4:	beq	13f14 <fputs@plt+0x2b60>
   13dd8:	str	r6, [r5, #240]	; 0xf0
   13ddc:	mov	r4, #0
   13de0:	ldr	r0, [r5, #252]	; 0xfc
   13de4:	cmp	r0, #0
   13de8:	moveq	r0, #8
   13dec:	streq	r0, [r5, #252]	; 0xfc
   13df0:	ldr	r0, [r5, #248]	; 0xf8
   13df4:	ldr	r1, [r5, #228]	; 0xe4
   13df8:	ldr	r2, [r5, #232]	; 0xe8
   13dfc:	add	r0, r0, #1
   13e00:	orrs	r1, r2, r1
   13e04:	str	r0, [r5, #248]	; 0xf8
   13e08:	bne	140f0 <fputs@plt+0x2d3c>
   13e0c:	movw	r0, #35104	; 0x8920
   13e10:	mov	r6, #1
   13e14:	mov	r1, #0
   13e18:	mov	r2, #92	; 0x5c
   13e1c:	movt	r0, #10
   13e20:	str	r6, [r5, #232]	; 0xe8
   13e24:	bl	11174 <memset@plt>
   13e28:	movw	r0, #19444	; 0x4bf4
   13e2c:	mov	r1, #3
   13e30:	movt	r0, #10
   13e34:	bl	85a1c <fputs@plt+0x74668>
   13e38:	movw	r0, #19528	; 0x4c48
   13e3c:	mov	r1, #8
   13e40:	movt	r0, #10
   13e44:	bl	85a1c <fputs@plt+0x74668>
   13e48:	movw	r0, #17848	; 0x45b8
   13e4c:	mov	r1, #57	; 0x39
   13e50:	movt	r0, #10
   13e54:	bl	85a1c <fputs@plt+0x74668>
   13e58:	ldr	r0, [r5, #244]	; 0xf4
   13e5c:	cmp	r0, #0
   13e60:	beq	14030 <fputs@plt+0x2c7c>
   13e64:	str	r6, [r5, #244]	; 0xf4
   13e68:	bl	13da4 <fputs@plt+0x29f0>
   13e6c:	mov	r4, #7
   13e70:	cmp	r0, #0
   13e74:	bne	140e4 <fputs@plt+0x2d30>
   13e78:	mov	r0, #10
   13e7c:	mov	r1, #0
   13e80:	mov	r6, #0
   13e84:	bl	142d0 <fputs@plt+0x2f1c>
   13e88:	cmp	r0, #0
   13e8c:	beq	140e4 <fputs@plt+0x2d30>
   13e90:	bl	14400 <fputs@plt+0x304c>
   13e94:	movw	r4, #16968	; 0x4248
   13e98:	movt	r4, #10
   13e9c:	clz	r1, r6
   13ea0:	add	r0, r4, r6
   13ea4:	lsr	r1, r1, #5
   13ea8:	bl	14108 <fputs@plt+0x2d54>
   13eac:	add	r6, r6, #88	; 0x58
   13eb0:	cmp	r6, #352	; 0x160
   13eb4:	bne	13e9c <fputs@plt+0x2ae8>
   13eb8:	movw	r0, #35208	; 0x8988
   13ebc:	movt	r0, #10
   13ec0:	ldr	r1, [r0, #52]	; 0x34
   13ec4:	cmp	r1, #0
   13ec8:	beq	140d8 <fputs@plt+0x2d24>
   13ecc:	add	r9, r5, #204	; 0xcc
   13ed0:	ldm	r9, {r1, r3, r9}
   13ed4:	cmp	r1, #0
   13ed8:	mov	r2, r1
   13edc:	moveq	r9, r1
   13ee0:	bicne	r2, r3, #7
   13ee4:	cmp	r9, #91	; 0x5b
   13ee8:	str	r9, [r0, #92]	; 0x5c
   13eec:	str	r2, [r0, #64]	; 0x40
   13ef0:	str	r9, [r0, #68]	; 0x44
   13ef4:	blt	14068 <fputs@plt+0x2cb4>
   13ef8:	mov	r4, #10
   13efc:	mov	r3, #0
   13f00:	str	r4, [r0, #72]	; 0x48
   13f04:	str	r1, [r0, #76]	; 0x4c
   13f08:	str	r3, [r0, #88]	; 0x58
   13f0c:	str	r3, [r0, #96]	; 0x60
   13f10:	b	1409c <fputs@plt+0x2ce8>
   13f14:	ldr	r0, [r5, #40]	; 0x28
   13f18:	cmp	r0, #0
   13f1c:	bne	13f30 <fputs@plt+0x2b7c>
   13f20:	movw	r1, #62304	; 0xf360
   13f24:	mov	r0, #4
   13f28:	movt	r1, #8
   13f2c:	bl	1ff20 <fputs@plt+0xeb6c>
   13f30:	movw	r7, #34800	; 0x87f0
   13f34:	ldr	r4, [r5, #192]	; 0xc0
   13f38:	vmov.i32	q8, #0	; 0x00000000
   13f3c:	movt	r7, #10
   13f40:	mov	r0, r7
   13f44:	vst1.64	{d16-d17}, [r0]!
   13f48:	vst1.64	{d16-d17}, [r0]
   13f4c:	mov	r0, #8
   13f50:	cmp	r4, #0
   13f54:	str	r0, [r7]
   13f58:	beq	13f70 <fputs@plt+0x2bbc>
   13f5c:	ldr	r2, [r5, #196]	; 0xc4
   13f60:	cmp	r2, #100	; 0x64
   13f64:	ldrge	r3, [r5, #200]	; 0xc8
   13f68:	cmpge	r3, #1
   13f6c:	bge	13f88 <fputs@plt+0x2bd4>
   13f70:	mov	r0, #0
   13f74:	str	r0, [r5, #192]	; 0xc0
   13f78:	str	r0, [r5, #196]	; 0xc4
   13f7c:	str	r0, [r7, #16]
   13f80:	str	r0, [r5, #200]	; 0xc8
   13f84:	b	13fdc <fputs@plt+0x2c28>
   13f88:	bic	r1, r2, #7
   13f8c:	cmp	r3, #2
   13f90:	str	r4, [r7, #20]
   13f94:	str	r3, [r7, #24]
   13f98:	str	r1, [r5, #196]	; 0xc4
   13f9c:	blt	13fd0 <fputs@plt+0x2c1c>
   13fa0:	mvn	r0, #7
   13fa4:	lsr	r2, r2, #3
   13fa8:	add	r0, r0, r3, lsl #3
   13fac:	sub	r3, r3, #1
   13fb0:	mul	ip, r2, r0
   13fb4:	mov	r0, r4
   13fb8:	add	r2, r0, r1
   13fbc:	subs	r3, r3, #1
   13fc0:	str	r2, [r0]
   13fc4:	mov	r0, r2
   13fc8:	bne	13fb8 <fputs@plt+0x2c04>
   13fcc:	add	r4, r4, ip
   13fd0:	mov	r0, #0
   13fd4:	str	r0, [r4], #4
   13fd8:	str	r4, [r7, #16]
   13fdc:	ldr	r0, [r5, #204]	; 0xcc
   13fe0:	cmp	r0, #0
   13fe4:	beq	13ffc <fputs@plt+0x2c48>
   13fe8:	ldr	r0, [r5, #208]	; 0xd0
   13fec:	cmp	r0, #512	; 0x200
   13ff0:	ldrge	r0, [r5, #212]	; 0xd4
   13ff4:	cmpge	r0, #0
   13ff8:	bgt	14008 <fputs@plt+0x2c54>
   13ffc:	mov	r0, #0
   14000:	str	r0, [r5, #204]	; 0xcc
   14004:	str	r0, [r5, #208]	; 0xd0
   14008:	ldr	r1, [r5, #60]	; 0x3c
   1400c:	ldr	r0, [r5, #68]	; 0x44
   14010:	blx	r1
   14014:	cmp	r0, #0
   14018:	beq	13dd8 <fputs@plt+0x2a24>
   1401c:	vmov.i32	q8, #0	; 0x00000000
   14020:	mov	r4, r0
   14024:	vst1.64	{d16-d17}, [r7]!
   14028:	vst1.64	{d16-d17}, [r7]
   1402c:	b	14100 <fputs@plt+0x2d4c>
   14030:	ldr	r1, [r5, #116]	; 0x74
   14034:	cmp	r1, #0
   14038:	bne	14050 <fputs@plt+0x2c9c>
   1403c:	movw	r1, #62336	; 0xf380
   14040:	mov	r0, #18
   14044:	movt	r1, #8
   14048:	bl	1ff20 <fputs@plt+0xeb6c>
   1404c:	ldr	r1, [r5, #116]	; 0x74
   14050:	ldr	r0, [r5, #112]	; 0x70
   14054:	blx	r1
   14058:	mov	r4, r0
   1405c:	cmp	r0, #0
   14060:	bne	140e4 <fputs@plt+0x2d30>
   14064:	b	13e64 <fputs@plt+0x2ab0>
   14068:	mov	r3, #0
   1406c:	str	r1, [r0, #76]	; 0x4c
   14070:	cmp	r9, #0
   14074:	str	r3, [r0, #88]	; 0x58
   14078:	str	r3, [r0, #96]	; 0x60
   1407c:	movw	r3, #26215	; 0x6667
   14080:	movt	r3, #26214	; 0x6666
   14084:	smmul	r3, r9, r3
   14088:	asr	r7, r3, #2
   1408c:	add	r3, r7, r3, lsr #31
   14090:	add	r3, r3, #1
   14094:	str	r3, [r0, #72]	; 0x48
   14098:	beq	140d4 <fputs@plt+0x2d20>
   1409c:	sub	r3, r9, #1
   140a0:	mov	r7, #0
   140a4:	mov	r4, r1
   140a8:	mov	r6, r1
   140ac:	mul	ip, r2, r3
   140b0:	mov	r3, r9
   140b4:	str	r7, [r6], r2
   140b8:	mov	r7, r4
   140bc:	subs	r3, r3, #1
   140c0:	mov	r4, r6
   140c4:	bne	140b4 <fputs@plt+0x2d00>
   140c8:	add	r3, r1, ip
   140cc:	mla	r1, r2, r9, r1
   140d0:	str	r3, [r0, #88]	; 0x58
   140d4:	str	r1, [r0, #80]	; 0x50
   140d8:	mov	r0, #1
   140dc:	mov	r4, #0
   140e0:	str	r0, [r5, #228]	; 0xe4
   140e4:	mov	r0, #0
   140e8:	str	r0, [r5, #232]	; 0xe8
   140ec:	ldr	r0, [r5, #248]	; 0xf8
   140f0:	subs	r0, r0, #1
   140f4:	str	r0, [r5, #248]	; 0xf8
   140f8:	movle	r0, #0
   140fc:	strle	r0, [r5, #252]	; 0xfc
   14100:	mov	r0, r4
   14104:	pop	{r4, r5, r6, r7, r9, sl, fp, pc}
   14108:	push	{r4, r5, r6, sl, fp, lr}
   1410c:	add	fp, sp, #16
   14110:	mov	r6, r1
   14114:	mov	r4, r0
   14118:	bl	13da4 <fputs@plt+0x29f0>
   1411c:	mov	r5, r0
   14120:	cmp	r0, #0
   14124:	bne	14164 <fputs@plt+0x2db0>
   14128:	mov	r0, r4
   1412c:	bl	1416c <fputs@plt+0x2db8>
   14130:	movw	r0, #34792	; 0x87e8
   14134:	cmp	r6, #0
   14138:	movt	r0, #10
   1413c:	ldr	r1, [r0]
   14140:	bne	1415c <fputs@plt+0x2da8>
   14144:	cmp	r1, #0
   14148:	beq	1415c <fputs@plt+0x2da8>
   1414c:	ldr	r0, [r1, #12]!
   14150:	str	r0, [r4, #12]
   14154:	mov	r0, r1
   14158:	b	14160 <fputs@plt+0x2dac>
   1415c:	str	r1, [r4, #12]
   14160:	str	r4, [r0]
   14164:	mov	r0, r5
   14168:	pop	{r4, r5, r6, sl, fp, pc}
   1416c:	cmp	r0, #0
   14170:	beq	141b8 <fputs@plt+0x2e04>
   14174:	movw	r2, #34792	; 0x87e8
   14178:	movt	r2, #10
   1417c:	ldr	r1, [r2]
   14180:	cmp	r1, r0
   14184:	ldreq	r0, [r0, #12]
   14188:	streq	r0, [r2]
   1418c:	bxeq	lr
   14190:	cmp	r1, #0
   14194:	bxeq	lr
   14198:	mov	r2, r1
   1419c:	ldr	r1, [r1, #12]
   141a0:	cmp	r1, r0
   141a4:	cmpne	r1, #0
   141a8:	bne	14198 <fputs@plt+0x2de4>
   141ac:	cmp	r1, r0
   141b0:	ldreq	r0, [r0, #12]
   141b4:	streq	r0, [r2, #12]
   141b8:	bx	lr
   141bc:	push	{fp, lr}
   141c0:	mov	fp, sp
   141c4:	bl	1416c <fputs@plt+0x2db8>
   141c8:	mov	r0, #0
   141cc:	pop	{fp, pc}
   141d0:	mov	r0, #0
   141d4:	bx	lr
   141d8:	mov	r0, #0
   141dc:	bx	lr
   141e0:	push	{r4, r5, fp, lr}
   141e4:	add	fp, sp, #8
   141e8:	mov	r5, r1
   141ec:	mov	r4, r0
   141f0:	bl	13da4 <fputs@plt+0x29f0>
   141f4:	mvn	r2, #0
   141f8:	cmp	r0, #0
   141fc:	mvn	r3, #0
   14200:	bne	14248 <fputs@plt+0x2e94>
   14204:	movw	ip, #34800	; 0x87f0
   14208:	cmp	r5, #0
   1420c:	movt	ip, #10
   14210:	ldrd	r2, [ip, #8]
   14214:	blt	14248 <fputs@plt+0x2e94>
   14218:	movw	r1, #34712	; 0x8798
   1421c:	mov	r0, #0
   14220:	strd	r4, [ip, #8]
   14224:	movt	r1, #10
   14228:	ldr	r1, [r1]
   1422c:	subs	r1, r1, r4
   14230:	rscs	r1, r5, #0
   14234:	movwge	r0, #1
   14238:	orrs	r1, r4, r5
   1423c:	movwne	r1, #1
   14240:	and	r0, r1, r0
   14244:	str	r0, [ip, #28]
   14248:	mov	r0, r2
   1424c:	mov	r1, r3
   14250:	pop	{r4, r5, fp, pc}
   14254:	movw	r0, #34712	; 0x8798
   14258:	mov	r1, #0
   1425c:	movt	r0, #10
   14260:	ldr	r0, [r0]
   14264:	bx	lr
   14268:	bic	r0, r0, r0, asr #31
   1426c:	mov	r1, #0
   14270:	b	141e0 <fputs@plt+0x2e2c>
   14274:	movw	r2, #34712	; 0x8798
   14278:	mov	r1, r0
   1427c:	movt	r2, #10
   14280:	cmp	r1, #0
   14284:	ldrne	r1, [r2]
   14288:	ldr	r0, [r2, #40]	; 0x28
   1428c:	strne	r1, [r2, #40]	; 0x28
   14290:	mov	r1, #0
   14294:	bx	lr
   14298:	push	{r4, sl, fp, lr}
   1429c:	add	fp, sp, #8
   142a0:	mov	r4, r0
   142a4:	bl	13da4 <fputs@plt+0x29f0>
   142a8:	cmp	r4, #1
   142ac:	blt	142c8 <fputs@plt+0x2f14>
   142b0:	cmp	r0, #0
   142b4:	bne	142c8 <fputs@plt+0x2f14>
   142b8:	asr	r1, r4, #31
   142bc:	mov	r0, r4
   142c0:	pop	{r4, sl, fp, lr}
   142c4:	b	142d0 <fputs@plt+0x2f1c>
   142c8:	mov	r0, #0
   142cc:	pop	{r4, sl, fp, pc}
   142d0:	push	{r4, r5, r6, r7, fp, lr}
   142d4:	add	fp, sp, #16
   142d8:	movw	r2, #65278	; 0xfefe
   142dc:	mov	r5, r0
   142e0:	subs	r0, r0, #1
   142e4:	mov	r4, #0
   142e8:	movt	r2, #32767	; 0x7fff
   142ec:	sbc	r1, r1, #0
   142f0:	subs	r0, r2, r0
   142f4:	rscs	r0, r1, #0
   142f8:	bcc	143b8 <fputs@plt+0x3004>
   142fc:	movw	r7, #16696	; 0x4138
   14300:	movt	r7, #10
   14304:	ldr	r0, [r7]
   14308:	cmp	r0, #0
   1430c:	beq	143c0 <fputs@plt+0x300c>
   14310:	ldr	r1, [r7, #56]	; 0x38
   14314:	mov	r0, r5
   14318:	blx	r1
   1431c:	movw	r6, #34712	; 0x8798
   14320:	movw	ip, #34800	; 0x87f0
   14324:	movt	r6, #10
   14328:	movt	ip, #10
   1432c:	ldr	r1, [r6, #60]	; 0x3c
   14330:	ldrd	r2, [ip, #8]
   14334:	cmp	r1, r5
   14338:	strcc	r5, [r6, #60]	; 0x3c
   1433c:	subs	r5, r2, #1
   14340:	sbcs	r5, r3, #0
   14344:	blt	14368 <fputs@plt+0x2fb4>
   14348:	ldr	r5, [r6]
   1434c:	subs	r2, r2, r0
   14350:	mov	r1, #0
   14354:	sbc	r3, r3, r0, asr #31
   14358:	subs	r2, r5, r2
   1435c:	rscs	r2, r3, #0
   14360:	movwge	r1, #1
   14364:	str	r1, [ip, #28]
   14368:	ldr	r1, [r7, #40]	; 0x28
   1436c:	blx	r1
   14370:	cmp	r0, #0
   14374:	beq	143b8 <fputs@plt+0x3004>
   14378:	ldr	r1, [r7, #52]	; 0x34
   1437c:	mov	r5, r0
   14380:	blx	r1
   14384:	ldr	r1, [r6]
   14388:	ldr	r2, [r6, #40]	; 0x28
   1438c:	mov	r4, r5
   14390:	add	r0, r1, r0
   14394:	cmp	r0, r2
   14398:	str	r0, [r6]
   1439c:	strhi	r0, [r6, #40]	; 0x28
   143a0:	ldr	r0, [r6, #36]	; 0x24
   143a4:	ldr	r1, [r6, #76]	; 0x4c
   143a8:	add	r0, r0, #1
   143ac:	cmp	r0, r1
   143b0:	str	r0, [r6, #36]	; 0x24
   143b4:	strhi	r0, [r6, #76]	; 0x4c
   143b8:	mov	r0, r4
   143bc:	pop	{r4, r5, r6, r7, fp, pc}
   143c0:	ldr	r1, [r7, #40]	; 0x28
   143c4:	mov	r0, r5
   143c8:	pop	{r4, r5, r6, r7, fp, lr}
   143cc:	bx	r1
   143d0:	push	{r4, r5, fp, lr}
   143d4:	add	fp, sp, #8
   143d8:	mov	r4, r1
   143dc:	mov	r5, r0
   143e0:	bl	13da4 <fputs@plt+0x29f0>
   143e4:	cmp	r0, #0
   143e8:	movne	r0, #0
   143ec:	popne	{r4, r5, fp, pc}
   143f0:	mov	r0, r5
   143f4:	mov	r1, r4
   143f8:	pop	{r4, r5, fp, lr}
   143fc:	b	142d0 <fputs@plt+0x2f1c>
   14400:	push	{r4, r5, fp, lr}
   14404:	add	fp, sp, #8
   14408:	cmp	r0, #0
   1440c:	popeq	{r4, r5, fp, pc}
   14410:	movw	r5, #16696	; 0x4138
   14414:	mov	r4, r0
   14418:	movt	r5, #10
   1441c:	ldr	r0, [r5]
   14420:	cmp	r0, #0
   14424:	beq	14454 <fputs@plt+0x30a0>
   14428:	ldr	r1, [r5, #52]	; 0x34
   1442c:	mov	r0, r4
   14430:	blx	r1
   14434:	movw	r1, #34712	; 0x8798
   14438:	movt	r1, #10
   1443c:	ldr	r2, [r1]
   14440:	ldr	r3, [r1, #36]	; 0x24
   14444:	sub	r0, r2, r0
   14448:	str	r0, [r1]
   1444c:	sub	r0, r3, #1
   14450:	str	r0, [r1, #36]	; 0x24
   14454:	ldr	r1, [r5, #44]	; 0x2c
   14458:	mov	r0, r4
   1445c:	pop	{r4, r5, fp, lr}
   14460:	bx	r1
   14464:	movw	r1, #16696	; 0x4138
   14468:	movt	r1, #10
   1446c:	ldr	r1, [r1, #52]	; 0x34
   14470:	bx	r1
   14474:	push	{r4, r5, fp, lr}
   14478:	add	fp, sp, #8
   1447c:	mov	r5, r1
   14480:	mov	r4, r0
   14484:	bl	13da4 <fputs@plt+0x29f0>
   14488:	cmp	r0, #0
   1448c:	movne	r0, #0
   14490:	popne	{r4, r5, fp, pc}
   14494:	bic	r2, r5, r5, asr #31
   14498:	mov	r0, r4
   1449c:	mov	r3, #0
   144a0:	pop	{r4, r5, fp, lr}
   144a4:	b	144a8 <fputs@plt+0x30f4>
   144a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144ac:	add	fp, sp, #28
   144b0:	sub	sp, sp, #4
   144b4:	mov	r7, r2
   144b8:	cmp	r0, #0
   144bc:	beq	14518 <fputs@plt+0x3164>
   144c0:	mov	r5, r0
   144c4:	orrs	r0, r7, r3
   144c8:	beq	1452c <fputs@plt+0x3178>
   144cc:	movw	r0, #65279	; 0xfeff
   144d0:	mov	r4, #0
   144d4:	movt	r0, #32767	; 0x7fff
   144d8:	subs	r0, r0, r7
   144dc:	rscs	r0, r3, #0
   144e0:	bcc	14538 <fputs@plt+0x3184>
   144e4:	movw	r9, #16696	; 0x4138
   144e8:	mov	r0, r5
   144ec:	movt	r9, #10
   144f0:	ldr	r1, [r9, #52]	; 0x34
   144f4:	blx	r1
   144f8:	ldr	r1, [r9, #56]	; 0x38
   144fc:	mov	r8, r0
   14500:	mov	r0, r7
   14504:	blx	r1
   14508:	cmp	r0, r8
   1450c:	bne	14544 <fputs@plt+0x3190>
   14510:	mov	r4, r5
   14514:	b	14538 <fputs@plt+0x3184>
   14518:	mov	r0, r7
   1451c:	mov	r1, r3
   14520:	sub	sp, fp, #28
   14524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14528:	b	142d0 <fputs@plt+0x2f1c>
   1452c:	mov	r0, r5
   14530:	bl	14400 <fputs@plt+0x304c>
   14534:	mov	r4, #0
   14538:	mov	r0, r4
   1453c:	sub	sp, fp, #28
   14540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14544:	mov	r6, r0
   14548:	ldr	r0, [r9]
   1454c:	cmp	r0, #0
   14550:	beq	145e8 <fputs@plt+0x3234>
   14554:	movw	sl, #34712	; 0x8798
   14558:	ldr	r2, [r9, #48]	; 0x30
   1455c:	mov	r1, r6
   14560:	movt	sl, #10
   14564:	ldr	r0, [sl, #60]	; 0x3c
   14568:	cmp	r0, r7
   1456c:	mov	r0, r5
   14570:	strcc	r7, [sl, #60]	; 0x3c
   14574:	blx	r2
   14578:	mov	r7, r0
   1457c:	cmp	r0, #0
   14580:	bne	145b0 <fputs@plt+0x31fc>
   14584:	movw	r0, #34800	; 0x87f0
   14588:	movt	r0, #10
   1458c:	ldrd	r0, [r0, #8]
   14590:	subs	r0, r0, #1
   14594:	sbcs	r0, r1, #0
   14598:	blt	145b0 <fputs@plt+0x31fc>
   1459c:	ldr	r2, [r9, #48]	; 0x30
   145a0:	mov	r0, r5
   145a4:	mov	r1, r6
   145a8:	blx	r2
   145ac:	mov	r7, r0
   145b0:	cmp	r7, #0
   145b4:	beq	14538 <fputs@plt+0x3184>
   145b8:	ldr	r1, [r9, #52]	; 0x34
   145bc:	mov	r0, r7
   145c0:	blx	r1
   145c4:	ldr	r1, [sl]
   145c8:	ldr	r2, [sl, #40]	; 0x28
   145cc:	sub	r0, r0, r8
   145d0:	mov	r4, r7
   145d4:	add	r0, r1, r0
   145d8:	cmp	r0, r2
   145dc:	str	r0, [sl]
   145e0:	strhi	r0, [sl, #40]	; 0x28
   145e4:	b	14538 <fputs@plt+0x3184>
   145e8:	ldr	r2, [r9, #48]	; 0x30
   145ec:	mov	r0, r5
   145f0:	mov	r1, r6
   145f4:	sub	sp, fp, #28
   145f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145fc:	bx	r2
   14600:	push	{r4, r5, r6, sl, fp, lr}
   14604:	add	fp, sp, #16
   14608:	mov	r4, r3
   1460c:	mov	r5, r2
   14610:	mov	r6, r0
   14614:	bl	13da4 <fputs@plt+0x29f0>
   14618:	cmp	r0, #0
   1461c:	movne	r0, #0
   14620:	popne	{r4, r5, r6, sl, fp, pc}
   14624:	mov	r0, r6
   14628:	mov	r2, r5
   1462c:	mov	r3, r4
   14630:	pop	{r4, r5, r6, sl, fp, lr}
   14634:	b	144a8 <fputs@plt+0x30f4>
   14638:	push	{r4, r5, r6, sl, fp, lr}
   1463c:	add	fp, sp, #16
   14640:	sub	sp, sp, #104	; 0x68
   14644:	mov	r4, r1
   14648:	mov	r5, r0
   1464c:	bl	13da4 <fputs@plt+0x29f0>
   14650:	mov	r1, r0
   14654:	mov	r0, #0
   14658:	cmp	r1, #0
   1465c:	bne	146ac <fputs@plt+0x32f8>
   14660:	add	r0, sp, #34	; 0x22
   14664:	mov	r1, #70	; 0x46
   14668:	add	r6, sp, #4
   1466c:	mov	r2, r4
   14670:	str	r0, [sp, #12]
   14674:	str	r0, [sp, #8]
   14678:	mov	r0, #0
   1467c:	str	r0, [sp, #4]
   14680:	str	r0, [sp, #16]
   14684:	str	r1, [sp, #20]
   14688:	movw	r1, #51712	; 0xca00
   1468c:	movt	r1, #15258	; 0x3b9a
   14690:	str	r1, [sp, #24]
   14694:	strh	r0, [sp, #28]
   14698:	mov	r0, r6
   1469c:	mov	r1, r5
   146a0:	bl	146b8 <fputs@plt+0x3304>
   146a4:	mov	r0, r6
   146a8:	bl	15be0 <fputs@plt+0x482c>
   146ac:	sub	sp, fp, #16
   146b0:	pop	{r4, r5, r6, sl, fp, pc}
   146b4:	nop	{0}
   146b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146bc:	add	fp, sp, #28
   146c0:	sub	sp, sp, #4
   146c4:	vpush	{d8-d15}
   146c8:	sub	sp, sp, #160	; 0xa0
   146cc:	mov	r4, r0
   146d0:	ldrb	r0, [r0, #25]
   146d4:	mov	r5, r1
   146d8:	cmp	r0, #0
   146dc:	beq	14704 <fputs@plt+0x3350>
   146e0:	ands	r1, r0, #2
   146e4:	mov	r3, #0
   146e8:	mov	r7, #1
   146ec:	and	r0, r0, #1
   146f0:	ldrne	r3, [r2], #4
   146f4:	eor	r1, r7, r1, lsr #1
   146f8:	str	r0, [sp, #36]	; 0x24
   146fc:	str	r1, [sp, #44]	; 0x2c
   14700:	b	14718 <fputs@plt+0x3364>
   14704:	mov	r0, #1
   14708:	mov	r3, #0
   1470c:	str	r0, [sp, #44]	; 0x2c
   14710:	mov	r0, #0
   14714:	str	r0, [sp, #36]	; 0x24
   14718:	vldr	d11, [pc, #984]	; 14af8 <fputs@plt+0x3744>
   1471c:	vldr	d13, [pc, #988]	; 14b00 <fputs@plt+0x374c>
   14720:	vldr	d14, [pc, #992]	; 14b08 <fputs@plt+0x3754>
   14724:	vldr	d15, [pc, #996]	; 14b10 <fputs@plt+0x375c>
   14728:	movw	r6, #50009	; 0xc359
   1472c:	mov	r0, #0
   14730:	vmov.f64	d10, #96	; 0x3f000000  0.5
   14734:	vmov.f64	d9, #112	; 0x3f800000  1.0
   14738:	vmov.f64	d12, #36	; 0x41200000  10.0
   1473c:	str	r3, [sp, #28]
   14740:	str	r4, [sp, #52]	; 0x34
   14744:	movt	r6, #8
   14748:	str	r0, [sp, #56]	; 0x38
   1474c:	ldrb	r0, [r5]
   14750:	str	r2, [sp, #60]	; 0x3c
   14754:	cmp	r0, #37	; 0x25
   14758:	beq	147ac <fputs@plt+0x33f8>
   1475c:	cmp	r0, #0
   14760:	beq	15ba0 <fputs@plt+0x47ec>
   14764:	mov	r4, r5
   14768:	ldrb	r0, [r4, #1]!
   1476c:	cmp	r0, #37	; 0x25
   14770:	cmpne	r0, #0
   14774:	bne	14768 <fputs@plt+0x33b4>
   14778:	ldr	r0, [sp, #52]	; 0x34
   1477c:	sub	r2, r4, r5
   14780:	ldr	r6, [r0, #12]
   14784:	ldr	r3, [r0, #16]
   14788:	add	r1, r6, r2
   1478c:	cmp	r1, r3
   14790:	bcs	147b4 <fputs@plt+0x3400>
   14794:	str	r1, [r0, #12]
   14798:	ldr	r1, [r0, #8]
   1479c:	add	r0, r1, r6
   147a0:	mov	r1, r5
   147a4:	bl	1121c <memcpy@plt>
   147a8:	b	147bc <fputs@plt+0x3408>
   147ac:	mov	r4, r5
   147b0:	b	147d4 <fputs@plt+0x3420>
   147b4:	mov	r1, r5
   147b8:	bl	2363c <fputs@plt+0x12288>
   147bc:	ldrb	r0, [r4]
   147c0:	movw	r6, #50009	; 0xc359
   147c4:	str	r5, [sp, #56]	; 0x38
   147c8:	movt	r6, #8
   147cc:	cmp	r0, #0
   147d0:	beq	15ba0 <fputs@plt+0x47ec>
   147d4:	ldrb	r0, [r4, #1]
   147d8:	cmp	r0, #0
   147dc:	beq	15b64 <fputs@plt+0x47b0>
   147e0:	add	sl, r4, #2
   147e4:	mov	r3, #0
   147e8:	mov	r9, #0
   147ec:	mov	lr, #0
   147f0:	mov	r7, #0
   147f4:	mov	r8, #0
   147f8:	mov	r5, #0
   147fc:	uxtb	r1, r0
   14800:	cmp	r1, #42	; 0x2a
   14804:	bgt	14828 <fputs@plt+0x3474>
   14808:	cmp	r1, #32
   1480c:	beq	14848 <fputs@plt+0x3494>
   14810:	cmp	r1, #33	; 0x21
   14814:	beq	14850 <fputs@plt+0x349c>
   14818:	cmp	r1, #35	; 0x23
   1481c:	bne	14880 <fputs@plt+0x34cc>
   14820:	mov	r3, #1
   14824:	b	14864 <fputs@plt+0x34b0>
   14828:	cmp	r1, #48	; 0x30
   1482c:	beq	14858 <fputs@plt+0x34a4>
   14830:	cmp	r1, #45	; 0x2d
   14834:	beq	14860 <fputs@plt+0x34ac>
   14838:	cmp	r1, #43	; 0x2b
   1483c:	bne	14880 <fputs@plt+0x34cc>
   14840:	mov	r8, #1
   14844:	b	14864 <fputs@plt+0x34b0>
   14848:	mov	r7, #1
   1484c:	b	14864 <fputs@plt+0x34b0>
   14850:	mov	r9, #1
   14854:	b	14864 <fputs@plt+0x34b0>
   14858:	mov	lr, #1
   1485c:	b	14864 <fputs@plt+0x34b0>
   14860:	mov	r5, #1
   14864:	ldrb	r0, [sl], #1
   14868:	cmp	r0, #0
   1486c:	bne	147fc <fputs@plt+0x3448>
   14870:	sub	sl, sl, #1
   14874:	mov	r0, #0
   14878:	mov	r1, #0
   1487c:	b	14934 <fputs@plt+0x3580>
   14880:	cmp	r1, #42	; 0x2a
   14884:	bne	148a4 <fputs@plt+0x34f0>
   14888:	ldr	r0, [sp, #44]	; 0x2c
   1488c:	cmp	r0, #0
   14890:	beq	148d8 <fputs@plt+0x3524>
   14894:	ldr	r1, [sp, #60]	; 0x3c
   14898:	ldr	r0, [r1], #4
   1489c:	str	r1, [sp, #60]	; 0x3c
   148a0:	b	1491c <fputs@plt+0x3568>
   148a4:	sub	r0, r1, #48	; 0x30
   148a8:	cmp	r0, #9
   148ac:	bhi	1492c <fputs@plt+0x3578>
   148b0:	mov	r0, #0
   148b4:	add	r0, r0, r0, lsl #2
   148b8:	add	r0, r1, r0, lsl #1
   148bc:	ldrb	r1, [sl], #1
   148c0:	sub	r0, r0, #48	; 0x30
   148c4:	sub	r2, r1, #48	; 0x30
   148c8:	cmp	r2, #10
   148cc:	bcc	148b4 <fputs@plt+0x3500>
   148d0:	sub	sl, sl, #1
   148d4:	b	14934 <fputs@plt+0x3580>
   148d8:	ldr	r2, [sp, #28]
   148dc:	mov	ip, #0
   148e0:	ldr	r1, [r2]
   148e4:	ldr	r0, [r2, #4]
   148e8:	cmp	r1, r0
   148ec:	ble	1494c <fputs@plt+0x3598>
   148f0:	add	r1, r0, #1
   148f4:	mov	r4, lr
   148f8:	mov	r6, r3
   148fc:	str	r1, [r2, #4]
   14900:	ldr	r1, [r2, #8]
   14904:	ldr	r0, [r1, r0, lsl #2]
   14908:	bl	19e28 <fputs@plt+0x8a74>
   1490c:	mov	r3, r6
   14910:	movw	r6, #50009	; 0xc359
   14914:	mov	lr, r4
   14918:	movt	r6, #8
   1491c:	cmn	r0, #1
   14920:	ble	1493c <fputs@plt+0x3588>
   14924:	mov	ip, r0
   14928:	b	1494c <fputs@plt+0x3598>
   1492c:	sub	sl, sl, #1
   14930:	mov	r0, #0
   14934:	bic	ip, r0, #-2147483648	; 0x80000000
   14938:	b	14950 <fputs@plt+0x359c>
   1493c:	add	ip, r0, #-2147483648	; 0x80000000
   14940:	cmp	r0, #-2147483648	; 0x80000000
   14944:	mov	r5, #1
   14948:	rsbne	ip, r0, #0
   1494c:	ldrb	r1, [sl]
   14950:	mvn	r2, #0
   14954:	cmp	r1, #46	; 0x2e
   14958:	str	r7, [sp, #24]
   1495c:	bne	14a58 <fputs@plt+0x36a4>
   14960:	mov	r2, sl
   14964:	ldrb	r1, [r2, #1]!
   14968:	cmp	r1, #42	; 0x2a
   1496c:	bne	1498c <fputs@plt+0x35d8>
   14970:	ldr	r0, [sp, #44]	; 0x2c
   14974:	cmp	r0, #0
   14978:	beq	149d4 <fputs@plt+0x3620>
   1497c:	ldr	r1, [sp, #60]	; 0x3c
   14980:	ldr	r0, [r1], #4
   14984:	str	r1, [sp, #60]	; 0x3c
   14988:	b	14a1c <fputs@plt+0x3668>
   1498c:	sub	r0, r1, #48	; 0x30
   14990:	mov	r4, r3
   14994:	uxtb	r3, r0
   14998:	mov	r0, #0
   1499c:	cmp	r3, #9
   149a0:	bhi	14a30 <fputs@plt+0x367c>
   149a4:	add	r2, sl, #2
   149a8:	mov	r0, #0
   149ac:	add	r0, r0, r0, lsl #2
   149b0:	add	r0, r1, r0, lsl #1
   149b4:	ldrb	r1, [r2], #1
   149b8:	sub	r0, r0, #48	; 0x30
   149bc:	sub	r3, r1, #48	; 0x30
   149c0:	uxtb	r3, r3
   149c4:	cmp	r3, #10
   149c8:	bcc	149ac <fputs@plt+0x35f8>
   149cc:	sub	sl, r2, #1
   149d0:	b	14a34 <fputs@plt+0x3680>
   149d4:	ldr	r2, [sp, #28]
   149d8:	ldr	r1, [r2]
   149dc:	ldr	r0, [r2, #4]
   149e0:	cmp	r1, r0
   149e4:	ble	14a50 <fputs@plt+0x369c>
   149e8:	add	r1, r0, #1
   149ec:	mov	r4, ip
   149f0:	mov	r6, lr
   149f4:	mov	r7, r3
   149f8:	str	r1, [r2, #4]
   149fc:	ldr	r1, [r2, #8]
   14a00:	ldr	r0, [r1, r0, lsl #2]
   14a04:	bl	19e28 <fputs@plt+0x8a74>
   14a08:	mov	lr, r6
   14a0c:	movw	r6, #50009	; 0xc359
   14a10:	mov	r3, r7
   14a14:	mov	ip, r4
   14a18:	movt	r6, #8
   14a1c:	ldrb	r1, [sl, #2]!
   14a20:	cmn	r0, #1
   14a24:	ble	14a40 <fputs@plt+0x368c>
   14a28:	mov	r2, r0
   14a2c:	b	14a58 <fputs@plt+0x36a4>
   14a30:	mov	sl, r2
   14a34:	mov	r3, r4
   14a38:	bic	r2, r0, #-2147483648	; 0x80000000
   14a3c:	b	14a58 <fputs@plt+0x36a4>
   14a40:	rsb	r2, r0, #0
   14a44:	cmp	r0, #-2147483648	; 0x80000000
   14a48:	mvneq	r2, #0
   14a4c:	b	14a58 <fputs@plt+0x36a4>
   14a50:	ldrb	r1, [sl, #2]!
   14a54:	mov	r2, #0
   14a58:	mov	r4, #0
   14a5c:	cmp	r1, #108	; 0x6c
   14a60:	str	r2, [sp, #48]	; 0x30
   14a64:	str	r5, [sp, #40]	; 0x28
   14a68:	str	r9, [sp, #32]
   14a6c:	bne	14a8c <fputs@plt+0x36d8>
   14a70:	mov	r2, sl
   14a74:	ldrb	r1, [r2, #1]!
   14a78:	cmp	r1, #108	; 0x6c
   14a7c:	bne	14a94 <fputs@plt+0x36e0>
   14a80:	ldrb	r1, [sl, #2]!
   14a84:	mov	r0, #1
   14a88:	b	14a9c <fputs@plt+0x36e8>
   14a8c:	mov	r0, #0
   14a90:	b	14a9c <fputs@plt+0x36e8>
   14a94:	mov	r0, #0
   14a98:	mov	sl, r2
   14a9c:	mov	r9, #0
   14aa0:	ldrb	r2, [r6, r4]
   14aa4:	cmp	r1, r2
   14aa8:	beq	14ac0 <fputs@plt+0x370c>
   14aac:	add	r9, r9, #1
   14ab0:	add	r4, r4, #6
   14ab4:	cmp	r9, #23
   14ab8:	bcc	14aa0 <fputs@plt+0x36ec>
   14abc:	b	15ba0 <fputs@plt+0x47ec>
   14ac0:	ldr	r2, [sp, #36]	; 0x24
   14ac4:	cmp	r9, #20
   14ac8:	mov	r1, #0
   14acc:	movwcc	r1, #1
   14ad0:	orrs	r1, r2, r1
   14ad4:	beq	15ba0 <fputs@plt+0x47ec>
   14ad8:	add	r6, r6, r4
   14adc:	ldrb	r7, [r6, #3]
   14ae0:	sub	r1, r7, #1
   14ae4:	cmp	r1, #15
   14ae8:	bhi	15ba0 <fputs@plt+0x47ec>
   14aec:	add	r2, pc, #36	; 0x24
   14af0:	ldr	pc, [r2, r1, lsl #2]
   14af4:	nop	{0}
   14af8:	andcs	r0, r0, r0
   14afc:	andmi	sl, r2, #95	; 0x5f
   14b00:	eors	r8, r0, #14848	; 0x3a00
   14b04:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   14b08:	andeq	r0, r0, r0
   14b0c:	orrsmi	sp, r7, r4, lsl #15
   14b10:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   14b14:	svccc	0x00b99999
   14b18:	andeq	r4, r1, r4, lsr #29
   14b1c:	andeq	r4, r1, r8, asr fp
   14b20:	andeq	r4, r1, r8, asr fp
   14b24:	andeq	r4, r1, r8, asr fp
   14b28:	andeq	r4, r1, r8, lsr #27
   14b2c:			; <UNDEFINED> instruction: 0x00014bb0
   14b30:			; <UNDEFINED> instruction: 0x00014bb0
   14b34:	andeq	r4, r1, r4, ror #27
   14b38:	strdeq	r4, [r1], -ip
   14b3c:	andeq	r4, r1, r8, lsl #23
   14b40:	andeq	r4, r1, r8, lsl #23
   14b44:	andeq	r4, r1, r4, lsl lr
   14b48:	andeq	r4, r1, r0, asr #28
   14b4c:	andeq	r4, r1, r0, lsr #29
   14b50:	andeq	r4, r1, r8, lsl #23
   14b54:	andeq	r4, r1, r4, lsr #29
   14b58:	ldr	r0, [sp, #44]	; 0x2c
   14b5c:	str	r6, [sp, #20]
   14b60:	str	r7, [sp, #12]
   14b64:	cmp	r0, #0
   14b68:	beq	14bd4 <fputs@plt+0x3820>
   14b6c:	ldr	r0, [sp, #60]	; 0x3c
   14b70:	add	r0, r0, #7
   14b74:	bic	r0, r0, #7
   14b78:	vldr	d0, [r0]
   14b7c:	add	r1, r0, #8
   14b80:	str	r1, [sp, #60]	; 0x3c
   14b84:	b	14c14 <fputs@plt+0x3860>
   14b88:	ldr	r0, [sp, #44]	; 0x2c
   14b8c:	cmp	r4, #36	; 0x24
   14b90:	mov	r8, #39	; 0x27
   14b94:	movweq	r8, #34	; 0x22
   14b98:	cmp	r0, #0
   14b9c:	beq	14c3c <fputs@plt+0x3888>
   14ba0:	ldr	r0, [sp, #60]	; 0x3c
   14ba4:	ldr	r5, [r0], #4
   14ba8:	str	r0, [sp, #60]	; 0x3c
   14bac:	b	14c78 <fputs@plt+0x38c4>
   14bb0:	ldr	r0, [sp, #44]	; 0x2c
   14bb4:	cmp	r0, #0
   14bb8:	beq	14f18 <fputs@plt+0x3b64>
   14bbc:	ldr	r5, [sp, #60]	; 0x3c
   14bc0:	cmp	r4, #18
   14bc4:	mov	r9, #0
   14bc8:	ldr	r0, [r5], #4
   14bcc:	moveq	r9, r0
   14bd0:	b	15554 <fputs@plt+0x41a0>
   14bd4:	ldr	r2, [sp, #28]
   14bd8:	ldr	r1, [r2]
   14bdc:	ldr	r0, [r2, #4]
   14be0:	cmp	r1, r0
   14be4:	ble	14f58 <fputs@plt+0x3ba4>
   14be8:	add	r1, r0, #1
   14bec:	mov	r5, ip
   14bf0:	str	lr, [sp, #4]
   14bf4:	mov	r6, r3
   14bf8:	str	r1, [r2, #4]
   14bfc:	ldr	r1, [r2, #8]
   14c00:	ldr	r0, [r1, r0, lsl #2]
   14c04:	bl	19da4 <fputs@plt+0x89f0>
   14c08:	ldr	lr, [sp, #4]
   14c0c:	mov	r3, r6
   14c10:	mov	ip, r5
   14c14:	ldr	r0, [sp, #48]	; 0x30
   14c18:	vcmpe.f64	d0, #0.0
   14c1c:	movw	r6, #350	; 0x15e
   14c20:	cmp	r0, #0
   14c24:	movwlt	r0, #6
   14c28:	vmrs	APSR_nzcv, fpscr
   14c2c:	bpl	14f6c <fputs@plt+0x3bb8>
   14c30:	mov	r7, #45	; 0x2d
   14c34:	vneg.f64	d0, d0
   14c38:	b	14f88 <fputs@plt+0x3bd4>
   14c3c:	ldr	r2, [sp, #28]
   14c40:	mov	r5, #0
   14c44:	ldr	r1, [r2]
   14c48:	ldr	r0, [r2, #4]
   14c4c:	cmp	r1, r0
   14c50:	ble	14c78 <fputs@plt+0x38c4>
   14c54:	add	r1, r0, #1
   14c58:	mov	r5, ip
   14c5c:	str	r1, [r2, #4]
   14c60:	ldr	r1, [r2, #8]
   14c64:	ldr	r0, [r1, r0, lsl #2]
   14c68:	mov	r1, #1
   14c6c:	bl	19f04 <fputs@plt+0x8b50>
   14c70:	mov	ip, r5
   14c74:	mov	r5, r0
   14c78:	ldr	r2, [sp, #48]	; 0x30
   14c7c:	movw	r6, #63896	; 0xf998
   14c80:	movw	r0, #11005	; 0x2afd
   14c84:	cmp	r4, #30
   14c88:	mov	r9, #0
   14c8c:	mov	r7, #0
   14c90:	movt	r6, #8
   14c94:	movt	r0, #9
   14c98:	moveq	r6, r0
   14c9c:	cmp	r5, #0
   14ca0:	mov	r0, #0
   14ca4:	movne	r6, r5
   14ca8:	cmp	r2, #0
   14cac:	beq	14cd8 <fputs@plt+0x3924>
   14cb0:	mov	r0, #0
   14cb4:	mov	r7, #0
   14cb8:	ldrb	r1, [r6, r7]
   14cbc:	cmp	r1, #0
   14cc0:	beq	14cd8 <fputs@plt+0x3924>
   14cc4:	cmp	r1, r8
   14cc8:	add	r7, r7, #1
   14ccc:	addeq	r0, r0, #1
   14cd0:	cmp	r2, r7
   14cd4:	bne	14cb8 <fputs@plt+0x3904>
   14cd8:	add	r0, r7, r0
   14cdc:	cmp	r5, #0
   14ce0:	add	r1, sp, #66	; 0x42
   14ce4:	add	r0, r0, #3
   14ce8:	movwne	r5, #1
   14cec:	mov	lr, r1
   14cf0:	cmp	r0, #71	; 0x47
   14cf4:	bcc	14d18 <fputs@plt+0x3964>
   14cf8:	mov	r1, #0
   14cfc:	mov	r9, ip
   14d00:	bl	142d0 <fputs@plt+0x2f1c>
   14d04:	mov	ip, r9
   14d08:	mov	r9, r0
   14d0c:	cmp	r0, #0
   14d10:	mov	lr, r0
   14d14:	beq	15bc8 <fputs@plt+0x4814>
   14d18:	sub	r0, r4, #30
   14d1c:	clz	r0, r0
   14d20:	lsr	r0, r0, #5
   14d24:	ands	r0, r0, r5
   14d28:	mov	r5, #0
   14d2c:	strbne	r8, [lr]
   14d30:	movne	r5, #1
   14d34:	cmp	r7, #0
   14d38:	beq	14d70 <fputs@plt+0x39bc>
   14d3c:	ldrb	r2, [r6]
   14d40:	add	r1, r5, #1
   14d44:	cmp	r2, r8
   14d48:	strb	r2, [lr, r5]
   14d4c:	bne	14d60 <fputs@plt+0x39ac>
   14d50:	add	r5, r5, #2
   14d54:	mov	r3, lr
   14d58:	strb	r8, [lr, r1]
   14d5c:	b	14d64 <fputs@plt+0x39b0>
   14d60:	mov	r5, r1
   14d64:	subs	r7, r7, #1
   14d68:	add	r6, r6, #1
   14d6c:	bne	14d3c <fputs@plt+0x3988>
   14d70:	cmp	r0, #0
   14d74:	beq	14d90 <fputs@plt+0x39dc>
   14d78:	strb	r8, [lr, r5]
   14d7c:	ldr	r4, [sp, #52]	; 0x34
   14d80:	ldr	r8, [sp, #40]	; 0x28
   14d84:	mov	r6, lr
   14d88:	add	r5, r5, #1
   14d8c:	b	14d9c <fputs@plt+0x39e8>
   14d90:	ldr	r4, [sp, #52]	; 0x34
   14d94:	ldr	r8, [sp, #40]	; 0x28
   14d98:	mov	r6, lr
   14d9c:	mov	r0, #0
   14da0:	strb	r0, [r6, r5]
   14da4:	b	15960 <fputs@plt+0x45ac>
   14da8:	ldr	r0, [sp, #44]	; 0x2c
   14dac:	mov	r9, #0
   14db0:	cmp	r0, #0
   14db4:	beq	14e34 <fputs@plt+0x3a80>
   14db8:	ldr	r1, [sp, #60]	; 0x3c
   14dbc:	ldr	r4, [sp, #52]	; 0x34
   14dc0:	ldr	r8, [sp, #40]	; 0x28
   14dc4:	mov	r9, #0
   14dc8:	mov	ip, #0
   14dcc:	mov	r5, #0
   14dd0:	ldr	r0, [r1], #4
   14dd4:	str	r1, [sp, #60]	; 0x3c
   14dd8:	ldr	r1, [r4, #12]
   14ddc:	str	r1, [r0]
   14de0:	b	15684 <fputs@plt+0x42d0>
   14de4:	mov	r0, #37	; 0x25
   14de8:	mov	r5, #1
   14dec:	mov	r9, #0
   14df0:	add	r6, sp, #66	; 0x42
   14df4:	strb	r0, [sp, #66]	; 0x42
   14df8:	b	151e4 <fputs@plt+0x3e30>
   14dfc:	ldr	r0, [sp, #44]	; 0x2c
   14e00:	cmp	r0, #0
   14e04:	beq	154b8 <fputs@plt+0x4104>
   14e08:	ldr	r7, [sp, #60]	; 0x3c
   14e0c:	ldr	r6, [r7], #4
   14e10:	b	15508 <fputs@plt+0x4154>
   14e14:	ldr	r1, [sp, #60]	; 0x3c
   14e18:	ldr	r0, [r1], #4
   14e1c:	cmp	r0, #0
   14e20:	str	r1, [sp, #60]	; 0x3c
   14e24:	ldrne	r2, [r0, #4]
   14e28:	cmpne	r2, #0
   14e2c:	bne	155c0 <fputs@plt+0x420c>
   14e30:	mov	r9, #0
   14e34:	ldr	r8, [sp, #40]	; 0x28
   14e38:	ldr	r4, [sp, #52]	; 0x34
   14e3c:	b	1567c <fputs@plt+0x42c8>
   14e40:	ldr	r7, [sp, #60]	; 0x3c
   14e44:	ldm	r7, {r0, r1}
   14e48:	ldr	r8, [sp, #40]	; 0x28
   14e4c:	ldr	r4, [sp, #52]	; 0x34
   14e50:	add	r7, r7, #8
   14e54:	add	r1, r1, r1, lsl #3
   14e58:	add	r6, r0, r1, lsl #3
   14e5c:	ldr	r5, [r6, #12]
   14e60:	cmp	r5, #0
   14e64:	beq	15668 <fputs@plt+0x42b4>
   14e68:	mov	r0, r5
   14e6c:	bl	111f8 <strlen@plt>
   14e70:	ldr	r1, [r4, #12]
   14e74:	ldr	r3, [r4, #16]
   14e78:	bic	r2, r0, #-1073741824	; 0xc0000000
   14e7c:	add	r0, r1, r2
   14e80:	cmp	r0, r3
   14e84:	bcs	15620 <fputs@plt+0x426c>
   14e88:	str	r0, [r4, #12]
   14e8c:	ldr	r0, [r4, #8]
   14e90:	add	r0, r0, r1
   14e94:	mov	r1, r5
   14e98:	bl	1121c <memcpy@plt>
   14e9c:	b	1562c <fputs@plt+0x4278>
   14ea0:	mov	r0, #0
   14ea4:	movw	r2, #4090	; 0xffa
   14ea8:	mov	r1, #1
   14eac:	str	r6, [sp, #20]
   14eb0:	movt	r2, #62	; 0x3e
   14eb4:	tst	r1, r2, lsr r9
   14eb8:	bne	14ee8 <fputs@plt+0x3b34>
   14ebc:	ldr	r1, [sp, #44]	; 0x2c
   14ec0:	cmp	r1, #0
   14ec4:	beq	152fc <fputs@plt+0x3f48>
   14ec8:	cmp	r0, #0
   14ecc:	ldr	r0, [sp, #60]	; 0x3c
   14ed0:	beq	1568c <fputs@plt+0x42d8>
   14ed4:	add	r0, r0, #7
   14ed8:	bic	r0, r0, #7
   14edc:	ldr	r7, [r0, #4]
   14ee0:	ldr	r5, [r0], #8
   14ee4:	b	15694 <fputs@plt+0x42e0>
   14ee8:	ldr	r1, [sp, #44]	; 0x2c
   14eec:	cmp	r1, #0
   14ef0:	beq	1534c <fputs@plt+0x3f98>
   14ef4:	cmp	r0, #0
   14ef8:	ldr	r0, [sp, #60]	; 0x3c
   14efc:	beq	156ec <fputs@plt+0x4338>
   14f00:	add	r0, r0, #7
   14f04:	bic	r0, r0, #7
   14f08:	ldr	r7, [r0, #4]
   14f0c:	ldr	r5, [r0], #8
   14f10:	str	r0, [sp, #60]	; 0x3c
   14f14:	b	15394 <fputs@plt+0x3fe0>
   14f18:	ldr	r2, [sp, #28]
   14f1c:	ldr	r5, [sp, #60]	; 0x3c
   14f20:	mov	r9, #0
   14f24:	ldr	r1, [r2]
   14f28:	ldr	r0, [r2, #4]
   14f2c:	cmp	r1, r0
   14f30:	ble	15550 <fputs@plt+0x419c>
   14f34:	add	r1, r0, #1
   14f38:	mov	r4, ip
   14f3c:	str	r1, [r2, #4]
   14f40:	ldr	r1, [r2, #8]
   14f44:	ldr	r0, [r1, r0, lsl #2]
   14f48:	mov	r1, #1
   14f4c:	bl	19f04 <fputs@plt+0x8b50>
   14f50:	mov	ip, r4
   14f54:	b	15554 <fputs@plt+0x41a0>
   14f58:	ldr	r0, [sp, #48]	; 0x30
   14f5c:	vmov.i32	d0, #0	; 0x00000000
   14f60:	movw	r6, #350	; 0x15e
   14f64:	cmp	r0, #0
   14f68:	movwlt	r0, #6
   14f6c:	mov	r7, #43	; 0x2b
   14f70:	tst	r8, #255	; 0xff
   14f74:	bne	14f88 <fputs@plt+0x3bd4>
   14f78:	ldr	r1, [sp, #24]
   14f7c:	uxtb	r7, r1
   14f80:	cmp	r7, #0
   14f84:	movwne	r7, #32
   14f88:	sub	r1, r4, #90	; 0x5a
   14f8c:	sub	r2, r4, #12
   14f90:	str	r0, [sp, #48]	; 0x30
   14f94:	cmp	r0, #0
   14f98:	mov	r0, #0
   14f9c:	vmov.f64	d16, d10
   14fa0:	clz	r1, r1
   14fa4:	clz	r2, r2
   14fa8:	movwgt	r0, #1
   14fac:	lsr	r1, r1, #5
   14fb0:	lsr	r2, r2, #5
   14fb4:	orr	r1, r2, r1
   14fb8:	ldr	r2, [sp, #48]	; 0x30
   14fbc:	and	r0, r1, r0
   14fc0:	sub	r8, r2, r0
   14fc4:	mov	r0, r8
   14fc8:	bfc	r0, #12, #20
   14fcc:	cmp	r0, #0
   14fd0:	beq	14fec <fputs@plt+0x3c38>
   14fd4:	add	r0, r0, #1
   14fd8:	vmov.f64	d16, d10
   14fdc:	sub	r0, r0, #1
   14fe0:	vmul.f64	d16, d16, d15
   14fe4:	cmp	r0, #1
   14fe8:	bgt	14fdc <fputs@plt+0x3c28>
   14fec:	vadd.f64	d17, d0, d16
   14ff0:	cmp	r4, #72	; 0x48
   14ff4:	vseleq.f64	d8, d17, d0
   14ff8:	vstr	d8, [fp, #-112]	; 0xffffff90
   14ffc:	vldr	d17, [fp, #-112]	; 0xffffff90
   15000:	vstr	d17, [fp, #-120]	; 0xffffff88
   15004:	vldr	d17, [fp, #-112]	; 0xffffff90
   15008:	vldr	d18, [fp, #-120]	; 0xffffff88
   1500c:	vcmp.f64	d17, d18
   15010:	vmrs	APSR_nzcv, fpscr
   15014:	bne	151d4 <fputs@plt+0x3e20>
   15018:	vcmpe.f64	d8, #0.0
   1501c:	mov	r5, #0
   15020:	str	r7, [sp, #24]
   15024:	str	r3, [sp, #16]
   15028:	vmrs	APSR_nzcv, fpscr
   1502c:	ble	15150 <fputs@plt+0x3d9c>
   15030:	mvn	r2, #99	; 0x63
   15034:	mvn	r7, #9
   15038:	mvn	r3, #0
   1503c:	vmov.f64	d18, d9
   15040:	add	r2, r2, #100	; 0x64
   15044:	vmov.f64	d17, d18
   15048:	mov	r0, r7
   1504c:	mov	r1, r3
   15050:	cmp	r2, r6
   15054:	bhi	15074 <fputs@plt+0x3cc0>
   15058:	vldr	d18, [pc, #992]	; 15440 <fputs@plt+0x408c>
   1505c:	add	r3, r1, #100	; 0x64
   15060:	add	r7, r0, #100	; 0x64
   15064:	vmul.f64	d18, d17, d18
   15068:	vcmpe.f64	d8, d18
   1506c:	vmrs	APSR_nzcv, fpscr
   15070:	bge	15040 <fputs@plt+0x3c8c>
   15074:	add	r0, r0, #10
   15078:	vmov.f64	d18, d17
   1507c:	mov	r5, r1
   15080:	cmp	r0, r6
   15084:	bhi	1509c <fputs@plt+0x3ce8>
   15088:	vmul.f64	d17, d18, d11
   1508c:	add	r1, r5, #10
   15090:	vcmpe.f64	d8, d17
   15094:	vmrs	APSR_nzcv, fpscr
   15098:	bge	15074 <fputs@plt+0x3cc0>
   1509c:	ldr	r3, [sp, #16]
   150a0:	ldr	r2, [sp, #48]	; 0x30
   150a4:	ldr	r7, [sp, #24]
   150a8:	add	r5, r5, #1
   150ac:	vmov.f64	d17, d18
   150b0:	cmp	r5, r6
   150b4:	bhi	150c8 <fputs@plt+0x3d14>
   150b8:	vmul.f64	d18, d17, d12
   150bc:	vcmpe.f64	d8, d18
   150c0:	vmrs	APSR_nzcv, fpscr
   150c4:	bge	150a8 <fputs@plt+0x3cf4>
   150c8:	vdiv.f64	d8, d8, d17
   150cc:	vorr	d18, d13, d13
   150d0:	vorr	d17, d14, d14
   150d4:	vcmpe.f64	d8, d13
   150d8:	vmrs	APSR_nzcv, fpscr
   150dc:	bpl	150f4 <fputs@plt+0x3d40>
   150e0:	vmul.f64	d8, d8, d17
   150e4:	sub	r5, r5, #8
   150e8:	vcmpe.f64	d8, d18
   150ec:	vmrs	APSR_nzcv, fpscr
   150f0:	bmi	150e0 <fputs@plt+0x3d2c>
   150f4:	vmov.f64	d17, d9
   150f8:	vcmpe.f64	d8, d9
   150fc:	b	1510c <fputs@plt+0x3d58>
   15100:	vmul.f64	d8, d8, d12
   15104:	sub	r5, r5, #1
   15108:	vcmpe.f64	d8, d17
   1510c:	vmrs	APSR_nzcv, fpscr
   15110:	bmi	15100 <fputs@plt+0x3d4c>
   15114:	movw	r0, #351	; 0x15f
   15118:	cmp	r5, r0
   1511c:	blt	15150 <fputs@plt+0x3d9c>
   15120:	add	r6, sp, #66	; 0x42
   15124:	movw	r2, #28233	; 0x6e49
   15128:	cmp	r7, #0
   1512c:	mov	r5, #3
   15130:	strb	r7, [sp, #66]	; 0x42
   15134:	mov	r9, #0
   15138:	mov	r0, r6
   1513c:	movt	r2, #102	; 0x66
   15140:	movwne	r5, #4
   15144:	addne	r0, r0, #1
   15148:	str	r2, [r0]
   1514c:	b	151e4 <fputs@plt+0x3e30>
   15150:	cmp	r4, #72	; 0x48
   15154:	beq	151f0 <fputs@plt+0x3e3c>
   15158:	vadd.f64	d16, d16, d8
   1515c:	mov	r0, #0
   15160:	vcmpe.f64	d16, d12
   15164:	vmul.f64	d17, d16, d15
   15168:	vmrs	APSR_nzcv, fpscr
   1516c:	vcmpe.f64	d16, d12
   15170:	movwge	r0, #1
   15174:	vmrs	APSR_nzcv, fpscr
   15178:	add	r5, r5, r0
   1517c:	bic	r0, r9, #-2147483648	; 0x80000000
   15180:	vselge.f64	d8, d17, d16
   15184:	cmp	r0, #15
   15188:	cmpne	r0, #2
   1518c:	bne	151f0 <fputs@plt+0x3e3c>
   15190:	cmp	r8, r5
   15194:	mov	r0, #0
   15198:	mov	r1, #0
   1519c:	ldr	r9, [sp, #32]
   151a0:	movwlt	r0, #1
   151a4:	cmn	r5, #4
   151a8:	movwlt	r1, #1
   151ac:	orrs	r0, r1, r0
   151b0:	mov	r0, #2
   151b4:	subeq	r8, r8, r5
   151b8:	movwne	r0, #3
   151bc:	str	r0, [sp, #12]
   151c0:	uxtb	r0, r3
   151c4:	clz	r0, r0
   151c8:	lsr	r0, r0, #5
   151cc:	str	r0, [sp]
   151d0:	b	151fc <fputs@plt+0x3e48>
   151d4:	movw	r6, #63892	; 0xf994
   151d8:	mov	r5, #3
   151dc:	mov	r9, #0
   151e0:	movt	r6, #8
   151e4:	ldr	r8, [sp, #40]	; 0x28
   151e8:	ldr	r4, [sp, #52]	; 0x34
   151ec:	b	15960 <fputs@plt+0x45ac>
   151f0:	ldr	r9, [sp, #32]
   151f4:	mov	r8, r2
   151f8:	str	r9, [sp]
   151fc:	ldr	r0, [sp, #12]
   15200:	asr	r1, r8, #31
   15204:	subs	r6, r0, #3
   15208:	movne	r6, r5
   1520c:	adds	r2, r8, ip
   15210:	bic	r0, r6, r6, asr #31
   15214:	adc	r1, r1, ip, asr #31
   15218:	adds	r4, r2, r0
   1521c:	mov	r0, #0
   15220:	adc	r1, r1, #0
   15224:	subs	r2, r4, #56	; 0x38
   15228:	sbcs	r2, r1, #0
   1522c:	add	r2, sp, #66	; 0x42
   15230:	mov	r3, r2
   15234:	blt	15264 <fputs@plt+0x3eb0>
   15238:	adds	r0, r4, #15
   1523c:	mov	r4, ip
   15240:	mov	r7, lr
   15244:	adc	r1, r1, #0
   15248:	bl	142d0 <fputs@plt+0x2f1c>
   1524c:	mov	lr, r7
   15250:	ldr	r7, [sp, #24]
   15254:	mov	ip, r4
   15258:	cmp	r0, #0
   1525c:	mov	r3, r0
   15260:	beq	15bb0 <fputs@plt+0x47fc>
   15264:	ldr	r1, [sp, #16]
   15268:	uxtb	r2, r9
   1526c:	str	r0, [sp, #48]	; 0x30
   15270:	cmp	r8, #0
   15274:	mov	r0, #0
   15278:	mov	r4, r7
   1527c:	str	r3, [sp, #56]	; 0x38
   15280:	lsl	r2, r2, #2
   15284:	movwgt	r0, #1
   15288:	cmp	r7, #0
   1528c:	mov	r7, r3
   15290:	movne	r7, r3
   15294:	uxtab	r2, r2, r9
   15298:	strbne	r4, [r7], #1
   1529c:	cmp	r6, #0
   152a0:	orr	r1, r1, r9
   152a4:	orr	r3, r1, r0
   152a8:	mov	r0, #16
   152ac:	add	r9, r0, r2, lsl #1
   152b0:	blt	1539c <fputs@plt+0x3fe8>
   152b4:	mov	r0, r6
   152b8:	cmp	r9, #1
   152bc:	blt	152e0 <fputs@plt+0x3f2c>
   152c0:	vcvt.s32.f64	s0, d8
   152c4:	sub	r9, r9, #1
   152c8:	vcvt.f64.s32	d16, s0
   152cc:	vmov	r1, s0
   152d0:	vsub.f64	d16, d8, d16
   152d4:	add	r1, r1, #48	; 0x30
   152d8:	vmul.f64	d8, d16, d12
   152dc:	b	152e4 <fputs@plt+0x3f30>
   152e0:	mov	r1, #48	; 0x30
   152e4:	sub	r6, r0, #1
   152e8:	cmp	r0, #0
   152ec:	strb	r1, [r7], #1
   152f0:	mov	r0, r6
   152f4:	bgt	152b8 <fputs@plt+0x3f04>
   152f8:	b	153a4 <fputs@plt+0x3ff0>
   152fc:	ldr	r2, [sp, #28]
   15300:	mov	r5, #0
   15304:	ldr	r1, [r2]
   15308:	ldr	r0, [r2, #4]
   1530c:	cmp	r1, r0
   15310:	ble	155f4 <fputs@plt+0x4240>
   15314:	add	r1, r0, #1
   15318:	mov	r5, ip
   1531c:	mov	r6, lr
   15320:	mov	r7, r3
   15324:	str	r1, [r2, #4]
   15328:	ldr	r1, [r2, #8]
   1532c:	ldr	r0, [r1, r0, lsl #2]
   15330:	bl	19e28 <fputs@plt+0x8a74>
   15334:	mov	r3, r7
   15338:	mov	ip, r5
   1533c:	mov	lr, r6
   15340:	mov	r5, r0
   15344:	mov	r7, r1
   15348:	b	15698 <fputs@plt+0x42e4>
   1534c:	ldr	r2, [sp, #28]
   15350:	ldr	r1, [r2]
   15354:	ldr	r0, [r2, #4]
   15358:	cmp	r1, r0
   1535c:	ble	15600 <fputs@plt+0x424c>
   15360:	add	r1, r0, #1
   15364:	mov	r5, ip
   15368:	mov	r6, lr
   1536c:	mov	r7, r3
   15370:	str	r1, [r2, #4]
   15374:	ldr	r1, [r2, #8]
   15378:	ldr	r0, [r1, r0, lsl #2]
   1537c:	bl	19e28 <fputs@plt+0x8a74>
   15380:	mov	r3, r7
   15384:	mov	ip, r5
   15388:	mov	lr, r6
   1538c:	mov	r5, r0
   15390:	mov	r7, r1
   15394:	mov	r2, #0
   15398:	b	15734 <fputs@plt+0x4380>
   1539c:	mov	r0, #48	; 0x30
   153a0:	strb	r0, [r7], #1
   153a4:	tst	r3, #255	; 0xff
   153a8:	movne	r0, #46	; 0x2e
   153ac:	strbne	r0, [r7], #1
   153b0:	cmn	r6, #2
   153b4:	bgt	15404 <fputs@plt+0x4050>
   153b8:	mvn	r2, r6
   153bc:	mov	r0, r7
   153c0:	mov	r1, #48	; 0x30
   153c4:	mov	r4, ip
   153c8:	str	lr, [sp, #4]
   153cc:	str	r3, [sp, #16]
   153d0:	bl	11174 <memset@plt>
   153d4:	mov	ip, r4
   153d8:	sub	r0, r6, #1
   153dc:	ldr	r3, [sp, #16]
   153e0:	ldr	lr, [sp, #4]
   153e4:	ldr	r4, [sp, #52]	; 0x34
   153e8:	ldr	r6, [sp, #56]	; 0x38
   153ec:	add	r0, r0, #1
   153f0:	sub	r8, r8, #1
   153f4:	add	r7, r7, #1
   153f8:	cmn	r0, #2
   153fc:	blt	153ec <fputs@plt+0x4038>
   15400:	b	1540c <fputs@plt+0x4058>
   15404:	ldr	r4, [sp, #52]	; 0x34
   15408:	ldr	r6, [sp, #56]	; 0x38
   1540c:	cmp	r8, #1
   15410:	blt	1545c <fputs@plt+0x40a8>
   15414:	add	r0, r8, #1
   15418:	cmp	r9, #1
   1541c:	blt	15448 <fputs@plt+0x4094>
   15420:	vcvt.s32.f64	s0, d8
   15424:	sub	r9, r9, #1
   15428:	vcvt.f64.s32	d16, s0
   1542c:	vmov	r1, s0
   15430:	vsub.f64	d16, d8, d16
   15434:	add	r1, r1, #48	; 0x30
   15438:	vmul.f64	d8, d16, d12
   1543c:	b	1544c <fputs@plt+0x4098>
   15440:	ldrcs	ip, [r4, #893]	; 0x37d
   15444:	ldrtpl	r4, [r2], #2477	; 0x9ad
   15448:	mov	r1, #48	; 0x30
   1544c:	sub	r0, r0, #1
   15450:	strb	r1, [r7], #1
   15454:	cmp	r0, #1
   15458:	bgt	15418 <fputs@plt+0x4064>
   1545c:	ldr	r0, [sp]
   15460:	tst	r0, #255	; 0xff
   15464:	beq	1560c <fputs@plt+0x4258>
   15468:	ldr	r8, [sp, #40]	; 0x28
   1546c:	ldr	r9, [sp, #48]	; 0x30
   15470:	tst	r3, #255	; 0xff
   15474:	beq	15a34 <fputs@plt+0x4680>
   15478:	sub	r7, r7, #1
   1547c:	b	15488 <fputs@plt+0x40d4>
   15480:	mov	r0, #0
   15484:	strb	r0, [r7], #-1
   15488:	ldrb	r0, [r7]
   1548c:	cmp	r0, #48	; 0x30
   15490:	beq	15480 <fputs@plt+0x40cc>
   15494:	cmp	r0, #46	; 0x2e
   15498:	bne	15618 <fputs@plt+0x4264>
   1549c:	ldr	r0, [sp, #32]
   154a0:	tst	r0, #255	; 0xff
   154a4:	beq	15a2c <fputs@plt+0x4678>
   154a8:	mov	r0, #48	; 0x30
   154ac:	strb	r0, [r7, #1]
   154b0:	add	r7, r7, #2
   154b4:	b	15a34 <fputs@plt+0x4680>
   154b8:	ldr	r2, [sp, #28]
   154bc:	ldr	r7, [sp, #60]	; 0x3c
   154c0:	mov	r6, #0
   154c4:	ldr	r1, [r2]
   154c8:	ldr	r0, [r2, #4]
   154cc:	cmp	r1, r0
   154d0:	ble	15508 <fputs@plt+0x4154>
   154d4:	add	r1, r0, #1
   154d8:	mov	r5, ip
   154dc:	str	r1, [r2, #4]
   154e0:	ldr	r1, [r2, #8]
   154e4:	ldr	r0, [r1, r0, lsl #2]
   154e8:	mov	r1, #1
   154ec:	bl	19f04 <fputs@plt+0x8b50>
   154f0:	cmp	r0, #0
   154f4:	ldr	r8, [sp, #40]	; 0x28
   154f8:	ldr	r4, [sp, #52]	; 0x34
   154fc:	mov	ip, r5
   15500:	ldrbne	r6, [r0]
   15504:	b	15510 <fputs@plt+0x415c>
   15508:	ldr	r8, [sp, #40]	; 0x28
   1550c:	ldr	r4, [sp, #52]	; 0x34
   15510:	ldr	r0, [sp, #48]	; 0x30
   15514:	str	r7, [sp, #60]	; 0x3c
   15518:	cmp	r0, #1
   1551c:	ble	15718 <fputs@plt+0x4364>
   15520:	sub	r5, r0, #1
   15524:	tst	r8, #255	; 0xff
   15528:	sub	ip, ip, r5
   1552c:	bne	15700 <fputs@plt+0x434c>
   15530:	cmp	ip, #2
   15534:	blt	15700 <fputs@plt+0x434c>
   15538:	sub	r1, ip, #1
   1553c:	mov	r0, r4
   15540:	mov	r2, #32
   15544:	bl	2355c <fputs@plt+0x121a8>
   15548:	mov	r9, #0
   1554c:	b	15704 <fputs@plt+0x4350>
   15550:	mov	r0, #0
   15554:	ldr	r2, [sp, #48]	; 0x30
   15558:	ldr	r8, [sp, #40]	; 0x28
   1555c:	ldr	r4, [sp, #52]	; 0x34
   15560:	movw	r1, #39819	; 0x9b8b
   15564:	cmp	r0, #0
   15568:	mov	r6, r0
   1556c:	str	r5, [sp, #60]	; 0x3c
   15570:	movt	r1, #8
   15574:	moveq	r9, r0
   15578:	moveq	r6, r1
   1557c:	cmp	r2, #0
   15580:	blt	155a8 <fputs@plt+0x41f4>
   15584:	mov	r5, #0
   15588:	beq	15960 <fputs@plt+0x45ac>
   1558c:	ldrb	r0, [r6, r5]
   15590:	cmp	r0, #0
   15594:	beq	15960 <fputs@plt+0x45ac>
   15598:	add	r5, r5, #1
   1559c:	cmp	r5, r2
   155a0:	blt	1558c <fputs@plt+0x41d8>
   155a4:	b	15960 <fputs@plt+0x45ac>
   155a8:	mov	r0, r6
   155ac:	mov	r5, ip
   155b0:	bl	111f8 <strlen@plt>
   155b4:	mov	ip, r5
   155b8:	bic	r5, r0, #-1073741824	; 0xc0000000
   155bc:	b	15960 <fputs@plt+0x45ac>
   155c0:	ldr	r4, [sp, #52]	; 0x34
   155c4:	ldr	r1, [r0]
   155c8:	ldr	r8, [sp, #40]	; 0x28
   155cc:	ldr	r3, [r4, #12]
   155d0:	ldr	r5, [r4, #16]
   155d4:	add	r7, r3, r2
   155d8:	cmp	r7, r5
   155dc:	bcs	15a20 <fputs@plt+0x466c>
   155e0:	str	r7, [r4, #12]
   155e4:	ldr	r0, [r4, #8]
   155e8:	add	r0, r0, r3
   155ec:	bl	1121c <memcpy@plt>
   155f0:	b	15678 <fputs@plt+0x42c4>
   155f4:	ldr	r1, [sp, #48]	; 0x30
   155f8:	mov	r7, #0
   155fc:	b	156a4 <fputs@plt+0x42f0>
   15600:	ldr	r1, [sp, #48]	; 0x30
   15604:	mov	r2, #0
   15608:	b	15740 <fputs@plt+0x438c>
   1560c:	ldr	r8, [sp, #40]	; 0x28
   15610:	ldr	r9, [sp, #48]	; 0x30
   15614:	b	15a34 <fputs@plt+0x4680>
   15618:	add	r7, r7, #1
   1561c:	b	15a34 <fputs@plt+0x4680>
   15620:	mov	r0, r4
   15624:	mov	r1, r5
   15628:	bl	2363c <fputs@plt+0x12288>
   1562c:	ldr	r0, [r4, #12]
   15630:	ldr	r2, [r4, #16]
   15634:	add	r1, r0, #1
   15638:	cmp	r1, r2
   1563c:	bcs	15654 <fputs@plt+0x42a0>
   15640:	str	r1, [r4, #12]
   15644:	mov	r2, #46	; 0x2e
   15648:	ldr	r1, [r4, #8]
   1564c:	strb	r2, [r1, r0]
   15650:	b	15668 <fputs@plt+0x42b4>
   15654:	movw	r1, #39145	; 0x98e9
   15658:	mov	r0, r4
   1565c:	mov	r2, #1
   15660:	movt	r1, #8
   15664:	bl	2363c <fputs@plt+0x12288>
   15668:	ldr	r1, [r6, #16]
   1566c:	mov	r0, r4
   15670:	str	r7, [sp, #60]	; 0x3c
   15674:	bl	235d4 <fputs@plt+0x12220>
   15678:	mov	r9, #0
   1567c:	mov	ip, #0
   15680:	mov	r5, #0
   15684:	ldr	r6, [sp, #56]	; 0x38
   15688:	b	15960 <fputs@plt+0x45ac>
   1568c:	ldr	r5, [r0], #4
   15690:	asr	r7, r5, #31
   15694:	str	r0, [sp, #60]	; 0x3c
   15698:	ldr	r1, [sp, #48]	; 0x30
   1569c:	cmn	r7, #1
   156a0:	ble	156c4 <fputs@plt+0x4310>
   156a4:	mov	r2, #43	; 0x2b
   156a8:	tst	r8, #255	; 0xff
   156ac:	bne	15738 <fputs@plt+0x4384>
   156b0:	ldr	r0, [sp, #24]
   156b4:	uxtb	r2, r0
   156b8:	cmp	r2, #0
   156bc:	movwne	r2, #32
   156c0:	b	15738 <fputs@plt+0x4384>
   156c4:	rsbs	r0, r5, #0
   156c8:	eor	r2, r7, #-2147483648	; 0x80000000
   156cc:	rsc	r1, r7, #0
   156d0:	orrs	r2, r5, r2
   156d4:	mov	r2, #45	; 0x2d
   156d8:	bne	1572c <fputs@plt+0x4378>
   156dc:	ldr	r1, [sp, #48]	; 0x30
   156e0:	mov	r7, #-2147483648	; 0x80000000
   156e4:	mov	r5, #0
   156e8:	b	1574c <fputs@plt+0x4398>
   156ec:	ldr	r5, [r0], #4
   156f0:	mov	r2, #0
   156f4:	mov	r7, #0
   156f8:	str	r0, [sp, #60]	; 0x3c
   156fc:	b	15734 <fputs@plt+0x4380>
   15700:	mov	r9, ip
   15704:	uxtb	r2, r6
   15708:	mov	r0, r4
   1570c:	mov	r1, r5
   15710:	bl	2355c <fputs@plt+0x121a8>
   15714:	mov	ip, r9
   15718:	strb	r6, [sp, #66]	; 0x42
   1571c:	mov	r5, #1
   15720:	mov	r9, #0
   15724:	add	r6, sp, #66	; 0x42
   15728:	b	15960 <fputs@plt+0x45ac>
   1572c:	mov	r5, r0
   15730:	mov	r7, r1
   15734:	ldr	r1, [sp, #48]	; 0x30
   15738:	orrs	r0, r5, r7
   1573c:	bne	1574c <fputs@plt+0x4398>
   15740:	mov	r5, #0
   15744:	mov	r7, #0
   15748:	mov	r3, #0
   1574c:	tst	lr, #255	; 0xff
   15750:	beq	1576c <fputs@plt+0x43b8>
   15754:	cmp	r2, #0
   15758:	mov	r6, ip
   1575c:	subne	r6, r6, #1
   15760:	cmp	r1, r6
   15764:	movge	r6, r1
   15768:	b	15770 <fputs@plt+0x43bc>
   1576c:	mov	r6, r1
   15770:	cmp	r6, #60	; 0x3c
   15774:	str	ip, [sp, #8]
   15778:	str	r3, [sp, #16]
   1577c:	str	r2, [sp, #32]
   15780:	bge	15798 <fputs@plt+0x43e4>
   15784:	mov	r0, #0
   15788:	mov	r8, #70	; 0x46
   1578c:	str	r0, [sp, #48]	; 0x30
   15790:	add	r0, sp, #66	; 0x42
   15794:	b	157b4 <fputs@plt+0x4400>
   15798:	add	r8, r6, #10
   1579c:	asr	r1, r8, #31
   157a0:	mov	r0, r8
   157a4:	bl	142d0 <fputs@plt+0x2f1c>
   157a8:	cmp	r0, #0
   157ac:	str	r0, [sp, #48]	; 0x30
   157b0:	beq	15bb0 <fputs@plt+0x47fc>
   157b4:	add	r0, r0, r8
   157b8:	str	r6, [sp, #24]
   157bc:	cmp	r4, #132	; 0x84
   157c0:	sub	r6, r0, #1
   157c4:	str	r6, [sp, #56]	; 0x38
   157c8:	bne	15830 <fputs@plt+0x447c>
   157cc:	mov	r0, r5
   157d0:	mov	r1, r7
   157d4:	mov	r2, #10
   157d8:	mov	r3, #0
   157dc:	bl	89130 <fputs@plt+0x77d7c>
   157e0:	mov	r2, #10
   157e4:	mov	r3, #0
   157e8:	mov	r6, r0
   157ec:	bl	89130 <fputs@plt+0x77d7c>
   157f0:	eor	r0, r2, #1
   157f4:	add	r1, r6, r6, lsl #2
   157f8:	movw	r2, #63850	; 0xf96a
   157fc:	ldr	r6, [sp, #56]	; 0x38
   15800:	orrs	r0, r0, r3
   15804:	sub	r1, r5, r1, lsl #1
   15808:	movt	r2, #8
   1580c:	movne	r0, r1
   15810:	cmp	r1, #3
   15814:	mov	r1, #1
   15818:	movwhi	r0, #0
   1581c:	orr	r1, r1, r0, lsl #1
   15820:	ldrb	r0, [r2, r0, lsl #1]
   15824:	ldrb	r1, [r2, r1]
   15828:	strb	r0, [r6, #-2]!
   1582c:	strb	r1, [r6, #1]
   15830:	ldr	r0, [sp, #20]
   15834:	movw	r1, #63859	; 0xf973
   15838:	movt	r1, #8
   1583c:	ldrb	r8, [r0, #1]
   15840:	ldrb	r0, [r0, #4]
   15844:	add	r4, r1, r0
   15848:	mov	r0, r5
   1584c:	mov	r1, r7
   15850:	mov	r2, r8
   15854:	mov	r3, #0
   15858:	bl	89130 <fputs@plt+0x77d7c>
   1585c:	mls	r2, r0, r8, r5
   15860:	ldrb	r2, [r4, r2]
   15864:	strb	r2, [r6, #-1]!
   15868:	subs	r2, r5, r8
   1586c:	mov	r5, r0
   15870:	sbcs	r2, r7, #0
   15874:	mov	r7, r1
   15878:	bcs	15848 <fputs@plt+0x4494>
   1587c:	ldr	r7, [sp, #56]	; 0x38
   15880:	ldr	r3, [sp, #24]
   15884:	ldr	r4, [sp, #52]	; 0x34
   15888:	sub	r0, r3, r7
   1588c:	add	r0, r0, r6
   15890:	cmp	r0, #1
   15894:	blt	158f0 <fputs@plt+0x453c>
   15898:	mvn	r0, r3
   1589c:	add	r5, r3, r6
   158a0:	add	r0, r0, r7
   158a4:	sub	r0, r0, r6
   158a8:	cmn	r0, #2
   158ac:	mvnle	r0, #1
   158b0:	add	r1, r5, r0
   158b4:	add	r0, r0, r3
   158b8:	add	r1, r1, #2
   158bc:	sub	r2, r1, r7
   158c0:	sub	r1, r7, #2
   158c4:	sub	r0, r1, r0
   158c8:	mov	r1, #48	; 0x30
   158cc:	bl	11174 <memset@plt>
   158d0:	add	r0, r5, #1
   158d4:	sub	r1, r0, r7
   158d8:	mov	r0, #0
   158dc:	sub	r0, r0, #1
   158e0:	add	r2, r1, r0
   158e4:	cmp	r2, #1
   158e8:	bgt	158dc <fputs@plt+0x4528>
   158ec:	add	r6, r6, r0
   158f0:	ldr	r1, [sp, #32]
   158f4:	ldr	r0, [sp, #16]
   158f8:	ldr	ip, [sp, #8]
   158fc:	cmp	r1, #0
   15900:	strbne	r1, [r6, #-1]!
   15904:	tst	r0, #255	; 0xff
   15908:	beq	15954 <fputs@plt+0x45a0>
   1590c:	movw	r1, #62207	; 0xf2ff
   15910:	mov	r0, #1
   15914:	movt	r1, #119	; 0x77
   15918:	tst	r0, r1, lsr r9
   1591c:	bne	15954 <fputs@plt+0x45a0>
   15920:	ldr	r0, [sp, #20]
   15924:	movw	r2, #50147	; 0xc3e3
   15928:	ldr	r8, [sp, #40]	; 0x28
   1592c:	ldr	r9, [sp, #48]	; 0x30
   15930:	movt	r2, #8
   15934:	ldrb	r0, [r0, #5]
   15938:	ldrb	r1, [r2, r0]!
   1593c:	add	r0, r2, #1
   15940:	strb	r1, [r6, #-1]!
   15944:	ldrb	r1, [r0], #1
   15948:	cmp	r1, #0
   1594c:	bne	15940 <fputs@plt+0x458c>
   15950:	b	1595c <fputs@plt+0x45a8>
   15954:	ldr	r8, [sp, #40]	; 0x28
   15958:	ldr	r9, [sp, #48]	; 0x30
   1595c:	sub	r5, r7, r6
   15960:	sub	r7, ip, r5
   15964:	tst	r8, #255	; 0xff
   15968:	bne	15984 <fputs@plt+0x45d0>
   1596c:	cmp	r7, #1
   15970:	blt	15984 <fputs@plt+0x45d0>
   15974:	mov	r0, r4
   15978:	mov	r1, r7
   1597c:	mov	r2, #32
   15980:	bl	2355c <fputs@plt+0x121a8>
   15984:	ldr	r0, [r4, #12]
   15988:	ldr	r2, [r4, #16]
   1598c:	str	r6, [sp, #56]	; 0x38
   15990:	add	r1, r0, r5
   15994:	cmp	r1, r2
   15998:	bcs	159b8 <fputs@plt+0x4604>
   1599c:	str	r1, [r4, #12]
   159a0:	mov	r2, r5
   159a4:	ldr	r1, [r4, #8]
   159a8:	add	r0, r1, r0
   159ac:	mov	r1, r6
   159b0:	bl	1121c <memcpy@plt>
   159b4:	b	159c8 <fputs@plt+0x4614>
   159b8:	mov	r0, r4
   159bc:	mov	r1, r6
   159c0:	mov	r2, r5
   159c4:	bl	2363c <fputs@plt+0x12288>
   159c8:	movw	r6, #50009	; 0xc359
   159cc:	tst	r8, #255	; 0xff
   159d0:	movt	r6, #8
   159d4:	beq	159f8 <fputs@plt+0x4644>
   159d8:	cmp	r7, #1
   159dc:	blt	159f8 <fputs@plt+0x4644>
   159e0:	mov	r0, r4
   159e4:	mov	r1, r7
   159e8:	mov	r2, #32
   159ec:	bl	2355c <fputs@plt+0x121a8>
   159f0:	movw	r6, #50009	; 0xc359
   159f4:	movt	r6, #8
   159f8:	cmp	r9, #0
   159fc:	beq	15a14 <fputs@plt+0x4660>
   15a00:	ldr	r0, [r4]
   15a04:	mov	r1, r9
   15a08:	bl	13ce4 <fputs@plt+0x2930>
   15a0c:	movw	r6, #50009	; 0xc359
   15a10:	movt	r6, #8
   15a14:	ldr	r2, [sp, #60]	; 0x3c
   15a18:	add	r5, sl, #1
   15a1c:	b	1474c <fputs@plt+0x3398>
   15a20:	mov	r0, r4
   15a24:	bl	2363c <fputs@plt+0x12288>
   15a28:	b	15678 <fputs@plt+0x42c4>
   15a2c:	mov	r0, #0
   15a30:	strb	r0, [r7]
   15a34:	ldr	r0, [sp, #12]
   15a38:	cmp	r0, #3
   15a3c:	bne	15ad8 <fputs@plt+0x4724>
   15a40:	ldr	r0, [sp, #20]
   15a44:	movw	r1, #63859	; 0xf973
   15a48:	cmn	r5, #1
   15a4c:	movt	r1, #8
   15a50:	ldrb	r0, [r0, #4]
   15a54:	ldrb	r1, [r1, r0]
   15a58:	mov	r0, r7
   15a5c:	strb	r1, [r0], #2
   15a60:	ble	15a6c <fputs@plt+0x46b8>
   15a64:	mov	r1, #43	; 0x2b
   15a68:	b	15a74 <fputs@plt+0x46c0>
   15a6c:	mov	r1, #45	; 0x2d
   15a70:	rsb	r5, r5, #0
   15a74:	strb	r1, [r7, #1]
   15a78:	cmp	r5, #100	; 0x64
   15a7c:	blt	15aa8 <fputs@plt+0x46f4>
   15a80:	movw	r0, #34079	; 0x851f
   15a84:	movt	r0, #20971	; 0x51eb
   15a88:	umull	r0, r1, r5, r0
   15a8c:	mov	r0, #48	; 0x30
   15a90:	add	r0, r0, r1, lsr #5
   15a94:	strb	r0, [r7, #2]
   15a98:	lsr	r0, r1, #5
   15a9c:	mov	r1, #100	; 0x64
   15aa0:	mls	r5, r0, r1, r5
   15aa4:	add	r0, r7, #3
   15aa8:	movw	r1, #26215	; 0x6667
   15aac:	add	r7, r0, #2
   15ab0:	movt	r1, #26214	; 0x6666
   15ab4:	smmul	r1, r5, r1
   15ab8:	asr	r2, r1, #2
   15abc:	add	r1, r2, r1, lsr #31
   15ac0:	add	r2, r1, #48	; 0x30
   15ac4:	add	r1, r1, r1, lsl #2
   15ac8:	sub	r1, r5, r1, lsl #1
   15acc:	strb	r2, [r0]
   15ad0:	add	r1, r1, #48	; 0x30
   15ad4:	strb	r1, [r0, #1]
   15ad8:	mov	r5, r7
   15adc:	mov	r0, #0
   15ae0:	tst	lr, #255	; 0xff
   15ae4:	strb	r0, [r5], -r6
   15ae8:	beq	15960 <fputs@plt+0x45ac>
   15aec:	tst	r8, #255	; 0xff
   15af0:	bne	15960 <fputs@plt+0x45ac>
   15af4:	cmp	ip, r5
   15af8:	ble	15960 <fputs@plt+0x45ac>
   15afc:	sub	r0, ip, r5
   15b00:	cmp	r5, #0
   15b04:	blt	15b28 <fputs@plt+0x4774>
   15b08:	add	r1, r6, r5
   15b0c:	mov	r2, ip
   15b10:	ldrb	r3, [r1], #-1
   15b14:	cmp	r2, r0
   15b18:	strb	r3, [r6, r2]
   15b1c:	sub	r3, r2, #1
   15b20:	mov	r2, r3
   15b24:	bgt	15b10 <fputs@plt+0x475c>
   15b28:	cmp	r0, #0
   15b2c:	beq	15b5c <fputs@plt+0x47a8>
   15b30:	ldr	r0, [sp, #24]
   15b34:	add	r1, ip, r6
   15b38:	mov	r5, ip
   15b3c:	sub	r2, r1, r7
   15b40:	mov	r1, #48	; 0x30
   15b44:	cmp	r0, #0
   15b48:	mov	r0, r6
   15b4c:	addne	r0, r0, #1
   15b50:	bl	11174 <memset@plt>
   15b54:	mov	ip, r5
   15b58:	b	15960 <fputs@plt+0x45ac>
   15b5c:	mov	r5, ip
   15b60:	b	15960 <fputs@plt+0x45ac>
   15b64:	ldr	r0, [sp, #52]	; 0x34
   15b68:	ldr	r3, [r0, #12]
   15b6c:	ldr	r2, [r0, #16]
   15b70:	add	r1, r3, #1
   15b74:	cmp	r1, r2
   15b78:	bcs	15b90 <fputs@plt+0x47dc>
   15b7c:	str	r1, [r0, #12]
   15b80:	mov	r2, #37	; 0x25
   15b84:	ldr	r1, [r0, #8]
   15b88:	strb	r2, [r1, r3]
   15b8c:	b	15ba0 <fputs@plt+0x47ec>
   15b90:	movw	r1, #12111	; 0x2f4f
   15b94:	mov	r2, #1
   15b98:	movt	r1, #9
   15b9c:	bl	2363c <fputs@plt+0x12288>
   15ba0:	sub	sp, fp, #96	; 0x60
   15ba4:	vpop	{d8-d15}
   15ba8:	add	sp, sp, #4
   15bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bb0:	ldr	r1, [sp, #52]	; 0x34
   15bb4:	mov	r0, #0
   15bb8:	str	r0, [r1, #16]
   15bbc:	mov	r0, #1
   15bc0:	strb	r0, [r1, #24]
   15bc4:	b	15ba0 <fputs@plt+0x47ec>
   15bc8:	ldr	r9, [sp, #52]	; 0x34
   15bcc:	mov	r0, #0
   15bd0:	str	r0, [r9, #16]
   15bd4:	mov	r0, #1
   15bd8:	strb	r0, [r9, #24]
   15bdc:	b	15ba0 <fputs@plt+0x47ec>
   15be0:	push	{r4, sl, fp, lr}
   15be4:	add	fp, sp, #8
   15be8:	mov	r4, r0
   15bec:	ldr	r0, [r0, #8]
   15bf0:	cmp	r0, #0
   15bf4:	beq	15c84 <fputs@plt+0x48d0>
   15bf8:	ldr	r1, [r4, #12]
   15bfc:	mov	r2, #0
   15c00:	strb	r2, [r0, r1]
   15c04:	ldr	r0, [r4, #20]
   15c08:	cmp	r0, #0
   15c0c:	beq	15c84 <fputs@plt+0x48d0>
   15c10:	ldrb	r0, [r4, #25]
   15c14:	tst	r0, #4
   15c18:	bne	15c84 <fputs@plt+0x48d0>
   15c1c:	ldr	r0, [r4]
   15c20:	ldr	r1, [r4, #12]
   15c24:	add	r2, r1, #1
   15c28:	cmp	r0, #0
   15c2c:	beq	15c3c <fputs@plt+0x4888>
   15c30:	mov	r3, #0
   15c34:	bl	238bc <fputs@plt+0x12508>
   15c38:	b	15c48 <fputs@plt+0x4894>
   15c3c:	mov	r0, r2
   15c40:	mov	r1, #0
   15c44:	bl	142d0 <fputs@plt+0x2f1c>
   15c48:	cmp	r0, #0
   15c4c:	str	r0, [r4, #8]
   15c50:	beq	15c74 <fputs@plt+0x48c0>
   15c54:	ldr	r2, [r4, #12]
   15c58:	ldr	r1, [r4, #4]
   15c5c:	add	r2, r2, #1
   15c60:	bl	1121c <memcpy@plt>
   15c64:	ldrb	r0, [r4, #25]
   15c68:	orr	r0, r0, #4
   15c6c:	strb	r0, [r4, #25]
   15c70:	b	15c84 <fputs@plt+0x48d0>
   15c74:	mov	r0, #0
   15c78:	str	r0, [r4, #16]
   15c7c:	mov	r0, #1
   15c80:	strb	r0, [r4, #24]
   15c84:	ldr	r0, [r4, #8]
   15c88:	pop	{r4, sl, fp, pc}
   15c8c:	sub	sp, sp, #12
   15c90:	push	{r4, sl, fp, lr}
   15c94:	add	fp, sp, #8
   15c98:	sub	sp, sp, #4
   15c9c:	mov	r4, r0
   15ca0:	add	r0, fp, #8
   15ca4:	stm	r0, {r1, r2, r3}
   15ca8:	bl	13da4 <fputs@plt+0x29f0>
   15cac:	mov	r1, r0
   15cb0:	mov	r0, #0
   15cb4:	cmp	r1, #0
   15cb8:	bne	15ccc <fputs@plt+0x4918>
   15cbc:	add	r1, fp, #8
   15cc0:	mov	r0, r4
   15cc4:	str	r1, [sp]
   15cc8:	bl	14638 <fputs@plt+0x3284>
   15ccc:	sub	sp, fp, #8
   15cd0:	pop	{r4, sl, fp, lr}
   15cd4:	add	sp, sp, #12
   15cd8:	bx	lr
   15cdc:	cmp	r0, #1
   15ce0:	blt	15d38 <fputs@plt+0x4984>
   15ce4:	push	{r4, sl, fp, lr}
   15ce8:	add	fp, sp, #8
   15cec:	sub	sp, sp, #32
   15cf0:	str	r1, [sp, #12]
   15cf4:	str	r1, [sp, #8]
   15cf8:	mov	r1, #0
   15cfc:	add	r4, sp, #4
   15d00:	str	r1, [sp, #4]
   15d04:	str	r1, [sp, #16]
   15d08:	str	r0, [sp, #20]
   15d0c:	str	r1, [sp, #24]
   15d10:	strh	r1, [sp, #28]
   15d14:	mov	r1, r2
   15d18:	mov	r0, r4
   15d1c:	mov	r2, r3
   15d20:	bl	146b8 <fputs@plt+0x3304>
   15d24:	mov	r0, r4
   15d28:	bl	15be0 <fputs@plt+0x482c>
   15d2c:	mov	r1, r0
   15d30:	sub	sp, fp, #8
   15d34:	pop	{r4, sl, fp, lr}
   15d38:	mov	r0, r1
   15d3c:	bx	lr
   15d40:	sub	sp, sp, #4
   15d44:	push	{fp, lr}
   15d48:	mov	fp, sp
   15d4c:	sub	sp, sp, #4
   15d50:	str	r3, [fp, #8]
   15d54:	add	r3, fp, #8
   15d58:	str	r3, [sp]
   15d5c:	bl	15cdc <fputs@plt+0x4928>
   15d60:	mov	sp, fp
   15d64:	pop	{fp, lr}
   15d68:	add	sp, sp, #4
   15d6c:	bx	lr
   15d70:	sub	sp, sp, #8
   15d74:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15d78:	add	fp, sp, #24
   15d7c:	sub	sp, sp, #248	; 0xf8
   15d80:	movw	r6, #16696	; 0x4138
   15d84:	mov	r4, r0
   15d88:	str	r3, [fp, #12]
   15d8c:	str	r2, [fp, #8]
   15d90:	movt	r6, #10
   15d94:	ldr	r0, [r6, #256]	; 0x100
   15d98:	cmp	r0, #0
   15d9c:	beq	15dfc <fputs@plt+0x4a48>
   15da0:	add	r0, sp, #10
   15da4:	mov	r3, #210	; 0xd2
   15da8:	sub	r5, fp, #52	; 0x34
   15dac:	add	r2, fp, #8
   15db0:	str	r0, [fp, #-44]	; 0xffffffd4
   15db4:	str	r0, [fp, #-48]	; 0xffffffd0
   15db8:	mov	r0, #0
   15dbc:	str	r2, [sp, #4]
   15dc0:	str	r0, [fp, #-52]	; 0xffffffcc
   15dc4:	str	r0, [fp, #-40]	; 0xffffffd8
   15dc8:	str	r3, [fp, #-36]	; 0xffffffdc
   15dcc:	str	r0, [fp, #-32]	; 0xffffffe0
   15dd0:	strh	r0, [fp, #-28]	; 0xffffffe4
   15dd4:	mov	r0, r5
   15dd8:	bl	146b8 <fputs@plt+0x3304>
   15ddc:	ldr	r7, [r6, #256]	; 0x100
   15de0:	ldr	r6, [r6, #260]	; 0x104
   15de4:	mov	r0, r5
   15de8:	bl	15be0 <fputs@plt+0x482c>
   15dec:	mov	r2, r0
   15df0:	mov	r0, r6
   15df4:	mov	r1, r4
   15df8:	blx	r7
   15dfc:	sub	sp, fp, #24
   15e00:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15e04:	add	sp, sp, #8
   15e08:	bx	lr
   15e0c:	nop	{0}
   15e10:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15e14:	add	fp, sp, #24
   15e18:	sub	sp, sp, #264	; 0x108
   15e1c:	mov	r4, r1
   15e20:	mov	r5, r0
   15e24:	bl	13da4 <fputs@plt+0x29f0>
   15e28:	cmp	r0, #0
   15e2c:	bne	15f64 <fputs@plt+0x4bb0>
   15e30:	cmp	r5, #1
   15e34:	blt	15f54 <fputs@plt+0x4ba0>
   15e38:	cmp	r4, #0
   15e3c:	beq	15f54 <fputs@plt+0x4ba0>
   15e40:	movw	r9, #34832	; 0x8810
   15e44:	movt	r9, #10
   15e48:	ldrb	r0, [r9]
   15e4c:	cmp	r0, #0
   15e50:	bne	15f00 <fputs@plt+0x4b4c>
   15e54:	mov	r6, #0
   15e58:	strh	r6, [r9, #1]
   15e5c:	bl	13da4 <fputs@plt+0x29f0>
   15e60:	movw	r1, #34792	; 0x87e8
   15e64:	cmp	r0, #0
   15e68:	add	r8, sp, #4
   15e6c:	movt	r1, #10
   15e70:	mov	r2, r8
   15e74:	ldr	r1, [r1]
   15e78:	movne	r1, r6
   15e7c:	ldr	r3, [r1, #56]	; 0x38
   15e80:	mov	r0, r1
   15e84:	mov	r1, #256	; 0x100
   15e88:	blx	r3
   15e8c:	add	r0, pc, #220	; 0xdc
   15e90:	vmov.i8	q8, #16	; 0x10
   15e94:	vld1.64	{d18-d19}, [r0]
   15e98:	add	r0, r9, r6
   15e9c:	add	r6, r6, #16
   15ea0:	vadd.i8	q10, q9, q8
   15ea4:	add	r0, r0, #3
   15ea8:	cmp	r6, #256	; 0x100
   15eac:	vst1.8	{d18-d19}, [r0]
   15eb0:	vorr	q9, q10, q10
   15eb4:	bne	15e98 <fputs@plt+0x4ae4>
   15eb8:	ldrb	r0, [r9, #2]
   15ebc:	mov	r1, #0
   15ec0:	add	r2, r9, #3
   15ec4:	ldrb	r3, [r8, r1]
   15ec8:	ldrb	r6, [r2, r1]
   15ecc:	add	r3, r3, r6
   15ed0:	add	r0, r3, r0
   15ed4:	strb	r0, [r9, #2]
   15ed8:	uxtb	r3, r0
   15edc:	ldrb	r6, [r2, r3]
   15ee0:	ldrb	r7, [r2, r1]
   15ee4:	strb	r7, [r2, r3]
   15ee8:	strb	r6, [r2, r1]
   15eec:	add	r1, r1, #1
   15ef0:	cmp	r1, #256	; 0x100
   15ef4:	bne	15ec4 <fputs@plt+0x4b10>
   15ef8:	mov	r0, #1
   15efc:	strb	r0, [r9]
   15f00:	add	r0, r9, #3
   15f04:	ldrb	r1, [r9, #1]
   15f08:	ldrb	r2, [r9, #2]
   15f0c:	subs	r5, r5, #1
   15f10:	add	r1, r1, #1
   15f14:	strb	r1, [r9, #1]
   15f18:	uxtb	r1, r1
   15f1c:	ldrb	r3, [r0, r1]
   15f20:	add	r2, r2, r3
   15f24:	strb	r2, [r9, #2]
   15f28:	uxtb	r2, r2
   15f2c:	ldrb	r7, [r0, r2]
   15f30:	strb	r7, [r0, r1]
   15f34:	strb	r3, [r0, r2]
   15f38:	ldrb	r1, [r0, r1]
   15f3c:	add	r1, r1, r3
   15f40:	uxtb	r1, r1
   15f44:	ldrb	r1, [r0, r1]
   15f48:	strb	r1, [r4], #1
   15f4c:	bne	15f04 <fputs@plt+0x4b50>
   15f50:	b	15f64 <fputs@plt+0x4bb0>
   15f54:	movw	r0, #34832	; 0x8810
   15f58:	mov	r1, #0
   15f5c:	movt	r0, #10
   15f60:	strb	r1, [r0]
   15f64:	sub	sp, fp, #24
   15f68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15f6c:	nop	{0}
   15f70:	movweq	r0, #8448	; 0x2100
   15f74:	streq	r0, [r6, -r4, lsl #10]
   15f78:	bleq	2983a0 <stderr@@GLIBC_2.4+0x1f3670>
   15f7c:	svceq	0x000e0d0c
   15f80:	cmp	r0, #0
   15f84:	beq	15f94 <fputs@plt+0x4be0>
   15f88:	cmp	r1, #0
   15f8c:	beq	15fa0 <fputs@plt+0x4bec>
   15f90:	b	15fac <fputs@plt+0x4bf8>
   15f94:	cmp	r1, #0
   15f98:	mvnne	r1, #0
   15f9c:	b	15fa4 <fputs@plt+0x4bf0>
   15fa0:	mov	r1, #1
   15fa4:	mov	r0, r1
   15fa8:	bx	lr
   15fac:	push	{r4, r5, fp, lr}
   15fb0:	add	fp, sp, #8
   15fb4:	mov	ip, r0
   15fb8:	ldrb	r0, [r1]
   15fbc:	movw	r5, #49236	; 0xc054
   15fc0:	ldrb	r2, [ip]
   15fc4:	movt	r5, #8
   15fc8:	ldrb	lr, [r5, r0]
   15fcc:	ldrb	r0, [r5, r2]
   15fd0:	cmp	r2, #0
   15fd4:	sub	r0, r0, lr
   15fd8:	beq	16010 <fputs@plt+0x4c5c>
   15fdc:	cmp	r0, #0
   15fe0:	bne	16010 <fputs@plt+0x4c5c>
   15fe4:	add	r1, r1, #1
   15fe8:	add	r2, ip, #1
   15fec:	ldrb	r0, [r1], #1
   15ff0:	ldrb	r3, [r2], #1
   15ff4:	ldrb	r0, [r5, r0]
   15ff8:	ldrb	r4, [r5, r3]
   15ffc:	cmp	r3, #0
   16000:	sub	r0, r4, r0
   16004:	popeq	{r4, r5, fp, pc}
   16008:	cmp	r0, #0
   1600c:	beq	15fec <fputs@plt+0x4c38>
   16010:	pop	{r4, r5, fp, pc}
   16014:	push	{r4, r5, fp, lr}
   16018:	add	fp, sp, #8
   1601c:	movw	r5, #16968	; 0x4248
   16020:	mov	r4, #0
   16024:	movt	r5, #10
   16028:	clz	r1, r4
   1602c:	add	r0, r5, r4
   16030:	lsr	r1, r1, #5
   16034:	bl	14108 <fputs@plt+0x2d54>
   16038:	add	r4, r4, #88	; 0x58
   1603c:	cmp	r4, #352	; 0x160
   16040:	bne	16028 <fputs@plt+0x4c74>
   16044:	mov	r0, #0
   16048:	pop	{r4, r5, fp, pc}
   1604c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16050:	add	fp, sp, #28
   16054:	sub	sp, sp, #164	; 0xa4
   16058:	sub	sp, sp, #1024	; 0x400
   1605c:	mov	r4, r1
   16060:	mov	r9, r0
   16064:	ands	r1, r3, #4
   16068:	mov	r8, r3
   1606c:	mov	sl, r2
   16070:	bic	r7, r3, #255	; 0xff
   16074:	mov	r0, #0
   16078:	str	r1, [sp, #32]
   1607c:	beq	16098 <fputs@plt+0x4ce4>
   16080:	cmp	r7, #2048	; 0x800
   16084:	mov	r0, #1
   16088:	cmpne	r7, #16384	; 0x4000
   1608c:	beq	16098 <fputs@plt+0x4ce4>
   16090:	cmp	r7, #524288	; 0x80000
   16094:	movne	r0, #0
   16098:	movw	r6, #35200	; 0x8980
   1609c:	str	r0, [sp, #24]
   160a0:	movt	r6, #10
   160a4:	ldr	r5, [r6]
   160a8:	bl	11300 <getpid@plt>
   160ac:	cmp	r5, r0
   160b0:	beq	160d8 <fputs@plt+0x4d24>
   160b4:	bl	11300 <getpid@plt>
   160b8:	str	r0, [r6]
   160bc:	bl	13da4 <fputs@plt+0x29f0>
   160c0:	cmp	r0, #0
   160c4:	bne	160d8 <fputs@plt+0x4d24>
   160c8:	movw	r0, #34832	; 0x8810
   160cc:	mov	r1, #0
   160d0:	movt	r0, #10
   160d4:	strb	r1, [r0]
   160d8:	mov	r0, sl
   160dc:	mov	r1, #0
   160e0:	mov	r2, #80	; 0x50
   160e4:	bl	11174 <memset@plt>
   160e8:	cmp	r7, #256	; 0x100
   160ec:	str	r4, [sp, #36]	; 0x24
   160f0:	str	r7, [sp, #28]
   160f4:	bne	16154 <fputs@plt+0x4da0>
   160f8:	movw	r0, #17324	; 0x43ac
   160fc:	add	r1, sp, #40	; 0x28
   16100:	mov	r7, r9
   16104:	movt	r0, #10
   16108:	ldr	r2, [r0, #52]	; 0x34
   1610c:	mov	r0, r4
   16110:	blx	r2
   16114:	cmp	r0, #0
   16118:	beq	161d8 <fputs@plt+0x4e24>
   1611c:	bl	13da4 <fputs@plt+0x29f0>
   16120:	mov	r6, #7
   16124:	cmp	r0, #0
   16128:	bne	1668c <fputs@plt+0x52d8>
   1612c:	mov	r0, #12
   16130:	mov	r1, #0
   16134:	bl	142d0 <fputs@plt+0x2f1c>
   16138:	ldr	r4, [sp, #36]	; 0x24
   1613c:	cmp	r0, #0
   16140:	beq	1668c <fputs@plt+0x52d8>
   16144:	mov	r9, r7
   16148:	mvn	r1, #0
   1614c:	str	r0, [sl, #28]
   16150:	b	16160 <fputs@plt+0x4dac>
   16154:	mvn	r1, #0
   16158:	cmp	r4, #0
   1615c:	beq	16238 <fputs@plt+0x4e84>
   16160:	mov	r3, r4
   16164:	ands	r0, r8, #16
   16168:	mov	r7, r9
   1616c:	and	r9, r8, #2
   16170:	and	r4, r8, #1
   16174:	and	r6, r8, #8
   16178:	ldr	r0, [sp, #32]
   1617c:	orr	r5, r9, r0, lsl #4
   16180:	movw	r0, #32896	; 0x8080
   16184:	orrne	r5, r5, r0
   16188:	cmn	r1, #1
   1618c:	ble	16198 <fputs@plt+0x4de4>
   16190:	ldr	r9, [sp, #28]
   16194:	b	16368 <fputs@plt+0x4fb4>
   16198:	movw	r0, #2048	; 0x800
   1619c:	str	r3, [sp, #16]
   161a0:	str	r4, [sp, #20]
   161a4:	str	r6, [sp, #12]
   161a8:	movt	r0, #8
   161ac:	ands	r0, r8, r0
   161b0:	str	r0, [sp, #32]
   161b4:	beq	16260 <fputs@plt+0x4eac>
   161b8:	cmp	r3, #0
   161bc:	beq	16278 <fputs@plt+0x4ec4>
   161c0:	mov	r0, r3
   161c4:	mov	r6, r3
   161c8:	bl	111f8 <strlen@plt>
   161cc:	mov	r3, r6
   161d0:	bic	r6, r0, #-1073741824	; 0xc0000000
   161d4:	b	1627c <fputs@plt+0x4ec8>
   161d8:	movw	r0, #35196	; 0x897c
   161dc:	movt	r0, #10
   161e0:	ldr	r0, [r0]
   161e4:	cmp	r0, #0
   161e8:	beq	1611c <fputs@plt+0x4d68>
   161ec:	ldr	r1, [sp, #40]	; 0x28
   161f0:	ldr	r5, [sp, #44]	; 0x2c
   161f4:	ldr	r3, [sp, #136]	; 0x88
   161f8:	ldr	r6, [sp, #140]	; 0x8c
   161fc:	ldm	r0, {r2, r9}
   16200:	eor	r4, r9, r5
   16204:	eor	r2, r2, r1
   16208:	orrs	r2, r2, r4
   1620c:	bne	16228 <fputs@plt+0x4e74>
   16210:	ldr	r2, [r0, #8]
   16214:	ldr	r9, [r0, #12]
   16218:	eor	r4, r9, r6
   1621c:	eor	r2, r2, r3
   16220:	orrs	r2, r2, r4
   16224:	beq	165a4 <fputs@plt+0x51f0>
   16228:	ldr	r0, [r0, #40]	; 0x28
   1622c:	cmp	r0, #0
   16230:	bne	161fc <fputs@plt+0x4e48>
   16234:	b	1611c <fputs@plt+0x4d68>
   16238:	ldr	r0, [r9, #8]
   1623c:	add	r5, sp, #40	; 0x28
   16240:	mov	r1, r5
   16244:	bl	259a8 <fputs@plt+0x145f4>
   16248:	mov	r3, r5
   1624c:	mvn	r1, #0
   16250:	mov	r6, r0
   16254:	cmp	r0, #0
   16258:	bne	1668c <fputs@plt+0x52d8>
   1625c:	b	16164 <fputs@plt+0x4db0>
   16260:	cmp	r6, #0
   16264:	mov	r0, #0
   16268:	mov	r4, #0
   1626c:	movwne	r6, #384	; 0x180
   16270:	str	r0, [sp, #8]
   16274:	b	162ec <fputs@plt+0x4f38>
   16278:	mov	r6, #0
   1627c:	sub	r0, r3, #1
   16280:	ldrb	r1, [r0, r6]
   16284:	sub	r6, r6, #1
   16288:	cmp	r1, #45	; 0x2d
   1628c:	bne	16280 <fputs@plt+0x4ecc>
   16290:	sub	r4, fp, #552	; 0x228
   16294:	mov	r1, r3
   16298:	mov	r2, r6
   1629c:	mov	r0, r4
   162a0:	bl	1121c <memcpy@plt>
   162a4:	mov	r0, #0
   162a8:	add	r1, sp, #560	; 0x230
   162ac:	strb	r0, [r4, r6]
   162b0:	movw	r0, #17324	; 0x43ac
   162b4:	movt	r0, #10
   162b8:	ldr	r2, [r0, #52]	; 0x34
   162bc:	mov	r0, r4
   162c0:	blx	r2
   162c4:	cmp	r0, #0
   162c8:	beq	162d4 <fputs@plt+0x4f20>
   162cc:	movw	r6, #1802	; 0x70a
   162d0:	b	1668c <fputs@plt+0x52d8>
   162d4:	ldr	r6, [sp, #576]	; 0x240
   162d8:	ldr	r0, [sp, #584]	; 0x248
   162dc:	ldr	r4, [sp, #588]	; 0x24c
   162e0:	ldr	r3, [sp, #16]
   162e4:	str	r0, [sp, #8]
   162e8:	bfc	r6, #9, #23
   162ec:	orr	r5, r5, #131072	; 0x20000
   162f0:	mov	r0, r3
   162f4:	mov	r2, r6
   162f8:	mov	r1, r5
   162fc:	bl	25608 <fputs@plt+0x14254>
   16300:	cmn	r0, #1
   16304:	ble	16540 <fputs@plt+0x518c>
   16308:	mov	r6, r4
   1630c:	ldr	r4, [sp, #20]
   16310:	mov	r1, r0
   16314:	ldr	r0, [sp, #32]
   16318:	ldr	r9, [sp, #28]
   1631c:	cmp	r0, #0
   16320:	beq	16360 <fputs@plt+0x4fac>
   16324:	movw	r0, #17324	; 0x43ac
   16328:	mov	r5, r1
   1632c:	movt	r0, #10
   16330:	ldr	r0, [r0, #256]	; 0x100
   16334:	blx	r0
   16338:	cmp	r0, #0
   1633c:	bne	1635c <fputs@plt+0x4fa8>
   16340:	movw	r0, #17324	; 0x43ac
   16344:	ldr	r1, [sp, #8]
   16348:	mov	r2, r6
   1634c:	movt	r0, #10
   16350:	ldr	r3, [r0, #244]	; 0xf4
   16354:	mov	r0, r5
   16358:	blx	r3
   1635c:	mov	r1, r5
   16360:	ldr	r3, [sp, #16]
   16364:	ldr	r6, [sp, #12]
   16368:	ldr	r0, [fp, #8]
   1636c:	mov	r2, sl
   16370:	cmp	r0, #0
   16374:	strne	r8, [r0]
   16378:	ldr	r0, [r2, #28]!
   1637c:	cmp	r0, #0
   16380:	str	r2, [sp, #20]
   16384:	stmne	r0, {r1, r8}
   16388:	cmp	r6, #0
   1638c:	beq	163ac <fputs@plt+0x4ff8>
   16390:	movw	r0, #17324	; 0x43ac
   16394:	mov	r5, r1
   16398:	movt	r0, #10
   1639c:	ldr	r1, [r0, #196]	; 0xc4
   163a0:	mov	r0, r3
   163a4:	blx	r1
   163a8:	mov	r1, r5
   163ac:	mov	r0, #2
   163b0:	cmp	r4, #0
   163b4:	ldr	ip, [sp, #36]	; 0x24
   163b8:	str	r7, [sl, #4]
   163bc:	str	r1, [sl, #12]
   163c0:	str	r1, [sp, #32]
   163c4:	orr	r5, r0, r6, lsl #2
   163c8:	ldr	r0, [sp, #24]
   163cc:	lsleq	r5, r6, #2
   163d0:	cmp	r9, #256	; 0x100
   163d4:	orrne	r5, r5, #128	; 0x80
   163d8:	str	ip, [sl, #32]
   163dc:	cmp	r0, #0
   163e0:	and	r0, r8, #64	; 0x40
   163e4:	orrne	r5, r5, #8
   163e8:	orr	r0, r5, r0
   163ec:	uxtb	r1, r0
   163f0:	lsl	r0, r0, #25
   163f4:	strh	r1, [sl, #18]
   163f8:	movw	r1, #16696	; 0x4138
   163fc:	and	r0, ip, r0, asr #31
   16400:	movt	r1, #10
   16404:	ldrd	r2, [r1, #176]	; 0xb0
   16408:	movw	r1, #64405	; 0xfb95
   1640c:	movt	r1, #8
   16410:	strd	r2, [sl, #64]	; 0x40
   16414:	mov	r2, #1
   16418:	bl	23300 <fputs@plt+0x11f4c>
   1641c:	cmp	r0, #0
   16420:	movw	r1, #63432	; 0xf7c8
   16424:	ldrhne	r0, [sl, #18]
   16428:	movt	r1, #8
   1642c:	orrne	r0, r0, #16
   16430:	strhne	r0, [sl, #18]
   16434:	ldr	r0, [r7, #16]
   16438:	bl	11390 <strcmp@plt>
   1643c:	cmp	r0, #0
   16440:	ldrheq	r0, [sl, #18]
   16444:	orreq	r0, r0, #1
   16448:	strheq	r0, [sl, #18]
   1644c:	tst	r5, #128	; 0x80
   16450:	bne	164ec <fputs@plt+0x5138>
   16454:	ldr	r0, [r7, #20]
   16458:	mov	r1, sl
   1645c:	ldr	r2, [r0]
   16460:	ldr	r0, [sp, #36]	; 0x24
   16464:	blx	r2
   16468:	movw	r7, #50156	; 0xc3ec
   1646c:	movt	r7, #8
   16470:	cmp	r0, r7
   16474:	beq	1650c <fputs@plt+0x5158>
   16478:	movw	r5, #50308	; 0xc484
   1647c:	mov	r7, r0
   16480:	movt	r5, #8
   16484:	cmp	r0, r5
   16488:	bne	164f4 <fputs@plt+0x5140>
   1648c:	ldr	r0, [sp, #36]	; 0x24
   16490:	bl	111f8 <strlen@plt>
   16494:	mov	r4, r0
   16498:	bl	13da4 <fputs@plt+0x29f0>
   1649c:	cmp	r0, #0
   164a0:	beq	16698 <fputs@plt+0x52e4>
   164a4:	mov	r0, #0
   164a8:	str	r0, [sl, #20]
   164ac:	str	r0, [sl, #24]
   164b0:	movw	r0, #17324	; 0x43ac
   164b4:	movt	r0, #10
   164b8:	ldr	r1, [r0, #16]
   164bc:	ldr	r0, [sp, #32]
   164c0:	blx	r1
   164c4:	mov	r6, #7
   164c8:	cmp	r0, #0
   164cc:	beq	16680 <fputs@plt+0x52cc>
   164d0:	ldr	r2, [sl, #32]
   164d4:	movw	r1, #64016	; 0xfa10
   164d8:	movw	r0, #4106	; 0x100a
   164dc:	movw	r3, #32898	; 0x8082
   164e0:	movt	r1, #8
   164e4:	bl	2571c <fputs@plt+0x14368>
   164e8:	b	16680 <fputs@plt+0x52cc>
   164ec:	movw	r7, #50232	; 0xc438
   164f0:	movt	r7, #8
   164f4:	mov	r0, sl
   164f8:	mov	r6, #0
   164fc:	str	r7, [sl]
   16500:	str	r6, [sl, #20]
   16504:	bl	25398 <fputs@plt+0x13fe4>
   16508:	b	1668c <fputs@plt+0x52d8>
   1650c:	movw	r8, #17324	; 0x43ac
   16510:	ldr	r0, [sl, #12]
   16514:	sub	r1, fp, #552	; 0x228
   16518:	movt	r8, #10
   1651c:	ldr	r2, [r8, #64]	; 0x40
   16520:	blx	r2
   16524:	cmp	r0, #0
   16528:	beq	165e0 <fputs@plt+0x522c>
   1652c:	bl	113a8 <__errno_location@plt>
   16530:	ldr	r0, [r0]
   16534:	mov	r6, #10
   16538:	str	r0, [sl, #20]
   1653c:	b	16644 <fputs@plt+0x5290>
   16540:	bl	113a8 <__errno_location@plt>
   16544:	cmp	r9, #0
   16548:	ldrne	r0, [r0]
   1654c:	cmpne	r0, #21
   16550:	bne	166d8 <fputs@plt+0x5324>
   16554:	movw	r0, #63693	; 0xf8cd
   16558:	movw	r1, #64300	; 0xfb2c
   1655c:	movw	r2, #64283	; 0xfb1b
   16560:	movw	r3, #33278	; 0x81fe
   16564:	mov	r6, #14
   16568:	movt	r0, #8
   1656c:	movt	r1, #8
   16570:	movt	r2, #8
   16574:	add	r0, r0, #20
   16578:	str	r0, [sp]
   1657c:	mov	r0, #14
   16580:	bl	15d70 <fputs@plt+0x49bc>
   16584:	ldr	r2, [sp, #16]
   16588:	movw	r1, #64011	; 0xfa0b
   1658c:	mov	r0, #14
   16590:	movw	r3, #33278	; 0x81fe
   16594:	movt	r1, #8
   16598:	bl	2571c <fputs@plt+0x14368>
   1659c:	add	r0, sl, #28
   165a0:	b	16684 <fputs@plt+0x52d0>
   165a4:	add	r2, r0, #36	; 0x24
   165a8:	ldr	r0, [r2]
   165ac:	cmp	r0, #0
   165b0:	beq	1611c <fputs@plt+0x4d68>
   165b4:	ldr	r3, [r0, #4]
   165b8:	mov	r1, r2
   165bc:	add	r2, r0, #8
   165c0:	cmp	r3, r8
   165c4:	bne	165a8 <fputs@plt+0x51f4>
   165c8:	ldr	r2, [r0, #8]
   165cc:	ldr	r4, [sp, #36]	; 0x24
   165d0:	mov	r9, r7
   165d4:	str	r2, [r1]
   165d8:	ldr	r1, [r0]
   165dc:	b	1614c <fputs@plt+0x4d98>
   165e0:	ldr	r0, [fp, #-552]	; 0xfffffdd8
   165e4:	ldr	r1, [fp, #-548]	; 0xfffffddc
   165e8:	ldr	r2, [fp, #-456]	; 0xfffffe38
   165ec:	ldr	r3, [fp, #-452]	; 0xfffffe3c
   165f0:	movw	r9, #35196	; 0x897c
   165f4:	add	ip, sp, #560	; 0x230
   165f8:	movt	r9, #10
   165fc:	stm	ip, {r0, r1, r2, r3}
   16600:	ldr	r5, [r9]
   16604:	cmp	r5, #0
   16608:	beq	16634 <fputs@plt+0x5280>
   1660c:	add	r6, sp, #560	; 0x230
   16610:	mov	r0, r6
   16614:	mov	r1, r5
   16618:	mov	r2, #16
   1661c:	bl	110e4 <memcmp@plt>
   16620:	cmp	r0, #0
   16624:	beq	1670c <fputs@plt+0x5358>
   16628:	ldr	r5, [r5, #40]	; 0x28
   1662c:	cmp	r5, #0
   16630:	bne	16610 <fputs@plt+0x525c>
   16634:	bl	13da4 <fputs@plt+0x29f0>
   16638:	mov	r6, #7
   1663c:	cmp	r0, #0
   16640:	beq	1671c <fputs@plt+0x5368>
   16644:	ldr	r1, [r8, #16]
   16648:	ldr	r0, [sp, #32]
   1664c:	blx	r1
   16650:	cmp	r0, #0
   16654:	beq	16678 <fputs@plt+0x52c4>
   16658:	cmp	sl, #0
   1665c:	movw	r1, #64016	; 0xfa10
   16660:	movw	r0, #4106	; 0x100a
   16664:	movw	r3, #32813	; 0x802d
   16668:	ldrne	r2, [sl, #32]
   1666c:	movt	r1, #8
   16670:	moveq	r2, #0
   16674:	bl	2571c <fputs@plt+0x14368>
   16678:	mov	r0, #0
   1667c:	str	r0, [sl, #20]
   16680:	ldr	r0, [sp, #20]
   16684:	ldr	r0, [r0]
   16688:	bl	14400 <fputs@plt+0x304c>
   1668c:	mov	r0, r6
   16690:	sub	sp, fp, #28
   16694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16698:	add	r4, r4, #6
   1669c:	asr	r1, r4, #31
   166a0:	mov	r0, r4
   166a4:	bl	142d0 <fputs@plt+0x2f1c>
   166a8:	cmp	r0, #0
   166ac:	beq	164a4 <fputs@plt+0x50f0>
   166b0:	ldr	r3, [sp, #36]	; 0x24
   166b4:	mov	r7, r0
   166b8:	movw	r2, #64410	; 0xfb9a
   166bc:	mov	r0, r4
   166c0:	movt	r2, #8
   166c4:	mov	r1, r7
   166c8:	bl	15d40 <fputs@plt+0x498c>
   166cc:	str	r7, [sl, #24]
   166d0:	mov	r7, r5
   166d4:	b	164f4 <fputs@plt+0x5140>
   166d8:	movw	r0, #65456	; 0xffb0
   166dc:	mov	r2, r6
   166e0:	movt	r0, #3
   166e4:	and	r1, r5, r0
   166e8:	ldr	r0, [sp, #16]
   166ec:	bl	25608 <fputs@plt+0x14254>
   166f0:	cmp	r0, #0
   166f4:	blt	16554 <fputs@plt+0x51a0>
   166f8:	mov	r6, r4
   166fc:	mov	r4, #1
   16700:	mov	r1, r0
   16704:	bfi	r8, r4, #0, #3
   16708:	b	16314 <fputs@plt+0x4f60>
   1670c:	ldr	r0, [r5, #24]
   16710:	add	r0, r0, #1
   16714:	str	r0, [r5, #24]
   16718:	b	16780 <fputs@plt+0x53cc>
   1671c:	mov	r0, #48	; 0x30
   16720:	mov	r1, #0
   16724:	mov	r4, #0
   16728:	bl	142d0 <fputs@plt+0x2f1c>
   1672c:	cmp	r0, #0
   16730:	beq	16644 <fputs@plt+0x5290>
   16734:	mov	r5, r0
   16738:	vmov.i32	q8, #0	; 0x00000000
   1673c:	str	r4, [r0, #36]	; 0x24
   16740:	str	r4, [r0, #32]
   16744:	add	r0, r0, #16
   16748:	add	r1, sp, #560	; 0x230
   1674c:	vst1.64	{d16-d17}, [r0]
   16750:	mov	r0, #1
   16754:	vld1.64	{d16-d17}, [r1]
   16758:	str	r0, [r5, #24]
   1675c:	mov	r0, #44	; 0x2c
   16760:	mov	r1, r5
   16764:	vst1.64	{d16-d17}, [r1], r0
   16768:	ldr	r0, [r9]
   1676c:	str	r4, [r1]
   16770:	cmp	r0, #0
   16774:	str	r0, [r5, #40]	; 0x28
   16778:	strne	r5, [r0, #44]	; 0x2c
   1677c:	str	r5, [r9]
   16780:	str	r5, [sl, #8]
   16784:	b	164f4 <fputs@plt+0x5140>
   16788:	push	{r4, r5, r6, r7, fp, lr}
   1678c:	add	fp, sp, #16
   16790:	sub	sp, sp, #8
   16794:	movw	r7, #17324	; 0x43ac
   16798:	mov	r5, r1
   1679c:	mov	r6, r2
   167a0:	movt	r7, #10
   167a4:	mov	r0, r5
   167a8:	ldr	r1, [r7, #196]	; 0xc4
   167ac:	blx	r1
   167b0:	cmn	r0, #1
   167b4:	beq	16810 <fputs@plt+0x545c>
   167b8:	mov	r4, #0
   167bc:	tst	r6, #1
   167c0:	beq	16870 <fputs@plt+0x54bc>
   167c4:	ldr	r2, [r7, #208]	; 0xd0
   167c8:	add	r1, sp, #4
   167cc:	mov	r0, r5
   167d0:	blx	r2
   167d4:	mov	r4, #0
   167d8:	cmp	r0, #0
   167dc:	bne	16870 <fputs@plt+0x54bc>
   167e0:	ldr	r0, [sp, #4]
   167e4:	bl	11180 <fsync@plt>
   167e8:	cmp	r0, #0
   167ec:	beq	16840 <fputs@plt+0x548c>
   167f0:	movw	r1, #64330	; 0xfb4a
   167f4:	movw	r0, #1290	; 0x50a
   167f8:	mov	r2, r5
   167fc:	movw	r3, #33414	; 0x8286
   16800:	movw	r4, #1290	; 0x50a
   16804:	movt	r1, #8
   16808:	bl	2571c <fputs@plt+0x14368>
   1680c:	b	16844 <fputs@plt+0x5490>
   16810:	bl	113a8 <__errno_location@plt>
   16814:	ldr	r0, [r0]
   16818:	movw	r4, #5898	; 0x170a
   1681c:	cmp	r0, #2
   16820:	beq	16870 <fputs@plt+0x54bc>
   16824:	movw	r1, #64105	; 0xfa69
   16828:	movw	r4, #2570	; 0xa0a
   1682c:	movw	r0, #2570	; 0xa0a
   16830:	mov	r2, r5
   16834:	movw	r3, #33404	; 0x827c
   16838:	movt	r1, #8
   1683c:	b	1686c <fputs@plt+0x54b8>
   16840:	mov	r4, #0
   16844:	ldr	r1, [r7, #16]
   16848:	ldr	r0, [sp, #4]
   1684c:	blx	r1
   16850:	cmp	r0, #0
   16854:	beq	16870 <fputs@plt+0x54bc>
   16858:	movw	r1, #64016	; 0xfa10
   1685c:	movw	r0, #4106	; 0x100a
   16860:	mov	r2, #0
   16864:	movw	r3, #33416	; 0x8288
   16868:	movt	r1, #8
   1686c:	bl	2571c <fputs@plt+0x14368>
   16870:	mov	r0, r4
   16874:	sub	sp, fp, #16
   16878:	pop	{r4, r5, r6, r7, fp, pc}
   1687c:	push	{r4, sl, fp, lr}
   16880:	add	fp, sp, #8
   16884:	sub	sp, sp, #104	; 0x68
   16888:	mov	r0, r1
   1688c:	movw	r1, #17324	; 0x43ac
   16890:	mov	r4, r3
   16894:	cmp	r2, #0
   16898:	movt	r1, #10
   1689c:	beq	168bc <fputs@plt+0x5508>
   168a0:	ldr	r2, [r1, #28]
   168a4:	mov	r1, #6
   168a8:	blx	r2
   168ac:	clz	r0, r0
   168b0:	lsr	r0, r0, #5
   168b4:	str	r0, [r4]
   168b8:	b	168f0 <fputs@plt+0x553c>
   168bc:	ldr	r2, [r1, #52]	; 0x34
   168c0:	mov	r1, sp
   168c4:	blx	r2
   168c8:	mov	r1, #0
   168cc:	cmp	r0, #0
   168d0:	bne	168ec <fputs@plt+0x5538>
   168d4:	ldr	r0, [sp, #48]	; 0x30
   168d8:	ldr	r2, [sp, #52]	; 0x34
   168dc:	mov	r1, #0
   168e0:	rsbs	r0, r0, #0
   168e4:	rscs	r0, r2, #0
   168e8:	movwlt	r1, #1
   168ec:	str	r1, [r4]
   168f0:	mov	r0, #0
   168f4:	sub	sp, fp, #8
   168f8:	pop	{r4, sl, fp, pc}
   168fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16900:	add	fp, sp, #28
   16904:	sub	sp, sp, #132	; 0x84
   16908:	sub	r0, r2, #2
   1690c:	mov	r9, r3
   16910:	mov	r4, r1
   16914:	mov	r5, #0
   16918:	str	r2, [sp, #20]
   1691c:	str	r0, [sp, #16]
   16920:	sub	r0, r2, #1
   16924:	str	r0, [sp, #8]
   16928:	mov	r0, #1
   1692c:	str	r0, [sp, #12]
   16930:	movw	r0, #63693	; 0xf8cd
   16934:	movt	r0, #8
   16938:	add	r0, r0, #20
   1693c:	str	r0, [sp, #4]
   16940:	b	16a3c <fputs@plt+0x5688>
   16944:	ldr	r0, [sp, #20]
   16948:	bl	14298 <fputs@plt+0x2ee4>
   1694c:	mov	r6, r0
   16950:	cmp	r0, #0
   16954:	beq	16cac <fputs@plt+0x58f8>
   16958:	movw	r0, #17324	; 0x43ac
   1695c:	ldr	r2, [sp, #8]
   16960:	mov	r1, r6
   16964:	movt	r0, #10
   16968:	ldr	r3, [r0, #316]	; 0x13c
   1696c:	mov	r0, r4
   16970:	blx	r3
   16974:	cmn	r0, #1
   16978:	ble	16c28 <fputs@plt+0x5874>
   1697c:	mov	r7, r0
   16980:	ldrb	r0, [r6]
   16984:	mov	sl, #0
   16988:	cmp	r0, #47	; 0x2f
   1698c:	beq	16a00 <fputs@plt+0x564c>
   16990:	cmp	r4, #0
   16994:	beq	169a8 <fputs@plt+0x55f4>
   16998:	mov	r0, r4
   1699c:	bl	111f8 <strlen@plt>
   169a0:	bic	r0, r0, #-1073741824	; 0xc0000000
   169a4:	b	169ac <fputs@plt+0x55f8>
   169a8:	mov	r0, #0
   169ac:	sub	r1, r4, #1
   169b0:	mov	r5, r0
   169b4:	cmp	r0, #1
   169b8:	blt	169cc <fputs@plt+0x5618>
   169bc:	ldrb	r2, [r1, r5]
   169c0:	sub	r0, r5, #1
   169c4:	cmp	r2, #47	; 0x2f
   169c8:	bne	169b0 <fputs@plt+0x55fc>
   169cc:	ldr	r0, [sp, #20]
   169d0:	add	r1, r7, r5
   169d4:	cmp	r1, r0
   169d8:	bge	16a08 <fputs@plt+0x5654>
   169dc:	add	r2, r7, #1
   169e0:	mov	r7, r1
   169e4:	add	r0, r6, r5
   169e8:	mov	r1, r6
   169ec:	bl	112f4 <memmove@plt>
   169f0:	mov	r0, r6
   169f4:	mov	r1, r4
   169f8:	mov	r2, r5
   169fc:	bl	1121c <memcpy@plt>
   16a00:	mov	r8, #0
   16a04:	b	16a30 <fputs@plt+0x567c>
   16a08:	ldr	r0, [sp, #4]
   16a0c:	movw	r1, #64300	; 0xfb2c
   16a10:	movw	r2, #64283	; 0xfb1b
   16a14:	movw	r3, #33551	; 0x830f
   16a18:	mov	r8, #14
   16a1c:	movt	r1, #8
   16a20:	movt	r2, #8
   16a24:	str	r0, [sp]
   16a28:	mov	r0, #14
   16a2c:	bl	15d70 <fputs@plt+0x49bc>
   16a30:	mov	r5, r6
   16a34:	strb	sl, [r6, r7]
   16a38:	b	16ab0 <fputs@plt+0x56fc>
   16a3c:	movw	r0, #17324	; 0x43ac
   16a40:	add	r1, sp, #24
   16a44:	movt	r0, #10
   16a48:	ldr	r2, [r0, #328]	; 0x148
   16a4c:	mov	r0, r4
   16a50:	blx	r2
   16a54:	cmp	r0, #0
   16a58:	beq	16a70 <fputs@plt+0x56bc>
   16a5c:	bl	113a8 <__errno_location@plt>
   16a60:	ldr	r0, [r0]
   16a64:	cmp	r0, #2
   16a68:	beq	16aa4 <fputs@plt+0x56f0>
   16a6c:	b	16b7c <fputs@plt+0x57c8>
   16a70:	ldr	r0, [sp, #40]	; 0x28
   16a74:	and	r0, r0, #61440	; 0xf000
   16a78:	cmp	r0, #40960	; 0xa000
   16a7c:	bne	16aa4 <fputs@plt+0x56f0>
   16a80:	cmp	r5, #0
   16a84:	beq	16944 <fputs@plt+0x5590>
   16a88:	ldr	r0, [sp, #12]
   16a8c:	cmp	r0, #100	; 0x64
   16a90:	bge	16c70 <fputs@plt+0x58bc>
   16a94:	add	r0, r0, #1
   16a98:	mov	r6, r5
   16a9c:	str	r0, [sp, #12]
   16aa0:	b	16958 <fputs@plt+0x55a4>
   16aa4:	mov	r8, #0
   16aa8:	mov	sl, #1
   16aac:	mov	r6, r4
   16ab0:	cmp	r8, #0
   16ab4:	bne	16b20 <fputs@plt+0x576c>
   16ab8:	cmp	r6, r9
   16abc:	beq	16b20 <fputs@plt+0x576c>
   16ac0:	mov	r7, #0
   16ac4:	cmp	r6, #0
   16ac8:	mov	r4, #0
   16acc:	beq	16adc <fputs@plt+0x5728>
   16ad0:	mov	r0, r6
   16ad4:	bl	111f8 <strlen@plt>
   16ad8:	bic	r4, r0, #-1073741824	; 0xc0000000
   16adc:	ldrb	r0, [r6]
   16ae0:	cmp	r0, #47	; 0x2f
   16ae4:	beq	16b3c <fputs@plt+0x5788>
   16ae8:	movw	r0, #17324	; 0x43ac
   16aec:	ldr	r1, [sp, #16]
   16af0:	movt	r0, #10
   16af4:	ldr	r2, [r0, #40]	; 0x28
   16af8:	mov	r0, r9
   16afc:	blx	r2
   16b00:	cmp	r0, #0
   16b04:	beq	16be4 <fputs@plt+0x5830>
   16b08:	cmp	r9, #0
   16b0c:	beq	16b2c <fputs@plt+0x5778>
   16b10:	mov	r0, r9
   16b14:	bl	111f8 <strlen@plt>
   16b18:	bic	r0, r0, #-1073741824	; 0xc0000000
   16b1c:	b	16b30 <fputs@plt+0x577c>
   16b20:	cmp	sl, #0
   16b24:	beq	16b6c <fputs@plt+0x57b8>
   16b28:	b	16c98 <fputs@plt+0x58e4>
   16b2c:	mov	r0, #0
   16b30:	mov	r1, #47	; 0x2f
   16b34:	add	r7, r0, #1
   16b38:	strb	r1, [r9, r0]
   16b3c:	ldr	r1, [sp, #20]
   16b40:	add	r0, r7, r4
   16b44:	cmp	r0, r1
   16b48:	bge	16bbc <fputs@plt+0x5808>
   16b4c:	movw	r2, #64280	; 0xfb18
   16b50:	sub	r0, r1, r7
   16b54:	add	r1, r9, r7
   16b58:	mov	r3, r6
   16b5c:	movt	r2, #8
   16b60:	bl	15d40 <fputs@plt+0x498c>
   16b64:	cmp	sl, #0
   16b68:	bne	16bdc <fputs@plt+0x5828>
   16b6c:	cmp	r8, #0
   16b70:	mov	r4, r9
   16b74:	beq	16a3c <fputs@plt+0x5688>
   16b78:	b	16c98 <fputs@plt+0x58e4>
   16b7c:	ldr	r0, [sp, #4]
   16b80:	movw	r1, #64300	; 0xfb2c
   16b84:	movw	r2, #64283	; 0xfb1b
   16b88:	movw	r3, #33528	; 0x82f8
   16b8c:	mov	r8, #14
   16b90:	movt	r1, #8
   16b94:	movt	r2, #8
   16b98:	str	r0, [sp]
   16b9c:	mov	r0, #14
   16ba0:	bl	15d70 <fputs@plt+0x49bc>
   16ba4:	movw	r1, #64193	; 0xfac1
   16ba8:	mov	r0, #14
   16bac:	mov	r2, r4
   16bb0:	movw	r3, #33528	; 0x82f8
   16bb4:	movt	r1, #8
   16bb8:	b	16c20 <fputs@plt+0x586c>
   16bbc:	mov	r0, #0
   16bc0:	movw	r1, #64300	; 0xfb2c
   16bc4:	movw	r2, #64283	; 0xfb1b
   16bc8:	movw	r3, #33480	; 0x82c8
   16bcc:	mov	r8, #14
   16bd0:	strb	r0, [r9, r7]
   16bd4:	ldr	r0, [sp, #4]
   16bd8:	b	16c84 <fputs@plt+0x58d0>
   16bdc:	mov	r8, #0
   16be0:	b	16c98 <fputs@plt+0x58e4>
   16be4:	ldr	r0, [sp, #4]
   16be8:	movw	r1, #64300	; 0xfb2c
   16bec:	movw	r2, #64283	; 0xfb1b
   16bf0:	movw	r3, #33471	; 0x82bf
   16bf4:	mov	r8, #14
   16bf8:	movt	r1, #8
   16bfc:	movt	r2, #8
   16c00:	str	r0, [sp]
   16c04:	mov	r0, #14
   16c08:	bl	15d70 <fputs@plt+0x49bc>
   16c0c:	movw	r1, #64029	; 0xfa1d
   16c10:	mov	r0, #14
   16c14:	mov	r2, r6
   16c18:	movw	r3, #33471	; 0x82bf
   16c1c:	movt	r1, #8
   16c20:	bl	2571c <fputs@plt+0x14368>
   16c24:	b	16c98 <fputs@plt+0x58e4>
   16c28:	ldr	r0, [sp, #4]
   16c2c:	movw	r1, #64300	; 0xfb2c
   16c30:	movw	r2, #64283	; 0xfb1b
   16c34:	movw	r3, #33545	; 0x8309
   16c38:	mov	r8, #14
   16c3c:	movt	r1, #8
   16c40:	movt	r2, #8
   16c44:	str	r0, [sp]
   16c48:	mov	r0, #14
   16c4c:	bl	15d70 <fputs@plt+0x49bc>
   16c50:	movw	r1, #64184	; 0xfab8
   16c54:	mov	r0, #14
   16c58:	mov	r2, r4
   16c5c:	movw	r3, #33545	; 0x8309
   16c60:	movt	r1, #8
   16c64:	bl	2571c <fputs@plt+0x14368>
   16c68:	mov	r5, r6
   16c6c:	b	16c98 <fputs@plt+0x58e4>
   16c70:	ldr	r0, [sp, #4]
   16c74:	movw	r1, #64300	; 0xfb2c
   16c78:	movw	r2, #64283	; 0xfb1b
   16c7c:	movw	r3, #33539	; 0x8303
   16c80:	mov	r8, #14
   16c84:	movt	r1, #8
   16c88:	movt	r2, #8
   16c8c:	str	r0, [sp]
   16c90:	mov	r0, #14
   16c94:	bl	15d70 <fputs@plt+0x49bc>
   16c98:	mov	r0, r5
   16c9c:	bl	14400 <fputs@plt+0x304c>
   16ca0:	mov	r0, r8
   16ca4:	sub	sp, fp, #28
   16ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16cac:	mov	r8, #7
   16cb0:	mov	r5, #0
   16cb4:	b	16c98 <fputs@plt+0x58e4>
   16cb8:	push	{r4, r5, r6, r7, fp, lr}
   16cbc:	add	fp, sp, #16
   16cc0:	sub	sp, sp, #8
   16cc4:	mov	r4, r1
   16cc8:	mov	r5, r2
   16ccc:	mov	r0, r2
   16cd0:	mov	r1, #0
   16cd4:	mov	r2, r4
   16cd8:	bl	11174 <memset@plt>
   16cdc:	bl	11300 <getpid@plt>
   16ce0:	movw	r7, #35200	; 0x8980
   16ce4:	mov	r1, #0
   16ce8:	mov	r2, #0
   16cec:	movt	r7, #10
   16cf0:	str	r0, [r7]
   16cf4:	movw	r0, #64418	; 0xfba2
   16cf8:	movt	r0, #8
   16cfc:	bl	25608 <fputs@plt+0x14254>
   16d00:	cmp	r0, #0
   16d04:	blt	16d70 <fputs@plt+0x59bc>
   16d08:	movw	r7, #17324	; 0x43ac
   16d0c:	mov	r6, r0
   16d10:	movt	r7, #10
   16d14:	ldr	r3, [r7, #100]	; 0x64
   16d18:	mov	r0, r6
   16d1c:	mov	r1, r5
   16d20:	mov	r2, r4
   16d24:	blx	r3
   16d28:	cmn	r0, #1
   16d2c:	bgt	16d40 <fputs@plt+0x598c>
   16d30:	bl	113a8 <__errno_location@plt>
   16d34:	ldr	r0, [r0]
   16d38:	cmp	r0, #4
   16d3c:	beq	16d14 <fputs@plt+0x5960>
   16d40:	ldr	r1, [r7, #16]
   16d44:	mov	r0, r6
   16d48:	blx	r1
   16d4c:	cmp	r0, #0
   16d50:	beq	16d8c <fputs@plt+0x59d8>
   16d54:	movw	r1, #64016	; 0xfa10
   16d58:	movw	r0, #4106	; 0x100a
   16d5c:	mov	r2, #0
   16d60:	movw	r3, #33675	; 0x838b
   16d64:	movt	r1, #8
   16d68:	bl	2571c <fputs@plt+0x14368>
   16d6c:	b	16d8c <fputs@plt+0x59d8>
   16d70:	add	r0, sp, #4
   16d74:	bl	11288 <time@plt>
   16d78:	ldr	r0, [sp, #4]
   16d7c:	mov	r4, #8
   16d80:	str	r0, [r5]
   16d84:	ldr	r0, [r7]
   16d88:	str	r0, [r5, #4]
   16d8c:	mov	r0, r4
   16d90:	sub	sp, fp, #16
   16d94:	pop	{r4, r5, r6, r7, fp, pc}
   16d98:	push	{r4, r5, fp, lr}
   16d9c:	add	fp, sp, #8
   16da0:	movw	r5, #16959	; 0x423f
   16da4:	movt	r5, #15
   16da8:	add	r0, r1, r5
   16dac:	movw	r1, #56963	; 0xde83
   16db0:	movt	r1, #17179	; 0x431b
   16db4:	smmul	r0, r0, r1
   16db8:	asr	r1, r0, #18
   16dbc:	add	r4, r1, r0, lsr #31
   16dc0:	mov	r0, r4
   16dc4:	bl	112e8 <sleep@plt>
   16dc8:	add	r0, r5, #1
   16dcc:	mul	r0, r4, r0
   16dd0:	pop	{r4, r5, fp, pc}
   16dd4:	nop	{0}
   16dd8:	push	{r4, sl, fp, lr}
   16ddc:	add	fp, sp, #8
   16de0:	sub	sp, sp, #8
   16de4:	mov	r4, r1
   16de8:	mov	r0, sp
   16dec:	mov	r1, #0
   16df0:	bl	111e0 <gettimeofday@plt>
   16df4:	ldm	sp, {r0, r1}
   16df8:	movw	r2, #19923	; 0x4dd3
   16dfc:	mov	r3, #1000	; 0x3e8
   16e00:	movt	r2, #4194	; 0x1062
   16e04:	smmul	r1, r1, r2
   16e08:	asr	r2, r1, #6
   16e0c:	add	r1, r2, r1, lsr #31
   16e10:	asr	r2, r1, #31
   16e14:	smlal	r1, r2, r0, r3
   16e18:	movw	r0, #8704	; 0x2200
   16e1c:	movw	r3, #49096	; 0xbfc8
   16e20:	movt	r0, #15955	; 0x3e53
   16e24:	adds	r0, r1, r0
   16e28:	adc	r1, r2, r3
   16e2c:	bl	88ffc <fputs@plt+0x77c48>
   16e30:	vldr	d16, [pc, #24]	; 16e50 <fputs@plt+0x5a9c>
   16e34:	vmov	d17, r0, r1
   16e38:	mov	r0, #0
   16e3c:	vdiv.f64	d16, d17, d16
   16e40:	vstr	d16, [r4]
   16e44:	sub	sp, fp, #8
   16e48:	pop	{r4, sl, fp, pc}
   16e4c:	nop	{0}
   16e50:	andeq	r0, r0, r0
   16e54:	orrsmi	r9, r4, r0, ror r9
   16e58:	push	{fp, lr}
   16e5c:	mov	fp, sp
   16e60:	bl	113a8 <__errno_location@plt>
   16e64:	ldr	r0, [r0]
   16e68:	pop	{fp, pc}
   16e6c:	push	{r4, sl, fp, lr}
   16e70:	add	fp, sp, #8
   16e74:	sub	sp, sp, #8
   16e78:	mov	r4, r1
   16e7c:	mov	r0, sp
   16e80:	mov	r1, #0
   16e84:	bl	111e0 <gettimeofday@plt>
   16e88:	ldm	sp, {r0, r1}
   16e8c:	movw	r2, #19923	; 0x4dd3
   16e90:	mov	r3, #1000	; 0x3e8
   16e94:	movt	r2, #4194	; 0x1062
   16e98:	smmul	r1, r1, r2
   16e9c:	asr	r2, r1, #6
   16ea0:	add	r1, r2, r1, lsr #31
   16ea4:	asr	r2, r1, #31
   16ea8:	smlal	r1, r2, r0, r3
   16eac:	movw	r0, #8704	; 0x2200
   16eb0:	movt	r0, #15955	; 0x3e53
   16eb4:	adds	r0, r1, r0
   16eb8:	movw	r1, #49096	; 0xbfc8
   16ebc:	adc	r1, r2, r1
   16ec0:	strd	r0, [r4]
   16ec4:	mov	r0, #0
   16ec8:	sub	sp, fp, #8
   16ecc:	pop	{r4, sl, fp, pc}
   16ed0:	push	{r4, r5, r6, r7, fp, lr}
   16ed4:	add	fp, sp, #16
   16ed8:	cmp	r1, #0
   16edc:	beq	16f44 <fputs@plt+0x5b90>
   16ee0:	movw	r0, #17324	; 0x43ac
   16ee4:	mov	r4, r2
   16ee8:	mov	r5, r1
   16eec:	mov	r7, #0
   16ef0:	movt	r0, #10
   16ef4:	add	r6, r0, #4
   16ef8:	b	16f10 <fputs@plt+0x5b5c>
   16efc:	add	r7, r7, #1
   16f00:	add	r6, r6, #12
   16f04:	cmp	r7, #28
   16f08:	movcs	r0, #12
   16f0c:	popcs	{r4, r5, r6, r7, fp, pc}
   16f10:	ldr	r1, [r6, #-4]
   16f14:	mov	r0, r5
   16f18:	bl	11390 <strcmp@plt>
   16f1c:	cmp	r0, #0
   16f20:	bne	16efc <fputs@plt+0x5b48>
   16f24:	ldr	r0, [r6, #4]
   16f28:	cmp	r0, #0
   16f2c:	ldreq	r0, [r6]
   16f30:	streq	r0, [r6, #4]
   16f34:	cmp	r4, #0
   16f38:	movne	r0, r4
   16f3c:	str	r0, [r6]
   16f40:	b	16f6c <fputs@plt+0x5bb8>
   16f44:	movw	r1, #17324	; 0x43ac
   16f48:	mov	r0, #0
   16f4c:	movt	r1, #10
   16f50:	add	r2, r1, r0
   16f54:	add	r0, r0, #12
   16f58:	ldr	r3, [r2, #8]
   16f5c:	cmp	r3, #0
   16f60:	strne	r3, [r2, #4]
   16f64:	cmp	r0, #336	; 0x150
   16f68:	bne	16f50 <fputs@plt+0x5b9c>
   16f6c:	mov	r0, #0
   16f70:	pop	{r4, r5, r6, r7, fp, pc}
   16f74:	push	{r4, r5, r6, sl, fp, lr}
   16f78:	add	fp, sp, #16
   16f7c:	movw	r0, #17324	; 0x43ac
   16f80:	mov	r4, r1
   16f84:	mov	r6, #0
   16f88:	movt	r0, #10
   16f8c:	add	r5, r0, #4
   16f90:	ldr	r1, [r5, #-4]
   16f94:	mov	r0, r4
   16f98:	bl	11390 <strcmp@plt>
   16f9c:	cmp	r0, #0
   16fa0:	ldreq	r0, [r5]
   16fa4:	popeq	{r4, r5, r6, sl, fp, pc}
   16fa8:	add	r6, r6, #1
   16fac:	add	r5, r5, #12
   16fb0:	cmp	r6, #28
   16fb4:	movcs	r0, #0
   16fb8:	popcs	{r4, r5, r6, sl, fp, pc}
   16fbc:	b	16f90 <fputs@plt+0x5bdc>
   16fc0:	push	{r4, r5, r6, sl, fp, lr}
   16fc4:	add	fp, sp, #16
   16fc8:	cmp	r1, #0
   16fcc:	beq	17008 <fputs@plt+0x5c54>
   16fd0:	movw	r6, #17324	; 0x43ac
   16fd4:	mov	r4, r1
   16fd8:	mov	r5, #0
   16fdc:	movt	r6, #10
   16fe0:	ldr	r1, [r6]
   16fe4:	mov	r0, r4
   16fe8:	bl	11390 <strcmp@plt>
   16fec:	cmp	r0, #0
   16ff0:	beq	1700c <fputs@plt+0x5c58>
   16ff4:	add	r5, r5, #1
   16ff8:	add	r6, r6, #12
   16ffc:	cmp	r5, #27
   17000:	bcc	16fe0 <fputs@plt+0x5c2c>
   17004:	b	1700c <fputs@plt+0x5c58>
   17008:	mvn	r5, #0
   1700c:	movw	r1, #17324	; 0x43ac
   17010:	add	r0, r5, r5, lsl #1
   17014:	movt	r1, #10
   17018:	add	r0, r1, r0, lsl #2
   1701c:	add	r1, r0, #16
   17020:	sub	r0, r5, #1
   17024:	add	r0, r0, #1
   17028:	cmp	r0, #26
   1702c:	movgt	r0, #0
   17030:	popgt	{r4, r5, r6, sl, fp, pc}
   17034:	add	r2, r1, #12
   17038:	ldr	r1, [r1]
   1703c:	cmp	r1, #0
   17040:	mov	r1, r2
   17044:	ldrne	r0, [r2, #-16]
   17048:	popne	{r4, r5, r6, sl, fp, pc}
   1704c:	b	17024 <fputs@plt+0x5c70>
   17050:	mov	r0, #0
   17054:	bx	lr
   17058:	movw	r1, #16696	; 0x4138
   1705c:	movt	r1, #10
   17060:	str	r0, [r1, #220]	; 0xdc
   17064:	mov	r0, #0
   17068:	bx	lr
   1706c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17070:	add	fp, sp, #28
   17074:	sub	sp, sp, #4
   17078:	mov	r7, r2
   1707c:	cmp	r2, r0
   17080:	beq	17124 <fputs@plt+0x5d70>
   17084:	mov	r8, r1
   17088:	mov	r4, r0
   1708c:	mov	r0, #48	; 0x30
   17090:	mov	r1, #0
   17094:	mov	r9, r3
   17098:	mov	r6, #0
   1709c:	bl	142d0 <fputs@plt+0x2f1c>
   170a0:	cmp	r0, #0
   170a4:	beq	17140 <fputs@plt+0x5d8c>
   170a8:	mov	r5, r0
   170ac:	vmov.i32	q8, #0	; 0x00000000
   170b0:	add	r0, r0, #32
   170b4:	mov	r1, r7
   170b8:	mov	r2, r9
   170bc:	vst1.8	{d16-d17}, [r0]
   170c0:	add	r0, r5, #16
   170c4:	mov	sl, r5
   170c8:	vst1.8	{d16-d17}, [r0]
   170cc:	mov	r0, #40	; 0x28
   170d0:	vst1.8	{d16-d17}, [sl], r0
   170d4:	mov	r0, r4
   170d8:	bl	172fc <fputs@plt+0x5f48>
   170dc:	str	r0, [r5, #24]
   170e0:	mov	r0, r4
   170e4:	mov	r1, r4
   170e8:	mov	r2, r8
   170ec:	bl	172fc <fputs@plt+0x5f48>
   170f0:	mov	r1, #1
   170f4:	str	r4, [r5]
   170f8:	str	r0, [r5, #4]
   170fc:	cmp	r0, #0
   17100:	str	r1, [r5, #16]
   17104:	str	r7, [r5, #20]
   17108:	str	r6, [sl]
   1710c:	ldrne	r1, [r5, #24]
   17110:	cmpne	r1, #0
   17114:	bne	17160 <fputs@plt+0x5dac>
   17118:	mov	r0, r5
   1711c:	bl	14400 <fputs@plt+0x304c>
   17120:	b	17138 <fputs@plt+0x5d84>
   17124:	movw	r2, #63442	; 0xf7d2
   17128:	mov	r0, r7
   1712c:	mov	r1, #1
   17130:	movt	r2, #8
   17134:	bl	171bc <fputs@plt+0x5e08>
   17138:	mov	r6, #0
   1713c:	b	17154 <fputs@plt+0x5da0>
   17140:	mov	r0, #7
   17144:	mov	r1, #7
   17148:	str	r0, [r4, #52]	; 0x34
   1714c:	mov	r0, r4
   17150:	bl	260f4 <fputs@plt+0x14d40>
   17154:	mov	r0, r6
   17158:	sub	sp, fp, #28
   1715c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17160:	ldr	r1, [r1, #4]
   17164:	mvn	r2, #0
   17168:	mov	r3, #0
   1716c:	ldr	r1, [r1, #32]
   17170:	bl	23064 <fputs@plt+0x11cb0>
   17174:	cmp	r0, #7
   17178:	beq	17118 <fputs@plt+0x5d64>
   1717c:	ldr	r0, [r5, #4]
   17180:	ldrb	r0, [r0, #8]
   17184:	cmp	r0, #0
   17188:	beq	171a4 <fputs@plt+0x5df0>
   1718c:	movw	r2, #64671	; 0xfc9f
   17190:	mov	r0, r4
   17194:	mov	r1, #1
   17198:	movt	r2, #8
   1719c:	bl	171bc <fputs@plt+0x5e08>
   171a0:	b	17118 <fputs@plt+0x5d64>
   171a4:	ldr	r0, [r5, #24]
   171a8:	mov	r6, r5
   171ac:	ldr	r1, [r0, #16]
   171b0:	add	r1, r1, #1
   171b4:	str	r1, [r0, #16]
   171b8:	b	17154 <fputs@plt+0x5da0>
   171bc:	sub	sp, sp, #4
   171c0:	push	{r4, r5, r6, sl, fp, lr}
   171c4:	add	fp, sp, #16
   171c8:	sub	sp, sp, #12
   171cc:	str	r3, [fp, #8]
   171d0:	mov	r4, r0
   171d4:	str	r1, [r0, #52]	; 0x34
   171d8:	movw	r0, #3082	; 0xc0a
   171dc:	mov	r5, r2
   171e0:	mov	r6, r1
   171e4:	cmp	r1, r0
   171e8:	beq	17224 <fputs@plt+0x5e70>
   171ec:	and	r0, r6, #251	; 0xfb
   171f0:	orr	r0, r0, #4
   171f4:	cmp	r0, #14
   171f8:	bne	17224 <fputs@plt+0x5e70>
   171fc:	ldr	r0, [r4]
   17200:	ldr	r3, [r0, #68]	; 0x44
   17204:	cmp	r3, #0
   17208:	beq	1721c <fputs@plt+0x5e68>
   1720c:	mov	r1, #0
   17210:	mov	r2, #0
   17214:	blx	r3
   17218:	b	17220 <fputs@plt+0x5e6c>
   1721c:	mov	r0, #0
   17220:	str	r0, [r4, #60]	; 0x3c
   17224:	cmp	r5, #0
   17228:	beq	172c0 <fputs@plt+0x5f0c>
   1722c:	ldr	r0, [r4, #240]	; 0xf0
   17230:	cmp	r0, #0
   17234:	bne	17280 <fputs@plt+0x5ecc>
   17238:	mov	r0, r4
   1723c:	mov	r2, #40	; 0x28
   17240:	mov	r3, #0
   17244:	mov	r6, #0
   17248:	bl	238bc <fputs@plt+0x12508>
   1724c:	cmp	r0, #0
   17250:	beq	172e8 <fputs@plt+0x5f34>
   17254:	vmov.i32	q8, #0	; 0x00000000
   17258:	mov	r1, #36	; 0x24
   1725c:	mov	r2, r0
   17260:	str	r4, [r0, #32]
   17264:	vst1.8	{d16-d17}, [r2], r1
   17268:	add	r1, r0, #16
   1726c:	vst1.8	{d16-d17}, [r1]
   17270:	mov	r1, #1
   17274:	str	r6, [r2]
   17278:	strh	r1, [r0, #8]
   1727c:	str	r0, [r4, #240]	; 0xf0
   17280:	add	r2, fp, #8
   17284:	mov	r0, r4
   17288:	mov	r1, r5
   1728c:	str	r2, [sp, #8]
   17290:	bl	26054 <fputs@plt+0x14ca0>
   17294:	mov	r1, r0
   17298:	ldr	r0, [r4, #240]	; 0xf0
   1729c:	cmp	r0, #0
   172a0:	beq	172ec <fputs@plt+0x5f38>
   172a4:	movw	r2, #17508	; 0x4464
   172a8:	mov	r3, #1
   172ac:	movt	r2, #1
   172b0:	str	r2, [sp]
   172b4:	mvn	r2, #0
   172b8:	bl	1a2f4 <fputs@plt+0x8f40>
   172bc:	b	172ec <fputs@plt+0x5f38>
   172c0:	cmp	r6, #0
   172c4:	str	r6, [r4, #52]	; 0x34
   172c8:	bne	172d8 <fputs@plt+0x5f24>
   172cc:	ldr	r0, [r4, #240]	; 0xf0
   172d0:	cmp	r0, #0
   172d4:	beq	172ec <fputs@plt+0x5f38>
   172d8:	mov	r0, r4
   172dc:	mov	r1, r6
   172e0:	bl	260f4 <fputs@plt+0x14d40>
   172e4:	b	172ec <fputs@plt+0x5f38>
   172e8:	str	r0, [r4, #240]	; 0xf0
   172ec:	sub	sp, fp, #16
   172f0:	pop	{r4, r5, r6, sl, fp, lr}
   172f4:	add	sp, sp, #4
   172f8:	bx	lr
   172fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17300:	add	fp, sp, #24
   17304:	mov	r8, r0
   17308:	mov	r5, r1
   1730c:	mov	r0, r1
   17310:	mov	r1, r2
   17314:	mov	r4, r2
   17318:	bl	21560 <fputs@plt+0x101ac>
   1731c:	mov	r6, r0
   17320:	cmp	r0, #1
   17324:	bne	17344 <fputs@plt+0x5f90>
   17328:	cmp	r8, #0
   1732c:	beq	17368 <fputs@plt+0x5fb4>
   17330:	mov	r0, r8
   17334:	mov	r2, #544	; 0x220
   17338:	mov	r3, #0
   1733c:	bl	238bc <fputs@plt+0x12508>
   17340:	b	17374 <fputs@plt+0x5fc0>
   17344:	cmn	r6, #1
   17348:	bgt	17420 <fputs@plt+0x606c>
   1734c:	movw	r2, #64445	; 0xfbbd
   17350:	mov	r0, r8
   17354:	mov	r1, #1
   17358:	mov	r3, r4
   1735c:	movt	r2, #8
   17360:	bl	171bc <fputs@plt+0x5e08>
   17364:	b	173f8 <fputs@plt+0x6044>
   17368:	mov	r0, #544	; 0x220
   1736c:	mov	r1, #0
   17370:	bl	142d0 <fputs@plt+0x2f1c>
   17374:	mov	r7, r0
   17378:	cmp	r0, #0
   1737c:	beq	173e4 <fputs@plt+0x6030>
   17380:	add	r0, r7, #4
   17384:	mov	r1, #0
   17388:	mov	r2, #540	; 0x21c
   1738c:	mov	r4, #0
   17390:	bl	11174 <memset@plt>
   17394:	mov	r0, r7
   17398:	str	r5, [r7]
   1739c:	bl	26178 <fputs@plt+0x14dc4>
   173a0:	cmp	r0, #0
   173a4:	beq	17400 <fputs@plt+0x604c>
   173a8:	ldr	r3, [r7, #4]
   173ac:	ldr	r1, [r7, #12]
   173b0:	movw	r2, #64280	; 0xfb18
   173b4:	mov	r0, r8
   173b8:	movt	r2, #8
   173bc:	bl	171bc <fputs@plt+0x5e08>
   173c0:	ldr	r1, [r7, #4]
   173c4:	mov	r0, r8
   173c8:	bl	13ce4 <fputs@plt+0x2930>
   173cc:	mov	r0, r7
   173d0:	bl	1dafc <fputs@plt+0xc748>
   173d4:	mov	r0, r8
   173d8:	mov	r1, r7
   173dc:	bl	13ce4 <fputs@plt+0x2930>
   173e0:	b	1742c <fputs@plt+0x6078>
   173e4:	movw	r2, #64431	; 0xfbaf
   173e8:	mov	r0, r8
   173ec:	mov	r1, #7
   173f0:	movt	r2, #8
   173f4:	bl	171bc <fputs@plt+0x5e08>
   173f8:	mov	r4, #0
   173fc:	b	1742c <fputs@plt+0x6078>
   17400:	ldr	r1, [r7, #4]
   17404:	mov	r0, r8
   17408:	bl	13ce4 <fputs@plt+0x2930>
   1740c:	mov	r0, r7
   17410:	bl	1dafc <fputs@plt+0xc748>
   17414:	mov	r0, r8
   17418:	mov	r1, r7
   1741c:	bl	13ce4 <fputs@plt+0x2930>
   17420:	ldr	r0, [r5, #16]
   17424:	add	r0, r0, r6, lsl #4
   17428:	ldr	r4, [r0, #4]
   1742c:	mov	r0, r4
   17430:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17438:	add	fp, sp, #28
   1743c:	sub	sp, sp, #60	; 0x3c
   17440:	mov	r8, r0
   17444:	ldr	r0, [r0, #24]
   17448:	mov	r7, r1
   1744c:	ldm	r0, {r1, r2}
   17450:	str	r1, [r2, #4]
   17454:	ldr	r5, [r8, #28]
   17458:	cmp	r5, #6
   1745c:	bhi	17a18 <fputs@plt+0x6664>
   17460:	mov	r1, #1
   17464:	mov	r3, #97	; 0x61
   17468:	tst	r3, r1, lsl r5
   1746c:	beq	17a18 <fputs@plt+0x6664>
   17470:	ldr	r1, [r2]
   17474:	ldr	r3, [r8]
   17478:	str	r1, [sp, #44]	; 0x2c
   1747c:	ldr	r1, [r8, #4]
   17480:	cmp	r3, #0
   17484:	ldr	r6, [r1, #4]
   17488:	ldr	r6, [r6]
   1748c:	str	r6, [sp, #24]
   17490:	beq	174ac <fputs@plt+0x60f8>
   17494:	ldrb	r2, [r2, #20]
   17498:	cmp	r2, #2
   1749c:	bne	174ac <fputs@plt+0x60f8>
   174a0:	mov	r6, r7
   174a4:	mov	r1, #5
   174a8:	b	17500 <fputs@plt+0x614c>
   174ac:	ldr	r2, [r8, #12]
   174b0:	cmp	r2, #0
   174b4:	beq	174e4 <fputs@plt+0x6130>
   174b8:	ldrb	r1, [r0, #8]
   174bc:	mov	r6, r7
   174c0:	mov	r2, #0
   174c4:	cmp	r1, #0
   174c8:	mov	r1, #0
   174cc:	bne	17504 <fputs@plt+0x6150>
   174d0:	mov	r1, #0
   174d4:	bl	17a24 <fputs@plt+0x6670>
   174d8:	mov	r1, r0
   174dc:	mov	r2, #1
   174e0:	b	17504 <fputs@plt+0x6150>
   174e4:	mov	r0, r1
   174e8:	mov	r1, #2
   174ec:	bl	17a24 <fputs@plt+0x6670>
   174f0:	cmp	r0, #0
   174f4:	beq	17970 <fputs@plt+0x65bc>
   174f8:	mov	r1, r0
   174fc:	mov	r6, r7
   17500:	mov	r2, #0
   17504:	ldr	r0, [r8, #4]
   17508:	str	r2, [sp, #28]
   1750c:	ldr	r2, [r8, #24]
   17510:	mov	r5, r1
   17514:	ldr	r0, [r0, #4]
   17518:	ldr	r3, [r0]
   1751c:	ldr	r7, [r0, #32]
   17520:	ldrb	r0, [r3, #5]
   17524:	str	r7, [sp, #20]
   17528:	cmp	r0, #5
   1752c:	str	r0, [sp, #16]
   17530:	ldr	r0, [r2, #4]
   17534:	movweq	r5, #8
   17538:	cmp	r1, #0
   1753c:	movne	r5, r1
   17540:	ldr	r2, [r0, #32]
   17544:	ldr	sl, [r0, #44]	; 0x2c
   17548:	cmp	r2, r7
   1754c:	str	r2, [sp, #40]	; 0x28
   17550:	moveq	r5, r1
   17554:	cmp	r6, #0
   17558:	beq	17614 <fputs@plt+0x6260>
   1755c:	mov	r7, r6
   17560:	ldr	r6, [r8, #16]
   17564:	movw	r4, #17320	; 0x43a8
   17568:	mov	r9, #0
   1756c:	str	sl, [sp, #36]	; 0x24
   17570:	movt	r4, #10
   17574:	str	r7, [sp, #32]
   17578:	cmp	r5, #0
   1757c:	bne	17614 <fputs@plt+0x6260>
   17580:	cmp	r6, sl
   17584:	bhi	17614 <fputs@plt+0x6260>
   17588:	ldr	r1, [r8, #24]
   1758c:	ldr	r0, [r4]
   17590:	mov	r5, #0
   17594:	ldr	r1, [r1, #4]
   17598:	ldr	r1, [r1, #32]
   1759c:	udiv	r0, r0, r1
   175a0:	add	r0, r0, #1
   175a4:	cmp	r6, r0
   175a8:	beq	17600 <fputs@plt+0x624c>
   175ac:	ldr	r0, [sp, #44]	; 0x2c
   175b0:	mov	r1, r6
   175b4:	sub	r2, fp, #40	; 0x28
   175b8:	mov	r3, #2
   175bc:	bl	18264 <fputs@plt+0x6eb0>
   175c0:	mov	r5, r0
   175c4:	cmp	r0, #0
   175c8:	bne	175fc <fputs@plt+0x6248>
   175cc:	ldr	sl, [fp, #-40]	; 0xffffffd8
   175d0:	mov	r0, r8
   175d4:	mov	r1, r6
   175d8:	mov	r3, #0
   175dc:	ldr	r2, [sl, #4]
   175e0:	bl	187b4 <fputs@plt+0x7400>
   175e4:	cmp	sl, #0
   175e8:	mov	r5, r0
   175ec:	movne	r0, sl
   175f0:	blne	2df48 <fputs@plt+0x1cb94>
   175f4:	ldr	r7, [sp, #32]
   175f8:	ldr	sl, [sp, #36]	; 0x24
   175fc:	ldr	r6, [r8, #16]
   17600:	add	r9, r9, #1
   17604:	add	r6, r6, #1
   17608:	cmp	r9, r7
   1760c:	str	r6, [r8, #16]
   17610:	bcc	17578 <fputs@plt+0x61c4>
   17614:	ldr	r9, [sp, #40]	; 0x28
   17618:	cmp	r5, #101	; 0x65
   1761c:	beq	17644 <fputs@plt+0x6290>
   17620:	cmp	r5, #0
   17624:	bne	179e4 <fputs@plt+0x6630>
   17628:	ldr	r0, [r8, #16]
   1762c:	add	r1, sl, #1
   17630:	sub	r1, r1, r0
   17634:	cmp	r0, sl
   17638:	str	r1, [r8, #32]
   1763c:	str	sl, [r8, #36]	; 0x24
   17640:	bls	1793c <fputs@plt+0x6588>
   17644:	cmp	sl, #0
   17648:	bne	1767c <fputs@plt+0x62c8>
   1764c:	ldr	r0, [r8, #4]
   17650:	mov	r2, #0
   17654:	ldr	r1, [r0]
   17658:	ldr	r0, [r0, #4]
   1765c:	str	r2, [r0, #44]	; 0x2c
   17660:	str	r1, [r0, #4]
   17664:	bl	2e620 <fputs@plt+0x1d26c>
   17668:	cmp	r0, #101	; 0x65
   1766c:	mov	sl, #1
   17670:	movne	r5, r0
   17674:	cmpne	r0, #0
   17678:	bne	179e4 <fputs@plt+0x6630>
   1767c:	ldmib	r8, {r0, r1}
   17680:	add	r2, r1, #1
   17684:	mov	r1, #1
   17688:	bl	189a0 <fputs@plt+0x75ec>
   1768c:	mov	r5, r0
   17690:	cmp	r0, #0
   17694:	bne	179e4 <fputs@plt+0x6630>
   17698:	ldr	r0, [r8]
   1769c:	cmp	r0, #0
   176a0:	blne	189fc <fputs@plt+0x7648>
   176a4:	ldr	r0, [sp, #16]
   176a8:	cmp	r0, #5
   176ac:	bne	176c8 <fputs@plt+0x6314>
   176b0:	ldr	r0, [r8, #4]
   176b4:	mov	r1, #2
   176b8:	bl	18a94 <fputs@plt+0x76e0>
   176bc:	mov	r5, r0
   176c0:	cmp	r0, #0
   176c4:	bne	179e4 <fputs@plt+0x6630>
   176c8:	ldr	r0, [sp, #20]
   176cc:	cmp	r9, r0
   176d0:	bge	179a4 <fputs@plt+0x65f0>
   176d4:	sdiv	r0, r0, r9
   176d8:	movw	r4, #17320	; 0x43a8
   176dc:	str	r8, [sp, #36]	; 0x24
   176e0:	add	r1, sl, r0
   176e4:	movt	r4, #10
   176e8:	sub	r1, r1, #1
   176ec:	sdiv	r7, r1, r0
   176f0:	ldr	r1, [r8, #4]
   176f4:	ldr	r0, [r4]
   176f8:	ldr	r1, [r1, #4]
   176fc:	ldr	r1, [r1, #32]
   17700:	udiv	r2, r0, r1
   17704:	add	r2, r2, #1
   17708:	cmp	r7, r2
   1770c:	smull	r3, r2, sl, r9
   17710:	str	r2, [sp, #12]
   17714:	ldr	r2, [sp, #24]
   17718:	subeq	r7, r7, #1
   1771c:	str	r3, [sp, #8]
   17720:	ldr	r8, [r2, #28]
   17724:	ldr	r2, [r2, #64]	; 0x40
   17728:	cmp	r7, r8
   1772c:	str	r2, [sp, #16]
   17730:	bhi	177c0 <fputs@plt+0x640c>
   17734:	mov	r5, #0
   17738:	sub	r9, fp, #40	; 0x28
   1773c:	b	1775c <fputs@plt+0x63a8>
   17740:	cmp	r5, #0
   17744:	bne	177b4 <fputs@plt+0x6400>
   17748:	ldr	r1, [sp, #36]	; 0x24
   1774c:	ldr	r0, [r4]
   17750:	ldr	r1, [r1, #4]
   17754:	ldr	r1, [r1, #4]
   17758:	ldr	r1, [r1, #32]
   1775c:	udiv	r0, r0, r1
   17760:	add	r0, r0, #1
   17764:	cmp	r7, r0
   17768:	beq	177a8 <fputs@plt+0x63f4>
   1776c:	ldr	r0, [sp, #24]
   17770:	mov	r1, r7
   17774:	mov	r2, r9
   17778:	mov	r3, #0
   1777c:	bl	18264 <fputs@plt+0x6eb0>
   17780:	mov	r5, r0
   17784:	cmp	r0, #0
   17788:	bne	177a8 <fputs@plt+0x63f4>
   1778c:	ldr	r6, [fp, #-40]	; 0xffffffd8
   17790:	mov	r0, r6
   17794:	bl	18b3c <fputs@plt+0x7788>
   17798:	cmp	r6, #0
   1779c:	mov	r5, r0
   177a0:	movne	r0, r6
   177a4:	blne	2df48 <fputs@plt+0x1cb94>
   177a8:	add	r7, r7, #1
   177ac:	cmp	r7, r8
   177b0:	bls	17740 <fputs@plt+0x638c>
   177b4:	ldr	r9, [sp, #40]	; 0x28
   177b8:	cmp	r5, #0
   177bc:	bne	177d4 <fputs@plt+0x6420>
   177c0:	ldr	r0, [sp, #24]
   177c4:	mov	r1, #0
   177c8:	mov	r2, #1
   177cc:	bl	18ba0 <fputs@plt+0x77ec>
   177d0:	mov	r5, r0
   177d4:	ldr	r0, [r4]
   177d8:	ldr	r1, [sp, #20]
   177dc:	ldr	r3, [sp, #8]
   177e0:	ldr	sl, [sp, #12]
   177e4:	add	r8, r0, r1
   177e8:	mov	r1, #0
   177ec:	add	r7, r0, r9
   177f0:	clz	r0, r5
   177f4:	subs	r2, r8, r3
   177f8:	lsr	r0, r0, #5
   177fc:	rscs	r2, sl, r8, asr #31
   17800:	movwlt	r1, #1
   17804:	cmp	r1, #0
   17808:	asrne	sl, r8, #31
   1780c:	moveq	r8, r3
   17810:	subs	r1, r7, r8
   17814:	rscs	r1, sl, r7, asr #31
   17818:	bge	178c8 <fputs@plt+0x6514>
   1781c:	cmp	r5, #0
   17820:	bne	178c8 <fputs@plt+0x6514>
   17824:	asr	r0, r9, #31
   17828:	asr	r6, r7, #31
   1782c:	mov	r4, #0
   17830:	str	r0, [sp, #32]
   17834:	ldr	r3, [sp, #32]
   17838:	mov	r0, r7
   1783c:	mov	r1, r6
   17840:	mov	r2, r9
   17844:	str	r4, [fp, #-40]	; 0xffffffd8
   17848:	bl	8905c <fputs@plt+0x77ca8>
   1784c:	add	r1, r0, #1
   17850:	ldr	r0, [sp, #44]	; 0x2c
   17854:	sub	r2, fp, #40	; 0x28
   17858:	mov	r3, #0
   1785c:	bl	18264 <fputs@plt+0x6eb0>
   17860:	ldr	r9, [fp, #-40]	; 0xffffffd8
   17864:	mov	r5, r0
   17868:	cmp	r0, #0
   1786c:	bne	17894 <fputs@plt+0x64e0>
   17870:	ldr	r0, [sp, #16]
   17874:	ldr	r1, [r9, #4]
   17878:	ldr	r2, [r0]
   1787c:	ldr	r3, [r2, #12]
   17880:	ldr	r2, [sp, #40]	; 0x28
   17884:	str	r7, [sp]
   17888:	str	r6, [sp, #4]
   1788c:	blx	r3
   17890:	mov	r5, r0
   17894:	cmp	r9, #0
   17898:	movne	r0, r9
   1789c:	blne	2df48 <fputs@plt+0x1cb94>
   178a0:	ldr	r9, [sp, #40]	; 0x28
   178a4:	clz	r0, r5
   178a8:	lsr	r0, r0, #5
   178ac:	adds	r7, r7, r9
   178b0:	adc	r6, r6, r9, asr #31
   178b4:	subs	r1, r7, r8
   178b8:	sbcs	r1, r6, sl
   178bc:	bge	178c8 <fputs@plt+0x6514>
   178c0:	cmp	r5, #0
   178c4:	beq	17834 <fputs@plt+0x6480>
   178c8:	ldr	r8, [sp, #36]	; 0x24
   178cc:	cmp	r0, #0
   178d0:	beq	179e4 <fputs@plt+0x6630>
   178d4:	ldr	r0, [sp, #16]
   178d8:	ldr	r1, [r0]
   178dc:	ldr	r2, [r1, #24]
   178e0:	sub	r1, fp, #40	; 0x28
   178e4:	blx	r2
   178e8:	mov	r5, r0
   178ec:	cmp	r0, #0
   178f0:	bne	17924 <fputs@plt+0x6570>
   178f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   178f8:	ldr	r2, [sp, #8]
   178fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17900:	ldr	r3, [sp, #12]
   17904:	subs	r0, r2, r0
   17908:	sbcs	r0, r3, r1
   1790c:	bge	17924 <fputs@plt+0x6570>
   17910:	ldr	r0, [sp, #16]
   17914:	ldr	r1, [r0]
   17918:	ldr	r1, [r1, #16]
   1791c:	blx	r1
   17920:	mov	r5, r0
   17924:	cmp	r5, #0
   17928:	bne	179e4 <fputs@plt+0x6630>
   1792c:	ldr	r0, [sp, #24]
   17930:	mov	r1, #0
   17934:	bl	190b0 <fputs@plt+0x7cfc>
   17938:	b	179c0 <fputs@plt+0x660c>
   1793c:	ldr	r0, [r8, #40]	; 0x28
   17940:	mov	r5, #0
   17944:	cmp	r0, #0
   17948:	bne	179e4 <fputs@plt+0x6630>
   1794c:	ldr	r0, [r8, #24]
   17950:	ldr	r0, [r0, #4]
   17954:	ldr	r0, [r0]
   17958:	ldr	r1, [r0, #96]	; 0x60
   1795c:	str	r1, [r8, #44]	; 0x2c
   17960:	str	r8, [r0, #96]	; 0x60
   17964:	mov	r0, #1
   17968:	str	r0, [r8, #40]	; 0x28
   1796c:	b	179e4 <fputs@plt+0x6630>
   17970:	mov	r0, #1
   17974:	str	r0, [r8, #12]
   17978:	ldr	r0, [r8, #4]
   1797c:	ldr	r1, [r0]
   17980:	ldr	r0, [r0, #4]
   17984:	str	r1, [r0, #4]
   17988:	ldr	r0, [r0, #12]
   1798c:	ldr	r0, [r0, #56]	; 0x38
   17990:	ldr	r0, [r0, #40]	; 0x28
   17994:	rev	r0, r0
   17998:	str	r0, [r8, #8]
   1799c:	ldr	r0, [r8, #24]
   179a0:	b	174b8 <fputs@plt+0x6104>
   179a4:	sdiv	r0, r9, r0
   179a8:	mov	r2, #0
   179ac:	mul	r1, r0, sl
   179b0:	ldr	r0, [sp, #24]
   179b4:	str	r1, [r0, #28]
   179b8:	mov	r1, #0
   179bc:	bl	18ba0 <fputs@plt+0x77ec>
   179c0:	mov	r5, r0
   179c4:	cmp	r0, #0
   179c8:	bne	179e4 <fputs@plt+0x6630>
   179cc:	ldr	r0, [r8, #4]
   179d0:	mov	r1, #0
   179d4:	bl	19114 <fputs@plt+0x7d60>
   179d8:	mov	r5, r0
   179dc:	cmp	r0, #0
   179e0:	movweq	r5, #101	; 0x65
   179e4:	ldr	r0, [sp, #28]
   179e8:	cmp	r0, #0
   179ec:	beq	17a08 <fputs@plt+0x6654>
   179f0:	ldr	r0, [r8, #24]
   179f4:	mov	r1, #0
   179f8:	bl	19200 <fputs@plt+0x7e4c>
   179fc:	ldr	r0, [r8, #24]
   17a00:	mov	r1, #0
   17a04:	bl	19114 <fputs@plt+0x7d60>
   17a08:	movw	r0, #3082	; 0xc0a
   17a0c:	cmp	r5, r0
   17a10:	movweq	r5, #7
   17a14:	str	r5, [r8, #28]
   17a18:	mov	r0, r5
   17a1c:	sub	sp, fp, #28
   17a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a28:	add	fp, sp, #28
   17a2c:	sub	sp, sp, #36	; 0x24
   17a30:	mov	r6, r0
   17a34:	ldr	r0, [r0]
   17a38:	mov	r9, r1
   17a3c:	mov	sl, #0
   17a40:	ldr	r4, [r6, #4]
   17a44:	str	r0, [r4, #4]
   17a48:	ldrb	r0, [r6, #8]
   17a4c:	cmp	r0, #2
   17a50:	bne	17a98 <fputs@plt+0x66e4>
   17a54:	cmp	r9, #0
   17a58:	beq	181e0 <fputs@plt+0x6e2c>
   17a5c:	cmp	sl, #0
   17a60:	bne	181e0 <fputs@plt+0x6e2c>
   17a64:	ldr	r0, [r6]
   17a68:	mov	sl, #0
   17a6c:	ldr	r1, [r0, #432]	; 0x1b0
   17a70:	ldr	r0, [r4]
   17a74:	ldr	r2, [r0, #104]	; 0x68
   17a78:	cmp	r2, r1
   17a7c:	bge	181e0 <fputs@plt+0x6e2c>
   17a80:	ldrb	r2, [r0, #6]
   17a84:	cmp	r2, #0
   17a88:	beq	181e0 <fputs@plt+0x6e2c>
   17a8c:	sub	sp, fp, #28
   17a90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a94:	b	2f298 <fputs@plt+0x1dee4>
   17a98:	cmp	r9, #0
   17a9c:	moveq	sl, #0
   17aa0:	cmpeq	r0, #1
   17aa4:	beq	181e0 <fputs@plt+0x6e2c>
   17aa8:	ldrh	r0, [r4, #22]
   17aac:	cmp	r9, #0
   17ab0:	beq	17ac0 <fputs@plt+0x670c>
   17ab4:	ands	r1, r0, #1
   17ab8:	mov	sl, #8
   17abc:	bne	181e0 <fputs@plt+0x6e2c>
   17ac0:	cmp	r9, #0
   17ac4:	beq	17b08 <fputs@plt+0x6754>
   17ac8:	tst	r0, #64	; 0x40
   17acc:	bne	17b10 <fputs@plt+0x675c>
   17ad0:	ldrb	r0, [r4, #20]
   17ad4:	cmp	r0, #2
   17ad8:	beq	17b10 <fputs@plt+0x675c>
   17adc:	cmp	r9, #2
   17ae0:	blt	17b24 <fputs@plt+0x6770>
   17ae4:	ldr	r0, [r4, #72]	; 0x48
   17ae8:	b	17afc <fputs@plt+0x6748>
   17aec:	ldr	r1, [r0]
   17af0:	cmp	r1, r6
   17af4:	bne	17b14 <fputs@plt+0x6760>
   17af8:	ldr	r0, [r0, #12]
   17afc:	cmp	r0, #0
   17b00:	bne	17aec <fputs@plt+0x6738>
   17b04:	b	17b24 <fputs@plt+0x6770>
   17b08:	tst	r0, #64	; 0x40
   17b0c:	beq	17b24 <fputs@plt+0x6770>
   17b10:	ldr	r1, [r4, #76]	; 0x4c
   17b14:	ldr	r0, [r1]
   17b18:	movw	sl, #262	; 0x106
   17b1c:	cmp	r0, #0
   17b20:	bne	181e0 <fputs@plt+0x6e2c>
   17b24:	mov	r0, r6
   17b28:	mov	r1, #1
   17b2c:	mov	r2, #1
   17b30:	bl	2e590 <fputs@plt+0x1d1dc>
   17b34:	mov	sl, r0
   17b38:	cmp	r0, #0
   17b3c:	bne	181e0 <fputs@plt+0x6e2c>
   17b40:	ldrh	r0, [r4, #22]
   17b44:	movw	r1, #65527	; 0xfff7
   17b48:	str	r6, [sp, #12]
   17b4c:	mov	sl, #0
   17b50:	and	r1, r0, r1
   17b54:	strh	r1, [r4, #22]
   17b58:	ldr	r1, [r4, #44]	; 0x2c
   17b5c:	cmp	r1, #0
   17b60:	orreq	r0, r0, #8
   17b64:	strheq	r0, [r4, #22]
   17b68:	add	r0, r4, #32
   17b6c:	str	r0, [sp, #20]
   17b70:	movw	r0, #63693	; 0xf8cd
   17b74:	movt	r0, #8
   17b78:	add	r0, r0, #20
   17b7c:	str	r0, [sp, #8]
   17b80:	str	r9, [sp, #16]
   17b84:	ldr	r0, [r4, #12]
   17b88:	cmp	r0, #0
   17b8c:	beq	17cc8 <fputs@plt+0x6914>
   17b90:	cmp	r9, #0
   17b94:	beq	17f1c <fputs@plt+0x6b68>
   17b98:	ldr	r6, [sp, #12]
   17b9c:	cmp	sl, #0
   17ba0:	bne	17f20 <fputs@plt+0x6b6c>
   17ba4:	ldrb	r0, [r4, #22]
   17ba8:	mov	sl, #8
   17bac:	tst	r0, #1
   17bb0:	bne	17fd4 <fputs@plt+0x6c20>
   17bb4:	ldr	r5, [r4]
   17bb8:	ldr	sl, [r5, #44]	; 0x2c
   17bbc:	cmp	sl, #0
   17bc0:	bne	17fd4 <fputs@plt+0x6c20>
   17bc4:	ldr	r6, [sp, #12]
   17bc8:	ldr	r0, [r6]
   17bcc:	ldrb	r0, [r0, #68]	; 0x44
   17bd0:	sub	r0, r0, #2
   17bd4:	clz	r0, r0
   17bd8:	lsr	r0, r0, #5
   17bdc:	strb	r0, [r5, #22]
   17be0:	ldrb	r0, [r5, #17]
   17be4:	cmp	r0, #1
   17be8:	bne	180e4 <fputs@plt+0x6d30>
   17bec:	ldr	r6, [r5, #216]	; 0xd8
   17bf0:	cmp	r6, #0
   17bf4:	beq	17f64 <fputs@plt+0x6bb0>
   17bf8:	ldrb	r0, [r5, #4]
   17bfc:	cmp	r0, #0
   17c00:	beq	17c10 <fputs@plt+0x685c>
   17c04:	ldrb	r0, [r6, #43]	; 0x2b
   17c08:	cmp	r0, #0
   17c0c:	beq	18054 <fputs@plt+0x6ca0>
   17c10:	ldrb	r0, [r6, #46]	; 0x2e
   17c14:	mov	sl, #8
   17c18:	cmp	r0, #0
   17c1c:	bne	17fd4 <fputs@plt+0x6c20>
   17c20:	ldrb	r0, [r6, #43]	; 0x2b
   17c24:	cmp	r0, #0
   17c28:	beq	180f4 <fputs@plt+0x6d40>
   17c2c:	mov	r0, #1
   17c30:	mov	r2, #48	; 0x30
   17c34:	strb	r0, [r6, #44]	; 0x2c
   17c38:	ldr	r0, [r6, #32]
   17c3c:	ldr	r1, [r0]
   17c40:	add	r0, r6, #52	; 0x34
   17c44:	bl	110e4 <memcmp@plt>
   17c48:	cmp	r0, #0
   17c4c:	beq	180bc <fputs@plt+0x6d08>
   17c50:	ldrb	r0, [r6, #43]	; 0x2b
   17c54:	cmp	r0, #0
   17c58:	bne	17c78 <fputs@plt+0x68c4>
   17c5c:	ldr	r0, [r6, #4]
   17c60:	mov	r2, #1
   17c64:	mov	r3, #9
   17c68:	ldr	r1, [r0]
   17c6c:	ldr	r7, [r1, #56]	; 0x38
   17c70:	mov	r1, #0
   17c74:	blx	r7
   17c78:	mov	r0, #0
   17c7c:	movw	sl, #517	; 0x205
   17c80:	strb	r0, [r6, #44]	; 0x2c
   17c84:	b	17fd4 <fputs@plt+0x6c20>
   17c88:	mov	r0, #0
   17c8c:	add	r1, sp, #28
   17c90:	str	r0, [sp, #28]
   17c94:	mov	r0, r6
   17c98:	bl	2ee68 <fputs@plt+0x1dab4>
   17c9c:	cmp	r0, #0
   17ca0:	bne	17fb4 <fputs@plt+0x6c00>
   17ca4:	ldr	r0, [sp, #28]
   17ca8:	cmp	r0, #0
   17cac:	bne	17d84 <fputs@plt+0x69d0>
   17cb0:	ldr	r0, [sp, #24]
   17cb4:	cmp	r0, #0
   17cb8:	beq	17f08 <fputs@plt+0x6b54>
   17cbc:	ldr	r0, [r0, #72]	; 0x48
   17cc0:	bl	2df48 <fputs@plt+0x1cb94>
   17cc4:	b	17f08 <fputs@plt+0x6b54>
   17cc8:	ldr	r0, [r4]
   17ccc:	bl	2e70c <fputs@plt+0x1d358>
   17cd0:	cmp	r0, #0
   17cd4:	bne	17f30 <fputs@plt+0x6b7c>
   17cd8:	mov	r0, r4
   17cdc:	mov	r1, #1
   17ce0:	add	r2, sp, #32
   17ce4:	mov	r3, #0
   17ce8:	bl	2edf8 <fputs@plt+0x1da44>
   17cec:	cmp	r0, #0
   17cf0:	bne	17f30 <fputs@plt+0x6b7c>
   17cf4:	ldr	r2, [sp, #32]
   17cf8:	ldr	r6, [r4]
   17cfc:	ldr	r7, [r2, #56]	; 0x38
   17d00:	ldr	r5, [r6, #28]
   17d04:	ldr	r0, [r7, #28]
   17d08:	rev	r8, r0
   17d0c:	cmp	r8, #0
   17d10:	beq	17d28 <fputs@plt+0x6974>
   17d14:	ldr	r0, [r7, #24]
   17d18:	ldr	r1, [r7, #92]	; 0x5c
   17d1c:	cmp	r0, r1
   17d20:	movne	r8, r5
   17d24:	b	17d2c <fputs@plt+0x6978>
   17d28:	mov	r8, r5
   17d2c:	cmp	r8, #0
   17d30:	ble	17e48 <fputs@plt+0x6a94>
   17d34:	movw	r1, #50520	; 0xc558
   17d38:	str	r2, [sp, #24]
   17d3c:	mov	r0, r7
   17d40:	mov	r2, #16
   17d44:	movt	r1, #8
   17d48:	bl	110e4 <memcmp@plt>
   17d4c:	mov	sl, #26
   17d50:	cmp	r0, #0
   17d54:	bne	17fb8 <fputs@plt+0x6c04>
   17d58:	ldrb	r0, [r7, #18]
   17d5c:	cmp	r0, #3
   17d60:	ldrhcs	r0, [r4, #22]
   17d64:	orrcs	r0, r0, #1
   17d68:	strhcs	r0, [r4, #22]
   17d6c:	ldrb	r0, [r7, #19]
   17d70:	cmp	r0, #2
   17d74:	bhi	17fb8 <fputs@plt+0x6c04>
   17d78:	ldrbeq	r0, [r4, #22]
   17d7c:	tsteq	r0, #16
   17d80:	beq	17c88 <fputs@plt+0x68d4>
   17d84:	movw	r1, #64702	; 0xfcbe
   17d88:	add	r0, r7, #21
   17d8c:	mov	r2, #3
   17d90:	movt	r1, #8
   17d94:	bl	110e4 <memcmp@plt>
   17d98:	cmp	r0, #0
   17d9c:	bne	17fb8 <fputs@plt+0x6c04>
   17da0:	ldrb	r1, [r7, #17]
   17da4:	ldrb	r0, [r7, #16]
   17da8:	lsl	r1, r1, #16
   17dac:	orr	r9, r1, r0, lsl #8
   17db0:	movw	r0, #257	; 0x101
   17db4:	sub	r0, r9, r0
   17db8:	lsr	r0, r0, #8
   17dbc:	cmp	r0, #254	; 0xfe
   17dc0:	bhi	17fb8 <fputs@plt+0x6c04>
   17dc4:	sub	r0, r9, #1
   17dc8:	ands	r0, r0, r9
   17dcc:	bne	17fb8 <fputs@plt+0x6c04>
   17dd0:	ldr	r0, [sp, #20]
   17dd4:	ldrb	r6, [r7, #20]
   17dd8:	mov	r1, r5
   17ddc:	ldr	r0, [r0]
   17de0:	sub	r5, r9, r6
   17de4:	cmp	r9, r0
   17de8:	bne	17eb4 <fputs@plt+0x6b00>
   17dec:	cmp	r8, r1
   17df0:	ble	17e04 <fputs@plt+0x6a50>
   17df4:	ldr	r0, [r4, #4]
   17df8:	ldr	r0, [r0, #24]
   17dfc:	ands	r0, r0, #65536	; 0x10000
   17e00:	beq	17f38 <fputs@plt+0x6b84>
   17e04:	cmp	r5, #480	; 0x1e0
   17e08:	bcc	17fb8 <fputs@plt+0x6c04>
   17e0c:	str	r9, [r4, #32]
   17e10:	str	r5, [r4, #36]	; 0x24
   17e14:	ldr	r9, [sp, #16]
   17e18:	ldr	r2, [sp, #24]
   17e1c:	ldr	r0, [r7, #52]	; 0x34
   17e20:	rev	r0, r0
   17e24:	cmp	r0, #0
   17e28:	movwne	r0, #1
   17e2c:	strb	r0, [r4, #17]
   17e30:	ldr	r0, [r7, #64]	; 0x40
   17e34:	rev	r0, r0
   17e38:	cmp	r0, #0
   17e3c:	movwne	r0, #1
   17e40:	strb	r0, [r4, #18]
   17e44:	b	17e4c <fputs@plt+0x6a98>
   17e48:	ldr	r5, [r4, #36]	; 0x24
   17e4c:	sub	r0, r5, #35	; 0x23
   17e50:	str	r2, [r4, #12]
   17e54:	str	r8, [r4, #44]	; 0x2c
   17e58:	movw	r1, #32897	; 0x8081
   17e5c:	mvn	r3, #22
   17e60:	strh	r0, [r4, #28]
   17e64:	movw	r0, #65152	; 0xfe80
   17e68:	movt	r1, #32896	; 0x8080
   17e6c:	movt	r0, #65535	; 0xffff
   17e70:	mov	r2, r1
   17e74:	add	r0, r0, r5, lsl #5
   17e78:	umull	r0, r1, r0, r1
   17e7c:	add	r0, r3, r1, lsr #7
   17e80:	movw	r1, #64768	; 0xfd00
   17e84:	movt	r1, #65535	; 0xffff
   17e88:	strh	r0, [r4, #26]
   17e8c:	add	r1, r1, r5, lsl #6
   17e90:	umull	r1, r2, r1, r2
   17e94:	add	r1, r3, r2, lsr #7
   17e98:	strh	r1, [r4, #24]
   17e9c:	strh	r0, [r4, #30]
   17ea0:	uxth	r0, r1
   17ea4:	cmp	r0, #127	; 0x7f
   17ea8:	movcs	r1, #127	; 0x7f
   17eac:	strb	r1, [r4, #21]
   17eb0:	b	17f08 <fputs@plt+0x6b54>
   17eb4:	ldr	r0, [sp, #24]
   17eb8:	cmp	r0, #0
   17ebc:	ldrne	r0, [r0, #72]	; 0x48
   17ec0:	blne	2df48 <fputs@plt+0x1cb94>
   17ec4:	str	r9, [r4, #32]
   17ec8:	str	r5, [r4, #36]	; 0x24
   17ecc:	ldr	r0, [r4, #80]	; 0x50
   17ed0:	cmp	r0, #0
   17ed4:	beq	17eec <fputs@plt+0x6b38>
   17ed8:	sub	r0, r0, #4
   17edc:	str	r0, [r4, #80]	; 0x50
   17ee0:	bl	2a700 <fputs@plt+0x1934c>
   17ee4:	mov	r0, #0
   17ee8:	str	r0, [r4, #80]	; 0x50
   17eec:	ldr	r0, [r4]
   17ef0:	ldr	r1, [sp, #20]
   17ef4:	mov	r2, r6
   17ef8:	bl	26f5c <fputs@plt+0x15ba8>
   17efc:	ldr	r9, [sp, #16]
   17f00:	cmp	r0, #0
   17f04:	bne	17f30 <fputs@plt+0x6b7c>
   17f08:	ldr	r0, [r4, #12]
   17f0c:	cmp	r0, #0
   17f10:	beq	17cc8 <fputs@plt+0x6914>
   17f14:	mov	sl, #0
   17f18:	b	17b90 <fputs@plt+0x67dc>
   17f1c:	ldr	r6, [sp, #12]
   17f20:	mov	r5, #0
   17f24:	cmp	sl, #0
   17f28:	bne	17fdc <fputs@plt+0x6c28>
   17f2c:	b	18218 <fputs@plt+0x6e64>
   17f30:	mov	sl, r0
   17f34:	b	17fd4 <fputs@plt+0x6c20>
   17f38:	ldr	r0, [sp, #8]
   17f3c:	movw	r1, #64300	; 0xfb2c
   17f40:	movw	r2, #64598	; 0xfc56
   17f44:	movw	r3, #58737	; 0xe571
   17f48:	mov	sl, #11
   17f4c:	movt	r1, #8
   17f50:	movt	r2, #8
   17f54:	str	r0, [sp]
   17f58:	mov	r0, #11
   17f5c:	bl	15d70 <fputs@plt+0x49bc>
   17f60:	b	17fb8 <fputs@plt+0x6c04>
   17f64:	mov	r0, r5
   17f68:	mov	r1, #2
   17f6c:	bl	2a5b4 <fputs@plt+0x19200>
   17f70:	mov	sl, r0
   17f74:	cmp	r9, #2
   17f78:	blt	180b4 <fputs@plt+0x6d00>
   17f7c:	cmp	sl, #0
   17f80:	bne	180b4 <fputs@plt+0x6d00>
   17f84:	mov	r0, r5
   17f88:	mov	r1, #4
   17f8c:	bl	2a5b4 <fputs@plt+0x19200>
   17f90:	cmp	r0, #5
   17f94:	bne	180b0 <fputs@plt+0x6cfc>
   17f98:	ldrd	r2, [r5, #184]	; 0xb8
   17f9c:	mov	r0, r3
   17fa0:	blx	r2
   17fa4:	mov	sl, #5
   17fa8:	cmp	r0, #0
   17fac:	bne	17f84 <fputs@plt+0x6bd0>
   17fb0:	b	17fd4 <fputs@plt+0x6c20>
   17fb4:	mov	sl, r0
   17fb8:	ldr	r0, [sp, #24]
   17fbc:	cmp	r0, #0
   17fc0:	ldrne	r0, [r0, #72]	; 0x48
   17fc4:	blne	2df48 <fputs@plt+0x1cb94>
   17fc8:	ldr	r9, [sp, #16]
   17fcc:	mov	r0, #0
   17fd0:	str	r0, [r4, #12]
   17fd4:	clz	r0, sl
   17fd8:	lsr	r5, r0, #5
   17fdc:	ldrb	r0, [r4, #20]
   17fe0:	cmp	r0, #0
   17fe4:	bne	18004 <fputs@plt+0x6c50>
   17fe8:	ldr	r0, [r4, #12]
   17fec:	cmp	r0, #0
   17ff0:	beq	18004 <fputs@plt+0x6c50>
   17ff4:	mov	r1, #0
   17ff8:	str	r1, [r4, #12]
   17ffc:	ldr	r0, [r0, #72]	; 0x48
   18000:	bl	2df48 <fputs@plt+0x1cb94>
   18004:	uxtb	r0, sl
   18008:	cmp	r0, #5
   1800c:	ldrbeq	r0, [r4, #20]
   18010:	cmpeq	r0, #0
   18014:	bne	18128 <fputs@plt+0x6d74>
   18018:	ldr	r6, [r4, #4]
   1801c:	ldr	r2, [r6, #380]	; 0x17c
   18020:	cmp	r2, #0
   18024:	beq	18128 <fputs@plt+0x6d74>
   18028:	ldr	r1, [r6, #388]	; 0x184
   1802c:	cmp	r1, #0
   18030:	blt	18128 <fputs@plt+0x6d74>
   18034:	ldr	r0, [r6, #384]	; 0x180
   18038:	blx	r2
   1803c:	cmp	r0, #0
   18040:	beq	18120 <fputs@plt+0x6d6c>
   18044:	ldr	r0, [r6, #388]	; 0x184
   18048:	add	r0, r0, #1
   1804c:	str	r0, [r6, #388]	; 0x184
   18050:	b	17b84 <fputs@plt+0x67d0>
   18054:	mov	r0, r5
   18058:	mov	r1, #4
   1805c:	bl	2a5b4 <fputs@plt+0x19200>
   18060:	mov	sl, r0
   18064:	cmp	r0, #0
   18068:	bne	17fd4 <fputs@plt+0x6c20>
   1806c:	ldr	r7, [r5, #216]	; 0xd8
   18070:	ldrb	r0, [r7, #43]	; 0x2b
   18074:	mov	r6, r7
   18078:	cmp	r0, #0
   1807c:	bne	180a4 <fputs@plt+0x6cf0>
   18080:	ldr	r0, [r7, #4]
   18084:	mov	r2, #1
   18088:	mov	r3, #5
   1808c:	ldr	r1, [r0]
   18090:	ldr	r6, [r1, #56]	; 0x38
   18094:	ldrsh	r1, [r7, #40]	; 0x28
   18098:	add	r1, r1, #3
   1809c:	blx	r6
   180a0:	ldr	r6, [r5, #216]	; 0xd8
   180a4:	mov	r0, #1
   180a8:	strb	r0, [r7, #43]	; 0x2b
   180ac:	b	17c10 <fputs@plt+0x685c>
   180b0:	mov	sl, r0
   180b4:	cmp	sl, #0
   180b8:	bne	17fd4 <fputs@plt+0x6c20>
   180bc:	mov	r0, #0
   180c0:	ldr	r6, [sp, #12]
   180c4:	str	r0, [r5, #80]	; 0x50
   180c8:	str	r0, [r5, #84]	; 0x54
   180cc:	mov	r0, #2
   180d0:	strb	r0, [r5, #17]
   180d4:	ldr	r0, [r5, #28]
   180d8:	str	r0, [r5, #32]
   180dc:	str	r0, [r5, #36]	; 0x24
   180e0:	str	r0, [r5, #40]	; 0x28
   180e4:	mov	r0, r4
   180e8:	bl	2e620 <fputs@plt+0x1d26c>
   180ec:	mov	sl, r0
   180f0:	b	17f20 <fputs@plt+0x6b6c>
   180f4:	ldr	r0, [r6, #4]
   180f8:	mov	r2, #1
   180fc:	mov	r3, #10
   18100:	ldr	r1, [r0]
   18104:	ldr	r7, [r1, #56]	; 0x38
   18108:	mov	r1, #0
   1810c:	blx	r7
   18110:	mov	sl, r0
   18114:	cmp	r0, #0
   18118:	bne	17fd4 <fputs@plt+0x6c20>
   1811c:	b	17c2c <fputs@plt+0x6878>
   18120:	mvn	r0, #0
   18124:	str	r0, [r6, #388]	; 0x184
   18128:	ldr	r6, [sp, #12]
   1812c:	cmp	r5, #0
   18130:	beq	181e0 <fputs@plt+0x6e2c>
   18134:	ldrb	r0, [r6, #8]
   18138:	cmp	r0, #0
   1813c:	bne	18170 <fputs@plt+0x6dbc>
   18140:	ldr	r0, [r4, #40]	; 0x28
   18144:	add	r0, r0, #1
   18148:	str	r0, [r4, #40]	; 0x28
   1814c:	ldrb	r0, [r6, #9]
   18150:	cmp	r0, #0
   18154:	beq	18170 <fputs@plt+0x6dbc>
   18158:	mov	r0, #1
   1815c:	strb	r0, [r6, #40]	; 0x28
   18160:	ldr	r0, [r4, #72]	; 0x48
   18164:	str	r0, [r6, #44]	; 0x2c
   18168:	add	r0, r6, #32
   1816c:	str	r0, [r4, #72]	; 0x48
   18170:	mov	r0, #1
   18174:	cmp	r9, #0
   18178:	movwne	r0, #2
   1817c:	strb	r0, [r6, #8]
   18180:	ldrb	r1, [r4, #20]
   18184:	cmp	r0, r1
   18188:	strbhi	r0, [r4, #20]
   1818c:	cmp	r9, #0
   18190:	beq	181e0 <fputs@plt+0x6e2c>
   18194:	str	r6, [r4, #76]	; 0x4c
   18198:	movw	r1, #65503	; 0xffdf
   1819c:	cmp	r9, #1
   181a0:	ldrh	r0, [r4, #22]
   181a4:	and	r1, r0, r1
   181a8:	orrgt	r1, r0, #32
   181ac:	strh	r1, [r4, #22]
   181b0:	ldr	r5, [r4, #12]
   181b4:	ldr	r0, [r4, #44]	; 0x2c
   181b8:	ldr	r1, [r5, #56]	; 0x38
   181bc:	ldr	r1, [r1, #28]
   181c0:	rev	r1, r1
   181c4:	cmp	r0, r1
   181c8:	beq	17a54 <fputs@plt+0x66a0>
   181cc:	ldr	r0, [r5, #72]	; 0x48
   181d0:	bl	18b3c <fputs@plt+0x7788>
   181d4:	mov	sl, r0
   181d8:	cmp	r0, #0
   181dc:	beq	181ec <fputs@plt+0x6e38>
   181e0:	mov	r0, sl
   181e4:	sub	sp, fp, #28
   181e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   181ec:	ldr	r0, [r4, #44]	; 0x2c
   181f0:	ldr	r1, [r5, #56]	; 0x38
   181f4:	mov	sl, #0
   181f8:	lsr	r2, r0, #16
   181fc:	strb	r0, [r1, #31]
   18200:	strb	r2, [r1, #29]
   18204:	lsr	r2, r0, #24
   18208:	lsr	r0, r0, #8
   1820c:	strb	r2, [r1, #28]
   18210:	strb	r0, [r1, #30]
   18214:	b	17a54 <fputs@plt+0x66a0>
   18218:	mov	sl, #0
   1821c:	b	18134 <fputs@plt+0x6d80>
   18220:	ldr	ip, [r0]
   18224:	ldr	r3, [r0, #4]
   18228:	cmp	r1, #15
   1822c:	str	ip, [r3, #4]
   18230:	bne	18248 <fputs@plt+0x6e94>
   18234:	ldr	r1, [r3]
   18238:	ldr	r0, [r0, #20]
   1823c:	ldr	r1, [r1, #108]	; 0x6c
   18240:	add	r0, r0, r1
   18244:	b	1825c <fputs@plt+0x6ea8>
   18248:	ldr	r0, [r3, #12]
   1824c:	ldr	r0, [r0, #56]	; 0x38
   18250:	add	r0, r0, r1, lsl #2
   18254:	ldr	r0, [r0, #36]	; 0x24
   18258:	rev	r0, r0
   1825c:	str	r0, [r2]
   18260:	bx	lr
   18264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18268:	add	fp, sp, #28
   1826c:	sub	sp, sp, #28
   18270:	mov	r7, #0
   18274:	mov	sl, r3
   18278:	mov	r9, r2
   1827c:	mov	r6, r1
   18280:	mov	r4, r0
   18284:	cmp	r1, #2
   18288:	str	r7, [sp, #24]
   1828c:	bcc	182b0 <fputs@plt+0x6efc>
   18290:	ldrb	r0, [r4, #23]
   18294:	cmp	r0, #0
   18298:	beq	182b8 <fputs@plt+0x6f04>
   1829c:	ldrb	r0, [r4, #17]
   182a0:	mov	r7, #1
   182a4:	cmp	r0, #1
   182a8:	ubfxne	r7, sl, #1, #1
   182ac:	b	182b8 <fputs@plt+0x6f04>
   182b0:	cmp	r6, #0
   182b4:	beq	183cc <fputs@plt+0x7018>
   182b8:	ldr	r5, [r4, #44]	; 0x2c
   182bc:	cmp	r5, #0
   182c0:	beq	182f4 <fputs@plt+0x6f40>
   182c4:	ldr	r0, [r4, #128]	; 0x80
   182c8:	cmp	r0, #0
   182cc:	bne	182e8 <fputs@plt+0x6f34>
   182d0:	ldr	r0, [r4, #212]	; 0xd4
   182d4:	ldr	r0, [r0, #12]
   182d8:	cmp	r0, #0
   182dc:	bne	182e8 <fputs@plt+0x6f34>
   182e0:	mov	r0, r4
   182e4:	bl	2b5bc <fputs@plt+0x1a208>
   182e8:	mov	r0, #0
   182ec:	str	r0, [r9]
   182f0:	b	18520 <fputs@plt+0x716c>
   182f4:	mov	r5, #0
   182f8:	cmp	r7, #0
   182fc:	beq	184b4 <fputs@plt+0x7100>
   18300:	ldr	r0, [r4, #216]	; 0xd8
   18304:	cmp	r0, #0
   18308:	beq	18330 <fputs@plt+0x6f7c>
   1830c:	add	r2, sp, #24
   18310:	mov	r1, r6
   18314:	bl	28de0 <fputs@plt+0x17a2c>
   18318:	mov	r5, r0
   1831c:	cmp	r0, #0
   18320:	bne	182c4 <fputs@plt+0x6f10>
   18324:	ldr	r5, [sp, #24]
   18328:	cmp	r5, #0
   1832c:	bne	184b4 <fputs@plt+0x7100>
   18330:	mov	r0, #0
   18334:	sub	r8, r6, #1
   18338:	str	r0, [sp, #20]
   1833c:	ldr	r0, [r4, #64]	; 0x40
   18340:	ldr	r1, [r4, #160]	; 0xa0
   18344:	ldr	r2, [r0]
   18348:	ldr	r5, [r2, #68]	; 0x44
   1834c:	add	r2, sp, #20
   18350:	stm	sp, {r1, r2}
   18354:	umull	r2, r3, r1, r8
   18358:	asr	r1, r1, #31
   1835c:	mla	r3, r1, r8, r3
   18360:	blx	r5
   18364:	mov	r5, r0
   18368:	cmp	r0, #0
   1836c:	bne	18400 <fputs@plt+0x704c>
   18370:	ldr	r1, [sp, #20]
   18374:	cmp	r1, #0
   18378:	beq	18400 <fputs@plt+0x704c>
   1837c:	ldrb	r0, [r4, #17]
   18380:	cmp	r0, #2
   18384:	bcc	18410 <fputs@plt+0x705c>
   18388:	mov	r0, r4
   1838c:	mov	r1, r6
   18390:	bl	2ddb8 <fputs@plt+0x1ca04>
   18394:	cmp	r0, #0
   18398:	beq	1840c <fputs@plt+0x7058>
   1839c:	mov	r5, r0
   183a0:	ldr	r0, [r4, #64]	; 0x40
   183a4:	ldr	r1, [r4, #160]	; 0xa0
   183a8:	ldr	r2, [r0]
   183ac:	ldr	r7, [r2, #72]	; 0x48
   183b0:	ldr	r2, [sp, #20]
   183b4:	str	r2, [sp]
   183b8:	umull	r2, r3, r1, r8
   183bc:	asr	r1, r1, #31
   183c0:	mla	r3, r1, r8, r3
   183c4:	blx	r7
   183c8:	b	184a8 <fputs@plt+0x70f4>
   183cc:	movw	r0, #63693	; 0xf8cd
   183d0:	movw	r1, #64300	; 0xfb2c
   183d4:	movw	r2, #64598	; 0xfc56
   183d8:	movw	r3, #49316	; 0xc0a4
   183dc:	mov	r5, #11
   183e0:	movt	r0, #8
   183e4:	movt	r1, #8
   183e8:	movt	r2, #8
   183ec:	add	r0, r0, #20
   183f0:	str	r0, [sp]
   183f4:	mov	r0, #11
   183f8:	bl	15d70 <fputs@plt+0x49bc>
   183fc:	b	18520 <fputs@plt+0x716c>
   18400:	cmp	r5, #0
   18404:	bne	182c4 <fputs@plt+0x6f10>
   18408:	b	184b0 <fputs@plt+0x70fc>
   1840c:	ldr	r1, [sp, #20]
   18410:	ldr	r5, [r4, #144]	; 0x90
   18414:	str	r1, [sp, #16]
   18418:	cmp	r5, #0
   1841c:	beq	18444 <fputs@plt+0x7090>
   18420:	ldr	r0, [r5, #12]
   18424:	mov	r1, #0
   18428:	str	r0, [r4, #144]	; 0x90
   1842c:	mov	r0, #0
   18430:	str	r0, [r5, #12]
   18434:	ldr	r0, [r5, #8]
   18438:	ldrh	r2, [r4, #148]	; 0x94
   1843c:	bl	11174 <memset@plt>
   18440:	b	18488 <fputs@plt+0x70d4>
   18444:	ldrh	r0, [r4, #148]	; 0x94
   18448:	mov	r1, #0
   1844c:	add	r0, r0, #40	; 0x28
   18450:	str	r0, [sp, #12]
   18454:	bl	142d0 <fputs@plt+0x2f1c>
   18458:	cmp	r0, #0
   1845c:	beq	18714 <fputs@plt+0x7360>
   18460:	ldr	r2, [sp, #12]
   18464:	mov	r1, #0
   18468:	mov	r5, r0
   1846c:	bl	11174 <memset@plt>
   18470:	add	r0, r5, #40	; 0x28
   18474:	str	r0, [r5, #8]
   18478:	movw	r0, #64	; 0x40
   1847c:	movt	r0, #1
   18480:	str	r0, [r5, #24]
   18484:	str	r4, [r5, #16]
   18488:	ldr	r0, [sp, #16]
   1848c:	cmp	r5, #0
   18490:	str	r0, [r5, #4]
   18494:	str	r6, [r5, #20]
   18498:	ldr	r0, [r4, #128]	; 0x80
   1849c:	add	r0, r0, #1
   184a0:	str	r0, [r4, #128]	; 0x80
   184a4:	beq	184b0 <fputs@plt+0x70fc>
   184a8:	str	r5, [r9]
   184ac:	b	1851c <fputs@plt+0x7168>
   184b0:	mov	r5, #0
   184b4:	ldr	r1, [r4, #212]	; 0xd4
   184b8:	movw	r0, #16696	; 0x4138
   184bc:	movt	r0, #10
   184c0:	ldr	r3, [r0, #136]	; 0x88
   184c4:	ldr	r0, [r1, #44]	; 0x2c
   184c8:	ldrb	r1, [r1, #33]	; 0x21
   184cc:	and	r2, r1, #3
   184d0:	mov	r1, r6
   184d4:	blx	r3
   184d8:	mov	r2, r0
   184dc:	cmp	r0, #0
   184e0:	beq	1852c <fputs@plt+0x7178>
   184e4:	ldr	r0, [r4, #212]	; 0xd4
   184e8:	mov	r1, r6
   184ec:	and	r8, sl, #1
   184f0:	bl	2dff4 <fputs@plt+0x1cc40>
   184f4:	mov	sl, r0
   184f8:	cmp	r8, #0
   184fc:	str	r0, [r9]
   18500:	bne	18548 <fputs@plt+0x7194>
   18504:	ldr	r0, [sl, #16]
   18508:	cmp	r0, #0
   1850c:	beq	18548 <fputs@plt+0x7194>
   18510:	ldr	r0, [r4, #192]	; 0xc0
   18514:	add	r0, r0, #1
   18518:	str	r0, [r4, #192]	; 0xc0
   1851c:	mov	r5, #0
   18520:	mov	r0, r5
   18524:	sub	sp, fp, #28
   18528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1852c:	ldr	r8, [r4, #212]	; 0xd4
   18530:	ldrb	r0, [r8, #33]	; 0x21
   18534:	cmp	r0, #2
   18538:	bne	185b0 <fputs@plt+0x71fc>
   1853c:	mov	r0, #0
   18540:	str	r0, [r9]
   18544:	b	1878c <fputs@plt+0x73d8>
   18548:	cmp	r6, #0
   1854c:	str	r4, [sl, #16]
   18550:	blt	18574 <fputs@plt+0x71c0>
   18554:	movw	r1, #17320	; 0x43a8
   18558:	ldr	r0, [r4, #160]	; 0xa0
   1855c:	movt	r1, #10
   18560:	ldr	r1, [r1]
   18564:	sdiv	r0, r1, r0
   18568:	add	r0, r0, #1
   1856c:	cmp	r0, r6
   18570:	bne	1862c <fputs@plt+0x7278>
   18574:	movw	r0, #63693	; 0xf8cd
   18578:	movw	r1, #64300	; 0xfb2c
   1857c:	movw	r2, #64598	; 0xfc56
   18580:	movw	r3, #49405	; 0xc0fd
   18584:	mov	r5, #11
   18588:	movt	r0, #8
   1858c:	movt	r1, #8
   18590:	movt	r2, #8
   18594:	add	r0, r0, #20
   18598:	str	r0, [sp]
   1859c:	mov	r0, #11
   185a0:	bl	15d70 <fputs@plt+0x49bc>
   185a4:	mov	r0, sl
   185a8:	bl	2de04 <fputs@plt+0x1ca50>
   185ac:	b	182c4 <fputs@plt+0x6f10>
   185b0:	movw	r1, #16696	; 0x4138
   185b4:	ldr	r0, [r8, #44]	; 0x2c
   185b8:	str	r5, [sp, #16]
   185bc:	movt	r1, #10
   185c0:	ldr	r1, [r1, #132]	; 0x84
   185c4:	blx	r1
   185c8:	ldr	r1, [r8, #20]
   185cc:	cmp	r0, r1
   185d0:	ble	18760 <fputs@plt+0x73ac>
   185d4:	ldr	r1, [r8, #8]
   185d8:	b	185f8 <fputs@plt+0x7244>
   185dc:	ldrh	r0, [r1, #26]
   185e0:	cmp	r0, #0
   185e4:	bne	185f4 <fputs@plt+0x7240>
   185e8:	ldrb	r0, [r1, #24]
   185ec:	tst	r0, #8
   185f0:	beq	18740 <fputs@plt+0x738c>
   185f4:	ldr	r1, [r1, #36]	; 0x24
   185f8:	cmp	r1, #0
   185fc:	bne	185dc <fputs@plt+0x7228>
   18600:	mov	r0, #0
   18604:	str	r0, [r8, #8]
   18608:	ldr	r1, [r8, #4]
   1860c:	b	18620 <fputs@plt+0x726c>
   18610:	ldrh	r0, [r1, #26]
   18614:	cmp	r0, #0
   18618:	beq	18744 <fputs@plt+0x7390>
   1861c:	ldr	r1, [r1, #36]	; 0x24
   18620:	cmp	r1, #0
   18624:	bne	18610 <fputs@plt+0x725c>
   18628:	b	18760 <fputs@plt+0x73ac>
   1862c:	ldrb	r0, [r4, #16]
   18630:	cmp	r0, #0
   18634:	cmpeq	r8, #0
   18638:	beq	186c0 <fputs@plt+0x730c>
   1863c:	ldr	r0, [r4, #164]	; 0xa4
   18640:	mov	r5, #13
   18644:	cmp	r0, r6
   18648:	bcc	185a4 <fputs@plt+0x71f0>
   1864c:	cmp	r8, #0
   18650:	beq	186a8 <fputs@plt+0x72f4>
   18654:	movw	r0, #35612	; 0x8b1c
   18658:	movt	r0, #10
   1865c:	ldr	r0, [r0]
   18660:	cmp	r0, #0
   18664:	beq	1866c <fputs@plt+0x72b8>
   18668:	blx	r0
   1866c:	ldr	r0, [r4, #32]
   18670:	cmp	r0, r6
   18674:	bcc	18684 <fputs@plt+0x72d0>
   18678:	ldr	r0, [r4, #60]	; 0x3c
   1867c:	mov	r1, r6
   18680:	bl	28b24 <fputs@plt+0x17770>
   18684:	mov	r0, r4
   18688:	mov	r1, r6
   1868c:	bl	2856c <fputs@plt+0x171b8>
   18690:	movw	r0, #35616	; 0x8b20
   18694:	movt	r0, #10
   18698:	ldr	r0, [r0]
   1869c:	cmp	r0, #0
   186a0:	beq	186a8 <fputs@plt+0x72f4>
   186a4:	blx	r0
   186a8:	ldr	r2, [r4, #160]	; 0xa0
   186ac:	ldr	r0, [sl, #4]
   186b0:	mov	r1, #0
   186b4:	mov	r5, #0
   186b8:	bl	11174 <memset@plt>
   186bc:	b	18520 <fputs@plt+0x716c>
   186c0:	ldr	r0, [r4, #28]
   186c4:	cmp	r0, r6
   186c8:	bcc	1863c <fputs@plt+0x7288>
   186cc:	ldr	r0, [r4, #64]	; 0x40
   186d0:	ldr	r0, [r0]
   186d4:	cmp	r0, #0
   186d8:	beq	1863c <fputs@plt+0x7288>
   186dc:	ldr	r0, [r4, #216]	; 0xd8
   186e0:	cmp	r0, #0
   186e4:	eorsne	r1, r7, #1
   186e8:	bne	18794 <fputs@plt+0x73e0>
   186ec:	ldr	r0, [r4, #196]	; 0xc4
   186f0:	mov	r1, r5
   186f4:	add	r0, r0, #1
   186f8:	str	r0, [r4, #196]	; 0xc4
   186fc:	mov	r0, sl
   18700:	bl	2de58 <fputs@plt+0x1caa4>
   18704:	mov	r5, r0
   18708:	cmp	r0, #0
   1870c:	bne	185a4 <fputs@plt+0x71f0>
   18710:	b	1851c <fputs@plt+0x7168>
   18714:	ldr	r0, [r4, #64]	; 0x40
   18718:	ldr	r1, [r4, #160]	; 0xa0
   1871c:	ldr	r2, [r0]
   18720:	ldr	r7, [r2, #72]	; 0x48
   18724:	ldr	r2, [sp, #16]
   18728:	str	r2, [sp]
   1872c:	umull	r2, r3, r1, r8
   18730:	asr	r1, r1, #31
   18734:	mla	r3, r1, r8, r3
   18738:	blx	r7
   1873c:	b	1878c <fputs@plt+0x73d8>
   18740:	str	r1, [r8, #8]
   18744:	ldr	r2, [r8, #36]	; 0x24
   18748:	ldr	r0, [r8, #40]	; 0x28
   1874c:	blx	r2
   18750:	cmp	r0, #5
   18754:	movne	r5, r0
   18758:	cmpne	r0, #0
   1875c:	bne	182c4 <fputs@plt+0x6f10>
   18760:	movw	r1, #16696	; 0x4138
   18764:	ldr	r0, [r8, #44]	; 0x2c
   18768:	mov	r2, #2
   1876c:	movt	r1, #10
   18770:	ldr	r3, [r1, #136]	; 0x88
   18774:	mov	r1, r6
   18778:	blx	r3
   1877c:	ldr	r5, [sp, #16]
   18780:	mov	r2, r0
   18784:	cmp	r0, #0
   18788:	bne	184e4 <fputs@plt+0x7130>
   1878c:	mov	r5, #7
   18790:	b	182c4 <fputs@plt+0x6f10>
   18794:	add	r2, sp, #24
   18798:	mov	r1, r6
   1879c:	bl	28de0 <fputs@plt+0x17a2c>
   187a0:	mov	r5, r0
   187a4:	cmp	r0, #0
   187a8:	bne	185a4 <fputs@plt+0x71f0>
   187ac:	ldr	r5, [sp, #24]
   187b0:	b	186ec <fputs@plt+0x7338>
   187b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187b8:	add	fp, sp, #28
   187bc:	sub	sp, sp, #44	; 0x2c
   187c0:	str	r3, [sp, #16]
   187c4:	str	r2, [sp, #12]
   187c8:	ldr	r2, [r0, #24]
   187cc:	ldr	r3, [r0, #4]
   187d0:	str	r0, [sp, #36]	; 0x24
   187d4:	mov	r7, #0
   187d8:	ldr	r0, [r3, #4]
   187dc:	ldr	r2, [r2, #4]
   187e0:	ldr	r2, [r2, #32]
   187e4:	ldr	r5, [r0, #32]
   187e8:	ldr	r3, [r0]
   187ec:	cmp	r2, r5
   187f0:	mov	r0, r5
   187f4:	str	r3, [sp, #24]
   187f8:	str	r2, [sp, #20]
   187fc:	movlt	r0, r2
   18800:	str	r0, [sp, #8]
   18804:	beq	18818 <fputs@plt+0x7464>
   18808:	ldr	r0, [sp, #24]
   1880c:	ldrb	r7, [r0, #16]
   18810:	cmp	r7, #0
   18814:	movwne	r7, #8
   18818:	ldr	r0, [sp, #20]
   1881c:	cmp	r0, #1
   18820:	blt	18994 <fputs@plt+0x75e0>
   18824:	cmp	r7, #0
   18828:	bne	18994 <fputs@plt+0x75e0>
   1882c:	ldr	r2, [sp, #20]
   18830:	asr	sl, r5, #31
   18834:	mov	r4, r5
   18838:	umull	r7, r0, r2, r1
   1883c:	asr	r3, r2, #31
   18840:	mla	r0, r3, r1, r0
   18844:	subs	r9, r7, r2
   18848:	str	r3, [sp, #4]
   1884c:	str	r7, [sp, #32]
   18850:	sbc	r8, r0, r2, asr #31
   18854:	str	r0, [sp, #28]
   18858:	mov	r0, #0
   1885c:	mov	r1, r8
   18860:	mov	r2, r5
   18864:	mov	r3, sl
   18868:	str	r0, [fp, #-32]	; 0xffffffe0
   1886c:	mov	r0, r9
   18870:	bl	8905c <fputs@plt+0x77ca8>
   18874:	mov	r6, r0
   18878:	movw	r0, #17320	; 0x43a8
   1887c:	mov	r7, #0
   18880:	movt	r0, #10
   18884:	ldr	r0, [r0]
   18888:	udiv	r0, r0, r4
   1888c:	cmp	r0, r6
   18890:	beq	188dc <fputs@plt+0x7528>
   18894:	ldr	r0, [sp, #24]
   18898:	add	r1, r6, #1
   1889c:	sub	r2, fp, #32
   188a0:	mov	r3, #0
   188a4:	bl	18264 <fputs@plt+0x6eb0>
   188a8:	ldr	r4, [fp, #-32]	; 0xffffffe0
   188ac:	mov	r7, r0
   188b0:	cmp	r0, #0
   188b4:	bne	188cc <fputs@plt+0x7518>
   188b8:	mov	r0, r4
   188bc:	bl	18b3c <fputs@plt+0x7788>
   188c0:	mov	r7, r0
   188c4:	cmp	r0, #0
   188c8:	beq	18914 <fputs@plt+0x7560>
   188cc:	cmp	r4, #0
   188d0:	beq	18994 <fputs@plt+0x75e0>
   188d4:	mov	r0, r4
   188d8:	bl	2df48 <fputs@plt+0x1cb94>
   188dc:	ldr	r0, [sp, #32]
   188e0:	adds	r9, r9, r5
   188e4:	adc	r8, r8, r5, asr #31
   188e8:	subs	r0, r9, r0
   188ec:	ldr	r0, [sp, #28]
   188f0:	sbcs	r0, r8, r0
   188f4:	bge	18994 <fputs@plt+0x75e0>
   188f8:	cmp	r7, #0
   188fc:	bne	18994 <fputs@plt+0x75e0>
   18900:	ldr	r0, [sp, #36]	; 0x24
   18904:	ldr	r0, [r0, #4]
   18908:	ldr	r0, [r0, #4]
   1890c:	ldr	r4, [r0, #32]
   18910:	b	18858 <fputs@plt+0x74a4>
   18914:	ldr	r2, [sp, #20]
   18918:	ldr	r3, [sp, #4]
   1891c:	mov	r0, r9
   18920:	mov	r1, r8
   18924:	bl	8905c <fputs@plt+0x77ca8>
   18928:	ldr	r0, [sp, #12]
   1892c:	add	r1, r0, r2
   18930:	ldr	r2, [r4, #4]
   18934:	mls	r0, r6, r5, r9
   18938:	add	r6, r2, r0
   1893c:	ldr	r2, [sp, #8]
   18940:	mov	r0, r6
   18944:	bl	1121c <memcpy@plt>
   18948:	ldr	r0, [r4, #8]
   1894c:	mov	r7, #0
   18950:	strb	r7, [r0]
   18954:	ldr	r0, [sp, #16]
   18958:	cmp	r0, #0
   1895c:	orrseq	r0, r9, r8
   18960:	bne	188d4 <fputs@plt+0x7520>
   18964:	ldr	r0, [sp, #36]	; 0x24
   18968:	ldr	r0, [r0, #24]
   1896c:	ldr	r0, [r0, #4]
   18970:	ldr	r0, [r0, #44]	; 0x2c
   18974:	lsr	r1, r0, #16
   18978:	strb	r0, [r6, #31]
   1897c:	strb	r1, [r6, #29]
   18980:	lsr	r1, r0, #24
   18984:	lsr	r0, r0, #8
   18988:	strb	r1, [r6, #28]
   1898c:	strb	r0, [r6, #30]
   18990:	b	188d4 <fputs@plt+0x7520>
   18994:	mov	r0, r7
   18998:	sub	sp, fp, #28
   1899c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189a0:	push	{r4, r5, r6, r7, fp, lr}
   189a4:	add	fp, sp, #16
   189a8:	mov	r5, r1
   189ac:	ldm	r0, {r1, r6}
   189b0:	mov	r4, r2
   189b4:	str	r1, [r6, #4]
   189b8:	ldr	r0, [r6, #12]
   189bc:	ldr	r7, [r0, #56]	; 0x38
   189c0:	ldr	r0, [r0, #72]	; 0x48
   189c4:	bl	18b3c <fputs@plt+0x7788>
   189c8:	cmp	r0, #0
   189cc:	popne	{r4, r5, r6, r7, fp, pc}
   189d0:	add	r1, r7, r5, lsl #2
   189d4:	lsr	r2, r4, #16
   189d8:	cmp	r5, #7
   189dc:	strb	r2, [r1, #37]	; 0x25
   189e0:	lsr	r2, r4, #24
   189e4:	strb	r2, [r1, #36]	; 0x24
   189e8:	lsr	r2, r4, #8
   189ec:	strb	r2, [r1, #38]	; 0x26
   189f0:	strb	r4, [r1, #39]	; 0x27
   189f4:	strbeq	r4, [r6, #18]
   189f8:	pop	{r4, r5, r6, r7, fp, pc}
   189fc:	push	{r4, r5, fp, lr}
   18a00:	add	fp, sp, #8
   18a04:	ldr	r1, [r0, #20]
   18a08:	mov	r4, r0
   18a0c:	cmp	r1, #1
   18a10:	blt	18a74 <fputs@plt+0x76c0>
   18a14:	ldr	r0, [r4, #16]
   18a18:	mov	r2, #0
   18a1c:	add	r0, r0, #4
   18a20:	ldr	r3, [r0, r2, lsl #4]
   18a24:	add	r2, r2, #1
   18a28:	cmp	r3, #0
   18a2c:	ldrne	r5, [r3]
   18a30:	ldrne	r3, [r3, #4]
   18a34:	strne	r5, [r3, #4]
   18a38:	cmp	r1, r2
   18a3c:	bne	18a20 <fputs@plt+0x766c>
   18a40:	cmp	r1, #1
   18a44:	blt	18a74 <fputs@plt+0x76c0>
   18a48:	mov	r5, #0
   18a4c:	ldr	r0, [r4, #16]
   18a50:	add	r0, r0, r5, lsl #4
   18a54:	ldr	r0, [r0, #12]
   18a58:	cmp	r0, #0
   18a5c:	beq	18a68 <fputs@plt+0x76b4>
   18a60:	bl	41844 <fputs@plt+0x30490>
   18a64:	ldr	r1, [r4, #20]
   18a68:	add	r5, r5, #1
   18a6c:	cmp	r5, r1
   18a70:	blt	18a4c <fputs@plt+0x7698>
   18a74:	ldr	r0, [r4, #24]
   18a78:	bic	r0, r0, #2
   18a7c:	str	r0, [r4, #24]
   18a80:	mov	r0, r4
   18a84:	bl	4a774 <fputs@plt+0x393c0>
   18a88:	mov	r0, r4
   18a8c:	pop	{r4, r5, fp, lr}
   18a90:	b	4a7cc <fputs@plt+0x39418>
   18a94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18a98:	add	fp, sp, #24
   18a9c:	ldr	r6, [r0, #4]
   18aa0:	mov	r5, r0
   18aa4:	mov	r4, r1
   18aa8:	movw	r7, #65519	; 0xffef
   18aac:	cmp	r4, #1
   18ab0:	ldrh	r0, [r6, #22]
   18ab4:	and	r1, r0, r7
   18ab8:	orreq	r1, r0, #16
   18abc:	mov	r0, r5
   18ac0:	strh	r1, [r6, #22]
   18ac4:	mov	r1, #0
   18ac8:	bl	17a24 <fputs@plt+0x6670>
   18acc:	cmp	r0, #0
   18ad0:	bne	18b2c <fputs@plt+0x7778>
   18ad4:	ldr	r0, [r6, #12]
   18ad8:	ldr	r8, [r0, #56]	; 0x38
   18adc:	uxtb	r0, r4
   18ae0:	ldrb	r1, [r8, #18]
   18ae4:	cmp	r1, r0
   18ae8:	bne	18afc <fputs@plt+0x7748>
   18aec:	ldrb	r2, [r8, #19]
   18af0:	mov	r0, #0
   18af4:	cmp	r2, r1
   18af8:	beq	18b2c <fputs@plt+0x7778>
   18afc:	mov	r0, r5
   18b00:	mov	r1, #2
   18b04:	bl	17a24 <fputs@plt+0x6670>
   18b08:	cmp	r0, #0
   18b0c:	bne	18b2c <fputs@plt+0x7778>
   18b10:	ldr	r0, [r6, #12]
   18b14:	ldr	r0, [r0, #72]	; 0x48
   18b18:	bl	18b3c <fputs@plt+0x7788>
   18b1c:	cmp	r0, #0
   18b20:	moveq	r0, #0
   18b24:	strbeq	r4, [r8, #19]
   18b28:	strbeq	r4, [r8, #18]
   18b2c:	ldrh	r1, [r6, #22]
   18b30:	and	r1, r1, r7
   18b34:	strh	r1, [r6, #22]
   18b38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18b3c:	ldr	r2, [r0, #16]
   18b40:	ldr	r1, [r2, #44]	; 0x2c
   18b44:	cmp	r1, #0
   18b48:	beq	18b54 <fputs@plt+0x77a0>
   18b4c:	mov	r0, r1
   18b50:	bx	lr
   18b54:	ldrb	r1, [r0, #24]
   18b58:	tst	r1, #4
   18b5c:	beq	18b70 <fputs@plt+0x77bc>
   18b60:	ldr	r1, [r0, #20]
   18b64:	ldr	r3, [r2, #28]
   18b68:	cmp	r3, r1
   18b6c:	bcs	18b88 <fputs@plt+0x77d4>
   18b70:	ldr	r1, [r2, #156]	; 0x9c
   18b74:	ldr	r2, [r2, #160]	; 0xa0
   18b78:	cmp	r1, r2
   18b7c:	bls	18b84 <fputs@plt+0x77d0>
   18b80:	b	2f3cc <fputs@plt+0x1e018>
   18b84:	b	2f5ac <fputs@plt+0x1e1f8>
   18b88:	ldr	r1, [r2, #104]	; 0x68
   18b8c:	cmp	r1, #0
   18b90:	beq	18b98 <fputs@plt+0x77e4>
   18b94:	b	27420 <fputs@plt+0x1606c>
   18b98:	mov	r1, #0
   18b9c:	b	18b4c <fputs@plt+0x7798>
   18ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ba4:	add	fp, sp, #28
   18ba8:	sub	sp, sp, #28
   18bac:	ldr	r6, [r0, #44]	; 0x2c
   18bb0:	cmp	r6, #0
   18bb4:	bne	18c08 <fputs@plt+0x7854>
   18bb8:	mov	r4, r0
   18bbc:	ldrb	r0, [r0, #17]
   18bc0:	cmp	r0, #3
   18bc4:	bcc	18c04 <fputs@plt+0x7850>
   18bc8:	ldrb	r0, [r4, #16]
   18bcc:	cmp	r0, #0
   18bd0:	beq	18c14 <fputs@plt+0x7860>
   18bd4:	ldr	r0, [r4, #96]	; 0x60
   18bd8:	cmp	r0, #0
   18bdc:	beq	18bf4 <fputs@plt+0x7840>
   18be0:	mov	r1, #1
   18be4:	str	r1, [r0, #16]
   18be8:	ldr	r0, [r0, #44]	; 0x2c
   18bec:	cmp	r0, #0
   18bf0:	bne	18be4 <fputs@plt+0x7830>
   18bf4:	ldr	r0, [r4, #216]	; 0xd8
   18bf8:	cmp	r0, #0
   18bfc:	moveq	r0, #5
   18c00:	strbeq	r0, [r4, #17]
   18c04:	mov	r6, #0
   18c08:	mov	r0, r6
   18c0c:	sub	sp, fp, #28
   18c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c14:	ldr	r0, [r4, #216]	; 0xd8
   18c18:	cmp	r0, #0
   18c1c:	beq	18cb4 <fputs@plt+0x7900>
   18c20:	ldr	r0, [r4, #212]	; 0xd4
   18c24:	bl	2dcc4 <fputs@plt+0x1c910>
   18c28:	mov	r5, #0
   18c2c:	mov	r1, r0
   18c30:	cmp	r0, #0
   18c34:	str	r5, [sp, #16]
   18c38:	bne	18c68 <fputs@plt+0x78b4>
   18c3c:	add	r2, sp, #16
   18c40:	mov	r0, r4
   18c44:	mov	r1, #1
   18c48:	mov	r3, #0
   18c4c:	mov	r7, #0
   18c50:	bl	18264 <fputs@plt+0x6eb0>
   18c54:	ldr	r5, [sp, #16]
   18c58:	cmp	r5, #0
   18c5c:	mov	r1, r5
   18c60:	str	r7, [r5, #12]
   18c64:	beq	18df8 <fputs@plt+0x7a44>
   18c68:	ldr	r2, [r4, #28]
   18c6c:	mov	r0, r4
   18c70:	mov	r3, #1
   18c74:	bl	2760c <fputs@plt+0x16258>
   18c78:	cmp	r5, #0
   18c7c:	mov	r6, r0
   18c80:	movne	r0, r5
   18c84:	blne	2df48 <fputs@plt+0x1cb94>
   18c88:	cmp	r6, #0
   18c8c:	bne	18ca8 <fputs@plt+0x78f4>
   18c90:	ldr	r5, [r4, #212]	; 0xd4
   18c94:	b	18c9c <fputs@plt+0x78e8>
   18c98:	bl	28420 <fputs@plt+0x1706c>
   18c9c:	ldr	r0, [r5]
   18ca0:	cmp	r0, #0
   18ca4:	bne	18c98 <fputs@plt+0x78e4>
   18ca8:	cmp	r6, #0
   18cac:	bne	18c08 <fputs@plt+0x7854>
   18cb0:	b	18bf4 <fputs@plt+0x7840>
   18cb4:	ldrb	r0, [r4, #19]
   18cb8:	mov	r8, r2
   18cbc:	mov	r5, r1
   18cc0:	cmp	r0, #0
   18cc4:	beq	18d88 <fputs@plt+0x79d4>
   18cc8:	cmp	r5, #0
   18ccc:	ldrbne	r0, [r4, #5]
   18cd0:	cmpne	r0, #4
   18cd4:	bne	18e00 <fputs@plt+0x7a4c>
   18cd8:	mov	r0, r4
   18cdc:	mov	r1, #0
   18ce0:	bl	28014 <fputs@plt+0x16c60>
   18ce4:	mov	r6, r0
   18ce8:	cmp	r0, #0
   18cec:	bne	18c08 <fputs@plt+0x7854>
   18cf0:	ldr	r0, [r4, #212]	; 0xd4
   18cf4:	bl	2dcc4 <fputs@plt+0x1c910>
   18cf8:	mov	r1, r0
   18cfc:	mov	r0, r4
   18d00:	bl	28280 <fputs@plt+0x16ecc>
   18d04:	mov	r6, r0
   18d08:	cmp	r0, #0
   18d0c:	bne	18c08 <fputs@plt+0x7854>
   18d10:	ldr	r6, [r4, #212]	; 0xd4
   18d14:	b	18d1c <fputs@plt+0x7968>
   18d18:	bl	28420 <fputs@plt+0x1706c>
   18d1c:	ldr	r0, [r6]
   18d20:	cmp	r0, #0
   18d24:	bne	18d18 <fputs@plt+0x7964>
   18d28:	ldr	r1, [r4, #28]
   18d2c:	ldr	r0, [r4, #36]	; 0x24
   18d30:	cmp	r1, r0
   18d34:	bls	18d6c <fputs@plt+0x79b8>
   18d38:	movw	r2, #17320	; 0x43a8
   18d3c:	ldr	r0, [r4, #160]	; 0xa0
   18d40:	movt	r2, #10
   18d44:	ldr	r2, [r2]
   18d48:	sdiv	r0, r2, r0
   18d4c:	add	r0, r0, #1
   18d50:	cmp	r1, r0
   18d54:	mov	r0, r4
   18d58:	subeq	r1, r1, #1
   18d5c:	bl	2e3d4 <fputs@plt+0x1d020>
   18d60:	mov	r6, r0
   18d64:	cmp	r0, #0
   18d68:	bne	18c08 <fputs@plt+0x7854>
   18d6c:	cmp	r8, #0
   18d70:	bne	18bf4 <fputs@plt+0x7840>
   18d74:	mov	r0, r4
   18d78:	mov	r1, r5
   18d7c:	bl	190b0 <fputs@plt+0x7cfc>
   18d80:	mov	r6, r0
   18d84:	b	18ca8 <fputs@plt+0x78f4>
   18d88:	ldr	r0, [r4, #28]
   18d8c:	cmp	r0, #0
   18d90:	beq	18cc8 <fputs@plt+0x7914>
   18d94:	add	r2, sp, #16
   18d98:	mov	r0, r4
   18d9c:	mov	r1, #1
   18da0:	mov	r3, #0
   18da4:	bl	18264 <fputs@plt+0x6eb0>
   18da8:	ldr	r7, [sp, #16]
   18dac:	mov	r6, r0
   18db0:	cmp	r0, #0
   18db4:	bne	18de0 <fputs@plt+0x7a2c>
   18db8:	mov	r0, r7
   18dbc:	bl	18b3c <fputs@plt+0x7788>
   18dc0:	mov	r6, r0
   18dc4:	cmp	r0, #0
   18dc8:	bne	18de0 <fputs@plt+0x7a2c>
   18dcc:	mov	r0, r7
   18dd0:	bl	28cf4 <fputs@plt+0x17940>
   18dd4:	mov	r0, #1
   18dd8:	mov	r6, #0
   18ddc:	strb	r0, [r4, #19]
   18de0:	cmp	r7, #0
   18de4:	movne	r0, r7
   18de8:	blne	2df48 <fputs@plt+0x1cb94>
   18dec:	cmp	r6, #0
   18df0:	bne	18c08 <fputs@plt+0x7854>
   18df4:	b	18cc8 <fputs@plt+0x7914>
   18df8:	mov	r6, r0
   18dfc:	b	18c88 <fputs@plt+0x78d4>
   18e00:	ldr	r2, [r4, #68]	; 0x44
   18e04:	ldr	r0, [r2]
   18e08:	cmp	r0, #0
   18e0c:	beq	18cd8 <fputs@plt+0x7924>
   18e10:	mov	r0, #1
   18e14:	strb	r0, [r4, #20]
   18e18:	ldrb	r0, [r5]
   18e1c:	cmp	r0, #0
   18e20:	beq	18e48 <fputs@plt+0x7a94>
   18e24:	add	r1, r5, #1
   18e28:	mov	sl, #0
   18e2c:	mov	r7, #0
   18e30:	uxtab	sl, sl, r0
   18e34:	ldrb	r0, [r1, r7]
   18e38:	add	r7, r7, #1
   18e3c:	cmp	r0, #0
   18e40:	bne	18e30 <fputs@plt+0x7a7c>
   18e44:	b	18e50 <fputs@plt+0x7a9c>
   18e48:	mov	r7, #0
   18e4c:	mov	sl, #0
   18e50:	mov	r0, r4
   18e54:	ldr	r6, [r0, #80]!	; 0x50
   18e58:	ldr	r9, [r0, #4]
   18e5c:	str	r0, [sp, #12]
   18e60:	ldrb	r0, [r0, #-72]	; 0xffffffb8
   18e64:	cmp	r0, #0
   18e68:	beq	18eb8 <fputs@plt+0x7b04>
   18e6c:	orrs	r0, r6, r9
   18e70:	beq	18ea8 <fputs@plt+0x7af4>
   18e74:	subs	r0, r6, #1
   18e78:	mov	r6, r2
   18e7c:	mov	r3, #0
   18e80:	sbc	r1, r9, #0
   18e84:	ldr	r9, [r4, #156]	; 0x9c
   18e88:	mov	r2, r9
   18e8c:	bl	8905c <fputs@plt+0x77ca8>
   18e90:	adds	r0, r0, #1
   18e94:	mov	r2, r6
   18e98:	adc	r1, r1, #0
   18e9c:	umull	r6, r0, r0, r9
   18ea0:	mla	r9, r1, r9, r0
   18ea4:	b	18eb0 <fputs@plt+0x7afc>
   18ea8:	mov	r6, #0
   18eac:	mov	r9, #0
   18eb0:	ldr	r0, [sp, #12]
   18eb4:	stm	r0, {r6, r9}
   18eb8:	movw	r1, #17320	; 0x43a8
   18ebc:	ldr	r0, [r4, #160]	; 0xa0
   18ec0:	str	r6, [sp, #8]
   18ec4:	movt	r1, #10
   18ec8:	ldr	r1, [r1]
   18ecc:	sdiv	r0, r1, r0
   18ed0:	add	r0, r0, #1
   18ed4:	lsr	r1, r0, #16
   18ed8:	strb	r0, [sp, #27]
   18edc:	strb	r1, [sp, #25]
   18ee0:	lsr	r1, r0, #24
   18ee4:	lsr	r0, r0, #8
   18ee8:	strb	r1, [sp, #24]
   18eec:	strb	r0, [sp, #26]
   18ef0:	add	r1, sp, #24
   18ef4:	ldr	r0, [r2]
   18ef8:	ldr	r3, [r0, #12]
   18efc:	mov	r0, r2
   18f00:	mov	r2, #4
   18f04:	stm	sp, {r6, r9}
   18f08:	blx	r3
   18f0c:	mov	r6, r0
   18f10:	cmp	r0, #0
   18f14:	bne	18c08 <fputs@plt+0x7854>
   18f18:	ldr	r0, [sp, #8]
   18f1c:	adds	r2, r0, #4
   18f20:	ldr	r0, [r4, #68]	; 0x44
   18f24:	adc	r9, r9, #0
   18f28:	str	r2, [sp, #8]
   18f2c:	ldr	r1, [r0]
   18f30:	ldr	r3, [r1, #12]
   18f34:	stm	sp, {r2, r9}
   18f38:	mov	r1, r5
   18f3c:	mov	r2, r7
   18f40:	blx	r3
   18f44:	mov	r6, r0
   18f48:	cmp	r0, #0
   18f4c:	bne	18c08 <fputs@plt+0x7854>
   18f50:	lsr	r1, r7, #16
   18f54:	ldr	r0, [r4, #68]	; 0x44
   18f58:	strb	r1, [sp, #25]
   18f5c:	lsr	r1, r7, #24
   18f60:	strb	r1, [sp, #24]
   18f64:	lsr	r1, r7, #8
   18f68:	strb	r1, [sp, #26]
   18f6c:	ldr	r1, [sp, #8]
   18f70:	strb	r7, [sp, #27]
   18f74:	adds	r1, r1, r7
   18f78:	adc	r2, r9, #0
   18f7c:	mov	r9, r1
   18f80:	ldr	r1, [r0]
   18f84:	str	r2, [sp, #8]
   18f88:	ldr	r3, [r1, #12]
   18f8c:	str	r2, [sp, #4]
   18f90:	add	r1, sp, #24
   18f94:	mov	r2, #4
   18f98:	str	r9, [sp]
   18f9c:	blx	r3
   18fa0:	mov	r6, r0
   18fa4:	cmp	r0, #0
   18fa8:	bne	18c08 <fputs@plt+0x7854>
   18fac:	ldr	r0, [r4, #68]	; 0x44
   18fb0:	lsr	r1, sl, #16
   18fb4:	ldr	r2, [sp, #8]
   18fb8:	strb	r1, [sp, #25]
   18fbc:	lsr	r1, sl, #24
   18fc0:	strb	r1, [sp, #24]
   18fc4:	lsr	r1, sl, #8
   18fc8:	strb	r1, [sp, #26]
   18fcc:	strb	sl, [sp, #27]
   18fd0:	adds	r1, r9, #4
   18fd4:	ldr	r3, [r0]
   18fd8:	adc	r2, r2, #0
   18fdc:	ldr	r3, [r3, #12]
   18fe0:	stm	sp, {r1, r2}
   18fe4:	add	r1, sp, #24
   18fe8:	mov	r2, #4
   18fec:	blx	r3
   18ff0:	mov	r6, r0
   18ff4:	cmp	r0, #0
   18ff8:	bne	18c08 <fputs@plt+0x7854>
   18ffc:	ldr	r0, [sp, #8]
   19000:	adds	r1, r9, #8
   19004:	adc	r2, r0, #0
   19008:	ldr	r0, [r4, #68]	; 0x44
   1900c:	ldr	r3, [r0]
   19010:	ldr	r3, [r3, #12]
   19014:	stm	sp, {r1, r2}
   19018:	movw	r1, #50476	; 0xc52c
   1901c:	mov	r2, #8
   19020:	movt	r1, #8
   19024:	blx	r3
   19028:	mov	r6, r0
   1902c:	cmp	r0, #0
   19030:	bne	18c08 <fputs@plt+0x7854>
   19034:	ldr	r3, [sp, #12]
   19038:	add	r2, r7, #20
   1903c:	ldrd	r0, [r3]
   19040:	adds	r0, r0, r2
   19044:	adc	r1, r1, #0
   19048:	strd	r0, [r3]
   1904c:	ldr	r0, [r4, #68]	; 0x44
   19050:	ldr	r1, [r0]
   19054:	ldr	r2, [r1, #24]
   19058:	add	r1, sp, #16
   1905c:	blx	r2
   19060:	mov	r6, r0
   19064:	cmp	r0, #0
   19068:	bne	18c08 <fputs@plt+0x7854>
   1906c:	ldr	r0, [sp, #12]
   19070:	ldr	r2, [r0]
   19074:	ldr	r1, [r0, #4]
   19078:	ldr	r0, [sp, #16]
   1907c:	ldr	r3, [sp, #20]
   19080:	subs	r0, r2, r0
   19084:	sbcs	r0, r1, r3
   19088:	bge	18cd8 <fputs@plt+0x7924>
   1908c:	ldr	r0, [r4, #68]	; 0x44
   19090:	ldr	r3, [r0]
   19094:	ldr	r7, [r3, #16]
   19098:	mov	r3, r1
   1909c:	blx	r7
   190a0:	mov	r6, r0
   190a4:	cmp	r0, #0
   190a8:	bne	18c08 <fputs@plt+0x7854>
   190ac:	b	18cd8 <fputs@plt+0x7924>
   190b0:	push	{r4, sl, fp, lr}
   190b4:	add	fp, sp, #8
   190b8:	mov	r4, r0
   190bc:	ldr	r0, [r0, #64]	; 0x40
   190c0:	mov	r2, r1
   190c4:	ldr	r1, [r0]
   190c8:	cmp	r1, #0
   190cc:	beq	190e8 <fputs@plt+0x7d34>
   190d0:	ldr	r3, [r1, #40]	; 0x28
   190d4:	mov	r1, #21
   190d8:	blx	r3
   190dc:	cmp	r0, #12
   190e0:	cmpne	r0, #0
   190e4:	bne	19110 <fputs@plt+0x7d5c>
   190e8:	ldrb	r1, [r4, #7]
   190ec:	mov	r0, #0
   190f0:	cmp	r1, #0
   190f4:	popne	{r4, sl, fp, pc}
   190f8:	ldr	r0, [r4, #64]	; 0x40
   190fc:	ldr	r1, [r0]
   19100:	ldr	r2, [r1, #20]
   19104:	ldrb	r1, [r4, #12]
   19108:	pop	{r4, sl, fp, lr}
   1910c:	bx	r2
   19110:	pop	{r4, sl, fp, pc}
   19114:	push	{r4, r5, r6, r7, fp, lr}
   19118:	add	fp, sp, #16
   1911c:	mov	r5, r1
   19120:	ldrb	r1, [r0, #8]
   19124:	mov	r4, r0
   19128:	mov	r0, #0
   1912c:	cmp	r1, #0
   19130:	beq	191fc <fputs@plt+0x7e48>
   19134:	ldm	r4, {r0, r7}
   19138:	cmp	r1, #2
   1913c:	str	r0, [r7, #4]
   19140:	bne	191f0 <fputs@plt+0x7e3c>
   19144:	ldr	r6, [r7]
   19148:	ldr	r0, [r6, #44]	; 0x2c
   1914c:	cmp	r0, #0
   19150:	bne	191bc <fputs@plt+0x7e08>
   19154:	ldrb	r0, [r6, #17]
   19158:	cmp	r0, #2
   1915c:	bne	19184 <fputs@plt+0x7dd0>
   19160:	ldrb	r0, [r6, #4]
   19164:	cmp	r0, #0
   19168:	beq	19184 <fputs@plt+0x7dd0>
   1916c:	ldrb	r0, [r6, #5]
   19170:	cmp	r0, #1
   19174:	bne	19184 <fputs@plt+0x7dd0>
   19178:	mov	r0, #1
   1917c:	strb	r0, [r6, #17]
   19180:	b	191cc <fputs@plt+0x7e18>
   19184:	ldr	r0, [r6, #108]	; 0x6c
   19188:	mov	r2, #1
   1918c:	add	r0, r0, #1
   19190:	str	r0, [r6, #108]	; 0x6c
   19194:	mov	r0, r6
   19198:	ldrb	r1, [r6, #20]
   1919c:	bl	2c58c <fputs@plt+0x1b1d8>
   191a0:	uxtb	r1, r0
   191a4:	cmp	r1, #13
   191a8:	cmpne	r1, #10
   191ac:	bne	191bc <fputs@plt+0x7e08>
   191b0:	mov	r1, #6
   191b4:	strb	r1, [r6, #17]
   191b8:	str	r0, [r6, #44]	; 0x2c
   191bc:	cmp	r5, #0
   191c0:	bne	191cc <fputs@plt+0x7e18>
   191c4:	cmp	r0, #0
   191c8:	popne	{r4, r5, r6, r7, fp, pc}
   191cc:	ldr	r0, [r4, #20]
   191d0:	sub	r0, r0, #1
   191d4:	str	r0, [r4, #20]
   191d8:	mov	r0, #1
   191dc:	strb	r0, [r7, #20]
   191e0:	ldr	r0, [r7, #60]	; 0x3c
   191e4:	bl	2c378 <fputs@plt+0x1afc4>
   191e8:	mov	r0, #0
   191ec:	str	r0, [r7, #60]	; 0x3c
   191f0:	mov	r0, r4
   191f4:	bl	2f980 <fputs@plt+0x1e5cc>
   191f8:	mov	r0, #0
   191fc:	pop	{r4, r5, r6, r7, fp, pc}
   19200:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19204:	add	fp, sp, #28
   19208:	sub	sp, sp, #12
   1920c:	mov	sl, r1
   19210:	ldrb	r1, [r0, #8]
   19214:	mov	r7, #0
   19218:	cmp	r1, #2
   1921c:	bne	19348 <fputs@plt+0x7f94>
   19220:	ldm	r0, {r1, r5}
   19224:	str	r1, [r5, #4]
   19228:	ldrb	r0, [r5, #17]
   1922c:	cmp	r0, #0
   19230:	beq	1926c <fputs@plt+0x7eb8>
   19234:	ldr	r4, [r5, #8]
   19238:	ldr	r8, [r5]
   1923c:	cmp	r4, #0
   19240:	beq	19260 <fputs@plt+0x7eac>
   19244:	mov	r0, r4
   19248:	ldrb	r1, [r0, #64]	; 0x40
   1924c:	and	r1, r1, #251	; 0xfb
   19250:	strb	r1, [r0, #64]	; 0x40
   19254:	ldr	r0, [r0, #8]
   19258:	cmp	r0, #0
   1925c:	bne	19248 <fputs@plt+0x7e94>
   19260:	ldrb	r0, [r5, #18]
   19264:	cmp	r0, #0
   19268:	beq	19294 <fputs@plt+0x7ee0>
   1926c:	ldrb	r1, [r5, #19]
   19270:	ldr	r0, [r5]
   19274:	mov	r2, #0
   19278:	cmp	r1, #0
   1927c:	ldrne	r1, [r5, #44]	; 0x2c
   19280:	strne	r1, [r0, #28]
   19284:	mov	r1, sl
   19288:	sub	sp, fp, #28
   1928c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19290:	b	18ba0 <fputs@plt+0x77ec>
   19294:	ldr	r6, [r5, #44]	; 0x2c
   19298:	mov	r0, #0
   1929c:	cmp	r6, #2
   192a0:	bcc	192f0 <fputs@plt+0x7f3c>
   192a4:	ldr	r1, [r5, #36]	; 0x24
   192a8:	movw	r2, #52429	; 0xcccd
   192ac:	movw	r7, #17320	; 0x43a8
   192b0:	ldr	r0, [r5, #32]
   192b4:	movt	r2, #52428	; 0xcccc
   192b8:	movt	r7, #10
   192bc:	ldr	r7, [r7]
   192c0:	umull	r1, r2, r1, r2
   192c4:	mov	r1, #1
   192c8:	add	r1, r1, r2, lsr #2
   192cc:	sub	r2, r6, #2
   192d0:	udiv	r0, r7, r0
   192d4:	mov	r7, #2
   192d8:	udiv	r2, r2, r1
   192dc:	mul	r3, r2, r1
   192e0:	add	r3, r3, #1
   192e4:	cmp	r3, r0
   192e8:	movweq	r7, #3
   192ec:	mla	r0, r2, r1, r7
   192f0:	cmp	r0, r6
   192f4:	beq	19318 <fputs@plt+0x7f64>
   192f8:	movw	r1, #17320	; 0x43a8
   192fc:	ldr	r0, [r5, #32]
   19300:	movt	r1, #10
   19304:	ldr	r1, [r1]
   19308:	udiv	r0, r1, r0
   1930c:	add	r0, r0, #1
   19310:	cmp	r6, r0
   19314:	bne	19354 <fputs@plt+0x7fa0>
   19318:	movw	r0, #63693	; 0xf8cd
   1931c:	movw	r1, #64300	; 0xfb2c
   19320:	movw	r2, #64598	; 0xfc56
   19324:	movw	r3, #59460	; 0xe844
   19328:	mov	r7, #11
   1932c:	movt	r0, #8
   19330:	movt	r1, #8
   19334:	movt	r2, #8
   19338:	add	r0, r0, #20
   1933c:	str	r0, [sp]
   19340:	mov	r0, #11
   19344:	bl	15d70 <fputs@plt+0x49bc>
   19348:	mov	r0, r7
   1934c:	sub	sp, fp, #28
   19350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19354:	ldr	r0, [r5, #12]
   19358:	mov	r1, r6
   1935c:	ldr	r0, [r0, #56]	; 0x38
   19360:	ldr	r0, [r0, #36]	; 0x24
   19364:	rev	r7, r0
   19368:	mov	r0, r5
   1936c:	mov	r2, r7
   19370:	bl	2faf0 <fputs@plt+0x1e73c>
   19374:	cmp	r0, r6
   19378:	bls	19390 <fputs@plt+0x7fdc>
   1937c:	movw	r0, #63693	; 0xf8cd
   19380:	movw	r1, #64300	; 0xfb2c
   19384:	movw	r2, #64598	; 0xfc56
   19388:	movw	r3, #59465	; 0xe849
   1938c:	b	19328 <fputs@plt+0x7f74>
   19390:	str	r7, [sp, #8]
   19394:	mov	r9, r0
   19398:	mov	r7, #0
   1939c:	cmp	r4, #0
   193a0:	beq	193c0 <fputs@plt+0x800c>
   193a4:	cmp	r9, r6
   193a8:	bcs	193c0 <fputs@plt+0x800c>
   193ac:	mov	r0, r4
   193b0:	mov	r1, #0
   193b4:	mov	r2, #0
   193b8:	bl	2ff10 <fputs@plt+0x1eb5c>
   193bc:	mov	r7, r0
   193c0:	clz	r0, r7
   193c4:	cmp	r6, r9
   193c8:	lsr	r0, r0, #5
   193cc:	bls	1940c <fputs@plt+0x8058>
   193d0:	cmp	r7, #0
   193d4:	bne	1940c <fputs@plt+0x8058>
   193d8:	mov	r0, r5
   193dc:	mov	r1, r9
   193e0:	mov	r2, r6
   193e4:	mov	r3, #1
   193e8:	bl	2fc2c <fputs@plt+0x1e878>
   193ec:	mov	r7, r0
   193f0:	clz	r0, r0
   193f4:	lsr	r0, r0, #5
   193f8:	cmp	r7, #0
   193fc:	bne	1940c <fputs@plt+0x8058>
   19400:	sub	r6, r6, #1
   19404:	cmp	r6, r9
   19408:	bhi	193d8 <fputs@plt+0x8024>
   1940c:	ldr	r1, [sp, #8]
   19410:	cmp	r1, #0
   19414:	subne	r1, r7, #101	; 0x65
   19418:	clzne	r1, r1
   1941c:	lsrne	r1, r1, #5
   19420:	orrsne	r0, r1, r0
   19424:	beq	19484 <fputs@plt+0x80d0>
   19428:	ldr	r0, [r5, #12]
   1942c:	ldr	r0, [r0, #72]	; 0x48
   19430:	bl	18b3c <fputs@plt+0x7788>
   19434:	mov	r7, r0
   19438:	ldr	r0, [r5, #12]
   1943c:	mov	r1, #0
   19440:	ldr	r0, [r0, #56]	; 0x38
   19444:	str	r1, [r0, #32]
   19448:	ldr	r0, [r5, #12]
   1944c:	ldr	r0, [r0, #56]	; 0x38
   19450:	str	r1, [r0, #36]	; 0x24
   19454:	lsr	r1, r9, #16
   19458:	ldr	r0, [r5, #12]
   1945c:	ldr	r0, [r0, #56]	; 0x38
   19460:	strb	r1, [r0, #29]
   19464:	lsr	r1, r9, #24
   19468:	strb	r1, [r0, #28]
   1946c:	lsr	r1, r9, #8
   19470:	strb	r1, [r0, #30]
   19474:	strb	r9, [r0, #31]
   19478:	mov	r0, #1
   1947c:	str	r9, [r5, #44]	; 0x2c
   19480:	strb	r0, [r5, #19]
   19484:	cmp	r7, #0
   19488:	beq	1926c <fputs@plt+0x7eb8>
   1948c:	mov	r0, r8
   19490:	bl	2c4b0 <fputs@plt+0x1b0fc>
   19494:	b	19348 <fputs@plt+0x7f94>
   19498:	push	{r4, r5, r6, sl, fp, lr}
   1949c:	add	fp, sp, #16
   194a0:	cmp	r0, #0
   194a4:	beq	19570 <fputs@plt+0x81bc>
   194a8:	ldr	r1, [r0, #24]
   194ac:	mov	r5, r0
   194b0:	ldr	r4, [r0, #20]
   194b4:	ldr	r2, [r1]
   194b8:	ldr	r0, [r1, #4]
   194bc:	str	r2, [r0, #4]
   194c0:	ldr	r2, [r5]
   194c4:	cmp	r2, #0
   194c8:	ldrne	r2, [r1, #16]
   194cc:	subne	r2, r2, #1
   194d0:	strne	r2, [r1, #16]
   194d4:	ldr	r1, [r5, #40]	; 0x28
   194d8:	cmp	r1, #0
   194dc:	beq	19504 <fputs@plt+0x8150>
   194e0:	ldr	r0, [r0]
   194e4:	add	r1, r0, #96	; 0x60
   194e8:	ldr	r2, [r1]
   194ec:	mov	r0, r1
   194f0:	add	r1, r2, #44	; 0x2c
   194f4:	cmp	r2, r5
   194f8:	bne	194e8 <fputs@plt+0x8134>
   194fc:	ldr	r1, [r5, #44]	; 0x2c
   19500:	str	r1, [r0]
   19504:	ldr	r0, [r5, #4]
   19508:	mov	r1, #0
   1950c:	mov	r2, #0
   19510:	bl	1957c <fputs@plt+0x81c8>
   19514:	ldr	r1, [r5, #28]
   19518:	ldr	r0, [r5]
   1951c:	subs	r6, r1, #101	; 0x65
   19520:	movne	r6, r1
   19524:	cmp	r0, #0
   19528:	beq	19564 <fputs@plt+0x81b0>
   1952c:	cmp	r6, #0
   19530:	str	r6, [r0, #52]	; 0x34
   19534:	bne	19544 <fputs@plt+0x8190>
   19538:	ldr	r1, [r0, #240]	; 0xf0
   1953c:	cmp	r1, #0
   19540:	beq	19550 <fputs@plt+0x819c>
   19544:	mov	r1, r6
   19548:	bl	260f4 <fputs@plt+0x14d40>
   1954c:	ldr	r0, [r5]
   19550:	bl	19660 <fputs@plt+0x82ac>
   19554:	ldr	r0, [r5]
   19558:	cmp	r0, #0
   1955c:	movne	r0, r5
   19560:	blne	14400 <fputs@plt+0x304c>
   19564:	mov	r0, r4
   19568:	bl	19660 <fputs@plt+0x82ac>
   1956c:	b	19574 <fputs@plt+0x81c0>
   19570:	mov	r6, #0
   19574:	mov	r0, r6
   19578:	pop	{r4, r5, r6, sl, fp, pc}
   1957c:	push	{r4, r5, r6, r7, fp, lr}
   19580:	add	fp, sp, #16
   19584:	sub	sp, sp, #8
   19588:	mov	r4, r0
   1958c:	ldr	r0, [r0]
   19590:	mov	r6, r2
   19594:	cmp	r1, #0
   19598:	ldr	r5, [r4, #4]
   1959c:	str	r0, [r5, #4]
   195a0:	beq	19634 <fputs@plt+0x8280>
   195a4:	mov	r0, r4
   195a8:	mov	r2, r6
   195ac:	bl	31b18 <fputs@plt+0x20764>
   195b0:	ldrb	r0, [r4, #8]
   195b4:	cmp	r0, #2
   195b8:	bne	19624 <fputs@plt+0x8270>
   195bc:	ldr	r0, [r5]
   195c0:	bl	2c4b0 <fputs@plt+0x1b0fc>
   195c4:	add	r2, sp, #4
   195c8:	mov	r0, r5
   195cc:	mov	r1, #1
   195d0:	mov	r3, #0
   195d4:	mov	r7, #1
   195d8:	mov	r6, #0
   195dc:	bl	2edf8 <fputs@plt+0x1da44>
   195e0:	cmp	r0, #0
   195e4:	bne	19614 <fputs@plt+0x8260>
   195e8:	ldr	r0, [sp, #4]
   195ec:	ldr	r1, [r0, #56]	; 0x38
   195f0:	ldr	r1, [r1, #28]
   195f4:	rev	r1, r1
   195f8:	cmp	r1, #0
   195fc:	ldreq	r1, [r5]
   19600:	ldreq	r1, [r1, #28]
   19604:	cmp	r0, #0
   19608:	str	r1, [r5, #44]	; 0x2c
   1960c:	ldrne	r0, [r0, #72]	; 0x48
   19610:	blne	2df48 <fputs@plt+0x1cb94>
   19614:	strb	r7, [r5, #20]
   19618:	ldr	r0, [r5, #60]	; 0x3c
   1961c:	bl	2c378 <fputs@plt+0x1afc4>
   19620:	str	r6, [r5, #60]	; 0x3c
   19624:	mov	r0, r4
   19628:	bl	2f980 <fputs@plt+0x1e5cc>
   1962c:	sub	sp, fp, #16
   19630:	pop	{r4, r5, r6, r7, fp, pc}
   19634:	ldr	r0, [r5, #8]
   19638:	cmp	r0, #0
   1963c:	beq	195b0 <fputs@plt+0x81fc>
   19640:	mov	r1, #0
   19644:	mov	r2, #0
   19648:	mov	r6, #0
   1964c:	bl	2ff10 <fputs@plt+0x1eb5c>
   19650:	mov	r1, r0
   19654:	cmp	r0, #0
   19658:	bne	195a4 <fputs@plt+0x81f0>
   1965c:	b	195b0 <fputs@plt+0x81fc>
   19660:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19664:	add	fp, sp, #24
   19668:	mov	r4, r0
   1966c:	ldr	r0, [r0, #80]	; 0x50
   19670:	movw	r1, #64639	; 0xfc7f
   19674:	movt	r1, #25807	; 0x64cf
   19678:	cmp	r0, r1
   1967c:	bne	19864 <fputs@plt+0x84b0>
   19680:	mov	r0, r4
   19684:	bl	886e0 <fputs@plt+0x7732c>
   19688:	cmp	r0, #0
   1968c:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   19690:	mov	r0, r4
   19694:	mov	r1, #0
   19698:	mov	r5, #0
   1969c:	bl	32c50 <fputs@plt+0x2189c>
   196a0:	mov	r0, r4
   196a4:	bl	32dcc <fputs@plt+0x21a18>
   196a8:	ldrd	r0, [r4, #16]
   196ac:	cmp	r1, #1
   196b0:	blt	196e8 <fputs@plt+0x8334>
   196b4:	mov	r6, #0
   196b8:	add	r7, r0, r6, lsl #4
   196bc:	ldr	r0, [r7, #4]
   196c0:	cmp	r0, #0
   196c4:	beq	196d8 <fputs@plt+0x8324>
   196c8:	bl	33180 <fputs@plt+0x21dcc>
   196cc:	cmp	r6, #1
   196d0:	str	r5, [r7, #4]
   196d4:	strne	r5, [r7, #12]
   196d8:	ldrd	r0, [r4, #16]
   196dc:	add	r6, r6, #1
   196e0:	cmp	r6, r1
   196e4:	blt	196b8 <fputs@plt+0x8304>
   196e8:	ldr	r0, [r0, #28]
   196ec:	cmp	r0, #0
   196f0:	blne	41844 <fputs@plt+0x30490>
   196f4:	mov	r0, r4
   196f8:	bl	4a774 <fputs@plt+0x393c0>
   196fc:	mov	r0, r4
   19700:	bl	4a7cc <fputs@plt+0x39418>
   19704:	ldr	r7, [r4, #356]	; 0x164
   19708:	add	r8, r4, #348	; 0x15c
   1970c:	b	19740 <fputs@plt+0x838c>
   19710:	ldr	r6, [r7, #8]
   19714:	mov	r0, r4
   19718:	mov	r1, r6
   1971c:	bl	88734 <fputs@plt+0x77380>
   19720:	ldr	r5, [r6, #8]
   19724:	mov	r0, r4
   19728:	mov	r1, r6
   1972c:	bl	13ce4 <fputs@plt+0x2930>
   19730:	cmp	r5, #0
   19734:	mov	r6, r5
   19738:	bne	19714 <fputs@plt+0x8360>
   1973c:	ldr	r7, [r7]
   19740:	cmp	r7, #0
   19744:	bne	19710 <fputs@plt+0x835c>
   19748:	mov	r0, r8
   1974c:	bl	4191c <fputs@plt+0x30568>
   19750:	ldr	r7, [r4, #372]	; 0x174
   19754:	add	r8, r4, #364	; 0x16c
   19758:	b	19798 <fputs@plt+0x83e4>
   1975c:	ldr	r6, [r7, #8]
   19760:	mov	r5, #0
   19764:	add	r0, r6, r5
   19768:	ldr	r1, [r0, #16]
   1976c:	cmp	r1, #0
   19770:	beq	1977c <fputs@plt+0x83c8>
   19774:	ldr	r0, [r0, #8]
   19778:	blx	r1
   1977c:	add	r5, r5, #20
   19780:	cmp	r5, #60	; 0x3c
   19784:	bne	19764 <fputs@plt+0x83b0>
   19788:	mov	r0, r4
   1978c:	mov	r1, r6
   19790:	bl	13ce4 <fputs@plt+0x2930>
   19794:	ldr	r7, [r7]
   19798:	cmp	r7, #0
   1979c:	bne	1975c <fputs@plt+0x83a8>
   197a0:	mov	r0, r8
   197a4:	bl	4191c <fputs@plt+0x30568>
   197a8:	ldr	r7, [r4, #328]	; 0x148
   197ac:	add	r5, r4, #320	; 0x140
   197b0:	b	197e8 <fputs@plt+0x8434>
   197b4:	ldr	r6, [r7, #8]
   197b8:	ldr	r1, [r6, #12]
   197bc:	cmp	r1, #0
   197c0:	beq	197cc <fputs@plt+0x8418>
   197c4:	ldr	r0, [r6, #8]
   197c8:	blx	r1
   197cc:	mov	r0, r4
   197d0:	mov	r1, r6
   197d4:	bl	4a5f8 <fputs@plt+0x39244>
   197d8:	mov	r0, r4
   197dc:	mov	r1, r6
   197e0:	bl	13ce4 <fputs@plt+0x2930>
   197e4:	ldr	r7, [r7]
   197e8:	cmp	r7, #0
   197ec:	bne	197b4 <fputs@plt+0x8400>
   197f0:	mov	r0, r5
   197f4:	bl	4191c <fputs@plt+0x30568>
   197f8:	mov	r0, #0
   197fc:	str	r0, [r4, #52]	; 0x34
   19800:	ldr	r1, [r4, #240]	; 0xf0
   19804:	cmp	r1, #0
   19808:	beq	1981c <fputs@plt+0x8468>
   1980c:	mov	r0, r4
   19810:	mov	r1, #0
   19814:	bl	260f4 <fputs@plt+0x14d40>
   19818:	ldr	r0, [r4, #240]	; 0xf0
   1981c:	bl	1a0f4 <fputs@plt+0x8d40>
   19820:	movw	r0, #31024	; 0x7930
   19824:	movt	r0, #46389	; 0xb535
   19828:	str	r0, [r4, #80]	; 0x50
   1982c:	ldr	r0, [r4, #16]
   19830:	ldr	r1, [r0, #28]
   19834:	mov	r0, r4
   19838:	bl	13ce4 <fputs@plt+0x2930>
   1983c:	movw	r0, #11571	; 0x2d33
   19840:	movt	r0, #40764	; 0x9f3c
   19844:	str	r0, [r4, #80]	; 0x50
   19848:	ldrb	r0, [r4, #262]	; 0x106
   1984c:	cmp	r0, #0
   19850:	ldrne	r0, [r4, #288]	; 0x120
   19854:	blne	14400 <fputs@plt+0x304c>
   19858:	mov	r0, r4
   1985c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   19860:	b	14400 <fputs@plt+0x304c>
   19864:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19868:	ldr	r0, [r0, #32]
   1986c:	bx	lr
   19870:	ldr	r0, [r0, #36]	; 0x24
   19874:	bx	lr
   19878:	cmp	r0, #0
   1987c:	ldrne	r0, [r0, #168]	; 0xa8
   19880:	moveq	r0, #0
   19884:	bx	lr
   19888:	cmp	r0, #0
   1988c:	moveq	r0, #1
   19890:	ldrbne	r0, [r0, #87]	; 0x57
   19894:	andne	r0, r0, #1
   19898:	bx	lr
   1989c:	push	{r4, r5, fp, lr}
   198a0:	add	fp, sp, #8
   198a4:	sub	sp, sp, #8
   198a8:	cmp	r0, #0
   198ac:	beq	19908 <fputs@plt+0x8554>
   198b0:	ldr	r4, [r0]
   198b4:	mov	r5, r0
   198b8:	cmp	r4, #0
   198bc:	beq	19910 <fputs@plt+0x855c>
   198c0:	ldrd	r0, [r5, #128]	; 0x80
   198c4:	subs	r0, r0, #1
   198c8:	sbcs	r0, r1, #0
   198cc:	blt	198dc <fputs@plt+0x8528>
   198d0:	mov	r0, r4
   198d4:	mov	r1, r5
   198d8:	bl	19978 <fputs@plt+0x85c4>
   198dc:	mov	r0, r5
   198e0:	bl	199e0 <fputs@plt+0x862c>
   198e4:	movw	r1, #3082	; 0xc0a
   198e8:	cmp	r0, r1
   198ec:	beq	19958 <fputs@plt+0x85a4>
   198f0:	ldrb	r1, [r4, #69]	; 0x45
   198f4:	cmp	r1, #0
   198f8:	bne	19958 <fputs@plt+0x85a4>
   198fc:	ldr	r1, [r4, #56]	; 0x38
   19900:	and	r5, r1, r0
   19904:	b	19964 <fputs@plt+0x85b0>
   19908:	mov	r5, #0
   1990c:	b	1996c <fputs@plt+0x85b8>
   19910:	movw	r1, #64706	; 0xfcc2
   19914:	mov	r0, #21
   19918:	mov	r5, #21
   1991c:	movt	r1, #8
   19920:	bl	15d70 <fputs@plt+0x49bc>
   19924:	movw	r0, #63693	; 0xf8cd
   19928:	movw	r1, #64300	; 0xfb2c
   1992c:	movw	r2, #15184	; 0x3b50
   19930:	movw	r3, #7079	; 0x1ba7
   19934:	movt	r0, #8
   19938:	movt	r1, #8
   1993c:	movt	r2, #9
   19940:	movt	r3, #1
   19944:	add	r0, r0, #20
   19948:	str	r0, [sp]
   1994c:	mov	r0, #21
   19950:	bl	15d70 <fputs@plt+0x49bc>
   19954:	b	1996c <fputs@plt+0x85b8>
   19958:	mov	r0, r4
   1995c:	bl	31f94 <fputs@plt+0x20be0>
   19960:	mov	r5, #7
   19964:	mov	r0, r4
   19968:	bl	19660 <fputs@plt+0x82ac>
   1996c:	mov	r0, r5
   19970:	sub	sp, fp, #8
   19974:	pop	{r4, r5, fp, pc}
   19978:	push	{r4, r5, r7, sl, fp, lr}
   1997c:	add	fp, sp, #16
   19980:	sub	sp, sp, #8
   19984:	mov	r5, r0
   19988:	ldr	r0, [r0]
   1998c:	mov	r4, r1
   19990:	mov	r1, sp
   19994:	bl	31eb8 <fputs@plt+0x20b04>
   19998:	ldr	r0, [r4, #128]	; 0x80
   1999c:	ldr	r7, [r4, #132]	; 0x84
   199a0:	ldr	r1, [r4, #168]	; 0xa8
   199a4:	ldm	sp, {r2, r3}
   199a8:	subs	r0, r2, r0
   199ac:	sbc	r3, r3, r7
   199b0:	movw	r7, #16960	; 0x4240
   199b4:	movt	r7, #15
   199b8:	umull	r2, r0, r0, r7
   199bc:	mla	r3, r3, r7, r0
   199c0:	ldr	r7, [r5, #188]	; 0xbc
   199c4:	ldr	r0, [r5, #192]	; 0xc0
   199c8:	blx	r7
   199cc:	mov	r0, #0
   199d0:	str	r0, [r4, #128]	; 0x80
   199d4:	str	r0, [r4, #132]	; 0x84
   199d8:	sub	sp, fp, #16
   199dc:	pop	{r4, r5, r7, sl, fp, pc}
   199e0:	push	{r4, r5, fp, lr}
   199e4:	add	fp, sp, #8
   199e8:	mov	r4, r0
   199ec:	ldr	r0, [r0, #40]	; 0x28
   199f0:	movw	r1, #10611	; 0x2973
   199f4:	movt	r1, #20892	; 0x519c
   199f8:	cmp	r0, r1
   199fc:	beq	19a14 <fputs@plt+0x8660>
   19a00:	movw	r1, #3491	; 0xda3
   19a04:	mov	r5, #0
   19a08:	movt	r1, #48626	; 0xbdf2
   19a0c:	cmp	r0, r1
   19a10:	bne	19a20 <fputs@plt+0x866c>
   19a14:	mov	r0, r4
   19a18:	bl	19ae4 <fputs@plt+0x8730>
   19a1c:	mov	r5, r0
   19a20:	mov	r0, r4
   19a24:	bl	31f30 <fputs@plt+0x20b7c>
   19a28:	mov	r0, r5
   19a2c:	pop	{r4, r5, fp, pc}
   19a30:	push	{r4, r5, fp, lr}
   19a34:	add	fp, sp, #8
   19a38:	cmp	r0, #0
   19a3c:	moveq	r0, #0
   19a40:	popeq	{r4, r5, fp, pc}
   19a44:	mov	r5, r0
   19a48:	ldr	r4, [r0]
   19a4c:	ldrd	r0, [r0, #128]	; 0x80
   19a50:	subs	r0, r0, #1
   19a54:	sbcs	r0, r1, #0
   19a58:	blt	19a68 <fputs@plt+0x86b4>
   19a5c:	mov	r0, r4
   19a60:	mov	r1, r5
   19a64:	bl	19978 <fputs@plt+0x85c4>
   19a68:	mov	r0, r5
   19a6c:	bl	19ae4 <fputs@plt+0x8730>
   19a70:	movw	r1, #3491	; 0xda3
   19a74:	mov	r3, #2
   19a78:	mov	r2, #0
   19a7c:	movt	r1, #48626	; 0xbdf2
   19a80:	str	r1, [r5, #40]	; 0x28
   19a84:	strb	r3, [r5, #86]	; 0x56
   19a88:	mvn	r1, #0
   19a8c:	mov	r3, #1
   19a90:	str	r2, [r5, #92]	; 0x5c
   19a94:	str	r3, [r5, #72]	; 0x48
   19a98:	str	r1, [r5, #76]	; 0x4c
   19a9c:	mov	r1, #255	; 0xff
   19aa0:	str	r2, [r5, #80]	; 0x50
   19aa4:	strb	r1, [r5, #88]	; 0x58
   19aa8:	movw	r1, #3082	; 0xc0a
   19aac:	str	r2, [r5, #104]	; 0x68
   19ab0:	str	r2, [r5, #144]	; 0x90
   19ab4:	str	r2, [r5, #148]	; 0x94
   19ab8:	cmp	r0, r1
   19abc:	beq	19ad4 <fputs@plt+0x8720>
   19ac0:	ldrb	r1, [r4, #69]	; 0x45
   19ac4:	cmp	r1, #0
   19ac8:	ldreq	r1, [r4, #56]	; 0x38
   19acc:	andeq	r0, r1, r0
   19ad0:	popeq	{r4, r5, fp, pc}
   19ad4:	mov	r0, r4
   19ad8:	bl	31f94 <fputs@plt+0x20be0>
   19adc:	mov	r0, #7
   19ae0:	pop	{r4, r5, fp, pc}
   19ae4:	push	{r4, r5, fp, lr}
   19ae8:	add	fp, sp, #8
   19aec:	ldr	r4, [r0]
   19af0:	mov	r5, r0
   19af4:	bl	31fd4 <fputs@plt+0x20c20>
   19af8:	ldr	r0, [r5, #76]	; 0x4c
   19afc:	cmp	r0, #0
   19b00:	blt	19b38 <fputs@plt+0x8784>
   19b04:	mov	r0, r5
   19b08:	bl	32acc <fputs@plt+0x21718>
   19b0c:	ldr	r1, [r5, #44]	; 0x2c
   19b10:	mov	r0, r4
   19b14:	bl	13ce4 <fputs@plt+0x2930>
   19b18:	mov	r0, #0
   19b1c:	str	r0, [r5, #44]	; 0x2c
   19b20:	ldrb	r0, [r5, #89]	; 0x59
   19b24:	tst	r0, #8
   19b28:	ldrbne	r0, [r5, #87]	; 0x57
   19b2c:	orrne	r0, r0, #1
   19b30:	strbne	r0, [r5, #87]	; 0x57
   19b34:	b	19b7c <fputs@plt+0x87c8>
   19b38:	ldr	r1, [r5, #80]	; 0x50
   19b3c:	cmp	r1, #0
   19b40:	ldrbne	r0, [r5, #87]	; 0x57
   19b44:	tstne	r0, #1
   19b48:	beq	19b7c <fputs@plt+0x87c8>
   19b4c:	ldr	r3, [r5, #44]	; 0x2c
   19b50:	movw	r2, #64280	; 0xfb18
   19b54:	mov	r0, r4
   19b58:	movt	r2, #8
   19b5c:	cmp	r3, #0
   19b60:	moveq	r2, r3
   19b64:	bl	171bc <fputs@plt+0x5e08>
   19b68:	ldr	r1, [r5, #44]	; 0x2c
   19b6c:	mov	r0, r4
   19b70:	bl	13ce4 <fputs@plt+0x2930>
   19b74:	mov	r0, #0
   19b78:	str	r0, [r5, #44]	; 0x2c
   19b7c:	ldr	r0, [r5]
   19b80:	ldr	r1, [r5, #44]	; 0x2c
   19b84:	bl	13ce4 <fputs@plt+0x2930>
   19b88:	movw	r0, #60069	; 0xeaa5
   19b8c:	mov	r1, #0
   19b90:	movt	r0, #9916	; 0x26bc
   19b94:	str	r1, [r5, #136]	; 0x88
   19b98:	str	r1, [r5, #140]	; 0x8c
   19b9c:	str	r1, [r5, #20]
   19ba0:	strd	r0, [r5, #40]	; 0x28
   19ba4:	ldr	r0, [r5, #80]	; 0x50
   19ba8:	ldr	r1, [r4, #56]	; 0x38
   19bac:	and	r0, r1, r0
   19bb0:	pop	{r4, r5, fp, pc}
   19bb4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19bb8:	add	fp, sp, #24
   19bbc:	ldrsh	r1, [r0, #68]	; 0x44
   19bc0:	mov	r4, r0
   19bc4:	cmp	r1, #1
   19bc8:	blt	19c24 <fputs@plt+0x8870>
   19bcc:	ldr	r2, [r4, #60]	; 0x3c
   19bd0:	mov	r5, #0
   19bd4:	movw	r8, #9312	; 0x2460
   19bd8:	mov	r7, #1
   19bdc:	mov	r6, #0
   19be0:	add	r0, r2, r5
   19be4:	ldrh	r3, [r0, #8]
   19be8:	tst	r3, r8
   19bec:	bne	19bfc <fputs@plt+0x8848>
   19bf0:	ldr	r3, [r0, #24]
   19bf4:	cmp	r3, #0
   19bf8:	beq	19c08 <fputs@plt+0x8854>
   19bfc:	bl	338e8 <fputs@plt+0x22534>
   19c00:	ldrh	r1, [r4, #68]	; 0x44
   19c04:	ldr	r2, [r4, #60]	; 0x3c
   19c08:	add	r0, r2, r5
   19c0c:	add	r6, r6, #1
   19c10:	add	r5, r5, #40	; 0x28
   19c14:	strh	r7, [r0, #8]
   19c18:	sxth	r0, r1
   19c1c:	cmp	r6, r0
   19c20:	blt	19be0 <fputs@plt+0x882c>
   19c24:	ldrsb	r0, [r4, #89]	; 0x59
   19c28:	cmn	r0, #1
   19c2c:	bgt	19c44 <fputs@plt+0x8890>
   19c30:	ldr	r0, [r4, #188]	; 0xbc
   19c34:	cmp	r0, #0
   19c38:	ldrbne	r0, [r4, #87]	; 0x57
   19c3c:	orrne	r0, r0, #1
   19c40:	strbne	r0, [r4, #87]	; 0x57
   19c44:	mov	r0, #0
   19c48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19c4c:	push	{r4, sl, fp, lr}
   19c50:	add	fp, sp, #8
   19c54:	mov	r4, r0
   19c58:	ldrb	r0, [r0, #8]
   19c5c:	tst	r0, #18
   19c60:	beq	19c98 <fputs@plt+0x88e4>
   19c64:	mov	r0, r4
   19c68:	bl	19ca8 <fputs@plt+0x88f4>
   19c6c:	mov	r1, r0
   19c70:	mov	r0, #0
   19c74:	cmp	r1, #0
   19c78:	popne	{r4, sl, fp, pc}
   19c7c:	ldrh	r1, [r4, #8]
   19c80:	orr	r1, r1, #16
   19c84:	strh	r1, [r4, #8]
   19c88:	ldr	r1, [r4, #12]
   19c8c:	cmp	r1, #0
   19c90:	ldrne	r0, [r4, #16]
   19c94:	pop	{r4, sl, fp, pc}
   19c98:	mov	r0, r4
   19c9c:	mov	r1, #1
   19ca0:	pop	{r4, sl, fp, lr}
   19ca4:	b	19f04 <fputs@plt+0x8b50>
   19ca8:	push	{r4, r5, fp, lr}
   19cac:	add	fp, sp, #8
   19cb0:	mov	r4, r0
   19cb4:	ldrb	r0, [r0, #9]
   19cb8:	mov	r5, #0
   19cbc:	tst	r0, #64	; 0x40
   19cc0:	beq	19d30 <fputs@plt+0x897c>
   19cc4:	ldr	r0, [r4]
   19cc8:	ldr	r1, [r4, #12]
   19ccc:	mov	r2, #1
   19cd0:	add	r1, r0, r1
   19cd4:	mov	r0, #1
   19cd8:	cmp	r1, #1
   19cdc:	movle	r1, r0
   19ce0:	mov	r0, r4
   19ce4:	bl	33ab0 <fputs@plt+0x226fc>
   19ce8:	mov	r5, #7
   19cec:	cmp	r0, #0
   19cf0:	bne	19d30 <fputs@plt+0x897c>
   19cf4:	ldr	r0, [r4, #12]
   19cf8:	ldr	r1, [r4, #16]
   19cfc:	ldr	r2, [r4]
   19d00:	mov	r5, #0
   19d04:	add	r0, r1, r0
   19d08:	mov	r1, #0
   19d0c:	bl	11174 <memset@plt>
   19d10:	ldr	r0, [r4]
   19d14:	ldr	r1, [r4, #12]
   19d18:	add	r0, r1, r0
   19d1c:	movw	r1, #48639	; 0xbdff
   19d20:	str	r0, [r4, #12]
   19d24:	ldrh	r0, [r4, #8]
   19d28:	and	r0, r0, r1
   19d2c:	strh	r0, [r4, #8]
   19d30:	mov	r0, r5
   19d34:	pop	{r4, r5, fp, pc}
   19d38:	mov	r1, #1
   19d3c:	b	19f04 <fputs@plt+0x8b50>
   19d40:	mov	r1, #1
   19d44:	b	19d48 <fputs@plt+0x8994>
   19d48:	ldrh	r3, [r0, #8]
   19d4c:	tst	r3, #2
   19d50:	beq	19d68 <fputs@plt+0x89b4>
   19d54:	ldrb	r2, [r0, #10]
   19d58:	cmp	r2, r1
   19d5c:	bne	19d68 <fputs@plt+0x89b4>
   19d60:	ldr	r2, [r0, #12]
   19d64:	b	19d90 <fputs@plt+0x89dc>
   19d68:	tst	r3, #16
   19d6c:	bne	19d80 <fputs@plt+0x89cc>
   19d70:	mov	r2, #0
   19d74:	tst	r3, #1
   19d78:	bne	19d90 <fputs@plt+0x89dc>
   19d7c:	b	33c78 <fputs@plt+0x228c4>
   19d80:	tst	r3, #16384	; 0x4000
   19d84:	ldr	r2, [r0, #12]
   19d88:	ldrne	r0, [r0]
   19d8c:	addne	r2, r0, r2
   19d90:	mov	r0, r2
   19d94:	bx	lr
   19d98:	mov	r1, #2
   19d9c:	b	19d48 <fputs@plt+0x8994>
   19da0:	b	19da4 <fputs@plt+0x89f0>
   19da4:	push	{fp, lr}
   19da8:	mov	fp, sp
   19dac:	sub	sp, sp, #8
   19db0:	ldrh	r1, [r0, #8]
   19db4:	tst	r1, #8
   19db8:	bne	19df4 <fputs@plt+0x8a40>
   19dbc:	tst	r1, #4
   19dc0:	bne	19dfc <fputs@plt+0x8a48>
   19dc4:	tst	r1, #18
   19dc8:	beq	19e0c <fputs@plt+0x8a58>
   19dcc:	mov	r1, #0
   19dd0:	str	r1, [sp, #4]
   19dd4:	str	r1, [sp]
   19dd8:	mov	r1, sp
   19ddc:	ldrb	r3, [r0, #10]
   19de0:	ldr	r2, [r0, #12]
   19de4:	ldr	r0, [r0, #16]
   19de8:	bl	344a8 <fputs@plt+0x230f4>
   19dec:	vldr	d0, [sp]
   19df0:	b	19e10 <fputs@plt+0x8a5c>
   19df4:	vldr	d0, [r0]
   19df8:	b	19e10 <fputs@plt+0x8a5c>
   19dfc:	ldrd	r0, [r0]
   19e00:	bl	88ffc <fputs@plt+0x77c48>
   19e04:	vmov	d0, r0, r1
   19e08:	b	19e10 <fputs@plt+0x8a5c>
   19e0c:	vmov.i32	d0, #0	; 0x00000000
   19e10:	mov	sp, fp
   19e14:	pop	{fp, pc}
   19e18:	push	{fp, lr}
   19e1c:	mov	fp, sp
   19e20:	bl	19e28 <fputs@plt+0x8a74>
   19e24:	pop	{fp, pc}
   19e28:	push	{fp, lr}
   19e2c:	mov	fp, sp
   19e30:	sub	sp, sp, #8
   19e34:	ldrh	r1, [r0, #8]
   19e38:	tst	r1, #4
   19e3c:	bne	19e78 <fputs@plt+0x8ac4>
   19e40:	tst	r1, #8
   19e44:	bne	19e84 <fputs@plt+0x8ad0>
   19e48:	tst	r1, #18
   19e4c:	beq	19ec0 <fputs@plt+0x8b0c>
   19e50:	mov	r1, #0
   19e54:	str	r1, [sp, #4]
   19e58:	str	r1, [sp]
   19e5c:	mov	r1, sp
   19e60:	ldrb	r3, [r0, #10]
   19e64:	ldr	r2, [r0, #12]
   19e68:	ldr	r0, [r0, #16]
   19e6c:	bl	34b10 <fputs@plt+0x2375c>
   19e70:	ldm	sp, {r0, r1}
   19e74:	b	19e7c <fputs@plt+0x8ac8>
   19e78:	ldrd	r0, [r0]
   19e7c:	mov	sp, fp
   19e80:	pop	{fp, pc}
   19e84:	vldr	d16, [r0]
   19e88:	vldr	d17, [pc, #72]	; 19ed8 <fputs@plt+0x8b24>
   19e8c:	vcmpe.f64	d16, d17
   19e90:	vmrs	APSR_nzcv, fpscr
   19e94:	bls	19eb4 <fputs@plt+0x8b00>
   19e98:	vldr	d17, [pc, #64]	; 19ee0 <fputs@plt+0x8b2c>
   19e9c:	vcmpe.f64	d16, d17
   19ea0:	vmrs	APSR_nzcv, fpscr
   19ea4:	bge	19ecc <fputs@plt+0x8b18>
   19ea8:	vmov	r0, r1, d16
   19eac:	bl	8917c <fputs@plt+0x77dc8>
   19eb0:	b	19e7c <fputs@plt+0x8ac8>
   19eb4:	mov	r1, #-2147483648	; 0x80000000
   19eb8:	mov	r0, #0
   19ebc:	b	19e7c <fputs@plt+0x8ac8>
   19ec0:	mov	r0, #0
   19ec4:	mov	r1, #0
   19ec8:	b	19e7c <fputs@plt+0x8ac8>
   19ecc:	mvn	r1, #-2147483648	; 0x80000000
   19ed0:	mvn	r0, #0
   19ed4:	b	19e7c <fputs@plt+0x8ac8>
   19ed8:	andeq	r0, r0, r0
   19edc:	mvngt	r0, #0
   19ee0:	andeq	r0, r0, r0
   19ee4:	mvnmi	r0, #0
   19ee8:	b	19e28 <fputs@plt+0x8a74>
   19eec:	ldrsh	r2, [r0, #8]
   19ef0:	mov	r1, r0
   19ef4:	mov	r0, #0
   19ef8:	cmn	r2, #1
   19efc:	ldrble	r0, [r1, #11]
   19f00:	bx	lr
   19f04:	push	{fp, lr}
   19f08:	mov	fp, sp
   19f0c:	mov	r2, r0
   19f10:	mov	r0, #0
   19f14:	cmp	r2, #0
   19f18:	beq	19f50 <fputs@plt+0x8b9c>
   19f1c:	ldrh	lr, [r2, #8]
   19f20:	movw	ip, #514	; 0x202
   19f24:	and	r3, lr, ip
   19f28:	cmp	r3, ip
   19f2c:	ldrbeq	r3, [r2, #10]
   19f30:	cmpeq	r3, r1
   19f34:	beq	19f4c <fputs@plt+0x8b98>
   19f38:	tst	lr, #1
   19f3c:	popne	{fp, pc}
   19f40:	mov	r0, r2
   19f44:	pop	{fp, lr}
   19f48:	b	33c98 <fputs@plt+0x228e4>
   19f4c:	ldr	r0, [r2, #16]
   19f50:	pop	{fp, pc}
   19f54:	mov	r1, #2
   19f58:	b	19f04 <fputs@plt+0x8b50>
   19f5c:	mov	r1, #3
   19f60:	b	19f04 <fputs@plt+0x8b50>
   19f64:	mov	r1, #2
   19f68:	b	19f04 <fputs@plt+0x8b50>
   19f6c:	ldrh	r0, [r0, #8]
   19f70:	movw	r1, #15358	; 0x3bfe
   19f74:	movt	r1, #9
   19f78:	and	r0, r0, #31
   19f7c:	ldrb	r0, [r1, r0]
   19f80:	bx	lr
   19f84:	push	{r4, r5, r6, sl, fp, lr}
   19f88:	add	fp, sp, #16
   19f8c:	mov	r6, #0
   19f90:	cmp	r0, #0
   19f94:	beq	19fa8 <fputs@plt+0x8bf4>
   19f98:	mov	r5, r0
   19f9c:	bl	13da4 <fputs@plt+0x29f0>
   19fa0:	cmp	r0, #0
   19fa4:	beq	19fb0 <fputs@plt+0x8bfc>
   19fa8:	mov	r0, r6
   19fac:	pop	{r4, r5, r6, sl, fp, pc}
   19fb0:	mov	r0, #40	; 0x28
   19fb4:	mov	r1, #0
   19fb8:	mov	r6, #0
   19fbc:	bl	142d0 <fputs@plt+0x2f1c>
   19fc0:	cmp	r0, #0
   19fc4:	beq	19fa8 <fputs@plt+0x8bf4>
   19fc8:	mov	r4, r0
   19fcc:	mov	r0, #0
   19fd0:	vmov.i32	q8, #0	; 0x00000000
   19fd4:	add	r1, r4, #20
   19fd8:	str	r0, [r4, #36]	; 0x24
   19fdc:	mov	r2, r4
   19fe0:	vst1.32	{d16-d17}, [r1]
   19fe4:	mov	r1, #32
   19fe8:	vld1.64	{d16-d17}, [r5]!
   19fec:	vst1.64	{d16-d17}, [r2], r1
   19ff0:	ldr	r1, [r5]
   19ff4:	str	r0, [r2]
   19ff8:	str	r1, [r4, #16]
   19ffc:	movw	r1, #64511	; 0xfbff
   1a000:	ldrh	r0, [r4, #8]
   1a004:	and	r1, r0, r1
   1a008:	tst	r0, #18
   1a00c:	strh	r1, [r4, #8]
   1a010:	beq	1a044 <fputs@plt+0x8c90>
   1a014:	movw	r1, #58367	; 0xe3ff
   1a018:	and	r0, r0, r1
   1a01c:	orr	r0, r0, #4096	; 0x1000
   1a020:	strh	r0, [r4, #8]
   1a024:	mov	r0, r4
   1a028:	bl	1a04c <fputs@plt+0x8c98>
   1a02c:	cmp	r0, #0
   1a030:	beq	1a044 <fputs@plt+0x8c90>
   1a034:	mov	r0, r4
   1a038:	bl	1a0f4 <fputs@plt+0x8d40>
   1a03c:	mov	r6, #0
   1a040:	b	19fa8 <fputs@plt+0x8bf4>
   1a044:	mov	r6, r4
   1a048:	b	19fa8 <fputs@plt+0x8bf4>
   1a04c:	push	{r4, sl, fp, lr}
   1a050:	add	fp, sp, #8
   1a054:	mov	r4, r0
   1a058:	ldrh	r0, [r0, #8]
   1a05c:	tst	r0, #16384	; 0x4000
   1a060:	beq	1a070 <fputs@plt+0x8cbc>
   1a064:	mov	r0, r4
   1a068:	bl	19ca8 <fputs@plt+0x88f4>
   1a06c:	ldrh	r0, [r4, #8]
   1a070:	tst	r0, #18
   1a074:	beq	1a0e0 <fputs@plt+0x8d2c>
   1a078:	ldr	r1, [r4, #24]
   1a07c:	cmp	r1, #0
   1a080:	beq	1a090 <fputs@plt+0x8cdc>
   1a084:	ldrd	r2, [r4, #16]
   1a088:	cmp	r2, r3
   1a08c:	beq	1a0e0 <fputs@plt+0x8d2c>
   1a090:	ldr	r0, [r4, #12]
   1a094:	mov	r2, #1
   1a098:	add	r1, r0, #2
   1a09c:	mov	r0, r4
   1a0a0:	bl	33ab0 <fputs@plt+0x226fc>
   1a0a4:	mov	r1, r0
   1a0a8:	mov	r0, #7
   1a0ac:	cmp	r1, #0
   1a0b0:	popne	{r4, sl, fp, pc}
   1a0b4:	ldr	r0, [r4, #12]
   1a0b8:	ldr	r1, [r4, #16]
   1a0bc:	mov	r2, #0
   1a0c0:	strb	r2, [r1, r0]
   1a0c4:	ldr	r0, [r4, #12]
   1a0c8:	ldr	r1, [r4, #16]
   1a0cc:	add	r0, r1, r0
   1a0d0:	strb	r2, [r0, #1]
   1a0d4:	ldrh	r0, [r4, #8]
   1a0d8:	orr	r0, r0, #512	; 0x200
   1a0dc:	strh	r0, [r4, #8]
   1a0e0:	movw	r1, #61439	; 0xefff
   1a0e4:	and	r0, r0, r1
   1a0e8:	strh	r0, [r4, #8]
   1a0ec:	mov	r0, #0
   1a0f0:	pop	{r4, sl, fp, pc}
   1a0f4:	cmp	r0, #0
   1a0f8:	bxeq	lr
   1a0fc:	push	{r4, sl, fp, lr}
   1a100:	add	fp, sp, #8
   1a104:	mov	r4, r0
   1a108:	ldrh	r0, [r0, #8]
   1a10c:	movw	r1, #9312	; 0x2460
   1a110:	tst	r0, r1
   1a114:	bne	1a124 <fputs@plt+0x8d70>
   1a118:	ldr	r0, [r4, #24]
   1a11c:	cmp	r0, #0
   1a120:	beq	1a12c <fputs@plt+0x8d78>
   1a124:	mov	r0, r4
   1a128:	bl	338e8 <fputs@plt+0x22534>
   1a12c:	ldr	r0, [r4, #32]
   1a130:	mov	r1, r4
   1a134:	pop	{r4, sl, fp, lr}
   1a138:	b	13ce4 <fputs@plt+0x2930>
   1a13c:	b	1a0f4 <fputs@plt+0x8d40>
   1a140:	push	{fp, lr}
   1a144:	mov	fp, sp
   1a148:	sub	sp, sp, #8
   1a14c:	str	r3, [sp]
   1a150:	mov	r3, #0
   1a154:	bl	1a160 <fputs@plt+0x8dac>
   1a158:	mov	sp, fp
   1a15c:	pop	{fp, pc}
   1a160:	push	{r4, r5, fp, lr}
   1a164:	add	fp, sp, #8
   1a168:	sub	sp, sp, #8
   1a16c:	mov	r5, r0
   1a170:	ldr	r0, [r0]
   1a174:	ldr	r4, [fp, #8]
   1a178:	str	r4, [sp]
   1a17c:	bl	1a2f4 <fputs@plt+0x8f40>
   1a180:	cmp	r0, #18
   1a184:	bne	1a1b8 <fputs@plt+0x8e04>
   1a188:	mov	r0, #1
   1a18c:	mov	r1, #0
   1a190:	mvn	r2, #0
   1a194:	mov	r3, #1
   1a198:	strb	r0, [r5, #25]
   1a19c:	mov	r0, #18
   1a1a0:	str	r0, [r5, #20]
   1a1a4:	ldr	r0, [r5]
   1a1a8:	str	r1, [sp]
   1a1ac:	movw	r1, #63482	; 0xf7fa
   1a1b0:	movt	r1, #8
   1a1b4:	bl	1a2f4 <fputs@plt+0x8f40>
   1a1b8:	sub	sp, fp, #8
   1a1bc:	pop	{r4, r5, fp, pc}
   1a1c0:	push	{r4, sl, fp, lr}
   1a1c4:	add	fp, sp, #8
   1a1c8:	sub	sp, sp, #8
   1a1cc:	mov	r4, r0
   1a1d0:	subs	r0, r2, #-2147483648	; 0x80000000
   1a1d4:	sbcs	r0, r3, #0
   1a1d8:	bcc	1a234 <fputs@plt+0x8e80>
   1a1dc:	ldr	r2, [fp, #8]
   1a1e0:	add	r0, r2, #1
   1a1e4:	cmp	r0, #2
   1a1e8:	bcc	1a1f4 <fputs@plt+0x8e40>
   1a1ec:	mov	r0, r1
   1a1f0:	blx	r2
   1a1f4:	cmp	r4, #0
   1a1f8:	beq	1a22c <fputs@plt+0x8e78>
   1a1fc:	mov	r0, #1
   1a200:	mov	r1, #0
   1a204:	mvn	r2, #0
   1a208:	mov	r3, #1
   1a20c:	strb	r0, [r4, #25]
   1a210:	mov	r0, #18
   1a214:	str	r0, [r4, #20]
   1a218:	ldr	r0, [r4]
   1a21c:	str	r1, [sp]
   1a220:	movw	r1, #63482	; 0xf7fa
   1a224:	movt	r1, #8
   1a228:	bl	1a2f4 <fputs@plt+0x8f40>
   1a22c:	sub	sp, fp, #8
   1a230:	pop	{r4, sl, fp, pc}
   1a234:	mov	r0, r4
   1a238:	mov	r3, #0
   1a23c:	sub	sp, fp, #8
   1a240:	pop	{r4, sl, fp, lr}
   1a244:	b	1a160 <fputs@plt+0x8dac>
   1a248:	ldr	r0, [r0]
   1a24c:	b	1a250 <fputs@plt+0x8e9c>
   1a250:	push	{r4, sl, fp, lr}
   1a254:	add	fp, sp, #8
   1a258:	vpush	{d8}
   1a25c:	sub	sp, sp, #16
   1a260:	mov	r4, r0
   1a264:	ldrh	r0, [r0, #8]
   1a268:	movw	r1, #9312	; 0x2460
   1a26c:	vorr	d8, d0, d0
   1a270:	tst	r0, r1
   1a274:	beq	1a284 <fputs@plt+0x8ed0>
   1a278:	mov	r0, r4
   1a27c:	bl	33934 <fputs@plt+0x22580>
   1a280:	b	1a28c <fputs@plt+0x8ed8>
   1a284:	mov	r0, #1
   1a288:	strh	r0, [r4, #8]
   1a28c:	vstr	d8, [sp, #8]
   1a290:	vldr	d16, [sp, #8]
   1a294:	vstr	d16, [sp]
   1a298:	vldr	d16, [sp, #8]
   1a29c:	vldr	d17, [sp]
   1a2a0:	vcmp.f64	d16, d17
   1a2a4:	vmrs	APSR_nzcv, fpscr
   1a2a8:	moveq	r0, #8
   1a2ac:	strheq	r0, [r4, #8]
   1a2b0:	vstreq	d8, [r4]
   1a2b4:	sub	sp, fp, #16
   1a2b8:	vpop	{d8}
   1a2bc:	pop	{r4, sl, fp, pc}
   1a2c0:	push	{fp, lr}
   1a2c4:	mov	fp, sp
   1a2c8:	sub	sp, sp, #8
   1a2cc:	mov	r3, #1
   1a2d0:	strb	r3, [r0, #25]
   1a2d4:	str	r3, [r0, #20]
   1a2d8:	mvn	r3, #0
   1a2dc:	ldr	r0, [r0]
   1a2e0:	str	r3, [sp]
   1a2e4:	mov	r3, #1
   1a2e8:	bl	1a2f4 <fputs@plt+0x8f40>
   1a2ec:	mov	sp, fp
   1a2f0:	pop	{fp, pc}
   1a2f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2f8:	add	fp, sp, #28
   1a2fc:	sub	sp, sp, #4
   1a300:	mov	r4, r0
   1a304:	cmp	r1, #0
   1a308:	beq	1a32c <fputs@plt+0x8f78>
   1a30c:	ldr	r0, [r4, #32]
   1a310:	mov	r6, r3
   1a314:	mov	r5, r2
   1a318:	mov	r7, r1
   1a31c:	cmp	r0, #0
   1a320:	beq	1a348 <fputs@plt+0x8f94>
   1a324:	ldr	r9, [r0, #92]	; 0x5c
   1a328:	b	1a350 <fputs@plt+0x8f9c>
   1a32c:	ldrh	r0, [r4, #8]
   1a330:	movw	r1, #9312	; 0x2460
   1a334:	tst	r0, r1
   1a338:	beq	1a388 <fputs@plt+0x8fd4>
   1a33c:	mov	r0, r4
   1a340:	bl	33934 <fputs@plt+0x22580>
   1a344:	b	1a390 <fputs@plt+0x8fdc>
   1a348:	movw	r9, #51712	; 0xca00
   1a34c:	movt	r9, #15258	; 0x3b9a
   1a350:	ldr	r8, [fp, #8]
   1a354:	mov	sl, #2
   1a358:	cmp	r6, #0
   1a35c:	movweq	sl, #16
   1a360:	cmn	r5, #1
   1a364:	bgt	1a3c8 <fputs@plt+0x9014>
   1a368:	cmp	r6, #1
   1a36c:	bne	1a398 <fputs@plt+0x8fe4>
   1a370:	mov	r0, r7
   1a374:	bl	111f8 <strlen@plt>
   1a378:	bic	r5, r0, #-1073741824	; 0xc0000000
   1a37c:	cmp	r5, r9
   1a380:	addgt	r5, r9, #1
   1a384:	b	1a3c4 <fputs@plt+0x9010>
   1a388:	mov	r0, #1
   1a38c:	strh	r0, [r4, #8]
   1a390:	mov	r0, #0
   1a394:	b	1a5b0 <fputs@plt+0x91fc>
   1a398:	mov	r5, #0
   1a39c:	cmp	r9, #0
   1a3a0:	blt	1a3c4 <fputs@plt+0x9010>
   1a3a4:	mov	r0, r7
   1a3a8:	ldrb	r1, [r0, r5]!
   1a3ac:	ldrb	r0, [r0, #1]
   1a3b0:	orrs	r0, r0, r1
   1a3b4:	beq	1a3c4 <fputs@plt+0x9010>
   1a3b8:	add	r5, r5, #2
   1a3bc:	cmp	r5, r9
   1a3c0:	ble	1a3a4 <fputs@plt+0x8ff0>
   1a3c4:	orr	sl, sl, #512	; 0x200
   1a3c8:	cmn	r8, #1
   1a3cc:	beq	1a420 <fputs@plt+0x906c>
   1a3d0:	ldrh	r0, [r4, #8]
   1a3d4:	movw	r1, #9312	; 0x2460
   1a3d8:	tst	r0, r1
   1a3dc:	bne	1a3ec <fputs@plt+0x9038>
   1a3e0:	ldr	r0, [r4, #24]
   1a3e4:	cmp	r0, #0
   1a3e8:	beq	1a3f4 <fputs@plt+0x9040>
   1a3ec:	mov	r0, r4
   1a3f0:	bl	338e8 <fputs@plt+0x22534>
   1a3f4:	movw	r0, #17508	; 0x4464
   1a3f8:	str	r7, [r4, #16]
   1a3fc:	movt	r0, #1
   1a400:	cmp	r8, r0
   1a404:	beq	1a484 <fputs@plt+0x90d0>
   1a408:	mov	r0, #1024	; 0x400
   1a40c:	cmp	r8, #0
   1a410:	str	r8, [r4, #36]	; 0x24
   1a414:	movweq	r0, #2048	; 0x800
   1a418:	orr	sl, sl, r0
   1a41c:	b	1a4f4 <fputs@plt+0x9140>
   1a420:	tst	sl, #512	; 0x200
   1a424:	mov	r8, r5
   1a428:	beq	1a43c <fputs@plt+0x9088>
   1a42c:	cmp	r6, #1
   1a430:	mov	r0, r6
   1a434:	movwne	r0, #2
   1a438:	add	r8, r5, r0
   1a43c:	mov	r0, #18
   1a440:	cmp	r5, r9
   1a444:	bgt	1a5b0 <fputs@plt+0x91fc>
   1a448:	ldr	r0, [r4, #24]
   1a44c:	cmp	r8, #32
   1a450:	mov	r1, r8
   1a454:	movle	r1, #32
   1a458:	cmp	r0, r1
   1a45c:	bge	1a4d4 <fputs@plt+0x9120>
   1a460:	mov	r0, r4
   1a464:	mov	r2, #0
   1a468:	bl	33ab0 <fputs@plt+0x226fc>
   1a46c:	mov	r1, r0
   1a470:	mov	r0, #7
   1a474:	cmp	r1, #0
   1a478:	bne	1a5b0 <fputs@plt+0x91fc>
   1a47c:	ldr	r0, [r4, #16]
   1a480:	b	1a4e8 <fputs@plt+0x9134>
   1a484:	str	r7, [r4, #20]
   1a488:	ldr	r0, [r4, #32]
   1a48c:	cmp	r0, #0
   1a490:	beq	1a4b8 <fputs@plt+0x9104>
   1a494:	ldr	r1, [r0, #288]	; 0x120
   1a498:	cmp	r1, r7
   1a49c:	bhi	1a4b8 <fputs@plt+0x9104>
   1a4a0:	ldr	r1, [r0, #292]	; 0x124
   1a4a4:	cmp	r1, r7
   1a4a8:	bls	1a4b8 <fputs@plt+0x9104>
   1a4ac:	mov	r1, #260	; 0x104
   1a4b0:	ldrh	r0, [r0, r1]
   1a4b4:	b	1a4cc <fputs@plt+0x9118>
   1a4b8:	movw	r0, #16696	; 0x4138
   1a4bc:	movt	r0, #10
   1a4c0:	ldr	r1, [r0, #52]	; 0x34
   1a4c4:	mov	r0, r7
   1a4c8:	blx	r1
   1a4cc:	str	r0, [r4, #24]
   1a4d0:	b	1a4f4 <fputs@plt+0x9140>
   1a4d4:	ldr	r0, [r4, #20]
   1a4d8:	str	r0, [r4, #16]
   1a4dc:	ldrh	r1, [r4, #8]
   1a4e0:	and	r1, r1, #13
   1a4e4:	strh	r1, [r4, #8]
   1a4e8:	mov	r1, r7
   1a4ec:	mov	r2, r8
   1a4f0:	bl	1121c <memcpy@plt>
   1a4f4:	cmp	r6, #0
   1a4f8:	strh	sl, [r4, #8]
   1a4fc:	str	r5, [r4, #12]
   1a500:	movweq	r6, #1
   1a504:	cmp	r6, #1
   1a508:	strb	r6, [r4, #10]
   1a50c:	beq	1a5a4 <fputs@plt+0x91f0>
   1a510:	cmp	r5, #2
   1a514:	blt	1a5a4 <fputs@plt+0x91f0>
   1a518:	ldr	r0, [r4, #16]
   1a51c:	ldrb	r1, [r0]
   1a520:	ldrb	r0, [r0, #1]
   1a524:	cmp	r1, #255	; 0xff
   1a528:	moveq	r6, #2
   1a52c:	cmpeq	r0, #254	; 0xfe
   1a530:	beq	1a544 <fputs@plt+0x9190>
   1a534:	cmp	r1, #254	; 0xfe
   1a538:	moveq	r6, #3
   1a53c:	cmpeq	r0, #255	; 0xff
   1a540:	bne	1a5a4 <fputs@plt+0x91f0>
   1a544:	mov	r0, r4
   1a548:	bl	1a04c <fputs@plt+0x8c98>
   1a54c:	mov	r1, r0
   1a550:	mov	r0, #7
   1a554:	cmp	r1, #0
   1a558:	bne	1a5b0 <fputs@plt+0x91fc>
   1a55c:	ldr	r1, [r4, #12]
   1a560:	ldr	r0, [r4, #16]
   1a564:	sub	r2, r1, #2
   1a568:	add	r1, r0, #2
   1a56c:	str	r2, [r4, #12]
   1a570:	bl	112f4 <memmove@plt>
   1a574:	ldr	r0, [r4, #12]
   1a578:	ldr	r1, [r4, #16]
   1a57c:	mov	r2, #0
   1a580:	strb	r2, [r1, r0]
   1a584:	ldr	r0, [r4, #12]
   1a588:	ldr	r1, [r4, #16]
   1a58c:	add	r0, r1, r0
   1a590:	strb	r2, [r0, #1]
   1a594:	strb	r6, [r4, #10]
   1a598:	ldrh	r0, [r4, #8]
   1a59c:	orr	r0, r0, #512	; 0x200
   1a5a0:	strh	r0, [r4, #8]
   1a5a4:	mov	r0, #0
   1a5a8:	cmp	r5, r9
   1a5ac:	movwgt	r0, #18
   1a5b0:	sub	sp, fp, #28
   1a5b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5b8:	push	{fp, lr}
   1a5bc:	mov	fp, sp
   1a5c0:	sub	sp, sp, #8
   1a5c4:	mov	r3, #1
   1a5c8:	strb	r3, [r0, #25]
   1a5cc:	str	r3, [r0, #20]
   1a5d0:	mvn	r3, #0
   1a5d4:	ldr	r0, [r0]
   1a5d8:	str	r3, [sp]
   1a5dc:	mov	r3, #2
   1a5e0:	bl	1a2f4 <fputs@plt+0x8f40>
   1a5e4:	mov	sp, fp
   1a5e8:	pop	{fp, pc}
   1a5ec:	ldr	r0, [r0]
   1a5f0:	mov	r2, r1
   1a5f4:	movw	r3, #9312	; 0x2460
   1a5f8:	ldrh	r1, [r0, #8]
   1a5fc:	tst	r1, r3
   1a600:	beq	1a60c <fputs@plt+0x9258>
   1a604:	asr	r3, r2, #31
   1a608:	b	34d9c <fputs@plt+0x239e8>
   1a60c:	mov	r1, #4
   1a610:	asr	r3, r2, #31
   1a614:	strh	r1, [r0, #8]
   1a618:	strd	r2, [r0]
   1a61c:	bx	lr
   1a620:	push	{r5, sl, fp, lr}
   1a624:	add	fp, sp, #8
   1a628:	ldr	r0, [r0]
   1a62c:	mov	r5, r3
   1a630:	movw	r1, #9312	; 0x2460
   1a634:	ldrh	r3, [r0, #8]
   1a638:	tst	r3, r1
   1a63c:	beq	1a64c <fputs@plt+0x9298>
   1a640:	mov	r3, r5
   1a644:	pop	{r5, sl, fp, lr}
   1a648:	b	34d9c <fputs@plt+0x239e8>
   1a64c:	mov	r1, #4
   1a650:	strh	r1, [r0, #8]
   1a654:	stm	r0, {r2, r5}
   1a658:	pop	{r5, sl, fp, pc}
   1a65c:	ldr	r0, [r0]
   1a660:	movw	r2, #9312	; 0x2460
   1a664:	ldrh	r1, [r0, #8]
   1a668:	tst	r1, r2
   1a66c:	moveq	r1, #1
   1a670:	strheq	r1, [r0, #8]
   1a674:	bxeq	lr
   1a678:	b	33934 <fputs@plt+0x22580>
   1a67c:	ldr	r0, [r0]
   1a680:	strb	r1, [r0, #11]
   1a684:	ldrh	r1, [r0, #8]
   1a688:	orr	r1, r1, #32768	; 0x8000
   1a68c:	strh	r1, [r0, #8]
   1a690:	bx	lr
   1a694:	push	{fp, lr}
   1a698:	mov	fp, sp
   1a69c:	sub	sp, sp, #8
   1a6a0:	str	r3, [sp]
   1a6a4:	mov	r3, #1
   1a6a8:	bl	1a160 <fputs@plt+0x8dac>
   1a6ac:	mov	sp, fp
   1a6b0:	pop	{fp, pc}
   1a6b4:	push	{r4, sl, fp, lr}
   1a6b8:	add	fp, sp, #8
   1a6bc:	sub	sp, sp, #8
   1a6c0:	mov	r4, r0
   1a6c4:	subs	r0, r2, #-2147483648	; 0x80000000
   1a6c8:	sbcs	r0, r3, #0
   1a6cc:	bcc	1a728 <fputs@plt+0x9374>
   1a6d0:	ldr	r2, [fp, #8]
   1a6d4:	add	r0, r2, #1
   1a6d8:	cmp	r0, #2
   1a6dc:	bcc	1a6e8 <fputs@plt+0x9334>
   1a6e0:	mov	r0, r1
   1a6e4:	blx	r2
   1a6e8:	cmp	r4, #0
   1a6ec:	beq	1a720 <fputs@plt+0x936c>
   1a6f0:	mov	r0, #1
   1a6f4:	mov	r1, #0
   1a6f8:	mvn	r2, #0
   1a6fc:	mov	r3, #1
   1a700:	strb	r0, [r4, #25]
   1a704:	mov	r0, #18
   1a708:	str	r0, [r4, #20]
   1a70c:	ldr	r0, [r4]
   1a710:	str	r1, [sp]
   1a714:	movw	r1, #63482	; 0xf7fa
   1a718:	movt	r1, #8
   1a71c:	bl	1a2f4 <fputs@plt+0x8f40>
   1a720:	sub	sp, fp, #8
   1a724:	pop	{r4, sl, fp, pc}
   1a728:	ldr	r3, [fp, #12]
   1a72c:	mov	r0, r4
   1a730:	cmp	r3, #4
   1a734:	movweq	r3, #2
   1a738:	sub	sp, fp, #8
   1a73c:	pop	{r4, sl, fp, lr}
   1a740:	b	1a160 <fputs@plt+0x8dac>
   1a744:	push	{fp, lr}
   1a748:	mov	fp, sp
   1a74c:	sub	sp, sp, #8
   1a750:	str	r3, [sp]
   1a754:	mov	r3, #2
   1a758:	bl	1a160 <fputs@plt+0x8dac>
   1a75c:	mov	sp, fp
   1a760:	pop	{fp, pc}
   1a764:	push	{fp, lr}
   1a768:	mov	fp, sp
   1a76c:	sub	sp, sp, #8
   1a770:	str	r3, [sp]
   1a774:	mov	r3, #3
   1a778:	bl	1a160 <fputs@plt+0x8dac>
   1a77c:	mov	sp, fp
   1a780:	pop	{fp, pc}
   1a784:	push	{fp, lr}
   1a788:	mov	fp, sp
   1a78c:	sub	sp, sp, #8
   1a790:	str	r3, [sp]
   1a794:	mov	r3, #2
   1a798:	bl	1a160 <fputs@plt+0x8dac>
   1a79c:	mov	sp, fp
   1a7a0:	pop	{fp, pc}
   1a7a4:	ldr	r0, [r0]
   1a7a8:	b	1a7ac <fputs@plt+0x93f8>
   1a7ac:	push	{r4, r5, fp, lr}
   1a7b0:	add	fp, sp, #8
   1a7b4:	mov	r4, r0
   1a7b8:	ldrh	r0, [r0, #8]
   1a7bc:	mov	r5, r1
   1a7c0:	movw	r1, #9312	; 0x2460
   1a7c4:	tst	r0, r1
   1a7c8:	movne	r0, r4
   1a7cc:	blne	33934 <fputs@plt+0x22580>
   1a7d0:	mov	r0, r5
   1a7d4:	mov	r1, r4
   1a7d8:	vld1.64	{d16-d17}, [r0]!
   1a7dc:	ldr	r0, [r0]
   1a7e0:	str	r0, [r4, #16]
   1a7e4:	mov	r0, #8
   1a7e8:	vst1.64	{d16-d17}, [r1], r0
   1a7ec:	movw	r0, #64511	; 0xfbff
   1a7f0:	ldrh	r2, [r1]
   1a7f4:	and	r0, r2, r0
   1a7f8:	tst	r2, #18
   1a7fc:	strh	r0, [r1]
   1a800:	beq	1a824 <fputs@plt+0x9470>
   1a804:	ldrb	r1, [r5, #9]
   1a808:	tst	r1, #8
   1a80c:	bne	1a824 <fputs@plt+0x9470>
   1a810:	orr	r0, r0, #4096	; 0x1000
   1a814:	strh	r0, [r4, #8]
   1a818:	mov	r0, r4
   1a81c:	pop	{r4, r5, fp, lr}
   1a820:	b	1a04c <fputs@plt+0x8c98>
   1a824:	mov	r0, #0
   1a828:	pop	{r4, r5, fp, pc}
   1a82c:	ldr	r0, [r0]
   1a830:	b	1a834 <fputs@plt+0x9480>
   1a834:	push	{r4, r5, fp, lr}
   1a838:	add	fp, sp, #8
   1a83c:	mov	r4, r0
   1a840:	ldrh	r0, [r0, #8]
   1a844:	mov	r5, r1
   1a848:	movw	r1, #9312	; 0x2460
   1a84c:	tst	r0, r1
   1a850:	bne	1a860 <fputs@plt+0x94ac>
   1a854:	ldr	r0, [r4, #24]
   1a858:	cmp	r0, #0
   1a85c:	beq	1a868 <fputs@plt+0x94b4>
   1a860:	mov	r0, r4
   1a864:	bl	338e8 <fputs@plt+0x22534>
   1a868:	movw	r1, #16400	; 0x4010
   1a86c:	mov	r0, #0
   1a870:	strh	r1, [r4, #8]
   1a874:	mov	r1, #1
   1a878:	strb	r1, [r4, #10]
   1a87c:	str	r0, [r4, #12]
   1a880:	str	r0, [r4, #16]
   1a884:	bic	r0, r5, r5, asr #31
   1a888:	str	r0, [r4]
   1a88c:	pop	{r4, r5, fp, pc}
   1a890:	push	{fp, lr}
   1a894:	mov	fp, sp
   1a898:	ldr	r0, [r0]
   1a89c:	mov	ip, #18
   1a8a0:	ldr	r1, [r0, #32]
   1a8a4:	ldr	lr, [r1, #92]	; 0x5c
   1a8a8:	subs	r1, lr, r2
   1a8ac:	rscs	r1, r3, lr, asr #31
   1a8b0:	bcc	1a8c0 <fputs@plt+0x950c>
   1a8b4:	mov	r1, r2
   1a8b8:	bl	1a834 <fputs@plt+0x9480>
   1a8bc:	mov	ip, #0
   1a8c0:	mov	r0, ip
   1a8c4:	pop	{fp, pc}
   1a8c8:	mov	r2, #1
   1a8cc:	strb	r2, [r0, #25]
   1a8d0:	str	r1, [r0, #20]
   1a8d4:	ldr	r0, [r0]
   1a8d8:	ldrb	r2, [r0, #8]
   1a8dc:	tst	r2, #1
   1a8e0:	bxeq	lr
   1a8e4:	cmp	r1, #516	; 0x204
   1a8e8:	bne	1a8f8 <fputs@plt+0x9544>
   1a8ec:	movw	r1, #14916	; 0x3a44
   1a8f0:	movt	r1, #9
   1a8f4:	b	1a91c <fputs@plt+0x9568>
   1a8f8:	uxtb	r2, r1
   1a8fc:	movw	r1, #14902	; 0x3a36
   1a900:	movt	r1, #9
   1a904:	cmp	r2, #26
   1a908:	bhi	1a91c <fputs@plt+0x9568>
   1a90c:	cmp	r2, #2
   1a910:	movwne	r1, #62388	; 0xf3b4
   1a914:	movtne	r1, #8
   1a918:	ldrne	r1, [r1, r2, lsl #2]
   1a91c:	push	{fp, lr}
   1a920:	mov	fp, sp
   1a924:	sub	sp, sp, #8
   1a928:	mov	r2, #0
   1a92c:	mov	r3, #1
   1a930:	str	r2, [sp]
   1a934:	mvn	r2, #0
   1a938:	bl	1a2f4 <fputs@plt+0x8f40>
   1a93c:	mov	sp, fp
   1a940:	pop	{fp, pc}
   1a944:	push	{fp, lr}
   1a948:	mov	fp, sp
   1a94c:	sub	sp, sp, #8
   1a950:	mov	r1, #1
   1a954:	mvn	r2, #0
   1a958:	mov	r3, #1
   1a95c:	strb	r1, [r0, #25]
   1a960:	mov	r1, #18
   1a964:	str	r1, [r0, #20]
   1a968:	mov	r1, #0
   1a96c:	ldr	r0, [r0]
   1a970:	str	r1, [sp]
   1a974:	movw	r1, #63482	; 0xf7fa
   1a978:	movt	r1, #8
   1a97c:	bl	1a2f4 <fputs@plt+0x8f40>
   1a980:	mov	sp, fp
   1a984:	pop	{fp, pc}
   1a988:	push	{r4, sl, fp, lr}
   1a98c:	add	fp, sp, #8
   1a990:	mov	r4, r0
   1a994:	ldr	r0, [r0]
   1a998:	movw	r2, #9312	; 0x2460
   1a99c:	ldrh	r1, [r0, #8]
   1a9a0:	tst	r1, r2
   1a9a4:	beq	1a9b4 <fputs@plt+0x9600>
   1a9a8:	bl	33934 <fputs@plt+0x22580>
   1a9ac:	ldr	r0, [r4]
   1a9b0:	b	1a9bc <fputs@plt+0x9608>
   1a9b4:	mov	r1, #1
   1a9b8:	strh	r1, [r0, #8]
   1a9bc:	mov	r1, #1
   1a9c0:	strb	r1, [r4, #25]
   1a9c4:	mov	r1, #7
   1a9c8:	str	r1, [r4, #20]
   1a9cc:	ldr	r0, [r0, #32]
   1a9d0:	ldrb	r1, [r0, #69]	; 0x45
   1a9d4:	cmp	r1, #0
   1a9d8:	popne	{r4, sl, fp, pc}
   1a9dc:	ldrb	r1, [r0, #70]	; 0x46
   1a9e0:	cmp	r1, #0
   1a9e4:	beq	1a9ec <fputs@plt+0x9638>
   1a9e8:	pop	{r4, sl, fp, pc}
   1a9ec:	mov	r1, #1
   1a9f0:	strb	r1, [r0, #69]	; 0x45
   1a9f4:	ldr	r2, [r0, #164]	; 0xa4
   1a9f8:	cmp	r2, #1
   1a9fc:	strge	r1, [r0, #248]	; 0xf8
   1aa00:	ldr	r1, [r0, #256]	; 0x100
   1aa04:	add	r1, r1, #1
   1aa08:	str	r1, [r0, #256]	; 0x100
   1aa0c:	pop	{r4, sl, fp, pc}
   1aa10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa14:	add	fp, sp, #28
   1aa18:	sub	sp, sp, #268	; 0x10c
   1aa1c:	mov	r8, r0
   1aa20:	bl	1b6c0 <fputs@plt+0xa30c>
   1aa24:	cmp	r0, #0
   1aa28:	beq	1aa64 <fputs@plt+0x96b0>
   1aa2c:	movw	r0, #63693	; 0xf8cd
   1aa30:	movw	r1, #64300	; 0xfb2c
   1aa34:	movw	r2, #15184	; 0x3b50
   1aa38:	movw	r3, #7630	; 0x1dce
   1aa3c:	mov	r4, #21
   1aa40:	movt	r0, #8
   1aa44:	movt	r1, #8
   1aa48:	movt	r2, #9
   1aa4c:	movt	r3, #1
   1aa50:	add	r0, r0, #20
   1aa54:	str	r0, [sp]
   1aa58:	mov	r0, #21
   1aa5c:	bl	15d70 <fputs@plt+0x49bc>
   1aa60:	b	1b684 <fputs@plt+0xa2d0>
   1aa64:	ldrb	r0, [r8, #87]	; 0x57
   1aa68:	mov	r6, #0
   1aa6c:	mov	sl, #0
   1aa70:	and	r0, r0, #253	; 0xfd
   1aa74:	strb	r0, [r8, #87]	; 0x57
   1aa78:	add	r0, r8, #4
   1aa7c:	str	r0, [sp, #48]	; 0x30
   1aa80:	add	r0, r8, #128	; 0x80
   1aa84:	str	r0, [sp, #40]	; 0x28
   1aa88:	ldr	r0, [r8]
   1aa8c:	str	r0, [sp, #32]
   1aa90:	ldr	r0, [r8, #40]	; 0x28
   1aa94:	movw	r1, #3491	; 0xda3
   1aa98:	movt	r1, #48626	; 0xbdf2
   1aa9c:	cmp	r0, r1
   1aaa0:	movne	r0, r8
   1aaa4:	blne	19a30 <fputs@plt+0x867c>
   1aaa8:	ldr	r9, [r8]
   1aaac:	ldrb	r0, [r9, #69]	; 0x45
   1aab0:	cmp	r0, #0
   1aab4:	bne	1b5dc <fputs@plt+0xa228>
   1aab8:	ldr	r0, [r8, #76]	; 0x4c
   1aabc:	cmp	r0, #0
   1aac0:	ble	1ab3c <fputs@plt+0x9788>
   1aac4:	ldrb	r0, [r8, #89]	; 0x59
   1aac8:	str	sl, [sp, #44]	; 0x2c
   1aacc:	tst	r0, #3
   1aad0:	beq	1abc8 <fputs@plt+0x9814>
   1aad4:	ldr	r7, [r8, #8]
   1aad8:	ldr	r5, [r8]
   1aadc:	mov	r1, #8
   1aae0:	add	r4, r7, #40	; 0x28
   1aae4:	mov	r0, r4
   1aae8:	bl	31c24 <fputs@plt+0x20870>
   1aaec:	str	r6, [r8, #20]
   1aaf0:	ldr	r0, [r8, #80]	; 0x50
   1aaf4:	cmp	r0, #7
   1aaf8:	bne	1abfc <fputs@plt+0x9848>
   1aafc:	ldrb	r0, [r5, #69]	; 0x45
   1ab00:	mov	sl, #1
   1ab04:	cmp	r0, #0
   1ab08:	bne	1ace4 <fputs@plt+0x9930>
   1ab0c:	ldrb	r0, [r5, #70]	; 0x46
   1ab10:	cmp	r0, #0
   1ab14:	bne	1ace4 <fputs@plt+0x9930>
   1ab18:	mov	r1, #1
   1ab1c:	strb	r1, [r5, #69]	; 0x45
   1ab20:	ldr	r0, [r5, #164]	; 0xa4
   1ab24:	cmp	r0, #1
   1ab28:	strge	r1, [r5, #248]	; 0xf8
   1ab2c:	ldr	r0, [r5, #256]	; 0x100
   1ab30:	add	r0, r0, #1
   1ab34:	str	r0, [r5, #256]	; 0x100
   1ab38:	b	1ace4 <fputs@plt+0x9930>
   1ab3c:	ldrb	r1, [r8, #87]	; 0x57
   1ab40:	tst	r1, #1
   1ab44:	bne	1ac34 <fputs@plt+0x9880>
   1ab48:	cmn	r0, #1
   1ab4c:	bgt	1aac4 <fputs@plt+0x9710>
   1ab50:	ldr	r0, [r9, #152]	; 0x98
   1ab54:	cmp	r0, #0
   1ab58:	streq	r6, [r9, #248]	; 0xf8
   1ab5c:	ldr	r1, [r9, #188]	; 0xbc
   1ab60:	cmp	r1, #0
   1ab64:	beq	1ab90 <fputs@plt+0x97dc>
   1ab68:	ldrb	r1, [r9, #149]	; 0x95
   1ab6c:	cmp	r1, #0
   1ab70:	bne	1ab90 <fputs@plt+0x97dc>
   1ab74:	ldr	r1, [r8, #168]	; 0xa8
   1ab78:	cmp	r1, #0
   1ab7c:	beq	1ab90 <fputs@plt+0x97dc>
   1ab80:	ldr	r0, [r9]
   1ab84:	ldr	r1, [sp, #40]	; 0x28
   1ab88:	bl	31eb8 <fputs@plt+0x20b04>
   1ab8c:	ldr	r0, [r9, #152]	; 0x98
   1ab90:	add	r0, r0, #1
   1ab94:	str	r0, [r9, #152]	; 0x98
   1ab98:	ldrb	r0, [r8, #89]	; 0x59
   1ab9c:	tst	r0, #32
   1aba0:	ldreq	r0, [r9, #160]	; 0xa0
   1aba4:	addeq	r0, r0, #1
   1aba8:	streq	r0, [r9, #160]	; 0xa0
   1abac:	ldrbeq	r0, [r8, #89]	; 0x59
   1abb0:	tst	r0, #64	; 0x40
   1abb4:	ldrne	r0, [r9, #156]	; 0x9c
   1abb8:	addne	r0, r0, #1
   1abbc:	strne	r0, [r9, #156]	; 0x9c
   1abc0:	str	r6, [r8, #76]	; 0x4c
   1abc4:	b	1aac4 <fputs@plt+0x9710>
   1abc8:	ldr	r0, [r9, #164]	; 0xa4
   1abcc:	add	r0, r0, #1
   1abd0:	str	r0, [r9, #164]	; 0xa4
   1abd4:	mov	r0, r8
   1abd8:	bl	34de8 <fputs@plt+0x23a34>
   1abdc:	mov	sl, r0
   1abe0:	ldr	r0, [r9, #164]	; 0xa4
   1abe4:	mov	r4, #100	; 0x64
   1abe8:	cmp	sl, #100	; 0x64
   1abec:	sub	r0, r0, #1
   1abf0:	str	r0, [r9, #164]	; 0xa4
   1abf4:	bne	1ace4 <fputs@plt+0x9930>
   1abf8:	b	1b410 <fputs@plt+0xa05c>
   1abfc:	ldrb	r0, [r8, #89]	; 0x59
   1ac00:	ldr	ip, [r8, #32]
   1ac04:	and	r0, r0, #3
   1ac08:	cmp	r0, #1
   1ac0c:	bne	1ac40 <fputs@plt+0x988c>
   1ac10:	ldr	r2, [r8, #8]
   1ac14:	mov	sl, #0
   1ac18:	ldrb	r3, [r2, #368]	; 0x170
   1ac1c:	add	r1, r2, #360	; 0x168
   1ac20:	str	r1, [sp, #28]
   1ac24:	tst	r3, #16
   1ac28:	bne	1adb8 <fputs@plt+0x9a04>
   1ac2c:	mov	lr, r4
   1ac30:	b	1ac50 <fputs@plt+0x989c>
   1ac34:	mov	r4, #1
   1ac38:	mov	r0, #17
   1ac3c:	b	1b458 <fputs@plt+0xa0a4>
   1ac40:	mov	r1, #0
   1ac44:	mov	lr, r4
   1ac48:	mov	sl, #0
   1ac4c:	str	r1, [sp, #28]
   1ac50:	mov	r1, #0
   1ac54:	mov	r2, ip
   1ac58:	str	r1, [sp, #36]	; 0x24
   1ac5c:	ldr	r4, [r8, #76]	; 0x4c
   1ac60:	add	r3, r4, r4, lsl #2
   1ac64:	lsl	r3, r3, #2
   1ac68:	mov	r6, r4
   1ac6c:	cmp	r4, r2
   1ac70:	bge	1acd0 <fputs@plt+0x991c>
   1ac74:	cmp	r0, #2
   1ac78:	bne	1ac98 <fputs@plt+0x98e4>
   1ac7c:	ldr	r1, [sp, #48]	; 0x30
   1ac80:	add	r4, r6, #1
   1ac84:	ldr	r1, [r1]
   1ac88:	ldrb	r1, [r1, r3]
   1ac8c:	add	r3, r3, #20
   1ac90:	cmp	r1, #161	; 0xa1
   1ac94:	bne	1ac68 <fputs@plt+0x98b4>
   1ac98:	add	r1, r6, #1
   1ac9c:	str	r1, [r8, #76]	; 0x4c
   1aca0:	ldr	r1, [r5, #248]	; 0xf8
   1aca4:	cmp	r1, #0
   1aca8:	beq	1ae00 <fputs@plt+0x9a4c>
   1acac:	movw	r1, #14516	; 0x38b4
   1acb0:	mov	r0, #9
   1acb4:	str	r0, [r8, #80]	; 0x50
   1acb8:	mov	r0, r8
   1acbc:	movt	r1, #9
   1acc0:	bl	33668 <fputs@plt+0x222b4>
   1acc4:	mov	sl, #1
   1acc8:	mov	r6, #0
   1accc:	b	1ace4 <fputs@plt+0x9930>
   1acd0:	add	r0, r6, #1
   1acd4:	mov	r6, #0
   1acd8:	mov	sl, #101	; 0x65
   1acdc:	str	r0, [r8, #76]	; 0x4c
   1ace0:	str	r6, [r8, #80]	; 0x50
   1ace4:	ldr	r0, [sp, #40]	; 0x28
   1ace8:	ldrd	r0, [r0]
   1acec:	subs	r0, r0, #1
   1acf0:	sbcs	r0, r1, #0
   1acf4:	blt	1ad04 <fputs@plt+0x9950>
   1acf8:	mov	r0, r9
   1acfc:	mov	r1, r8
   1ad00:	bl	19978 <fputs@plt+0x85c4>
   1ad04:	cmp	sl, #101	; 0x65
   1ad08:	mov	r4, sl
   1ad0c:	bne	1b410 <fputs@plt+0xa05c>
   1ad10:	ldr	r1, [r9, #20]
   1ad14:	cmp	r1, #0
   1ad18:	ble	1adac <fputs@plt+0x99f8>
   1ad1c:	mov	r0, #0
   1ad20:	mov	r4, #0
   1ad24:	ldr	r2, [r9, #16]
   1ad28:	add	r3, r2, r4, lsl #4
   1ad2c:	ldr	r3, [r3, #4]
   1ad30:	cmp	r3, #0
   1ad34:	beq	1ad8c <fputs@plt+0x99d8>
   1ad38:	ldr	r7, [r3]
   1ad3c:	ldr	r3, [r3, #4]
   1ad40:	str	r7, [r3, #4]
   1ad44:	ldr	r3, [r3]
   1ad48:	ldr	r7, [r3, #216]	; 0xd8
   1ad4c:	cmp	r7, #0
   1ad50:	beq	1ad8c <fputs@plt+0x99d8>
   1ad54:	ldr	r3, [r7, #12]
   1ad58:	cmp	r0, #0
   1ad5c:	str	r6, [r7, #12]
   1ad60:	bne	1ad8c <fputs@plt+0x99d8>
   1ad64:	cmp	r3, #1
   1ad68:	blt	1ad8c <fputs@plt+0x99d8>
   1ad6c:	ldr	r7, [r9, #220]	; 0xdc
   1ad70:	cmp	r7, #0
   1ad74:	beq	1ad8c <fputs@plt+0x99d8>
   1ad78:	ldr	r2, [r2, r4, lsl #4]
   1ad7c:	ldr	r0, [r9, #224]	; 0xe0
   1ad80:	mov	r1, r9
   1ad84:	blx	r7
   1ad88:	ldr	r1, [r9, #20]
   1ad8c:	add	r4, r4, #1
   1ad90:	cmp	r4, r1
   1ad94:	blt	1ad24 <fputs@plt+0x9970>
   1ad98:	mov	r4, #1
   1ad9c:	cmp	r0, #0
   1ada0:	str	r0, [r8, #80]	; 0x50
   1ada4:	moveq	r4, #101	; 0x65
   1ada8:	b	1b410 <fputs@plt+0xa05c>
   1adac:	str	r6, [r8, #80]	; 0x50
   1adb0:	mov	r4, #101	; 0x65
   1adb4:	b	1b410 <fputs@plt+0xa05c>
   1adb8:	ldr	r3, [r2, #372]	; 0x174
   1adbc:	ldr	sl, [r2, #376]	; 0x178
   1adc0:	mov	r1, #0
   1adc4:	cmp	r1, r3, lsr #2
   1adc8:	beq	1ae2c <fputs@plt+0x9a78>
   1adcc:	lsr	r1, r3, #2
   1add0:	mov	lr, r4
   1add4:	mov	r6, #0
   1add8:	mov	r2, ip
   1addc:	rsb	r3, r1, #0
   1ade0:	str	r1, [sp, #36]	; 0x24
   1ade4:	ldr	r4, [sl, -r6, lsl #2]
   1ade8:	sub	r6, r6, #1
   1adec:	cmp	r3, r6
   1adf0:	ldr	r4, [r4, #4]
   1adf4:	add	r2, r4, r2
   1adf8:	bne	1ade4 <fputs@plt+0x9a30>
   1adfc:	b	1ac5c <fputs@plt+0x98a8>
   1ae00:	cmp	r6, ip
   1ae04:	bge	1ae10 <fputs@plt+0x9a5c>
   1ae08:	ldr	r1, [sp, #48]	; 0x30
   1ae0c:	b	1ae24 <fputs@plt+0x9a70>
   1ae10:	ldr	r1, [sl]
   1ae14:	sub	r6, r6, ip
   1ae18:	ldr	r2, [r1, #4]
   1ae1c:	cmp	r6, r2
   1ae20:	bge	1ae38 <fputs@plt+0x9a84>
   1ae24:	mov	r4, lr
   1ae28:	b	1ae54 <fputs@plt+0x9aa0>
   1ae2c:	mov	r1, #0
   1ae30:	mov	lr, r4
   1ae34:	b	1ac54 <fputs@plt+0x98a0>
   1ae38:	add	r3, sl, #4
   1ae3c:	mov	r4, lr
   1ae40:	ldr	r1, [r3], #4
   1ae44:	sub	r6, r6, r2
   1ae48:	ldr	r2, [r1, #4]
   1ae4c:	cmp	r6, r2
   1ae50:	bge	1ae40 <fputs@plt+0x9a8c>
   1ae54:	ldr	r5, [r1]
   1ae58:	cmp	r0, #1
   1ae5c:	bne	1af60 <fputs@plt+0x9bac>
   1ae60:	mov	r0, #4
   1ae64:	asr	r1, r6, #31
   1ae68:	strh	r0, [r7, #48]	; 0x30
   1ae6c:	movw	r0, #2562	; 0xa02
   1ae70:	str	r6, [r4]
   1ae74:	str	r1, [r4, #4]
   1ae78:	mov	r4, r5
   1ae7c:	movw	r1, #50600	; 0xc5a8
   1ae80:	strh	r0, [r7, #88]	; 0x58
   1ae84:	add	r0, r6, r6, lsl #2
   1ae88:	movt	r1, #8
   1ae8c:	str	r0, [sp, #24]
   1ae90:	ldrb	r0, [r4, r0, lsl #2]!
   1ae94:	ldr	r0, [r1, r0, lsl #2]
   1ae98:	str	r0, [r7, #96]	; 0x60
   1ae9c:	bl	111f8 <strlen@plt>
   1aea0:	mov	r1, #1
   1aea4:	bic	r0, r0, #-1073741824	; 0xc0000000
   1aea8:	strb	r1, [r7, #90]	; 0x5a
   1aeac:	str	r0, [r7, #92]	; 0x5c
   1aeb0:	ldrb	r0, [r4, #1]
   1aeb4:	add	r4, r7, #120	; 0x78
   1aeb8:	cmp	r0, #238	; 0xee
   1aebc:	bne	1af60 <fputs@plt+0x9bac>
   1aec0:	ldr	r3, [sp, #36]	; 0x24
   1aec4:	cmp	r3, #0
   1aec8:	beq	1aefc <fputs@plt+0x9b48>
   1aecc:	ldr	r0, [sp, #24]
   1aed0:	ldr	r7, [sp, #28]
   1aed4:	add	r0, r5, r0, lsl #2
   1aed8:	ldr	r1, [r0, #16]
   1aedc:	mov	r0, #0
   1aee0:	ldr	r2, [sl, r0, lsl #2]
   1aee4:	cmp	r2, r1
   1aee8:	beq	1af04 <fputs@plt+0x9b50>
   1aeec:	add	r0, r0, #1
   1aef0:	cmp	r0, r3
   1aef4:	bcc	1aee0 <fputs@plt+0x9b2c>
   1aef8:	b	1af04 <fputs@plt+0x9b50>
   1aefc:	ldr	r7, [sp, #28]
   1af00:	mov	r0, #0
   1af04:	cmp	r0, r3
   1af08:	bne	1af60 <fputs@plt+0x9bac>
   1af0c:	mov	r0, #4
   1af10:	cmp	r3, #0
   1af14:	mov	r2, r3
   1af18:	str	r3, [sp, #36]	; 0x24
   1af1c:	add	sl, r0, r3, lsl #2
   1af20:	movwne	r2, #1
   1af24:	mov	r0, r7
   1af28:	mov	r1, sl
   1af2c:	bl	33ab0 <fputs@plt+0x226fc>
   1af30:	cmp	r0, #0
   1af34:	bne	1af60 <fputs@plt+0x9bac>
   1af38:	ldr	r0, [sp, #24]
   1af3c:	ldr	r1, [r7, #16]
   1af40:	ldr	r2, [sp, #36]	; 0x24
   1af44:	add	r0, r5, r0, lsl #2
   1af48:	ldr	r0, [r0, #16]
   1af4c:	str	r0, [r1, r2, lsl #2]
   1af50:	str	sl, [r7, #12]
   1af54:	ldrh	r0, [r7, #8]
   1af58:	orr	r0, r0, #16
   1af5c:	strh	r0, [r7, #8]
   1af60:	mov	r2, #4
   1af64:	add	r0, r6, r6, lsl #2
   1af68:	add	sl, sp, #56	; 0x38
   1af6c:	add	r7, r4, #120	; 0x78
   1af70:	strh	r2, [r4, #8]
   1af74:	add	r5, r5, r0, lsl #2
   1af78:	ldr	r0, [r5, #4]
   1af7c:	strh	r2, [r4, #48]	; 0x30
   1af80:	asr	r1, r0, #31
   1af84:	strd	r0, [r4]
   1af88:	ldr	r0, [r5, #8]
   1af8c:	strh	r2, [r4, #88]	; 0x58
   1af90:	asr	r1, r0, #31
   1af94:	strd	r0, [r4, #40]	; 0x28
   1af98:	ldr	r0, [r5, #12]
   1af9c:	asr	r1, r0, #31
   1afa0:	strd	r0, [r4, #80]	; 0x50
   1afa4:	ldr	r0, [r4, #144]	; 0x90
   1afa8:	cmp	r0, #100	; 0x64
   1afac:	bge	1afec <fputs@plt+0x9c38>
   1afb0:	mov	r0, r7
   1afb4:	mov	r1, #100	; 0x64
   1afb8:	mov	r2, #0
   1afbc:	bl	33ab0 <fputs@plt+0x226fc>
   1afc0:	mov	sl, #1
   1afc4:	cmp	r0, #0
   1afc8:	mov	r6, #0
   1afcc:	bne	1ace4 <fputs@plt+0x9930>
   1afd0:	mov	r3, r4
   1afd4:	str	r7, [sp, #24]
   1afd8:	add	sl, sp, #56	; 0x38
   1afdc:	ldr	r7, [r3, #136]!	; 0x88
   1afe0:	ldr	r0, [r3, #8]
   1afe4:	sub	r1, r3, #8
   1afe8:	b	1b010 <fputs@plt+0x9c5c>
   1afec:	mov	r1, r4
   1aff0:	str	r7, [sp, #24]
   1aff4:	mov	r6, #0
   1aff8:	ldrh	r2, [r1, #128]!	; 0x80
   1affc:	and	r2, r2, #13
   1b000:	add	r3, r1, #8
   1b004:	strh	r2, [r1]
   1b008:	ldr	r7, [r1, #12]
   1b00c:	str	r7, [r1, #8]
   1b010:	movw	r2, #514	; 0x202
   1b014:	str	r4, [sp, #28]
   1b018:	str	r3, [sp, #36]	; 0x24
   1b01c:	strh	r2, [r1]
   1b020:	str	r7, [sp, #64]	; 0x40
   1b024:	str	r7, [sp, #60]	; 0x3c
   1b028:	str	r6, [sp, #56]	; 0x38
   1b02c:	str	r6, [sp, #68]	; 0x44
   1b030:	str	r0, [sp, #72]	; 0x48
   1b034:	str	r6, [sp, #76]	; 0x4c
   1b038:	strh	r6, [sp, #80]	; 0x50
   1b03c:	ldrsb	r1, [r5, #1]
   1b040:	add	r1, r1, #19
   1b044:	cmp	r1, #15
   1b048:	bhi	1b190 <fputs@plt+0x9ddc>
   1b04c:	add	r2, pc, #0
   1b050:	ldr	pc, [r2, r1, lsl #2]
   1b054:	muleq	r1, ip, r1
   1b058:	muleq	r1, r4, r0
   1b05c:	muleq	r1, r0, r1
   1b060:	muleq	r1, r0, r1
   1b064:	andeq	fp, r1, ip, lsr #1
   1b068:	andeq	fp, r1, r4, lsr #2
   1b06c:	andeq	fp, r1, r8, lsr r1
   1b070:	andeq	fp, r1, r0, asr #2
   1b074:	muleq	r1, r0, r1
   1b078:	andeq	fp, r1, ip, asr r1
   1b07c:	muleq	r1, r0, r1
   1b080:	andeq	fp, r1, r8, lsr #3
   1b084:	muleq	r1, r0, r1
   1b088:	strdeq	fp, [r1], -r8
   1b08c:	andeq	fp, r1, r0, ror #5
   1b090:	andeq	fp, r1, r0, ror r1
   1b094:	movw	r1, #4482	; 0x1182
   1b098:	mov	r0, sl
   1b09c:	mov	r4, r7
   1b0a0:	movt	r1, #9
   1b0a4:	bl	3e65c <fputs@plt+0x2d2a8>
   1b0a8:	b	1b300 <fputs@plt+0x9f4c>
   1b0ac:	ldr	r2, [r5, #16]
   1b0b0:	mov	r1, #0
   1b0b4:	ldr	r3, [r2]
   1b0b8:	cmp	r3, #2
   1b0bc:	blt	1b0fc <fputs@plt+0x9d48>
   1b0c0:	str	r7, [sp, #20]
   1b0c4:	movw	r7, #667	; 0x29b
   1b0c8:	add	r4, r2, #4
   1b0cc:	sub	r6, r3, #1
   1b0d0:	movt	r7, #9
   1b0d4:	ldr	r2, [r4], #4
   1b0d8:	mov	r0, sl
   1b0dc:	mov	r1, r7
   1b0e0:	bl	3e65c <fputs@plt+0x2d2a8>
   1b0e4:	subs	r6, r6, #1
   1b0e8:	bne	1b0d4 <fputs@plt+0x9d20>
   1b0ec:	ldr	r1, [sp, #68]	; 0x44
   1b0f0:	ldr	r0, [sp, #72]	; 0x48
   1b0f4:	ldr	r7, [sp, #20]
   1b0f8:	mov	r6, #0
   1b0fc:	mov	r2, #91	; 0x5b
   1b100:	strb	r2, [r7]
   1b104:	add	r2, r1, #1
   1b108:	cmp	r2, r0
   1b10c:	bcs	1b590 <fputs@plt+0xa1dc>
   1b110:	str	r2, [sp, #68]	; 0x44
   1b114:	mov	r2, #93	; 0x5d
   1b118:	ldr	r0, [sp, #64]	; 0x40
   1b11c:	strb	r2, [r0, r1]
   1b120:	b	1b1a0 <fputs@plt+0x9dec>
   1b124:	ldr	r2, [r5, #16]
   1b128:	movw	r1, #4539	; 0x11bb
   1b12c:	mov	r0, sl
   1b130:	movt	r1, #9
   1b134:	b	1b184 <fputs@plt+0x9dd0>
   1b138:	ldr	r0, [r5, #16]
   1b13c:	b	1b1e4 <fputs@plt+0x9e30>
   1b140:	ldr	r0, [r5, #16]
   1b144:	vldr	d16, [r0]
   1b148:	movw	r1, #646	; 0x286
   1b14c:	mov	r0, sl
   1b150:	movt	r1, #9
   1b154:	vmov	r2, r3, d16
   1b158:	b	1b2f8 <fputs@plt+0x9f44>
   1b15c:	ldr	r0, [r5, #16]
   1b160:	movw	r1, #659	; 0x293
   1b164:	movt	r1, #9
   1b168:	ldr	r2, [r0, #8]
   1b16c:	b	1b180 <fputs@plt+0x9dcc>
   1b170:	ldr	r0, [r5, #16]
   1b174:	movw	r1, #631	; 0x277
   1b178:	movt	r1, #9
   1b17c:	ldr	r2, [r0]
   1b180:	mov	r0, sl
   1b184:	mov	r4, r7
   1b188:	bl	3e65c <fputs@plt+0x2d2a8>
   1b18c:	b	1b300 <fputs@plt+0x9f4c>
   1b190:	ldr	r4, [r5, #16]
   1b194:	cmp	r4, #0
   1b198:	bne	1b300 <fputs@plt+0x9f4c>
   1b19c:	strb	r6, [r7]
   1b1a0:	mov	r4, r7
   1b1a4:	b	1b300 <fputs@plt+0x9f4c>
   1b1a8:	ldr	r0, [r5, #16]
   1b1ac:	ldrh	r1, [r0, #8]
   1b1b0:	tst	r1, #2
   1b1b4:	bne	1b5ac <fputs@plt+0xa1f8>
   1b1b8:	tst	r1, #4
   1b1bc:	bne	1b1e4 <fputs@plt+0x9e30>
   1b1c0:	tst	r1, #8
   1b1c4:	bne	1b144 <fputs@plt+0x9d90>
   1b1c8:	movw	r4, #11005	; 0x2afd
   1b1cc:	movw	r0, #652	; 0x28c
   1b1d0:	tst	r1, #1
   1b1d4:	movt	r4, #9
   1b1d8:	movt	r0, #9
   1b1dc:	moveq	r4, r0
   1b1e0:	b	1b300 <fputs@plt+0x9f4c>
   1b1e4:	ldrd	r2, [r0]
   1b1e8:	movw	r1, #3682	; 0xe62
   1b1ec:	mov	r0, sl
   1b1f0:	movt	r1, #9
   1b1f4:	b	1b2f8 <fputs@plt+0x9f44>
   1b1f8:	str	r7, [sp, #20]
   1b1fc:	ldr	r7, [r5, #16]
   1b200:	movw	r1, #618	; 0x26a
   1b204:	mov	r0, sl
   1b208:	str	r5, [sp, #16]
   1b20c:	movt	r1, #9
   1b210:	ldrh	r2, [r7, #6]
   1b214:	bl	3e65c <fputs@plt+0x2d2a8>
   1b218:	ldrh	r0, [r7, #6]
   1b21c:	movw	r5, #39819	; 0x9b8b
   1b220:	movt	r5, #8
   1b224:	cmp	r0, #0
   1b228:	beq	1b2a8 <fputs@plt+0x9ef4>
   1b22c:	add	r6, r7, #20
   1b230:	mov	sl, #0
   1b234:	ldr	r0, [r6, sl, lsl #2]
   1b238:	mov	r4, r5
   1b23c:	movw	r1, #51248	; 0xc830
   1b240:	movt	r1, #8
   1b244:	cmp	r0, #0
   1b248:	ldrne	r4, [r0]
   1b24c:	mov	r0, r4
   1b250:	bl	11390 <strcmp@plt>
   1b254:	cmp	r0, #0
   1b258:	movw	r0, #12115	; 0x2f53
   1b25c:	movw	r2, #629	; 0x275
   1b260:	movw	r5, #39819	; 0x9b8b
   1b264:	movw	r1, #623	; 0x26f
   1b268:	movt	r0, #9
   1b26c:	movt	r2, #9
   1b270:	movt	r5, #8
   1b274:	movt	r1, #9
   1b278:	moveq	r4, r0
   1b27c:	ldr	r0, [r7, #16]
   1b280:	mov	r3, r4
   1b284:	ldrb	r0, [r0, sl]
   1b288:	cmp	r0, #0
   1b28c:	add	r0, sp, #56	; 0x38
   1b290:	moveq	r2, r5
   1b294:	bl	3e65c <fputs@plt+0x2d2a8>
   1b298:	ldrh	r0, [r7, #6]
   1b29c:	add	sl, sl, #1
   1b2a0:	cmp	sl, r0
   1b2a4:	bcc	1b234 <fputs@plt+0x9e80>
   1b2a8:	ldr	r0, [sp, #68]	; 0x44
   1b2ac:	ldr	r2, [sp, #72]	; 0x48
   1b2b0:	add	r1, r0, #1
   1b2b4:	cmp	r1, r2
   1b2b8:	bcs	1b5b4 <fputs@plt+0xa200>
   1b2bc:	str	r1, [sp, #68]	; 0x44
   1b2c0:	ldr	r4, [sp, #20]
   1b2c4:	ldr	r5, [sp, #16]
   1b2c8:	mov	r2, #41	; 0x29
   1b2cc:	mov	r6, #0
   1b2d0:	add	sl, sp, #56	; 0x38
   1b2d4:	ldr	r1, [sp, #64]	; 0x40
   1b2d8:	strb	r2, [r1, r0]
   1b2dc:	b	1b300 <fputs@plt+0x9f4c>
   1b2e0:	ldr	r0, [r5, #16]
   1b2e4:	movw	r1, #639	; 0x27f
   1b2e8:	movt	r1, #9
   1b2ec:	ldrsb	r3, [r0]
   1b2f0:	ldr	r2, [r0, #20]
   1b2f4:	mov	r0, sl
   1b2f8:	mov	r4, r7
   1b2fc:	bl	3e65c <fputs@plt+0x2d2a8>
   1b300:	mov	r0, sl
   1b304:	bl	15be0 <fputs@plt+0x482c>
   1b308:	ldr	r0, [sp, #36]	; 0x24
   1b30c:	ldr	r0, [r0]
   1b310:	cmp	r4, r0
   1b314:	beq	1b338 <fputs@plt+0x9f84>
   1b318:	ldr	r0, [sp, #24]
   1b31c:	mov	r1, r4
   1b320:	mvn	r2, #0
   1b324:	mov	r3, #1
   1b328:	str	r6, [sp]
   1b32c:	bl	1a2f4 <fputs@plt+0x8f40>
   1b330:	ldr	r4, [sp, #28]
   1b334:	b	1b364 <fputs@plt+0x9fb0>
   1b338:	cmp	r4, #0
   1b33c:	beq	1b350 <fputs@plt+0x9f9c>
   1b340:	mov	r0, r4
   1b344:	bl	111f8 <strlen@plt>
   1b348:	bic	r0, r0, #-1073741824	; 0xc0000000
   1b34c:	b	1b354 <fputs@plt+0x9fa0>
   1b350:	mov	r0, #0
   1b354:	ldr	r4, [sp, #28]
   1b358:	mov	r1, #1
   1b35c:	strb	r1, [r4, #130]	; 0x82
   1b360:	str	r0, [r4, #132]	; 0x84
   1b364:	ldrb	r0, [r8, #89]	; 0x59
   1b368:	and	r1, r0, #3
   1b36c:	cmp	r1, #1
   1b370:	bne	1b3ec <fputs@plt+0xa038>
   1b374:	ldr	r0, [r4, #184]	; 0xb8
   1b378:	cmp	r0, #4
   1b37c:	bge	1b3a4 <fputs@plt+0x9ff0>
   1b380:	add	r0, r4, #160	; 0xa0
   1b384:	mov	r1, #4
   1b388:	mov	r2, #0
   1b38c:	bl	33ab0 <fputs@plt+0x226fc>
   1b390:	mov	sl, #1
   1b394:	cmp	r0, #0
   1b398:	bne	1ace4 <fputs@plt+0x9930>
   1b39c:	ldr	r1, [r4, #176]	; 0xb0
   1b3a0:	b	1b3b8 <fputs@plt+0xa004>
   1b3a4:	ldr	r1, [r4, #180]	; 0xb4
   1b3a8:	str	r1, [r4, #176]	; 0xb0
   1b3ac:	ldrh	r0, [r4, #168]	; 0xa8
   1b3b0:	and	r0, r0, #13
   1b3b4:	strh	r0, [r4, #168]	; 0xa8
   1b3b8:	mov	r0, #2
   1b3bc:	movw	r2, #64905	; 0xfd89
   1b3c0:	str	r0, [r4, #172]	; 0xac
   1b3c4:	movw	r0, #514	; 0x202
   1b3c8:	movt	r2, #8
   1b3cc:	strh	r0, [r4, #168]	; 0xa8
   1b3d0:	mov	r0, #3
   1b3d4:	ldrb	r3, [r5, #3]
   1b3d8:	bl	15d40 <fputs@plt+0x498c>
   1b3dc:	mov	r0, #1
   1b3e0:	strb	r0, [r4, #170]	; 0xaa
   1b3e4:	strh	r0, [r4, #208]	; 0xd0
   1b3e8:	ldrb	r0, [r8, #89]	; 0x59
   1b3ec:	mov	r1, #12
   1b3f0:	str	r6, [r8, #80]	; 0x50
   1b3f4:	mov	r4, #100	; 0x64
   1b3f8:	and	r0, r1, r0, lsl #2
   1b3fc:	rsb	r0, r0, #12
   1b400:	strh	r0, [r8, #84]	; 0x54
   1b404:	ldr	r0, [r8, #8]
   1b408:	add	r0, r0, #40	; 0x28
   1b40c:	str	r0, [r8, #20]
   1b410:	str	r4, [r9, #52]	; 0x34
   1b414:	ldr	sl, [sp, #44]	; 0x2c
   1b418:	movw	r2, #3082	; 0xc0a
   1b41c:	ldr	r1, [r8, #80]	; 0x50
   1b420:	ldr	r0, [r8]
   1b424:	cmp	r1, r2
   1b428:	beq	1b450 <fputs@plt+0xa09c>
   1b42c:	ldrb	r2, [r0, #69]	; 0x45
   1b430:	cmp	r2, #0
   1b434:	bne	1b450 <fputs@plt+0xa09c>
   1b438:	ldr	r0, [r0, #56]	; 0x38
   1b43c:	and	r1, r0, r1
   1b440:	mov	r0, #7
   1b444:	cmp	r1, #7
   1b448:	streq	r0, [r8, #80]	; 0x50
   1b44c:	b	1b45c <fputs@plt+0xa0a8>
   1b450:	bl	31f94 <fputs@plt+0x20be0>
   1b454:	mov	r0, #7
   1b458:	str	r0, [r8, #80]	; 0x50
   1b45c:	orr	r0, r4, #1
   1b460:	cmp	r0, #101	; 0x65
   1b464:	beq	1b488 <fputs@plt+0xa0d4>
   1b468:	ldrsb	r0, [r8, #89]	; 0x59
   1b46c:	add	r5, sp, #56	; 0x38
   1b470:	cmn	r0, #1
   1b474:	bgt	1b48c <fputs@plt+0xa0d8>
   1b478:	mov	r0, r8
   1b47c:	bl	32acc <fputs@plt+0x21718>
   1b480:	mov	r4, r0
   1b484:	b	1b48c <fputs@plt+0xa0d8>
   1b488:	add	r5, sp, #56	; 0x38
   1b48c:	ldr	r0, [r9, #56]	; 0x38
   1b490:	and	r4, r0, r4
   1b494:	cmp	r4, #17
   1b498:	bne	1b654 <fputs@plt+0xa2a0>
   1b49c:	cmp	sl, #49	; 0x31
   1b4a0:	bhi	1b5e4 <fputs@plt+0xa230>
   1b4a4:	ldr	r6, [r8]
   1b4a8:	ldr	r1, [r8, #168]	; 0xa8
   1b4ac:	ldr	r7, [r8, #76]	; 0x4c
   1b4b0:	mov	r9, #0
   1b4b4:	add	r0, sp, #52	; 0x34
   1b4b8:	str	r8, [sp]
   1b4bc:	mvn	r2, #0
   1b4c0:	mov	r3, #0
   1b4c4:	stmib	sp, {r0, r9}
   1b4c8:	mov	r0, r6
   1b4cc:	bl	1eb14 <fputs@plt+0xd760>
   1b4d0:	cmp	r0, #0
   1b4d4:	bne	1b5ec <fputs@plt+0xa238>
   1b4d8:	ldr	r4, [sp, #52]	; 0x34
   1b4dc:	mov	r0, r5
   1b4e0:	mov	r2, #208	; 0xd0
   1b4e4:	add	sl, sl, #1
   1b4e8:	mov	r1, r4
   1b4ec:	bl	1121c <memcpy@plt>
   1b4f0:	mov	r0, r4
   1b4f4:	mov	r1, r8
   1b4f8:	mov	r2, #208	; 0xd0
   1b4fc:	bl	1121c <memcpy@plt>
   1b500:	mov	r0, r8
   1b504:	mov	r1, r5
   1b508:	mov	r2, #208	; 0xd0
   1b50c:	bl	1121c <memcpy@plt>
   1b510:	ldr	r0, [r4, #52]	; 0x34
   1b514:	ldr	r1, [r8, #52]	; 0x34
   1b518:	str	r1, [r4, #52]	; 0x34
   1b51c:	str	r0, [r8, #52]	; 0x34
   1b520:	ldr	r0, [r4, #48]	; 0x30
   1b524:	ldr	r1, [r8, #48]	; 0x30
   1b528:	str	r1, [r4, #48]	; 0x30
   1b52c:	str	r0, [r8, #48]	; 0x30
   1b530:	ldr	r0, [r4, #168]	; 0xa8
   1b534:	ldr	r1, [r8, #168]	; 0xa8
   1b538:	str	r1, [r4, #168]	; 0xa8
   1b53c:	str	r0, [r8, #168]	; 0xa8
   1b540:	ldrb	r0, [r8, #89]	; 0x59
   1b544:	ldrb	r1, [r4, #89]	; 0x59
   1b548:	and	r0, r0, #127	; 0x7f
   1b54c:	and	r1, r1, #128	; 0x80
   1b550:	orr	r0, r0, r1
   1b554:	mov	r1, r8
   1b558:	strb	r0, [r8, #89]	; 0x59
   1b55c:	mov	r0, r4
   1b560:	bl	1c7d8 <fputs@plt+0xb424>
   1b564:	mov	r0, r4
   1b568:	str	r9, [r4, #80]	; 0x50
   1b56c:	bl	199e0 <fputs@plt+0x862c>
   1b570:	mov	r0, r8
   1b574:	bl	19a30 <fputs@plt+0x867c>
   1b578:	cmn	r7, #1
   1b57c:	mov	r6, #0
   1b580:	ldrbgt	r0, [r8, #87]	; 0x57
   1b584:	orrgt	r0, r0, #2
   1b588:	strbgt	r0, [r8, #87]	; 0x57
   1b58c:	b	1aa90 <fputs@plt+0x96dc>
   1b590:	movw	r1, #3623	; 0xe27
   1b594:	mov	r0, sl
   1b598:	mov	r2, #1
   1b59c:	mov	r4, r7
   1b5a0:	movt	r1, #9
   1b5a4:	bl	2363c <fputs@plt+0x12288>
   1b5a8:	b	1b300 <fputs@plt+0x9f4c>
   1b5ac:	ldr	r4, [r0, #16]
   1b5b0:	b	1b300 <fputs@plt+0x9f4c>
   1b5b4:	movw	r1, #6677	; 0x1a15
   1b5b8:	add	sl, sp, #56	; 0x38
   1b5bc:	mov	r2, #1
   1b5c0:	mov	r0, sl
   1b5c4:	movt	r1, #9
   1b5c8:	bl	2363c <fputs@plt+0x12288>
   1b5cc:	ldr	r4, [sp, #20]
   1b5d0:	ldr	r5, [sp, #16]
   1b5d4:	mov	r6, #0
   1b5d8:	b	1b300 <fputs@plt+0x9f4c>
   1b5dc:	mov	r4, #7
   1b5e0:	b	1b650 <fputs@plt+0xa29c>
   1b5e4:	mov	r4, #17
   1b5e8:	b	1b654 <fputs@plt+0xa2a0>
   1b5ec:	cmp	r0, #7
   1b5f0:	mov	r4, r0
   1b5f4:	ldrbeq	r0, [r6, #69]	; 0x45
   1b5f8:	cmpeq	r0, #0
   1b5fc:	beq	1b690 <fputs@plt+0xa2dc>
   1b600:	ldr	r7, [sp, #32]
   1b604:	mov	r1, #1
   1b608:	ldr	r0, [r7, #240]	; 0xf0
   1b60c:	bl	19f04 <fputs@plt+0x8b50>
   1b610:	ldr	r1, [r8, #44]	; 0x2c
   1b614:	mov	r6, r0
   1b618:	mov	r0, r7
   1b61c:	bl	13ce4 <fputs@plt+0x2930>
   1b620:	ldrb	r0, [r7, #69]	; 0x45
   1b624:	cmp	r0, #0
   1b628:	beq	1b640 <fputs@plt+0xa28c>
   1b62c:	mov	r4, #7
   1b630:	mov	r0, #0
   1b634:	str	r4, [r8, #80]	; 0x50
   1b638:	str	r0, [r8, #44]	; 0x2c
   1b63c:	b	1b654 <fputs@plt+0xa2a0>
   1b640:	mov	r0, r7
   1b644:	mov	r1, r6
   1b648:	bl	1b704 <fputs@plt+0xa350>
   1b64c:	str	r0, [r8, #44]	; 0x2c
   1b650:	str	r4, [r8, #80]	; 0x50
   1b654:	movw	r0, #3082	; 0xc0a
   1b658:	cmp	r4, r0
   1b65c:	ldr	r0, [sp, #32]
   1b660:	beq	1b67c <fputs@plt+0xa2c8>
   1b664:	ldrb	r1, [r0, #69]	; 0x45
   1b668:	cmp	r1, #0
   1b66c:	bne	1b67c <fputs@plt+0xa2c8>
   1b670:	ldr	r0, [r0, #56]	; 0x38
   1b674:	and	r4, r0, r4
   1b678:	b	1b684 <fputs@plt+0xa2d0>
   1b67c:	bl	31f94 <fputs@plt+0x20be0>
   1b680:	mov	r4, #7
   1b684:	mov	r0, r4
   1b688:	sub	sp, fp, #28
   1b68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b690:	ldrb	r0, [r6, #70]	; 0x46
   1b694:	cmp	r0, #0
   1b698:	bne	1b600 <fputs@plt+0xa24c>
   1b69c:	mov	r0, #1
   1b6a0:	strb	r0, [r6, #69]	; 0x45
   1b6a4:	ldr	r1, [r6, #164]	; 0xa4
   1b6a8:	cmp	r1, #1
   1b6ac:	strge	r0, [r6, #248]	; 0xf8
   1b6b0:	ldr	r0, [r6, #256]	; 0x100
   1b6b4:	add	r0, r0, #1
   1b6b8:	str	r0, [r6, #256]	; 0x100
   1b6bc:	b	1b600 <fputs@plt+0xa24c>
   1b6c0:	push	{fp, lr}
   1b6c4:	mov	fp, sp
   1b6c8:	cmp	r0, #0
   1b6cc:	beq	1b6ec <fputs@plt+0xa338>
   1b6d0:	ldr	r1, [r0]
   1b6d4:	mov	r0, #0
   1b6d8:	cmp	r1, #0
   1b6dc:	popne	{fp, pc}
   1b6e0:	movw	r1, #64706	; 0xfcc2
   1b6e4:	movt	r1, #8
   1b6e8:	b	1b6f4 <fputs@plt+0xa340>
   1b6ec:	movw	r1, #64865	; 0xfd61
   1b6f0:	movt	r1, #8
   1b6f4:	mov	r0, #21
   1b6f8:	bl	15d70 <fputs@plt+0x49bc>
   1b6fc:	mov	r0, #1
   1b700:	pop	{fp, pc}
   1b704:	push	{r4, r5, r6, r7, fp, lr}
   1b708:	add	fp, sp, #16
   1b70c:	mov	r4, #0
   1b710:	cmp	r1, #0
   1b714:	beq	1b778 <fputs@plt+0xa3c4>
   1b718:	mov	r7, r0
   1b71c:	mov	r0, r1
   1b720:	mov	r5, r1
   1b724:	bl	111f8 <strlen@plt>
   1b728:	bic	r0, r0, #-1073741824	; 0xc0000000
   1b72c:	cmp	r7, #0
   1b730:	add	r6, r0, #1
   1b734:	beq	1b74c <fputs@plt+0xa398>
   1b738:	mov	r0, r7
   1b73c:	mov	r2, r6
   1b740:	mov	r3, #0
   1b744:	bl	238bc <fputs@plt+0x12508>
   1b748:	b	1b758 <fputs@plt+0xa3a4>
   1b74c:	mov	r0, r6
   1b750:	mov	r1, #0
   1b754:	bl	142d0 <fputs@plt+0x2f1c>
   1b758:	mov	r7, r0
   1b75c:	cmp	r0, #0
   1b760:	beq	1b778 <fputs@plt+0xa3c4>
   1b764:	mov	r0, r7
   1b768:	mov	r1, r5
   1b76c:	mov	r2, r6
   1b770:	bl	1121c <memcpy@plt>
   1b774:	mov	r4, r7
   1b778:	mov	r0, r4
   1b77c:	pop	{r4, r5, r6, r7, fp, pc}
   1b780:	ldr	r0, [r0, #4]
   1b784:	ldr	r0, [r0, #4]
   1b788:	bx	lr
   1b78c:	ldr	r0, [r0]
   1b790:	ldr	r0, [r0, #32]
   1b794:	bx	lr
   1b798:	ldr	r2, [r0, #8]
   1b79c:	ldrb	r3, [r2, #9]
   1b7a0:	tst	r3, #32
   1b7a4:	ldrne	r0, [r2, #16]
   1b7a8:	bxne	lr
   1b7ac:	b	1b7b0 <fputs@plt+0xa3fc>
   1b7b0:	push	{r4, r5, r6, r7, fp, lr}
   1b7b4:	add	fp, sp, #16
   1b7b8:	ldr	r4, [r0, #8]
   1b7bc:	cmp	r1, #0
   1b7c0:	ble	1b7f4 <fputs@plt+0xa440>
   1b7c4:	mov	r6, r0
   1b7c8:	ldr	r0, [r4, #24]
   1b7cc:	mov	r5, r1
   1b7d0:	cmp	r0, r1
   1b7d4:	bge	1b810 <fputs@plt+0xa45c>
   1b7d8:	mov	r0, r4
   1b7dc:	mov	r1, r5
   1b7e0:	mov	r2, #0
   1b7e4:	bl	33ab0 <fputs@plt+0x226fc>
   1b7e8:	mov	r7, r4
   1b7ec:	ldr	r0, [r7, #16]!
   1b7f0:	b	1b828 <fputs@plt+0xa474>
   1b7f4:	ldrh	r0, [r4, #8]
   1b7f8:	movw	r1, #9312	; 0x2460
   1b7fc:	tst	r0, r1
   1b800:	beq	1b854 <fputs@plt+0xa4a0>
   1b804:	mov	r0, r4
   1b808:	bl	33934 <fputs@plt+0x22580>
   1b80c:	b	1b85c <fputs@plt+0xa4a8>
   1b810:	ldr	r0, [r4, #20]
   1b814:	add	r7, r4, #16
   1b818:	str	r0, [r4, #16]
   1b81c:	ldrh	r1, [r4, #8]
   1b820:	and	r1, r1, #13
   1b824:	strh	r1, [r4, #8]
   1b828:	mov	r1, #8192	; 0x2000
   1b82c:	cmp	r0, #0
   1b830:	strh	r1, [r4, #8]
   1b834:	ldr	r1, [r6, #4]
   1b838:	str	r1, [r4]
   1b83c:	popeq	{r4, r5, r6, r7, fp, pc}
   1b840:	mov	r1, #0
   1b844:	mov	r2, r5
   1b848:	bl	11174 <memset@plt>
   1b84c:	ldr	r0, [r7]
   1b850:	pop	{r4, r5, r6, r7, fp, pc}
   1b854:	mov	r0, #1
   1b858:	strh	r0, [r4, #8]
   1b85c:	mov	r0, #0
   1b860:	str	r0, [r4, #16]
   1b864:	pop	{r4, r5, r6, r7, fp, pc}
   1b868:	mov	r2, r0
   1b86c:	ldr	r0, [r0, #12]
   1b870:	ldr	r3, [r0, #204]	; 0xcc
   1b874:	mov	r0, #0
   1b878:	cmp	r3, #0
   1b87c:	bxeq	lr
   1b880:	ldr	ip, [r2, #16]
   1b884:	ldr	r2, [r3]
   1b888:	cmp	r2, ip
   1b88c:	ldreq	r2, [r3, #4]
   1b890:	cmpeq	r2, r1
   1b894:	beq	1b8a8 <fputs@plt+0xa4f4>
   1b898:	ldr	r3, [r3, #16]
   1b89c:	cmp	r3, #0
   1b8a0:	bne	1b884 <fputs@plt+0xa4d0>
   1b8a4:	bx	lr
   1b8a8:	ldr	r0, [r3, #8]
   1b8ac:	bx	lr
   1b8b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b8b4:	add	fp, sp, #24
   1b8b8:	mov	r8, r2
   1b8bc:	cmp	r1, #0
   1b8c0:	blt	1b978 <fputs@plt+0xa5c4>
   1b8c4:	ldr	r4, [r0, #12]
   1b8c8:	mov	r7, r1
   1b8cc:	mov	r5, r0
   1b8d0:	ldr	r6, [r4, #204]	; 0xcc
   1b8d4:	cmp	r6, #0
   1b8d8:	beq	1b900 <fputs@plt+0xa54c>
   1b8dc:	ldr	r0, [r5, #16]
   1b8e0:	ldr	r1, [r6]
   1b8e4:	cmp	r1, r0
   1b8e8:	ldreq	r1, [r6, #4]
   1b8ec:	cmpeq	r1, r7
   1b8f0:	beq	1b98c <fputs@plt+0xa5d8>
   1b8f4:	ldr	r6, [r6, #16]
   1b8f8:	cmp	r6, #0
   1b8fc:	bne	1b8e0 <fputs@plt+0xa52c>
   1b900:	ldr	r0, [r4]
   1b904:	mov	r9, r3
   1b908:	cmp	r0, #0
   1b90c:	beq	1b920 <fputs@plt+0xa56c>
   1b910:	mov	r2, #20
   1b914:	mov	r3, #0
   1b918:	bl	238bc <fputs@plt+0x12508>
   1b91c:	b	1b92c <fputs@plt+0xa578>
   1b920:	mov	r0, #20
   1b924:	mov	r1, #0
   1b928:	bl	142d0 <fputs@plt+0x2f1c>
   1b92c:	mov	r6, r0
   1b930:	cmp	r0, #0
   1b934:	mov	r3, r9
   1b938:	beq	1b978 <fputs@plt+0xa5c4>
   1b93c:	mov	r0, #0
   1b940:	str	r0, [r6, #12]
   1b944:	str	r0, [r6, #8]
   1b948:	ldr	r1, [r5, #16]
   1b94c:	stm	r6, {r1, r7}
   1b950:	ldr	r1, [r4, #204]	; 0xcc
   1b954:	str	r1, [r6, #16]
   1b958:	str	r6, [r4, #204]	; 0xcc
   1b95c:	ldrb	r1, [r5, #25]
   1b960:	cmp	r1, #0
   1b964:	bne	1b9a8 <fputs@plt+0xa5f4>
   1b968:	mov	r1, #1
   1b96c:	strb	r1, [r5, #25]
   1b970:	str	r0, [r5, #20]
   1b974:	b	1b9a8 <fputs@plt+0xa5f4>
   1b978:	cmp	r3, #0
   1b97c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b980:	mov	r0, r8
   1b984:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b988:	bx	r3
   1b98c:	ldr	r1, [r6, #12]
   1b990:	cmp	r1, #0
   1b994:	beq	1b9a8 <fputs@plt+0xa5f4>
   1b998:	ldr	r0, [r6, #8]
   1b99c:	mov	r4, r3
   1b9a0:	blx	r1
   1b9a4:	mov	r3, r4
   1b9a8:	str	r8, [r6, #8]
   1b9ac:	str	r3, [r6, #12]
   1b9b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b9b4:	ldr	r0, [r0, #8]
   1b9b8:	ldr	r0, [r0, #12]
   1b9bc:	bx	lr
   1b9c0:	cmp	r0, #0
   1b9c4:	ldrhne	r0, [r0, #84]	; 0x54
   1b9c8:	moveq	r0, #0
   1b9cc:	bx	lr
   1b9d0:	mov	r1, r0
   1b9d4:	mov	r0, #0
   1b9d8:	cmp	r1, #0
   1b9dc:	ldrne	r2, [r1, #20]
   1b9e0:	cmpne	r2, #0
   1b9e4:	ldrhne	r0, [r1, #84]	; 0x54
   1b9e8:	bx	lr
   1b9ec:	push	{r4, r5, fp, lr}
   1b9f0:	add	fp, sp, #8
   1b9f4:	mov	r4, r0
   1b9f8:	bl	1ba4c <fputs@plt+0xa698>
   1b9fc:	bl	19c4c <fputs@plt+0x8898>
   1ba00:	mov	r5, r0
   1ba04:	cmp	r4, #0
   1ba08:	beq	1ba44 <fputs@plt+0xa690>
   1ba0c:	ldr	r1, [r4, #80]	; 0x50
   1ba10:	ldr	r0, [r4]
   1ba14:	movw	r2, #3082	; 0xc0a
   1ba18:	cmp	r1, r2
   1ba1c:	beq	1ba38 <fputs@plt+0xa684>
   1ba20:	ldrb	r2, [r0, #69]	; 0x45
   1ba24:	cmp	r2, #0
   1ba28:	bne	1ba38 <fputs@plt+0xa684>
   1ba2c:	ldr	r0, [r0, #56]	; 0x38
   1ba30:	and	r0, r0, r1
   1ba34:	b	1ba40 <fputs@plt+0xa68c>
   1ba38:	bl	31f94 <fputs@plt+0x20be0>
   1ba3c:	mov	r0, #7
   1ba40:	str	r0, [r4, #80]	; 0x50
   1ba44:	mov	r0, r5
   1ba48:	pop	{r4, r5, fp, pc}
   1ba4c:	push	{r4, sl, fp, lr}
   1ba50:	add	fp, sp, #8
   1ba54:	movw	r4, #53040	; 0xcf30
   1ba58:	cmp	r0, #0
   1ba5c:	movt	r4, #8
   1ba60:	beq	1baa0 <fputs@plt+0xa6ec>
   1ba64:	ldr	r2, [r0, #20]
   1ba68:	cmp	r2, #0
   1ba6c:	ldrhne	r3, [r0, #84]	; 0x54
   1ba70:	cmpne	r3, r1
   1ba74:	bhi	1ba98 <fputs@plt+0xa6e4>
   1ba78:	ldr	r0, [r0]
   1ba7c:	cmp	r0, #0
   1ba80:	beq	1baa0 <fputs@plt+0xa6ec>
   1ba84:	mov	r1, #25
   1ba88:	str	r1, [r0, #52]	; 0x34
   1ba8c:	mov	r1, #25
   1ba90:	bl	260f4 <fputs@plt+0x14d40>
   1ba94:	b	1baa0 <fputs@plt+0xa6ec>
   1ba98:	add	r0, r1, r1, lsl #2
   1ba9c:	add	r4, r2, r0, lsl #3
   1baa0:	mov	r0, r4
   1baa4:	pop	{r4, sl, fp, pc}
   1baa8:	push	{r4, r5, fp, lr}
   1baac:	add	fp, sp, #8
   1bab0:	mov	r4, r0
   1bab4:	bl	1ba4c <fputs@plt+0xa698>
   1bab8:	mov	r1, #1
   1babc:	bl	19d48 <fputs@plt+0x8994>
   1bac0:	mov	r5, r0
   1bac4:	cmp	r4, #0
   1bac8:	beq	1bb04 <fputs@plt+0xa750>
   1bacc:	ldr	r1, [r4, #80]	; 0x50
   1bad0:	ldr	r0, [r4]
   1bad4:	movw	r2, #3082	; 0xc0a
   1bad8:	cmp	r1, r2
   1badc:	beq	1baf8 <fputs@plt+0xa744>
   1bae0:	ldrb	r2, [r0, #69]	; 0x45
   1bae4:	cmp	r2, #0
   1bae8:	bne	1baf8 <fputs@plt+0xa744>
   1baec:	ldr	r0, [r0, #56]	; 0x38
   1baf0:	and	r0, r0, r1
   1baf4:	b	1bb00 <fputs@plt+0xa74c>
   1baf8:	bl	31f94 <fputs@plt+0x20be0>
   1bafc:	mov	r0, #7
   1bb00:	str	r0, [r4, #80]	; 0x50
   1bb04:	mov	r0, r5
   1bb08:	pop	{r4, r5, fp, pc}
   1bb0c:	push	{r4, r5, fp, lr}
   1bb10:	add	fp, sp, #8
   1bb14:	mov	r4, r0
   1bb18:	bl	1ba4c <fputs@plt+0xa698>
   1bb1c:	mov	r1, #2
   1bb20:	bl	19d48 <fputs@plt+0x8994>
   1bb24:	mov	r5, r0
   1bb28:	cmp	r4, #0
   1bb2c:	beq	1bb68 <fputs@plt+0xa7b4>
   1bb30:	ldr	r1, [r4, #80]	; 0x50
   1bb34:	ldr	r0, [r4]
   1bb38:	movw	r2, #3082	; 0xc0a
   1bb3c:	cmp	r1, r2
   1bb40:	beq	1bb5c <fputs@plt+0xa7a8>
   1bb44:	ldrb	r2, [r0, #69]	; 0x45
   1bb48:	cmp	r2, #0
   1bb4c:	bne	1bb5c <fputs@plt+0xa7a8>
   1bb50:	ldr	r0, [r0, #56]	; 0x38
   1bb54:	and	r0, r0, r1
   1bb58:	b	1bb64 <fputs@plt+0xa7b0>
   1bb5c:	bl	31f94 <fputs@plt+0x20be0>
   1bb60:	mov	r0, #7
   1bb64:	str	r0, [r4, #80]	; 0x50
   1bb68:	mov	r0, r5
   1bb6c:	pop	{r4, r5, fp, pc}
   1bb70:	push	{r4, sl, fp, lr}
   1bb74:	add	fp, sp, #8
   1bb78:	vpush	{d8}
   1bb7c:	mov	r4, r0
   1bb80:	bl	1ba4c <fputs@plt+0xa698>
   1bb84:	bl	19da4 <fputs@plt+0x89f0>
   1bb88:	vmov.f64	d8, d0
   1bb8c:	cmp	r4, #0
   1bb90:	beq	1bbcc <fputs@plt+0xa818>
   1bb94:	ldr	r1, [r4, #80]	; 0x50
   1bb98:	ldr	r0, [r4]
   1bb9c:	movw	r2, #3082	; 0xc0a
   1bba0:	cmp	r1, r2
   1bba4:	beq	1bbc0 <fputs@plt+0xa80c>
   1bba8:	ldrb	r2, [r0, #69]	; 0x45
   1bbac:	cmp	r2, #0
   1bbb0:	bne	1bbc0 <fputs@plt+0xa80c>
   1bbb4:	ldr	r0, [r0, #56]	; 0x38
   1bbb8:	and	r0, r0, r1
   1bbbc:	b	1bbc8 <fputs@plt+0xa814>
   1bbc0:	bl	31f94 <fputs@plt+0x20be0>
   1bbc4:	mov	r0, #7
   1bbc8:	str	r0, [r4, #80]	; 0x50
   1bbcc:	vmov.f64	d0, d8
   1bbd0:	vpop	{d8}
   1bbd4:	pop	{r4, sl, fp, pc}
   1bbd8:	push	{r4, r5, fp, lr}
   1bbdc:	add	fp, sp, #8
   1bbe0:	mov	r4, r0
   1bbe4:	bl	1ba4c <fputs@plt+0xa698>
   1bbe8:	bl	19e28 <fputs@plt+0x8a74>
   1bbec:	mov	r5, r0
   1bbf0:	cmp	r4, #0
   1bbf4:	beq	1bc30 <fputs@plt+0xa87c>
   1bbf8:	ldr	r1, [r4, #80]	; 0x50
   1bbfc:	ldr	r0, [r4]
   1bc00:	movw	r2, #3082	; 0xc0a
   1bc04:	cmp	r1, r2
   1bc08:	beq	1bc24 <fputs@plt+0xa870>
   1bc0c:	ldrb	r2, [r0, #69]	; 0x45
   1bc10:	cmp	r2, #0
   1bc14:	bne	1bc24 <fputs@plt+0xa870>
   1bc18:	ldr	r0, [r0, #56]	; 0x38
   1bc1c:	and	r0, r0, r1
   1bc20:	b	1bc2c <fputs@plt+0xa878>
   1bc24:	bl	31f94 <fputs@plt+0x20be0>
   1bc28:	mov	r0, #7
   1bc2c:	str	r0, [r4, #80]	; 0x50
   1bc30:	mov	r0, r5
   1bc34:	pop	{r4, r5, fp, pc}
   1bc38:	push	{r4, r5, r6, sl, fp, lr}
   1bc3c:	add	fp, sp, #16
   1bc40:	mov	r4, r0
   1bc44:	bl	1ba4c <fputs@plt+0xa698>
   1bc48:	bl	19e28 <fputs@plt+0x8a74>
   1bc4c:	mov	r5, r0
   1bc50:	mov	r6, r1
   1bc54:	cmp	r4, #0
   1bc58:	beq	1bc94 <fputs@plt+0xa8e0>
   1bc5c:	ldr	r1, [r4, #80]	; 0x50
   1bc60:	ldr	r0, [r4]
   1bc64:	movw	r2, #3082	; 0xc0a
   1bc68:	cmp	r1, r2
   1bc6c:	beq	1bc88 <fputs@plt+0xa8d4>
   1bc70:	ldrb	r2, [r0, #69]	; 0x45
   1bc74:	cmp	r2, #0
   1bc78:	bne	1bc88 <fputs@plt+0xa8d4>
   1bc7c:	ldr	r0, [r0, #56]	; 0x38
   1bc80:	and	r0, r0, r1
   1bc84:	b	1bc90 <fputs@plt+0xa8dc>
   1bc88:	bl	31f94 <fputs@plt+0x20be0>
   1bc8c:	mov	r0, #7
   1bc90:	str	r0, [r4, #80]	; 0x50
   1bc94:	mov	r0, r5
   1bc98:	mov	r1, r6
   1bc9c:	pop	{r4, r5, r6, sl, fp, pc}
   1bca0:	push	{r4, r5, fp, lr}
   1bca4:	add	fp, sp, #8
   1bca8:	mov	r4, r0
   1bcac:	bl	1ba4c <fputs@plt+0xa698>
   1bcb0:	mov	r1, #1
   1bcb4:	bl	19f04 <fputs@plt+0x8b50>
   1bcb8:	mov	r5, r0
   1bcbc:	cmp	r4, #0
   1bcc0:	beq	1bcfc <fputs@plt+0xa948>
   1bcc4:	ldr	r1, [r4, #80]	; 0x50
   1bcc8:	ldr	r0, [r4]
   1bccc:	movw	r2, #3082	; 0xc0a
   1bcd0:	cmp	r1, r2
   1bcd4:	beq	1bcf0 <fputs@plt+0xa93c>
   1bcd8:	ldrb	r2, [r0, #69]	; 0x45
   1bcdc:	cmp	r2, #0
   1bce0:	bne	1bcf0 <fputs@plt+0xa93c>
   1bce4:	ldr	r0, [r0, #56]	; 0x38
   1bce8:	and	r0, r0, r1
   1bcec:	b	1bcf8 <fputs@plt+0xa944>
   1bcf0:	bl	31f94 <fputs@plt+0x20be0>
   1bcf4:	mov	r0, #7
   1bcf8:	str	r0, [r4, #80]	; 0x50
   1bcfc:	mov	r0, r5
   1bd00:	pop	{r4, r5, fp, pc}
   1bd04:	push	{r4, r5, fp, lr}
   1bd08:	add	fp, sp, #8
   1bd0c:	mov	r4, r0
   1bd10:	bl	1ba4c <fputs@plt+0xa698>
   1bd14:	mov	r5, r0
   1bd18:	ldrh	r0, [r0, #8]
   1bd1c:	tst	r0, #2048	; 0x800
   1bd20:	movwne	r1, #59391	; 0xe7ff
   1bd24:	andne	r0, r0, r1
   1bd28:	orrne	r0, r0, #4096	; 0x1000
   1bd2c:	strhne	r0, [r5, #8]
   1bd30:	cmp	r4, #0
   1bd34:	beq	1bd70 <fputs@plt+0xa9bc>
   1bd38:	ldr	r1, [r4, #80]	; 0x50
   1bd3c:	ldr	r0, [r4]
   1bd40:	movw	r2, #3082	; 0xc0a
   1bd44:	cmp	r1, r2
   1bd48:	beq	1bd64 <fputs@plt+0xa9b0>
   1bd4c:	ldrb	r2, [r0, #69]	; 0x45
   1bd50:	cmp	r2, #0
   1bd54:	bne	1bd64 <fputs@plt+0xa9b0>
   1bd58:	ldr	r0, [r0, #56]	; 0x38
   1bd5c:	and	r0, r0, r1
   1bd60:	b	1bd6c <fputs@plt+0xa9b8>
   1bd64:	bl	31f94 <fputs@plt+0x20be0>
   1bd68:	mov	r0, #7
   1bd6c:	str	r0, [r4, #80]	; 0x50
   1bd70:	mov	r0, r5
   1bd74:	pop	{r4, r5, fp, pc}
   1bd78:	push	{r4, r5, fp, lr}
   1bd7c:	add	fp, sp, #8
   1bd80:	mov	r4, r0
   1bd84:	bl	1ba4c <fputs@plt+0xa698>
   1bd88:	mov	r1, #2
   1bd8c:	bl	19f04 <fputs@plt+0x8b50>
   1bd90:	mov	r5, r0
   1bd94:	cmp	r4, #0
   1bd98:	beq	1bdd4 <fputs@plt+0xaa20>
   1bd9c:	ldr	r1, [r4, #80]	; 0x50
   1bda0:	ldr	r0, [r4]
   1bda4:	movw	r2, #3082	; 0xc0a
   1bda8:	cmp	r1, r2
   1bdac:	beq	1bdc8 <fputs@plt+0xaa14>
   1bdb0:	ldrb	r2, [r0, #69]	; 0x45
   1bdb4:	cmp	r2, #0
   1bdb8:	bne	1bdc8 <fputs@plt+0xaa14>
   1bdbc:	ldr	r0, [r0, #56]	; 0x38
   1bdc0:	and	r0, r0, r1
   1bdc4:	b	1bdd0 <fputs@plt+0xaa1c>
   1bdc8:	bl	31f94 <fputs@plt+0x20be0>
   1bdcc:	mov	r0, #7
   1bdd0:	str	r0, [r4, #80]	; 0x50
   1bdd4:	mov	r0, r5
   1bdd8:	pop	{r4, r5, fp, pc}
   1bddc:	push	{r4, r5, fp, lr}
   1bde0:	add	fp, sp, #8
   1bde4:	mov	r4, r0
   1bde8:	bl	1ba4c <fputs@plt+0xa698>
   1bdec:	ldrh	r0, [r0, #8]
   1bdf0:	movw	r1, #15358	; 0x3bfe
   1bdf4:	cmp	r4, #0
   1bdf8:	movt	r1, #9
   1bdfc:	and	r0, r0, #31
   1be00:	ldrb	r5, [r1, r0]
   1be04:	beq	1be40 <fputs@plt+0xaa8c>
   1be08:	ldr	r1, [r4, #80]	; 0x50
   1be0c:	ldr	r0, [r4]
   1be10:	movw	r2, #3082	; 0xc0a
   1be14:	cmp	r1, r2
   1be18:	beq	1be34 <fputs@plt+0xaa80>
   1be1c:	ldrb	r2, [r0, #69]	; 0x45
   1be20:	cmp	r2, #0
   1be24:	bne	1be34 <fputs@plt+0xaa80>
   1be28:	ldr	r0, [r0, #56]	; 0x38
   1be2c:	and	r0, r0, r1
   1be30:	b	1be3c <fputs@plt+0xaa88>
   1be34:	bl	31f94 <fputs@plt+0x20be0>
   1be38:	mov	r0, #7
   1be3c:	str	r0, [r4, #80]	; 0x50
   1be40:	mov	r0, r5
   1be44:	pop	{r4, r5, fp, pc}
   1be48:	push	{r4, r5, fp, lr}
   1be4c:	add	fp, sp, #8
   1be50:	cmp	r0, #0
   1be54:	mov	r4, #0
   1be58:	ldrhne	r2, [r0, #84]	; 0x54
   1be5c:	cmpne	r2, r1
   1be60:	bhi	1be6c <fputs@plt+0xaab8>
   1be64:	mov	r0, r4
   1be68:	pop	{r4, r5, fp, pc}
   1be6c:	ldr	r5, [r0]
   1be70:	ldr	r0, [r0, #16]
   1be74:	add	r1, r1, r1, lsl #2
   1be78:	add	r0, r0, r1, lsl #3
   1be7c:	mov	r1, #1
   1be80:	bl	19f04 <fputs@plt+0x8b50>
   1be84:	ldrb	r1, [r5, #69]	; 0x45
   1be88:	cmp	r1, #0
   1be8c:	beq	1beb8 <fputs@plt+0xab04>
   1be90:	ldr	r0, [r5, #164]	; 0xa4
   1be94:	cmp	r0, #0
   1be98:	bne	1be64 <fputs@plt+0xaab0>
   1be9c:	mov	r4, #0
   1bea0:	str	r4, [r5, #248]	; 0xf8
   1bea4:	strb	r4, [r5, #69]	; 0x45
   1bea8:	ldr	r0, [r5, #256]	; 0x100
   1beac:	sub	r0, r0, #1
   1beb0:	str	r0, [r5, #256]	; 0x100
   1beb4:	b	1be64 <fputs@plt+0xaab0>
   1beb8:	mov	r4, r0
   1bebc:	b	1be64 <fputs@plt+0xaab0>
   1bec0:	push	{r4, r5, fp, lr}
   1bec4:	add	fp, sp, #8
   1bec8:	cmp	r0, #0
   1becc:	mov	r4, #0
   1bed0:	ldrhne	r2, [r0, #84]	; 0x54
   1bed4:	cmpne	r2, r1
   1bed8:	bhi	1bee4 <fputs@plt+0xab30>
   1bedc:	mov	r0, r4
   1bee0:	pop	{r4, r5, fp, pc}
   1bee4:	ldr	r5, [r0]
   1bee8:	ldr	r0, [r0, #16]
   1beec:	add	r1, r1, r1, lsl #2
   1bef0:	add	r0, r0, r1, lsl #3
   1bef4:	mov	r1, #2
   1bef8:	bl	19f04 <fputs@plt+0x8b50>
   1befc:	ldrb	r1, [r5, #69]	; 0x45
   1bf00:	cmp	r1, #0
   1bf04:	beq	1bf30 <fputs@plt+0xab7c>
   1bf08:	ldr	r0, [r5, #164]	; 0xa4
   1bf0c:	cmp	r0, #0
   1bf10:	bne	1bedc <fputs@plt+0xab28>
   1bf14:	mov	r4, #0
   1bf18:	str	r4, [r5, #248]	; 0xf8
   1bf1c:	strb	r4, [r5, #69]	; 0x45
   1bf20:	ldr	r0, [r5, #256]	; 0x100
   1bf24:	sub	r0, r0, #1
   1bf28:	str	r0, [r5, #256]	; 0x100
   1bf2c:	b	1bedc <fputs@plt+0xab28>
   1bf30:	mov	r4, r0
   1bf34:	b	1bedc <fputs@plt+0xab28>
   1bf38:	push	{r4, r5, fp, lr}
   1bf3c:	add	fp, sp, #8
   1bf40:	cmp	r0, #0
   1bf44:	mov	r4, #0
   1bf48:	ldrhne	r2, [r0, #84]	; 0x54
   1bf4c:	cmpne	r2, r1
   1bf50:	bhi	1bf5c <fputs@plt+0xaba8>
   1bf54:	mov	r0, r4
   1bf58:	pop	{r4, r5, fp, pc}
   1bf5c:	ldr	r5, [r0]
   1bf60:	ldr	r0, [r0, #16]
   1bf64:	add	r1, r2, r1
   1bf68:	add	r1, r1, r1, lsl #2
   1bf6c:	add	r0, r0, r1, lsl #3
   1bf70:	mov	r1, #1
   1bf74:	bl	19f04 <fputs@plt+0x8b50>
   1bf78:	ldrb	r1, [r5, #69]	; 0x45
   1bf7c:	cmp	r1, #0
   1bf80:	beq	1bfac <fputs@plt+0xabf8>
   1bf84:	ldr	r0, [r5, #164]	; 0xa4
   1bf88:	cmp	r0, #0
   1bf8c:	bne	1bf54 <fputs@plt+0xaba0>
   1bf90:	mov	r4, #0
   1bf94:	str	r4, [r5, #248]	; 0xf8
   1bf98:	strb	r4, [r5, #69]	; 0x45
   1bf9c:	ldr	r0, [r5, #256]	; 0x100
   1bfa0:	sub	r0, r0, #1
   1bfa4:	str	r0, [r5, #256]	; 0x100
   1bfa8:	b	1bf54 <fputs@plt+0xaba0>
   1bfac:	mov	r4, r0
   1bfb0:	b	1bf54 <fputs@plt+0xaba0>
   1bfb4:	push	{r4, r5, fp, lr}
   1bfb8:	add	fp, sp, #8
   1bfbc:	cmp	r0, #0
   1bfc0:	mov	r4, #0
   1bfc4:	ldrhne	r2, [r0, #84]	; 0x54
   1bfc8:	cmpne	r2, r1
   1bfcc:	bhi	1bfd8 <fputs@plt+0xac24>
   1bfd0:	mov	r0, r4
   1bfd4:	pop	{r4, r5, fp, pc}
   1bfd8:	ldr	r5, [r0]
   1bfdc:	ldr	r0, [r0, #16]
   1bfe0:	add	r1, r2, r1
   1bfe4:	add	r1, r1, r1, lsl #2
   1bfe8:	add	r0, r0, r1, lsl #3
   1bfec:	mov	r1, #2
   1bff0:	bl	19f04 <fputs@plt+0x8b50>
   1bff4:	ldrb	r1, [r5, #69]	; 0x45
   1bff8:	cmp	r1, #0
   1bffc:	beq	1c028 <fputs@plt+0xac74>
   1c000:	ldr	r0, [r5, #164]	; 0xa4
   1c004:	cmp	r0, #0
   1c008:	bne	1bfd0 <fputs@plt+0xac1c>
   1c00c:	mov	r4, #0
   1c010:	str	r4, [r5, #248]	; 0xf8
   1c014:	strb	r4, [r5, #69]	; 0x45
   1c018:	ldr	r0, [r5, #256]	; 0x100
   1c01c:	sub	r0, r0, #1
   1c020:	str	r0, [r5, #256]	; 0x100
   1c024:	b	1bfd0 <fputs@plt+0xac1c>
   1c028:	mov	r4, r0
   1c02c:	b	1bfd0 <fputs@plt+0xac1c>
   1c030:	push	{fp, lr}
   1c034:	mov	fp, sp
   1c038:	sub	sp, sp, #8
   1c03c:	mov	ip, #0
   1c040:	str	ip, [sp, #4]
   1c044:	ldr	ip, [fp, #8]
   1c048:	str	ip, [sp]
   1c04c:	bl	1c058 <fputs@plt+0xaca4>
   1c050:	mov	sp, fp
   1c054:	pop	{fp, pc}
   1c058:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c05c:	add	fp, sp, #24
   1c060:	sub	sp, sp, #8
   1c064:	mov	r7, r3
   1c068:	mov	r5, r2
   1c06c:	mov	r4, r1
   1c070:	mov	r8, r0
   1c074:	bl	1c234 <fputs@plt+0xae80>
   1c078:	ldr	r1, [fp, #8]
   1c07c:	cmp	r0, #0
   1c080:	beq	1c0a0 <fputs@plt+0xacec>
   1c084:	mov	r6, r0
   1c088:	add	r0, r1, #1
   1c08c:	cmp	r0, #2
   1c090:	bcc	1c180 <fputs@plt+0xadcc>
   1c094:	mov	r0, r5
   1c098:	blx	r1
   1c09c:	b	1c180 <fputs@plt+0xadcc>
   1c0a0:	cmp	r5, #0
   1c0a4:	beq	1c114 <fputs@plt+0xad60>
   1c0a8:	ldr	r0, [r8, #60]	; 0x3c
   1c0ac:	ldr	r9, [fp, #12]
   1c0b0:	str	r1, [sp]
   1c0b4:	sub	r1, r4, #1
   1c0b8:	mov	r2, r7
   1c0bc:	add	r1, r1, r1, lsl #2
   1c0c0:	add	r6, r0, r1, lsl #3
   1c0c4:	mov	r1, r5
   1c0c8:	mov	r3, r9
   1c0cc:	mov	r0, r6
   1c0d0:	bl	1a2f4 <fputs@plt+0x8f40>
   1c0d4:	mov	r5, r0
   1c0d8:	cmp	r9, #0
   1c0dc:	beq	1c128 <fputs@plt+0xad74>
   1c0e0:	cmp	r5, #0
   1c0e4:	bne	1c128 <fputs@plt+0xad74>
   1c0e8:	ldrb	r1, [r6, #8]
   1c0ec:	ldr	r0, [r8]
   1c0f0:	tst	r1, #2
   1c0f4:	beq	1c108 <fputs@plt+0xad54>
   1c0f8:	ldrb	r1, [r0, #66]	; 0x42
   1c0fc:	ldrb	r2, [r6, #10]
   1c100:	cmp	r2, r1
   1c104:	bne	1c11c <fputs@plt+0xad68>
   1c108:	mov	r1, #0
   1c10c:	str	r1, [r0, #52]	; 0x34
   1c110:	b	1c138 <fputs@plt+0xad84>
   1c114:	mov	r6, #0
   1c118:	b	1c180 <fputs@plt+0xadcc>
   1c11c:	mov	r0, r6
   1c120:	bl	33e5c <fputs@plt+0x22aa8>
   1c124:	mov	r5, r0
   1c128:	ldr	r0, [r8]
   1c12c:	cmp	r5, #0
   1c130:	str	r5, [r0, #52]	; 0x34
   1c134:	bne	1c148 <fputs@plt+0xad94>
   1c138:	ldr	r1, [r0, #240]	; 0xf0
   1c13c:	mov	r5, #0
   1c140:	cmp	r1, #0
   1c144:	beq	1c154 <fputs@plt+0xada0>
   1c148:	mov	r1, r5
   1c14c:	bl	260f4 <fputs@plt+0x14d40>
   1c150:	ldr	r0, [r8]
   1c154:	movw	r1, #3082	; 0xc0a
   1c158:	cmp	r5, r1
   1c15c:	beq	1c178 <fputs@plt+0xadc4>
   1c160:	ldrb	r1, [r0, #69]	; 0x45
   1c164:	cmp	r1, #0
   1c168:	bne	1c178 <fputs@plt+0xadc4>
   1c16c:	ldr	r0, [r0, #56]	; 0x38
   1c170:	and	r6, r0, r5
   1c174:	b	1c180 <fputs@plt+0xadcc>
   1c178:	bl	31f94 <fputs@plt+0x20be0>
   1c17c:	mov	r6, #7
   1c180:	mov	r0, r6
   1c184:	sub	sp, fp, #24
   1c188:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c18c:	push	{r4, sl, fp, lr}
   1c190:	add	fp, sp, #8
   1c194:	sub	sp, sp, #8
   1c198:	ldr	r3, [fp, #8]
   1c19c:	ldr	lr, [fp, #12]
   1c1a0:	ldr	ip, [fp, #16]
   1c1a4:	subs	r4, r3, #-2147483648	; 0x80000000
   1c1a8:	sbcs	r4, lr, #0
   1c1ac:	bcc	1c1d0 <fputs@plt+0xae1c>
   1c1b0:	add	r0, ip, #1
   1c1b4:	cmp	r0, #2
   1c1b8:	bcc	1c1c4 <fputs@plt+0xae10>
   1c1bc:	mov	r0, r2
   1c1c0:	blx	ip
   1c1c4:	mov	r0, #18
   1c1c8:	sub	sp, fp, #8
   1c1cc:	pop	{r4, sl, fp, pc}
   1c1d0:	mov	r4, #0
   1c1d4:	str	ip, [sp]
   1c1d8:	str	r4, [sp, #4]
   1c1dc:	bl	1c058 <fputs@plt+0xaca4>
   1c1e0:	sub	sp, fp, #8
   1c1e4:	pop	{r4, sl, fp, pc}
   1c1e8:	push	{r4, r5, r6, sl, fp, lr}
   1c1ec:	add	fp, sp, #16
   1c1f0:	vpush	{d8}
   1c1f4:	vmov.f64	d8, d0
   1c1f8:	mov	r5, r1
   1c1fc:	mov	r6, r0
   1c200:	bl	1c234 <fputs@plt+0xae80>
   1c204:	mov	r4, r0
   1c208:	cmp	r0, #0
   1c20c:	bne	1c228 <fputs@plt+0xae74>
   1c210:	ldr	r0, [r6, #60]	; 0x3c
   1c214:	add	r1, r5, r5, lsl #2
   1c218:	vmov.f64	d0, d8
   1c21c:	add	r0, r0, r1, lsl #3
   1c220:	sub	r0, r0, #40	; 0x28
   1c224:	bl	1a250 <fputs@plt+0x8e9c>
   1c228:	mov	r0, r4
   1c22c:	vpop	{d8}
   1c230:	pop	{r4, r5, r6, sl, fp, pc}
   1c234:	push	{r4, r5, r6, r7, fp, lr}
   1c238:	add	fp, sp, #16
   1c23c:	sub	sp, sp, #8
   1c240:	mov	r6, r1
   1c244:	mov	r5, r0
   1c248:	bl	1b6c0 <fputs@plt+0xa30c>
   1c24c:	cmp	r0, #0
   1c250:	beq	1c284 <fputs@plt+0xaed0>
   1c254:	movw	r0, #63693	; 0xf8cd
   1c258:	movw	r1, #64300	; 0xfb2c
   1c25c:	movw	r2, #15184	; 0x3b50
   1c260:	movw	r3, #8202	; 0x200a
   1c264:	mov	r4, #21
   1c268:	movt	r0, #8
   1c26c:	movt	r1, #8
   1c270:	movt	r2, #9
   1c274:	movt	r3, #1
   1c278:	add	r0, r0, #20
   1c27c:	str	r0, [sp]
   1c280:	b	1c2f8 <fputs@plt+0xaf44>
   1c284:	ldr	r0, [r5, #40]	; 0x28
   1c288:	movw	r1, #3491	; 0xda3
   1c28c:	movt	r1, #48626	; 0xbdf2
   1c290:	cmp	r0, r1
   1c294:	bne	1c2a4 <fputs@plt+0xaef0>
   1c298:	ldr	r0, [r5, #76]	; 0x4c
   1c29c:	cmp	r0, #0
   1c2a0:	blt	1c30c <fputs@plt+0xaf58>
   1c2a4:	ldr	r0, [r5]
   1c2a8:	mov	r4, #21
   1c2ac:	mov	r1, #21
   1c2b0:	str	r4, [r0, #52]	; 0x34
   1c2b4:	bl	260f4 <fputs@plt+0x14d40>
   1c2b8:	ldr	r2, [r5, #168]	; 0xa8
   1c2bc:	movw	r1, #3585	; 0xe01
   1c2c0:	mov	r0, #21
   1c2c4:	movt	r1, #9
   1c2c8:	bl	15d70 <fputs@plt+0x49bc>
   1c2cc:	movw	r0, #63693	; 0xf8cd
   1c2d0:	movw	r1, #64300	; 0xfb2c
   1c2d4:	movw	r2, #15184	; 0x3b50
   1c2d8:	movt	r0, #8
   1c2dc:	movt	r1, #8
   1c2e0:	movt	r2, #9
   1c2e4:	add	r0, r0, #20
   1c2e8:	str	r0, [sp]
   1c2ec:	movw	r0, #8202	; 0x200a
   1c2f0:	movt	r0, #1
   1c2f4:	add	r3, r0, #8
   1c2f8:	mov	r0, #21
   1c2fc:	bl	15d70 <fputs@plt+0x49bc>
   1c300:	mov	r0, r4
   1c304:	sub	sp, fp, #16
   1c308:	pop	{r4, r5, r6, r7, fp, pc}
   1c30c:	cmp	r6, #1
   1c310:	ldrshge	r0, [r5, #68]	; 0x44
   1c314:	cmpge	r0, r6
   1c318:	bge	1c334 <fputs@plt+0xaf80>
   1c31c:	ldr	r0, [r5]
   1c320:	mov	r4, #25
   1c324:	mov	r1, #25
   1c328:	str	r4, [r0, #52]	; 0x34
   1c32c:	bl	260f4 <fputs@plt+0x14d40>
   1c330:	b	1c300 <fputs@plt+0xaf4c>
   1c334:	ldr	r0, [r5, #60]	; 0x3c
   1c338:	sub	r7, r6, #1
   1c33c:	movw	r2, #9312	; 0x2460
   1c340:	add	r1, r7, r7, lsl #2
   1c344:	add	r0, r0, r1, lsl #3
   1c348:	mov	r4, r0
   1c34c:	ldrh	r1, [r4, #8]!
   1c350:	tst	r1, r2
   1c354:	beq	1c360 <fputs@plt+0xafac>
   1c358:	bl	338e8 <fputs@plt+0x22534>
   1c35c:	b	1c36c <fputs@plt+0xafb8>
   1c360:	ldr	r1, [r0, #24]
   1c364:	cmp	r1, #0
   1c368:	blne	338e8 <fputs@plt+0x22534>
   1c36c:	mov	r0, #1
   1c370:	strh	r0, [r4]
   1c374:	mov	r4, #0
   1c378:	ldr	r0, [r5]
   1c37c:	str	r4, [r0, #52]	; 0x34
   1c380:	ldr	r1, [r0, #240]	; 0xf0
   1c384:	cmp	r1, #0
   1c388:	movne	r1, #0
   1c38c:	blne	260f4 <fputs@plt+0x14d40>
   1c390:	ldrsb	r0, [r5, #89]	; 0x59
   1c394:	cmn	r0, #1
   1c398:	bgt	1c300 <fputs@plt+0xaf4c>
   1c39c:	ldr	r0, [r5, #188]	; 0xbc
   1c3a0:	cmp	r6, #32
   1c3a4:	bgt	1c3b4 <fputs@plt+0xb000>
   1c3a8:	mov	r1, #1
   1c3ac:	tst	r0, r1, lsl r7
   1c3b0:	bne	1c3bc <fputs@plt+0xb008>
   1c3b4:	cmn	r0, #1
   1c3b8:	bne	1c300 <fputs@plt+0xaf4c>
   1c3bc:	ldrb	r0, [r5, #87]	; 0x57
   1c3c0:	orr	r0, r0, #1
   1c3c4:	strb	r0, [r5, #87]	; 0x57
   1c3c8:	b	1c300 <fputs@plt+0xaf4c>
   1c3cc:	asr	r3, r2, #31
   1c3d0:	b	1c3d4 <fputs@plt+0xb020>
   1c3d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c3d8:	add	fp, sp, #24
   1c3dc:	mov	r7, r3
   1c3e0:	mov	r8, r2
   1c3e4:	mov	r5, r1
   1c3e8:	mov	r6, r0
   1c3ec:	bl	1c234 <fputs@plt+0xae80>
   1c3f0:	mov	r4, r0
   1c3f4:	cmp	r0, #0
   1c3f8:	bne	1c43c <fputs@plt+0xb088>
   1c3fc:	ldr	r0, [r6, #60]	; 0x3c
   1c400:	add	r1, r5, r5, lsl #2
   1c404:	movw	r3, #9312	; 0x2460
   1c408:	add	r1, r0, r1, lsl #3
   1c40c:	ldrh	r2, [r1, #-32]!	; 0xffffffe0
   1c410:	sub	r0, r1, #8
   1c414:	tst	r2, r3
   1c418:	beq	1c42c <fputs@plt+0xb078>
   1c41c:	mov	r2, r8
   1c420:	mov	r3, r7
   1c424:	bl	34d9c <fputs@plt+0x239e8>
   1c428:	b	1c43c <fputs@plt+0xb088>
   1c42c:	str	r8, [r0]
   1c430:	str	r7, [r0, #4]
   1c434:	mov	r0, #4
   1c438:	strh	r0, [r1]
   1c43c:	mov	r0, r4
   1c440:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c444:	b	1c234 <fputs@plt+0xae80>
   1c448:	push	{fp, lr}
   1c44c:	mov	fp, sp
   1c450:	sub	sp, sp, #8
   1c454:	mov	ip, #1
   1c458:	str	ip, [sp, #4]
   1c45c:	ldr	ip, [fp, #8]
   1c460:	str	ip, [sp]
   1c464:	bl	1c058 <fputs@plt+0xaca4>
   1c468:	mov	sp, fp
   1c46c:	pop	{fp, pc}
   1c470:	push	{r4, sl, fp, lr}
   1c474:	add	fp, sp, #8
   1c478:	sub	sp, sp, #8
   1c47c:	ldr	r3, [fp, #8]
   1c480:	ldr	lr, [fp, #12]
   1c484:	ldr	ip, [fp, #16]
   1c488:	subs	r4, r3, #-2147483648	; 0x80000000
   1c48c:	sbcs	r4, lr, #0
   1c490:	bcc	1c4b4 <fputs@plt+0xb100>
   1c494:	add	r0, ip, #1
   1c498:	cmp	r0, #2
   1c49c:	bcc	1c4a8 <fputs@plt+0xb0f4>
   1c4a0:	mov	r0, r2
   1c4a4:	blx	ip
   1c4a8:	mov	r0, #18
   1c4ac:	sub	sp, fp, #8
   1c4b0:	pop	{r4, sl, fp, pc}
   1c4b4:	ldr	r4, [fp, #20]
   1c4b8:	str	ip, [sp]
   1c4bc:	cmp	r4, #4
   1c4c0:	movweq	r4, #2
   1c4c4:	str	r4, [sp, #4]
   1c4c8:	bl	1c058 <fputs@plt+0xaca4>
   1c4cc:	sub	sp, fp, #8
   1c4d0:	pop	{r4, sl, fp, pc}
   1c4d4:	push	{fp, lr}
   1c4d8:	mov	fp, sp
   1c4dc:	sub	sp, sp, #8
   1c4e0:	mov	ip, #2
   1c4e4:	str	ip, [sp, #4]
   1c4e8:	ldr	ip, [fp, #8]
   1c4ec:	str	ip, [sp]
   1c4f0:	bl	1c058 <fputs@plt+0xaca4>
   1c4f4:	mov	sp, fp
   1c4f8:	pop	{fp, pc}
   1c4fc:	push	{fp, lr}
   1c500:	mov	fp, sp
   1c504:	sub	sp, sp, #8
   1c508:	ldrh	ip, [r2, #8]
   1c50c:	movw	r3, #15358	; 0x3bfe
   1c510:	movt	r3, #9
   1c514:	and	lr, ip, #31
   1c518:	ldrb	r3, [r3, lr]
   1c51c:	sub	lr, r3, #1
   1c520:	cmp	lr, #3
   1c524:	bhi	1c598 <fputs@plt+0xb1e4>
   1c528:	add	r3, pc, #0
   1c52c:	ldr	pc, [r3, lr, lsl #2]
   1c530:	andeq	ip, r1, r0, asr #10
   1c534:	andeq	ip, r1, r4, lsr #11
   1c538:	andeq	ip, r1, r0, asr r5
   1c53c:	andeq	ip, r1, ip, ror #10
   1c540:	ldrd	r2, [r2]
   1c544:	mov	sp, fp
   1c548:	pop	{fp, lr}
   1c54c:	b	1c3d4 <fputs@plt+0xb020>
   1c550:	ldr	ip, [r2, #16]
   1c554:	ldrb	lr, [r2, #10]
   1c558:	ldr	r3, [r2, #12]
   1c55c:	mvn	r2, #0
   1c560:	stm	sp, {r2, lr}
   1c564:	mov	r2, ip
   1c568:	b	1c58c <fputs@plt+0xb1d8>
   1c56c:	tst	ip, #16384	; 0x4000
   1c570:	bne	1c5b4 <fputs@plt+0xb200>
   1c574:	ldr	r3, [r2, #12]
   1c578:	ldr	r2, [r2, #16]
   1c57c:	mov	ip, #0
   1c580:	mvn	lr, #0
   1c584:	str	lr, [sp]
   1c588:	str	ip, [sp, #4]
   1c58c:	bl	1c058 <fputs@plt+0xaca4>
   1c590:	mov	sp, fp
   1c594:	pop	{fp, pc}
   1c598:	mov	sp, fp
   1c59c:	pop	{fp, lr}
   1c5a0:	b	1c234 <fputs@plt+0xae80>
   1c5a4:	vldr	d0, [r2]
   1c5a8:	mov	sp, fp
   1c5ac:	pop	{fp, lr}
   1c5b0:	b	1c1e8 <fputs@plt+0xae34>
   1c5b4:	ldr	r2, [r2]
   1c5b8:	mov	sp, fp
   1c5bc:	pop	{fp, lr}
   1c5c0:	b	1c5c4 <fputs@plt+0xb210>
   1c5c4:	push	{r4, r5, r6, r7, fp, lr}
   1c5c8:	add	fp, sp, #16
   1c5cc:	mov	r4, r2
   1c5d0:	mov	r6, r1
   1c5d4:	mov	r7, r0
   1c5d8:	bl	1c234 <fputs@plt+0xae80>
   1c5dc:	mov	r5, r0
   1c5e0:	cmp	r0, #0
   1c5e4:	bne	1c600 <fputs@plt+0xb24c>
   1c5e8:	ldr	r0, [r7, #60]	; 0x3c
   1c5ec:	add	r1, r6, r6, lsl #2
   1c5f0:	add	r0, r0, r1, lsl #3
   1c5f4:	mov	r1, r4
   1c5f8:	sub	r0, r0, #40	; 0x28
   1c5fc:	bl	1a834 <fputs@plt+0x9480>
   1c600:	mov	r0, r5
   1c604:	pop	{r4, r5, r6, r7, fp, pc}
   1c608:	push	{r4, r5, r6, sl, fp, lr}
   1c60c:	add	fp, sp, #16
   1c610:	mov	r6, r0
   1c614:	ldr	r0, [r0]
   1c618:	mov	ip, #18
   1c61c:	ldr	r4, [r0, #92]	; 0x5c
   1c620:	subs	r5, r4, r2
   1c624:	rscs	r3, r3, r4, asr #31
   1c628:	bcc	1c63c <fputs@plt+0xb288>
   1c62c:	mov	r0, r6
   1c630:	bl	1c5c4 <fputs@plt+0xb210>
   1c634:	mov	ip, r0
   1c638:	ldr	r0, [r6]
   1c63c:	movw	r1, #3082	; 0xc0a
   1c640:	cmp	ip, r1
   1c644:	beq	1c65c <fputs@plt+0xb2a8>
   1c648:	ldrb	r1, [r0, #69]	; 0x45
   1c64c:	cmp	r1, #0
   1c650:	ldreq	r0, [r0, #56]	; 0x38
   1c654:	andeq	r0, r0, ip
   1c658:	popeq	{r4, r5, r6, sl, fp, pc}
   1c65c:	bl	31f94 <fputs@plt+0x20be0>
   1c660:	mov	r0, #7
   1c664:	pop	{r4, r5, r6, sl, fp, pc}
   1c668:	cmp	r0, #0
   1c66c:	ldrshne	r0, [r0, #68]	; 0x44
   1c670:	moveq	r0, #0
   1c674:	bx	lr
   1c678:	mov	r2, r0
   1c67c:	mov	r0, #0
   1c680:	cmp	r2, #0
   1c684:	bxeq	lr
   1c688:	cmp	r1, #1
   1c68c:	ldrshge	r3, [r2, #70]	; 0x46
   1c690:	cmpge	r3, r1
   1c694:	ldrge	r0, [r2, #64]	; 0x40
   1c698:	addge	r0, r0, r1, lsl #2
   1c69c:	ldrge	r0, [r0, #-4]
   1c6a0:	bx	lr
   1c6a4:	push	{r4, r5, fp, lr}
   1c6a8:	add	fp, sp, #8
   1c6ac:	mov	r4, r1
   1c6b0:	mov	r5, r0
   1c6b4:	cmp	r1, #0
   1c6b8:	beq	1c6cc <fputs@plt+0xb318>
   1c6bc:	mov	r0, r4
   1c6c0:	bl	111f8 <strlen@plt>
   1c6c4:	bic	r2, r0, #-1073741824	; 0xc0000000
   1c6c8:	b	1c6d0 <fputs@plt+0xb31c>
   1c6cc:	mov	r2, #0
   1c6d0:	mov	r0, r5
   1c6d4:	mov	r1, r4
   1c6d8:	pop	{r4, r5, fp, lr}
   1c6dc:	b	1c6e0 <fputs@plt+0xb32c>
   1c6e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c6e4:	add	fp, sp, #24
   1c6e8:	mov	r8, r1
   1c6ec:	mov	r1, r0
   1c6f0:	mov	r0, #0
   1c6f4:	cmp	r1, #0
   1c6f8:	cmpne	r8, #0
   1c6fc:	bne	1c704 <fputs@plt+0xb350>
   1c700:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c704:	ldrsh	r7, [r1, #70]	; 0x46
   1c708:	cmp	r7, #1
   1c70c:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c710:	ldr	r4, [r1, #64]	; 0x40
   1c714:	mov	r9, r2
   1c718:	mov	r5, #0
   1c71c:	b	1c730 <fputs@plt+0xb37c>
   1c720:	add	r5, r5, #1
   1c724:	cmp	r5, r7
   1c728:	movge	r0, #0
   1c72c:	popge	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c730:	ldr	r6, [r4, r5, lsl #2]
   1c734:	cmp	r6, #0
   1c738:	beq	1c720 <fputs@plt+0xb36c>
   1c73c:	mov	r0, r6
   1c740:	mov	r1, r8
   1c744:	mov	r2, r9
   1c748:	bl	1133c <strncmp@plt>
   1c74c:	cmp	r0, #0
   1c750:	bne	1c720 <fputs@plt+0xb36c>
   1c754:	ldrb	r0, [r6, r9]
   1c758:	cmp	r0, #0
   1c75c:	bne	1c720 <fputs@plt+0xb36c>
   1c760:	add	r0, r5, #1
   1c764:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c768:	ldrh	ip, [r1, #68]	; 0x44
   1c76c:	ldrh	r3, [r0, #68]	; 0x44
   1c770:	mov	r2, #1
   1c774:	cmp	r3, ip
   1c778:	bne	1c7d0 <fputs@plt+0xb41c>
   1c77c:	ldrsb	r2, [r1, #89]	; 0x59
   1c780:	cmn	r2, #1
   1c784:	bgt	1c79c <fputs@plt+0xb3e8>
   1c788:	ldr	r2, [r1, #188]	; 0xbc
   1c78c:	cmp	r2, #0
   1c790:	ldrbne	r2, [r1, #87]	; 0x57
   1c794:	orrne	r2, r2, #1
   1c798:	strbne	r2, [r1, #87]	; 0x57
   1c79c:	ldrsb	r2, [r0, #89]	; 0x59
   1c7a0:	cmn	r2, #1
   1c7a4:	bgt	1c7bc <fputs@plt+0xb408>
   1c7a8:	ldr	r2, [r0, #188]	; 0xbc
   1c7ac:	cmp	r2, #0
   1c7b0:	ldrbne	r2, [r0, #87]	; 0x57
   1c7b4:	orrne	r2, r2, #1
   1c7b8:	strbne	r2, [r0, #87]	; 0x57
   1c7bc:	push	{fp, lr}
   1c7c0:	mov	fp, sp
   1c7c4:	bl	1c7d8 <fputs@plt+0xb424>
   1c7c8:	mov	r2, #0
   1c7cc:	pop	{fp, lr}
   1c7d0:	mov	r0, r2
   1c7d4:	bx	lr
   1c7d8:	push	{r4, r5, r6, r7, fp, lr}
   1c7dc:	add	fp, sp, #16
   1c7e0:	mov	r5, r0
   1c7e4:	ldrsh	r0, [r0, #68]	; 0x44
   1c7e8:	cmp	r0, #1
   1c7ec:	poplt	{r4, r5, r6, r7, fp, pc}
   1c7f0:	mov	r4, r1
   1c7f4:	mov	r6, #0
   1c7f8:	mov	r7, #0
   1c7fc:	ldr	r0, [r4, #60]	; 0x3c
   1c800:	ldr	r1, [r5, #60]	; 0x3c
   1c804:	add	r0, r0, r6
   1c808:	add	r1, r1, r6
   1c80c:	bl	3e6f0 <fputs@plt+0x2d33c>
   1c810:	ldrsh	r0, [r5, #68]	; 0x44
   1c814:	add	r7, r7, #1
   1c818:	add	r6, r6, #40	; 0x28
   1c81c:	cmp	r7, r0
   1c820:	blt	1c7fc <fputs@plt+0xb448>
   1c824:	pop	{r4, r5, r6, r7, fp, pc}
   1c828:	cmp	r0, #0
   1c82c:	ldrne	r0, [r0]
   1c830:	moveq	r0, #0
   1c834:	bx	lr
   1c838:	cmp	r0, #0
   1c83c:	moveq	r0, #1
   1c840:	ldrbne	r0, [r0, #89]	; 0x59
   1c844:	ubfxne	r0, r0, #5, #1
   1c848:	bx	lr
   1c84c:	mov	r1, r0
   1c850:	mov	r0, #0
   1c854:	cmp	r1, #0
   1c858:	beq	1c880 <fputs@plt+0xb4cc>
   1c85c:	ldr	r2, [r1, #76]	; 0x4c
   1c860:	cmp	r2, #0
   1c864:	bxlt	lr
   1c868:	ldr	r0, [r1, #40]	; 0x28
   1c86c:	movw	r1, #62045	; 0xf25d
   1c870:	movt	r1, #16909	; 0x420d
   1c874:	add	r0, r0, r1
   1c878:	clz	r0, r0
   1c87c:	lsr	r0, r0, #5
   1c880:	bx	lr
   1c884:	add	r2, r1, #52	; 0x34
   1c888:	cmp	r1, #0
   1c88c:	addeq	r2, r0, #4
   1c890:	ldr	r0, [r2]
   1c894:	bx	lr
   1c898:	add	r1, r0, r1, lsl #2
   1c89c:	cmp	r2, #0
   1c8a0:	ldr	r0, [r1, #108]!	; 0x6c
   1c8a4:	movne	r2, #0
   1c8a8:	strne	r2, [r1]
   1c8ac:	bx	lr
   1c8b0:	push	{r4, sl, fp, lr}
   1c8b4:	add	fp, sp, #8
   1c8b8:	mov	r4, r0
   1c8bc:	ldrh	r0, [r0, #8]
   1c8c0:	and	r0, r0, #31
   1c8c4:	orr	r1, r0, #16
   1c8c8:	cmp	r1, #18
   1c8cc:	bne	1c8e4 <fputs@plt+0xb530>
   1c8d0:	mov	r0, r4
   1c8d4:	mov	r1, #0
   1c8d8:	bl	1c8f4 <fputs@plt+0xb540>
   1c8dc:	ldrh	r0, [r4, #8]
   1c8e0:	and	r0, r0, #31
   1c8e4:	movw	r1, #15358	; 0x3bfe
   1c8e8:	movt	r1, #9
   1c8ec:	ldrb	r0, [r1, r0]
   1c8f0:	pop	{r4, sl, fp, pc}
   1c8f4:	push	{r4, r5, r6, sl, fp, lr}
   1c8f8:	add	fp, sp, #16
   1c8fc:	sub	sp, sp, #16
   1c900:	mov	r4, r0
   1c904:	ldr	r2, [r0, #12]
   1c908:	ldr	r0, [r0, #16]
   1c90c:	mov	r5, r1
   1c910:	add	r1, sp, #8
   1c914:	ldrb	r6, [r4, #10]
   1c918:	mov	r3, r6
   1c91c:	bl	344a8 <fputs@plt+0x230f4>
   1c920:	cmp	r0, #0
   1c924:	beq	1c97c <fputs@plt+0xb5c8>
   1c928:	ldr	r2, [r4, #12]
   1c92c:	ldr	r0, [r4, #16]
   1c930:	mov	r1, sp
   1c934:	mov	r3, r6
   1c938:	bl	34b10 <fputs@plt+0x2375c>
   1c93c:	cmp	r0, #0
   1c940:	beq	1c968 <fputs@plt+0xb5b4>
   1c944:	vldr	d16, [sp, #8]
   1c948:	cmp	r5, #0
   1c94c:	vstr	d16, [r4]
   1c950:	ldrh	r0, [r4, #8]
   1c954:	orr	r0, r0, #8
   1c958:	strh	r0, [r4, #8]
   1c95c:	movne	r0, r4
   1c960:	blne	3e750 <fputs@plt+0x2d39c>
   1c964:	b	1c97c <fputs@plt+0xb5c8>
   1c968:	ldm	sp, {r0, r1}
   1c96c:	strd	r0, [r4]
   1c970:	ldrh	r0, [r4, #8]
   1c974:	orr	r0, r0, #4
   1c978:	strh	r0, [r4, #8]
   1c97c:	sub	sp, fp, #16
   1c980:	pop	{r4, r5, r6, sl, fp, pc}
   1c984:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c988:	add	fp, sp, #28
   1c98c:	sub	sp, sp, #60	; 0x3c
   1c990:	ldr	r4, [fp, #20]
   1c994:	mov	r7, r0
   1c998:	mov	r0, #0
   1c99c:	str	r3, [fp, #-36]	; 0xffffffdc
   1c9a0:	str	r2, [sp, #20]
   1c9a4:	str	r1, [sp, #16]
   1c9a8:	str	r0, [fp, #-32]	; 0xffffffe0
   1c9ac:	str	r0, [r4]
   1c9b0:	ldr	r0, [fp, #16]
   1c9b4:	cmp	r0, #0
   1c9b8:	movwne	r0, #1
   1c9bc:	cmp	r7, #0
   1c9c0:	str	r0, [sp, #40]	; 0x28
   1c9c4:	beq	1c9dc <fputs@plt+0xb628>
   1c9c8:	mov	r0, r7
   1c9cc:	mov	r2, #28
   1c9d0:	mov	r3, #0
   1c9d4:	bl	238bc <fputs@plt+0x12508>
   1c9d8:	b	1c9e8 <fputs@plt+0xb634>
   1c9dc:	mov	r0, #28
   1c9e0:	mov	r1, #0
   1c9e4:	bl	142d0 <fputs@plt+0x2f1c>
   1c9e8:	mov	r6, r0
   1c9ec:	cmp	r0, #0
   1c9f0:	beq	1ca24 <fputs@plt+0xb670>
   1c9f4:	vmov.i32	q8, #0	; 0x00000000
   1c9f8:	mov	r0, #12
   1c9fc:	mov	r1, r6
   1ca00:	cmp	r7, #0
   1ca04:	vst1.8	{d16-d17}, [r1], r0
   1ca08:	vst1.8	{d16-d17}, [r1]
   1ca0c:	beq	1ca34 <fputs@plt+0xb680>
   1ca10:	mov	r0, r7
   1ca14:	mov	r2, #544	; 0x220
   1ca18:	mov	r3, #0
   1ca1c:	bl	238bc <fputs@plt+0x12508>
   1ca20:	b	1ca40 <fputs@plt+0xb68c>
   1ca24:	mov	r8, #0
   1ca28:	mov	r5, #0
   1ca2c:	mov	r0, #0
   1ca30:	b	1cebc <fputs@plt+0xbb08>
   1ca34:	mov	r0, #544	; 0x220
   1ca38:	mov	r1, #0
   1ca3c:	bl	142d0 <fputs@plt+0x2f1c>
   1ca40:	mov	r8, r0
   1ca44:	cmp	r0, #0
   1ca48:	beq	1ceb4 <fputs@plt+0xbb00>
   1ca4c:	add	r0, r8, #4
   1ca50:	movw	r4, #6986	; 0x1b4a
   1ca54:	movw	r9, #63613	; 0xf87d
   1ca58:	movw	sl, #65534	; 0xfffe
   1ca5c:	mov	r5, #0
   1ca60:	str	r6, [sp, #36]	; 0x24
   1ca64:	str	r7, [fp, #-40]	; 0xffffffd8
   1ca68:	str	r8, [sp, #32]
   1ca6c:	str	r0, [sp, #12]
   1ca70:	add	r0, r8, #444	; 0x1bc
   1ca74:	movt	r4, #9
   1ca78:	movt	r9, #8
   1ca7c:	str	r0, [sp, #4]
   1ca80:	add	r0, r6, #20
   1ca84:	str	r0, [sp, #8]
   1ca88:	mov	r0, #0
   1ca8c:	str	r0, [sp, #28]
   1ca90:	mov	r0, #0
   1ca94:	str	r0, [sp, #24]
   1ca98:	b	1ce24 <fputs@plt+0xba70>
   1ca9c:	tst	r1, #32
   1caa0:	bne	1cee4 <fputs@plt+0xbb30>
   1caa4:	ldr	r1, [r0, #12]
   1caa8:	cmp	r1, #0
   1caac:	bne	1cef0 <fputs@plt+0xbb3c>
   1cab0:	ldrsh	r5, [r0, #34]	; 0x22
   1cab4:	str	r0, [sp, #44]	; 0x2c
   1cab8:	cmp	r5, #1
   1cabc:	blt	1caec <fputs@plt+0xb738>
   1cac0:	ldr	r7, [r0, #4]
   1cac4:	mov	r8, #0
   1cac8:	ldr	r0, [r7, r8, lsl #4]
   1cacc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cad0:	bl	15fac <fputs@plt+0x4bf8>
   1cad4:	cmp	r0, #0
   1cad8:	beq	1caf0 <fputs@plt+0xb73c>
   1cadc:	add	r8, r8, #1
   1cae0:	cmp	r8, r5
   1cae4:	blt	1cac8 <fputs@plt+0xb714>
   1cae8:	b	1caf0 <fputs@plt+0xb73c>
   1caec:	mov	r8, #0
   1caf0:	cmp	r8, r5
   1caf4:	beq	1cf3c <fputs@plt+0xbb88>
   1caf8:	ldr	r0, [fp, #16]
   1cafc:	cmp	r0, #0
   1cb00:	beq	1cbc0 <fputs@plt+0xb80c>
   1cb04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cb08:	mov	r5, #0
   1cb0c:	ldrb	r0, [r0, #26]
   1cb10:	tst	r0, #8
   1cb14:	bne	1cb20 <fputs@plt+0xb76c>
   1cb18:	ldr	r6, [sp, #44]	; 0x2c
   1cb1c:	b	1cb6c <fputs@plt+0xb7b8>
   1cb20:	ldr	r6, [sp, #44]	; 0x2c
   1cb24:	ldr	r0, [r6, #16]
   1cb28:	cmp	r0, #0
   1cb2c:	beq	1cb6c <fputs@plt+0xb7b8>
   1cb30:	mov	r5, #0
   1cb34:	ldr	r1, [r0, #20]
   1cb38:	cmp	r1, #1
   1cb3c:	blt	1cb60 <fputs@plt+0xb7ac>
   1cb40:	add	r2, r0, #36	; 0x24
   1cb44:	mov	r3, #0
   1cb48:	ldr	r7, [r2, r3, lsl #3]
   1cb4c:	add	r3, r3, #1
   1cb50:	cmp	r7, r8
   1cb54:	moveq	r5, r9
   1cb58:	cmp	r3, r1
   1cb5c:	blt	1cb48 <fputs@plt+0xb794>
   1cb60:	ldr	r0, [r0, #4]
   1cb64:	cmp	r0, #0
   1cb68:	bne	1cb34 <fputs@plt+0xb780>
   1cb6c:	ldr	r0, [r6, #8]
   1cb70:	b	1cbb0 <fputs@plt+0xb7fc>
   1cb74:	ldrh	r1, [r0, #50]	; 0x32
   1cb78:	cmp	r1, #0
   1cb7c:	beq	1cbac <fputs@plt+0xb7f8>
   1cb80:	ldr	r2, [r0, #4]
   1cb84:	mov	r3, #0
   1cb88:	ldrh	r7, [r2], #2
   1cb8c:	add	r3, r3, #1
   1cb90:	sxth	r6, r7
   1cb94:	cmp	r8, r6
   1cb98:	moveq	r5, r4
   1cb9c:	cmp	r7, sl
   1cba0:	moveq	r5, r4
   1cba4:	cmp	r3, r1
   1cba8:	bcc	1cb88 <fputs@plt+0xb7d4>
   1cbac:	ldr	r0, [r0, #20]
   1cbb0:	cmp	r0, #0
   1cbb4:	bne	1cb74 <fputs@plt+0xb7c0>
   1cbb8:	cmp	r5, #0
   1cbbc:	bne	1cf60 <fputs@plt+0xbbac>
   1cbc0:	ldr	r0, [sp, #32]
   1cbc4:	bl	1d3b4 <fputs@plt+0xc000>
   1cbc8:	mov	r6, r0
   1cbcc:	ldr	r0, [sp, #8]
   1cbd0:	cmp	r6, #0
   1cbd4:	str	r6, [r0]
   1cbd8:	beq	1cd8c <fputs@plt+0xb9d8>
   1cbdc:	ldr	r0, [sp, #44]	; 0x2c
   1cbe0:	movw	r5, #48576	; 0xbdc0
   1cbe4:	movt	r5, #65520	; 0xfff0
   1cbe8:	ldr	r0, [r0, #64]	; 0x40
   1cbec:	cmp	r0, #0
   1cbf0:	beq	1cc30 <fputs@plt+0xb87c>
   1cbf4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1cbf8:	ldr	r1, [r2, #20]
   1cbfc:	cmp	r1, #1
   1cc00:	blt	1cc2c <fputs@plt+0xb878>
   1cc04:	ldr	r2, [r2, #16]
   1cc08:	mov	r5, #0
   1cc0c:	add	r2, r2, #12
   1cc10:	ldr	r3, [r2, r5, lsl #4]
   1cc14:	cmp	r3, r0
   1cc18:	beq	1cc30 <fputs@plt+0xb87c>
   1cc1c:	add	r5, r5, #1
   1cc20:	cmp	r5, r1
   1cc24:	blt	1cc10 <fputs@plt+0xb85c>
   1cc28:	b	1cc30 <fputs@plt+0xb87c>
   1cc2c:	mov	r5, #0
   1cc30:	ldm	r0, {r1, r7}
   1cc34:	ldr	r3, [sp, #40]	; 0x28
   1cc38:	mov	r0, r6
   1cc3c:	mov	r2, r5
   1cc40:	str	r1, [sp]
   1cc44:	mov	r1, #2
   1cc48:	bl	4a1bc <fputs@plt+0x38e08>
   1cc4c:	mov	r1, r0
   1cc50:	mov	r0, r6
   1cc54:	mov	r2, r7
   1cc58:	mvn	r3, #13
   1cc5c:	bl	1d530 <fputs@plt+0xc17c>
   1cc60:	ldr	r0, [r6]
   1cc64:	ldrb	r0, [r0, #69]	; 0x45
   1cc68:	cmp	r0, #0
   1cc6c:	bne	1cc88 <fputs@plt+0xb8d4>
   1cc70:	ldr	r1, [r6, #32]
   1cc74:	ldr	r0, [r6, #4]
   1cc78:	add	r1, r1, r1, lsl #2
   1cc7c:	add	r0, r0, r1, lsl #2
   1cc80:	mov	r1, #1
   1cc84:	strb	r1, [r0, #-17]	; 0xffffffef
   1cc88:	movw	r2, #49504	; 0xc160
   1cc8c:	mov	r0, r6
   1cc90:	mov	r1, #9
   1cc94:	movt	r2, #8
   1cc98:	bl	1d444 <fputs@plt+0xc090>
   1cc9c:	mov	r7, r0
   1cca0:	ldr	r0, [r6, #96]	; 0x60
   1cca4:	mov	r1, #1
   1cca8:	cmp	r5, #1
   1ccac:	orr	r0, r0, r1, lsl r5
   1ccb0:	str	r0, [r6, #96]	; 0x60
   1ccb4:	beq	1cce4 <fputs@plt+0xb930>
   1ccb8:	ldr	r0, [r6]
   1ccbc:	ldr	r0, [r0, #16]
   1ccc0:	add	r0, r0, r5, lsl #4
   1ccc4:	ldr	r0, [r0, #4]
   1ccc8:	ldrb	r0, [r0, #9]
   1cccc:	cmp	r0, #0
   1ccd0:	ldrne	r1, [r6, #100]	; 0x64
   1ccd4:	movne	r0, #1
   1ccd8:	lslne	r0, r0, r5
   1ccdc:	orrne	r0, r1, r0
   1cce0:	strne	r0, [r6, #100]	; 0x64
   1cce4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cce8:	ldrb	r0, [r0, #69]	; 0x45
   1ccec:	cmp	r0, #0
   1ccf0:	bne	1cd8c <fputs@plt+0xb9d8>
   1ccf4:	ldr	r2, [sp, #44]	; 0x2c
   1ccf8:	str	r5, [r7, #4]
   1ccfc:	ldr	r1, [sp, #40]	; 0x28
   1cd00:	mov	r3, #0
   1cd04:	ldr	r0, [r2, #28]
   1cd08:	str	r1, [r7, #12]
   1cd0c:	mov	r1, #1
   1cd10:	str	r0, [r7, #8]
   1cd14:	mov	r0, r6
   1cd18:	ldr	r2, [r2]
   1cd1c:	bl	1d530 <fputs@plt+0xc17c>
   1cd20:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cd24:	ldrb	r0, [r0, #69]	; 0x45
   1cd28:	cmp	r0, #0
   1cd2c:	bne	1cd8c <fputs@plt+0xb9d8>
   1cd30:	ldr	r0, [fp, #16]
   1cd34:	ldr	r2, [sp, #44]	; 0x2c
   1cd38:	mov	r1, #242	; 0xf2
   1cd3c:	cmp	r0, #0
   1cd40:	movne	r0, #55	; 0x37
   1cd44:	strbne	r0, [r7, #20]
   1cd48:	ldr	r0, [r2, #28]
   1cd4c:	str	r5, [r7, #32]
   1cd50:	strb	r1, [r7, #21]
   1cd54:	ldr	r1, [sp, #32]
   1cd58:	str	r0, [r7, #28]
   1cd5c:	ldrsh	r0, [r2, #34]	; 0x22
   1cd60:	add	r0, r0, #1
   1cd64:	str	r0, [r7, #36]	; 0x24
   1cd68:	ldrsh	r0, [r2, #34]	; 0x22
   1cd6c:	mov	r2, #1
   1cd70:	str	r0, [r7, #88]	; 0x58
   1cd74:	ldr	r0, [sp, #4]
   1cd78:	strh	r2, [r0]
   1cd7c:	mov	r0, r6
   1cd80:	str	r2, [r1, #72]	; 0x48
   1cd84:	str	r2, [r1, #76]	; 0x4c
   1cd88:	bl	1d5d0 <fputs@plt+0xc21c>
   1cd8c:	ldr	r6, [sp, #36]	; 0x24
   1cd90:	ldr	r0, [sp, #40]	; 0x28
   1cd94:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1cd98:	str	r8, [r6, #12]
   1cd9c:	str	r0, [r6]
   1cda0:	str	r7, [r6, #24]
   1cda4:	ldr	r8, [sp, #32]
   1cda8:	ldrb	r0, [r7, #69]	; 0x45
   1cdac:	cmp	r0, #0
   1cdb0:	bne	1cfa8 <fputs@plt+0xbbf4>
   1cdb4:	ldr	r6, [sp, #36]	; 0x24
   1cdb8:	mov	r7, r8
   1cdbc:	ldr	r8, [fp, #8]
   1cdc0:	ldr	r5, [fp, #12]
   1cdc4:	mov	r1, #1
   1cdc8:	ldr	r0, [r6, #20]
   1cdcc:	mov	r2, r8
   1cdd0:	mov	r3, r5
   1cdd4:	bl	1c3d4 <fputs@plt+0xb020>
   1cdd8:	sub	r0, fp, #32
   1cddc:	mov	r2, r8
   1cde0:	mov	r3, r5
   1cde4:	str	r0, [sp]
   1cde8:	mov	r0, r6
   1cdec:	bl	1d970 <fputs@plt+0xc5bc>
   1cdf0:	ldr	r1, [sp, #24]
   1cdf4:	str	r0, [sp, #28]
   1cdf8:	add	r1, r1, #1
   1cdfc:	cmp	r1, #49	; 0x31
   1ce00:	bhi	1cfa0 <fputs@plt+0xbbec>
   1ce04:	mov	r8, r7
   1ce08:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1ce0c:	cmp	r0, #17
   1ce10:	str	r1, [sp, #24]
   1ce14:	bne	1cfa8 <fputs@plt+0xbbf4>
   1ce18:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1ce1c:	mov	r0, #17
   1ce20:	str	r0, [sp, #28]
   1ce24:	ldr	r0, [sp, #12]
   1ce28:	mov	r1, #0
   1ce2c:	mov	r2, #540	; 0x21c
   1ce30:	bl	11174 <memset@plt>
   1ce34:	mov	r0, r7
   1ce38:	mov	r1, r5
   1ce3c:	str	r7, [r8]
   1ce40:	bl	13ce4 <fputs@plt+0x2930>
   1ce44:	mov	r0, #0
   1ce48:	str	r0, [fp, #-32]	; 0xffffffe0
   1ce4c:	ldr	r0, [r7, #20]
   1ce50:	cmp	r0, #1
   1ce54:	blt	1ce80 <fputs@plt+0xbacc>
   1ce58:	ldr	r1, [r7, #16]
   1ce5c:	add	r1, r1, #4
   1ce60:	ldr	r2, [r1]
   1ce64:	add	r1, r1, #16
   1ce68:	cmp	r2, #0
   1ce6c:	ldrne	r3, [r2]
   1ce70:	ldrne	r2, [r2, #4]
   1ce74:	strne	r3, [r2, #4]
   1ce78:	subs	r0, r0, #1
   1ce7c:	bne	1ce60 <fputs@plt+0xbaac>
   1ce80:	ldr	r2, [sp, #20]
   1ce84:	ldr	r3, [sp, #16]
   1ce88:	mov	r0, r8
   1ce8c:	mov	r1, #0
   1ce90:	bl	1d068 <fputs@plt+0xbcb4>
   1ce94:	cmp	r0, #0
   1ce98:	beq	1cf04 <fputs@plt+0xbb50>
   1ce9c:	ldrb	r1, [r0, #42]	; 0x2a
   1cea0:	tst	r1, #16
   1cea4:	beq	1ca9c <fputs@plt+0xb6e8>
   1cea8:	movw	r1, #63505	; 0xf811
   1ceac:	movt	r1, #8
   1ceb0:	b	1cef8 <fputs@plt+0xbb44>
   1ceb4:	mov	r0, #1
   1ceb8:	mov	r5, #0
   1cebc:	ldrb	r1, [r7, #69]	; 0x45
   1cec0:	cmp	r1, #0
   1cec4:	beq	1ced8 <fputs@plt+0xbb24>
   1cec8:	mov	r4, #0
   1cecc:	cmp	r0, #0
   1ced0:	bne	1cfbc <fputs@plt+0xbc08>
   1ced4:	b	1cfcc <fputs@plt+0xbc18>
   1ced8:	str	r6, [r4]
   1cedc:	mov	r4, #0
   1cee0:	b	1cfd8 <fputs@plt+0xbc24>
   1cee4:	movw	r1, #63535	; 0xf82f
   1cee8:	movt	r1, #8
   1ceec:	b	1cef8 <fputs@plt+0xbb44>
   1cef0:	movw	r1, #63571	; 0xf853
   1cef4:	movt	r1, #8
   1cef8:	ldr	r2, [sp, #20]
   1cefc:	mov	r0, r8
   1cf00:	bl	1d2fc <fputs@plt+0xbf48>
   1cf04:	ldr	r0, [r8, #4]
   1cf08:	mov	r4, #1
   1cf0c:	cmp	r0, #0
   1cf10:	beq	1cf30 <fputs@plt+0xbb7c>
   1cf14:	mov	r0, r7
   1cf18:	mov	r1, #0
   1cf1c:	mov	r5, #0
   1cf20:	bl	13ce4 <fputs@plt+0x2930>
   1cf24:	ldr	r0, [r8, #4]
   1cf28:	str	r0, [fp, #-32]	; 0xffffffe0
   1cf2c:	str	r5, [r8, #4]
   1cf30:	ldr	r0, [sp, #8]
   1cf34:	ldr	r6, [sp, #36]	; 0x24
   1cf38:	b	1cf98 <fputs@plt+0xbbe4>
   1cf3c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1cf40:	mov	r1, #0
   1cf44:	mov	r0, r7
   1cf48:	bl	13ce4 <fputs@plt+0x2930>
   1cf4c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1cf50:	movw	r1, #63592	; 0xf868
   1cf54:	mov	r0, r7
   1cf58:	movt	r1, #8
   1cf5c:	b	1cf80 <fputs@plt+0xbbcc>
   1cf60:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1cf64:	mov	r1, #0
   1cf68:	mov	r0, r7
   1cf6c:	bl	13ce4 <fputs@plt+0x2930>
   1cf70:	movw	r1, #63625	; 0xf889
   1cf74:	mov	r0, r7
   1cf78:	mov	r2, r5
   1cf7c:	movt	r1, #8
   1cf80:	bl	1d380 <fputs@plt+0xbfcc>
   1cf84:	ldr	r8, [sp, #32]
   1cf88:	str	r0, [fp, #-32]	; 0xffffffe0
   1cf8c:	ldr	r6, [sp, #36]	; 0x24
   1cf90:	ldr	r0, [sp, #8]
   1cf94:	mov	r4, #1
   1cf98:	mov	r5, r8
   1cf9c:	b	1cfc0 <fputs@plt+0xbc0c>
   1cfa0:	mov	r8, r7
   1cfa4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1cfa8:	ldr	r4, [sp, #28]
   1cfac:	cmp	r4, #0
   1cfb0:	beq	1d054 <fputs@plt+0xbca0>
   1cfb4:	ldr	r6, [sp, #36]	; 0x24
   1cfb8:	mov	r5, r8
   1cfbc:	add	r0, r6, #20
   1cfc0:	ldr	r0, [r0]
   1cfc4:	cmp	r0, #0
   1cfc8:	blne	199e0 <fputs@plt+0x862c>
   1cfcc:	mov	r0, r7
   1cfd0:	mov	r1, r6
   1cfd4:	bl	13ce4 <fputs@plt+0x2930>
   1cfd8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1cfdc:	movw	r2, #64280	; 0xfb18
   1cfe0:	mov	r0, r7
   1cfe4:	mov	r1, r4
   1cfe8:	movt	r2, #8
   1cfec:	cmp	r6, #0
   1cff0:	mov	r3, r6
   1cff4:	moveq	r2, r6
   1cff8:	bl	171bc <fputs@plt+0x5e08>
   1cffc:	mov	r0, r7
   1d000:	mov	r1, r6
   1d004:	bl	13ce4 <fputs@plt+0x2930>
   1d008:	mov	r0, r8
   1d00c:	bl	1dafc <fputs@plt+0xc748>
   1d010:	mov	r0, r7
   1d014:	mov	r1, r5
   1d018:	bl	13ce4 <fputs@plt+0x2930>
   1d01c:	movw	r0, #3082	; 0xc0a
   1d020:	cmp	r4, r0
   1d024:	beq	1d040 <fputs@plt+0xbc8c>
   1d028:	ldrb	r0, [r7, #69]	; 0x45
   1d02c:	cmp	r0, #0
   1d030:	bne	1d040 <fputs@plt+0xbc8c>
   1d034:	ldr	r0, [r7, #56]	; 0x38
   1d038:	and	r0, r0, r4
   1d03c:	b	1d04c <fputs@plt+0xbc98>
   1d040:	mov	r0, r7
   1d044:	bl	31f94 <fputs@plt+0x20be0>
   1d048:	mov	r0, #7
   1d04c:	sub	sp, fp, #28
   1d050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d054:	ldr	r4, [fp, #20]
   1d058:	ldr	r6, [sp, #36]	; 0x24
   1d05c:	mov	r0, #1
   1d060:	mov	r5, r8
   1d064:	b	1cebc <fputs@plt+0xbb08>
   1d068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d06c:	add	fp, sp, #28
   1d070:	sub	sp, sp, #28
   1d074:	mov	r6, r3
   1d078:	mov	r5, r2
   1d07c:	mov	r7, r1
   1d080:	mov	r4, r0
   1d084:	bl	4a548 <fputs@plt+0x39194>
   1d088:	mov	r1, r0
   1d08c:	mov	r0, #0
   1d090:	cmp	r1, #0
   1d094:	bne	1d148 <fputs@plt+0xbd94>
   1d098:	ldr	r0, [r4]
   1d09c:	mov	r1, r5
   1d0a0:	mov	r2, r6
   1d0a4:	bl	22808 <fputs@plt+0x11454>
   1d0a8:	cmp	r0, #0
   1d0ac:	bne	1d148 <fputs@plt+0xbd94>
   1d0b0:	cmp	r7, #0
   1d0b4:	ldr	r7, [r4]
   1d0b8:	movw	r0, #3700	; 0xe74
   1d0bc:	movw	r9, #3687	; 0xe67
   1d0c0:	mov	r1, r6
   1d0c4:	movt	r0, #9
   1d0c8:	movt	r9, #9
   1d0cc:	moveq	r9, r0
   1d0d0:	mov	r0, r7
   1d0d4:	bl	21560 <fputs@plt+0x101ac>
   1d0d8:	cmp	r0, #0
   1d0dc:	bgt	1d100 <fputs@plt+0xbd4c>
   1d0e0:	add	r0, r7, #320	; 0x140
   1d0e4:	add	r2, sp, #20
   1d0e8:	mov	r1, r5
   1d0ec:	bl	47784 <fputs@plt+0x363d0>
   1d0f0:	cmp	r0, #0
   1d0f4:	ldrne	r8, [r0, #8]
   1d0f8:	cmpne	r8, #0
   1d0fc:	bne	1d150 <fputs@plt+0xbd9c>
   1d100:	cmp	r6, #0
   1d104:	beq	1d124 <fputs@plt+0xbd70>
   1d108:	movw	r1, #3714	; 0xe82
   1d10c:	str	r5, [sp]
   1d110:	mov	r0, r4
   1d114:	mov	r2, r9
   1d118:	mov	r3, r6
   1d11c:	movt	r1, #9
   1d120:	b	1d138 <fputs@plt+0xbd84>
   1d124:	movw	r1, #3724	; 0xe8c
   1d128:	mov	r0, r4
   1d12c:	mov	r2, r9
   1d130:	mov	r3, r5
   1d134:	movt	r1, #9
   1d138:	bl	1d2fc <fputs@plt+0xbf48>
   1d13c:	mov	r0, #1
   1d140:	strb	r0, [r4, #17]
   1d144:	mov	r0, #0
   1d148:	sub	sp, fp, #28
   1d14c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d150:	mov	r0, #0
   1d154:	ldr	r2, [r8]
   1d158:	str	r0, [sp, #24]
   1d15c:	ldr	r0, [r8, #16]
   1d160:	cmp	r0, #0
   1d164:	bne	1d148 <fputs@plt+0xbd94>
   1d168:	ldr	r0, [r2, #4]
   1d16c:	ldr	r7, [r4]
   1d170:	cmp	r0, #0
   1d174:	ldrne	r1, [r2, #8]
   1d178:	cmpne	r0, r1
   1d17c:	bne	1d100 <fputs@plt+0xbd4c>
   1d180:	ldr	r0, [r8, #4]
   1d184:	str	r2, [sp, #12]
   1d188:	cmp	r0, #0
   1d18c:	beq	1d19c <fputs@plt+0xbde8>
   1d190:	bl	111f8 <strlen@plt>
   1d194:	bic	r0, r0, #-1073741824	; 0xc0000000
   1d198:	b	1d1a0 <fputs@plt+0xbdec>
   1d19c:	mov	r0, #0
   1d1a0:	add	r1, r0, #73	; 0x49
   1d1a4:	cmp	r7, #0
   1d1a8:	str	r0, [sp, #8]
   1d1ac:	str	r1, [sp, #16]
   1d1b0:	beq	1d1c8 <fputs@plt+0xbe14>
   1d1b4:	mov	r0, r7
   1d1b8:	mov	r2, r1
   1d1bc:	mov	r3, #0
   1d1c0:	bl	238bc <fputs@plt+0x12508>
   1d1c4:	b	1d1d4 <fputs@plt+0xbe20>
   1d1c8:	mov	r0, r1
   1d1cc:	mov	r1, #0
   1d1d0:	bl	142d0 <fputs@plt+0x2f1c>
   1d1d4:	mov	sl, r0
   1d1d8:	cmp	r0, #0
   1d1dc:	beq	1d100 <fputs@plt+0xbd4c>
   1d1e0:	ldr	r2, [sp, #16]
   1d1e4:	mov	r0, sl
   1d1e8:	mov	r1, #0
   1d1ec:	bl	11174 <memset@plt>
   1d1f0:	str	r7, [sp, #16]
   1d1f4:	add	r7, sl, #72	; 0x48
   1d1f8:	str	sl, [r8, #16]
   1d1fc:	ldr	r0, [sp, #8]
   1d200:	str	r7, [sl]
   1d204:	ldr	r1, [r8, #4]
   1d208:	add	r2, r0, #1
   1d20c:	mov	r0, r7
   1d210:	bl	1121c <memcpy@plt>
   1d214:	mov	r0, #1
   1d218:	mov	r1, #0
   1d21c:	strh	r0, [sl, #36]	; 0x24
   1d220:	ldr	r0, [sp, #16]
   1d224:	ldr	r0, [r0, #16]
   1d228:	ldr	r0, [r0, #12]
   1d22c:	str	r1, [sl, #48]	; 0x30
   1d230:	movw	r1, #65535	; 0xffff
   1d234:	strh	r1, [sl, #32]
   1d238:	mov	r1, r7
   1d23c:	ldr	r7, [sp, #16]
   1d240:	str	r0, [sl, #64]	; 0x40
   1d244:	ldrb	r0, [sl, #42]	; 0x2a
   1d248:	orr	r0, r0, #16
   1d24c:	strb	r0, [sl, #42]	; 0x2a
   1d250:	ldr	r0, [sp, #16]
   1d254:	bl	1b704 <fputs@plt+0xa350>
   1d258:	mov	r2, r0
   1d25c:	mov	r0, r7
   1d260:	mov	r1, sl
   1d264:	bl	4a590 <fputs@plt+0x391dc>
   1d268:	mov	r0, r7
   1d26c:	mov	r1, sl
   1d270:	mov	r2, #0
   1d274:	bl	4a590 <fputs@plt+0x391dc>
   1d278:	ldr	r1, [sl]
   1d27c:	mov	r0, r7
   1d280:	bl	1b704 <fputs@plt+0xa350>
   1d284:	mov	r2, r0
   1d288:	mov	r0, r7
   1d28c:	mov	r1, sl
   1d290:	bl	4a590 <fputs@plt+0x391dc>
   1d294:	ldr	r0, [sp, #12]
   1d298:	mov	r1, sl
   1d29c:	mov	r2, r8
   1d2a0:	ldr	r3, [r0, #8]
   1d2a4:	add	r0, sp, #24
   1d2a8:	str	r0, [sp]
   1d2ac:	mov	r0, r7
   1d2b0:	bl	495f0 <fputs@plt+0x3823c>
   1d2b4:	cmp	r0, #0
   1d2b8:	beq	1d2f4 <fputs@plt+0xbf40>
   1d2bc:	mov	sl, r7
   1d2c0:	ldr	r7, [sp, #24]
   1d2c4:	movw	r1, #64280	; 0xfb18
   1d2c8:	mov	r0, r4
   1d2cc:	movt	r1, #8
   1d2d0:	mov	r2, r7
   1d2d4:	bl	1d2fc <fputs@plt+0xbf48>
   1d2d8:	mov	r0, sl
   1d2dc:	mov	r1, r7
   1d2e0:	bl	13ce4 <fputs@plt+0x2930>
   1d2e4:	mov	r0, sl
   1d2e8:	mov	r1, r8
   1d2ec:	bl	4a5f8 <fputs@plt+0x39244>
   1d2f0:	b	1d100 <fputs@plt+0xbd4c>
   1d2f4:	ldr	r0, [r8, #16]
   1d2f8:	b	1d148 <fputs@plt+0xbd94>
   1d2fc:	sub	sp, sp, #8
   1d300:	push	{r4, r5, r6, sl, fp, lr}
   1d304:	add	fp, sp, #16
   1d308:	sub	sp, sp, #8
   1d30c:	str	r2, [fp, #8]
   1d310:	str	r3, [fp, #12]
   1d314:	mov	r4, r0
   1d318:	add	r2, fp, #8
   1d31c:	ldr	r5, [r0]
   1d320:	str	r2, [sp, #4]
   1d324:	mov	r0, r5
   1d328:	bl	26054 <fputs@plt+0x14ca0>
   1d32c:	mov	r6, r0
   1d330:	ldrb	r0, [r5, #73]	; 0x49
   1d334:	cmp	r0, #0
   1d338:	beq	1d34c <fputs@plt+0xbf98>
   1d33c:	mov	r0, r5
   1d340:	mov	r1, r6
   1d344:	bl	13ce4 <fputs@plt+0x2930>
   1d348:	b	1d370 <fputs@plt+0xbfbc>
   1d34c:	ldr	r0, [r4, #68]	; 0x44
   1d350:	ldr	r1, [r4, #4]
   1d354:	add	r0, r0, #1
   1d358:	str	r0, [r4, #68]	; 0x44
   1d35c:	mov	r0, r5
   1d360:	bl	13ce4 <fputs@plt+0x2930>
   1d364:	mov	r0, #1
   1d368:	str	r0, [r4, #12]
   1d36c:	str	r6, [r4, #4]
   1d370:	sub	sp, fp, #16
   1d374:	pop	{r4, r5, r6, sl, fp, lr}
   1d378:	add	sp, sp, #8
   1d37c:	bx	lr
   1d380:	sub	sp, sp, #8
   1d384:	push	{fp, lr}
   1d388:	mov	fp, sp
   1d38c:	sub	sp, sp, #8
   1d390:	str	r2, [fp, #8]
   1d394:	add	r2, fp, #8
   1d398:	str	r3, [fp, #12]
   1d39c:	str	r2, [sp, #4]
   1d3a0:	bl	26054 <fputs@plt+0x14ca0>
   1d3a4:	mov	sp, fp
   1d3a8:	pop	{fp, lr}
   1d3ac:	add	sp, sp, #8
   1d3b0:	bx	lr
   1d3b4:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   1d3b8:	add	fp, sp, #24
   1d3bc:	ldr	r5, [r0]
   1d3c0:	mov	r4, r0
   1d3c4:	cmp	r5, #0
   1d3c8:	beq	1d3e0 <fputs@plt+0xc02c>
   1d3cc:	mov	r0, r5
   1d3d0:	mov	r2, #208	; 0xd0
   1d3d4:	mov	r3, #0
   1d3d8:	bl	238bc <fputs@plt+0x12508>
   1d3dc:	b	1d3ec <fputs@plt+0xc038>
   1d3e0:	mov	r0, #208	; 0xd0
   1d3e4:	mov	r1, #0
   1d3e8:	bl	142d0 <fputs@plt+0x2f1c>
   1d3ec:	mov	r6, r0
   1d3f0:	cmp	r0, #0
   1d3f4:	beq	1d438 <fputs@plt+0xc084>
   1d3f8:	add	r0, r6, #4
   1d3fc:	mov	r1, #0
   1d400:	mov	r2, #204	; 0xcc
   1d404:	mov	r8, #0
   1d408:	bl	11174 <memset@plt>
   1d40c:	str	r5, [r6]
   1d410:	movw	r0, #60069	; 0xeaa5
   1d414:	ldr	r9, [r5, #4]
   1d418:	movt	r0, #9916	; 0x26bc
   1d41c:	cmp	r9, #0
   1d420:	strne	r6, [r9, #48]	; 0x30
   1d424:	strd	r8, [r6, #48]	; 0x30
   1d428:	str	r6, [r5, #4]
   1d42c:	str	r4, [r6, #24]
   1d430:	str	r0, [r6, #40]	; 0x28
   1d434:	b	1d43c <fputs@plt+0xc088>
   1d438:	mov	r6, #0
   1d43c:	mov	r0, r6
   1d440:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   1d444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d448:	add	fp, sp, #28
   1d44c:	sub	sp, sp, #4
   1d450:	mov	r9, r0
   1d454:	ldr	r0, [r0, #24]
   1d458:	mov	r8, r1
   1d45c:	mov	sl, r2
   1d460:	ldr	r1, [r9, #32]
   1d464:	ldr	r0, [r0, #88]	; 0x58
   1d468:	add	r2, r1, r8
   1d46c:	cmp	r2, r0
   1d470:	ble	1d490 <fputs@plt+0xc0dc>
   1d474:	mov	r0, r9
   1d478:	bl	4a258 <fputs@plt+0x38ea4>
   1d47c:	mov	r1, r0
   1d480:	mov	r0, #0
   1d484:	cmp	r1, #0
   1d488:	bne	1d528 <fputs@plt+0xc174>
   1d48c:	ldr	r1, [r9, #32]
   1d490:	ldr	r0, [r9, #4]
   1d494:	add	r2, r1, r1, lsl #2
   1d498:	cmp	r8, #1
   1d49c:	add	r0, r0, r2, lsl #2
   1d4a0:	blt	1d520 <fputs@plt+0xc16c>
   1d4a4:	movw	ip, #53080	; 0xcf58
   1d4a8:	mov	lr, #0
   1d4ac:	mov	r3, r8
   1d4b0:	mov	r5, #0
   1d4b4:	movt	ip, #8
   1d4b8:	mov	r6, sl
   1d4bc:	add	r2, r5, r5, lsl #2
   1d4c0:	mov	r4, r0
   1d4c4:	ldrb	r1, [r6, r5]!
   1d4c8:	strb	r1, [r4, r2]!
   1d4cc:	ldrsb	r7, [r6, #1]
   1d4d0:	str	r7, [r4, #4]
   1d4d4:	ldrsb	r7, [r6, #2]
   1d4d8:	cmp	r7, #1
   1d4dc:	str	r7, [r4, #8]
   1d4e0:	blt	1d4f8 <fputs@plt+0xc144>
   1d4e4:	ldrb	r1, [ip, r1]
   1d4e8:	ands	r1, r1, #1
   1d4ec:	ldrne	r1, [r9, #32]
   1d4f0:	addne	r1, r1, r7
   1d4f4:	strne	r1, [r4, #8]
   1d4f8:	add	r1, r0, r2
   1d4fc:	ldrsb	r2, [r6, #3]
   1d500:	subs	r3, r3, #1
   1d504:	add	r5, r5, #4
   1d508:	strb	lr, [r1, #1]
   1d50c:	strb	lr, [r1, #3]
   1d510:	str	r2, [r1, #12]
   1d514:	str	lr, [r1, #16]
   1d518:	bne	1d4b8 <fputs@plt+0xc104>
   1d51c:	ldr	r1, [r9, #32]
   1d520:	add	r1, r1, r8
   1d524:	str	r1, [r9, #32]
   1d528:	sub	sp, fp, #28
   1d52c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d530:	push	{fp, lr}
   1d534:	mov	fp, sp
   1d538:	ldr	ip, [r0]
   1d53c:	ldrb	lr, [ip, #69]	; 0x45
   1d540:	cmp	lr, #0
   1d544:	beq	1d560 <fputs@plt+0xc1ac>
   1d548:	cmn	r3, #10
   1d54c:	popeq	{fp, pc}
   1d550:	mov	r0, ip
   1d554:	mov	r1, r3
   1d558:	pop	{fp, lr}
   1d55c:	b	31d34 <fputs@plt+0x20980>
   1d560:	cmn	r1, #1
   1d564:	ldr	ip, [r0, #4]
   1d568:	ldrle	r1, [r0, #32]
   1d56c:	suble	r1, r1, #1
   1d570:	cmn	r3, #1
   1d574:	add	r1, r1, r1, lsl #2
   1d578:	add	r1, ip, r1, lsl #2
   1d57c:	bgt	1d590 <fputs@plt+0xc1dc>
   1d580:	mov	ip, r1
   1d584:	ldrb	lr, [ip, #1]!
   1d588:	cmp	lr, #0
   1d58c:	beq	1d598 <fputs@plt+0xc1e4>
   1d590:	pop	{fp, lr}
   1d594:	b	4a308 <fputs@plt+0x38f54>
   1d598:	cmn	r3, #14
   1d59c:	moveq	r0, #242	; 0xf2
   1d5a0:	streq	r2, [r1, #16]
   1d5a4:	strbeq	r0, [ip]
   1d5a8:	popeq	{fp, pc}
   1d5ac:	cmp	r2, #0
   1d5b0:	beq	1d5cc <fputs@plt+0xc218>
   1d5b4:	str	r2, [r1, #16]
   1d5b8:	strb	r3, [ip]
   1d5bc:	cmn	r3, #10
   1d5c0:	ldreq	r0, [r2, #12]
   1d5c4:	addeq	r0, r0, #1
   1d5c8:	streq	r0, [r2, #12]
   1d5cc:	pop	{fp, pc}
   1d5d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5d4:	add	fp, sp, #28
   1d5d8:	sub	sp, sp, #36	; 0x24
   1d5dc:	mov	r4, r0
   1d5e0:	mov	r0, #444	; 0x1bc
   1d5e4:	ldr	r3, [r1, #72]	; 0x48
   1d5e8:	ldr	r2, [r1, #400]	; 0x190
   1d5ec:	str	r1, [sp, #12]
   1d5f0:	ldrsh	r6, [r1, r0]
   1d5f4:	ldr	r0, [r1, #76]	; 0x4c
   1d5f8:	ldr	r9, [r4]
   1d5fc:	str	r2, [sp, #32]
   1d600:	clz	r2, r3
   1d604:	str	r3, [sp, #8]
   1d608:	add	r8, r3, r0
   1d60c:	mov	r0, #0
   1d610:	lsr	r2, r2, #5
   1d614:	cmp	r8, #0
   1d618:	movwgt	r0, #1
   1d61c:	and	sl, r2, r0
   1d620:	ldr	r2, [r4, #32]
   1d624:	ldr	r0, [r4, #4]
   1d628:	add	r3, r2, r2, lsl #2
   1d62c:	mov	r2, #7
   1d630:	add	r2, r2, r3, lsl #2
   1d634:	ldr	r3, [r1, #84]	; 0x54
   1d638:	bic	r2, r2, #7
   1d63c:	add	r5, r0, r2
   1d640:	ldr	r0, [r1, #92]	; 0x5c
   1d644:	cmp	r3, #0
   1d648:	movweq	r3, #1
   1d64c:	sub	r0, r0, r2
   1d650:	str	r3, [sp, #4]
   1d654:	bic	r7, r0, #7
   1d658:	cmp	r7, #1
   1d65c:	blt	1d670 <fputs@plt+0xc2bc>
   1d660:	mov	r0, r5
   1d664:	mov	r1, #0
   1d668:	mov	r2, r7
   1d66c:	bl	11174 <memset@plt>
   1d670:	add	r1, sp, #32
   1d674:	mov	r0, r4
   1d678:	add	r8, r8, sl
   1d67c:	bl	4a3ec <fputs@plt+0x39038>
   1d680:	ldr	r2, [sp, #12]
   1d684:	mov	r3, #0
   1d688:	ldrb	r0, [r2, #20]
   1d68c:	cmp	r0, #0
   1d690:	beq	1d6a4 <fputs@plt+0xc2f0>
   1d694:	ldrb	r0, [r2, #21]
   1d698:	cmp	r0, #0
   1d69c:	movwne	r0, #1
   1d6a0:	lsl	r3, r0, #4
   1d6a4:	ldrb	r1, [r4, #89]	; 0x59
   1d6a8:	ldrb	r0, [r4, #87]	; 0x57
   1d6ac:	mov	sl, r8
   1d6b0:	and	r1, r1, #239	; 0xef
   1d6b4:	and	r0, r0, #254	; 0xfe
   1d6b8:	orr	r1, r1, r3
   1d6bc:	strb	r1, [r4, #89]	; 0x59
   1d6c0:	ldrb	r1, [r2, #453]	; 0x1c5
   1d6c4:	ldr	r2, [sp, #8]
   1d6c8:	strb	r0, [r4, #87]	; 0x57
   1d6cc:	mov	r0, #7
   1d6d0:	add	r2, r0, r2, lsl #2
   1d6d4:	cmp	r1, #0
   1d6d8:	bic	r2, r2, #7
   1d6dc:	movwne	sl, #10
   1d6e0:	cmp	r8, #10
   1d6e4:	str	r2, [sp, #20]
   1d6e8:	ldr	r2, [sp, #32]
   1d6ec:	movge	sl, r8
   1d6f0:	add	r0, r0, r2, lsl #2
   1d6f4:	bic	r3, r0, #7
   1d6f8:	add	r0, sl, sl, lsl #2
   1d6fc:	lsl	r1, r0, #3
   1d700:	ldr	r0, [sp, #4]
   1d704:	str	r3, [sp, #24]
   1d708:	mov	r8, r1
   1d70c:	add	r0, r0, #7
   1d710:	bic	r0, r0, #7
   1d714:	str	r0, [sp, #28]
   1d718:	add	r0, r6, r6, lsl #2
   1d71c:	lsl	r0, r0, #3
   1d720:	str	r0, [sp, #16]
   1d724:	ldr	r0, [r4, #8]
   1d728:	cmp	r0, #0
   1d72c:	bne	1d744 <fputs@plt+0xc390>
   1d730:	mov	r0, #0
   1d734:	cmp	r7, r1
   1d738:	blt	1d748 <fputs@plt+0xc394>
   1d73c:	sub	r7, r7, r1
   1d740:	add	r0, r5, r7
   1d744:	mov	r1, #0
   1d748:	str	r0, [r4, #8]
   1d74c:	ldr	r0, [r4, #60]	; 0x3c
   1d750:	cmp	r0, #0
   1d754:	bne	1d778 <fputs@plt+0xc3c4>
   1d758:	ldr	r0, [sp, #16]
   1d75c:	cmp	r7, r0
   1d760:	bge	1d770 <fputs@plt+0xc3bc>
   1d764:	add	r1, r1, r0
   1d768:	mov	r0, #0
   1d76c:	b	1d778 <fputs@plt+0xc3c4>
   1d770:	sub	r7, r7, r0
   1d774:	add	r0, r5, r7
   1d778:	str	r0, [r4, #60]	; 0x3c
   1d77c:	ldr	r2, [r4, #12]
   1d780:	cmp	r2, #0
   1d784:	bne	1d7a4 <fputs@plt+0xc3f0>
   1d788:	cmp	r7, r3
   1d78c:	bge	1d79c <fputs@plt+0xc3e8>
   1d790:	add	r1, r3, r1
   1d794:	mov	r2, #0
   1d798:	b	1d7a4 <fputs@plt+0xc3f0>
   1d79c:	sub	r7, r7, r3
   1d7a0:	add	r2, r5, r7
   1d7a4:	str	r2, [r4, #12]
   1d7a8:	ldr	r3, [sp, #28]
   1d7ac:	ldr	r2, [r4, #56]	; 0x38
   1d7b0:	cmp	r2, #0
   1d7b4:	bne	1d7d8 <fputs@plt+0xc424>
   1d7b8:	ldr	r2, [sp, #20]
   1d7bc:	cmp	r7, r2
   1d7c0:	bge	1d7d0 <fputs@plt+0xc41c>
   1d7c4:	add	r1, r1, r2
   1d7c8:	mov	r2, #0
   1d7cc:	b	1d7d8 <fputs@plt+0xc424>
   1d7d0:	sub	r7, r7, r2
   1d7d4:	add	r2, r5, r7
   1d7d8:	str	r2, [r4, #56]	; 0x38
   1d7dc:	ldr	r2, [r4, #200]	; 0xc8
   1d7e0:	cmp	r2, #0
   1d7e4:	bne	1d804 <fputs@plt+0xc450>
   1d7e8:	cmp	r7, r3
   1d7ec:	bge	1d7fc <fputs@plt+0xc448>
   1d7f0:	add	r7, r1, r3
   1d7f4:	mov	r2, #0
   1d7f8:	b	1d808 <fputs@plt+0xc454>
   1d7fc:	sub	r2, r7, r3
   1d800:	add	r2, r5, r2
   1d804:	mov	r7, r1
   1d808:	cmp	r7, #0
   1d80c:	str	r2, [r4, #200]	; 0xc8
   1d810:	beq	1d878 <fputs@plt+0xc4c4>
   1d814:	cmp	r9, #0
   1d818:	beq	1d830 <fputs@plt+0xc47c>
   1d81c:	asr	r3, r7, #31
   1d820:	mov	r0, r9
   1d824:	mov	r2, r7
   1d828:	bl	238bc <fputs@plt+0x12508>
   1d82c:	b	1d83c <fputs@plt+0xc488>
   1d830:	asr	r1, r7, #31
   1d834:	mov	r0, r7
   1d838:	bl	142d0 <fputs@plt+0x2f1c>
   1d83c:	mov	r1, r8
   1d840:	mov	r5, r0
   1d844:	cmp	r0, #0
   1d848:	beq	1d860 <fputs@plt+0xc4ac>
   1d84c:	mov	r0, r5
   1d850:	mov	r1, #0
   1d854:	mov	r2, r7
   1d858:	bl	11174 <memset@plt>
   1d85c:	mov	r1, r8
   1d860:	str	r5, [r4, #172]	; 0xac
   1d864:	ldr	r3, [sp, #24]
   1d868:	ldrb	r0, [r9, #69]	; 0x45
   1d86c:	cmp	r0, #0
   1d870:	beq	1d724 <fputs@plt+0xc370>
   1d874:	ldr	r0, [r4, #60]	; 0x3c
   1d878:	ldr	r1, [sp, #4]
   1d87c:	cmp	r0, #0
   1d880:	str	r1, [r4, #196]	; 0xc4
   1d884:	ldr	r1, [sp, #8]
   1d888:	str	r1, [r4, #36]	; 0x24
   1d88c:	beq	1d8b8 <fputs@plt+0xc504>
   1d890:	cmp	r6, #1
   1d894:	strh	r6, [r4, #68]	; 0x44
   1d898:	blt	1d8b8 <fputs@plt+0xc504>
   1d89c:	add	r0, r0, #32
   1d8a0:	mov	r1, #1
   1d8a4:	str	r9, [r0]
   1d8a8:	strh	r1, [r0, #-24]	; 0xffffffe8
   1d8ac:	add	r0, r0, #40	; 0x28
   1d8b0:	subs	r6, r6, #1
   1d8b4:	bne	1d8a4 <fputs@plt+0xc4f0>
   1d8b8:	ldr	r1, [sp, #12]
   1d8bc:	ldr	r0, [r1, #448]	; 0x1c0
   1d8c0:	strh	r0, [r4, #70]	; 0x46
   1d8c4:	ldr	r0, [r1, #476]	; 0x1dc
   1d8c8:	str	r0, [r4, #64]	; 0x40
   1d8cc:	mov	r0, #0
   1d8d0:	str	r0, [r1, #476]	; 0x1dc
   1d8d4:	str	r0, [r1, #448]	; 0x1c0
   1d8d8:	ldr	r1, [r4, #8]
   1d8dc:	cmp	r1, #0
   1d8e0:	beq	1d90c <fputs@plt+0xc558>
   1d8e4:	cmp	sl, #1
   1d8e8:	str	sl, [r4, #28]
   1d8ec:	blt	1d90c <fputs@plt+0xc558>
   1d8f0:	add	r1, r1, #32
   1d8f4:	mov	r2, #128	; 0x80
   1d8f8:	str	r9, [r1]
   1d8fc:	strh	r2, [r1, #-24]	; 0xffffffe8
   1d900:	add	r1, r1, #40	; 0x28
   1d904:	subs	sl, sl, #1
   1d908:	bne	1d8f8 <fputs@plt+0xc544>
   1d90c:	ldr	r1, [sp, #12]
   1d910:	movw	r2, #3491	; 0xda3
   1d914:	mov	r3, #2
   1d918:	movt	r2, #48626	; 0xbdf2
   1d91c:	ldrb	r1, [r1, #453]	; 0x1c5
   1d920:	str	r0, [r4, #144]	; 0x90
   1d924:	str	r0, [r4, #148]	; 0x94
   1d928:	str	r2, [r4, #40]	; 0x28
   1d92c:	strb	r3, [r4, #86]	; 0x56
   1d930:	mvn	r2, #0
   1d934:	mov	r3, #1
   1d938:	str	r0, [r4, #92]	; 0x5c
   1d93c:	str	r3, [r4, #72]	; 0x48
   1d940:	str	r2, [r4, #76]	; 0x4c
   1d944:	mov	r2, #255	; 0xff
   1d948:	str	r0, [r4, #80]	; 0x50
   1d94c:	strb	r2, [r4, #88]	; 0x58
   1d950:	str	r0, [r4, #104]	; 0x68
   1d954:	and	r0, r1, #3
   1d958:	ldrb	r1, [r4, #89]	; 0x59
   1d95c:	and	r1, r1, #252	; 0xfc
   1d960:	orr	r0, r1, r0
   1d964:	strb	r0, [r4, #89]	; 0x59
   1d968:	sub	sp, fp, #28
   1d96c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d970:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d974:	add	fp, sp, #24
   1d978:	ldr	r6, [r0, #20]
   1d97c:	mov	r4, r0
   1d980:	mov	r9, r3
   1d984:	mov	r8, r2
   1d988:	ldr	r0, [r6, #60]	; 0x3c
   1d98c:	strd	r8, [r0]
   1d990:	ldr	r0, [r4, #20]
   1d994:	bl	1aa10 <fputs@plt+0x965c>
   1d998:	ldr	r7, [fp, #8]
   1d99c:	cmp	r0, #100	; 0x64
   1d9a0:	bne	1da14 <fputs@plt+0xc660>
   1d9a4:	ldr	r0, [r6, #56]	; 0x38
   1d9a8:	ldr	r2, [r4, #12]
   1d9ac:	ldr	r0, [r0]
   1d9b0:	add	r1, r0, r2, lsl #2
   1d9b4:	ldr	r1, [r1, #80]	; 0x50
   1d9b8:	cmp	r1, #11
   1d9bc:	bhi	1da64 <fputs@plt+0xc6b0>
   1d9c0:	movw	r0, #3654	; 0xe46
   1d9c4:	movw	r3, #3659	; 0xe4b
   1d9c8:	cmp	r1, #7
   1d9cc:	movw	r2, #64247	; 0xfaf7
   1d9d0:	movt	r0, #9
   1d9d4:	movt	r3, #9
   1d9d8:	movt	r2, #8
   1d9dc:	moveq	r3, r0
   1d9e0:	ldr	r0, [r4, #24]
   1d9e4:	cmp	r1, #0
   1d9e8:	movw	r1, #3625	; 0xe29
   1d9ec:	movne	r2, r3
   1d9f0:	movt	r1, #9
   1d9f4:	bl	1d380 <fputs@plt+0xbfcc>
   1d9f8:	mov	r6, r0
   1d9fc:	ldr	r0, [r4, #20]
   1da00:	bl	1989c <fputs@plt+0x84e8>
   1da04:	mov	r0, #0
   1da08:	mov	r5, #1
   1da0c:	str	r0, [r4, #20]
   1da10:	b	1daf0 <fputs@plt+0xc73c>
   1da14:	mov	r5, r0
   1da18:	ldr	r0, [r4, #20]
   1da1c:	cmp	r0, #0
   1da20:	beq	1da8c <fputs@plt+0xc6d8>
   1da24:	bl	1989c <fputs@plt+0x84e8>
   1da28:	mov	r5, r0
   1da2c:	mov	r0, #0
   1da30:	str	r0, [r4, #20]
   1da34:	cmp	r5, #0
   1da38:	ldr	r4, [r4, #24]
   1da3c:	beq	1da94 <fputs@plt+0xc6e0>
   1da40:	mov	r0, r4
   1da44:	bl	1e8b0 <fputs@plt+0xd4fc>
   1da48:	movw	r1, #64280	; 0xfb18
   1da4c:	mov	r2, r0
   1da50:	mov	r0, r4
   1da54:	movt	r1, #8
   1da58:	bl	1d380 <fputs@plt+0xbfcc>
   1da5c:	mov	r6, r0
   1da60:	b	1daf0 <fputs@plt+0xc73c>
   1da64:	ldrsh	r3, [r0, #12]
   1da68:	cmp	r1, #128	; 0x80
   1da6c:	add	r2, r2, r3
   1da70:	add	r2, r0, r2, lsl #2
   1da74:	ldr	r2, [r2, #80]	; 0x50
   1da78:	str	r2, [r4, #8]
   1da7c:	bcc	1dab8 <fputs@plt+0xc704>
   1da80:	sub	r1, r1, #12
   1da84:	lsr	r1, r1, #1
   1da88:	b	1dac4 <fputs@plt+0xc710>
   1da8c:	mov	r6, #0
   1da90:	b	1daf0 <fputs@plt+0xc73c>
   1da94:	movw	r1, #3667	; 0xe53
   1da98:	mov	r0, r4
   1da9c:	mov	r2, r8
   1daa0:	mov	r3, r9
   1daa4:	movt	r1, #9
   1daa8:	bl	1d380 <fputs@plt+0xbfcc>
   1daac:	mov	r6, r0
   1dab0:	mov	r5, #1
   1dab4:	b	1daf0 <fputs@plt+0xc73c>
   1dab8:	movw	r2, #51290	; 0xc85a
   1dabc:	movt	r2, #8
   1dac0:	ldrb	r1, [r2, r1]
   1dac4:	str	r1, [r4, #4]
   1dac8:	mov	r6, #0
   1dacc:	mov	r5, #0
   1dad0:	ldr	r0, [r0, #16]
   1dad4:	str	r0, [r4, #16]
   1dad8:	ldrb	r1, [r0, #64]	; 0x40
   1dadc:	orr	r1, r1, #16
   1dae0:	strb	r1, [r0, #64]	; 0x40
   1dae4:	mov	r1, #1
   1dae8:	ldr	r0, [r0]
   1daec:	strb	r1, [r0, #11]
   1daf0:	mov	r0, r5
   1daf4:	str	r6, [r7]
   1daf8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1dafc:	cmp	r0, #0
   1db00:	bxeq	lr
   1db04:	push	{r4, r5, fp, lr}
   1db08:	add	fp, sp, #8
   1db0c:	ldr	r5, [r0]
   1db10:	ldr	r1, [r0, #120]	; 0x78
   1db14:	mov	r4, r0
   1db18:	mov	r0, r5
   1db1c:	bl	13ce4 <fputs@plt+0x2930>
   1db20:	ldr	r1, [r4, #324]	; 0x144
   1db24:	mov	r0, r5
   1db28:	bl	480a8 <fputs@plt+0x36cf4>
   1db2c:	cmp	r5, #0
   1db30:	ldrbne	r0, [r4, #24]
   1db34:	ldrne	r1, [r5, #256]	; 0x100
   1db38:	subne	r0, r1, r0
   1db3c:	strne	r0, [r5, #256]	; 0x100
   1db40:	mov	r0, #0
   1db44:	strb	r0, [r4, #24]
   1db48:	pop	{r4, r5, fp, lr}
   1db4c:	bx	lr
   1db50:	cmp	r0, #0
   1db54:	moveq	r0, #0
   1db58:	bxeq	lr
   1db5c:	push	{r4, r5, r6, sl, fp, lr}
   1db60:	add	fp, sp, #16
   1db64:	mov	r4, r0
   1db68:	ldr	r0, [r0, #20]
   1db6c:	ldr	r5, [r4, #24]
   1db70:	bl	1989c <fputs@plt+0x84e8>
   1db74:	mov	r6, r0
   1db78:	mov	r0, r5
   1db7c:	mov	r1, r4
   1db80:	bl	13ce4 <fputs@plt+0x2930>
   1db84:	mov	r0, r6
   1db88:	pop	{r4, r5, r6, sl, fp, pc}
   1db8c:	push	{fp, lr}
   1db90:	mov	fp, sp
   1db94:	sub	sp, sp, #8
   1db98:	movw	ip, #56572	; 0xdcfc
   1db9c:	movt	ip, #1
   1dba0:	str	ip, [sp]
   1dba4:	bl	1dbb0 <fputs@plt+0xc7fc>
   1dba8:	mov	sp, fp
   1dbac:	pop	{fp, pc}
   1dbb0:	push	{r4, r5, r6, r7, fp, lr}
   1dbb4:	add	fp, sp, #16
   1dbb8:	sub	sp, sp, #8
   1dbbc:	cmp	r0, #0
   1dbc0:	beq	1dc84 <fputs@plt+0xc8d0>
   1dbc4:	mov	r6, r0
   1dbc8:	orr	r0, r3, r2
   1dbcc:	mov	r5, #1
   1dbd0:	ldr	r4, [r6, #24]
   1dbd4:	cmp	r0, #0
   1dbd8:	blt	1dc50 <fputs@plt+0xc89c>
   1dbdc:	ldr	r7, [r6, #4]
   1dbe0:	mov	ip, r1
   1dbe4:	asr	r0, r3, #31
   1dbe8:	adds	r1, r3, r2
   1dbec:	adc	r0, r0, r2, asr #31
   1dbf0:	subs	r1, r7, r1
   1dbf4:	rscs	r0, r0, r7, asr #31
   1dbf8:	blt	1dc50 <fputs@plt+0xc89c>
   1dbfc:	ldr	r7, [r6, #20]
   1dc00:	mov	r5, #4
   1dc04:	cmp	r7, #0
   1dc08:	beq	1dc50 <fputs@plt+0xc89c>
   1dc0c:	ldr	r0, [r6, #16]
   1dc10:	ldr	lr, [fp, #8]
   1dc14:	ldr	r1, [r0]
   1dc18:	ldr	r5, [r1]
   1dc1c:	ldr	r1, [r1, #4]
   1dc20:	str	r5, [r1, #4]
   1dc24:	ldr	r1, [r6, #8]
   1dc28:	add	r1, r1, r3
   1dc2c:	mov	r3, ip
   1dc30:	blx	lr
   1dc34:	cmp	r0, #4
   1dc38:	bne	1dcd4 <fputs@plt+0xc920>
   1dc3c:	mov	r0, r7
   1dc40:	bl	199e0 <fputs@plt+0x862c>
   1dc44:	mov	r0, #0
   1dc48:	mov	r5, #4
   1dc4c:	str	r0, [r6, #20]
   1dc50:	str	r5, [r4, #52]	; 0x34
   1dc54:	mov	r0, r4
   1dc58:	mov	r1, r5
   1dc5c:	bl	260f4 <fputs@plt+0x14d40>
   1dc60:	movw	r0, #3082	; 0xc0a
   1dc64:	cmp	r5, r0
   1dc68:	beq	1dcbc <fputs@plt+0xc908>
   1dc6c:	ldrb	r0, [r4, #69]	; 0x45
   1dc70:	cmp	r0, #0
   1dc74:	bne	1dcbc <fputs@plt+0xc908>
   1dc78:	ldr	r0, [r4, #56]	; 0x38
   1dc7c:	and	r4, r0, r5
   1dc80:	b	1dcc8 <fputs@plt+0xc914>
   1dc84:	movw	r0, #63693	; 0xf8cd
   1dc88:	movw	r1, #64300	; 0xfb2c
   1dc8c:	movw	r2, #15184	; 0x3b50
   1dc90:	movw	r3, #16199	; 0x3f47
   1dc94:	mov	r4, #21
   1dc98:	movt	r0, #8
   1dc9c:	movt	r1, #8
   1dca0:	movt	r2, #9
   1dca4:	movt	r3, #1
   1dca8:	add	r0, r0, #20
   1dcac:	str	r0, [sp]
   1dcb0:	mov	r0, #21
   1dcb4:	bl	15d70 <fputs@plt+0x49bc>
   1dcb8:	b	1dcc8 <fputs@plt+0xc914>
   1dcbc:	mov	r0, r4
   1dcc0:	bl	31f94 <fputs@plt+0x20be0>
   1dcc4:	mov	r4, #7
   1dcc8:	mov	r0, r4
   1dccc:	sub	sp, fp, #16
   1dcd0:	pop	{r4, r5, r6, r7, fp, pc}
   1dcd4:	mov	r5, r0
   1dcd8:	cmp	r0, #0
   1dcdc:	str	r0, [r7, #80]	; 0x50
   1dce0:	str	r0, [r4, #52]	; 0x34
   1dce4:	bne	1dc54 <fputs@plt+0xc8a0>
   1dce8:	ldr	r0, [r4, #240]	; 0xf0
   1dcec:	mov	r5, #0
   1dcf0:	cmp	r0, #0
   1dcf4:	bne	1dc54 <fputs@plt+0xc8a0>
   1dcf8:	b	1dc60 <fputs@plt+0xc8ac>
   1dcfc:	push	{r4, r5, r6, r7, fp, lr}
   1dd00:	add	fp, sp, #16
   1dd04:	sub	sp, sp, #8
   1dd08:	mov	r7, r0
   1dd0c:	ldrb	r0, [r0, #66]	; 0x42
   1dd10:	cmp	r0, #0
   1dd14:	beq	1dd5c <fputs@plt+0xc9a8>
   1dd18:	mov	r4, r3
   1dd1c:	mov	r5, r2
   1dd20:	mov	r6, r1
   1dd24:	cmp	r0, #3
   1dd28:	bcc	1dd3c <fputs@plt+0xc988>
   1dd2c:	mov	r0, r7
   1dd30:	bl	4109c <fputs@plt+0x2fce8>
   1dd34:	cmp	r0, #0
   1dd38:	bne	1dd60 <fputs@plt+0xc9ac>
   1dd3c:	mov	r0, #0
   1dd40:	mov	r1, r6
   1dd44:	mov	r2, r5
   1dd48:	mov	r3, r4
   1dd4c:	str	r0, [sp]
   1dd50:	mov	r0, r7
   1dd54:	bl	30130 <fputs@plt+0x1ed7c>
   1dd58:	b	1dd60 <fputs@plt+0xc9ac>
   1dd5c:	mov	r0, #4
   1dd60:	sub	sp, fp, #16
   1dd64:	pop	{r4, r5, r6, r7, fp, pc}
   1dd68:	push	{fp, lr}
   1dd6c:	mov	fp, sp
   1dd70:	sub	sp, sp, #8
   1dd74:	movw	ip, #56716	; 0xdd8c
   1dd78:	movt	ip, #1
   1dd7c:	str	ip, [sp]
   1dd80:	bl	1dbb0 <fputs@plt+0xc7fc>
   1dd84:	mov	sp, fp
   1dd88:	pop	{fp, pc}
   1dd8c:	push	{r4, r5, r6, r7, fp, lr}
   1dd90:	add	fp, sp, #16
   1dd94:	sub	sp, sp, #8
   1dd98:	mov	r6, r1
   1dd9c:	ldrb	r1, [r0, #66]	; 0x42
   1dda0:	mov	r4, r3
   1dda4:	mov	r5, r2
   1dda8:	mov	r7, r0
   1ddac:	cmp	r1, #3
   1ddb0:	bcc	1ddc8 <fputs@plt+0xca14>
   1ddb4:	mov	r0, r7
   1ddb8:	bl	4109c <fputs@plt+0x2fce8>
   1ddbc:	cmp	r0, #0
   1ddc0:	bne	1de10 <fputs@plt+0xca5c>
   1ddc4:	ldrb	r1, [r7, #66]	; 0x42
   1ddc8:	mov	r0, #4
   1ddcc:	cmp	r1, #1
   1ddd0:	bne	1de10 <fputs@plt+0xca5c>
   1ddd4:	ldr	r0, [r7, #4]
   1ddd8:	ldr	r1, [r7, #52]	; 0x34
   1dddc:	mov	r2, r7
   1dde0:	bl	2fbec <fputs@plt+0x1e838>
   1dde4:	ldrb	r1, [r7, #64]	; 0x40
   1dde8:	mov	r0, #8
   1ddec:	tst	r1, #1
   1ddf0:	beq	1de10 <fputs@plt+0xca5c>
   1ddf4:	mov	r0, #1
   1ddf8:	mov	r1, r6
   1ddfc:	mov	r2, r5
   1de00:	mov	r3, r4
   1de04:	str	r0, [sp]
   1de08:	mov	r0, r7
   1de0c:	bl	30130 <fputs@plt+0x1ed7c>
   1de10:	sub	sp, fp, #16
   1de14:	pop	{r4, r5, r6, r7, fp, pc}
   1de18:	mov	r1, r0
   1de1c:	mov	r0, #0
   1de20:	cmp	r1, #0
   1de24:	ldrne	r2, [r1, #20]
   1de28:	cmpne	r2, #0
   1de2c:	ldrne	r0, [r1, #4]
   1de30:	bx	lr
   1de34:	push	{r4, r5, r6, sl, fp, lr}
   1de38:	add	fp, sp, #16
   1de3c:	sub	sp, sp, #8
   1de40:	cmp	r0, #0
   1de44:	beq	1dea4 <fputs@plt+0xcaf0>
   1de48:	ldr	r1, [r0, #20]
   1de4c:	ldr	r4, [r0, #24]
   1de50:	cmp	r1, #0
   1de54:	beq	1dedc <fputs@plt+0xcb28>
   1de58:	add	r1, sp, #4
   1de5c:	str	r1, [sp]
   1de60:	bl	1d970 <fputs@plt+0xc5bc>
   1de64:	mov	r5, r0
   1de68:	cmp	r0, #0
   1de6c:	beq	1dee0 <fputs@plt+0xcb2c>
   1de70:	ldr	r6, [sp, #4]
   1de74:	movw	r2, #64280	; 0xfb18
   1de78:	mov	r0, r4
   1de7c:	mov	r1, r5
   1de80:	movt	r2, #8
   1de84:	cmp	r6, #0
   1de88:	mov	r3, r6
   1de8c:	moveq	r2, r6
   1de90:	bl	171bc <fputs@plt+0x5e08>
   1de94:	mov	r0, r4
   1de98:	mov	r1, r6
   1de9c:	bl	13ce4 <fputs@plt+0x2930>
   1dea0:	b	1dee0 <fputs@plt+0xcb2c>
   1dea4:	movw	r0, #63693	; 0xf8cd
   1dea8:	movw	r1, #64300	; 0xfb2c
   1deac:	movw	r2, #15184	; 0x3b50
   1deb0:	movw	r3, #16273	; 0x3f91
   1deb4:	mov	r4, #21
   1deb8:	movt	r0, #8
   1debc:	movt	r1, #8
   1dec0:	movt	r2, #9
   1dec4:	movt	r3, #1
   1dec8:	add	r0, r0, #20
   1decc:	str	r0, [sp]
   1ded0:	mov	r0, #21
   1ded4:	bl	15d70 <fputs@plt+0x49bc>
   1ded8:	b	1df10 <fputs@plt+0xcb5c>
   1dedc:	mov	r5, #4
   1dee0:	movw	r0, #3082	; 0xc0a
   1dee4:	cmp	r5, r0
   1dee8:	beq	1df04 <fputs@plt+0xcb50>
   1deec:	ldrb	r0, [r4, #69]	; 0x45
   1def0:	cmp	r0, #0
   1def4:	bne	1df04 <fputs@plt+0xcb50>
   1def8:	ldr	r0, [r4, #56]	; 0x38
   1defc:	and	r4, r0, r5
   1df00:	b	1df10 <fputs@plt+0xcb5c>
   1df04:	mov	r0, r4
   1df08:	bl	31f94 <fputs@plt+0x20be0>
   1df0c:	mov	r4, #7
   1df10:	mov	r0, r4
   1df14:	sub	sp, fp, #16
   1df18:	pop	{r4, r5, r6, sl, fp, pc}
   1df1c:	str	r1, [r0, #296]	; 0x128
   1df20:	str	r2, [r0, #300]	; 0x12c
   1df24:	ldr	r0, [r0, #4]
   1df28:	cmp	r0, #0
   1df2c:	moveq	r0, #0
   1df30:	bxeq	lr
   1df34:	ldrb	r1, [r0, #87]	; 0x57
   1df38:	orr	r1, r1, #1
   1df3c:	strb	r1, [r0, #87]	; 0x57
   1df40:	ldr	r0, [r0, #52]	; 0x34
   1df44:	b	1df28 <fputs@plt+0xcb74>
   1df48:	push	{fp, lr}
   1df4c:	mov	fp, sp
   1df50:	movw	r2, #49540	; 0xc184
   1df54:	mov	r3, #91	; 0x5b
   1df58:	movt	r2, #8
   1df5c:	bl	1df6c <fputs@plt+0xcbb8>
   1df60:	clz	r0, r0
   1df64:	lsr	r0, r0, #5
   1df68:	pop	{fp, pc}
   1df6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df70:	add	fp, sp, #28
   1df74:	sub	sp, sp, #28
   1df78:	str	r1, [sp, #20]
   1df7c:	str	r0, [sp, #24]
   1df80:	add	r7, sp, #24
   1df84:	str	r3, [sp, #16]
   1df88:	str	r2, [sp, #12]
   1df8c:	ldrb	r0, [r2, #1]
   1df90:	ldrb	sl, [r2]
   1df94:	str	r0, [sp, #8]
   1df98:	ldrb	r0, [r2, #3]
   1df9c:	str	r0, [sp]
   1dfa0:	mov	r0, #0
   1dfa4:	str	r0, [sp, #4]
   1dfa8:	b	1e000 <fputs@plt+0xcc4c>
   1dfac:	ldr	r0, [sp, #24]
   1dfb0:	ldrb	r0, [r0]
   1dfb4:	cmp	r0, #93	; 0x5d
   1dfb8:	beq	1dfc8 <fputs@plt+0xcc14>
   1dfbc:	cmp	r6, #0
   1dfc0:	cmpne	r0, #0
   1dfc4:	bne	1dfe0 <fputs@plt+0xcc2c>
   1dfc8:	cmp	r4, r5
   1dfcc:	movweq	r8, #1
   1dfd0:	b	1e164 <fputs@plt+0xcdb0>
   1dfd4:	cmp	r8, r9
   1dfd8:	bne	1e000 <fputs@plt+0xcc4c>
   1dfdc:	b	1e3d0 <fputs@plt+0xd01c>
   1dfe0:	mov	r0, r7
   1dfe4:	bl	4a8fc <fputs@plt+0x39548>
   1dfe8:	cmp	r4, r0
   1dfec:	mov	r0, r8
   1dff0:	movls	r0, #1
   1dff4:	cmp	r4, r6
   1dff8:	movcs	r8, r0
   1dffc:	b	1e160 <fputs@plt+0xcdac>
   1e000:	ldr	r0, [sp, #24]
   1e004:	ldrsb	r1, [r0]
   1e008:	cmp	r1, #0
   1e00c:	blt	1e020 <fputs@plt+0xcc6c>
   1e010:	add	r0, r0, #1
   1e014:	uxtb	r4, r1
   1e018:	str	r0, [sp, #24]
   1e01c:	b	1e02c <fputs@plt+0xcc78>
   1e020:	mov	r0, r7
   1e024:	bl	4a8fc <fputs@plt+0x39548>
   1e028:	mov	r4, r0
   1e02c:	cmp	r4, #0
   1e030:	beq	1e194 <fputs@plt+0xcde0>
   1e034:	cmp	r4, sl
   1e038:	beq	1e1a8 <fputs@plt+0xcdf4>
   1e03c:	ldr	r0, [sp, #16]
   1e040:	cmp	r4, r0
   1e044:	bne	1e0c8 <fputs@plt+0xcd14>
   1e048:	ldr	r0, [sp, #12]
   1e04c:	ldrb	r0, [r0, #2]
   1e050:	cmp	r0, #0
   1e054:	beq	1e0ac <fputs@plt+0xccf8>
   1e058:	add	r0, sp, #20
   1e05c:	bl	4a8fc <fputs@plt+0x39548>
   1e060:	cmp	r0, #0
   1e064:	beq	1e3cc <fputs@plt+0xd018>
   1e068:	mov	r4, r0
   1e06c:	mov	r0, r7
   1e070:	bl	4a8fc <fputs@plt+0x39548>
   1e074:	mov	r5, #0
   1e078:	cmp	r0, #94	; 0x5e
   1e07c:	mov	r9, #0
   1e080:	bne	1e090 <fputs@plt+0xccdc>
   1e084:	mov	r0, r7
   1e088:	bl	4a8fc <fputs@plt+0x39548>
   1e08c:	mov	r9, #1
   1e090:	cmp	r0, #93	; 0x5d
   1e094:	mov	r8, #0
   1e098:	bne	1e16c <fputs@plt+0xcdb8>
   1e09c:	sub	r0, r4, #93	; 0x5d
   1e0a0:	clz	r0, r0
   1e0a4:	lsr	r8, r0, #5
   1e0a8:	b	1e160 <fputs@plt+0xcdac>
   1e0ac:	mov	r0, r7
   1e0b0:	bl	4a8fc <fputs@plt+0x39548>
   1e0b4:	cmp	r0, #0
   1e0b8:	beq	1e3cc <fputs@plt+0xd018>
   1e0bc:	mov	r4, r0
   1e0c0:	ldr	r0, [sp, #24]
   1e0c4:	str	r0, [sp, #4]
   1e0c8:	ldr	r1, [sp, #20]
   1e0cc:	ldrsb	r0, [r1]
   1e0d0:	cmp	r0, #0
   1e0d4:	blt	1e0e8 <fputs@plt+0xcd34>
   1e0d8:	add	r1, r1, #1
   1e0dc:	uxtb	r0, r0
   1e0e0:	str	r1, [sp, #20]
   1e0e4:	b	1e0f0 <fputs@plt+0xcd3c>
   1e0e8:	add	r0, sp, #20
   1e0ec:	bl	4a8fc <fputs@plt+0x39548>
   1e0f0:	cmp	r4, r0
   1e0f4:	beq	1e000 <fputs@plt+0xcc4c>
   1e0f8:	ldr	r1, [sp]
   1e0fc:	cmp	r1, #0
   1e100:	beq	1e134 <fputs@plt+0xcd80>
   1e104:	orr	r1, r0, r4
   1e108:	cmp	r1, #127	; 0x7f
   1e10c:	bhi	1e134 <fputs@plt+0xcd80>
   1e110:	movw	r2, #49236	; 0xc054
   1e114:	uxtb	r1, r0
   1e118:	movt	r2, #8
   1e11c:	mov	r3, r2
   1e120:	ldrb	r1, [r2, r1]
   1e124:	uxtb	r2, r4
   1e128:	ldrb	r2, [r3, r2]
   1e12c:	cmp	r2, r1
   1e130:	beq	1e000 <fputs@plt+0xcc4c>
   1e134:	ldr	r1, [sp, #8]
   1e138:	mov	r6, #0
   1e13c:	cmp	r4, r1
   1e140:	bne	1e3d0 <fputs@plt+0xd01c>
   1e144:	cmp	r0, #0
   1e148:	beq	1e3d0 <fputs@plt+0xd01c>
   1e14c:	ldr	r0, [sp, #24]
   1e150:	ldr	r1, [sp, #4]
   1e154:	cmp	r0, r1
   1e158:	bne	1e000 <fputs@plt+0xcc4c>
   1e15c:	b	1e3d0 <fputs@plt+0xd01c>
   1e160:	mov	r5, #0
   1e164:	mov	r0, r7
   1e168:	bl	4a8fc <fputs@plt+0x39548>
   1e16c:	mov	r6, r5
   1e170:	mov	r5, r0
   1e174:	cmp	r0, #45	; 0x2d
   1e178:	beq	1dfac <fputs@plt+0xcbf8>
   1e17c:	mov	r6, #0
   1e180:	cmp	r5, #93	; 0x5d
   1e184:	beq	1dfd4 <fputs@plt+0xcc20>
   1e188:	cmp	r5, #0
   1e18c:	bne	1dfc8 <fputs@plt+0xcc14>
   1e190:	b	1e3d0 <fputs@plt+0xd01c>
   1e194:	ldr	r0, [sp, #20]
   1e198:	ldrb	r0, [r0]
   1e19c:	clz	r0, r0
   1e1a0:	lsr	r6, r0, #5
   1e1a4:	b	1e3d0 <fputs@plt+0xd01c>
   1e1a8:	ldr	r5, [sp, #8]
   1e1ac:	add	r4, sp, #20
   1e1b0:	add	r6, sp, #24
   1e1b4:	ldr	r0, [sp, #24]
   1e1b8:	ldrsb	r1, [r0]
   1e1bc:	cmp	r1, #0
   1e1c0:	blt	1e1d4 <fputs@plt+0xce20>
   1e1c4:	add	r0, r0, #1
   1e1c8:	uxtb	r7, r1
   1e1cc:	str	r0, [sp, #24]
   1e1d0:	b	1e1e0 <fputs@plt+0xce2c>
   1e1d4:	mov	r0, r6
   1e1d8:	bl	4a8fc <fputs@plt+0x39548>
   1e1dc:	mov	r7, r0
   1e1e0:	cmp	r7, sl
   1e1e4:	cmpne	r7, r5
   1e1e8:	bne	1e208 <fputs@plt+0xce54>
   1e1ec:	cmp	r7, r5
   1e1f0:	bne	1e1b4 <fputs@plt+0xce00>
   1e1f4:	mov	r0, r4
   1e1f8:	bl	4a8fc <fputs@plt+0x39548>
   1e1fc:	cmp	r0, #0
   1e200:	bne	1e1b4 <fputs@plt+0xce00>
   1e204:	b	1e3cc <fputs@plt+0xd018>
   1e208:	mov	r6, #1
   1e20c:	cmp	r7, #0
   1e210:	beq	1e3d0 <fputs@plt+0xd01c>
   1e214:	ldr	r0, [sp, #16]
   1e218:	cmp	r7, r0
   1e21c:	bne	1e2cc <fputs@plt+0xcf18>
   1e220:	ldr	r0, [sp, #12]
   1e224:	ldrb	r0, [r0, #2]
   1e228:	cmp	r0, #0
   1e22c:	beq	1e2b8 <fputs@plt+0xcf04>
   1e230:	ldr	r0, [sp, #20]
   1e234:	mov	r6, #0
   1e238:	ldrb	r1, [r0]
   1e23c:	cmp	r1, #0
   1e240:	beq	1e3d0 <fputs@plt+0xd01c>
   1e244:	ldr	r1, [sp, #24]
   1e248:	sub	r4, r1, #1
   1e24c:	ldr	r2, [sp, #12]
   1e250:	ldr	r3, [sp, #16]
   1e254:	mov	r7, r0
   1e258:	mov	r0, r4
   1e25c:	mov	r1, r7
   1e260:	bl	1df6c <fputs@plt+0xcbb8>
   1e264:	cmp	r0, #0
   1e268:	bne	1e3dc <fputs@plt+0xd028>
   1e26c:	add	r0, r7, #1
   1e270:	str	r0, [sp, #20]
   1e274:	ldrb	r2, [r7]
   1e278:	ldrb	r1, [r7, #1]
   1e27c:	cmp	r2, #192	; 0xc0
   1e280:	bcc	1e2ac <fputs@plt+0xcef8>
   1e284:	and	r2, r1, #192	; 0xc0
   1e288:	cmp	r2, #128	; 0x80
   1e28c:	bne	1e2ac <fputs@plt+0xcef8>
   1e290:	add	r0, r7, #2
   1e294:	str	r0, [sp, #20]
   1e298:	ldrb	r1, [r0], #1
   1e29c:	and	r2, r1, #192	; 0xc0
   1e2a0:	cmp	r2, #128	; 0x80
   1e2a4:	beq	1e294 <fputs@plt+0xcee0>
   1e2a8:	sub	r0, r0, #1
   1e2ac:	cmp	r1, #0
   1e2b0:	bne	1e24c <fputs@plt+0xce98>
   1e2b4:	b	1e3d0 <fputs@plt+0xd01c>
   1e2b8:	add	r0, sp, #24
   1e2bc:	bl	4a8fc <fputs@plt+0x39548>
   1e2c0:	mov	r7, r0
   1e2c4:	cmp	r0, #0
   1e2c8:	beq	1e3cc <fputs@plt+0xd018>
   1e2cc:	cmp	r7, #129	; 0x81
   1e2d0:	bcs	1e310 <fputs@plt+0xcf5c>
   1e2d4:	ldr	r0, [sp]
   1e2d8:	cmp	r0, #0
   1e2dc:	beq	1e370 <fputs@plt+0xcfbc>
   1e2e0:	movw	r1, #49236	; 0xc054
   1e2e4:	uxtb	r0, r7
   1e2e8:	movt	r1, #8
   1e2ec:	ldrb	r5, [r1, r0]
   1e2f0:	movw	r1, #49548	; 0xc18c
   1e2f4:	movt	r1, #8
   1e2f8:	ldrb	r0, [r1, r0]
   1e2fc:	mvn	r1, #32
   1e300:	mvn	r0, r0
   1e304:	orr	r0, r0, r1
   1e308:	and	r7, r7, r0
   1e30c:	b	1e374 <fputs@plt+0xcfc0>
   1e310:	ldr	r4, [sp, #24]
   1e314:	add	r8, sp, #20
   1e318:	ldr	r1, [sp, #20]
   1e31c:	ldrsb	r0, [r1]
   1e320:	cmp	r0, #0
   1e324:	blt	1e338 <fputs@plt+0xcf84>
   1e328:	add	r1, r1, #1
   1e32c:	uxtb	r0, r0
   1e330:	str	r1, [sp, #20]
   1e334:	b	1e340 <fputs@plt+0xcf8c>
   1e338:	mov	r0, r8
   1e33c:	bl	4a8fc <fputs@plt+0x39548>
   1e340:	cmp	r0, #0
   1e344:	beq	1e3cc <fputs@plt+0xd018>
   1e348:	cmp	r0, r7
   1e34c:	bne	1e318 <fputs@plt+0xcf64>
   1e350:	ldr	r1, [sp, #20]
   1e354:	ldr	r2, [sp, #12]
   1e358:	ldr	r3, [sp, #16]
   1e35c:	mov	r0, r4
   1e360:	bl	1df6c <fputs@plt+0xcbb8>
   1e364:	cmp	r0, #0
   1e368:	beq	1e318 <fputs@plt+0xcf64>
   1e36c:	b	1e3d0 <fputs@plt+0xd01c>
   1e370:	mov	r5, r7
   1e374:	ldr	r0, [sp, #20]
   1e378:	add	r4, r0, #1
   1e37c:	str	r4, [sp, #20]
   1e380:	ldrb	r0, [r0]
   1e384:	cmp	r0, #0
   1e388:	beq	1e3cc <fputs@plt+0xd018>
   1e38c:	ldr	r8, [sp, #24]
   1e390:	uxtb	r0, r0
   1e394:	cmp	r5, r0
   1e398:	cmpne	r7, r0
   1e39c:	bne	1e3bc <fputs@plt+0xd008>
   1e3a0:	ldr	r2, [sp, #12]
   1e3a4:	ldr	r3, [sp, #16]
   1e3a8:	mov	r0, r8
   1e3ac:	mov	r1, r4
   1e3b0:	bl	1df6c <fputs@plt+0xcbb8>
   1e3b4:	cmp	r0, #0
   1e3b8:	bne	1e3ec <fputs@plt+0xd038>
   1e3bc:	ldrb	r0, [r4], #1
   1e3c0:	cmp	r0, #0
   1e3c4:	bne	1e390 <fputs@plt+0xcfdc>
   1e3c8:	str	r4, [sp, #20]
   1e3cc:	mov	r6, #0
   1e3d0:	mov	r0, r6
   1e3d4:	sub	sp, fp, #28
   1e3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3dc:	ldrb	r6, [r7]
   1e3e0:	cmp	r6, #0
   1e3e4:	movwne	r6, #1
   1e3e8:	b	1e3d0 <fputs@plt+0xd01c>
   1e3ec:	str	r4, [sp, #20]
   1e3f0:	b	1e3d0 <fputs@plt+0xd01c>
   1e3f4:	push	{fp, lr}
   1e3f8:	mov	fp, sp
   1e3fc:	mov	r3, r2
   1e400:	movw	r2, #49544	; 0xc188
   1e404:	movt	r2, #8
   1e408:	bl	1df6c <fputs@plt+0xcbb8>
   1e40c:	clz	r0, r0
   1e410:	lsr	r0, r0, #5
   1e414:	pop	{fp, pc}
   1e418:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e41c:	add	fp, sp, #28
   1e420:	sub	sp, sp, #36	; 0x24
   1e424:	mov	r4, #0
   1e428:	str	r3, [sp, #20]
   1e42c:	mov	r7, r2
   1e430:	mov	r5, r1
   1e434:	mov	r9, r0
   1e438:	str	r4, [sp, #28]
   1e43c:	bl	1e808 <fputs@plt+0xd454>
   1e440:	cmp	r0, #0
   1e444:	beq	1e670 <fputs@plt+0xd2bc>
   1e448:	str	r4, [r9, #52]	; 0x34
   1e44c:	movw	r4, #39819	; 0x9b8b
   1e450:	cmp	r5, #0
   1e454:	ldr	r0, [r9, #240]	; 0xf0
   1e458:	movt	r4, #8
   1e45c:	movne	r4, r5
   1e460:	cmp	r0, #0
   1e464:	beq	1e474 <fputs@plt+0xd0c0>
   1e468:	mov	r0, r9
   1e46c:	mov	r1, #0
   1e470:	bl	260f4 <fputs@plt+0x14d40>
   1e474:	mov	r8, #0
   1e478:	add	r5, sp, #32
   1e47c:	add	r6, sp, #28
   1e480:	str	r7, [sp, #16]
   1e484:	ldrb	r0, [r4]
   1e488:	cmp	r0, #0
   1e48c:	beq	1e6e8 <fputs@plt+0xd334>
   1e490:	mov	r0, r9
   1e494:	mov	r1, r4
   1e498:	mvn	r2, #0
   1e49c:	mov	r3, #1
   1e4a0:	str	r8, [sp, #28]
   1e4a4:	str	r8, [sp]
   1e4a8:	str	r6, [sp, #4]
   1e4ac:	str	r5, [sp, #8]
   1e4b0:	bl	1eb14 <fputs@plt+0xd760>
   1e4b4:	cmp	r0, #0
   1e4b8:	bne	1e6f0 <fputs@plt+0xd33c>
   1e4bc:	ldr	r4, [sp, #28]
   1e4c0:	cmp	r4, #0
   1e4c4:	beq	1e65c <fputs@plt+0xd2a8>
   1e4c8:	ldrh	r6, [r4, #84]	; 0x54
   1e4cc:	mov	r0, #1
   1e4d0:	mov	r5, #0
   1e4d4:	mov	r8, #0
   1e4d8:	orr	r0, r0, r6, lsl #3
   1e4dc:	str	r0, [sp, #12]
   1e4e0:	mov	r0, #0
   1e4e4:	str	r0, [sp, #24]
   1e4e8:	mov	r0, r4
   1e4ec:	bl	1aa10 <fputs@plt+0x965c>
   1e4f0:	mov	sl, r0
   1e4f4:	cmp	r7, #0
   1e4f8:	beq	1e608 <fputs@plt+0xd254>
   1e4fc:	cmp	sl, #100	; 0x64
   1e500:	bne	1e514 <fputs@plt+0xd160>
   1e504:	ldr	r0, [sp, #24]
   1e508:	cmp	r0, #0
   1e50c:	bne	1e598 <fputs@plt+0xd1e4>
   1e510:	b	1e530 <fputs@plt+0xd17c>
   1e514:	ldr	r0, [sp, #24]
   1e518:	cmp	r0, #0
   1e51c:	cmpeq	sl, #101	; 0x65
   1e520:	bne	1e610 <fputs@plt+0xd25c>
   1e524:	ldrb	r0, [r9, #25]
   1e528:	tst	r0, #1
   1e52c:	beq	1e610 <fputs@plt+0xd25c>
   1e530:	ldr	r7, [sp, #12]
   1e534:	mov	r0, r9
   1e538:	mov	r3, #0
   1e53c:	mov	r2, r7
   1e540:	bl	238bc <fputs@plt+0x12508>
   1e544:	cmp	r0, #0
   1e548:	beq	1e6f8 <fputs@plt+0xd344>
   1e54c:	mov	r1, #0
   1e550:	mov	r2, r7
   1e554:	mov	r5, r0
   1e558:	bl	11174 <memset@plt>
   1e55c:	cmp	r6, #0
   1e560:	beq	1e584 <fputs@plt+0xd1d0>
   1e564:	mov	r7, #0
   1e568:	mov	r0, r4
   1e56c:	mov	r1, r7
   1e570:	bl	1be48 <fputs@plt+0xaa94>
   1e574:	str	r0, [r5, r7, lsl #2]
   1e578:	add	r7, r7, #1
   1e57c:	cmp	r6, r7
   1e580:	bne	1e568 <fputs@plt+0xd1b4>
   1e584:	ldr	r7, [sp, #16]
   1e588:	mov	r0, #1
   1e58c:	cmp	sl, #100	; 0x64
   1e590:	str	r0, [sp, #24]
   1e594:	bne	1e5ec <fputs@plt+0xd238>
   1e598:	add	r8, r5, r6, lsl #2
   1e59c:	cmp	r6, #0
   1e5a0:	beq	1e5ec <fputs@plt+0xd238>
   1e5a4:	mov	r7, r9
   1e5a8:	mov	r9, #0
   1e5ac:	mov	r0, r4
   1e5b0:	mov	r1, r9
   1e5b4:	bl	1bca0 <fputs@plt+0xa8ec>
   1e5b8:	cmp	r0, #0
   1e5bc:	str	r0, [r8, r9, lsl #2]
   1e5c0:	bne	1e5d8 <fputs@plt+0xd224>
   1e5c4:	mov	r0, r4
   1e5c8:	mov	r1, r9
   1e5cc:	bl	1bddc <fputs@plt+0xaa28>
   1e5d0:	cmp	r0, #5
   1e5d4:	bne	1e6a8 <fputs@plt+0xd2f4>
   1e5d8:	add	r9, r9, #1
   1e5dc:	cmp	r9, r6
   1e5e0:	bcc	1e5ac <fputs@plt+0xd1f8>
   1e5e4:	mov	r9, r7
   1e5e8:	ldr	r7, [sp, #16]
   1e5ec:	ldr	r0, [sp, #20]
   1e5f0:	mov	r1, r6
   1e5f4:	mov	r2, r8
   1e5f8:	mov	r3, r5
   1e5fc:	blx	r7
   1e600:	cmp	r0, #0
   1e604:	bne	1e7e0 <fputs@plt+0xd42c>
   1e608:	cmp	sl, #100	; 0x64
   1e60c:	beq	1e4e8 <fputs@plt+0xd134>
   1e610:	mov	r0, r4
   1e614:	bl	199e0 <fputs@plt+0x862c>
   1e618:	mov	sl, r0
   1e61c:	ldr	r0, [sp, #32]
   1e620:	movw	r1, #49548	; 0xc18c
   1e624:	mov	r8, #0
   1e628:	movt	r1, #8
   1e62c:	str	r8, [sp, #28]
   1e630:	sub	r4, r0, #1
   1e634:	ldrb	r0, [r4, #1]!
   1e638:	ldrb	r0, [r1, r0]
   1e63c:	tst	r0, #1
   1e640:	bne	1e634 <fputs@plt+0xd280>
   1e644:	mov	r0, r9
   1e648:	mov	r1, r5
   1e64c:	bl	13ce4 <fputs@plt+0x2930>
   1e650:	add	r5, sp, #32
   1e654:	add	r6, sp, #28
   1e658:	b	1e664 <fputs@plt+0xd2b0>
   1e65c:	ldr	r4, [sp, #32]
   1e660:	mov	sl, #0
   1e664:	cmp	sl, #0
   1e668:	beq	1e484 <fputs@plt+0xd0d0>
   1e66c:	b	1e6f4 <fputs@plt+0xd340>
   1e670:	movw	r0, #63693	; 0xf8cd
   1e674:	movw	r1, #64300	; 0xfb2c
   1e678:	movw	r2, #15184	; 0x3b50
   1e67c:	movw	r3, #40190	; 0x9cfe
   1e680:	mov	r4, #21
   1e684:	movt	r0, #8
   1e688:	movt	r1, #8
   1e68c:	movt	r2, #9
   1e690:	movt	r3, #1
   1e694:	add	r0, r0, #20
   1e698:	str	r0, [sp]
   1e69c:	mov	r0, #21
   1e6a0:	bl	15d70 <fputs@plt+0x49bc>
   1e6a4:	b	1e7d4 <fputs@plt+0xd420>
   1e6a8:	ldrb	r0, [r7, #69]	; 0x45
   1e6ac:	mov	r9, r7
   1e6b0:	cmp	r0, #0
   1e6b4:	bne	1e6fc <fputs@plt+0xd348>
   1e6b8:	ldrb	r0, [r9, #70]	; 0x46
   1e6bc:	cmp	r0, #0
   1e6c0:	bne	1e6fc <fputs@plt+0xd348>
   1e6c4:	mov	r0, #1
   1e6c8:	strb	r0, [r9, #69]	; 0x45
   1e6cc:	ldr	r1, [r9, #164]	; 0xa4
   1e6d0:	cmp	r1, #1
   1e6d4:	strge	r0, [r9, #248]	; 0xf8
   1e6d8:	ldr	r0, [r9, #256]	; 0x100
   1e6dc:	add	r0, r0, #1
   1e6e0:	str	r0, [r9, #256]	; 0x100
   1e6e4:	b	1e6fc <fputs@plt+0xd348>
   1e6e8:	mov	sl, #0
   1e6ec:	b	1e6f4 <fputs@plt+0xd340>
   1e6f0:	mov	sl, r0
   1e6f4:	ldr	r4, [sp, #28]
   1e6f8:	mov	r5, #0
   1e6fc:	cmp	r4, #0
   1e700:	movne	r0, r4
   1e704:	blne	199e0 <fputs@plt+0x862c>
   1e708:	mov	r0, r9
   1e70c:	mov	r1, r5
   1e710:	bl	13ce4 <fputs@plt+0x2930>
   1e714:	movw	r0, #3082	; 0xc0a
   1e718:	cmp	sl, r0
   1e71c:	beq	1e738 <fputs@plt+0xd384>
   1e720:	ldrb	r0, [r9, #69]	; 0x45
   1e724:	cmp	r0, #0
   1e728:	bne	1e738 <fputs@plt+0xd384>
   1e72c:	ldr	r0, [r9, #56]	; 0x38
   1e730:	and	r4, r0, sl
   1e734:	b	1e744 <fputs@plt+0xd390>
   1e738:	mov	r0, r9
   1e73c:	bl	31f94 <fputs@plt+0x20be0>
   1e740:	mov	r4, #7
   1e744:	ldr	r7, [fp, #8]
   1e748:	cmp	r7, #0
   1e74c:	cmpne	r4, #0
   1e750:	bne	1e764 <fputs@plt+0xd3b0>
   1e754:	cmp	r7, #0
   1e758:	movne	r0, #0
   1e75c:	strne	r0, [r7]
   1e760:	b	1e7d4 <fputs@plt+0xd420>
   1e764:	mov	r0, r9
   1e768:	bl	1e8b0 <fputs@plt+0xd4fc>
   1e76c:	cmp	r0, #0
   1e770:	beq	1e784 <fputs@plt+0xd3d0>
   1e774:	bl	111f8 <strlen@plt>
   1e778:	bic	r0, r0, #-1073741824	; 0xc0000000
   1e77c:	add	r5, r0, #1
   1e780:	b	1e788 <fputs@plt+0xd3d4>
   1e784:	mov	r5, #1
   1e788:	mov	r0, r5
   1e78c:	mov	r1, #0
   1e790:	bl	142d0 <fputs@plt+0x2f1c>
   1e794:	cmp	r0, #0
   1e798:	str	r0, [r7]
   1e79c:	beq	1e7c0 <fputs@plt+0xd40c>
   1e7a0:	mov	r6, r0
   1e7a4:	mov	r0, r9
   1e7a8:	bl	1e8b0 <fputs@plt+0xd4fc>
   1e7ac:	mov	r1, r0
   1e7b0:	mov	r0, r6
   1e7b4:	mov	r2, r5
   1e7b8:	bl	1121c <memcpy@plt>
   1e7bc:	b	1e7d4 <fputs@plt+0xd420>
   1e7c0:	mov	r4, #7
   1e7c4:	mov	r0, r9
   1e7c8:	mov	r1, #7
   1e7cc:	str	r4, [r9, #52]	; 0x34
   1e7d0:	bl	260f4 <fputs@plt+0x14d40>
   1e7d4:	mov	r0, r4
   1e7d8:	sub	sp, fp, #28
   1e7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7e0:	mov	r0, r4
   1e7e4:	bl	199e0 <fputs@plt+0x862c>
   1e7e8:	mov	r0, #0
   1e7ec:	mov	sl, #4
   1e7f0:	mov	r1, #4
   1e7f4:	str	r0, [sp, #28]
   1e7f8:	mov	r0, r9
   1e7fc:	str	sl, [r9, #52]	; 0x34
   1e800:	bl	260f4 <fputs@plt+0x14d40>
   1e804:	b	1e708 <fputs@plt+0xd354>
   1e808:	push	{r4, sl, fp, lr}
   1e80c:	add	fp, sp, #8
   1e810:	cmp	r0, #0
   1e814:	beq	1e85c <fputs@plt+0xd4a8>
   1e818:	ldr	r1, [r0, #80]	; 0x50
   1e81c:	movw	r2, #42647	; 0xa697
   1e820:	mov	r4, #1
   1e824:	movt	r2, #41001	; 0xa029
   1e828:	cmp	r1, r2
   1e82c:	beq	1e878 <fputs@plt+0xd4c4>
   1e830:	bl	21720 <fputs@plt+0x1036c>
   1e834:	mov	r4, #0
   1e838:	cmp	r0, #0
   1e83c:	beq	1e878 <fputs@plt+0xd4c4>
   1e840:	movw	r1, #3740	; 0xe9c
   1e844:	movw	r2, #3731	; 0xe93
   1e848:	mov	r0, #21
   1e84c:	movt	r1, #9
   1e850:	movt	r2, #9
   1e854:	bl	15d70 <fputs@plt+0x49bc>
   1e858:	b	1e878 <fputs@plt+0xd4c4>
   1e85c:	movw	r1, #3740	; 0xe9c
   1e860:	movw	r2, #11005	; 0x2afd
   1e864:	mov	r0, #21
   1e868:	movt	r1, #9
   1e86c:	movt	r2, #9
   1e870:	bl	15d70 <fputs@plt+0x49bc>
   1e874:	mov	r4, #0
   1e878:	mov	r0, r4
   1e87c:	pop	{r4, sl, fp, pc}
   1e880:	push	{fp, lr}
   1e884:	mov	fp, sp
   1e888:	sub	sp, sp, #16
   1e88c:	str	r3, [sp, #4]
   1e890:	mov	r3, #0
   1e894:	str	r3, [sp]
   1e898:	ldr	r3, [fp, #8]
   1e89c:	str	r3, [sp, #8]
   1e8a0:	mov	r3, #1
   1e8a4:	bl	1eb14 <fputs@plt+0xd760>
   1e8a8:	mov	sp, fp
   1e8ac:	pop	{fp, pc}
   1e8b0:	push	{r4, r5, fp, lr}
   1e8b4:	add	fp, sp, #8
   1e8b8:	sub	sp, sp, #8
   1e8bc:	movw	r4, #64431	; 0xfbaf
   1e8c0:	cmp	r0, #0
   1e8c4:	movt	r4, #8
   1e8c8:	beq	1e950 <fputs@plt+0xd59c>
   1e8cc:	mov	r5, r0
   1e8d0:	bl	21720 <fputs@plt+0x1036c>
   1e8d4:	cmp	r0, #0
   1e8d8:	beq	1e918 <fputs@plt+0xd564>
   1e8dc:	ldrb	r0, [r5, #69]	; 0x45
   1e8e0:	cmp	r0, #0
   1e8e4:	bne	1e950 <fputs@plt+0xd59c>
   1e8e8:	ldr	r0, [r5, #240]	; 0xf0
   1e8ec:	mov	r1, #1
   1e8f0:	bl	19f04 <fputs@plt+0x8b50>
   1e8f4:	mov	r4, r0
   1e8f8:	cmp	r0, #0
   1e8fc:	bne	1e950 <fputs@plt+0xd59c>
   1e900:	ldr	r0, [r5, #52]	; 0x34
   1e904:	cmp	r0, #516	; 0x204
   1e908:	bne	1e95c <fputs@plt+0xd5a8>
   1e90c:	movw	r4, #14916	; 0x3a44
   1e910:	movt	r4, #9
   1e914:	b	1e950 <fputs@plt+0xd59c>
   1e918:	movw	r0, #63693	; 0xf8cd
   1e91c:	movw	r1, #64300	; 0xfb2c
   1e920:	movw	r2, #15184	; 0x3b50
   1e924:	movw	r3, #4280	; 0x10b8
   1e928:	movt	r0, #8
   1e92c:	movt	r1, #8
   1e930:	movt	r2, #9
   1e934:	movt	r3, #2
   1e938:	add	r0, r0, #20
   1e93c:	str	r0, [sp]
   1e940:	mov	r0, #21
   1e944:	bl	15d70 <fputs@plt+0x49bc>
   1e948:	movw	r4, #14706	; 0x3972
   1e94c:	movt	r4, #9
   1e950:	mov	r0, r4
   1e954:	sub	sp, fp, #8
   1e958:	pop	{r4, r5, fp, pc}
   1e95c:	movw	r4, #14902	; 0x3a36
   1e960:	uxtb	r0, r0
   1e964:	movt	r4, #9
   1e968:	cmp	r0, #26
   1e96c:	bhi	1e950 <fputs@plt+0xd59c>
   1e970:	cmp	r0, #2
   1e974:	movwne	r1, #62388	; 0xf3b4
   1e978:	movtne	r1, #8
   1e97c:	ldrne	r4, [r1, r0, lsl #2]
   1e980:	b	1e950 <fputs@plt+0xd59c>
   1e984:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e988:	add	fp, sp, #24
   1e98c:	mov	r4, r0
   1e990:	bl	13da4 <fputs@plt+0x29f0>
   1e994:	mov	r5, r0
   1e998:	cmp	r0, #0
   1e99c:	bne	1ea40 <fputs@plt+0xd68c>
   1e9a0:	movw	r8, #35604	; 0x8b14
   1e9a4:	movt	r8, #10
   1e9a8:	ldr	r0, [r8]
   1e9ac:	cmp	r0, #0
   1e9b0:	beq	1e9ec <fputs@plt+0xd638>
   1e9b4:	movw	r1, #35608	; 0x8b18
   1e9b8:	mov	r7, #0
   1e9bc:	movt	r1, #10
   1e9c0:	ldr	r1, [r1]
   1e9c4:	ldr	r2, [r1, r7, lsl #2]
   1e9c8:	cmp	r2, r4
   1e9cc:	beq	1e9dc <fputs@plt+0xd628>
   1e9d0:	add	r7, r7, #1
   1e9d4:	cmp	r7, r0
   1e9d8:	bcc	1e9c4 <fputs@plt+0xd610>
   1e9dc:	mov	r5, #0
   1e9e0:	cmp	r7, r0
   1e9e4:	beq	1e9f0 <fputs@plt+0xd63c>
   1e9e8:	b	1ea40 <fputs@plt+0xd68c>
   1e9ec:	mov	r7, #0
   1e9f0:	movw	r9, #35608	; 0x8b18
   1e9f4:	mov	r5, #7
   1e9f8:	movt	r9, #10
   1e9fc:	ldr	r6, [r9]
   1ea00:	bl	13da4 <fputs@plt+0x29f0>
   1ea04:	cmp	r0, #0
   1ea08:	bne	1ea40 <fputs@plt+0xd68c>
   1ea0c:	mov	r0, #4
   1ea10:	mov	r3, #0
   1ea14:	add	r2, r0, r7, lsl #2
   1ea18:	mov	r0, r6
   1ea1c:	bl	144a8 <fputs@plt+0x30f4>
   1ea20:	cmp	r0, #0
   1ea24:	beq	1ea40 <fputs@plt+0xd68c>
   1ea28:	ldr	r1, [r8]
   1ea2c:	str	r0, [r9]
   1ea30:	mov	r5, #0
   1ea34:	str	r4, [r0, r1, lsl #2]
   1ea38:	add	r0, r1, #1
   1ea3c:	str	r0, [r8]
   1ea40:	mov	r0, r5
   1ea44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea48:	push	{r4, sl, fp, lr}
   1ea4c:	add	fp, sp, #8
   1ea50:	movw	ip, #35604	; 0x8b14
   1ea54:	movw	r1, #35608	; 0x8b18
   1ea58:	movt	ip, #10
   1ea5c:	movt	r1, #10
   1ea60:	ldr	r2, [ip]
   1ea64:	ldr	lr, [r1]
   1ea68:	add	r1, lr, r2, lsl #2
   1ea6c:	sub	r3, r2, #1
   1ea70:	add	r4, r3, #1
   1ea74:	cmp	r4, #1
   1ea78:	movlt	r0, #0
   1ea7c:	poplt	{r4, sl, fp, pc}
   1ea80:	ldr	r4, [r1, #-4]!
   1ea84:	sub	r3, r3, #1
   1ea88:	cmp	r4, r0
   1ea8c:	bne	1ea70 <fputs@plt+0xd6bc>
   1ea90:	sub	r0, r2, #1
   1ea94:	str	r0, [ip]
   1ea98:	ldr	r0, [lr, r0, lsl #2]
   1ea9c:	str	r0, [r1]
   1eaa0:	mov	r0, #1
   1eaa4:	pop	{r4, sl, fp, pc}
   1eaa8:	push	{r4, sl, fp, lr}
   1eaac:	add	fp, sp, #8
   1eab0:	bl	13da4 <fputs@plt+0x29f0>
   1eab4:	cmp	r0, #0
   1eab8:	popne	{r4, sl, fp, pc}
   1eabc:	movw	r4, #35608	; 0x8b18
   1eac0:	movt	r4, #10
   1eac4:	ldr	r0, [r4]
   1eac8:	bl	14400 <fputs@plt+0x304c>
   1eacc:	movw	r0, #35604	; 0x8b14
   1ead0:	mov	r1, #0
   1ead4:	movt	r0, #10
   1ead8:	str	r1, [r4]
   1eadc:	str	r1, [r0]
   1eae0:	pop	{r4, sl, fp, pc}
   1eae4:	push	{fp, lr}
   1eae8:	mov	fp, sp
   1eaec:	sub	sp, sp, #16
   1eaf0:	str	r3, [sp, #4]
   1eaf4:	mov	r3, #0
   1eaf8:	str	r3, [sp]
   1eafc:	ldr	r3, [fp, #8]
   1eb00:	str	r3, [sp, #8]
   1eb04:	mov	r3, #0
   1eb08:	bl	1eb14 <fputs@plt+0xd760>
   1eb0c:	mov	sp, fp
   1eb10:	pop	{fp, pc}
   1eb14:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1eb18:	add	fp, sp, #24
   1eb1c:	sub	sp, sp, #16
   1eb20:	ldr	r5, [fp, #12]
   1eb24:	mov	r7, r0
   1eb28:	mov	r0, #0
   1eb2c:	mov	r8, r3
   1eb30:	mov	r9, r2
   1eb34:	mov	r6, r1
   1eb38:	str	r0, [r5]
   1eb3c:	mov	r0, r7
   1eb40:	bl	1e808 <fputs@plt+0xd454>
   1eb44:	cmp	r6, #0
   1eb48:	cmpne	r0, #0
   1eb4c:	bne	1eb88 <fputs@plt+0xd7d4>
   1eb50:	movw	r0, #63693	; 0xf8cd
   1eb54:	movw	r1, #64300	; 0xfb2c
   1eb58:	movw	r2, #15184	; 0x3b50
   1eb5c:	movw	r3, #44777	; 0xaee9
   1eb60:	mov	r4, #21
   1eb64:	movt	r0, #8
   1eb68:	movt	r1, #8
   1eb6c:	movt	r2, #9
   1eb70:	movt	r3, #1
   1eb74:	add	r0, r0, #20
   1eb78:	str	r0, [sp]
   1eb7c:	mov	r0, #21
   1eb80:	bl	15d70 <fputs@plt+0x49bc>
   1eb84:	b	1ec08 <fputs@plt+0xd854>
   1eb88:	ldr	r2, [r7, #20]
   1eb8c:	ldr	ip, [fp, #16]
   1eb90:	ldr	r1, [fp, #8]
   1eb94:	cmp	r2, #1
   1eb98:	blt	1ebc0 <fputs@plt+0xd80c>
   1eb9c:	ldr	r3, [r7, #16]
   1eba0:	add	r3, r3, #4
   1eba4:	ldr	r4, [r3]
   1eba8:	add	r3, r3, #16
   1ebac:	cmp	r4, #0
   1ebb0:	ldmne	r4, {r0, r4}
   1ebb4:	strne	r0, [r4, #4]
   1ebb8:	subs	r2, r2, #1
   1ebbc:	bne	1eba4 <fputs@plt+0xd7f0>
   1ebc0:	stm	sp, {r1, r5, ip}
   1ebc4:	mov	r0, r7
   1ebc8:	mov	r1, r6
   1ebcc:	mov	r2, r9
   1ebd0:	mov	r3, r8
   1ebd4:	bl	4a98c <fputs@plt+0x395d8>
   1ebd8:	mov	r4, r0
   1ebdc:	cmp	r0, #17
   1ebe0:	bne	1ec08 <fputs@plt+0xd854>
   1ebe4:	ldr	r0, [r5]
   1ebe8:	bl	1989c <fputs@plt+0x84e8>
   1ebec:	mov	r0, r7
   1ebf0:	mov	r1, r6
   1ebf4:	mov	r2, r9
   1ebf8:	mov	r3, r8
   1ebfc:	sub	sp, fp, #24
   1ec00:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ec04:	b	4a98c <fputs@plt+0x395d8>
   1ec08:	mov	r0, r4
   1ec0c:	sub	sp, fp, #24
   1ec10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ec14:	push	{fp, lr}
   1ec18:	mov	fp, sp
   1ec1c:	sub	sp, sp, #8
   1ec20:	str	r3, [sp]
   1ec24:	ldr	r3, [fp, #8]
   1ec28:	str	r3, [sp, #4]
   1ec2c:	mov	r3, #0
   1ec30:	bl	1ec3c <fputs@plt+0xd888>
   1ec34:	mov	sp, fp
   1ec38:	pop	{fp, pc}
   1ec3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ec40:	add	fp, sp, #24
   1ec44:	sub	sp, sp, #16
   1ec48:	ldr	r8, [fp, #8]
   1ec4c:	mov	r4, r0
   1ec50:	mov	r0, #0
   1ec54:	mov	r6, r3
   1ec58:	mov	r7, r2
   1ec5c:	mov	r5, r1
   1ec60:	str	r0, [sp, #12]
   1ec64:	str	r0, [r8]
   1ec68:	mov	r0, r4
   1ec6c:	bl	1e808 <fputs@plt+0xd454>
   1ec70:	cmp	r5, #0
   1ec74:	cmpne	r0, #0
   1ec78:	bne	1ecb4 <fputs@plt+0xd900>
   1ec7c:	movw	r0, #63693	; 0xf8cd
   1ec80:	movw	r1, #64300	; 0xfb2c
   1ec84:	movw	r2, #15184	; 0x3b50
   1ec88:	movw	r3, #44888	; 0xaf58
   1ec8c:	mov	r4, #21
   1ec90:	movt	r0, #8
   1ec94:	movt	r1, #8
   1ec98:	movt	r2, #9
   1ec9c:	movt	r3, #1
   1eca0:	add	r0, r0, #20
   1eca4:	str	r0, [sp]
   1eca8:	mov	r0, #21
   1ecac:	bl	15d70 <fputs@plt+0x49bc>
   1ecb0:	b	1edc4 <fputs@plt+0xda10>
   1ecb4:	cmp	r7, #0
   1ecb8:	blt	1ecf0 <fputs@plt+0xd93c>
   1ecbc:	mov	r2, #0
   1ecc0:	beq	1ecf4 <fputs@plt+0xd940>
   1ecc4:	ldrb	r0, [r5, r2]
   1ecc8:	cmp	r0, #0
   1eccc:	bne	1ece0 <fputs@plt+0xd92c>
   1ecd0:	add	r0, r5, r2
   1ecd4:	ldrb	r0, [r0, #1]
   1ecd8:	cmp	r0, #0
   1ecdc:	beq	1ecf4 <fputs@plt+0xd940>
   1ece0:	add	r2, r2, #2
   1ece4:	cmp	r2, r7
   1ece8:	blt	1ecc4 <fputs@plt+0xd910>
   1ecec:	b	1ecf4 <fputs@plt+0xd940>
   1ecf0:	mov	r2, r7
   1ecf4:	mov	r0, r4
   1ecf8:	mov	r1, r5
   1ecfc:	bl	20f30 <fputs@plt+0xfb7c>
   1ed00:	mov	r7, r0
   1ed04:	cmp	r0, #0
   1ed08:	beq	1ed84 <fputs@plt+0xd9d0>
   1ed0c:	ldr	r9, [fp, #12]
   1ed10:	mov	r1, #0
   1ed14:	add	r0, sp, #12
   1ed18:	mvn	r2, #0
   1ed1c:	mov	r3, r6
   1ed20:	stm	sp, {r1, r8}
   1ed24:	str	r0, [sp, #8]
   1ed28:	mov	r0, r4
   1ed2c:	mov	r1, r7
   1ed30:	bl	1eb14 <fputs@plt+0xd760>
   1ed34:	cmp	r9, #0
   1ed38:	mov	r6, r0
   1ed3c:	ldrne	r0, [sp, #12]
   1ed40:	cmpne	r0, #0
   1ed44:	beq	1ed88 <fputs@plt+0xd9d4>
   1ed48:	sub	r1, r0, r7
   1ed4c:	mov	r0, r7
   1ed50:	bl	4afa0 <fputs@plt+0x39bec>
   1ed54:	cmp	r0, #1
   1ed58:	blt	1ed7c <fputs@plt+0xd9c8>
   1ed5c:	ldrb	r1, [r5, #1]
   1ed60:	and	r1, r1, #248	; 0xf8
   1ed64:	cmp	r1, #216	; 0xd8
   1ed68:	mov	r1, #2
   1ed6c:	movweq	r1, #4
   1ed70:	subs	r0, r0, #1
   1ed74:	add	r5, r5, r1
   1ed78:	bne	1ed5c <fputs@plt+0xd9a8>
   1ed7c:	str	r5, [r9]
   1ed80:	b	1ed88 <fputs@plt+0xd9d4>
   1ed84:	mov	r6, #0
   1ed88:	mov	r0, r4
   1ed8c:	mov	r1, r7
   1ed90:	bl	13ce4 <fputs@plt+0x2930>
   1ed94:	movw	r0, #3082	; 0xc0a
   1ed98:	cmp	r6, r0
   1ed9c:	beq	1edb8 <fputs@plt+0xda04>
   1eda0:	ldrb	r0, [r4, #69]	; 0x45
   1eda4:	cmp	r0, #0
   1eda8:	bne	1edb8 <fputs@plt+0xda04>
   1edac:	ldr	r0, [r4, #56]	; 0x38
   1edb0:	and	r4, r0, r6
   1edb4:	b	1edc4 <fputs@plt+0xda10>
   1edb8:	mov	r0, r4
   1edbc:	bl	31f94 <fputs@plt+0x20be0>
   1edc0:	mov	r4, #7
   1edc4:	mov	r0, r4
   1edc8:	sub	sp, fp, #24
   1edcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1edd0:	push	{fp, lr}
   1edd4:	mov	fp, sp
   1edd8:	sub	sp, sp, #8
   1eddc:	str	r3, [sp]
   1ede0:	ldr	r3, [fp, #8]
   1ede4:	str	r3, [sp, #4]
   1ede8:	mov	r3, #1
   1edec:	bl	1ec3c <fputs@plt+0xd888>
   1edf0:	mov	sp, fp
   1edf4:	pop	{fp, pc}
   1edf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1edfc:	add	fp, sp, #28
   1ee00:	sub	sp, sp, #36	; 0x24
   1ee04:	ldr	r8, [fp, #8]
   1ee08:	ldr	sl, [fp, #12]
   1ee0c:	mov	r9, r0
   1ee10:	mov	r0, #0
   1ee14:	mov	r5, r3
   1ee18:	mov	r4, #0
   1ee1c:	mov	r6, r2
   1ee20:	mov	r7, r1
   1ee24:	str	r0, [r2]
   1ee28:	cmp	r8, #0
   1ee2c:	strne	r0, [r8]
   1ee30:	cmp	r5, #0
   1ee34:	movne	r0, #0
   1ee38:	strne	r0, [r5]
   1ee3c:	cmp	sl, #0
   1ee40:	movne	r0, #0
   1ee44:	strne	r0, [sl]
   1ee48:	add	r0, pc, #376	; 0x178
   1ee4c:	vld1.64	{d16-d17}, [r0]
   1ee50:	add	r0, sp, #8
   1ee54:	add	r0, r0, #8
   1ee58:	vst1.32	{d16-d17}, [r0]
   1ee5c:	str	r4, [sp, #12]
   1ee60:	str	r4, [sp, #32]
   1ee64:	bl	13da4 <fputs@plt+0x29f0>
   1ee68:	cmp	r0, #0
   1ee6c:	beq	1ee88 <fputs@plt+0xdad4>
   1ee70:	str	r4, [sp, #8]
   1ee74:	mov	r7, #7
   1ee78:	str	r7, [r9, #52]	; 0x34
   1ee7c:	mov	r0, r7
   1ee80:	sub	sp, fp, #28
   1ee84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee88:	mov	r0, #80	; 0x50
   1ee8c:	mov	r1, #0
   1ee90:	mov	r4, #0
   1ee94:	bl	142d0 <fputs@plt+0x2f1c>
   1ee98:	cmp	r0, #0
   1ee9c:	str	r0, [sp, #8]
   1eea0:	beq	1ee74 <fputs@plt+0xdac0>
   1eea4:	movw	r2, #61400	; 0xefd8
   1eea8:	str	r4, [r0]
   1eeac:	add	r3, sp, #8
   1eeb0:	mov	r0, r9
   1eeb4:	mov	r1, r7
   1eeb8:	str	sl, [sp]
   1eebc:	movt	r2, #1
   1eec0:	bl	1e418 <fputs@plt+0xd064>
   1eec4:	mov	r7, r0
   1eec8:	ldr	r0, [sp, #8]
   1eecc:	ldr	r1, [sp, #28]
   1eed0:	str	r1, [r0]
   1eed4:	uxtb	r0, r7
   1eed8:	cmp	r0, #4
   1eedc:	bne	1ef2c <fputs@plt+0xdb78>
   1eee0:	ldr	r0, [sp, #8]
   1eee4:	add	r0, r0, #4
   1eee8:	bl	1f190 <fputs@plt+0xdddc>
   1eeec:	ldr	r0, [sp, #12]
   1eef0:	cmp	r0, #0
   1eef4:	beq	1ef24 <fputs@plt+0xdb70>
   1eef8:	cmp	sl, #0
   1eefc:	beq	1ef20 <fputs@plt+0xdb6c>
   1ef00:	ldr	r0, [sl]
   1ef04:	bl	14400 <fputs@plt+0x304c>
   1ef08:	ldr	r1, [sp, #12]
   1ef0c:	movw	r0, #64280	; 0xfb18
   1ef10:	movt	r0, #8
   1ef14:	bl	15c8c <fputs@plt+0x48d8>
   1ef18:	str	r0, [sl]
   1ef1c:	ldr	r0, [sp, #12]
   1ef20:	bl	14400 <fputs@plt+0x304c>
   1ef24:	ldr	r7, [sp, #32]
   1ef28:	b	1ee78 <fputs@plt+0xdac4>
   1ef2c:	ldr	r0, [sp, #12]
   1ef30:	bl	14400 <fputs@plt+0x304c>
   1ef34:	cmp	r7, #0
   1ef38:	beq	1ef4c <fputs@plt+0xdb98>
   1ef3c:	ldr	r0, [sp, #8]
   1ef40:	add	r0, r0, #4
   1ef44:	bl	1f190 <fputs@plt+0xdddc>
   1ef48:	b	1ee7c <fputs@plt+0xdac8>
   1ef4c:	ldr	r0, [sp, #16]
   1ef50:	ldr	r4, [sp, #28]
   1ef54:	cmp	r0, r4
   1ef58:	bls	1ef7c <fputs@plt+0xdbc8>
   1ef5c:	ldr	r7, [sp, #8]
   1ef60:	bl	13da4 <fputs@plt+0x29f0>
   1ef64:	cmp	r0, #0
   1ef68:	beq	1ef84 <fputs@plt+0xdbd0>
   1ef6c:	ldr	r0, [sp, #8]
   1ef70:	add	r0, r0, #4
   1ef74:	bl	1f190 <fputs@plt+0xdddc>
   1ef78:	b	1ee74 <fputs@plt+0xdac0>
   1ef7c:	ldr	r0, [sp, #8]
   1ef80:	b	1efa0 <fputs@plt+0xdbec>
   1ef84:	lsl	r2, r4, #2
   1ef88:	mov	r0, r7
   1ef8c:	mov	r3, #0
   1ef90:	bl	144a8 <fputs@plt+0x30f4>
   1ef94:	cmp	r0, #0
   1ef98:	beq	1ef6c <fputs@plt+0xdbb8>
   1ef9c:	str	r0, [sp, #8]
   1efa0:	add	r0, r0, #4
   1efa4:	cmp	r8, #0
   1efa8:	mov	r7, #0
   1efac:	str	r0, [r6]
   1efb0:	ldrne	r0, [sp, #24]
   1efb4:	strne	r0, [r8]
   1efb8:	cmp	r5, #0
   1efbc:	ldrne	r0, [sp, #20]
   1efc0:	strne	r0, [r5]
   1efc4:	b	1ee7c <fputs@plt+0xdac8>
   1efc8:	andeq	r0, r0, r4, lsl r0
	...
   1efd4:	andeq	r0, r0, r1
   1efd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efdc:	add	fp, sp, #28
   1efe0:	sub	sp, sp, #4
   1efe4:	mov	sl, r1
   1efe8:	mov	r4, r0
   1efec:	ldr	r1, [r0, #8]
   1eff0:	ldr	r0, [r0, #12]
   1eff4:	mov	r7, r3
   1eff8:	cmp	r2, #0
   1effc:	mov	r9, r2
   1f000:	ldr	r3, [r4, #20]
   1f004:	movwne	r2, #1
   1f008:	clz	r6, r0
   1f00c:	lsr	r6, r6, #5
   1f010:	and	r2, r2, r6
   1f014:	add	r3, r3, sl, lsl r2
   1f018:	cmp	r3, r1
   1f01c:	bls	1f06c <fputs@plt+0xdcb8>
   1f020:	lsl	r0, sl, r2
   1f024:	add	r6, r0, r1, lsl #1
   1f028:	str	r6, [r4, #8]
   1f02c:	ldr	r5, [r4]
   1f030:	bl	13da4 <fputs@plt+0x29f0>
   1f034:	cmp	r0, #0
   1f038:	beq	1f04c <fputs@plt+0xdc98>
   1f03c:	mov	r0, #7
   1f040:	mov	r8, #1
   1f044:	str	r0, [r4, #24]
   1f048:	b	1f184 <fputs@plt+0xddd0>
   1f04c:	lsl	r2, r6, #2
   1f050:	mov	r0, r5
   1f054:	mov	r3, #0
   1f058:	bl	144a8 <fputs@plt+0x30f4>
   1f05c:	cmp	r0, #0
   1f060:	beq	1f03c <fputs@plt+0xdc88>
   1f064:	str	r0, [r4]
   1f068:	ldr	r0, [r4, #12]
   1f06c:	cmp	r0, #0
   1f070:	beq	1f0a4 <fputs@plt+0xdcf0>
   1f074:	ldr	r0, [r4, #16]
   1f078:	cmp	r0, sl
   1f07c:	beq	1f0f0 <fputs@plt+0xdd3c>
   1f080:	ldr	r0, [r4, #4]
   1f084:	bl	14400 <fputs@plt+0x304c>
   1f088:	movw	r0, #3890	; 0xf32
   1f08c:	movt	r0, #9
   1f090:	bl	15c8c <fputs@plt+0x48d8>
   1f094:	mov	r8, #1
   1f098:	str	r0, [r4, #4]
   1f09c:	str	r8, [r4, #24]
   1f0a0:	b	1f184 <fputs@plt+0xddd0>
   1f0a4:	cmp	sl, #1
   1f0a8:	str	sl, [r4, #16]
   1f0ac:	blt	1f0f0 <fputs@plt+0xdd3c>
   1f0b0:	movw	r8, #64280	; 0xfb18
   1f0b4:	mov	r5, #0
   1f0b8:	movt	r8, #8
   1f0bc:	ldr	r1, [r7, r5, lsl #2]
   1f0c0:	mov	r0, r8
   1f0c4:	bl	15c8c <fputs@plt+0x48d8>
   1f0c8:	cmp	r0, #0
   1f0cc:	beq	1f03c <fputs@plt+0xdc88>
   1f0d0:	ldr	r2, [r4, #20]
   1f0d4:	ldr	r1, [r4]
   1f0d8:	add	r5, r5, #1
   1f0dc:	cmp	r5, sl
   1f0e0:	add	r3, r2, #1
   1f0e4:	str	r3, [r4, #20]
   1f0e8:	str	r0, [r1, r2, lsl #2]
   1f0ec:	blt	1f0bc <fputs@plt+0xdd08>
   1f0f0:	mov	r8, #0
   1f0f4:	cmp	r9, #0
   1f0f8:	beq	1f184 <fputs@plt+0xddd0>
   1f0fc:	cmp	sl, #1
   1f100:	blt	1f178 <fputs@plt+0xddc4>
   1f104:	mov	r6, #0
   1f108:	ldr	r0, [r9, r6, lsl #2]
   1f10c:	mov	r7, #0
   1f110:	cmp	r0, #0
   1f114:	beq	1f158 <fputs@plt+0xdda4>
   1f118:	bl	111f8 <strlen@plt>
   1f11c:	mov	r5, r0
   1f120:	bl	13da4 <fputs@plt+0x29f0>
   1f124:	cmp	r0, #0
   1f128:	bne	1f03c <fputs@plt+0xdc88>
   1f12c:	bic	r0, r5, #-1073741824	; 0xc0000000
   1f130:	mov	r1, #0
   1f134:	add	r5, r0, #1
   1f138:	mov	r0, r5
   1f13c:	bl	142d0 <fputs@plt+0x2f1c>
   1f140:	cmp	r0, #0
   1f144:	beq	1f03c <fputs@plt+0xdc88>
   1f148:	ldr	r1, [r9, r6, lsl #2]
   1f14c:	mov	r2, r5
   1f150:	mov	r7, r0
   1f154:	bl	1121c <memcpy@plt>
   1f158:	ldr	r1, [r4, #20]
   1f15c:	ldr	r0, [r4]
   1f160:	add	r6, r6, #1
   1f164:	cmp	r6, sl
   1f168:	add	r2, r1, #1
   1f16c:	str	r2, [r4, #20]
   1f170:	str	r7, [r0, r1, lsl #2]
   1f174:	blt	1f108 <fputs@plt+0xdd54>
   1f178:	ldr	r0, [r4, #12]
   1f17c:	add	r0, r0, #1
   1f180:	str	r0, [r4, #12]
   1f184:	mov	r0, r8
   1f188:	sub	sp, fp, #28
   1f18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f190:	cmp	r0, #0
   1f194:	bxeq	lr
   1f198:	push	{r4, r5, r6, sl, fp, lr}
   1f19c:	add	fp, sp, #16
   1f1a0:	mov	r5, r0
   1f1a4:	mov	r4, r0
   1f1a8:	ldr	r0, [r5, #-4]!
   1f1ac:	cmp	r0, #2
   1f1b0:	blt	1f1d0 <fputs@plt+0xde1c>
   1f1b4:	sub	r6, r0, #1
   1f1b8:	ldr	r0, [r4]
   1f1bc:	cmp	r0, #0
   1f1c0:	blne	14400 <fputs@plt+0x304c>
   1f1c4:	subs	r6, r6, #1
   1f1c8:	add	r4, r4, #4
   1f1cc:	bne	1f1b8 <fputs@plt+0xde04>
   1f1d0:	mov	r0, r5
   1f1d4:	pop	{r4, r5, r6, sl, fp, lr}
   1f1d8:	b	14400 <fputs@plt+0x304c>
   1f1dc:	push	{fp, lr}
   1f1e0:	mov	fp, sp
   1f1e4:	sub	sp, sp, #8
   1f1e8:	mov	ip, #0
   1f1ec:	str	ip, [sp]
   1f1f0:	bl	1f1fc <fputs@plt+0xde48>
   1f1f4:	mov	sp, fp
   1f1f8:	pop	{fp, pc}
   1f1fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f200:	add	fp, sp, #28
   1f204:	sub	sp, sp, #12
   1f208:	mov	r4, r2
   1f20c:	mov	r7, r1
   1f210:	mov	r5, r0
   1f214:	cmp	r1, #0
   1f218:	str	r3, [sp, #4]
   1f21c:	beq	1f230 <fputs@plt+0xde7c>
   1f220:	mov	r0, r7
   1f224:	bl	111f8 <strlen@plt>
   1f228:	bic	r9, r0, #-1073741824	; 0xc0000000
   1f22c:	b	1f234 <fputs@plt+0xde80>
   1f230:	mov	r9, #0
   1f234:	add	sl, r5, #320	; 0x140
   1f238:	add	r2, sp, #8
   1f23c:	mov	r1, r7
   1f240:	mov	r0, sl
   1f244:	bl	47784 <fputs@plt+0x363d0>
   1f248:	cmp	r0, #0
   1f24c:	ldrne	r0, [r0, #8]
   1f250:	cmpne	r0, #0
   1f254:	bne	1f310 <fputs@plt+0xdf5c>
   1f258:	add	r2, r9, #21
   1f25c:	mov	r0, r5
   1f260:	mov	r3, #0
   1f264:	mov	r8, #0
   1f268:	bl	238bc <fputs@plt+0x12508>
   1f26c:	cmp	r0, #0
   1f270:	beq	1f344 <fputs@plt+0xdf90>
   1f274:	mov	r8, r4
   1f278:	add	r4, r0, #20
   1f27c:	mov	r6, r0
   1f280:	add	r2, r9, #1
   1f284:	mov	r1, r7
   1f288:	mov	r0, r4
   1f28c:	bl	1121c <memcpy@plt>
   1f290:	ldr	r0, [sp, #4]
   1f294:	str	r8, [r6]
   1f298:	str	r4, [r6, #4]
   1f29c:	mov	r8, #0
   1f2a0:	mov	r1, r4
   1f2a4:	mov	r2, r6
   1f2a8:	str	r0, [r6, #8]
   1f2ac:	ldr	r0, [fp, #8]
   1f2b0:	str	r0, [r6, #12]
   1f2b4:	mov	r0, sl
   1f2b8:	str	r8, [r6, #16]
   1f2bc:	bl	47ca0 <fputs@plt+0x368ec>
   1f2c0:	cmp	r0, #0
   1f2c4:	beq	1f344 <fputs@plt+0xdf90>
   1f2c8:	mov	r1, r0
   1f2cc:	ldrb	r0, [r5, #69]	; 0x45
   1f2d0:	cmp	r0, #0
   1f2d4:	bne	1f304 <fputs@plt+0xdf50>
   1f2d8:	ldrb	r0, [r5, #70]	; 0x46
   1f2dc:	cmp	r0, #0
   1f2e0:	bne	1f304 <fputs@plt+0xdf50>
   1f2e4:	mov	r0, #1
   1f2e8:	strb	r0, [r5, #69]	; 0x45
   1f2ec:	ldr	r2, [r5, #164]	; 0xa4
   1f2f0:	cmp	r2, #1
   1f2f4:	strge	r0, [r5, #248]	; 0xf8
   1f2f8:	ldr	r0, [r5, #256]	; 0x100
   1f2fc:	add	r0, r0, #1
   1f300:	str	r0, [r5, #256]	; 0x100
   1f304:	mov	r0, r5
   1f308:	bl	13ce4 <fputs@plt+0x2930>
   1f30c:	b	1f344 <fputs@plt+0xdf90>
   1f310:	movw	r0, #63693	; 0xf8cd
   1f314:	movw	r1, #64300	; 0xfb2c
   1f318:	movw	r2, #15184	; 0x3b50
   1f31c:	movw	r3, #53159	; 0xcfa7
   1f320:	mov	r8, #21
   1f324:	movt	r0, #8
   1f328:	movt	r1, #8
   1f32c:	movt	r2, #9
   1f330:	movt	r3, #1
   1f334:	add	r0, r0, #20
   1f338:	str	r0, [sp]
   1f33c:	mov	r0, #21
   1f340:	bl	15d70 <fputs@plt+0x49bc>
   1f344:	ldrb	r0, [r5, #69]	; 0x45
   1f348:	cmp	r0, #0
   1f34c:	beq	1f360 <fputs@plt+0xdfac>
   1f350:	mov	r0, r5
   1f354:	bl	31f94 <fputs@plt+0x20be0>
   1f358:	mov	r4, #7
   1f35c:	b	1f368 <fputs@plt+0xdfb4>
   1f360:	ldr	r0, [r5, #56]	; 0x38
   1f364:	and	r4, r0, r8
   1f368:	ldr	r1, [fp, #8]
   1f36c:	cmp	r1, #0
   1f370:	cmpne	r4, #0
   1f374:	beq	1f380 <fputs@plt+0xdfcc>
   1f378:	ldr	r0, [sp, #4]
   1f37c:	blx	r1
   1f380:	mov	r0, r4
   1f384:	sub	sp, fp, #28
   1f388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f38c:	b	1f1fc <fputs@plt+0xde48>
   1f390:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f394:	add	fp, sp, #24
   1f398:	sub	sp, sp, #8
   1f39c:	mov	r4, r0
   1f3a0:	mov	r0, #0
   1f3a4:	str	r0, [sp, #4]
   1f3a8:	ldr	r7, [r4, #336]	; 0x150
   1f3ac:	cmp	r7, #0
   1f3b0:	beq	1f3c0 <fputs@plt+0xe00c>
   1f3b4:	ldr	r0, [r7, #12]
   1f3b8:	cmp	r0, #0
   1f3bc:	beq	1f410 <fputs@plt+0xe05c>
   1f3c0:	mov	r5, #21
   1f3c4:	mov	r0, r4
   1f3c8:	mov	r1, #21
   1f3cc:	str	r5, [r4, #52]	; 0x34
   1f3d0:	bl	260f4 <fputs@plt+0x14d40>
   1f3d4:	movw	r0, #63693	; 0xf8cd
   1f3d8:	movw	r1, #64300	; 0xfb2c
   1f3dc:	movw	r2, #15184	; 0x3b50
   1f3e0:	movw	r3, #53847	; 0xd257
   1f3e4:	movt	r0, #8
   1f3e8:	movt	r1, #8
   1f3ec:	movt	r2, #9
   1f3f0:	movt	r3, #1
   1f3f4:	add	r0, r0, #20
   1f3f8:	str	r0, [sp]
   1f3fc:	mov	r0, #21
   1f400:	bl	15d70 <fputs@plt+0x49bc>
   1f404:	mov	r0, r5
   1f408:	sub	sp, fp, #24
   1f40c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f410:	ldr	r9, [r7, #4]
   1f414:	mov	r0, r4
   1f418:	mov	r2, #544	; 0x220
   1f41c:	mov	r3, #0
   1f420:	mov	r6, r1
   1f424:	bl	238bc <fputs@plt+0x12508>
   1f428:	cmp	r0, #0
   1f42c:	beq	1f4d4 <fputs@plt+0xe120>
   1f430:	mov	r5, r0
   1f434:	add	r0, r0, #4
   1f438:	mov	r1, #0
   1f43c:	mov	r2, #540	; 0x21c
   1f440:	bl	11174 <memset@plt>
   1f444:	mov	r8, #1
   1f448:	add	r2, sp, #4
   1f44c:	mov	r0, r5
   1f450:	mov	r1, r6
   1f454:	strb	r8, [r5, #454]	; 0x1c6
   1f458:	str	r4, [r5]
   1f45c:	str	r8, [r5, #428]	; 0x1ac
   1f460:	bl	1f568 <fputs@plt+0xe1b4>
   1f464:	cmp	r0, #0
   1f468:	beq	1f500 <fputs@plt+0xe14c>
   1f46c:	ldr	r6, [sp, #4]
   1f470:	movw	r2, #64280	; 0xfb18
   1f474:	mov	r0, r4
   1f478:	mov	r1, #1
   1f47c:	movt	r2, #8
   1f480:	cmp	r6, #0
   1f484:	mov	r3, r6
   1f488:	moveq	r2, r6
   1f48c:	bl	171bc <fputs@plt+0x5e08>
   1f490:	mov	r0, r4
   1f494:	mov	r1, r6
   1f498:	bl	13ce4 <fputs@plt+0x2930>
   1f49c:	mov	r0, #0
   1f4a0:	strb	r0, [r5, #454]	; 0x1c6
   1f4a4:	ldr	r0, [r5, #8]
   1f4a8:	cmp	r0, #0
   1f4ac:	blne	199e0 <fputs@plt+0x862c>
   1f4b0:	ldr	r1, [r5, #488]	; 0x1e8
   1f4b4:	mov	r0, r4
   1f4b8:	bl	13a8c <fputs@plt+0x26d8>
   1f4bc:	mov	r0, r5
   1f4c0:	bl	1dafc <fputs@plt+0xc748>
   1f4c4:	mov	r0, r4
   1f4c8:	mov	r1, r5
   1f4cc:	bl	13ce4 <fputs@plt+0x2930>
   1f4d0:	b	1f4d8 <fputs@plt+0xe124>
   1f4d4:	mov	r8, #7
   1f4d8:	ldrb	r0, [r4, #69]	; 0x45
   1f4dc:	cmp	r0, #0
   1f4e0:	beq	1f4f4 <fputs@plt+0xe140>
   1f4e4:	mov	r0, r4
   1f4e8:	bl	31f94 <fputs@plt+0x20be0>
   1f4ec:	mov	r5, #7
   1f4f0:	b	1f404 <fputs@plt+0xe050>
   1f4f4:	ldr	r0, [r4, #56]	; 0x38
   1f4f8:	and	r5, r0, r8
   1f4fc:	b	1f404 <fputs@plt+0xe050>
   1f500:	ldr	r0, [r5, #488]	; 0x1e8
   1f504:	cmp	r0, #0
   1f508:	beq	1f46c <fputs@plt+0xe0b8>
   1f50c:	ldrb	r1, [r4, #69]	; 0x45
   1f510:	cmp	r1, #0
   1f514:	bne	1f46c <fputs@plt+0xe0b8>
   1f518:	ldr	r1, [r0, #12]
   1f51c:	cmp	r1, #0
   1f520:	bne	1f46c <fputs@plt+0xe0b8>
   1f524:	ldrb	r1, [r0, #42]	; 0x2a
   1f528:	tst	r1, #16
   1f52c:	bne	1f46c <fputs@plt+0xe0b8>
   1f530:	ldr	r1, [r9, #4]
   1f534:	cmp	r1, #0
   1f538:	bne	1f558 <fputs@plt+0xe1a4>
   1f53c:	ldr	r1, [r0, #4]
   1f540:	str	r1, [r9, #4]
   1f544:	ldrh	r1, [r0, #34]	; 0x22
   1f548:	strh	r1, [r9, #34]	; 0x22
   1f54c:	mov	r1, #0
   1f550:	str	r1, [r0, #4]
   1f554:	strh	r1, [r0, #34]	; 0x22
   1f558:	mov	r0, #1
   1f55c:	mov	r8, #0
   1f560:	str	r0, [r7, #12]
   1f564:	b	1f49c <fputs@plt+0xe0e8>
   1f568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f56c:	add	fp, sp, #28
   1f570:	sub	sp, sp, #20
   1f574:	ldr	r4, [r0]
   1f578:	mov	r5, r0
   1f57c:	mov	r6, r1
   1f580:	mov	r9, #0
   1f584:	mov	r1, #0
   1f588:	mov	sl, r2
   1f58c:	ldr	r0, [r4, #152]	; 0x98
   1f590:	ldr	r8, [r4, #96]	; 0x60
   1f594:	cmp	r0, #0
   1f598:	moveq	r0, #0
   1f59c:	streq	r0, [r4, #248]	; 0xf8
   1f5a0:	movw	r0, #1608	; 0x648
   1f5a4:	str	r6, [r5, #484]	; 0x1e4
   1f5a8:	str	r9, [r5, #12]
   1f5ac:	bl	142d0 <fputs@plt+0x2f1c>
   1f5b0:	cmp	r0, #0
   1f5b4:	beq	1f66c <fputs@plt+0xe2b8>
   1f5b8:	str	sl, [sp, #12]
   1f5bc:	mvn	sl, #0
   1f5c0:	mov	r7, r0
   1f5c4:	str	sl, [r0]
   1f5c8:	ldrb	r0, [r6]
   1f5cc:	cmp	r0, #0
   1f5d0:	beq	1f6dc <fputs@plt+0xe328>
   1f5d4:	add	r0, r5, #508	; 0x1fc
   1f5d8:	mvn	sl, #0
   1f5dc:	mov	r9, #0
   1f5e0:	str	r0, [sp, #8]
   1f5e4:	mov	r0, r6
   1f5e8:	add	r1, sp, #16
   1f5ec:	str	r0, [r5, #508]	; 0x1fc
   1f5f0:	bl	49a50 <fputs@plt+0x3869c>
   1f5f4:	add	r9, r0, r9
   1f5f8:	str	r0, [r5, #512]	; 0x200
   1f5fc:	cmp	r9, r8
   1f600:	bgt	1f6ac <fputs@plt+0xe2f8>
   1f604:	ldr	r1, [sp, #16]
   1f608:	cmp	r1, #160	; 0xa0
   1f60c:	blt	1f628 <fputs@plt+0xe274>
   1f610:	ldr	r0, [r4, #248]	; 0xf8
   1f614:	cmp	r0, #0
   1f618:	bne	1f6b4 <fputs@plt+0xe300>
   1f61c:	cmp	r1, #161	; 0xa1
   1f620:	bne	1f658 <fputs@plt+0xe2a4>
   1f624:	b	1f6c8 <fputs@plt+0xe314>
   1f628:	ldr	r2, [r5, #508]	; 0x1fc
   1f62c:	mov	r3, r0
   1f630:	mov	r0, r7
   1f634:	str	r5, [sp]
   1f638:	bl	4b078 <fputs@plt+0x39cc4>
   1f63c:	ldr	r0, [r5, #12]
   1f640:	cmp	r0, #0
   1f644:	bne	1f6bc <fputs@plt+0xe308>
   1f648:	ldrb	r0, [r4, #69]	; 0x45
   1f64c:	ldr	sl, [sp, #16]
   1f650:	cmp	r0, #0
   1f654:	bne	1f6f4 <fputs@plt+0xe340>
   1f658:	mov	r0, r6
   1f65c:	ldrb	r1, [r0, r9]!
   1f660:	cmp	r1, #0
   1f664:	bne	1f5e8 <fputs@plt+0xe234>
   1f668:	b	1f6dc <fputs@plt+0xe328>
   1f66c:	ldrb	r0, [r4, #69]	; 0x45
   1f670:	mov	r6, #7
   1f674:	cmp	r0, #0
   1f678:	bne	1f954 <fputs@plt+0xe5a0>
   1f67c:	ldrb	r0, [r4, #70]	; 0x46
   1f680:	cmp	r0, #0
   1f684:	bne	1f954 <fputs@plt+0xe5a0>
   1f688:	mov	r0, #1
   1f68c:	strb	r0, [r4, #69]	; 0x45
   1f690:	ldr	r1, [r4, #164]	; 0xa4
   1f694:	cmp	r1, #1
   1f698:	strge	r0, [r4, #248]	; 0xf8
   1f69c:	ldr	r0, [r4, #256]	; 0x100
   1f6a0:	add	r0, r0, #1
   1f6a4:	str	r0, [r4, #256]	; 0x100
   1f6a8:	b	1f954 <fputs@plt+0xe5a0>
   1f6ac:	mov	r0, #18
   1f6b0:	b	1f6b8 <fputs@plt+0xe304>
   1f6b4:	mov	r0, #9
   1f6b8:	str	r0, [r5, #12]
   1f6bc:	add	r0, r6, r9
   1f6c0:	str	r0, [r5, #484]	; 0x1e4
   1f6c4:	b	1f75c <fputs@plt+0xe3a8>
   1f6c8:	ldr	r2, [sp, #8]
   1f6cc:	movw	r1, #3955	; 0xf73
   1f6d0:	mov	r0, r5
   1f6d4:	movt	r1, #9
   1f6d8:	bl	1d2fc <fputs@plt+0xbf48>
   1f6dc:	add	r0, r6, r9
   1f6e0:	str	r0, [r5, #484]	; 0x1e4
   1f6e4:	ldr	r0, [r5, #12]
   1f6e8:	cmp	r0, #0
   1f6ec:	bne	1f75c <fputs@plt+0xe3a8>
   1f6f0:	b	1f6fc <fputs@plt+0xe348>
   1f6f4:	add	r0, r6, r9
   1f6f8:	str	r0, [r5, #484]	; 0x1e4
   1f6fc:	ldrb	r0, [r4, #69]	; 0x45
   1f700:	cmp	r0, #0
   1f704:	bne	1f75c <fputs@plt+0xe3a8>
   1f708:	cmp	sl, #1
   1f70c:	bne	1f72c <fputs@plt+0xe378>
   1f710:	ldr	r2, [r5, #508]	; 0x1fc
   1f714:	ldr	r3, [r5, #512]	; 0x200
   1f718:	mov	r0, r7
   1f71c:	mov	r1, #0
   1f720:	str	r5, [sp]
   1f724:	bl	4b078 <fputs@plt+0x39cc4>
   1f728:	b	1f75c <fputs@plt+0xe3a8>
   1f72c:	ldr	r2, [r5, #508]	; 0x1fc
   1f730:	ldr	r3, [r5, #512]	; 0x200
   1f734:	mov	r0, r7
   1f738:	mov	r1, #1
   1f73c:	str	r5, [sp]
   1f740:	bl	4b078 <fputs@plt+0x39cc4>
   1f744:	ldr	r0, [r5, #12]
   1f748:	cmp	r0, #0
   1f74c:	bne	1f75c <fputs@plt+0xe3a8>
   1f750:	ldrb	r0, [r4, #69]	; 0x45
   1f754:	cmp	r0, #0
   1f758:	beq	1f710 <fputs@plt+0xe35c>
   1f75c:	ldr	r0, [r7]
   1f760:	cmp	r0, #0
   1f764:	blt	1f790 <fputs@plt+0xe3dc>
   1f768:	sub	r1, r0, #1
   1f76c:	mov	r2, r7
   1f770:	str	r1, [r2], r0, lsl #4
   1f774:	mov	r0, r7
   1f778:	ldrb	r1, [r2, #10]
   1f77c:	add	r2, r2, #12
   1f780:	bl	50830 <fputs@plt+0x3f47c>
   1f784:	ldr	r0, [r7]
   1f788:	cmn	r0, #1
   1f78c:	bgt	1f768 <fputs@plt+0xe3b4>
   1f790:	mov	r0, r7
   1f794:	bl	14400 <fputs@plt+0x304c>
   1f798:	ldrb	r0, [r4, #69]	; 0x45
   1f79c:	ldr	r6, [sp, #12]
   1f7a0:	cmp	r0, #0
   1f7a4:	beq	1f7d0 <fputs@plt+0xe41c>
   1f7a8:	mov	r0, #7
   1f7ac:	str	r0, [r5, #12]
   1f7b0:	ldr	r1, [r5, #4]
   1f7b4:	cmp	r1, #0
   1f7b8:	bne	1f81c <fputs@plt+0xe468>
   1f7bc:	cmp	r0, #516	; 0x204
   1f7c0:	bne	1f7e4 <fputs@plt+0xe430>
   1f7c4:	movw	r2, #14916	; 0x3a44
   1f7c8:	movt	r2, #9
   1f7cc:	b	1f808 <fputs@plt+0xe454>
   1f7d0:	ldr	r0, [r5, #12]
   1f7d4:	cmp	r0, #0
   1f7d8:	cmpne	r0, #101	; 0x65
   1f7dc:	beq	1f81c <fputs@plt+0xe468>
   1f7e0:	b	1f7b0 <fputs@plt+0xe3fc>
   1f7e4:	movw	r2, #14902	; 0x3a36
   1f7e8:	uxtb	r0, r0
   1f7ec:	movt	r2, #9
   1f7f0:	cmp	r0, #26
   1f7f4:	bhi	1f808 <fputs@plt+0xe454>
   1f7f8:	cmp	r0, #2
   1f7fc:	movwne	r1, #62388	; 0xf3b4
   1f800:	movtne	r1, #8
   1f804:	ldrne	r2, [r1, r0, lsl #2]
   1f808:	movw	r1, #64280	; 0xfb18
   1f80c:	mov	r0, r4
   1f810:	movt	r1, #8
   1f814:	bl	1d380 <fputs@plt+0xbfcc>
   1f818:	str	r0, [r5, #4]
   1f81c:	ldr	r2, [r5, #4]
   1f820:	cmp	r2, #0
   1f824:	beq	1f84c <fputs@plt+0xe498>
   1f828:	str	r2, [r6]
   1f82c:	movw	r1, #64280	; 0xfb18
   1f830:	ldr	r0, [r5, #12]
   1f834:	movt	r1, #8
   1f838:	bl	15d70 <fputs@plt+0x49bc>
   1f83c:	mov	r0, #0
   1f840:	mov	r6, #1
   1f844:	str	r0, [r5, #4]
   1f848:	b	1f850 <fputs@plt+0xe49c>
   1f84c:	mov	r6, #0
   1f850:	ldr	r0, [r5, #8]
   1f854:	cmp	r0, #0
   1f858:	beq	1f880 <fputs@plt+0xe4cc>
   1f85c:	ldr	r1, [r5, #68]	; 0x44
   1f860:	cmp	r1, #1
   1f864:	blt	1f880 <fputs@plt+0xe4cc>
   1f868:	ldrb	r1, [r5, #18]
   1f86c:	cmp	r1, #0
   1f870:	bne	1f880 <fputs@plt+0xe4cc>
   1f874:	bl	31f30 <fputs@plt+0x20b7c>
   1f878:	mov	r0, #0
   1f87c:	str	r0, [r5, #8]
   1f880:	ldrb	r0, [r5, #18]
   1f884:	cmp	r0, #0
   1f888:	bne	1f8a4 <fputs@plt+0xe4f0>
   1f88c:	ldr	r1, [r5, #408]	; 0x198
   1f890:	mov	r0, r4
   1f894:	bl	13ce4 <fputs@plt+0x2930>
   1f898:	mov	r0, #0
   1f89c:	str	r0, [r5, #404]	; 0x194
   1f8a0:	str	r0, [r5, #408]	; 0x198
   1f8a4:	ldr	r0, [r5, #524]	; 0x20c
   1f8a8:	bl	14400 <fputs@plt+0x304c>
   1f8ac:	ldrb	r0, [r5, #454]	; 0x1c6
   1f8b0:	cmp	r0, #0
   1f8b4:	bne	1f8c4 <fputs@plt+0xe510>
   1f8b8:	ldr	r1, [r5, #488]	; 0x1e8
   1f8bc:	mov	r0, r4
   1f8c0:	bl	13a8c <fputs@plt+0x26d8>
   1f8c4:	ldr	r1, [r5, #540]	; 0x21c
   1f8c8:	mov	r0, r4
   1f8cc:	bl	482b8 <fputs@plt+0x36f04>
   1f8d0:	ldr	r1, [r5, #492]	; 0x1ec
   1f8d4:	mov	r0, r4
   1f8d8:	bl	13a2c <fputs@plt+0x2678>
   1f8dc:	ldr	r0, [r5, #448]	; 0x1c0
   1f8e0:	ldr	r1, [r5, #476]	; 0x1dc
   1f8e4:	cmp	r0, #1
   1f8e8:	blt	1f920 <fputs@plt+0xe56c>
   1f8ec:	sub	r7, r0, #1
   1f8f0:	ldr	r1, [r1, r7, lsl #2]
   1f8f4:	mov	r0, r4
   1f8f8:	bl	13ce4 <fputs@plt+0x2930>
   1f8fc:	ldr	r1, [r5, #476]	; 0x1dc
   1f900:	add	r2, r7, #1
   1f904:	sub	r0, r7, #1
   1f908:	cmp	r2, #1
   1f90c:	mov	r7, r0
   1f910:	bgt	1f8f0 <fputs@plt+0xe53c>
   1f914:	b	1f920 <fputs@plt+0xe56c>
   1f918:	ldr	r0, [r1]
   1f91c:	str	r0, [r5, #412]	; 0x19c
   1f920:	mov	r0, r4
   1f924:	bl	13ce4 <fputs@plt+0x2930>
   1f928:	ldr	r1, [r5, #412]	; 0x19c
   1f92c:	cmp	r1, #0
   1f930:	bne	1f918 <fputs@plt+0xe564>
   1f934:	b	1f948 <fputs@plt+0xe594>
   1f938:	ldr	r0, [r1, #68]	; 0x44
   1f93c:	str	r0, [r5, #528]	; 0x210
   1f940:	mov	r0, r4
   1f944:	bl	13a8c <fputs@plt+0x26d8>
   1f948:	ldr	r1, [r5, #528]	; 0x210
   1f94c:	cmp	r1, #0
   1f950:	bne	1f938 <fputs@plt+0xe584>
   1f954:	mov	r0, r6
   1f958:	sub	sp, fp, #28
   1f95c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f960:	ldrb	r0, [r0, #74]	; 0x4a
   1f964:	movw	r1, #49804	; 0xc28c
   1f968:	movt	r1, #8
   1f96c:	add	r0, r1, r0
   1f970:	ldrb	r0, [r0, #-1]
   1f974:	bx	lr
   1f978:	sub	sp, sp, #8
   1f97c:	push	{r4, r5, fp, lr}
   1f980:	add	fp, sp, #8
   1f984:	sub	sp, sp, #8
   1f988:	mov	r4, r0
   1f98c:	add	r0, fp, #8
   1f990:	cmp	r1, #1
   1f994:	str	r3, [fp, #12]
   1f998:	str	r2, [fp, #8]
   1f99c:	str	r0, [sp, #4]
   1f9a0:	bne	1f9d0 <fputs@plt+0xe61c>
   1f9a4:	ldr	r0, [r4, #336]	; 0x150
   1f9a8:	cmp	r0, #0
   1f9ac:	beq	1fa00 <fputs@plt+0xe64c>
   1f9b0:	ldr	r1, [sp, #4]
   1f9b4:	mov	r5, #0
   1f9b8:	add	r2, r1, #4
   1f9bc:	str	r2, [sp, #4]
   1f9c0:	ldr	r0, [r0]
   1f9c4:	ldr	r1, [r1]
   1f9c8:	strb	r1, [r0, #16]
   1f9cc:	b	1fa44 <fputs@plt+0xe690>
   1f9d0:	movw	r0, #63693	; 0xf8cd
   1f9d4:	movw	r1, #64300	; 0xfb2c
   1f9d8:	movw	r2, #15184	; 0x3b50
   1f9dc:	movt	r0, #8
   1f9e0:	movt	r1, #8
   1f9e4:	movt	r2, #9
   1f9e8:	add	r0, r0, #20
   1f9ec:	str	r0, [sp]
   1f9f0:	movw	r0, #54298	; 0xd41a
   1f9f4:	movt	r0, #1
   1f9f8:	add	r3, r0, #8
   1f9fc:	b	1fa28 <fputs@plt+0xe674>
   1fa00:	movw	r0, #63693	; 0xf8cd
   1fa04:	movw	r1, #64300	; 0xfb2c
   1fa08:	movw	r2, #15184	; 0x3b50
   1fa0c:	movw	r3, #54298	; 0xd41a
   1fa10:	movt	r0, #8
   1fa14:	movt	r1, #8
   1fa18:	movt	r2, #9
   1fa1c:	movt	r3, #1
   1fa20:	add	r0, r0, #20
   1fa24:	str	r0, [sp]
   1fa28:	mov	r0, #21
   1fa2c:	bl	15d70 <fputs@plt+0x49bc>
   1fa30:	mov	r5, #21
   1fa34:	mov	r0, r4
   1fa38:	mov	r1, #21
   1fa3c:	str	r5, [r4, #52]	; 0x34
   1fa40:	bl	260f4 <fputs@plt+0x14d40>
   1fa44:	mov	r0, r5
   1fa48:	sub	sp, fp, #8
   1fa4c:	pop	{r4, r5, fp, lr}
   1fa50:	add	sp, sp, #8
   1fa54:	bx	lr
   1fa58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa5c:	add	fp, sp, #28
   1fa60:	sub	sp, sp, #4
   1fa64:	movw	r6, #27
   1fa68:	movw	r9, #49548	; 0xc18c
   1fa6c:	movw	r7, #49809	; 0xc291
   1fa70:	mov	r5, r0
   1fa74:	mov	r8, #0
   1fa78:	mov	lr, #1
   1fa7c:	mov	ip, #1107296256	; 0x42000000
   1fa80:	movt	r6, #128	; 0x80
   1fa84:	movt	r9, #8
   1fa88:	movt	r7, #8
   1fa8c:	b	1fc28 <fputs@plt+0xe874>
   1fa90:	ldrb	r1, [r9, r0]
   1fa94:	tst	r1, #70	; 0x46
   1fa98:	beq	1fae4 <fputs@plt+0xe730>
   1fa9c:	mvn	sl, #5
   1faa0:	add	r1, r5, sl
   1faa4:	add	sl, sl, #1
   1faa8:	ldrb	r1, [r1, #7]
   1faac:	ldrb	r1, [r9, r1]
   1fab0:	tst	r1, #70	; 0x46
   1fab4:	bne	1faa0 <fputs@plt+0xe6ec>
   1fab8:	add	r1, sl, #6
   1fabc:	mov	r4, #2
   1fac0:	cmp	r0, #98	; 0x62
   1fac4:	bgt	1faec <fputs@plt+0xe738>
   1fac8:	cmp	r0, #67	; 0x43
   1facc:	beq	1fb04 <fputs@plt+0xe750>
   1fad0:	cmp	r0, #69	; 0x45
   1fad4:	beq	1fb78 <fputs@plt+0xe7c4>
   1fad8:	cmp	r0, #84	; 0x54
   1fadc:	beq	1fb34 <fputs@plt+0xe780>
   1fae0:	b	1fc14 <fputs@plt+0xe860>
   1fae4:	mov	r4, #2
   1fae8:	b	1fc1c <fputs@plt+0xe868>
   1faec:	cmp	r0, #116	; 0x74
   1faf0:	beq	1fb34 <fputs@plt+0xe780>
   1faf4:	cmp	r0, #101	; 0x65
   1faf8:	beq	1fb78 <fputs@plt+0xe7c4>
   1fafc:	cmp	r0, #99	; 0x63
   1fb00:	bne	1fc14 <fputs@plt+0xe860>
   1fb04:	cmp	sl, #0
   1fb08:	bne	1fc14 <fputs@plt+0xe860>
   1fb0c:	movw	r1, #63659	; 0xf8ab
   1fb10:	mov	r0, r5
   1fb14:	mov	r2, #6
   1fb18:	movt	r1, #8
   1fb1c:	bl	1343c <fputs@plt+0x2088>
   1fb20:	cmp	r0, #0
   1fb24:	mov	ip, #1107296256	; 0x42000000
   1fb28:	mov	lr, #1
   1fb2c:	moveq	r4, #4
   1fb30:	b	1fc14 <fputs@plt+0xe860>
   1fb34:	bic	r0, r1, #-2147483648	; 0x80000000
   1fb38:	cmp	r0, #4
   1fb3c:	beq	1fbdc <fputs@plt+0xe828>
   1fb40:	cmp	r0, #9
   1fb44:	beq	1fbf0 <fputs@plt+0xe83c>
   1fb48:	cmp	r0, #7
   1fb4c:	bne	1fc14 <fputs@plt+0xe860>
   1fb50:	movw	r1, #13875	; 0x3633
   1fb54:	mov	r0, r5
   1fb58:	mov	r2, #7
   1fb5c:	movt	r1, #9
   1fb60:	bl	1343c <fputs@plt+0x2088>
   1fb64:	cmp	r0, #0
   1fb68:	mov	ip, #1107296256	; 0x42000000
   1fb6c:	mov	lr, #1
   1fb70:	moveq	r4, #6
   1fb74:	b	1fc14 <fputs@plt+0xe860>
   1fb78:	bic	r0, r1, #-2147483648	; 0x80000000
   1fb7c:	cmp	r0, #7
   1fb80:	beq	1fbb4 <fputs@plt+0xe800>
   1fb84:	cmp	r0, #3
   1fb88:	bne	1fc14 <fputs@plt+0xe860>
   1fb8c:	movw	r1, #63681	; 0xf8c1
   1fb90:	mov	r0, r5
   1fb94:	mov	r2, #3
   1fb98:	movt	r1, #8
   1fb9c:	bl	1343c <fputs@plt+0x2088>
   1fba0:	cmp	r0, #0
   1fba4:	mov	ip, #1107296256	; 0x42000000
   1fba8:	mov	lr, #1
   1fbac:	moveq	r4, #7
   1fbb0:	b	1fc14 <fputs@plt+0xe860>
   1fbb4:	movw	r1, #63685	; 0xf8c5
   1fbb8:	mov	r0, r5
   1fbbc:	mov	r2, #7
   1fbc0:	movt	r1, #8
   1fbc4:	bl	1343c <fputs@plt+0x2088>
   1fbc8:	cmp	r0, #0
   1fbcc:	mov	ip, #1107296256	; 0x42000000
   1fbd0:	mov	lr, #1
   1fbd4:	moveq	r4, #3
   1fbd8:	b	1fc14 <fputs@plt+0xe860>
   1fbdc:	movw	r1, #63666	; 0xf8b2
   1fbe0:	mov	r0, r5
   1fbe4:	mov	r2, #4
   1fbe8:	movt	r1, #8
   1fbec:	b	1fc00 <fputs@plt+0xe84c>
   1fbf0:	movw	r1, #63671	; 0xf8b7
   1fbf4:	mov	r0, r5
   1fbf8:	mov	r2, #9
   1fbfc:	movt	r1, #8
   1fc00:	bl	1343c <fputs@plt+0x2088>
   1fc04:	cmp	r0, #0
   1fc08:	mov	ip, #1107296256	; 0x42000000
   1fc0c:	mov	lr, #1
   1fc10:	moveq	r4, #5
   1fc14:	add	r0, r5, sl
   1fc18:	add	r5, r0, #5
   1fc1c:	add	r0, r7, r8, lsl #3
   1fc20:	add	r5, r5, #1
   1fc24:	ldrb	r8, [r0, r4]
   1fc28:	ldrb	r0, [r5]
   1fc2c:	cmp	r0, #44	; 0x2c
   1fc30:	bgt	1fc50 <fputs@plt+0xe89c>
   1fc34:	sub	r1, r0, #9
   1fc38:	cmp	r1, #30
   1fc3c:	bhi	1fd60 <fputs@plt+0xe9ac>
   1fc40:	tst	r6, lr, lsl r1
   1fc44:	beq	1fc9c <fputs@plt+0xe8e8>
   1fc48:	mov	r4, #1
   1fc4c:	b	1fc1c <fputs@plt+0xe868>
   1fc50:	cmp	r0, #58	; 0x3a
   1fc54:	ble	1fcc4 <fputs@plt+0xe910>
   1fc58:	cmp	r0, #59	; 0x3b
   1fc5c:	beq	1fd18 <fputs@plt+0xe964>
   1fc60:	cmp	r0, #96	; 0x60
   1fc64:	beq	1fca4 <fputs@plt+0xe8f0>
   1fc68:	cmp	r0, #91	; 0x5b
   1fc6c:	bne	1fa90 <fputs@plt+0xe6dc>
   1fc70:	ldrb	r0, [r5, #1]!
   1fc74:	subs	r1, r0, #93	; 0x5d
   1fc78:	clz	r2, r0
   1fc7c:	movwne	r1, #1
   1fc80:	lsr	r2, r2, #5
   1fc84:	teq	r2, r1
   1fc88:	bne	1fc70 <fputs@plt+0xe8bc>
   1fc8c:	mov	r4, #2
   1fc90:	cmp	r0, #0
   1fc94:	bne	1fc1c <fputs@plt+0xe868>
   1fc98:	b	1fd78 <fputs@plt+0xe9c4>
   1fc9c:	tst	ip, lr, lsl r1
   1fca0:	beq	1fd60 <fputs@plt+0xe9ac>
   1fca4:	ldrb	r1, [r5, #1]!
   1fca8:	cmp	r1, r0
   1fcac:	cmpne	r1, #0
   1fcb0:	bne	1fca4 <fputs@plt+0xe8f0>
   1fcb4:	mov	r4, #2
   1fcb8:	cmp	r1, #0
   1fcbc:	bne	1fc1c <fputs@plt+0xe868>
   1fcc0:	b	1fd78 <fputs@plt+0xe9c4>
   1fcc4:	cmp	r0, #45	; 0x2d
   1fcc8:	beq	1fd20 <fputs@plt+0xe96c>
   1fccc:	cmp	r0, #47	; 0x2f
   1fcd0:	bne	1fa90 <fputs@plt+0xe6dc>
   1fcd4:	ldrb	r0, [r5, #1]
   1fcd8:	mov	r4, #2
   1fcdc:	cmp	r0, #42	; 0x2a
   1fce0:	bne	1fc1c <fputs@plt+0xe868>
   1fce4:	add	r5, r5, #2
   1fce8:	ldrb	r0, [r5]
   1fcec:	cmp	r0, #42	; 0x2a
   1fcf0:	beq	1fd04 <fputs@plt+0xe950>
   1fcf4:	cmp	r0, #0
   1fcf8:	beq	1fd78 <fputs@plt+0xe9c4>
   1fcfc:	add	r5, r5, #1
   1fd00:	b	1fce8 <fputs@plt+0xe934>
   1fd04:	ldrb	r0, [r5, #1]!
   1fd08:	mov	r4, #1
   1fd0c:	cmp	r0, #47	; 0x2f
   1fd10:	bne	1fce8 <fputs@plt+0xe934>
   1fd14:	b	1fc1c <fputs@plt+0xe868>
   1fd18:	mov	r4, #0
   1fd1c:	b	1fc1c <fputs@plt+0xe868>
   1fd20:	ldrb	r0, [r5, #1]
   1fd24:	mov	r4, #2
   1fd28:	cmp	r0, #45	; 0x2d
   1fd2c:	bne	1fc1c <fputs@plt+0xe868>
   1fd30:	add	r0, r5, #2
   1fd34:	ldrb	r1, [r0], #1
   1fd38:	subs	r2, r1, #10
   1fd3c:	clz	r3, r1
   1fd40:	movwne	r2, #1
   1fd44:	lsr	r3, r3, #5
   1fd48:	teq	r3, r2
   1fd4c:	bne	1fd34 <fputs@plt+0xe980>
   1fd50:	cmp	r1, #0
   1fd54:	beq	1fd68 <fputs@plt+0xe9b4>
   1fd58:	sub	r5, r0, #1
   1fd5c:	b	1fc48 <fputs@plt+0xe894>
   1fd60:	cmp	r0, #0
   1fd64:	bne	1fa90 <fputs@plt+0xe6dc>
   1fd68:	sub	r0, r8, #1
   1fd6c:	clz	r0, r0
   1fd70:	lsr	r0, r0, #5
   1fd74:	b	1fd7c <fputs@plt+0xe9c8>
   1fd78:	mov	r0, #0
   1fd7c:	sub	sp, fp, #28
   1fd80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd84:	push	{r4, r5, r6, sl, fp, lr}
   1fd88:	add	fp, sp, #16
   1fd8c:	sub	sp, sp, #8
   1fd90:	mov	r5, r0
   1fd94:	bl	13da4 <fputs@plt+0x29f0>
   1fd98:	mov	r6, r0
   1fd9c:	cmp	r0, #0
   1fda0:	bne	1fe2c <fputs@plt+0xea78>
   1fda4:	mov	r0, #40	; 0x28
   1fda8:	mov	r1, #0
   1fdac:	mov	r6, #0
   1fdb0:	bl	142d0 <fputs@plt+0x2f1c>
   1fdb4:	mov	r4, r0
   1fdb8:	cmp	r0, #0
   1fdbc:	beq	1fe00 <fputs@plt+0xea4c>
   1fdc0:	vmov.i32	q8, #0	; 0x00000000
   1fdc4:	mov	r0, #36	; 0x24
   1fdc8:	mov	r1, r4
   1fdcc:	str	r6, [r4, #32]
   1fdd0:	mvn	r2, #0
   1fdd4:	mov	r3, #2
   1fdd8:	vst1.8	{d16-d17}, [r1], r0
   1fddc:	add	r0, r4, #16
   1fde0:	vst1.8	{d16-d17}, [r0]
   1fde4:	mov	r0, #1
   1fde8:	str	r6, [r1]
   1fdec:	mov	r1, r5
   1fdf0:	strh	r0, [r4, #8]
   1fdf4:	mov	r0, r4
   1fdf8:	str	r6, [sp]
   1fdfc:	bl	1a2f4 <fputs@plt+0x8f40>
   1fe00:	mov	r0, r4
   1fe04:	mov	r1, #1
   1fe08:	bl	19f04 <fputs@plt+0x8b50>
   1fe0c:	cmp	r0, #0
   1fe10:	beq	1fe20 <fputs@plt+0xea6c>
   1fe14:	bl	1fa58 <fputs@plt+0xe6a4>
   1fe18:	uxtb	r6, r0
   1fe1c:	b	1fe24 <fputs@plt+0xea70>
   1fe20:	mov	r6, #7
   1fe24:	mov	r0, r4
   1fe28:	bl	1a0f4 <fputs@plt+0x8d40>
   1fe2c:	mov	r0, r6
   1fe30:	sub	sp, fp, #16
   1fe34:	pop	{r4, r5, r6, sl, fp, pc}
   1fe38:	movw	r0, #49216	; 0xc040
   1fe3c:	movt	r0, #8
   1fe40:	bx	lr
   1fe44:	movw	r0, #63693	; 0xf8cd
   1fe48:	movt	r0, #8
   1fe4c:	bx	lr
   1fe50:	movw	r0, #62880	; 0xf5a0
   1fe54:	movt	r0, #45	; 0x2d
   1fe58:	bx	lr
   1fe5c:	mov	r0, #0
   1fe60:	bx	lr
   1fe64:	push	{r4, sl, fp, lr}
   1fe68:	add	fp, sp, #8
   1fe6c:	movw	r4, #16696	; 0x4138
   1fe70:	movt	r4, #10
   1fe74:	ldr	r0, [r4, #228]	; 0xe4
   1fe78:	cmp	r0, #0
   1fe7c:	beq	1fe8c <fputs@plt+0xead8>
   1fe80:	bl	1eaa8 <fputs@plt+0xd6f4>
   1fe84:	mov	r0, #0
   1fe88:	str	r0, [r4, #228]	; 0xe4
   1fe8c:	ldr	r0, [r4, #244]	; 0xf4
   1fe90:	cmp	r0, #0
   1fe94:	beq	1feb4 <fputs@plt+0xeb00>
   1fe98:	ldr	r1, [r4, #120]	; 0x78
   1fe9c:	cmp	r1, #0
   1fea0:	beq	1feac <fputs@plt+0xeaf8>
   1fea4:	ldr	r0, [r4, #112]	; 0x70
   1fea8:	blx	r1
   1feac:	mov	r0, #0
   1feb0:	str	r0, [r4, #244]	; 0xf4
   1feb4:	ldr	r0, [r4, #240]	; 0xf0
   1feb8:	cmp	r0, #0
   1febc:	beq	1ff08 <fputs@plt+0xeb54>
   1fec0:	ldr	r1, [r4, #64]	; 0x40
   1fec4:	cmp	r1, #0
   1fec8:	beq	1fed4 <fputs@plt+0xeb20>
   1fecc:	ldr	r0, [r4, #68]	; 0x44
   1fed0:	blx	r1
   1fed4:	movw	r1, #35096	; 0x8918
   1fed8:	mov	r0, #0
   1fedc:	vmov.i32	q8, #0	; 0x00000000
   1fee0:	movt	r1, #10
   1fee4:	str	r0, [r4, #240]	; 0xf0
   1fee8:	str	r0, [r1]
   1feec:	movw	r1, #35092	; 0x8914
   1fef0:	movt	r1, #10
   1fef4:	str	r0, [r1]
   1fef8:	movw	r0, #34800	; 0x87f0
   1fefc:	movt	r0, #10
   1ff00:	vst1.64	{d16-d17}, [r0]!
   1ff04:	vst1.64	{d16-d17}, [r0]
   1ff08:	ldr	r0, [r4, #236]	; 0xec
   1ff0c:	cmp	r0, #0
   1ff10:	movne	r0, #0
   1ff14:	strne	r0, [r4, #236]	; 0xec
   1ff18:	mov	r0, #0
   1ff1c:	pop	{r4, sl, fp, pc}
   1ff20:	sub	sp, sp, #12
   1ff24:	push	{r4, r5, r6, sl, fp, lr}
   1ff28:	add	fp, sp, #16
   1ff2c:	sub	sp, sp, #12
   1ff30:	movw	r5, #16696	; 0x4138
   1ff34:	add	ip, fp, #8
   1ff38:	stm	ip, {r1, r2, r3}
   1ff3c:	movt	r5, #10
   1ff40:	ldr	r1, [r5, #228]	; 0xe4
   1ff44:	cmp	r1, #0
   1ff48:	beq	1ff94 <fputs@plt+0xebe0>
   1ff4c:	movw	r0, #63693	; 0xf8cd
   1ff50:	movw	r1, #64300	; 0xfb2c
   1ff54:	movw	r2, #15184	; 0x3b50
   1ff58:	movw	r3, #2483	; 0x9b3
   1ff5c:	mov	r6, #21
   1ff60:	movt	r0, #8
   1ff64:	movt	r1, #8
   1ff68:	movt	r2, #9
   1ff6c:	movt	r3, #2
   1ff70:	add	r0, r0, #20
   1ff74:	str	r0, [sp]
   1ff78:	mov	r0, #21
   1ff7c:	bl	15d70 <fputs@plt+0x49bc>
   1ff80:	mov	r0, r6
   1ff84:	sub	sp, fp, #16
   1ff88:	pop	{r4, r5, r6, sl, fp, lr}
   1ff8c:	add	sp, sp, #12
   1ff90:	bx	lr
   1ff94:	sub	r0, r0, #4
   1ff98:	add	r1, fp, #8
   1ff9c:	cmp	r0, #22
   1ffa0:	str	r1, [sp, #8]
   1ffa4:	bhi	20010 <fputs@plt+0xec5c>
   1ffa8:	add	r1, pc, #4
   1ffac:	mov	r6, #0
   1ffb0:	ldr	pc, [r1, r0, lsl #2]
   1ffb4:	andeq	r0, r2, r8, lsl r0
   1ffb8:	andeq	r0, r2, r4, asr #32
   1ffbc:	andeq	r0, r2, ip, lsl #1
   1ffc0:	strheq	r0, [r2], -ip
   1ffc4:	andeq	r0, r2, r0, lsl r0
   1ffc8:	andeq	r0, r2, ip, ror #1
   1ffcc:	andeq	r0, r2, r0, lsl r0
   1ffd0:	andeq	r0, r2, r0, lsl r0
   1ffd4:	andeq	r0, r2, r0, lsl r0
   1ffd8:	andeq	r0, r2, r4, lsl #2
   1ffdc:	andeq	pc, r1, r0, lsl #31
   1ffe0:	andeq	r0, r2, r0, lsl r0
   1ffe4:	andeq	r0, r2, ip, lsr #2
   1ffe8:	andeq	r0, r2, r4, asr r1
   1ffec:	andeq	r0, r2, ip, ror #2
   1fff0:	muleq	r2, ip, r1
   1fff4:	andeq	r0, r2, r8, ror #3
   1fff8:	andeq	r0, r2, r0, lsl r0
   1fffc:	andeq	r0, r2, r0, lsl #4
   20000:	andeq	r0, r2, r0, lsl r0
   20004:	muleq	r2, r8, r2
   20008:			; <UNDEFINED> instruction: 0x000202b4
   2000c:	andeq	r0, r2, ip, asr #5
   20010:	mov	r6, #1
   20014:	b	1ff80 <fputs@plt+0xebcc>
   20018:	ldr	r0, [sp, #8]
   2001c:	add	r1, r0, #4
   20020:	str	r1, [sp, #8]
   20024:	add	r1, r5, #40	; 0x28
   20028:	ldr	r0, [r0]
   2002c:	vld1.32	{d16-d17}, [r0]!
   20030:	vld1.32	{d18-d19}, [r0]
   20034:	add	r0, r5, #56	; 0x38
   20038:	vst1.64	{d16-d17}, [r1]
   2003c:	vst1.64	{d18-d19}, [r0]
   20040:	b	1ff80 <fputs@plt+0xebcc>
   20044:	ldr	r0, [r5, #40]	; 0x28
   20048:	cmp	r0, #0
   2004c:	bne	20060 <fputs@plt+0xecac>
   20050:	movw	r1, #62304	; 0xf360
   20054:	mov	r0, #4
   20058:	movt	r1, #8
   2005c:	bl	1ff20 <fputs@plt+0xeb6c>
   20060:	ldr	r0, [sp, #8]
   20064:	add	r2, r5, #40	; 0x28
   20068:	vld1.64	{d16-d17}, [r2]
   2006c:	add	r1, r0, #4
   20070:	str	r1, [sp, #8]
   20074:	add	r1, r5, #56	; 0x38
   20078:	ldr	r0, [r0]
   2007c:	vld1.64	{d18-d19}, [r1]
   20080:	vst1.32	{d16-d17}, [r0]!
   20084:	vst1.32	{d18-d19}, [r0]
   20088:	b	1ff80 <fputs@plt+0xebcc>
   2008c:	ldr	r0, [sp, #8]
   20090:	add	r1, r0, #4
   20094:	str	r1, [sp, #8]
   20098:	ldr	r1, [r0]
   2009c:	str	r1, [r5, #192]	; 0xc0
   200a0:	ldr	r1, [r0, #4]
   200a4:	str	r1, [r5, #196]	; 0xc4
   200a8:	add	r1, r0, #12
   200ac:	str	r1, [sp, #8]
   200b0:	ldr	r0, [r0, #8]
   200b4:	str	r0, [r5, #200]	; 0xc8
   200b8:	b	1ff80 <fputs@plt+0xebcc>
   200bc:	ldr	r0, [sp, #8]
   200c0:	add	r1, r0, #4
   200c4:	str	r1, [sp, #8]
   200c8:	ldr	r1, [r0]
   200cc:	str	r1, [r5, #204]	; 0xcc
   200d0:	ldr	r1, [r0, #4]
   200d4:	str	r1, [r5, #208]	; 0xd0
   200d8:	add	r1, r0, #12
   200dc:	str	r1, [sp, #8]
   200e0:	ldr	r0, [r0, #8]
   200e4:	str	r0, [r5, #212]	; 0xd4
   200e8:	b	1ff80 <fputs@plt+0xebcc>
   200ec:	ldr	r0, [sp, #8]
   200f0:	add	r1, r0, #4
   200f4:	str	r1, [sp, #8]
   200f8:	ldr	r0, [r0]
   200fc:	str	r0, [r5]
   20100:	b	1ff80 <fputs@plt+0xebcc>
   20104:	ldr	r0, [sp, #8]
   20108:	add	r1, r0, #4
   2010c:	str	r1, [sp, #8]
   20110:	mov	r1, r0
   20114:	ldr	r2, [r1], #8
   20118:	str	r2, [r5, #28]
   2011c:	str	r1, [sp, #8]
   20120:	ldr	r0, [r0, #4]
   20124:	str	r0, [r5, #32]
   20128:	b	1ff80 <fputs@plt+0xebcc>
   2012c:	ldr	r0, [sp, #8]
   20130:	add	r1, r0, #4
   20134:	str	r1, [sp, #8]
   20138:	mov	r1, r0
   2013c:	ldr	r2, [r1], #8
   20140:	str	r2, [r5, #256]	; 0x100
   20144:	str	r1, [sp, #8]
   20148:	ldr	r0, [r0, #4]
   2014c:	str	r0, [r5, #260]	; 0x104
   20150:	b	1ff80 <fputs@plt+0xebcc>
   20154:	ldr	r0, [sp, #8]
   20158:	add	r1, r0, #4
   2015c:	str	r1, [sp, #8]
   20160:	ldr	r0, [r0]
   20164:	str	r0, [r5, #12]
   20168:	b	1ff80 <fputs@plt+0xebcc>
   2016c:	ldr	r0, [sp, #8]
   20170:	add	r1, r0, #4
   20174:	str	r1, [sp, #8]
   20178:	add	r1, r5, #108	; 0x6c
   2017c:	ldr	ip, [r0]
   20180:	ldm	ip!, {r0, r2, r3, r5}
   20184:	stmia	r1!, {r0, r2, r3, r5}
   20188:	ldm	ip!, {r0, r2, r3, r5}
   2018c:	stmia	r1!, {r0, r2, r3, r5}
   20190:	ldm	ip, {r0, r2, r3, r4, r5}
   20194:	stm	r1, {r0, r2, r3, r4, r5}
   20198:	b	1ff80 <fputs@plt+0xebcc>
   2019c:	ldr	r0, [r5, #116]	; 0x74
   201a0:	cmp	r0, #0
   201a4:	bne	201b8 <fputs@plt+0xee04>
   201a8:	movw	r1, #62336	; 0xf380
   201ac:	mov	r0, #18
   201b0:	movt	r1, #8
   201b4:	bl	1ff20 <fputs@plt+0xeb6c>
   201b8:	ldr	r0, [sp, #8]
   201bc:	add	r1, r0, #4
   201c0:	str	r1, [sp, #8]
   201c4:	add	r1, r5, #108	; 0x6c
   201c8:	ldr	ip, [r0]
   201cc:	ldm	r1!, {r2, r3, r4, r5}
   201d0:	stmia	ip!, {r2, r3, r4, r5}
   201d4:	ldm	r1!, {r2, r3, r4, r5}
   201d8:	stmia	ip!, {r2, r3, r4, r5}
   201dc:	ldm	r1, {r0, r2, r3, r4, r5}
   201e0:	stm	ip, {r0, r2, r3, r4, r5}
   201e4:	b	1ff80 <fputs@plt+0xebcc>
   201e8:	ldr	r0, [sp, #8]
   201ec:	add	r1, r0, #4
   201f0:	str	r1, [sp, #8]
   201f4:	ldr	r0, [r0]
   201f8:	str	r0, [r5, #16]
   201fc:	b	1ff80 <fputs@plt+0xebcc>
   20200:	ldr	r0, [sp, #8]
   20204:	movw	r4, #0
   20208:	mov	r6, #0
   2020c:	movt	r4, #32767	; 0x7fff
   20210:	add	r0, r0, #7
   20214:	bic	r1, r0, #7
   20218:	add	r3, r1, #16
   2021c:	ldr	ip, [r1]
   20220:	ldr	r0, [r1, #4]
   20224:	str	r3, [sp, #8]
   20228:	ldr	r3, [r1, #8]
   2022c:	ldr	r1, [r1, #12]
   20230:	subs	r2, r3, r4
   20234:	sbcs	r2, r1, #0
   20238:	mov	r2, #0
   2023c:	movwcc	r2, #1
   20240:	cmp	r2, #0
   20244:	movne	r2, r1
   20248:	movne	r4, r3
   2024c:	rsbs	r1, ip, #0
   20250:	rscs	r1, r0, #0
   20254:	mov	r1, #0
   20258:	movwlt	r1, #1
   2025c:	cmp	r1, #0
   20260:	moveq	r0, r1
   20264:	movne	r1, ip
   20268:	subs	r3, r4, r1
   2026c:	sbcs	r3, r2, r0
   20270:	mov	r3, #0
   20274:	movwlt	r3, #1
   20278:	cmp	r3, #0
   2027c:	movne	r0, r2
   20280:	movne	r1, r4
   20284:	str	r1, [r5, #176]	; 0xb0
   20288:	str	r0, [r5, #180]	; 0xb4
   2028c:	str	r4, [r5, #184]	; 0xb8
   20290:	str	r2, [r5, #188]	; 0xbc
   20294:	b	1ff80 <fputs@plt+0xebcc>
   20298:	ldr	r0, [sp, #8]
   2029c:	add	r1, r0, #4
   202a0:	str	r1, [sp, #8]
   202a4:	mov	r1, #160	; 0xa0
   202a8:	ldr	r0, [r0]
   202ac:	str	r1, [r0]
   202b0:	b	1ff80 <fputs@plt+0xebcc>
   202b4:	ldr	r0, [sp, #8]
   202b8:	add	r1, r0, #4
   202bc:	str	r1, [sp, #8]
   202c0:	ldr	r0, [r0]
   202c4:	str	r0, [r5, #224]	; 0xe0
   202c8:	b	1ff80 <fputs@plt+0xebcc>
   202cc:	ldr	r0, [sp, #8]
   202d0:	add	r1, r0, #4
   202d4:	str	r1, [sp, #8]
   202d8:	ldr	r0, [r0]
   202dc:	str	r0, [r5, #36]	; 0x24
   202e0:	b	1ff80 <fputs@plt+0xebcc>
   202e4:	ldr	r0, [r0, #12]
   202e8:	bx	lr
   202ec:	push	{r4, r5, r6, sl, fp, lr}
   202f0:	add	fp, sp, #16
   202f4:	mov	r4, r0
   202f8:	ldr	r0, [r0, #20]
   202fc:	cmp	r0, #1
   20300:	blt	20380 <fputs@plt+0xefcc>
   20304:	ldr	r1, [r4, #16]
   20308:	mov	r2, #0
   2030c:	add	r1, r1, #4
   20310:	ldr	r3, [r1, r2, lsl #4]
   20314:	add	r2, r2, #1
   20318:	cmp	r3, #0
   2031c:	ldrne	r6, [r3]
   20320:	ldrne	r3, [r3, #4]
   20324:	strne	r6, [r3, #4]
   20328:	cmp	r0, r2
   2032c:	bne	20310 <fputs@plt+0xef5c>
   20330:	cmp	r0, #1
   20334:	blt	20380 <fputs@plt+0xefcc>
   20338:	movw	r6, #16696	; 0x4138
   2033c:	mov	r5, #0
   20340:	movt	r6, #10
   20344:	ldr	r1, [r4, #16]
   20348:	add	r1, r1, r5, lsl #4
   2034c:	ldr	r1, [r1, #4]
   20350:	cmp	r1, #0
   20354:	beq	20374 <fputs@plt+0xefc0>
   20358:	ldr	r0, [r1, #4]
   2035c:	ldr	r2, [r6, #156]	; 0x9c
   20360:	ldr	r0, [r0]
   20364:	ldr	r0, [r0, #212]	; 0xd4
   20368:	ldr	r0, [r0, #44]	; 0x2c
   2036c:	blx	r2
   20370:	ldr	r0, [r4, #20]
   20374:	add	r5, r5, #1
   20378:	cmp	r5, r0
   2037c:	blt	20344 <fputs@plt+0xef90>
   20380:	mov	r0, #0
   20384:	pop	{r4, r5, r6, sl, fp, pc}
   20388:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2038c:	add	fp, sp, #28
   20390:	sub	sp, sp, #4
   20394:	mov	r9, r0
   20398:	ldr	r0, [r0, #20]
   2039c:	cmp	r0, #1
   203a0:	blt	203d0 <fputs@plt+0xf01c>
   203a4:	ldr	r1, [r9, #16]
   203a8:	mov	r2, r0
   203ac:	add	r1, r1, #4
   203b0:	ldr	r3, [r1]
   203b4:	add	r1, r1, #16
   203b8:	cmp	r3, #0
   203bc:	ldrne	r7, [r3]
   203c0:	ldrne	r3, [r3, #4]
   203c4:	strne	r7, [r3, #4]
   203c8:	subs	r2, r2, #1
   203cc:	bne	203b0 <fputs@plt+0xeffc>
   203d0:	mov	r8, #1
   203d4:	cmp	r0, #1
   203d8:	blt	204ac <fputs@plt+0xf0f8>
   203dc:	mov	r0, #0
   203e0:	mov	r4, #0
   203e4:	b	2043c <fputs@plt+0xf088>
   203e8:	ldr	r0, [r6, #212]	; 0xd4
   203ec:	bl	2dcc4 <fputs@plt+0x1c910>
   203f0:	cmp	r5, #0
   203f4:	bne	20478 <fputs@plt+0xf0c4>
   203f8:	mov	r1, r0
   203fc:	cmp	r0, #0
   20400:	beq	20478 <fputs@plt+0xf0c4>
   20404:	ldrh	r0, [r1, #26]
   20408:	ldr	r7, [r1, #12]
   2040c:	mov	r5, #0
   20410:	cmp	r0, #0
   20414:	bne	20424 <fputs@plt+0xf070>
   20418:	mov	r0, r6
   2041c:	bl	27270 <fputs@plt+0x15ebc>
   20420:	mov	r5, r0
   20424:	cmp	r7, #0
   20428:	beq	20478 <fputs@plt+0xf0c4>
   2042c:	cmp	r5, #0
   20430:	mov	r1, r7
   20434:	beq	20404 <fputs@plt+0xf050>
   20438:	b	20478 <fputs@plt+0xf0c4>
   2043c:	mov	sl, r0
   20440:	ldr	r0, [r9, #16]
   20444:	add	r0, r0, r4, lsl #4
   20448:	ldr	r0, [r0, #4]
   2044c:	cmp	r0, #0
   20450:	beq	2048c <fputs@plt+0xf0d8>
   20454:	ldrb	r1, [r0, #8]
   20458:	cmp	r1, #2
   2045c:	bne	2048c <fputs@plt+0xf0d8>
   20460:	ldr	r0, [r0, #4]
   20464:	ldr	r6, [r0]
   20468:	ldrb	r0, [r6, #16]
   2046c:	ldr	r5, [r6, #44]	; 0x2c
   20470:	cmp	r0, #0
   20474:	beq	203e8 <fputs@plt+0xf034>
   20478:	mov	r0, #1
   2047c:	cmp	r5, #5
   20480:	beq	20490 <fputs@plt+0xf0dc>
   20484:	cmp	r5, #0
   20488:	bne	204b8 <fputs@plt+0xf104>
   2048c:	mov	r0, sl
   20490:	ldr	r1, [r9, #20]
   20494:	add	r4, r4, #1
   20498:	cmp	r4, r1
   2049c:	blt	2043c <fputs@plt+0xf088>
   204a0:	mov	r5, #0
   204a4:	mov	sl, r0
   204a8:	b	204bc <fputs@plt+0xf108>
   204ac:	mov	sl, #0
   204b0:	mov	r5, #0
   204b4:	b	204bc <fputs@plt+0xf108>
   204b8:	mov	r8, #0
   204bc:	cmp	r8, #0
   204c0:	mov	r0, r5
   204c4:	movwne	r0, #5
   204c8:	cmp	sl, #0
   204cc:	moveq	r0, r5
   204d0:	sub	sp, fp, #28
   204d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   204d8:	sub	sp, sp, #8
   204dc:	push	{r4, sl, fp, lr}
   204e0:	add	fp, sp, #8
   204e4:	sub	sp, sp, #8
   204e8:	str	r2, [fp, #8]
   204ec:	add	r2, fp, #8
   204f0:	str	r3, [fp, #12]
   204f4:	str	r2, [sp, #4]
   204f8:	movw	r2, #1001	; 0x3e9
   204fc:	cmp	r1, r2
   20500:	bne	2052c <fputs@plt+0xf178>
   20504:	ldr	ip, [sp, #4]
   20508:	add	r1, ip, #4
   2050c:	add	r3, ip, #12
   20510:	str	r1, [sp, #4]
   20514:	ldm	ip, {r1, r2}
   20518:	str	r3, [sp, #4]
   2051c:	ldr	r3, [ip, #8]
   20520:	bl	2060c <fputs@plt+0xf258>
   20524:	mov	r1, r0
   20528:	b	205e8 <fputs@plt+0xf234>
   2052c:	movw	r4, #49876	; 0xc2d4
   20530:	mov	r2, #0
   20534:	movt	r4, #8
   20538:	ldr	r3, [r4, r2, lsl #3]
   2053c:	cmp	r3, r1
   20540:	beq	20558 <fputs@plt+0xf1a4>
   20544:	add	r2, r2, #1
   20548:	cmp	r2, #3
   2054c:	bcc	20538 <fputs@plt+0xf184>
   20550:	mov	r1, #1
   20554:	b	205e8 <fputs@plt+0xf234>
   20558:	ldr	ip, [sp, #4]
   2055c:	add	r1, ip, #4
   20560:	mov	r3, ip
   20564:	str	r1, [sp, #4]
   20568:	ldr	r1, [r3], #8
   2056c:	str	r3, [sp, #4]
   20570:	cmp	r1, #1
   20574:	ldr	lr, [r0, #24]
   20578:	ldr	ip, [ip, #4]
   2057c:	blt	205bc <fputs@plt+0xf208>
   20580:	add	r1, r4, r2, lsl #3
   20584:	ldr	r1, [r1, #4]
   20588:	orr	r1, r1, lr
   2058c:	cmp	lr, r1
   20590:	str	r1, [r0, #24]
   20594:	beq	205c4 <fputs@plt+0xf210>
   20598:	ldr	r1, [r0, #4]
   2059c:	b	205b0 <fputs@plt+0xf1fc>
   205a0:	ldrb	r3, [r1, #87]	; 0x57
   205a4:	orr	r3, r3, #1
   205a8:	strb	r3, [r1, #87]	; 0x57
   205ac:	ldr	r1, [r1, #52]	; 0x34
   205b0:	cmp	r1, #0
   205b4:	bne	205a0 <fputs@plt+0xf1ec>
   205b8:	b	205c4 <fputs@plt+0xf210>
   205bc:	cmp	r1, #0
   205c0:	beq	205fc <fputs@plt+0xf248>
   205c4:	mov	r1, #0
   205c8:	cmp	ip, #0
   205cc:	beq	205e8 <fputs@plt+0xf234>
   205d0:	add	r2, r4, r2, lsl #3
   205d4:	ldr	r0, [r0, #24]
   205d8:	ldr	r2, [r2, #4]
   205dc:	ands	r0, r2, r0
   205e0:	movwne	r0, #1
   205e4:	str	r0, [ip]
   205e8:	mov	r0, r1
   205ec:	sub	sp, fp, #8
   205f0:	pop	{r4, sl, fp, lr}
   205f4:	add	sp, sp, #8
   205f8:	bx	lr
   205fc:	add	r1, r4, r2, lsl #3
   20600:	ldr	r1, [r1, #4]
   20604:	bic	r1, lr, r1
   20608:	b	2058c <fputs@plt+0xf1d8>
   2060c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20610:	add	fp, sp, #28
   20614:	sub	sp, sp, #4
   20618:	mov	sl, r1
   2061c:	ldr	r1, [r0, #264]	; 0x108
   20620:	mov	r4, r0
   20624:	mov	r0, #5
   20628:	cmp	r1, #0
   2062c:	bne	20710 <fputs@plt+0xf35c>
   20630:	ldrb	r0, [r4, #262]	; 0x106
   20634:	mov	r6, r3
   20638:	mov	r7, r2
   2063c:	cmp	r0, #0
   20640:	ldrne	r0, [r4, #288]	; 0x120
   20644:	blne	14400 <fputs@plt+0x304c>
   20648:	bic	r5, r7, #7
   2064c:	bic	r8, r6, r6, asr #31
   20650:	mov	r9, #0
   20654:	cmp	r5, #5
   20658:	mov	r7, r5
   2065c:	movwlt	r7, #0
   20660:	cmp	r6, #1
   20664:	blt	20680 <fputs@plt+0xf2cc>
   20668:	cmp	r7, #0
   2066c:	beq	20680 <fputs@plt+0xf2cc>
   20670:	cmp	sl, #0
   20674:	beq	20718 <fputs@plt+0xf364>
   20678:	mov	r6, sl
   2067c:	b	20688 <fputs@plt+0xf2d4>
   20680:	mov	r7, #0
   20684:	mov	r6, #0
   20688:	mov	r0, #260	; 0x104
   2068c:	cmp	r6, #0
   20690:	strh	r7, [r4, r0]
   20694:	str	r9, [r4, #284]	; 0x11c
   20698:	str	r6, [r4, #288]	; 0x120
   2069c:	beq	206d8 <fputs@plt+0xf324>
   206a0:	cmp	r8, #1
   206a4:	blt	206f0 <fputs@plt+0xf33c>
   206a8:	add	r1, r8, #1
   206ac:	mov	r2, #0
   206b0:	mov	r0, r6
   206b4:	str	r2, [r0], r7
   206b8:	sub	r1, r1, #1
   206bc:	mov	r2, r6
   206c0:	cmp	r1, #1
   206c4:	mov	r6, r0
   206c8:	bgt	206b4 <fputs@plt+0xf300>
   206cc:	sub	r1, r0, r7
   206d0:	str	r1, [r4, #284]	; 0x11c
   206d4:	b	206f4 <fputs@plt+0xf340>
   206d8:	mov	r0, #1
   206dc:	str	r0, [r4, #256]	; 0x100
   206e0:	mov	r0, #0
   206e4:	str	r4, [r4, #288]	; 0x120
   206e8:	str	r4, [r4, #292]	; 0x124
   206ec:	b	20708 <fputs@plt+0xf354>
   206f0:	mov	r0, r6
   206f4:	mov	r1, #0
   206f8:	str	r1, [r4, #256]	; 0x100
   206fc:	str	r0, [r4, #292]	; 0x124
   20700:	clz	r0, sl
   20704:	lsr	r0, r0, #5
   20708:	strb	r0, [r4, #262]	; 0x106
   2070c:	mov	r0, #0
   20710:	sub	sp, fp, #28
   20714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20718:	movw	r0, #35612	; 0x8b1c
   2071c:	movt	r0, #10
   20720:	ldr	r0, [r0]
   20724:	cmp	r0, #0
   20728:	beq	20730 <fputs@plt+0xf37c>
   2072c:	blx	r0
   20730:	mul	r0, r7, r8
   20734:	asr	r1, r0, #31
   20738:	bl	142d0 <fputs@plt+0x2f1c>
   2073c:	mov	r6, r0
   20740:	movw	r0, #35616	; 0x8b20
   20744:	movt	r0, #10
   20748:	ldr	r0, [r0]
   2074c:	cmp	r0, #0
   20750:	beq	20758 <fputs@plt+0xf3a4>
   20754:	blx	r0
   20758:	cmp	r6, #0
   2075c:	beq	20684 <fputs@plt+0xf2d0>
   20760:	movw	r0, #16696	; 0x4138
   20764:	movt	r0, #10
   20768:	ldr	r1, [r0, #52]	; 0x34
   2076c:	mov	r0, r6
   20770:	blx	r1
   20774:	sdiv	r8, r0, r5
   20778:	b	20688 <fputs@plt+0xf2d4>
   2077c:	ldrd	r0, [r0, #32]
   20780:	bx	lr
   20784:	ldr	r0, [r0, #84]	; 0x54
   20788:	bx	lr
   2078c:	ldr	r0, [r0, #88]	; 0x58
   20790:	bx	lr
   20794:	mov	r1, #0
   20798:	b	2079c <fputs@plt+0xf3e8>
   2079c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   207a0:	add	fp, sp, #24
   207a4:	sub	sp, sp, #8
   207a8:	mov	r4, #0
   207ac:	cmp	r0, #0
   207b0:	beq	20968 <fputs@plt+0xf5b4>
   207b4:	mov	r8, r1
   207b8:	mov	r5, r0
   207bc:	bl	21720 <fputs@plt+0x1036c>
   207c0:	cmp	r0, #0
   207c4:	beq	20908 <fputs@plt+0xf554>
   207c8:	ldr	r1, [r5, #20]
   207cc:	cmp	r1, #1
   207d0:	blt	20880 <fputs@plt+0xf4cc>
   207d4:	ldr	r0, [r5, #16]
   207d8:	mov	r2, #0
   207dc:	add	r3, r0, r2, lsl #4
   207e0:	add	r2, r2, #1
   207e4:	ldr	r3, [r3, #4]
   207e8:	cmp	r3, #0
   207ec:	ldrne	r7, [r3]
   207f0:	ldrne	r3, [r3, #4]
   207f4:	strne	r7, [r3, #4]
   207f8:	cmp	r1, r2
   207fc:	bne	207dc <fputs@plt+0xf428>
   20800:	mov	r7, #0
   20804:	b	2080c <fputs@plt+0xf458>
   20808:	ldr	r0, [r5, #16]
   2080c:	add	r0, r0, r7, lsl #4
   20810:	ldr	r0, [r0, #12]
   20814:	cmp	r0, #0
   20818:	beq	20870 <fputs@plt+0xf4bc>
   2081c:	ldr	r6, [r0, #16]
   20820:	b	20868 <fputs@plt+0xf4b4>
   20824:	ldr	r0, [r6, #8]
   20828:	ldrb	r1, [r0, #42]	; 0x2a
   2082c:	tst	r1, #16
   20830:	beq	20864 <fputs@plt+0xf4b0>
   20834:	add	r2, r0, #56	; 0x38
   20838:	ldr	r0, [r2]
   2083c:	cmp	r0, #0
   20840:	beq	20864 <fputs@plt+0xf4b0>
   20844:	mov	r1, r2
   20848:	mov	r2, r0
   2084c:	ldr	r3, [r2], #24
   20850:	cmp	r3, r5
   20854:	bne	20838 <fputs@plt+0xf484>
   20858:	ldr	r2, [r0, #24]
   2085c:	str	r2, [r1]
   20860:	bl	31e6c <fputs@plt+0x20ab8>
   20864:	ldr	r6, [r6]
   20868:	cmp	r6, #0
   2086c:	bne	20824 <fputs@plt+0xf470>
   20870:	ldr	r0, [r5, #20]
   20874:	add	r7, r7, #1
   20878:	cmp	r7, r0
   2087c:	blt	20808 <fputs@plt+0xf454>
   20880:	ldr	r6, [r5, #328]	; 0x148
   20884:	b	208cc <fputs@plt+0xf518>
   20888:	ldr	r0, [r6, #8]
   2088c:	ldr	r0, [r0, #16]
   20890:	cmp	r0, #0
   20894:	beq	208c8 <fputs@plt+0xf514>
   20898:	add	r2, r0, #56	; 0x38
   2089c:	ldr	r0, [r2]
   208a0:	cmp	r0, #0
   208a4:	beq	208c8 <fputs@plt+0xf514>
   208a8:	mov	r1, r2
   208ac:	mov	r2, r0
   208b0:	ldr	r3, [r2], #24
   208b4:	cmp	r3, r5
   208b8:	bne	2089c <fputs@plt+0xf4e8>
   208bc:	ldr	r2, [r0, #24]
   208c0:	str	r2, [r1]
   208c4:	bl	31e6c <fputs@plt+0x20ab8>
   208c8:	ldr	r6, [r6]
   208cc:	cmp	r6, #0
   208d0:	bne	20888 <fputs@plt+0xf4d4>
   208d4:	mov	r0, r5
   208d8:	bl	4a774 <fputs@plt+0x393c0>
   208dc:	mov	r0, r5
   208e0:	mov	r1, #68	; 0x44
   208e4:	bl	335e0 <fputs@plt+0x2222c>
   208e8:	cmp	r8, #0
   208ec:	beq	20940 <fputs@plt+0xf58c>
   208f0:	movw	r0, #64639	; 0xfc7f
   208f4:	movt	r0, #25807	; 0x64cf
   208f8:	str	r0, [r5, #80]	; 0x50
   208fc:	mov	r0, r5
   20900:	bl	19660 <fputs@plt+0x82ac>
   20904:	b	20968 <fputs@plt+0xf5b4>
   20908:	movw	r0, #63693	; 0xf8cd
   2090c:	movw	r1, #64300	; 0xfb2c
   20910:	movw	r2, #15184	; 0x3b50
   20914:	movw	r3, #3154	; 0xc52
   20918:	mov	r4, #21
   2091c:	movt	r0, #8
   20920:	movt	r1, #8
   20924:	movt	r2, #9
   20928:	movt	r3, #2
   2092c:	add	r0, r0, #20
   20930:	str	r0, [sp]
   20934:	mov	r0, #21
   20938:	bl	15d70 <fputs@plt+0x49bc>
   2093c:	b	20968 <fputs@plt+0xf5b4>
   20940:	mov	r0, r5
   20944:	bl	886e0 <fputs@plt+0x7732c>
   20948:	cmp	r0, #0
   2094c:	beq	208f0 <fputs@plt+0xf53c>
   20950:	movw	r2, #14262	; 0x37b6
   20954:	mov	r0, r5
   20958:	mov	r1, #5
   2095c:	mov	r4, #5
   20960:	movt	r2, #9
   20964:	bl	171bc <fputs@plt+0x5e08>
   20968:	mov	r0, r4
   2096c:	sub	sp, fp, #24
   20970:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20974:	mov	r1, #1
   20978:	b	2079c <fputs@plt+0xf3e8>
   2097c:	mov	r3, #0
   20980:	add	ip, r0, #380	; 0x17c
   20984:	stm	ip, {r1, r2, r3}
   20988:	str	r3, [r0, #428]	; 0x1ac
   2098c:	mov	r0, #0
   20990:	bx	lr
   20994:	push	{fp, lr}
   20998:	mov	fp, sp
   2099c:	mov	lr, #0
   209a0:	cmp	r1, #0
   209a4:	bic	ip, r1, r1, asr #31
   209a8:	add	r0, r0, #304	; 0x130
   209ac:	movle	r2, lr
   209b0:	movle	r3, lr
   209b4:	stm	r0, {r2, r3, ip}
   209b8:	pop	{fp, pc}
   209bc:	cmp	r1, #1
   209c0:	blt	209d8 <fputs@plt+0xf624>
   209c4:	movw	r2, #2552	; 0x9f8
   209c8:	movt	r2, #2
   209cc:	str	r2, [r0, #380]	; 0x17c
   209d0:	str	r0, [r0, #384]	; 0x180
   209d4:	b	209e4 <fputs@plt+0xf630>
   209d8:	mov	r1, #0
   209dc:	str	r1, [r0, #380]	; 0x17c
   209e0:	str	r1, [r0, #384]	; 0x180
   209e4:	str	r1, [r0, #428]	; 0x1ac
   209e8:	mov	r1, #0
   209ec:	str	r1, [r0, #388]	; 0x184
   209f0:	mov	r0, #0
   209f4:	bx	lr
   209f8:	ldr	r3, [r0, #428]	; 0x1ac
   209fc:	mov	r2, #1000	; 0x3e8
   20a00:	mul	r1, r1, r2
   20a04:	add	r2, r1, #1000	; 0x3e8
   20a08:	mov	r1, #0
   20a0c:	cmp	r2, r3
   20a10:	bgt	20a38 <fputs@plt+0xf684>
   20a14:	push	{fp, lr}
   20a18:	mov	fp, sp
   20a1c:	ldr	r0, [r0]
   20a20:	movw	r1, #16960	; 0x4240
   20a24:	movt	r1, #15
   20a28:	ldr	r2, [r0, #60]	; 0x3c
   20a2c:	blx	r2
   20a30:	mov	r1, #1
   20a34:	pop	{fp, lr}
   20a38:	mov	r0, r1
   20a3c:	bx	lr
   20a40:	mov	r1, #1
   20a44:	str	r1, [r0, #248]	; 0xf8
   20a48:	bx	lr
   20a4c:	push	{fp, lr}
   20a50:	mov	fp, sp
   20a54:	sub	sp, sp, #24
   20a58:	mov	ip, #0
   20a5c:	str	ip, [sp, #16]
   20a60:	ldr	ip, [fp, #20]
   20a64:	str	ip, [sp, #12]
   20a68:	ldr	ip, [fp, #16]
   20a6c:	str	ip, [sp, #8]
   20a70:	ldr	ip, [fp, #12]
   20a74:	str	ip, [sp, #4]
   20a78:	ldr	ip, [fp, #8]
   20a7c:	str	ip, [sp]
   20a80:	bl	20a8c <fputs@plt+0xf6d8>
   20a84:	mov	sp, fp
   20a88:	pop	{fp, pc}
   20a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a90:	add	fp, sp, #28
   20a94:	sub	sp, sp, #28
   20a98:	ldr	r9, [fp, #24]
   20a9c:	add	sl, fp, #8
   20aa0:	mov	r6, r2
   20aa4:	mov	r7, r1
   20aa8:	ldr	r8, [fp, #20]
   20aac:	mov	r4, r0
   20ab0:	ldm	sl, {r1, r2, sl}
   20ab4:	cmp	r9, #0
   20ab8:	beq	20ae0 <fputs@plt+0xf72c>
   20abc:	cmp	r4, #0
   20ac0:	str	r3, [sp, #24]
   20ac4:	beq	20b08 <fputs@plt+0xf754>
   20ac8:	mov	r0, r4
   20acc:	mov	r2, #12
   20ad0:	mov	r3, #0
   20ad4:	mov	r5, r1
   20ad8:	bl	238bc <fputs@plt+0x12508>
   20adc:	b	20b18 <fputs@plt+0xf764>
   20ae0:	mov	r0, #0
   20ae4:	stm	sp, {r1, r2, sl}
   20ae8:	mov	r1, r7
   20aec:	mov	r2, r6
   20af0:	str	r8, [sp, #12]
   20af4:	str	r0, [sp, #16]
   20af8:	mov	r0, r4
   20afc:	bl	20bd0 <fputs@plt+0xf81c>
   20b00:	mov	r6, r0
   20b04:	b	20b98 <fputs@plt+0xf7e4>
   20b08:	mov	r5, r1
   20b0c:	mov	r0, #12
   20b10:	mov	r1, #0
   20b14:	bl	142d0 <fputs@plt+0x2f1c>
   20b18:	mov	r1, r5
   20b1c:	mov	r5, r0
   20b20:	cmp	r0, #0
   20b24:	beq	20b8c <fputs@plt+0xf7d8>
   20b28:	mov	r0, #0
   20b2c:	mov	r2, r6
   20b30:	str	r0, [r5]
   20b34:	ldr	r0, [fp, #12]
   20b38:	str	r9, [r5, #4]
   20b3c:	str	r1, [r5, #8]
   20b40:	str	r1, [sp]
   20b44:	stmib	sp, {r0, sl}
   20b48:	str	r8, [sp, #12]
   20b4c:	mov	r8, r1
   20b50:	mov	r0, r4
   20b54:	mov	r1, r7
   20b58:	str	r5, [sp, #16]
   20b5c:	ldr	r3, [sp, #24]
   20b60:	bl	20bd0 <fputs@plt+0xf81c>
   20b64:	mov	r6, r0
   20b68:	ldr	r0, [r5]
   20b6c:	cmp	r0, #0
   20b70:	bne	20b98 <fputs@plt+0xf7e4>
   20b74:	mov	r0, r8
   20b78:	blx	r9
   20b7c:	mov	r0, r4
   20b80:	mov	r1, r5
   20b84:	bl	13ce4 <fputs@plt+0x2930>
   20b88:	b	20b98 <fputs@plt+0xf7e4>
   20b8c:	mov	r0, r1
   20b90:	blx	r9
   20b94:	mov	r6, #1
   20b98:	movw	r0, #3082	; 0xc0a
   20b9c:	cmp	r6, r0
   20ba0:	beq	20bbc <fputs@plt+0xf808>
   20ba4:	ldrb	r0, [r4, #69]	; 0x45
   20ba8:	cmp	r0, #0
   20bac:	bne	20bbc <fputs@plt+0xf808>
   20bb0:	ldr	r0, [r4, #56]	; 0x38
   20bb4:	and	r0, r0, r6
   20bb8:	b	20bc8 <fputs@plt+0xf814>
   20bbc:	mov	r0, r4
   20bc0:	bl	31f94 <fputs@plt+0x20be0>
   20bc4:	mov	r0, #7
   20bc8:	sub	sp, fp, #28
   20bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20bd4:	add	fp, sp, #28
   20bd8:	sub	sp, sp, #28
   20bdc:	cmp	r1, #0
   20be0:	beq	20c84 <fputs@plt+0xf8d0>
   20be4:	ldr	sl, [fp, #20]
   20be8:	ldr	r8, [fp, #12]
   20bec:	ldr	r5, [fp, #16]
   20bf0:	mov	r6, r1
   20bf4:	mov	r7, r3
   20bf8:	mov	r4, r2
   20bfc:	mov	r9, r0
   20c00:	cmp	sl, #0
   20c04:	mov	r1, sl
   20c08:	movwne	r1, #1
   20c0c:	cmp	r8, #0
   20c10:	beq	20c30 <fputs@plt+0xf87c>
   20c14:	cmp	r5, #0
   20c18:	bne	20c84 <fputs@plt+0xf8d0>
   20c1c:	mov	r0, #0
   20c20:	cmp	sl, #0
   20c24:	mov	r1, #0
   20c28:	beq	20c48 <fputs@plt+0xf894>
   20c2c:	b	20c84 <fputs@plt+0xf8d0>
   20c30:	cmp	r5, #0
   20c34:	mov	r0, r5
   20c38:	movwne	r0, #1
   20c3c:	bne	20c48 <fputs@plt+0xf894>
   20c40:	cmp	sl, #0
   20c44:	bne	20c84 <fputs@plt+0xf8d0>
   20c48:	add	r2, r4, #1
   20c4c:	cmp	r2, #128	; 0x80
   20c50:	bhi	20c84 <fputs@plt+0xf8d0>
   20c54:	clz	r2, r8
   20c58:	eor	r1, r1, #1
   20c5c:	lsr	r2, r2, #5
   20c60:	and	r1, r2, r1
   20c64:	ands	r0, r0, r1
   20c68:	bne	20c84 <fputs@plt+0xf8d0>
   20c6c:	mov	r0, r6
   20c70:	bl	111f8 <strlen@plt>
   20c74:	movw	r1, #65280	; 0xff00
   20c78:	movt	r1, #16383	; 0x3fff
   20c7c:	tst	r0, r1
   20c80:	beq	20cc4 <fputs@plt+0xf910>
   20c84:	movw	r0, #63693	; 0xf8cd
   20c88:	movw	r1, #64300	; 0xfb2c
   20c8c:	movw	r2, #15184	; 0x3b50
   20c90:	movw	r3, #3720	; 0xe88
   20c94:	mov	r7, #21
   20c98:	movt	r0, #8
   20c9c:	movt	r1, #8
   20ca0:	movt	r2, #9
   20ca4:	movt	r3, #2
   20ca8:	add	r0, r0, #20
   20cac:	str	r0, [sp]
   20cb0:	mov	r0, #21
   20cb4:	bl	15d70 <fputs@plt+0x49bc>
   20cb8:	mov	r0, r7
   20cbc:	sub	sp, fp, #28
   20cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20cc4:	ldr	r1, [fp, #24]
   20cc8:	ldr	r0, [fp, #8]
   20ccc:	and	r3, r7, #7
   20cd0:	and	r7, r7, #2048	; 0x800
   20cd4:	cmp	r3, #4
   20cd8:	beq	20d64 <fputs@plt+0xf9b0>
   20cdc:	cmp	r3, #5
   20ce0:	bne	20d70 <fputs@plt+0xf9bc>
   20ce4:	stm	sp, {r0, r8}
   20ce8:	str	r1, [sp, #16]
   20cec:	orr	r3, r7, #1
   20cf0:	mov	r0, r9
   20cf4:	mov	r1, r6
   20cf8:	mov	r2, r4
   20cfc:	str	r5, [sp, #8]
   20d00:	str	sl, [sp, #12]
   20d04:	bl	20bd0 <fputs@plt+0xf81c>
   20d08:	mov	r1, r7
   20d0c:	mov	r7, r0
   20d10:	cmp	r0, #0
   20d14:	bne	20cb8 <fputs@plt+0xf904>
   20d18:	ldr	r0, [fp, #8]
   20d1c:	orr	r3, r1, #2
   20d20:	mov	r7, r1
   20d24:	mov	r1, r6
   20d28:	mov	r2, r4
   20d2c:	stm	sp, {r0, r8}
   20d30:	ldr	r0, [fp, #24]
   20d34:	str	r5, [sp, #8]
   20d38:	str	sl, [sp, #12]
   20d3c:	str	r0, [sp, #16]
   20d40:	mov	r0, r9
   20d44:	bl	20bd0 <fputs@plt+0xf81c>
   20d48:	mov	r1, r7
   20d4c:	mov	r7, r0
   20d50:	cmp	r0, #0
   20d54:	bne	20cb8 <fputs@plt+0xf904>
   20d58:	mov	r3, #3
   20d5c:	str	r1, [sp, #24]
   20d60:	b	20d74 <fputs@plt+0xf9c0>
   20d64:	str	r7, [sp, #24]
   20d68:	mov	r3, #2
   20d6c:	b	20d74 <fputs@plt+0xf9c0>
   20d70:	str	r7, [sp, #24]
   20d74:	mov	r0, #0
   20d78:	mov	r1, r6
   20d7c:	mov	r2, r4
   20d80:	mov	r7, r3
   20d84:	str	r0, [sp]
   20d88:	mov	r0, r9
   20d8c:	bl	2107c <fputs@plt+0xfcc8>
   20d90:	cmp	r0, #0
   20d94:	beq	20db0 <fputs@plt+0xf9fc>
   20d98:	ldrh	r1, [r0, #2]
   20d9c:	and	r1, r1, #3
   20da0:	cmp	r7, r1
   20da4:	ldrsbeq	r0, [r0]
   20da8:	cmpeq	r0, r4
   20dac:	beq	20e3c <fputs@plt+0xfa88>
   20db0:	mov	r0, #1
   20db4:	mov	r1, r6
   20db8:	mov	r2, r4
   20dbc:	mov	r3, r7
   20dc0:	str	r0, [sp]
   20dc4:	mov	r0, r9
   20dc8:	bl	2107c <fputs@plt+0xfcc8>
   20dcc:	cmp	r0, #0
   20dd0:	beq	20e34 <fputs@plt+0xfa80>
   20dd4:	mov	r6, r0
   20dd8:	mov	r0, r9
   20ddc:	mov	r1, r6
   20de0:	bl	88734 <fputs@plt+0x77380>
   20de4:	ldr	r1, [fp, #24]
   20de8:	mov	r7, #0
   20dec:	cmp	r1, #0
   20df0:	ldrne	r0, [r1]
   20df4:	addne	r0, r0, #1
   20df8:	strne	r0, [r1]
   20dfc:	ldr	r0, [fp, #8]
   20e00:	cmp	r8, #0
   20e04:	str	r1, [r6, #24]
   20e08:	ldr	r1, [sp, #24]
   20e0c:	movne	r5, r8
   20e10:	str	r0, [r6, #4]
   20e14:	strb	r4, [r6]
   20e18:	str	r5, [r6, #12]
   20e1c:	str	sl, [r6, #16]
   20e20:	ldrh	r0, [r6, #2]
   20e24:	and	r0, r0, #3
   20e28:	orr	r0, r0, r1
   20e2c:	strh	r0, [r6, #2]
   20e30:	b	20cb8 <fputs@plt+0xf904>
   20e34:	mov	r7, #7
   20e38:	b	20cb8 <fputs@plt+0xf904>
   20e3c:	ldr	r0, [r9, #152]	; 0x98
   20e40:	cmp	r0, #0
   20e44:	beq	20e64 <fputs@plt+0xfab0>
   20e48:	movw	r2, #14938	; 0x3a5a
   20e4c:	mov	r0, r9
   20e50:	mov	r1, #5
   20e54:	mov	r7, #5
   20e58:	movt	r2, #9
   20e5c:	bl	171bc <fputs@plt+0x5e08>
   20e60:	b	20cb8 <fputs@plt+0xf904>
   20e64:	ldr	r0, [r9, #4]
   20e68:	b	20e7c <fputs@plt+0xfac8>
   20e6c:	ldrb	r1, [r0, #87]	; 0x57
   20e70:	orr	r1, r1, #1
   20e74:	strb	r1, [r0, #87]	; 0x57
   20e78:	ldr	r0, [r0, #52]	; 0x34
   20e7c:	cmp	r0, #0
   20e80:	bne	20e6c <fputs@plt+0xfab8>
   20e84:	b	20db0 <fputs@plt+0xf9fc>
   20e88:	push	{r4, r5, r6, r7, fp, lr}
   20e8c:	add	fp, sp, #16
   20e90:	sub	sp, sp, #24
   20e94:	mov	r6, r2
   20e98:	mvn	r2, #0
   20e9c:	mov	r5, r3
   20ea0:	mov	r4, r0
   20ea4:	bl	20f30 <fputs@plt+0xfb7c>
   20ea8:	mov	r7, r0
   20eac:	mov	r0, #0
   20eb0:	mov	r2, r6
   20eb4:	mov	r3, r5
   20eb8:	str	r0, [sp, #16]
   20ebc:	ldr	r0, [fp, #20]
   20ec0:	mov	r1, r7
   20ec4:	str	r0, [sp, #12]
   20ec8:	ldr	r0, [fp, #16]
   20ecc:	str	r0, [sp, #8]
   20ed0:	ldr	r0, [fp, #12]
   20ed4:	str	r0, [sp, #4]
   20ed8:	ldr	r0, [fp, #8]
   20edc:	str	r0, [sp]
   20ee0:	mov	r0, r4
   20ee4:	bl	20bd0 <fputs@plt+0xf81c>
   20ee8:	mov	r5, r0
   20eec:	mov	r0, r4
   20ef0:	mov	r1, r7
   20ef4:	bl	13ce4 <fputs@plt+0x2930>
   20ef8:	movw	r0, #3082	; 0xc0a
   20efc:	cmp	r5, r0
   20f00:	beq	20f1c <fputs@plt+0xfb68>
   20f04:	ldrb	r0, [r4, #69]	; 0x45
   20f08:	cmp	r0, #0
   20f0c:	bne	20f1c <fputs@plt+0xfb68>
   20f10:	ldr	r0, [r4, #56]	; 0x38
   20f14:	and	r0, r0, r5
   20f18:	b	20f28 <fputs@plt+0xfb74>
   20f1c:	mov	r0, r4
   20f20:	bl	31f94 <fputs@plt+0x20be0>
   20f24:	mov	r0, #7
   20f28:	sub	sp, fp, #16
   20f2c:	pop	{r4, r5, r6, r7, fp, pc}
   20f30:	push	{r4, sl, fp, lr}
   20f34:	add	fp, sp, #8
   20f38:	sub	sp, sp, #48	; 0x30
   20f3c:	mov	r4, r0
   20f40:	add	r0, sp, #8
   20f44:	vmov.i32	q8, #0	; 0x00000000
   20f48:	mov	ip, #36	; 0x24
   20f4c:	mov	r3, r0
   20f50:	vst1.64	{d16-d17}, [r3], ip
   20f54:	mov	ip, #0
   20f58:	str	ip, [r3]
   20f5c:	add	r3, r0, #16
   20f60:	str	ip, [sp]
   20f64:	vst1.64	{d16-d17}, [r3]
   20f68:	mov	r3, #2
   20f6c:	str	r4, [sp, #40]	; 0x28
   20f70:	bl	1a2f4 <fputs@plt+0x8f40>
   20f74:	ldrb	r0, [sp, #16]
   20f78:	tst	r0, #2
   20f7c:	ldrbne	r0, [sp, #18]
   20f80:	cmpne	r0, #1
   20f84:	bne	20fd0 <fputs@plt+0xfc1c>
   20f88:	ldrb	r0, [r4, #69]	; 0x45
   20f8c:	cmp	r0, #0
   20f90:	beq	20fc4 <fputs@plt+0xfc10>
   20f94:	ldrh	r0, [sp, #16]
   20f98:	movw	r1, #9312	; 0x2460
   20f9c:	tst	r0, r1
   20fa0:	bne	20fb0 <fputs@plt+0xfbfc>
   20fa4:	ldr	r0, [sp, #32]
   20fa8:	cmp	r0, #0
   20fac:	beq	20fb8 <fputs@plt+0xfc04>
   20fb0:	add	r0, sp, #8
   20fb4:	bl	338e8 <fputs@plt+0x22534>
   20fb8:	mov	r0, #0
   20fbc:	str	r0, [sp, #24]
   20fc0:	b	20fc8 <fputs@plt+0xfc14>
   20fc4:	ldr	r0, [sp, #24]
   20fc8:	sub	sp, fp, #8
   20fcc:	pop	{r4, sl, fp, pc}
   20fd0:	add	r0, sp, #8
   20fd4:	mov	r1, #1
   20fd8:	bl	33e5c <fputs@plt+0x22aa8>
   20fdc:	b	20f88 <fputs@plt+0xfbd4>
   20fe0:	push	{r4, r5, r6, r7, fp, lr}
   20fe4:	add	fp, sp, #16
   20fe8:	sub	sp, sp, #24
   20fec:	mov	r6, #0
   20ff0:	mov	r3, #1
   20ff4:	mov	r5, r2
   20ff8:	mov	r7, r1
   20ffc:	mov	r4, r0
   21000:	str	r6, [sp]
   21004:	bl	2107c <fputs@plt+0xfcc8>
   21008:	cmp	r0, #0
   2100c:	bne	21044 <fputs@plt+0xfc90>
   21010:	movw	r1, #4828	; 0x12dc
   21014:	mov	r0, #0
   21018:	mov	r2, r5
   2101c:	mov	r3, #1
   21020:	movt	r1, #2
   21024:	stm	sp, {r0, r1}
   21028:	str	r0, [sp, #8]
   2102c:	str	r0, [sp, #12]
   21030:	str	r0, [sp, #16]
   21034:	mov	r0, r4
   21038:	mov	r1, r7
   2103c:	bl	20bd0 <fputs@plt+0xf81c>
   21040:	mov	r6, r0
   21044:	movw	r0, #3082	; 0xc0a
   21048:	cmp	r6, r0
   2104c:	beq	21068 <fputs@plt+0xfcb4>
   21050:	ldrb	r0, [r4, #69]	; 0x45
   21054:	cmp	r0, #0
   21058:	bne	21068 <fputs@plt+0xfcb4>
   2105c:	ldr	r0, [r4, #56]	; 0x38
   21060:	and	r0, r0, r6
   21064:	b	21074 <fputs@plt+0xfcc0>
   21068:	mov	r0, r4
   2106c:	bl	31f94 <fputs@plt+0x20be0>
   21070:	mov	r0, #7
   21074:	sub	sp, fp, #16
   21078:	pop	{r4, r5, r6, r7, fp, pc}
   2107c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21080:	add	fp, sp, #28
   21084:	sub	sp, sp, #20
   21088:	mov	r7, r3
   2108c:	mov	r4, r2
   21090:	mov	sl, r1
   21094:	mov	r8, r0
   21098:	cmp	r1, #0
   2109c:	beq	210b0 <fputs@plt+0xfcfc>
   210a0:	mov	r0, sl
   210a4:	bl	111f8 <strlen@plt>
   210a8:	bic	r0, r0, #-1073741824	; 0xc0000000
   210ac:	b	210b4 <fputs@plt+0xfd00>
   210b0:	mov	r0, #0
   210b4:	ldr	r9, [fp, #8]
   210b8:	add	r5, r8, #348	; 0x15c
   210bc:	str	r0, [sp, #12]
   210c0:	add	r2, sp, #16
   210c4:	mov	r1, sl
   210c8:	mov	r0, r5
   210cc:	bl	47784 <fputs@plt+0x363d0>
   210d0:	cmp	r0, #0
   210d4:	stmib	sp, {r5, r8}
   210d8:	ldrne	r6, [r0, #8]
   210dc:	cmpne	r6, #0
   210e0:	bne	210f0 <fputs@plt+0xfd3c>
   210e4:	mov	r8, #0
   210e8:	mov	r5, #0
   210ec:	b	21120 <fputs@plt+0xfd6c>
   210f0:	mov	r5, #0
   210f4:	mov	r8, #0
   210f8:	mov	r0, r6
   210fc:	mov	r1, r4
   21100:	mov	r2, r7
   21104:	bl	8877c <fputs@plt+0x773c8>
   21108:	cmp	r0, r8
   2110c:	movgt	r5, r6
   21110:	ldr	r6, [r6, #8]
   21114:	movgt	r8, r0
   21118:	cmp	r6, #0
   2111c:	bne	210f8 <fputs@plt+0xfd44>
   21120:	cmp	r9, #0
   21124:	bne	211b8 <fputs@plt+0xfe04>
   21128:	ldr	r0, [sp, #8]
   2112c:	cmp	r5, #0
   21130:	beq	21148 <fputs@plt+0xfd94>
   21134:	ldrb	r0, [r0, #26]
   21138:	tst	r0, #32
   2113c:	bne	21148 <fputs@plt+0xfd94>
   21140:	mov	r9, #0
   21144:	b	21274 <fputs@plt+0xfec0>
   21148:	ldrb	r0, [sl]
   2114c:	movw	r1, #49236	; 0xc054
   21150:	movt	r1, #8
   21154:	ldrb	r0, [r1, r0]
   21158:	ldr	r1, [sp, #12]
   2115c:	add	r0, r1, r0
   21160:	movw	r1, #17097	; 0x42c9
   21164:	movt	r1, #45590	; 0xb216
   21168:	umull	r1, r2, r0, r1
   2116c:	lsr	r1, r2, #4
   21170:	mov	r2, #23
   21174:	mls	r0, r1, r2, r0
   21178:	mov	r1, sl
   2117c:	bl	87a78 <fputs@plt+0x766c4>
   21180:	cmp	r0, #0
   21184:	beq	21268 <fputs@plt+0xfeb4>
   21188:	mov	r6, r0
   2118c:	mov	r8, #0
   21190:	mov	r0, r6
   21194:	mov	r1, r4
   21198:	mov	r2, r7
   2119c:	bl	8877c <fputs@plt+0x773c8>
   211a0:	cmp	r0, r8
   211a4:	movgt	r5, r6
   211a8:	ldr	r6, [r6, #8]
   211ac:	movgt	r8, r0
   211b0:	cmp	r6, #0
   211b4:	bne	21190 <fputs@plt+0xfddc>
   211b8:	cmp	r9, #0
   211bc:	movwne	r9, #1
   211c0:	beq	2126c <fputs@plt+0xfeb8>
   211c4:	cmp	r8, #5
   211c8:	bgt	2126c <fputs@plt+0xfeb8>
   211cc:	ldr	r0, [sp, #12]
   211d0:	ldr	r8, [sp, #8]
   211d4:	add	r9, r0, #29
   211d8:	cmp	r8, #0
   211dc:	beq	211f4 <fputs@plt+0xfe40>
   211e0:	mov	r0, r8
   211e4:	mov	r2, r9
   211e8:	mov	r3, #0
   211ec:	bl	238bc <fputs@plt+0x12508>
   211f0:	b	21200 <fputs@plt+0xfe4c>
   211f4:	mov	r0, r9
   211f8:	mov	r1, #0
   211fc:	bl	142d0 <fputs@plt+0x2f1c>
   21200:	mov	r6, r0
   21204:	cmp	r0, #0
   21208:	beq	21284 <fputs@plt+0xfed0>
   2120c:	mov	r0, r6
   21210:	mov	r1, #0
   21214:	mov	r2, r9
   21218:	mov	r5, #0
   2121c:	bl	11174 <memset@plt>
   21220:	ldr	r0, [sp, #12]
   21224:	add	r9, r6, #28
   21228:	mov	r1, sl
   2122c:	str	r9, [r6, #20]
   21230:	strb	r4, [r6]
   21234:	strh	r7, [r6, #2]
   21238:	add	r2, r0, #1
   2123c:	mov	r0, r9
   21240:	bl	1121c <memcpy@plt>
   21244:	ldr	r0, [sp, #4]
   21248:	mov	r1, r9
   2124c:	mov	r2, r6
   21250:	bl	47ca0 <fputs@plt+0x368ec>
   21254:	cmp	r0, r6
   21258:	beq	21294 <fputs@plt+0xfee0>
   2125c:	mov	r5, r6
   21260:	str	r0, [r6, #8]
   21264:	b	21288 <fputs@plt+0xfed4>
   21268:	mov	r9, #0
   2126c:	cmp	r5, #0
   21270:	beq	21284 <fputs@plt+0xfed0>
   21274:	cmp	r9, #0
   21278:	ldreq	r0, [r5, #12]
   2127c:	cmpeq	r0, #0
   21280:	bne	21288 <fputs@plt+0xfed4>
   21284:	mov	r5, #0
   21288:	mov	r0, r5
   2128c:	sub	sp, fp, #28
   21290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21294:	mov	r0, r8
   21298:	mov	r1, r6
   2129c:	bl	13ce4 <fputs@plt+0x2930>
   212a0:	ldrb	r0, [r8, #69]	; 0x45
   212a4:	cmp	r0, #0
   212a8:	bne	21288 <fputs@plt+0xfed4>
   212ac:	ldrb	r0, [r8, #70]	; 0x46
   212b0:	cmp	r0, #0
   212b4:	bne	21288 <fputs@plt+0xfed4>
   212b8:	mov	r0, #1
   212bc:	strb	r0, [r8, #69]	; 0x45
   212c0:	ldr	r1, [r8, #164]	; 0xa4
   212c4:	cmp	r1, #1
   212c8:	strge	r0, [r8, #248]	; 0xf8
   212cc:	ldr	r0, [r8, #256]	; 0x100
   212d0:	add	r0, r0, #1
   212d4:	str	r0, [r8, #256]	; 0x100
   212d8:	b	21288 <fputs@plt+0xfed4>
   212dc:	push	{r4, r5, fp, lr}
   212e0:	add	fp, sp, #8
   212e4:	sub	sp, sp, #8
   212e8:	mov	r4, r0
   212ec:	ldr	r0, [r0, #4]
   212f0:	ldr	r1, [r0, #20]
   212f4:	movw	r0, #15001	; 0x3a99
   212f8:	movt	r0, #9
   212fc:	bl	15c8c <fputs@plt+0x48d8>
   21300:	mov	r5, r0
   21304:	mov	r0, #1
   21308:	mvn	r1, #0
   2130c:	mvn	r2, #0
   21310:	mov	r3, #1
   21314:	str	r0, [r4, #20]
   21318:	strb	r0, [r4, #25]
   2131c:	ldr	r0, [r4]
   21320:	str	r1, [sp]
   21324:	mov	r1, r5
   21328:	bl	1a2f4 <fputs@plt+0x8f40>
   2132c:	mov	r0, r5
   21330:	sub	sp, fp, #8
   21334:	pop	{r4, r5, fp, lr}
   21338:	b	14400 <fputs@plt+0x304c>
   2133c:	str	r1, [r0, #180]	; 0xb4
   21340:	ldr	r1, [r0, #184]	; 0xb8
   21344:	str	r2, [r0, #184]	; 0xb8
   21348:	mov	r0, r1
   2134c:	bx	lr
   21350:	str	r1, [r0, #188]	; 0xbc
   21354:	ldr	r1, [r0, #192]	; 0xc0
   21358:	str	r2, [r0, #192]	; 0xc0
   2135c:	mov	r0, r1
   21360:	bx	lr
   21364:	str	r1, [r0, #200]	; 0xc8
   21368:	ldr	r1, [r0, #196]	; 0xc4
   2136c:	str	r2, [r0, #196]	; 0xc4
   21370:	mov	r0, r1
   21374:	bx	lr
   21378:	str	r1, [r0, #216]	; 0xd8
   2137c:	ldr	r1, [r0, #212]	; 0xd4
   21380:	str	r2, [r0, #212]	; 0xd4
   21384:	mov	r0, r1
   21388:	bx	lr
   2138c:	str	r1, [r0, #208]	; 0xd0
   21390:	ldr	r1, [r0, #204]	; 0xcc
   21394:	str	r2, [r0, #204]	; 0xcc
   21398:	mov	r0, r1
   2139c:	bx	lr
   213a0:	movw	r3, #5084	; 0x13dc
   213a4:	mov	ip, #0
   213a8:	cmp	r1, #0
   213ac:	bic	r2, r1, r1, asr #31
   213b0:	movt	r3, #2
   213b4:	movle	r3, ip
   213b8:	str	r3, [r0, #220]	; 0xdc
   213bc:	str	r2, [r0, #224]	; 0xe0
   213c0:	mov	r0, #0
   213c4:	bx	lr
   213c8:	str	r1, [r0, #220]	; 0xdc
   213cc:	ldr	r1, [r0, #224]	; 0xe0
   213d0:	str	r2, [r0, #224]	; 0xe0
   213d4:	mov	r0, r1
   213d8:	bx	lr
   213dc:	push	{r4, r5, fp, lr}
   213e0:	add	fp, sp, #8
   213e4:	sub	sp, sp, #8
   213e8:	cmp	r0, r3
   213ec:	bgt	21444 <fputs@plt+0x10090>
   213f0:	movw	r0, #35612	; 0x8b1c
   213f4:	mov	r4, r2
   213f8:	mov	r5, r1
   213fc:	movt	r0, #10
   21400:	ldr	r0, [r0]
   21404:	cmp	r0, #0
   21408:	beq	21410 <fputs@plt+0x1005c>
   2140c:	blx	r0
   21410:	mov	r0, #0
   21414:	mov	r1, r4
   21418:	mov	r2, #0
   2141c:	mov	r3, #0
   21420:	str	r0, [sp]
   21424:	mov	r0, r5
   21428:	bl	21450 <fputs@plt+0x1009c>
   2142c:	movw	r0, #35616	; 0x8b20
   21430:	movt	r0, #10
   21434:	ldr	r0, [r0]
   21438:	cmp	r0, #0
   2143c:	beq	21444 <fputs@plt+0x10090>
   21440:	blx	r0
   21444:	mov	r0, #0
   21448:	sub	sp, fp, #8
   2144c:	pop	{r4, r5, fp, pc}
   21450:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21454:	add	fp, sp, #24
   21458:	sub	sp, sp, #8
   2145c:	ldr	r8, [fp, #8]
   21460:	cmp	r3, #0
   21464:	mov	r4, r0
   21468:	mov	r5, r3
   2146c:	mov	r6, r2
   21470:	mov	r9, r1
   21474:	mvnne	r0, #0
   21478:	strne	r0, [r5]
   2147c:	cmp	r8, #0
   21480:	mvnne	r0, #0
   21484:	strne	r0, [r8]
   21488:	mov	r0, #21
   2148c:	cmp	r6, #3
   21490:	bhi	21520 <fputs@plt+0x1016c>
   21494:	cmp	r9, #0
   21498:	mov	r1, #10
   2149c:	ldrbne	r0, [r9]
   214a0:	cmpne	r0, #0
   214a4:	bne	21528 <fputs@plt+0x10174>
   214a8:	mov	r7, #0
   214ac:	mov	r0, r4
   214b0:	mov	r2, r6
   214b4:	mov	r3, r5
   214b8:	str	r7, [r4, #388]	; 0x184
   214bc:	str	r8, [sp]
   214c0:	bl	215b8 <fputs@plt+0x10204>
   214c4:	mov	r5, r0
   214c8:	cmp	r0, #0
   214cc:	str	r0, [r4, #52]	; 0x34
   214d0:	bne	214e0 <fputs@plt+0x1012c>
   214d4:	ldr	r0, [r4, #240]	; 0xf0
   214d8:	cmp	r0, #0
   214dc:	beq	214f0 <fputs@plt+0x1013c>
   214e0:	mov	r0, r4
   214e4:	mov	r1, r5
   214e8:	bl	260f4 <fputs@plt+0x14d40>
   214ec:	mov	r7, r5
   214f0:	movw	r0, #3082	; 0xc0a
   214f4:	cmp	r7, r0
   214f8:	beq	21514 <fputs@plt+0x10160>
   214fc:	ldrb	r0, [r4, #69]	; 0x45
   21500:	cmp	r0, #0
   21504:	bne	21514 <fputs@plt+0x10160>
   21508:	ldr	r0, [r4, #56]	; 0x38
   2150c:	and	r0, r0, r7
   21510:	b	21520 <fputs@plt+0x1016c>
   21514:	mov	r0, r4
   21518:	bl	31f94 <fputs@plt+0x20be0>
   2151c:	mov	r0, #7
   21520:	sub	sp, fp, #24
   21524:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21528:	mov	r0, r4
   2152c:	mov	r1, r9
   21530:	bl	21560 <fputs@plt+0x101ac>
   21534:	mov	r1, r0
   21538:	cmn	r0, #1
   2153c:	bgt	214a8 <fputs@plt+0x100f4>
   21540:	movw	r2, #63754	; 0xf90a
   21544:	mov	r0, r4
   21548:	mov	r1, #1
   2154c:	mov	r3, r9
   21550:	mov	r7, #1
   21554:	movt	r2, #8
   21558:	bl	171bc <fputs@plt+0x5e08>
   2155c:	b	214f0 <fputs@plt+0x1013c>
   21560:	push	{r4, r5, r6, sl, fp, lr}
   21564:	add	fp, sp, #16
   21568:	cmp	r1, #0
   2156c:	mov	r4, r1
   21570:	mvneq	r0, #0
   21574:	popeq	{r4, r5, r6, sl, fp, pc}
   21578:	ldr	r5, [r0, #20]
   2157c:	mov	r1, r0
   21580:	subs	r0, r5, #1
   21584:	poplt	{r4, r5, r6, sl, fp, pc}
   21588:	ldr	r0, [r1, #16]
   2158c:	sub	r6, r0, #16
   21590:	ldr	r0, [r6, r5, lsl #4]
   21594:	mov	r1, r4
   21598:	bl	15fac <fputs@plt+0x4bf8>
   2159c:	cmp	r0, #0
   215a0:	beq	215b0 <fputs@plt+0x101fc>
   215a4:	sub	r5, r5, #1
   215a8:	cmp	r5, #0
   215ac:	bgt	21590 <fputs@plt+0x101dc>
   215b0:	sub	r0, r5, #1
   215b4:	pop	{r4, r5, r6, sl, fp, pc}
   215b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215bc:	add	fp, sp, #28
   215c0:	sub	sp, sp, #28
   215c4:	mov	r8, r2
   215c8:	ldr	r2, [r0, #20]
   215cc:	cmp	r2, #1
   215d0:	blt	216cc <fputs@plt+0x10318>
   215d4:	ldr	lr, [fp, #8]
   215d8:	mov	r5, r1
   215dc:	mov	r9, r0
   215e0:	mov	sl, #0
   215e4:	mov	r4, #0
   215e8:	str	r8, [sp, #24]
   215ec:	cmp	r5, #10
   215f0:	cmpne	r5, r4
   215f4:	bne	21688 <fputs@plt+0x102d4>
   215f8:	ldr	r0, [r9, #16]
   215fc:	mov	r6, #0
   21600:	add	r0, r0, r4, lsl #4
   21604:	ldr	r0, [r0, #4]
   21608:	cmp	r0, #0
   2160c:	beq	21694 <fputs@plt+0x102e0>
   21610:	ldr	r7, [r0]
   21614:	ldr	r1, [r0, #4]
   21618:	mov	r0, #6
   2161c:	str	r7, [r1, #4]
   21620:	ldrb	r7, [r1, #20]
   21624:	cmp	r7, #0
   21628:	bne	21698 <fputs@plt+0x102e4>
   2162c:	ldr	r7, [r1]
   21630:	mov	r0, #0
   21634:	ldr	r1, [r7, #216]	; 0xd8
   21638:	cmp	r1, #0
   2163c:	beq	21698 <fputs@plt+0x102e4>
   21640:	cmp	r8, #0
   21644:	ldrb	r0, [r7, #10]
   21648:	ldr	r8, [r7, #160]	; 0xa0
   2164c:	ldr	ip, [r7, #188]	; 0xbc
   21650:	ldrne	r2, [r7, #184]	; 0xb8
   21654:	ldr	r7, [r7, #208]	; 0xd0
   21658:	stm	sp, {r0, r8}
   2165c:	str	r3, [sp, #12]
   21660:	mov	r0, r1
   21664:	mov	r3, ip
   21668:	str	lr, [sp, #16]
   2166c:	ldr	r8, [sp, #24]
   21670:	moveq	r2, #0
   21674:	str	r7, [sp, #8]
   21678:	mov	r1, r8
   2167c:	bl	2b648 <fputs@plt+0x1a294>
   21680:	ldr	r2, [r9, #20]
   21684:	b	21698 <fputs@plt+0x102e4>
   21688:	mov	r6, r3
   2168c:	mov	r0, #0
   21690:	b	216a8 <fputs@plt+0x102f4>
   21694:	mov	r0, #0
   21698:	cmp	r0, #5
   2169c:	mov	lr, #0
   216a0:	movweq	sl, #1
   216a4:	subeq	r0, r0, #5
   216a8:	clz	r1, r0
   216ac:	cmp	r0, #0
   216b0:	lsr	r7, r1, #5
   216b4:	bne	216d8 <fputs@plt+0x10324>
   216b8:	add	r4, r4, #1
   216bc:	mov	r3, r6
   216c0:	cmp	r4, r2
   216c4:	blt	215ec <fputs@plt+0x10238>
   216c8:	b	216d8 <fputs@plt+0x10324>
   216cc:	mov	r7, #1
   216d0:	mov	r0, #0
   216d4:	mov	sl, #0
   216d8:	cmp	sl, #0
   216dc:	mov	r1, r0
   216e0:	movwne	r1, #5
   216e4:	cmp	r7, #0
   216e8:	moveq	r1, r0
   216ec:	mov	r0, r1
   216f0:	sub	sp, fp, #28
   216f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216f8:	push	{fp, lr}
   216fc:	mov	fp, sp
   21700:	sub	sp, sp, #8
   21704:	mov	r2, #0
   21708:	mov	r3, #0
   2170c:	str	r2, [sp]
   21710:	mov	r2, #0
   21714:	bl	21450 <fputs@plt+0x1009c>
   21718:	mov	sp, fp
   2171c:	pop	{fp, pc}
   21720:	ldr	r1, [r0, #80]	; 0x50
   21724:	movw	r2, #42647	; 0xa697
   21728:	mov	r0, #1
   2172c:	movt	r2, #41001	; 0xa029
   21730:	cmp	r1, r2
   21734:	movwne	r2, #30982	; 0x7906
   21738:	movtne	r2, #61499	; 0xf03b
   2173c:	cmpne	r1, r2
   21740:	bne	21748 <fputs@plt+0x10394>
   21744:	bx	lr
   21748:	movw	r2, #4752	; 0x1290
   2174c:	movt	r2, #19319	; 0x4b77
   21750:	cmp	r1, r2
   21754:	bxeq	lr
   21758:	push	{fp, lr}
   2175c:	mov	fp, sp
   21760:	movw	r1, #3740	; 0xe9c
   21764:	movw	r2, #15052	; 0x3acc
   21768:	mov	r0, #21
   2176c:	movt	r1, #9
   21770:	movt	r2, #9
   21774:	bl	15d70 <fputs@plt+0x49bc>
   21778:	mov	r0, #0
   2177c:	pop	{fp, lr}
   21780:	bx	lr
   21784:	push	{r4, r5, fp, lr}
   21788:	add	fp, sp, #8
   2178c:	movw	r5, #49900	; 0xc2ec
   21790:	cmp	r0, #0
   21794:	movt	r5, #8
   21798:	beq	217f0 <fputs@plt+0x1043c>
   2179c:	mov	r4, r0
   217a0:	bl	21720 <fputs@plt+0x1036c>
   217a4:	cmp	r0, #0
   217a8:	beq	217e8 <fputs@plt+0x10434>
   217ac:	ldrb	r0, [r4, #69]	; 0x45
   217b0:	cmp	r0, #0
   217b4:	bne	217f0 <fputs@plt+0x1043c>
   217b8:	ldr	r0, [r4, #240]	; 0xf0
   217bc:	mov	r1, #2
   217c0:	bl	19f04 <fputs@plt+0x8b50>
   217c4:	mov	r5, r0
   217c8:	cmp	r0, #0
   217cc:	bne	21834 <fputs@plt+0x10480>
   217d0:	ldr	r1, [r4, #52]	; 0x34
   217d4:	cmp	r1, #516	; 0x204
   217d8:	bne	217f8 <fputs@plt+0x10444>
   217dc:	movw	r2, #14916	; 0x3a44
   217e0:	movt	r2, #9
   217e4:	b	2181c <fputs@plt+0x10468>
   217e8:	movw	r5, #49928	; 0xc308
   217ec:	movt	r5, #8
   217f0:	mov	r0, r5
   217f4:	pop	{r4, r5, fp, pc}
   217f8:	movw	r2, #14902	; 0x3a36
   217fc:	uxtb	r0, r1
   21800:	movt	r2, #9
   21804:	cmp	r0, #26
   21808:	bhi	2181c <fputs@plt+0x10468>
   2180c:	cmp	r0, #2
   21810:	movwne	r2, #62388	; 0xf3b4
   21814:	movtne	r2, #8
   21818:	ldrne	r2, [r2, r0, lsl #2]
   2181c:	mov	r0, r4
   21820:	bl	171bc <fputs@plt+0x5e08>
   21824:	ldr	r0, [r4, #240]	; 0xf0
   21828:	mov	r1, #2
   2182c:	bl	19f04 <fputs@plt+0x8b50>
   21830:	mov	r5, r0
   21834:	ldrb	r0, [r4, #69]	; 0x45
   21838:	cmp	r0, #0
   2183c:	beq	217f0 <fputs@plt+0x1043c>
   21840:	ldr	r0, [r4, #164]	; 0xa4
   21844:	cmp	r0, #0
   21848:	bne	217f0 <fputs@plt+0x1043c>
   2184c:	mov	r0, #0
   21850:	str	r0, [r4, #248]	; 0xf8
   21854:	strb	r0, [r4, #69]	; 0x45
   21858:	ldr	r0, [r4, #256]	; 0x100
   2185c:	sub	r0, r0, #1
   21860:	str	r0, [r4, #256]	; 0x100
   21864:	b	217f0 <fputs@plt+0x1043c>
   21868:	push	{r4, r5, fp, lr}
   2186c:	add	fp, sp, #8
   21870:	sub	sp, sp, #8
   21874:	mov	r4, #7
   21878:	cmp	r0, #0
   2187c:	beq	218dc <fputs@plt+0x10528>
   21880:	mov	r5, r0
   21884:	bl	21720 <fputs@plt+0x1036c>
   21888:	cmp	r0, #0
   2188c:	beq	218a8 <fputs@plt+0x104f4>
   21890:	ldrb	r0, [r5, #69]	; 0x45
   21894:	cmp	r0, #0
   21898:	ldreq	r0, [r5, #52]	; 0x34
   2189c:	ldreq	r1, [r5, #56]	; 0x38
   218a0:	andeq	r4, r1, r0
   218a4:	b	218dc <fputs@plt+0x10528>
   218a8:	movw	r0, #63693	; 0xf8cd
   218ac:	movw	r1, #64300	; 0xfb2c
   218b0:	movw	r2, #15184	; 0x3b50
   218b4:	movw	r3, #4349	; 0x10fd
   218b8:	mov	r4, #21
   218bc:	movt	r0, #8
   218c0:	movt	r1, #8
   218c4:	movt	r2, #9
   218c8:	movt	r3, #2
   218cc:	add	r0, r0, #20
   218d0:	str	r0, [sp]
   218d4:	mov	r0, #21
   218d8:	bl	15d70 <fputs@plt+0x49bc>
   218dc:	mov	r0, r4
   218e0:	sub	sp, fp, #8
   218e4:	pop	{r4, r5, fp, pc}
   218e8:	push	{r4, r5, fp, lr}
   218ec:	add	fp, sp, #8
   218f0:	sub	sp, sp, #8
   218f4:	mov	r4, #7
   218f8:	cmp	r0, #0
   218fc:	beq	21954 <fputs@plt+0x105a0>
   21900:	mov	r5, r0
   21904:	bl	21720 <fputs@plt+0x1036c>
   21908:	cmp	r0, #0
   2190c:	beq	21920 <fputs@plt+0x1056c>
   21910:	ldrb	r0, [r5, #69]	; 0x45
   21914:	cmp	r0, #0
   21918:	ldreq	r4, [r5, #52]	; 0x34
   2191c:	b	21954 <fputs@plt+0x105a0>
   21920:	movw	r0, #63693	; 0xf8cd
   21924:	movw	r1, #64300	; 0xfb2c
   21928:	movw	r2, #15184	; 0x3b50
   2192c:	movw	r3, #4358	; 0x1106
   21930:	mov	r4, #21
   21934:	movt	r0, #8
   21938:	movt	r1, #8
   2193c:	movt	r2, #9
   21940:	movt	r3, #2
   21944:	add	r0, r0, #20
   21948:	str	r0, [sp]
   2194c:	mov	r0, #21
   21950:	bl	15d70 <fputs@plt+0x49bc>
   21954:	mov	r0, r4
   21958:	sub	sp, fp, #8
   2195c:	pop	{r4, r5, fp, pc}
   21960:	cmp	r0, #0
   21964:	ldrne	r0, [r0, #60]	; 0x3c
   21968:	moveq	r0, #0
   2196c:	bx	lr
   21970:	cmp	r0, #516	; 0x204
   21974:	movweq	r0, #14916	; 0x3a44
   21978:	movteq	r0, #9
   2197c:	bxeq	lr
   21980:	uxtb	r1, r0
   21984:	movw	r0, #14902	; 0x3a36
   21988:	movt	r0, #9
   2198c:	cmp	r1, #26
   21990:	bxhi	lr
   21994:	cmp	r1, #2
   21998:	movwne	r0, #62388	; 0xf3b4
   2199c:	movtne	r0, #8
   219a0:	ldrne	r0, [r0, r1, lsl #2]
   219a4:	bx	lr
   219a8:	mov	r3, r0
   219ac:	mvn	r0, #0
   219b0:	cmp	r1, #11
   219b4:	bhi	219e0 <fputs@plt+0x1062c>
   219b8:	add	ip, r3, r1, lsl #2
   219bc:	cmp	r2, #0
   219c0:	ldr	r0, [ip, #92]!	; 0x5c
   219c4:	bxlt	lr
   219c8:	movw	r3, #15424	; 0x3c40
   219cc:	movt	r3, #9
   219d0:	ldr	r1, [r3, r1, lsl #2]
   219d4:	cmp	r1, r2
   219d8:	movlt	r2, r1
   219dc:	str	r2, [ip]
   219e0:	bx	lr
   219e4:	mov	r2, #6
   219e8:	mov	r3, #0
   219ec:	b	219f0 <fputs@plt+0x1063c>
   219f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   219f4:	add	fp, sp, #28
   219f8:	sub	sp, sp, #36	; 0x24
   219fc:	mov	r9, r0
   21a00:	mov	r0, #0
   21a04:	mov	r6, r3
   21a08:	mov	r5, r2
   21a0c:	mov	sl, r1
   21a10:	str	r2, [sp, #28]
   21a14:	str	r0, [sp, #24]
   21a18:	str	r0, [sp, #20]
   21a1c:	str	r0, [r1]
   21a20:	bl	13da4 <fputs@plt+0x29f0>
   21a24:	mov	r4, r0
   21a28:	cmp	r0, #0
   21a2c:	bne	21d94 <fputs@plt+0x109e0>
   21a30:	and	r0, r5, #7
   21a34:	mov	r1, #1
   21a38:	mov	r2, #70	; 0x46
   21a3c:	tst	r2, r1, lsl r0
   21a40:	beq	21a90 <fputs@plt+0x106dc>
   21a44:	movw	r1, #16696	; 0x4138
   21a48:	str	r6, [sp, #12]
   21a4c:	mov	r6, #0
   21a50:	tst	r5, #32768	; 0x8000
   21a54:	movt	r1, #10
   21a58:	bne	21a74 <fputs@plt+0x106c0>
   21a5c:	ldr	r0, [r1, #4]
   21a60:	cmp	r0, #0
   21a64:	beq	21a74 <fputs@plt+0x106c0>
   21a68:	ldr	r6, [r1, #8]
   21a6c:	tst	r5, #65536	; 0x10000
   21a70:	movne	r6, #1
   21a74:	tst	r5, #262144	; 0x40000
   21a78:	bne	21ac8 <fputs@plt+0x10714>
   21a7c:	ldr	r0, [r1, #220]	; 0xdc
   21a80:	cmp	r0, #0
   21a84:	beq	21ad0 <fputs@plt+0x1071c>
   21a88:	orr	r5, r5, #131072	; 0x20000
   21a8c:	b	21acc <fputs@plt+0x10718>
   21a90:	movw	r0, #63693	; 0xf8cd
   21a94:	movw	r1, #64300	; 0xfb2c
   21a98:	movw	r2, #15184	; 0x3b50
   21a9c:	movw	r3, #4855	; 0x12f7
   21aa0:	mov	r4, #21
   21aa4:	movt	r0, #8
   21aa8:	movt	r1, #8
   21aac:	movt	r2, #9
   21ab0:	movt	r3, #2
   21ab4:	add	r0, r0, #20
   21ab8:	str	r0, [sp]
   21abc:	mov	r0, #21
   21ac0:	bl	15d70 <fputs@plt+0x49bc>
   21ac4:	b	21d94 <fputs@plt+0x109e0>
   21ac8:	bic	r5, r5, #131072	; 0x20000
   21acc:	str	r5, [sp, #28]
   21ad0:	movw	r0, #231	; 0xe7
   21ad4:	mov	r1, #0
   21ad8:	movt	r0, #65526	; 0xfff6
   21adc:	and	r0, r5, r0
   21ae0:	mov	r5, #0
   21ae4:	str	r0, [sp, #8]
   21ae8:	str	r0, [sp, #28]
   21aec:	mov	r0, #464	; 0x1d0
   21af0:	bl	142d0 <fputs@plt+0x2f1c>
   21af4:	mov	r8, r0
   21af8:	cmp	r0, #0
   21afc:	beq	21d44 <fputs@plt+0x10990>
   21b00:	mov	r0, r8
   21b04:	mov	r1, #0
   21b08:	mov	r2, #464	; 0x1d0
   21b0c:	str	sl, [sp, #16]
   21b10:	mov	sl, #0
   21b14:	bl	11174 <memset@plt>
   21b18:	cmp	r6, #0
   21b1c:	movw	r1, #30982	; 0x7906
   21b20:	mov	ip, #255	; 0xff
   21b24:	movw	r2, #15424	; 0x3c40
   21b28:	vmov.i32	q8, #0	; 0x00000000
   21b2c:	movne	r0, #8
   21b30:	movt	r1, #61499	; 0xf03b
   21b34:	movt	r2, #9
   21b38:	strne	r0, [r8, #12]
   21b3c:	mov	r0, #2
   21b40:	str	r0, [r8, #20]
   21b44:	str	ip, [r8, #56]	; 0x38
   21b48:	str	r1, [r8, #80]	; 0x50
   21b4c:	add	r1, r8, #392	; 0x188
   21b50:	str	r1, [r8, #16]
   21b54:	add	r1, r8, #92	; 0x5c
   21b58:	ldm	r2!, {r0, r3, r5, r6, r7}
   21b5c:	stmia	r1!, {r0, r3, r5, r6, r7}
   21b60:	ldm	r2, {r0, r3, r4, r5, r6, r7}
   21b64:	mvn	r2, #-2147483648	; 0x80000000
   21b68:	stm	r1, {r0, r3, r4, r5, r6, r7}
   21b6c:	movw	r4, #16696	; 0x4138
   21b70:	mov	r0, #1
   21b74:	movw	r5, #51248	; 0xc830
   21b78:	movw	r6, #34784	; 0x87e0
   21b7c:	add	r7, r8, #364	; 0x16c
   21b80:	mov	r3, #0
   21b84:	strb	r0, [r8, #67]	; 0x43
   21b88:	str	sl, [r8, #136]	; 0x88
   21b8c:	strb	ip, [r8, #72]	; 0x48
   21b90:	movt	r4, #10
   21b94:	movt	r5, #8
   21b98:	movt	r6, #8
   21b9c:	ldrd	r0, [r4, #176]	; 0xb0
   21ba0:	str	sl, [r8, #76]	; 0x4c
   21ba4:	str	r2, [r8, #140]	; 0x8c
   21ba8:	movw	r2, #96	; 0x60
   21bac:	movt	r2, #144	; 0x90
   21bb0:	str	r2, [r8, #24]
   21bb4:	add	r2, r8, #320	; 0x140
   21bb8:	vst1.32	{d16-d17}, [r7]
   21bbc:	vst1.32	{d16-d17}, [r2]
   21bc0:	mov	r2, #1
   21bc4:	strd	r0, [r8, #40]	; 0x28
   21bc8:	mov	r0, r8
   21bcc:	mov	r1, r5
   21bd0:	stm	sp, {r6, sl}
   21bd4:	bl	22174 <fputs@plt+0x10dc0>
   21bd8:	mov	r0, r8
   21bdc:	mov	r1, r5
   21be0:	mov	r2, #3
   21be4:	mov	r3, #0
   21be8:	stm	sp, {r6, sl}
   21bec:	bl	22174 <fputs@plt+0x10dc0>
   21bf0:	mov	r0, r8
   21bf4:	mov	r1, r5
   21bf8:	mov	r2, #2
   21bfc:	mov	r3, #0
   21c00:	stm	sp, {r6, sl}
   21c04:	bl	22174 <fputs@plt+0x10dc0>
   21c08:	movw	r0, #34968	; 0x8898
   21c0c:	movw	r1, #8433	; 0x20f1
   21c10:	mov	r2, #1
   21c14:	mov	r3, #0
   21c18:	movt	r0, #8
   21c1c:	movt	r1, #9
   21c20:	stm	sp, {r0, sl}
   21c24:	mov	r0, r8
   21c28:	bl	22174 <fputs@plt+0x10dc0>
   21c2c:	movw	r1, #15060	; 0x3ad4
   21c30:	mov	r0, r8
   21c34:	mov	r2, #1
   21c38:	mov	r3, #1
   21c3c:	stm	sp, {r6, sl}
   21c40:	movt	r1, #9
   21c44:	bl	22174 <fputs@plt+0x10dc0>
   21c48:	ldrb	r0, [r8, #69]	; 0x45
   21c4c:	ldr	sl, [sp, #16]
   21c50:	mov	r5, r8
   21c54:	cmp	r0, #0
   21c58:	bne	21d44 <fputs@plt+0x10990>
   21c5c:	movw	r1, #51248	; 0xc830
   21c60:	add	r2, sp, #32
   21c64:	mov	r0, r7
   21c68:	movt	r1, #8
   21c6c:	bl	47784 <fputs@plt+0x363d0>
   21c70:	cmp	r0, #0
   21c74:	ldr	r2, [sp, #8]
   21c78:	mov	r3, r8
   21c7c:	ldrne	r1, [r0, #8]
   21c80:	ldr	r0, [sp, #12]
   21c84:	str	r2, [r8, #48]	; 0x30
   21c88:	add	r2, sp, #20
   21c8c:	moveq	r1, #0
   21c90:	str	r1, [r8, #8]
   21c94:	add	r1, sp, #24
   21c98:	stm	sp, {r1, r2}
   21c9c:	add	r2, sp, #28
   21ca0:	mov	r1, r9
   21ca4:	bl	81b88 <fputs@plt+0x707d4>
   21ca8:	cmp	r0, #0
   21cac:	beq	21cf0 <fputs@plt+0x1093c>
   21cb0:	cmp	r0, #7
   21cb4:	mov	r1, r0
   21cb8:	ldrbeq	r0, [r8, #69]	; 0x45
   21cbc:	cmpeq	r0, #0
   21cc0:	beq	21eb8 <fputs@plt+0x10b04>
   21cc4:	ldr	r5, [sp, #20]
   21cc8:	movw	r2, #64280	; 0xfb18
   21ccc:	mov	r0, r8
   21cd0:	movt	r2, #8
   21cd4:	cmp	r5, #0
   21cd8:	mov	r3, r5
   21cdc:	moveq	r2, r5
   21ce0:	bl	171bc <fputs@plt+0x5e08>
   21ce4:	mov	r0, r5
   21ce8:	bl	14400 <fputs@plt+0x304c>
   21cec:	b	21d40 <fputs@plt+0x1098c>
   21cf0:	ldr	r3, [sp, #28]
   21cf4:	ldr	r2, [r8, #16]
   21cf8:	ldr	r0, [r8]
   21cfc:	ldr	r1, [sp, #24]
   21d00:	mov	r7, #0
   21d04:	str	r7, [sp]
   21d08:	orr	r3, r3, #256	; 0x100
   21d0c:	str	r3, [sp, #4]
   21d10:	add	r3, r2, #4
   21d14:	mov	r2, r8
   21d18:	bl	26268 <fputs@plt+0x14eb4>
   21d1c:	cmp	r0, #0
   21d20:	beq	21da0 <fputs@plt+0x109ec>
   21d24:	movw	r2, #3082	; 0xc0a
   21d28:	mov	r1, #7
   21d2c:	cmp	r0, r2
   21d30:	movne	r1, r0
   21d34:	mov	r0, r8
   21d38:	str	r1, [r8, #52]	; 0x34
   21d3c:	bl	260f4 <fputs@plt+0x14d40>
   21d40:	mov	r5, r8
   21d44:	mov	r0, r5
   21d48:	bl	21868 <fputs@plt+0x104b4>
   21d4c:	mov	r6, r0
   21d50:	cmp	r0, #0
   21d54:	beq	21d80 <fputs@plt+0x109cc>
   21d58:	cmp	r6, #7
   21d5c:	bne	21d74 <fputs@plt+0x109c0>
   21d60:	mov	r0, r5
   21d64:	mov	r1, #0
   21d68:	mov	r4, #0
   21d6c:	bl	2079c <fputs@plt+0xf3e8>
   21d70:	b	21d84 <fputs@plt+0x109d0>
   21d74:	movw	r0, #4752	; 0x1290
   21d78:	movt	r0, #19319	; 0x4b77
   21d7c:	str	r0, [r8, #80]	; 0x50
   21d80:	mov	r4, r5
   21d84:	str	r4, [sl]
   21d88:	ldr	r0, [sp, #24]
   21d8c:	bl	14400 <fputs@plt+0x304c>
   21d90:	uxtb	r4, r6
   21d94:	mov	r0, r4
   21d98:	sub	sp, fp, #28
   21d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21da0:	ldr	r0, [r8, #16]
   21da4:	ldr	r1, [r0, #4]
   21da8:	ldm	r1, {r0, r2}
   21dac:	str	r0, [r2, #4]
   21db0:	mov	r0, r8
   21db4:	bl	82120 <fputs@plt+0x70d6c>
   21db8:	ldr	r1, [r8, #16]
   21dbc:	mov	r6, #0
   21dc0:	str	r0, [r1, #12]
   21dc4:	ldrb	r1, [r8, #69]	; 0x45
   21dc8:	cmp	r1, #0
   21dcc:	mov	r1, #0
   21dd0:	ldrbeq	r0, [r0, #77]	; 0x4d
   21dd4:	strbeq	r0, [r8, #66]	; 0x42
   21dd8:	mov	r0, r8
   21ddc:	bl	82120 <fputs@plt+0x70d6c>
   21de0:	ldr	r1, [r8, #16]
   21de4:	movw	r2, #15066	; 0x3ada
   21de8:	mov	r5, r8
   21dec:	movt	r2, #9
   21df0:	str	r2, [r1]
   21df4:	str	r0, [r1, #28]
   21df8:	mov	r0, #3
   21dfc:	strb	r0, [r1, #8]
   21e00:	movw	r0, #63666	; 0xf8b2
   21e04:	movt	r0, #8
   21e08:	str	r0, [r1, #16]
   21e0c:	mov	r0, #1
   21e10:	strb	r0, [r1, #24]
   21e14:	movw	r0, #42647	; 0xa697
   21e18:	movt	r0, #41001	; 0xa029
   21e1c:	str	r0, [r8, #80]	; 0x50
   21e20:	ldrb	r0, [r8, #69]	; 0x45
   21e24:	cmp	r0, #0
   21e28:	bne	21d44 <fputs@plt+0x10990>
   21e2c:	str	r6, [r8, #52]	; 0x34
   21e30:	ldr	r0, [r8, #240]	; 0xf0
   21e34:	cmp	r0, #0
   21e38:	beq	21e48 <fputs@plt+0x10a94>
   21e3c:	mov	r0, r8
   21e40:	mov	r1, #0
   21e44:	bl	260f4 <fputs@plt+0x14d40>
   21e48:	movw	r1, #15071	; 0x3adf
   21e4c:	mov	r0, r8
   21e50:	mov	r2, #2
   21e54:	movt	r1, #9
   21e58:	bl	20fe0 <fputs@plt+0xfc2c>
   21e5c:	cmp	r0, #7
   21e60:	ldrbeq	r0, [r8, #69]	; 0x45
   21e64:	cmpeq	r0, #0
   21e68:	beq	21fb4 <fputs@plt+0x10c00>
   21e6c:	mov	r0, r8
   21e70:	bl	21868 <fputs@plt+0x104b4>
   21e74:	cmp	r0, #0
   21e78:	beq	21ee8 <fputs@plt+0x10b34>
   21e7c:	mov	r1, r0
   21e80:	str	r0, [r8, #52]	; 0x34
   21e84:	mov	r0, r8
   21e88:	bl	260f4 <fputs@plt+0x14d40>
   21e8c:	ldr	r2, [r4, #28]
   21e90:	ldr	r3, [r4, #32]
   21e94:	mov	r0, r8
   21e98:	mov	r1, #0
   21e9c:	bl	2060c <fputs@plt+0xf258>
   21ea0:	movw	r0, #5084	; 0x13dc
   21ea4:	mov	r1, #1000	; 0x3e8
   21ea8:	movt	r0, #2
   21eac:	str	r0, [r8, #220]	; 0xdc
   21eb0:	str	r1, [r8, #224]	; 0xe0
   21eb4:	b	21d40 <fputs@plt+0x1098c>
   21eb8:	ldrb	r0, [r8, #70]	; 0x46
   21ebc:	cmp	r0, #0
   21ec0:	bne	21cc4 <fputs@plt+0x10910>
   21ec4:	mov	r0, #1
   21ec8:	strb	r0, [r8, #69]	; 0x45
   21ecc:	ldr	r2, [r8, #164]	; 0xa4
   21ed0:	cmp	r2, #1
   21ed4:	strge	r0, [r8, #248]	; 0xf8
   21ed8:	ldr	r0, [r8, #256]	; 0x100
   21edc:	add	r0, r0, #1
   21ee0:	str	r0, [r8, #256]	; 0x100
   21ee4:	b	21cc4 <fputs@plt+0x10910>
   21ee8:	movw	r5, #35604	; 0x8b14
   21eec:	movt	r5, #10
   21ef0:	ldr	r0, [r5]
   21ef4:	cmp	r0, #0
   21ef8:	beq	21f90 <fputs@plt+0x10bdc>
   21efc:	movw	r4, #35608	; 0x8b18
   21f00:	mov	r7, #1
   21f04:	mov	r6, #0
   21f08:	add	r9, sp, #32
   21f0c:	mov	sl, #0
   21f10:	movt	r4, #10
   21f14:	b	21f20 <fputs@plt+0x10b6c>
   21f18:	ldr	r0, [r5]
   21f1c:	add	sl, sl, #1
   21f20:	cmp	sl, r0
   21f24:	bcs	21f78 <fputs@plt+0x10bc4>
   21f28:	ldr	r0, [r4]
   21f2c:	ldr	r3, [r0, sl, lsl #2]
   21f30:	str	r6, [sp, #32]
   21f34:	cmp	r3, #0
   21f38:	beq	21f80 <fputs@plt+0x10bcc>
   21f3c:	movw	r2, #62496	; 0xf420
   21f40:	mov	r0, r8
   21f44:	mov	r1, r9
   21f48:	movt	r2, #8
   21f4c:	blx	r3
   21f50:	cmp	r0, #0
   21f54:	beq	21f80 <fputs@plt+0x10bcc>
   21f58:	ldr	r3, [sp, #32]
   21f5c:	movw	r2, #15077	; 0x3ae5
   21f60:	mov	r1, r0
   21f64:	mov	r0, r8
   21f68:	movt	r2, #9
   21f6c:	bl	171bc <fputs@plt+0x5e08>
   21f70:	mov	r7, #0
   21f74:	b	21f80 <fputs@plt+0x10bcc>
   21f78:	mov	r7, #0
   21f7c:	str	r7, [sp, #32]
   21f80:	ldr	r0, [sp, #32]
   21f84:	bl	14400 <fputs@plt+0x304c>
   21f88:	cmp	r7, #0
   21f8c:	bne	21f18 <fputs@plt+0x10b64>
   21f90:	mov	r0, r8
   21f94:	bl	21868 <fputs@plt+0x104b4>
   21f98:	ldr	sl, [sp, #16]
   21f9c:	movw	r4, #16696	; 0x4138
   21fa0:	cmp	r0, #0
   21fa4:	mov	r5, r8
   21fa8:	movt	r4, #10
   21fac:	bne	21d44 <fputs@plt+0x10990>
   21fb0:	b	21e8c <fputs@plt+0x10ad8>
   21fb4:	ldrb	r0, [r8, #70]	; 0x46
   21fb8:	cmp	r0, #0
   21fbc:	bne	21e6c <fputs@plt+0x10ab8>
   21fc0:	mov	r0, #1
   21fc4:	strb	r0, [r8, #69]	; 0x45
   21fc8:	ldr	r1, [r8, #164]	; 0xa4
   21fcc:	cmp	r1, #1
   21fd0:	strge	r0, [r8, #248]	; 0xf8
   21fd4:	ldr	r0, [r8, #256]	; 0x100
   21fd8:	add	r0, r0, #1
   21fdc:	str	r0, [r8, #256]	; 0x100
   21fe0:	b	21e6c <fputs@plt+0x10ab8>
   21fe4:	b	219f0 <fputs@plt+0x1063c>
   21fe8:	push	{r4, r5, r6, r7, fp, lr}
   21fec:	add	fp, sp, #16
   21ff0:	sub	sp, sp, #8
   21ff4:	mov	r6, r0
   21ff8:	mov	r0, #0
   21ffc:	mov	r4, r1
   22000:	str	r0, [r1]
   22004:	bl	13da4 <fputs@plt+0x29f0>
   22008:	cmp	r0, #0
   2200c:	bne	220e0 <fputs@plt+0x10d2c>
   22010:	mov	r0, #40	; 0x28
   22014:	mov	r1, #0
   22018:	mov	r7, #0
   2201c:	bl	142d0 <fputs@plt+0x2f1c>
   22020:	mov	r5, r0
   22024:	cmp	r0, #0
   22028:	beq	22078 <fputs@plt+0x10cc4>
   2202c:	vmov.i32	q8, #0	; 0x00000000
   22030:	mov	r0, #36	; 0x24
   22034:	mov	r1, r5
   22038:	cmp	r6, #0
   2203c:	str	r7, [r5, #32]
   22040:	mvn	r2, #0
   22044:	mov	r3, #2
   22048:	vst1.8	{d16-d17}, [r1], r0
   2204c:	add	r0, r5, #16
   22050:	str	r7, [r1]
   22054:	movw	r1, #50006	; 0xc356
   22058:	vst1.8	{d16-d17}, [r0]
   2205c:	mov	r0, #1
   22060:	movt	r1, #8
   22064:	strh	r0, [r5, #8]
   22068:	mov	r0, r5
   2206c:	str	r7, [sp]
   22070:	movne	r1, r6
   22074:	bl	1a2f4 <fputs@plt+0x8f40>
   22078:	mov	r0, r5
   2207c:	mov	r1, #1
   22080:	bl	19f04 <fputs@plt+0x8b50>
   22084:	cmp	r0, #0
   22088:	beq	220d0 <fputs@plt+0x10d1c>
   2208c:	mov	r1, r4
   22090:	mov	r2, #6
   22094:	mov	r3, #0
   22098:	bl	219f0 <fputs@plt+0x1063c>
   2209c:	mov	r6, r0
   220a0:	cmp	r0, #0
   220a4:	bne	220d4 <fputs@plt+0x10d20>
   220a8:	ldr	r0, [r4]
   220ac:	mov	r6, #0
   220b0:	ldr	r1, [r0, #16]
   220b4:	ldr	r1, [r1, #12]
   220b8:	ldrb	r2, [r1, #78]	; 0x4e
   220bc:	tst	r2, #1
   220c0:	moveq	r2, #2
   220c4:	strbeq	r2, [r0, #66]	; 0x42
   220c8:	strbeq	r2, [r1, #77]	; 0x4d
   220cc:	b	220d4 <fputs@plt+0x10d20>
   220d0:	mov	r6, #7
   220d4:	mov	r0, r5
   220d8:	bl	1a0f4 <fputs@plt+0x8d40>
   220dc:	uxtb	r0, r6
   220e0:	sub	sp, fp, #16
   220e4:	pop	{r4, r5, r6, r7, fp, pc}
   220e8:	push	{fp, lr}
   220ec:	mov	fp, sp
   220f0:	sub	sp, sp, #8
   220f4:	mov	ip, #0
   220f8:	str	ip, [sp, #4]
   220fc:	ldr	ip, [fp, #8]
   22100:	str	ip, [sp]
   22104:	bl	22110 <fputs@plt+0x10d5c>
   22108:	mov	sp, fp
   2210c:	pop	{fp, pc}
   22110:	push	{r4, sl, fp, lr}
   22114:	add	fp, sp, #8
   22118:	sub	sp, sp, #8
   2211c:	mov	r4, r0
   22120:	ldr	r0, [fp, #12]
   22124:	uxtb	r2, r2
   22128:	str	r0, [sp, #4]
   2212c:	ldr	r0, [fp, #8]
   22130:	str	r0, [sp]
   22134:	mov	r0, r4
   22138:	bl	22174 <fputs@plt+0x10dc0>
   2213c:	movw	r1, #3082	; 0xc0a
   22140:	cmp	r0, r1
   22144:	beq	22160 <fputs@plt+0x10dac>
   22148:	ldrb	r1, [r4, #69]	; 0x45
   2214c:	cmp	r1, #0
   22150:	bne	22160 <fputs@plt+0x10dac>
   22154:	ldr	r1, [r4, #56]	; 0x38
   22158:	and	r0, r1, r0
   2215c:	b	2216c <fputs@plt+0x10db8>
   22160:	mov	r0, r4
   22164:	bl	31f94 <fputs@plt+0x20be0>
   22168:	mov	r0, #7
   2216c:	sub	sp, fp, #8
   22170:	pop	{r4, sl, fp, pc}
   22174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22178:	add	fp, sp, #28
   2217c:	sub	sp, sp, #20
   22180:	cmp	r2, #8
   22184:	mov	r7, r2
   22188:	mov	r4, r0
   2218c:	mov	r5, r2
   22190:	movweq	r7, #2
   22194:	cmp	r2, #4
   22198:	movweq	r7, #2
   2219c:	sub	r0, r7, #1
   221a0:	cmp	r0, #3
   221a4:	bcc	221e0 <fputs@plt+0x10e2c>
   221a8:	movw	r0, #63693	; 0xf8cd
   221ac:	movw	r1, #64300	; 0xfb2c
   221b0:	movw	r2, #15184	; 0x3b50
   221b4:	movw	r3, #4406	; 0x1136
   221b8:	mov	r5, #21
   221bc:	movt	r0, #8
   221c0:	movt	r1, #8
   221c4:	movt	r2, #9
   221c8:	movt	r3, #2
   221cc:	add	r0, r0, #20
   221d0:	str	r0, [sp]
   221d4:	mov	r0, #21
   221d8:	bl	15d70 <fputs@plt+0x49bc>
   221dc:	b	22334 <fputs@plt+0x10f80>
   221e0:	mov	r2, r1
   221e4:	str	r3, [sp, #8]
   221e8:	mov	r0, r4
   221ec:	mov	r1, r7
   221f0:	mov	r3, #0
   221f4:	str	r2, [sp, #12]
   221f8:	bl	60e28 <fputs@plt+0x4fa74>
   221fc:	cmp	r0, #0
   22200:	beq	222c8 <fputs@plt+0x10f14>
   22204:	mov	r6, r0
   22208:	ldr	r0, [r0, #12]
   2220c:	cmp	r0, #0
   22210:	beq	222c8 <fputs@plt+0x10f14>
   22214:	ldr	r0, [r4, #152]	; 0x98
   22218:	cmp	r0, #0
   2221c:	beq	2223c <fputs@plt+0x10e88>
   22220:	movw	r2, #15116	; 0x3b0c
   22224:	mov	r0, r4
   22228:	mov	r1, #5
   2222c:	mov	r5, #5
   22230:	movt	r2, #9
   22234:	bl	171bc <fputs@plt+0x5e08>
   22238:	b	22334 <fputs@plt+0x10f80>
   2223c:	ldr	r0, [r4, #4]
   22240:	b	22254 <fputs@plt+0x10ea0>
   22244:	ldrb	r1, [r0, #87]	; 0x57
   22248:	orr	r1, r1, #1
   2224c:	strb	r1, [r0, #87]	; 0x57
   22250:	ldr	r0, [r0, #52]	; 0x34
   22254:	cmp	r0, #0
   22258:	bne	22244 <fputs@plt+0x10e90>
   2225c:	ldrb	r0, [r6, #4]
   22260:	and	r0, r0, #247	; 0xf7
   22264:	cmp	r7, r0
   22268:	bne	222c8 <fputs@plt+0x10f14>
   2226c:	ldr	r1, [sp, #12]
   22270:	add	r0, r4, #364	; 0x16c
   22274:	add	r2, sp, #16
   22278:	bl	47784 <fputs@plt+0x363d0>
   2227c:	cmp	r0, #0
   22280:	mov	sl, #0
   22284:	mov	r8, #0
   22288:	ldrne	sl, [r0, #8]
   2228c:	add	r9, sl, r8
   22290:	ldrb	r1, [r6, #4]
   22294:	ldrb	r0, [r9, #4]
   22298:	cmp	r0, r1
   2229c:	bne	222bc <fputs@plt+0x10f08>
   222a0:	ldr	r1, [r9, #16]
   222a4:	cmp	r1, #0
   222a8:	beq	222b4 <fputs@plt+0x10f00>
   222ac:	ldr	r0, [r9, #8]
   222b0:	blx	r1
   222b4:	mov	r0, #0
   222b8:	str	r0, [r9, #12]
   222bc:	add	r8, r8, #20
   222c0:	cmp	r8, #60	; 0x3c
   222c4:	bne	2228c <fputs@plt+0x10ed8>
   222c8:	ldr	r2, [sp, #12]
   222cc:	mov	r0, r4
   222d0:	mov	r1, r7
   222d4:	mov	r3, #1
   222d8:	bl	60e28 <fputs@plt+0x4fa74>
   222dc:	cmp	r0, #0
   222e0:	beq	22330 <fputs@plt+0x10f7c>
   222e4:	ldr	r3, [sp, #8]
   222e8:	ldr	r1, [fp, #12]
   222ec:	ldr	r2, [fp, #8]
   222f0:	str	r3, [r0, #8]
   222f4:	str	r2, [r0, #12]
   222f8:	str	r1, [r0, #16]
   222fc:	and	r1, r5, #8
   22300:	mov	r5, #0
   22304:	orr	r1, r7, r1
   22308:	strb	r1, [r0, #4]
   2230c:	str	r5, [r4, #52]	; 0x34
   22310:	ldr	r0, [r4, #240]	; 0xf0
   22314:	cmp	r0, #0
   22318:	beq	22334 <fputs@plt+0x10f80>
   2231c:	mov	r0, r4
   22320:	mov	r1, #0
   22324:	mov	r5, #0
   22328:	bl	260f4 <fputs@plt+0x14d40>
   2232c:	b	22334 <fputs@plt+0x10f80>
   22330:	mov	r5, #7
   22334:	mov	r0, r5
   22338:	sub	sp, fp, #28
   2233c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22340:	push	{r4, r5, r6, r7, fp, lr}
   22344:	add	fp, sp, #16
   22348:	sub	sp, sp, #8
   2234c:	mov	r6, r2
   22350:	mvn	r2, #0
   22354:	mov	r5, r3
   22358:	mov	r4, r0
   2235c:	bl	20f30 <fputs@plt+0xfb7c>
   22360:	cmp	r0, #0
   22364:	beq	223a0 <fputs@plt+0x10fec>
   22368:	mov	r7, r0
   2236c:	ldr	r0, [fp, #8]
   22370:	mov	r1, #0
   22374:	uxtb	r2, r6
   22378:	mov	r3, r5
   2237c:	stm	sp, {r0, r1}
   22380:	mov	r0, r4
   22384:	mov	r1, r7
   22388:	bl	22174 <fputs@plt+0x10dc0>
   2238c:	mov	r5, r0
   22390:	mov	r0, r4
   22394:	mov	r1, r7
   22398:	bl	13ce4 <fputs@plt+0x2930>
   2239c:	b	223a4 <fputs@plt+0x10ff0>
   223a0:	mov	r5, #0
   223a4:	movw	r0, #3082	; 0xc0a
   223a8:	cmp	r5, r0
   223ac:	beq	223c8 <fputs@plt+0x11014>
   223b0:	ldrb	r0, [r4, #69]	; 0x45
   223b4:	cmp	r0, #0
   223b8:	bne	223c8 <fputs@plt+0x11014>
   223bc:	ldr	r0, [r4, #56]	; 0x38
   223c0:	and	r0, r0, r5
   223c4:	b	223d4 <fputs@plt+0x11020>
   223c8:	mov	r0, r4
   223cc:	bl	31f94 <fputs@plt+0x20be0>
   223d0:	mov	r0, #7
   223d4:	sub	sp, fp, #16
   223d8:	pop	{r4, r5, r6, r7, fp, pc}
   223dc:	mov	r3, #0
   223e0:	str	r2, [r0, #228]	; 0xe4
   223e4:	str	r3, [r0, #232]	; 0xe8
   223e8:	str	r1, [r0, #236]	; 0xec
   223ec:	mov	r0, #0
   223f0:	bx	lr
   223f4:	mov	r3, #0
   223f8:	str	r3, [r0, #228]	; 0xe4
   223fc:	str	r2, [r0, #232]	; 0xe8
   22400:	str	r1, [r0, #236]	; 0xec
   22404:	mov	r0, #0
   22408:	bx	lr
   2240c:	mov	r0, #0
   22410:	bx	lr
   22414:	ldrb	r0, [r0, #67]	; 0x43
   22418:	bx	lr
   2241c:	bx	lr
   22420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22424:	add	fp, sp, #28
   22428:	sub	sp, sp, #20
   2242c:	mov	sl, #0
   22430:	mov	r4, r0
   22434:	mov	r9, r3
   22438:	mov	r6, r2
   2243c:	mov	r5, r1
   22440:	str	sl, [sp, #16]
   22444:	ldr	r0, [r0, #20]
   22448:	cmp	r0, #1
   2244c:	blt	22478 <fputs@plt+0x110c4>
   22450:	ldr	r1, [r4, #16]
   22454:	add	r1, r1, #4
   22458:	ldr	r2, [r1]
   2245c:	add	r1, r1, #16
   22460:	cmp	r2, #0
   22464:	ldrne	r3, [r2]
   22468:	ldrne	r2, [r2, #4]
   2246c:	strne	r3, [r2, #4]
   22470:	subs	r0, r0, #1
   22474:	bne	22458 <fputs@plt+0x110a4>
   22478:	add	r1, sp, #16
   2247c:	mov	r0, r4
   22480:	bl	22714 <fputs@plt+0x11360>
   22484:	mov	r7, r0
   22488:	cmp	r0, #0
   2248c:	str	r6, [sp, #12]
   22490:	bne	224c0 <fputs@plt+0x1110c>
   22494:	mov	r0, r4
   22498:	mov	r1, r6
   2249c:	mov	r2, r5
   224a0:	bl	22808 <fputs@plt+0x11454>
   224a4:	cmp	r0, #0
   224a8:	beq	224bc <fputs@plt+0x11108>
   224ac:	mov	sl, r0
   224b0:	ldr	r0, [r0, #12]
   224b4:	cmp	r0, #0
   224b8:	beq	225b0 <fputs@plt+0x111fc>
   224bc:	mov	sl, #0
   224c0:	ldr	r3, [fp, #8]
   224c4:	mov	lr, #0
   224c8:	mov	r2, #0
   224cc:	mov	r0, #0
   224d0:	mov	ip, #0
   224d4:	mov	r8, #0
   224d8:	cmp	r3, #0
   224dc:	ldr	r1, [fp, #12]
   224e0:	strne	lr, [r3]
   224e4:	ldr	r3, [fp, #16]
   224e8:	cmp	r1, #0
   224ec:	strne	r2, [r1]
   224f0:	cmp	r3, #0
   224f4:	ldr	r1, [fp, #20]
   224f8:	strne	r0, [r3]
   224fc:	ldr	r0, [fp, #24]
   22500:	cmp	r1, #0
   22504:	strne	ip, [r1]
   22508:	cmp	r0, #0
   2250c:	strne	r8, [r0]
   22510:	cmp	r7, #0
   22514:	ldr	r3, [sp, #16]
   22518:	cmpeq	sl, #0
   2251c:	bne	22550 <fputs@plt+0x1119c>
   22520:	mov	r0, r4
   22524:	mov	r1, r3
   22528:	bl	13ce4 <fputs@plt+0x2930>
   2252c:	ldr	r2, [sp, #12]
   22530:	movw	r1, #63775	; 0xf91f
   22534:	mov	r0, r4
   22538:	mov	r3, r9
   2253c:	movt	r1, #8
   22540:	bl	1d380 <fputs@plt+0xbfcc>
   22544:	mov	r3, r0
   22548:	mov	r7, #1
   2254c:	str	r0, [sp, #16]
   22550:	movw	r2, #64280	; 0xfb18
   22554:	cmp	r3, #0
   22558:	mov	r0, r4
   2255c:	mov	r1, r7
   22560:	movt	r2, #8
   22564:	moveq	r2, r3
   22568:	bl	171bc <fputs@plt+0x5e08>
   2256c:	ldr	r1, [sp, #16]
   22570:	mov	r0, r4
   22574:	bl	13ce4 <fputs@plt+0x2930>
   22578:	movw	r0, #3082	; 0xc0a
   2257c:	cmp	r7, r0
   22580:	beq	2259c <fputs@plt+0x111e8>
   22584:	ldrb	r0, [r4, #69]	; 0x45
   22588:	cmp	r0, #0
   2258c:	bne	2259c <fputs@plt+0x111e8>
   22590:	ldr	r0, [r4, #56]	; 0x38
   22594:	and	r0, r0, r7
   22598:	b	225a8 <fputs@plt+0x111f4>
   2259c:	mov	r0, r4
   225a0:	bl	31f94 <fputs@plt+0x20be0>
   225a4:	mov	r0, #7
   225a8:	sub	sp, fp, #28
   225ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   225b0:	movw	lr, #39334	; 0x99a6
   225b4:	mov	ip, #1
   225b8:	cmp	r9, #0
   225bc:	movt	lr, #8
   225c0:	beq	22608 <fputs@plt+0x11254>
   225c4:	ldrsh	r8, [sl, #34]	; 0x22
   225c8:	str	r9, [sp, #8]
   225cc:	cmp	r8, #1
   225d0:	blt	22618 <fputs@plt+0x11264>
   225d4:	ldr	r0, [sl, #4]
   225d8:	mov	r9, #0
   225dc:	mov	r5, r0
   225e0:	ldr	r0, [r0]
   225e4:	ldr	r1, [sp, #8]
   225e8:	bl	15fac <fputs@plt+0x4bf8>
   225ec:	cmp	r0, #0
   225f0:	beq	22620 <fputs@plt+0x1126c>
   225f4:	add	r9, r9, #1
   225f8:	add	r0, r5, #16
   225fc:	cmp	r9, r8
   22600:	blt	225dc <fputs@plt+0x11228>
   22604:	b	22620 <fputs@plt+0x1126c>
   22608:	mov	r1, #0
   2260c:	mov	r0, #0
   22610:	mov	r8, #0
   22614:	b	226c0 <fputs@plt+0x1130c>
   22618:	mov	r9, #0
   2261c:	mov	r5, #0
   22620:	cmp	r9, r8
   22624:	bne	22660 <fputs@plt+0x112ac>
   22628:	ldrb	r0, [sl, #42]	; 0x2a
   2262c:	tst	r0, #32
   22630:	bne	226c8 <fputs@plt+0x11314>
   22634:	ldr	r9, [sp, #8]
   22638:	mov	r0, r9
   2263c:	bl	228b8 <fputs@plt+0x11504>
   22640:	ldr	r3, [fp, #8]
   22644:	cmp	r0, #0
   22648:	beq	226d0 <fputs@plt+0x1131c>
   2264c:	ldrsh	r9, [sl, #32]
   22650:	cmp	r9, #0
   22654:	blt	226e4 <fputs@plt+0x11330>
   22658:	ldr	r0, [sl, #4]
   2265c:	add	r5, r0, r9, lsl #4
   22660:	cmp	r5, #0
   22664:	beq	226d8 <fputs@plt+0x11324>
   22668:	ldrb	r0, [r5, #15]
   2266c:	mov	r8, #0
   22670:	mov	lr, #0
   22674:	tst	r0, #4
   22678:	beq	22698 <fputs@plt+0x112e4>
   2267c:	ldr	r6, [r5]
   22680:	str	r0, [sp, #4]
   22684:	mov	r0, r6
   22688:	bl	111f8 <strlen@plt>
   2268c:	add	r0, r6, r0
   22690:	add	lr, r0, #1
   22694:	ldr	r0, [sp, #4]
   22698:	and	ip, r0, #1
   2269c:	ldrb	r0, [r5, #12]
   226a0:	ldrsh	r2, [sl, #32]
   226a4:	ldr	r1, [r5, #8]
   226a8:	cmp	r0, #0
   226ac:	movwne	r0, #1
   226b0:	cmp	r9, r2
   226b4:	ldrbeq	r2, [sl, #42]	; 0x2a
   226b8:	ubfxeq	r8, r2, #3, #1
   226bc:	ldr	r9, [sp, #8]
   226c0:	ldr	r3, [fp, #8]
   226c4:	b	22700 <fputs@plt+0x1134c>
   226c8:	ldr	r9, [sp, #8]
   226cc:	ldr	r3, [fp, #8]
   226d0:	mov	sl, #0
   226d4:	b	224c4 <fputs@plt+0x11110>
   226d8:	ldr	r9, [sp, #8]
   226dc:	ldr	r3, [fp, #8]
   226e0:	b	226e8 <fputs@plt+0x11334>
   226e4:	ldr	r9, [sp, #8]
   226e8:	mov	r1, #0
   226ec:	mov	r0, #0
   226f0:	mov	r8, #0
   226f4:	movw	lr, #39334	; 0x99a6
   226f8:	mov	ip, #1
   226fc:	movt	lr, #8
   22700:	movw	r2, #51248	; 0xc830
   22704:	cmp	r1, #0
   22708:	movt	r2, #8
   2270c:	movne	r2, r1
   22710:	b	224d8 <fputs@plt+0x11124>
   22714:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22718:	add	fp, sp, #24
   2271c:	mov	r4, r0
   22720:	mov	r0, #1
   22724:	mov	r5, r1
   22728:	strb	r0, [r4, #149]	; 0x95
   2272c:	add	r2, r4, #16
   22730:	ldm	r2, {r0, r1, r2}
   22734:	ldr	r3, [r0, #12]
   22738:	and	r8, r2, #2
   2273c:	cmp	r1, #1
   22740:	ldrb	r3, [r3, #77]	; 0x4d
   22744:	strb	r3, [r4, #66]	; 0x42
   22748:	blt	22794 <fputs@plt+0x113e0>
   2274c:	mov	r7, #0
   22750:	cmp	r7, #1
   22754:	beq	22784 <fputs@plt+0x113d0>
   22758:	add	r0, r0, r7, lsl #4
   2275c:	ldr	r0, [r0, #12]
   22760:	ldrh	r0, [r0, #78]	; 0x4e
   22764:	ands	r0, r0, #1
   22768:	bne	22784 <fputs@plt+0x113d0>
   2276c:	mov	r0, r4
   22770:	mov	r1, r7
   22774:	mov	r2, r5
   22778:	bl	888cc <fputs@plt+0x77518>
   2277c:	cmp	r0, #0
   22780:	bne	227d8 <fputs@plt+0x11424>
   22784:	ldrd	r0, [r4, #16]
   22788:	add	r7, r7, #1
   2278c:	cmp	r7, r1
   22790:	blt	22750 <fputs@plt+0x1139c>
   22794:	ldr	r0, [r0, #28]
   22798:	mov	r6, #0
   2279c:	ldrb	r0, [r0, #78]	; 0x4e
   227a0:	tst	r0, #1
   227a4:	bne	227e8 <fputs@plt+0x11434>
   227a8:	mov	r0, r4
   227ac:	mov	r1, #1
   227b0:	mov	r2, r5
   227b4:	bl	888cc <fputs@plt+0x77518>
   227b8:	cmp	r0, #0
   227bc:	beq	227e8 <fputs@plt+0x11434>
   227c0:	mov	r5, r0
   227c4:	ldr	r0, [r4, #16]
   227c8:	ldr	r0, [r0, #28]
   227cc:	bl	41844 <fputs@plt+0x30490>
   227d0:	mov	r6, r5
   227d4:	b	227e8 <fputs@plt+0x11434>
   227d8:	mov	r6, r0
   227dc:	mov	r0, r4
   227e0:	mov	r1, r7
   227e4:	bl	3ecfc <fputs@plt+0x2d948>
   227e8:	mov	r0, #0
   227ec:	strb	r0, [r4, #149]	; 0x95
   227f0:	orrs	r0, r6, r8
   227f4:	ldreq	r0, [r4, #24]
   227f8:	biceq	r0, r0, #2
   227fc:	streq	r0, [r4, #24]
   22800:	mov	r0, r6
   22804:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2280c:	add	fp, sp, #28
   22810:	sub	sp, sp, #4
   22814:	mov	r6, r0
   22818:	ldr	r0, [r0, #20]
   2281c:	cmp	r0, #1
   22820:	blt	228a8 <fputs@plt+0x114f4>
   22824:	mov	sl, r2
   22828:	mov	r9, r1
   2282c:	mov	r7, #0
   22830:	mov	r5, #0
   22834:	ldr	r8, [r6, #16]
   22838:	cmp	r5, #2
   2283c:	mov	r4, r5
   22840:	eorcc	r4, r4, #1
   22844:	cmp	sl, #0
   22848:	beq	22860 <fputs@plt+0x114ac>
   2284c:	ldr	r1, [r8, r4, lsl #4]
   22850:	mov	r0, sl
   22854:	bl	15fac <fputs@plt+0x4bf8>
   22858:	cmp	r0, #0
   2285c:	bne	22894 <fputs@plt+0x114e0>
   22860:	add	r0, r8, r4, lsl #4
   22864:	mov	r1, r9
   22868:	mov	r2, sp
   2286c:	ldr	r0, [r0, #12]
   22870:	add	r0, r0, #8
   22874:	bl	47784 <fputs@plt+0x363d0>
   22878:	cmp	r0, #0
   2287c:	beq	22890 <fputs@plt+0x114dc>
   22880:	ldr	r7, [r0, #8]
   22884:	cmp	r7, #0
   22888:	beq	22894 <fputs@plt+0x114e0>
   2288c:	b	228ac <fputs@plt+0x114f8>
   22890:	mov	r7, #0
   22894:	ldr	r0, [r6, #20]
   22898:	add	r5, r5, #1
   2289c:	cmp	r5, r0
   228a0:	blt	22834 <fputs@plt+0x11480>
   228a4:	b	228ac <fputs@plt+0x114f8>
   228a8:	mov	r7, #0
   228ac:	mov	r0, r7
   228b0:	sub	sp, fp, #28
   228b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   228b8:	push	{r4, r5, fp, lr}
   228bc:	add	fp, sp, #8
   228c0:	movw	r1, #15346	; 0x3bf2
   228c4:	mov	r4, r0
   228c8:	movt	r1, #9
   228cc:	bl	15fac <fputs@plt+0x4bf8>
   228d0:	mov	r5, #1
   228d4:	cmp	r0, #0
   228d8:	beq	2290c <fputs@plt+0x11558>
   228dc:	movw	r1, #5513	; 0x1589
   228e0:	mov	r0, r4
   228e4:	movt	r1, #9
   228e8:	bl	15fac <fputs@plt+0x4bf8>
   228ec:	cmp	r0, #0
   228f0:	beq	2290c <fputs@plt+0x11558>
   228f4:	movw	r1, #15354	; 0x3bfa
   228f8:	mov	r0, r4
   228fc:	movt	r1, #9
   22900:	bl	15fac <fputs@plt+0x4bf8>
   22904:	clz	r0, r0
   22908:	lsr	r5, r0, #5
   2290c:	mov	r0, r5
   22910:	pop	{r4, r5, fp, pc}
   22914:	push	{r4, sl, fp, lr}
   22918:	add	fp, sp, #8
   2291c:	mov	r4, r0
   22920:	bl	13da4 <fputs@plt+0x29f0>
   22924:	mov	r1, r0
   22928:	mov	r0, #0
   2292c:	cmp	r1, #0
   22930:	beq	22938 <fputs@plt+0x11584>
   22934:	pop	{r4, sl, fp, pc}
   22938:	movw	r1, #34792	; 0x87e8
   2293c:	movt	r1, #10
   22940:	ldr	r2, [r1]
   22944:	cmp	r2, #0
   22948:	popeq	{r4, sl, fp, pc}
   2294c:	ldr	r3, [r2, #60]	; 0x3c
   22950:	mov	r0, #1000	; 0x3e8
   22954:	mul	r1, r4, r0
   22958:	mov	r0, r2
   2295c:	blx	r3
   22960:	movw	r1, #19923	; 0x4dd3
   22964:	movt	r1, #4194	; 0x1062
   22968:	smmul	r0, r0, r1
   2296c:	asr	r1, r0, #6
   22970:	add	r0, r1, r0, lsr #31
   22974:	pop	{r4, sl, fp, pc}
   22978:	mvn	r2, #0
   2297c:	cmp	r1, #0
   22980:	movweq	r2, #255	; 0xff
   22984:	str	r2, [r0, #56]	; 0x38
   22988:	mov	r0, #0
   2298c:	bx	lr
   22990:	push	{r4, r5, fp, lr}
   22994:	add	fp, sp, #8
   22998:	mov	r4, r3
   2299c:	mov	r5, r2
   229a0:	bl	22a28 <fputs@plt+0x11674>
   229a4:	cmp	r0, #0
   229a8:	moveq	r0, #1
   229ac:	popeq	{r4, r5, fp, pc}
   229b0:	ldr	r1, [r0]
   229b4:	ldr	r0, [r0, #4]
   229b8:	cmp	r5, #28
   229bc:	str	r1, [r0, #4]
   229c0:	ldr	r0, [r0]
   229c4:	beq	22a00 <fputs@plt+0x1164c>
   229c8:	cmp	r5, #27
   229cc:	beq	22a18 <fputs@plt+0x11664>
   229d0:	ldr	r0, [r0, #64]	; 0x40
   229d4:	cmp	r5, #7
   229d8:	beq	22a1c <fputs@plt+0x11668>
   229dc:	ldr	r1, [r0]
   229e0:	cmp	r1, #0
   229e4:	moveq	r0, #12
   229e8:	popeq	{r4, r5, fp, pc}
   229ec:	ldr	r3, [r1, #40]	; 0x28
   229f0:	mov	r1, r5
   229f4:	mov	r2, r4
   229f8:	pop	{r4, r5, fp, lr}
   229fc:	bx	r3
   22a00:	ldr	r1, [r0, #216]	; 0xd8
   22a04:	add	r2, r1, #8
   22a08:	cmp	r1, #0
   22a0c:	addeq	r2, r0, #68	; 0x44
   22a10:	ldr	r0, [r2]
   22a14:	b	22a1c <fputs@plt+0x11668>
   22a18:	ldr	r0, [r0]
   22a1c:	str	r0, [r4]
   22a20:	mov	r0, #0
   22a24:	pop	{r4, r5, fp, pc}
   22a28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22a2c:	add	fp, sp, #24
   22a30:	ldr	r8, [r0, #20]
   22a34:	cmp	r8, #1
   22a38:	blt	22a80 <fputs@plt+0x116cc>
   22a3c:	ldr	r7, [r0, #16]
   22a40:	mov	r4, r1
   22a44:	mov	r6, #0
   22a48:	add	r0, r7, r6, lsl #4
   22a4c:	ldr	r5, [r0, #4]
   22a50:	cmp	r5, #0
   22a54:	beq	22a74 <fputs@plt+0x116c0>
   22a58:	cmp	r4, #0
   22a5c:	beq	22a84 <fputs@plt+0x116d0>
   22a60:	ldr	r1, [r7, r6, lsl #4]
   22a64:	mov	r0, r4
   22a68:	bl	15fac <fputs@plt+0x4bf8>
   22a6c:	cmp	r0, #0
   22a70:	beq	22a84 <fputs@plt+0x116d0>
   22a74:	add	r6, r6, #1
   22a78:	cmp	r6, r8
   22a7c:	blt	22a48 <fputs@plt+0x11694>
   22a80:	mov	r5, #0
   22a84:	mov	r0, r5
   22a88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22a8c:	sub	sp, sp, #12
   22a90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a94:	add	fp, sp, #28
   22a98:	sub	sp, sp, #16
   22a9c:	add	ip, fp, #8
   22aa0:	sub	r0, r0, #5
   22aa4:	mov	r7, #0
   22aa8:	stm	ip, {r1, r2, r3}
   22aac:	add	r1, fp, #8
   22ab0:	cmp	r0, #20
   22ab4:	str	r1, [sp, #8]
   22ab8:	bhi	22ec4 <fputs@plt+0x11b10>
   22abc:	add	r1, pc, #0
   22ac0:	ldr	pc, [r1, r0, lsl #2]
   22ac4:	andeq	r2, r2, r8, lsl fp
   22ac8:	andeq	r2, r2, ip, lsr #22
   22acc:	andeq	r2, r2, r8, asr #22
   22ad0:	andeq	r2, r2, r8, ror #22
   22ad4:	andeq	r2, r2, r8, asr #24
   22ad8:	andeq	r2, r2, ip, ror ip
   22adc:			; <UNDEFINED> instruction: 0x00022cb4
   22ae0:	ldrdeq	r2, [r2], -ip
   22ae4:	andeq	r2, r2, ip, ror #25
   22ae8:	andeq	r2, r2, r0, lsl #26
   22aec:	andeq	r2, r2, r8, lsr sp
   22af0:	andeq	r2, r2, ip, asr sp
   22af4:	andeq	r2, r2, r4, lsl #27
   22af8:			; <UNDEFINED> instruction: 0x00022dbc
   22afc:	andeq	r2, r2, r4, asr #29
   22b00:	ldrdeq	r2, [r2], -ip
   22b04:	andeq	r2, r2, r4, asr #29
   22b08:	strdeq	r2, [r2], -ip
   22b0c:	andeq	r2, r2, r8, lsl #28
   22b10:	andeq	r2, r2, r0, lsr #28
   22b14:	andeq	r2, r2, r4, asr #28
   22b18:	movw	r0, #35344	; 0x8a10
   22b1c:	movw	r1, #34832	; 0x8810
   22b20:	movt	r0, #10
   22b24:	movt	r1, #10
   22b28:	b	22b3c <fputs@plt+0x11788>
   22b2c:	movw	r0, #34832	; 0x8810
   22b30:	movw	r1, #35344	; 0x8a10
   22b34:	movt	r0, #10
   22b38:	movt	r1, #10
   22b3c:	movw	r2, #259	; 0x103
   22b40:	bl	1121c <memcpy@plt>
   22b44:	b	22ec4 <fputs@plt+0x11b10>
   22b48:	bl	13da4 <fputs@plt+0x29f0>
   22b4c:	cmp	r0, #0
   22b50:	bne	22ec4 <fputs@plt+0x11b10>
   22b54:	movw	r0, #34832	; 0x8810
   22b58:	mov	r7, #0
   22b5c:	movt	r0, #10
   22b60:	strb	r7, [r0]
   22b64:	b	22ec4 <fputs@plt+0x11b10>
   22b68:	ldr	r0, [sp, #8]
   22b6c:	add	r1, r0, #4
   22b70:	str	r1, [sp, #8]
   22b74:	mov	r1, r0
   22b78:	ldr	sl, [r1], #8
   22b7c:	str	r1, [sp, #8]
   22b80:	mov	r1, #0
   22b84:	ldr	r8, [r0, #4]
   22b88:	mov	r0, #512	; 0x200
   22b8c:	bl	142d0 <fputs@plt+0x2f1c>
   22b90:	mov	r5, r0
   22b94:	cmp	r0, #0
   22b98:	beq	22bb0 <fputs@plt+0x117fc>
   22b9c:	add	r0, r5, #4
   22ba0:	mov	r1, #0
   22ba4:	mov	r2, #508	; 0x1fc
   22ba8:	bl	11174 <memset@plt>
   22bac:	str	sl, [r5]
   22bb0:	add	r0, sl, #7
   22bb4:	asr	r1, r0, #31
   22bb8:	add	r0, r0, r1, lsr #29
   22bbc:	mov	r1, #1
   22bc0:	add	r4, r1, r0, asr #3
   22bc4:	asr	r1, r4, #31
   22bc8:	mov	r0, r4
   22bcc:	bl	142d0 <fputs@plt+0x2f1c>
   22bd0:	mov	r6, r0
   22bd4:	cmp	r0, #0
   22bd8:	beq	22bec <fputs@plt+0x11838>
   22bdc:	mov	r0, r6
   22be0:	mov	r1, #0
   22be4:	mov	r2, r4
   22be8:	bl	11174 <memset@plt>
   22bec:	bl	13da4 <fputs@plt+0x29f0>
   22bf0:	mov	r1, #0
   22bf4:	mvn	r7, #0
   22bf8:	cmp	r0, #0
   22bfc:	str	r1, [sp, #4]
   22c00:	bne	22c2c <fputs@plt+0x11878>
   22c04:	mov	r0, #512	; 0x200
   22c08:	mov	r1, #0
   22c0c:	bl	142d0 <fputs@plt+0x2f1c>
   22c10:	cmp	r5, #0
   22c14:	str	r0, [sp, #4]
   22c18:	beq	22c2c <fputs@plt+0x11878>
   22c1c:	cmp	r6, #0
   22c20:	ldrne	r0, [sp, #4]
   22c24:	cmpne	r0, #0
   22c28:	bne	22ed8 <fputs@plt+0x11b24>
   22c2c:	ldr	r0, [sp, #4]
   22c30:	bl	14400 <fputs@plt+0x304c>
   22c34:	mov	r0, r6
   22c38:	bl	14400 <fputs@plt+0x304c>
   22c3c:	mov	r0, r5
   22c40:	bl	2c378 <fputs@plt+0x1afc4>
   22c44:	b	22ec4 <fputs@plt+0x11b10>
   22c48:	ldr	r0, [sp, #8]
   22c4c:	add	r1, r0, #4
   22c50:	str	r1, [sp, #8]
   22c54:	ldr	r1, [r0]
   22c58:	movw	r0, #16696	; 0x4138
   22c5c:	movt	r0, #10
   22c60:	cmp	r1, #0
   22c64:	str	r1, [r0, #264]	; 0x108
   22c68:	beq	22ec4 <fputs@plt+0x11b10>
   22c6c:	mov	r0, #0
   22c70:	blx	r1
   22c74:	mov	r7, r0
   22c78:	b	22ec4 <fputs@plt+0x11b10>
   22c7c:	ldr	r0, [sp, #8]
   22c80:	add	r1, r0, #4
   22c84:	str	r1, [sp, #8]
   22c88:	mov	r1, r0
   22c8c:	ldr	r2, [r1], #8
   22c90:	str	r1, [sp, #8]
   22c94:	movw	r1, #35612	; 0x8b1c
   22c98:	ldr	r0, [r0, #4]
   22c9c:	movt	r1, #10
   22ca0:	str	r2, [r1]
   22ca4:	movw	r1, #35616	; 0x8b20
   22ca8:	movt	r1, #10
   22cac:	str	r0, [r1]
   22cb0:	b	22ec4 <fputs@plt+0x11b10>
   22cb4:	ldr	r1, [sp, #8]
   22cb8:	add	r0, r1, #4
   22cbc:	str	r0, [sp, #8]
   22cc0:	movw	r0, #17320	; 0x43a8
   22cc4:	ldr	r1, [r1]
   22cc8:	movt	r0, #10
   22ccc:	ldr	r7, [r0]
   22cd0:	cmp	r1, #0
   22cd4:	strne	r1, [r0]
   22cd8:	b	22ec4 <fputs@plt+0x11b10>
   22cdc:	mov	r0, #0
   22ce0:	str	r0, [sp, #12]
   22ce4:	ldr	r7, [sp, #12]
   22ce8:	b	22ec4 <fputs@plt+0x11b10>
   22cec:	ldr	r0, [sp, #8]
   22cf0:	add	r1, r0, #4
   22cf4:	str	r1, [sp, #8]
   22cf8:	ldr	r7, [r0]
   22cfc:	b	22ec4 <fputs@plt+0x11b10>
   22d00:	ldr	r0, [sp, #8]
   22d04:	mov	r7, #0
   22d08:	add	r1, r0, #4
   22d0c:	str	r1, [sp, #8]
   22d10:	mov	r1, r0
   22d14:	ldr	r3, [r1], #8
   22d18:	str	r1, [sp, #8]
   22d1c:	mov	r1, #0
   22d20:	ldr	r2, [r0, #4]
   22d24:	ldr	r0, [r3, #16]
   22d28:	mov	r3, #0
   22d2c:	ldr	r0, [r0, #4]
   22d30:	bl	23064 <fputs@plt+0x11cb0>
   22d34:	b	22ec4 <fputs@plt+0x11b10>
   22d38:	ldr	r0, [sp, #8]
   22d3c:	add	r1, r0, #4
   22d40:	str	r1, [sp, #8]
   22d44:	mov	r1, r0
   22d48:	ldr	r2, [r1], #8
   22d4c:	str	r1, [sp, #8]
   22d50:	ldr	r0, [r0, #4]
   22d54:	strh	r0, [r2, #64]	; 0x40
   22d58:	b	22ec4 <fputs@plt+0x11b10>
   22d5c:	ldr	r0, [sp, #8]
   22d60:	add	r1, r0, #4
   22d64:	str	r1, [sp, #8]
   22d68:	ldr	r4, [r0]
   22d6c:	cmp	r4, #0
   22d70:	beq	22ea0 <fputs@plt+0x11aec>
   22d74:	mov	r0, r4
   22d78:	bl	111f8 <strlen@plt>
   22d7c:	bic	r1, r0, #-1073741824	; 0xc0000000
   22d80:	b	22ea4 <fputs@plt+0x11af0>
   22d84:	ldr	r1, [sp, #8]
   22d88:	add	r0, r1, #4
   22d8c:	add	r2, r1, #12
   22d90:	str	r0, [sp, #8]
   22d94:	ldm	r1, {r0, r5}
   22d98:	str	r2, [sp, #8]
   22d9c:	ldr	r4, [r1, #8]
   22da0:	cmp	r0, #0
   22da4:	beq	22db0 <fputs@plt+0x119fc>
   22da8:	bl	2310c <fputs@plt+0x11d58>
   22dac:	str	r0, [r5]
   22db0:	mov	r0, r4
   22db4:	bl	231c8 <fputs@plt+0x11e14>
   22db8:	b	22ec4 <fputs@plt+0x11b10>
   22dbc:	ldr	r0, [sp, #8]
   22dc0:	add	r1, r0, #4
   22dc4:	str	r1, [sp, #8]
   22dc8:	movw	r1, #16696	; 0x4138
   22dcc:	ldr	r0, [r0]
   22dd0:	movt	r1, #10
   22dd4:	str	r0, [r1, #268]	; 0x10c
   22dd8:	b	22ec4 <fputs@plt+0x11b10>
   22ddc:	ldr	r0, [sp, #8]
   22de0:	add	r1, r0, #4
   22de4:	str	r1, [sp, #8]
   22de8:	movw	r1, #16696	; 0x4138
   22dec:	ldr	r0, [r0]
   22df0:	movt	r1, #10
   22df4:	str	r0, [r1, #24]
   22df8:	b	22ec4 <fputs@plt+0x11b10>
   22dfc:	movw	r7, #57874	; 0xe212
   22e00:	movt	r7, #1
   22e04:	b	22ec4 <fputs@plt+0x11b10>
   22e08:	movw	r0, #16696	; 0x4138
   22e0c:	movt	r0, #10
   22e10:	ldr	r0, [r0, #228]	; 0xe4
   22e14:	clz	r0, r0
   22e18:	lsr	r7, r0, #5
   22e1c:	b	22ec4 <fputs@plt+0x11b10>
   22e20:	ldr	r0, [sp, #8]
   22e24:	add	r1, r0, #4
   22e28:	str	r1, [sp, #8]
   22e2c:	mov	r1, r0
   22e30:	ldr	r2, [r1], #8
   22e34:	str	r1, [sp, #8]
   22e38:	ldr	r0, [r0, #4]
   22e3c:	str	r0, [r2, #140]	; 0x8c
   22e40:	b	22ec4 <fputs@plt+0x11b10>
   22e44:	ldr	r5, [sp, #8]
   22e48:	add	r0, r5, #4
   22e4c:	str	r0, [sp, #8]
   22e50:	add	r0, r5, #8
   22e54:	ldr	r4, [r5]
   22e58:	str	r0, [sp, #8]
   22e5c:	ldr	r1, [r5, #4]
   22e60:	mov	r0, r4
   22e64:	bl	21560 <fputs@plt+0x101ac>
   22e68:	strb	r0, [r4, #148]	; 0x94
   22e6c:	add	r0, r5, #16
   22e70:	ldrb	r1, [r5, #8]
   22e74:	strb	r1, [r4, #149]	; 0x95
   22e78:	strb	r1, [r4, #151]	; 0x97
   22e7c:	str	r0, [sp, #8]
   22e80:	cmp	r1, #0
   22e84:	ldr	r0, [r5, #12]
   22e88:	str	r0, [r4, #144]	; 0x90
   22e8c:	bne	22ec4 <fputs@plt+0x11b10>
   22e90:	cmp	r0, #1
   22e94:	movge	r0, r4
   22e98:	blge	189fc <fputs@plt+0x7648>
   22e9c:	b	22ec4 <fputs@plt+0x11b10>
   22ea0:	mov	r1, #0
   22ea4:	mov	r0, #27
   22ea8:	add	r2, sp, #12
   22eac:	str	r0, [sp, #12]
   22eb0:	mov	r0, r4
   22eb4:	bl	4a0c4 <fputs@plt+0x38d10>
   22eb8:	ldr	r0, [sp, #12]
   22ebc:	subs	r7, r0, #27
   22ec0:	movwne	r7, #124	; 0x7c
   22ec4:	mov	r0, r7
   22ec8:	sub	sp, fp, #28
   22ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ed0:	add	sp, sp, #12
   22ed4:	bx	lr
   22ed8:	mov	r4, #0
   22edc:	ldr	r9, [r8, r4, lsl #2]
   22ee0:	sub	r0, r9, #1
   22ee4:	cmp	r0, #2
   22ee8:	bcc	22f14 <fputs@plt+0x11b60>
   22eec:	cmp	r9, #5
   22ef0:	beq	22f14 <fputs@plt+0x11b60>
   22ef4:	cmp	r9, #0
   22ef8:	beq	22fc4 <fputs@plt+0x11c10>
   22efc:	mov	r0, #4
   22f00:	add	r1, sp, #12
   22f04:	bl	15e10 <fputs@plt+0x4a5c>
   22f08:	ldr	r1, [sp, #12]
   22f0c:	mov	r0, #2
   22f10:	b	22f34 <fputs@plt+0x11b80>
   22f14:	add	r0, r8, r4, lsl #2
   22f18:	ldr	r2, [r0, #8]
   22f1c:	sub	r1, r2, #1
   22f20:	str	r1, [sp, #12]
   22f24:	ldr	r3, [r0, #12]
   22f28:	add	r2, r3, r2
   22f2c:	str	r2, [r0, #8]
   22f30:	mov	r0, #4
   22f34:	orr	r2, r4, #1
   22f38:	bic	r1, r1, #-2147483648	; 0x80000000
   22f3c:	ldr	r3, [r8, r2, lsl #2]
   22f40:	subs	r3, r3, #1
   22f44:	str	r3, [r8, r2, lsl #2]
   22f48:	sdiv	r2, r1, sl
   22f4c:	addle	r4, r4, r0
   22f50:	tst	r9, #1
   22f54:	mls	r1, r2, sl, r1
   22f58:	mov	r2, #1
   22f5c:	add	r0, r1, #1
   22f60:	str	r1, [sp, #12]
   22f64:	and	r1, r0, #7
   22f68:	lsl	r1, r2, r1
   22f6c:	ldrb	r2, [r6, r0, lsr #3]
   22f70:	lsr	r0, r0, #3
   22f74:	bne	22f98 <fputs@plt+0x11be4>
   22f78:	bic	r1, r2, r1
   22f7c:	ldr	r2, [sp, #4]
   22f80:	strb	r1, [r6, r0]
   22f84:	ldr	r0, [sp, #12]
   22f88:	add	r1, r0, #1
   22f8c:	mov	r0, r5
   22f90:	bl	3199c <fputs@plt+0x205e8>
   22f94:	b	22edc <fputs@plt+0x11b28>
   22f98:	orr	r1, r2, r1
   22f9c:	cmp	r9, #5
   22fa0:	strb	r1, [r6, r0]
   22fa4:	beq	22edc <fputs@plt+0x11b28>
   22fa8:	ldr	r0, [sp, #12]
   22fac:	add	r1, r0, #1
   22fb0:	mov	r0, r5
   22fb4:	bl	28b24 <fputs@plt+0x17770>
   22fb8:	cmp	r0, #0
   22fbc:	beq	22edc <fputs@plt+0x11b28>
   22fc0:	b	22c2c <fputs@plt+0x11878>
   22fc4:	add	r1, sl, #1
   22fc8:	mov	r0, r5
   22fcc:	bl	28498 <fputs@plt+0x170e4>
   22fd0:	mov	r4, r0
   22fd4:	mov	r0, r5
   22fd8:	mov	r1, #0
   22fdc:	bl	28498 <fputs@plt+0x170e4>
   22fe0:	ldr	r1, [r5]
   22fe4:	cmp	r4, #0
   22fe8:	mov	r8, #1
   22fec:	str	r8, [sp, #12]
   22ff0:	sub	r7, r1, sl
   22ff4:	addne	r7, r7, #1
   22ff8:	cmp	r0, #0
   22ffc:	addne	r7, r7, #1
   23000:	cmp	sl, #1
   23004:	blt	22c2c <fputs@plt+0x11878>
   23008:	mov	r9, r5
   2300c:	mov	r4, #1
   23010:	ldrb	r5, [r6, r4, lsr #3]
   23014:	mov	r0, r9
   23018:	mov	r1, r4
   2301c:	bl	28498 <fputs@plt+0x170e4>
   23020:	and	r1, r4, #7
   23024:	cmp	r0, #0
   23028:	and	r1, r5, r8, lsl r1
   2302c:	movwne	r0, #1
   23030:	cmp	r1, #0
   23034:	movwne	r1, #1
   23038:	teq	r0, r1
   2303c:	bne	23058 <fputs@plt+0x11ca4>
   23040:	add	r0, r4, #1
   23044:	cmp	r4, sl
   23048:	mov	r4, r0
   2304c:	str	r0, [sp, #12]
   23050:	blt	23010 <fputs@plt+0x11c5c>
   23054:	b	2305c <fputs@plt+0x11ca8>
   23058:	mov	r7, r4
   2305c:	mov	r5, r9
   23060:	b	22c2c <fputs@plt+0x11878>
   23064:	push	{r4, r5, r6, sl, fp, lr}
   23068:	add	fp, sp, #16
   2306c:	mov	r5, r2
   23070:	ldm	r0, {r2, r6}
   23074:	mov	r0, #8
   23078:	str	r2, [r6, #4]
   2307c:	ldrb	r2, [r6, #22]
   23080:	tst	r2, #2
   23084:	popne	{r4, r5, r6, sl, fp, pc}
   23088:	cmn	r5, #1
   2308c:	mov	r4, r3
   23090:	ldrle	r0, [r6, #32]
   23094:	ldrle	r2, [r6, #36]	; 0x24
   23098:	suble	r5, r0, r2
   2309c:	sub	r0, r1, #512	; 0x200
   230a0:	cmp	r0, #65024	; 0xfe00
   230a4:	bhi	230d8 <fputs@plt+0x11d24>
   230a8:	sub	r0, r1, #1
   230ac:	tst	r0, r1
   230b0:	bne	230d8 <fputs@plt+0x11d24>
   230b4:	str	r1, [r6, #32]
   230b8:	ldr	r0, [r6, #80]	; 0x50
   230bc:	cmp	r0, #0
   230c0:	beq	230d8 <fputs@plt+0x11d24>
   230c4:	sub	r0, r0, #4
   230c8:	str	r0, [r6, #80]	; 0x50
   230cc:	bl	2a700 <fputs@plt+0x1934c>
   230d0:	mov	r0, #0
   230d4:	str	r0, [r6, #80]	; 0x50
   230d8:	ldr	r0, [r6]
   230dc:	add	r1, r6, #32
   230e0:	mov	r2, r5
   230e4:	bl	26f5c <fputs@plt+0x15ba8>
   230e8:	ldr	r1, [r6, #32]
   230ec:	uxth	r2, r5
   230f0:	cmp	r4, #0
   230f4:	sub	r1, r1, r2
   230f8:	str	r1, [r6, #36]	; 0x24
   230fc:	ldrhne	r1, [r6, #22]
   23100:	orrne	r1, r1, #2
   23104:	strhne	r1, [r6, #22]
   23108:	pop	{r4, r5, r6, sl, fp, pc}
   2310c:	push	{r4, r5, r6, sl, fp, lr}
   23110:	add	fp, sp, #16
   23114:	movw	r5, #34712	; 0x8798
   23118:	movw	r6, #16696	; 0x4138
   2311c:	movt	r5, #10
   23120:	movt	r6, #10
   23124:	ldr	r1, [r5, #72]	; 0x48
   23128:	cmp	r1, r0
   2312c:	movw	r1, #34800	; 0x87f0
   23130:	movt	r1, #10
   23134:	strcc	r0, [r5, #72]	; 0x48
   23138:	ldr	r2, [r1, #24]
   2313c:	cmp	r2, #0
   23140:	beq	23180 <fputs@plt+0x11dcc>
   23144:	ldr	r3, [r6, #196]	; 0xc4
   23148:	cmp	r3, r0
   2314c:	blt	23180 <fputs@plt+0x11dcc>
   23150:	ldr	r4, [r1, #20]
   23154:	ldr	r0, [r5, #12]
   23158:	ldr	r6, [r5, #52]	; 0x34
   2315c:	sub	r2, r2, #1
   23160:	ldr	r3, [r4]
   23164:	add	r0, r0, #1
   23168:	cmp	r0, r6
   2316c:	str	r0, [r5, #12]
   23170:	strhi	r0, [r5, #52]	; 0x34
   23174:	str	r3, [r1, #20]
   23178:	str	r2, [r1, #24]
   2317c:	b	231c0 <fputs@plt+0x11e0c>
   23180:	asr	r1, r0, #31
   23184:	bl	142d0 <fputs@plt+0x2f1c>
   23188:	cmp	r0, #0
   2318c:	mov	r4, r0
   23190:	ldrne	r0, [r6]
   23194:	cmpne	r0, #0
   23198:	beq	231c0 <fputs@plt+0x11e0c>
   2319c:	ldr	r1, [r6, #52]	; 0x34
   231a0:	mov	r0, r4
   231a4:	blx	r1
   231a8:	ldr	r1, [r5, #16]
   231ac:	ldr	r2, [r5, #56]	; 0x38
   231b0:	add	r0, r1, r0
   231b4:	cmp	r0, r2
   231b8:	str	r0, [r5, #16]
   231bc:	strhi	r0, [r5, #56]	; 0x38
   231c0:	mov	r0, r4
   231c4:	pop	{r4, r5, r6, sl, fp, pc}
   231c8:	push	{r4, r5, fp, lr}
   231cc:	add	fp, sp, #8
   231d0:	cmp	r0, #0
   231d4:	popeq	{r4, r5, fp, pc}
   231d8:	movw	r5, #16696	; 0x4138
   231dc:	mov	r4, r0
   231e0:	movt	r5, #10
   231e4:	ldr	r0, [r5, #192]	; 0xc0
   231e8:	cmp	r0, r4
   231ec:	bhi	23234 <fputs@plt+0x11e80>
   231f0:	movw	r0, #34800	; 0x87f0
   231f4:	movt	r0, #10
   231f8:	ldr	r1, [r0, #16]
   231fc:	cmp	r1, r4
   23200:	bls	23234 <fputs@plt+0x11e80>
   23204:	ldr	r1, [r0, #20]
   23208:	str	r1, [r4]
   2320c:	str	r4, [r0, #20]
   23210:	ldr	r1, [r0, #24]
   23214:	add	r1, r1, #1
   23218:	str	r1, [r0, #24]
   2321c:	movw	r0, #34712	; 0x8798
   23220:	movt	r0, #10
   23224:	ldr	r1, [r0, #12]
   23228:	sub	r1, r1, #1
   2322c:	str	r1, [r0, #12]
   23230:	pop	{r4, r5, fp, pc}
   23234:	ldr	r0, [r5]
   23238:	cmp	r0, #0
   2323c:	beq	23278 <fputs@plt+0x11ec4>
   23240:	ldr	r1, [r5, #52]	; 0x34
   23244:	mov	r0, r4
   23248:	blx	r1
   2324c:	movw	r1, #34712	; 0x8798
   23250:	movt	r1, #10
   23254:	ldr	r3, [r1, #16]
   23258:	ldr	r2, [r1]
   2325c:	ldr	ip, [r1, #36]	; 0x24
   23260:	sub	r3, r3, r0
   23264:	sub	r0, r2, r0
   23268:	str	r3, [r1, #16]
   2326c:	str	r0, [r1]
   23270:	sub	r0, ip, #1
   23274:	str	r0, [r1, #36]	; 0x24
   23278:	ldr	r1, [r5, #44]	; 0x2c
   2327c:	mov	r0, r4
   23280:	pop	{r4, r5, fp, lr}
   23284:	bx	r1
   23288:	push	{r4, r5, r6, r7, fp, lr}
   2328c:	add	fp, sp, #16
   23290:	cmp	r0, #0
   23294:	mov	r4, #0
   23298:	movne	r5, r1
   2329c:	cmpne	r1, #0
   232a0:	bne	232ac <fputs@plt+0x11ef8>
   232a4:	mov	r0, r4
   232a8:	pop	{r4, r5, r6, r7, fp, pc}
   232ac:	mov	r6, r0
   232b0:	mov	r0, r6
   232b4:	bl	111f8 <strlen@plt>
   232b8:	bic	r0, r0, #-1073741824	; 0xc0000000
   232bc:	add	r6, r6, r0
   232c0:	ldrb	r0, [r6, #1]!
   232c4:	cmp	r0, #0
   232c8:	beq	232a4 <fputs@plt+0x11ef0>
   232cc:	mov	r0, r6
   232d0:	mov	r1, r5
   232d4:	bl	11390 <strcmp@plt>
   232d8:	mov	r7, r0
   232dc:	mov	r0, r6
   232e0:	bl	111f8 <strlen@plt>
   232e4:	bic	r0, r0, #-1073741824	; 0xc0000000
   232e8:	cmp	r7, #0
   232ec:	add	r0, r6, r0
   232f0:	add	r6, r0, #1
   232f4:	bne	232b0 <fputs@plt+0x11efc>
   232f8:	mov	r4, r6
   232fc:	b	232a4 <fputs@plt+0x11ef0>
   23300:	push	{r4, sl, fp, lr}
   23304:	add	fp, sp, #8
   23308:	mov	r4, r2
   2330c:	bl	23288 <fputs@plt+0x11ed4>
   23310:	cmp	r4, #0
   23314:	mov	r1, r4
   23318:	movwne	r1, #1
   2331c:	cmp	r0, #0
   23320:	beq	23344 <fputs@plt+0x11f90>
   23324:	cmp	r4, #0
   23328:	mov	r1, #1
   2332c:	movwne	r4, #1
   23330:	mov	r2, r4
   23334:	bl	80f00 <fputs@plt+0x6fb4c>
   23338:	mov	r1, r0
   2333c:	cmp	r0, #0
   23340:	movwne	r1, #1
   23344:	mov	r0, r1
   23348:	pop	{r4, sl, fp, pc}
   2334c:	push	{r4, r5, fp, lr}
   23350:	add	fp, sp, #8
   23354:	sub	sp, sp, #8
   23358:	mov	r4, r3
   2335c:	mov	r5, r2
   23360:	bl	23288 <fputs@plt+0x11ed4>
   23364:	cmp	r0, #0
   23368:	beq	23384 <fputs@plt+0x11fd0>
   2336c:	mov	r1, sp
   23370:	bl	23394 <fputs@plt+0x11fe0>
   23374:	ldm	sp, {r1, r2}
   23378:	cmp	r0, #0
   2337c:	moveq	r4, r2
   23380:	moveq	r5, r1
   23384:	mov	r0, r5
   23388:	mov	r1, r4
   2338c:	sub	sp, fp, #8
   23390:	pop	{r4, r5, fp, pc}
   23394:	push	{r4, r5, r6, r7, fp, lr}
   23398:	add	fp, sp, #16
   2339c:	mov	r4, r0
   233a0:	ldrb	r0, [r0]
   233a4:	mov	r5, r1
   233a8:	cmp	r0, #48	; 0x30
   233ac:	bne	233d8 <fputs@plt+0x12024>
   233b0:	ldrb	r0, [r4, #1]
   233b4:	orr	r0, r0, #32
   233b8:	cmp	r0, #120	; 0x78
   233bc:	bne	233d8 <fputs@plt+0x12024>
   233c0:	ldrb	r1, [r4, #2]
   233c4:	movw	r0, #49548	; 0xc18c
   233c8:	movt	r0, #8
   233cc:	ldrb	r2, [r0, r1]
   233d0:	tst	r2, #8
   233d4:	bne	233f8 <fputs@plt+0x12044>
   233d8:	mov	r0, r4
   233dc:	bl	111f8 <strlen@plt>
   233e0:	bic	r2, r0, #-1073741824	; 0xc0000000
   233e4:	mov	r0, r4
   233e8:	mov	r1, r5
   233ec:	mov	r3, #1
   233f0:	pop	{r4, r5, r6, r7, fp, lr}
   233f4:	b	34b10 <fputs@plt+0x2375c>
   233f8:	cmp	r1, #48	; 0x30
   233fc:	bne	2341c <fputs@plt+0x12068>
   23400:	mov	r2, #3
   23404:	ldrb	r1, [r4, r2]
   23408:	add	r2, r2, #1
   2340c:	cmp	r1, #48	; 0x30
   23410:	beq	23404 <fputs@plt+0x12050>
   23414:	sub	ip, r2, #1
   23418:	b	23420 <fputs@plt+0x1206c>
   2341c:	mov	ip, #2
   23420:	ldrb	r2, [r0, r1]
   23424:	mov	lr, #0
   23428:	mov	r6, #0
   2342c:	mov	r7, #0
   23430:	tst	r2, #8
   23434:	mov	r2, ip
   23438:	beq	2347c <fputs@plt+0x120c8>
   2343c:	mov	r6, #0
   23440:	mov	r2, ip
   23444:	mov	r7, #0
   23448:	ubfx	r3, r1, #6, #1
   2344c:	lsl	r7, r7, #4
   23450:	orr	r3, r3, r3, lsl #3
   23454:	orr	r7, r7, r6, lsr #28
   23458:	add	r1, r3, r1
   2345c:	and	r1, r1, #15
   23460:	orr	r6, r1, r6, lsl #4
   23464:	add	r1, r4, r2
   23468:	add	r2, r2, #1
   2346c:	ldrb	r1, [r1, #1]
   23470:	ldrb	r3, [r0, r1]
   23474:	tst	r3, #8
   23478:	bne	23448 <fputs@plt+0x12094>
   2347c:	sub	r0, r2, ip
   23480:	strd	r6, [r5]
   23484:	cmp	r0, #16
   23488:	ldrb	r0, [r4, r2]
   2348c:	movwgt	lr, #1
   23490:	cmp	r0, #0
   23494:	movwne	r0, #1
   23498:	orr	r0, lr, r0
   2349c:	pop	{r4, r5, r6, r7, fp, pc}
   234a0:	push	{fp, lr}
   234a4:	mov	fp, sp
   234a8:	bl	22a28 <fputs@plt+0x11674>
   234ac:	cmp	r0, #0
   234b0:	moveq	r0, #0
   234b4:	popeq	{fp, pc}
   234b8:	ldr	r0, [r0, #4]
   234bc:	ldr	r0, [r0]
   234c0:	ldrb	r1, [r0, #16]
   234c4:	cmp	r1, #0
   234c8:	ldreq	r0, [r0, #176]	; 0xb0
   234cc:	movwne	r0, #39819	; 0x9b8b
   234d0:	movtne	r0, #8
   234d4:	pop	{fp, pc}
   234d8:	push	{fp, lr}
   234dc:	mov	fp, sp
   234e0:	bl	22a28 <fputs@plt+0x11674>
   234e4:	cmp	r0, #0
   234e8:	mvneq	r0, #0
   234ec:	ldrne	r0, [r0, #4]
   234f0:	ldrhne	r0, [r0, #22]
   234f4:	andne	r0, r0, #1
   234f8:	pop	{fp, pc}
   234fc:	push	{r4, sl, fp, lr}
   23500:	add	fp, sp, #8
   23504:	mov	r4, r0
   23508:	cmp	r0, #0
   2350c:	beq	23534 <fputs@plt+0x12180>
   23510:	ldr	r0, [r4, #288]	; 0x120
   23514:	cmp	r0, r1
   23518:	bhi	23534 <fputs@plt+0x12180>
   2351c:	ldr	r0, [r4, #292]	; 0x124
   23520:	cmp	r0, r1
   23524:	bls	23534 <fputs@plt+0x12180>
   23528:	mov	r0, #260	; 0x104
   2352c:	ldrh	r0, [r4, r0]
   23530:	b	23548 <fputs@plt+0x12194>
   23534:	movw	r0, #16696	; 0x4138
   23538:	movt	r0, #10
   2353c:	ldr	r2, [r0, #52]	; 0x34
   23540:	mov	r0, r1
   23544:	blx	r2
   23548:	ldr	r1, [r4, #456]	; 0x1c8
   2354c:	ldr	r2, [r1]
   23550:	add	r0, r2, r0
   23554:	str	r0, [r1]
   23558:	pop	{r4, sl, fp, pc}
   2355c:	push	{r4, r5, fp, lr}
   23560:	add	fp, sp, #8
   23564:	mov	r5, r0
   23568:	mov	r4, r2
   2356c:	asr	r0, r1, #31
   23570:	ldr	r2, [r5, #12]
   23574:	ldr	r3, [r5, #16]
   23578:	adds	r2, r2, r1
   2357c:	adc	r0, r0, #0
   23580:	subs	r2, r2, r3
   23584:	sbcs	r0, r0, #0
   23588:	bge	23598 <fputs@plt+0x121e4>
   2358c:	cmp	r1, #1
   23590:	poplt	{r4, r5, fp, pc}
   23594:	b	235ac <fputs@plt+0x121f8>
   23598:	mov	r0, r5
   2359c:	bl	23688 <fputs@plt+0x122d4>
   235a0:	mov	r1, r0
   235a4:	cmp	r0, #1
   235a8:	blt	235d0 <fputs@plt+0x1221c>
   235ac:	add	r0, r1, #1
   235b0:	ldr	r2, [r5, #12]
   235b4:	ldr	r1, [r5, #8]
   235b8:	sub	r0, r0, #1
   235bc:	cmp	r0, #1
   235c0:	add	r3, r2, #1
   235c4:	str	r3, [r5, #12]
   235c8:	strb	r4, [r1, r2]
   235cc:	bgt	235b0 <fputs@plt+0x121fc>
   235d0:	pop	{r4, r5, fp, pc}
   235d4:	push	{r4, r5, fp, lr}
   235d8:	add	fp, sp, #8
   235dc:	mov	r4, r1
   235e0:	mov	r5, r0
   235e4:	cmp	r1, #0
   235e8:	beq	235fc <fputs@plt+0x12248>
   235ec:	mov	r0, r4
   235f0:	bl	111f8 <strlen@plt>
   235f4:	bic	r2, r0, #-1073741824	; 0xc0000000
   235f8:	b	23600 <fputs@plt+0x1224c>
   235fc:	mov	r2, #0
   23600:	ldr	r0, [r5, #12]
   23604:	ldr	r3, [r5, #16]
   23608:	add	r1, r0, r2
   2360c:	cmp	r1, r3
   23610:	bcs	2362c <fputs@plt+0x12278>
   23614:	str	r1, [r5, #12]
   23618:	ldr	r1, [r5, #8]
   2361c:	add	r0, r1, r0
   23620:	mov	r1, r4
   23624:	pop	{r4, r5, fp, lr}
   23628:	b	1121c <memcpy@plt>
   2362c:	mov	r0, r5
   23630:	mov	r1, r4
   23634:	pop	{r4, r5, fp, lr}
   23638:	b	2363c <fputs@plt+0x12288>
   2363c:	push	{r4, r5, r6, sl, fp, lr}
   23640:	add	fp, sp, #16
   23644:	mov	r5, r1
   23648:	mov	r1, r2
   2364c:	mov	r4, r0
   23650:	bl	23688 <fputs@plt+0x122d4>
   23654:	cmp	r0, #1
   23658:	poplt	{r4, r5, r6, sl, fp, pc}
   2365c:	mov	r6, r0
   23660:	ldr	r0, [r4, #8]
   23664:	ldr	r1, [r4, #12]
   23668:	mov	r2, r6
   2366c:	add	r0, r0, r1
   23670:	mov	r1, r5
   23674:	bl	1121c <memcpy@plt>
   23678:	ldr	r0, [r4, #12]
   2367c:	add	r0, r0, r6
   23680:	str	r0, [r4, #12]
   23684:	pop	{r4, r5, r6, sl, fp, pc}
   23688:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2368c:	add	fp, sp, #24
   23690:	mov	r9, r1
   23694:	ldrb	r1, [r0, #24]
   23698:	mov	r4, r0
   2369c:	mov	r0, #0
   236a0:	cmp	r1, #0
   236a4:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   236a8:	ldr	r0, [r4, #20]
   236ac:	cmp	r0, #0
   236b0:	beq	23724 <fputs@plt+0x12370>
   236b4:	ldrb	r2, [r4, #25]
   236b8:	ldr	r7, [r4, #12]
   236bc:	mov	r8, #0
   236c0:	mov	r1, #0
   236c4:	tst	r2, #4
   236c8:	add	r2, r9, #1
   236cc:	ldrne	r8, [r4, #8]
   236d0:	asr	r3, r2, #31
   236d4:	adds	r2, r7, r2
   236d8:	adc	r3, r3, #0
   236dc:	adds	r7, r2, r7
   236e0:	adc	r6, r3, #0
   236e4:	subs	r5, r0, r7
   236e8:	rscs	r5, r6, #0
   236ec:	movwlt	r1, #1
   236f0:	cmp	r1, #0
   236f4:	movne	r7, r2
   236f8:	movne	r6, r3
   236fc:	subs	r0, r0, r7
   23700:	rscs	r0, r6, #0
   23704:	bge	23748 <fputs@plt+0x12394>
   23708:	mov	r0, r4
   2370c:	bl	23834 <fputs@plt+0x12480>
   23710:	mov	r0, #0
   23714:	mov	r1, #2
   23718:	str	r0, [r4, #16]
   2371c:	strb	r1, [r4, #24]
   23720:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23724:	mov	r0, #2
   23728:	mov	r2, #0
   2372c:	strb	r0, [r4, #24]
   23730:	ldr	r0, [r4, #12]
   23734:	ldr	r1, [r4, #16]
   23738:	str	r2, [r4, #16]
   2373c:	mvn	r0, r0
   23740:	add	r0, r1, r0
   23744:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23748:	str	r7, [r4, #16]
   2374c:	ldr	r0, [r4]
   23750:	cmp	r0, #0
   23754:	beq	237f8 <fputs@plt+0x12444>
   23758:	mov	r1, r8
   2375c:	mov	r2, r7
   23760:	mov	r3, #0
   23764:	bl	2387c <fputs@plt+0x124c8>
   23768:	mov	r6, r0
   2376c:	cmp	r0, #0
   23770:	beq	23804 <fputs@plt+0x12450>
   23774:	ldrb	r0, [r4, #25]
   23778:	tst	r0, #4
   2377c:	bne	23798 <fputs@plt+0x123e4>
   23780:	ldr	r2, [r4, #12]
   23784:	cmp	r2, #0
   23788:	beq	23798 <fputs@plt+0x123e4>
   2378c:	ldr	r1, [r4, #8]
   23790:	mov	r0, r6
   23794:	bl	1121c <memcpy@plt>
   23798:	str	r6, [r4, #8]
   2379c:	ldr	r0, [r4]
   237a0:	cmp	r0, #0
   237a4:	beq	237cc <fputs@plt+0x12418>
   237a8:	ldr	r1, [r0, #288]	; 0x120
   237ac:	cmp	r1, r6
   237b0:	bhi	237cc <fputs@plt+0x12418>
   237b4:	ldr	r1, [r0, #292]	; 0x124
   237b8:	cmp	r1, r6
   237bc:	bls	237cc <fputs@plt+0x12418>
   237c0:	mov	r1, #260	; 0x104
   237c4:	ldrh	r0, [r0, r1]
   237c8:	b	237e0 <fputs@plt+0x1242c>
   237cc:	movw	r0, #16696	; 0x4138
   237d0:	movt	r0, #10
   237d4:	ldr	r1, [r0, #52]	; 0x34
   237d8:	mov	r0, r6
   237dc:	blx	r1
   237e0:	str	r0, [r4, #16]
   237e4:	ldrb	r0, [r4, #25]
   237e8:	orr	r0, r0, #4
   237ec:	strb	r0, [r4, #25]
   237f0:	mov	r0, r9
   237f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   237f8:	bl	13da4 <fputs@plt+0x29f0>
   237fc:	cmp	r0, #0
   23800:	beq	23820 <fputs@plt+0x1246c>
   23804:	mov	r0, r4
   23808:	bl	23834 <fputs@plt+0x12480>
   2380c:	mov	r0, #0
   23810:	mov	r1, #1
   23814:	str	r0, [r4, #16]
   23818:	strb	r1, [r4, #24]
   2381c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23820:	mov	r0, r8
   23824:	mov	r2, r7
   23828:	mov	r3, #0
   2382c:	bl	144a8 <fputs@plt+0x30f4>
   23830:	b	23768 <fputs@plt+0x123b4>
   23834:	push	{r4, r5, fp, lr}
   23838:	add	fp, sp, #8
   2383c:	mov	r4, r0
   23840:	ldrb	r0, [r0, #25]
   23844:	tst	r0, #4
   23848:	bne	23854 <fputs@plt+0x124a0>
   2384c:	add	r5, r4, #8
   23850:	b	23870 <fputs@plt+0x124bc>
   23854:	mov	r5, r4
   23858:	ldr	r0, [r4]
   2385c:	ldr	r1, [r5, #8]!
   23860:	bl	13ce4 <fputs@plt+0x2930>
   23864:	ldrb	r0, [r4, #25]
   23868:	and	r0, r0, #251	; 0xfb
   2386c:	strb	r0, [r4, #25]
   23870:	mov	r0, #0
   23874:	str	r0, [r5]
   23878:	pop	{r4, r5, fp, pc}
   2387c:	cmp	r1, #0
   23880:	beq	238b8 <fputs@plt+0x12504>
   23884:	ldr	ip, [r0, #288]	; 0x120
   23888:	cmp	ip, r1
   2388c:	bhi	238b4 <fputs@plt+0x12500>
   23890:	ldr	ip, [r0, #292]	; 0x124
   23894:	cmp	ip, r1
   23898:	bls	238b4 <fputs@plt+0x12500>
   2389c:	mov	ip, #260	; 0x104
   238a0:	ldrh	ip, [r0, ip]
   238a4:	subs	ip, ip, r2
   238a8:	rscs	ip, r3, #0
   238ac:	movcs	r0, r1
   238b0:	bxcs	lr
   238b4:	b	23958 <fputs@plt+0x125a4>
   238b8:	b	238bc <fputs@plt+0x12508>
   238bc:	push	{r4, sl, fp, lr}
   238c0:	add	fp, sp, #8
   238c4:	ldr	r1, [r0, #256]	; 0x100
   238c8:	cmp	r1, #0
   238cc:	beq	238e4 <fputs@plt+0x12530>
   238d0:	ldrb	r4, [r0, #69]	; 0x45
   238d4:	mov	r1, #0
   238d8:	cmp	r4, #0
   238dc:	bne	2393c <fputs@plt+0x12588>
   238e0:	b	23950 <fputs@plt+0x1259c>
   238e4:	mov	r1, #260	; 0x104
   238e8:	ldrh	r1, [r0, r1]
   238ec:	subs	r1, r1, r2
   238f0:	rscs	r1, r3, #0
   238f4:	bcs	23908 <fputs@plt+0x12554>
   238f8:	ldr	r1, [r0, #276]	; 0x114
   238fc:	add	r1, r1, #1
   23900:	str	r1, [r0, #276]	; 0x114
   23904:	b	23950 <fputs@plt+0x1259c>
   23908:	ldr	r1, [r0, #284]	; 0x11c
   2390c:	cmp	r1, #0
   23910:	beq	23944 <fputs@plt+0x12590>
   23914:	ldr	r2, [r1]
   23918:	add	lr, r0, #264	; 0x108
   2391c:	str	r2, [r0, #284]	; 0x11c
   23920:	ldm	lr, {r3, ip, lr}
   23924:	add	r4, r3, #1
   23928:	add	r2, lr, #1
   2392c:	cmp	r3, ip
   23930:	str	r4, [r0, #264]	; 0x108
   23934:	str	r2, [r0, #272]	; 0x110
   23938:	strge	r4, [r0, #268]	; 0x10c
   2393c:	mov	r0, r1
   23940:	pop	{r4, sl, fp, pc}
   23944:	ldr	r1, [r0, #280]	; 0x118
   23948:	add	r1, r1, #1
   2394c:	str	r1, [r0, #280]	; 0x118
   23950:	pop	{r4, sl, fp, lr}
   23954:	b	23a40 <fputs@plt+0x1268c>
   23958:	push	{r4, r5, r6, r7, fp, lr}
   2395c:	add	fp, sp, #16
   23960:	mov	r4, r0
   23964:	ldrb	r0, [r0, #69]	; 0x45
   23968:	cmp	r0, #0
   2396c:	bne	23a38 <fputs@plt+0x12684>
   23970:	ldr	r0, [r4, #288]	; 0x120
   23974:	mov	r6, r3
   23978:	mov	r7, r2
   2397c:	mov	r5, r1
   23980:	cmp	r0, r1
   23984:	bhi	239dc <fputs@plt+0x12628>
   23988:	ldr	r0, [r4, #292]	; 0x124
   2398c:	cmp	r0, r5
   23990:	bls	239dc <fputs@plt+0x12628>
   23994:	mov	r0, r4
   23998:	mov	r2, r7
   2399c:	mov	r3, r6
   239a0:	bl	238bc <fputs@plt+0x12508>
   239a4:	mov	r6, r0
   239a8:	cmp	r0, #0
   239ac:	mov	r0, #0
   239b0:	beq	23a3c <fputs@plt+0x12688>
   239b4:	mov	r0, #260	; 0x104
   239b8:	mov	r1, r5
   239bc:	ldrh	r2, [r4, r0]
   239c0:	mov	r0, r6
   239c4:	bl	1121c <memcpy@plt>
   239c8:	mov	r0, r4
   239cc:	mov	r1, r5
   239d0:	bl	13ce4 <fputs@plt+0x2930>
   239d4:	mov	r0, r6
   239d8:	pop	{r4, r5, r6, r7, fp, pc}
   239dc:	bl	13da4 <fputs@plt+0x29f0>
   239e0:	cmp	r0, #0
   239e4:	bne	23a00 <fputs@plt+0x1264c>
   239e8:	mov	r0, r5
   239ec:	mov	r2, r7
   239f0:	mov	r3, r6
   239f4:	bl	144a8 <fputs@plt+0x30f4>
   239f8:	cmp	r0, #0
   239fc:	popne	{r4, r5, r6, r7, fp, pc}
   23a00:	ldrb	r0, [r4, #69]	; 0x45
   23a04:	cmp	r0, #0
   23a08:	bne	23a38 <fputs@plt+0x12684>
   23a0c:	ldrb	r0, [r4, #70]	; 0x46
   23a10:	cmp	r0, #0
   23a14:	bne	23a38 <fputs@plt+0x12684>
   23a18:	mov	r0, #1
   23a1c:	strb	r0, [r4, #69]	; 0x45
   23a20:	ldr	r1, [r4, #164]	; 0xa4
   23a24:	cmp	r1, #1
   23a28:	strge	r0, [r4, #248]	; 0xf8
   23a2c:	ldr	r0, [r4, #256]	; 0x100
   23a30:	add	r0, r0, #1
   23a34:	str	r0, [r4, #256]	; 0x100
   23a38:	mov	r0, #0
   23a3c:	pop	{r4, r5, r6, r7, fp, pc}
   23a40:	push	{r4, sl, fp, lr}
   23a44:	add	fp, sp, #8
   23a48:	mov	r4, r0
   23a4c:	mov	r1, r3
   23a50:	mov	r0, r2
   23a54:	bl	142d0 <fputs@plt+0x2f1c>
   23a58:	cmp	r0, #0
   23a5c:	bne	23a78 <fputs@plt+0x126c4>
   23a60:	ldrb	r1, [r4, #69]	; 0x45
   23a64:	cmp	r1, #0
   23a68:	popne	{r4, sl, fp, pc}
   23a6c:	ldrb	r1, [r4, #70]	; 0x46
   23a70:	cmp	r1, #0
   23a74:	beq	23a7c <fputs@plt+0x126c8>
   23a78:	pop	{r4, sl, fp, pc}
   23a7c:	mov	r1, #1
   23a80:	strb	r1, [r4, #69]	; 0x45
   23a84:	ldr	r2, [r4, #164]	; 0xa4
   23a88:	cmp	r2, #1
   23a8c:	strge	r1, [r4, #248]	; 0xf8
   23a90:	ldr	r1, [r4, #256]	; 0x100
   23a94:	add	r1, r1, #1
   23a98:	str	r1, [r4, #256]	; 0x100
   23a9c:	pop	{r4, sl, fp, pc}
   23aa0:	movw	r0, #50156	; 0xc3ec
   23aa4:	movt	r0, #8
   23aa8:	bx	lr
   23aac:	push	{r4, r5, fp, lr}
   23ab0:	add	fp, sp, #8
   23ab4:	mov	r4, r0
   23ab8:	bl	25398 <fputs@plt+0x13fe4>
   23abc:	mov	r0, r4
   23ac0:	mov	r1, #0
   23ac4:	bl	242f4 <fputs@plt+0x12f40>
   23ac8:	ldr	r5, [r4, #8]
   23acc:	cmp	r5, #0
   23ad0:	beq	23b4c <fputs@plt+0x12798>
   23ad4:	ldr	r0, [r5, #32]
   23ad8:	cmp	r0, #0
   23adc:	beq	23b00 <fputs@plt+0x1274c>
   23ae0:	ldr	r0, [r5, #36]	; 0x24
   23ae4:	ldr	r1, [r4, #28]
   23ae8:	str	r0, [r1, #8]
   23aec:	mov	r0, #0
   23af0:	str	r1, [r5, #36]	; 0x24
   23af4:	str	r0, [r4, #28]
   23af8:	mvn	r0, #0
   23afc:	str	r0, [r4, #12]
   23b00:	ldr	r0, [r5, #24]
   23b04:	subs	r0, r0, #1
   23b08:	str	r0, [r5, #24]
   23b0c:	bne	23b4c <fputs@plt+0x12798>
   23b10:	mov	r0, r4
   23b14:	bl	25788 <fputs@plt+0x143d4>
   23b18:	ldrd	r0, [r5, #40]	; 0x28
   23b1c:	cmp	r1, #0
   23b20:	beq	23b30 <fputs@plt+0x1277c>
   23b24:	str	r0, [r1, #40]	; 0x28
   23b28:	ldr	r0, [r5, #40]	; 0x28
   23b2c:	b	23b3c <fputs@plt+0x12788>
   23b30:	movw	r2, #35196	; 0x897c
   23b34:	movt	r2, #10
   23b38:	str	r0, [r2]
   23b3c:	cmp	r0, #0
   23b40:	strne	r1, [r0, #44]	; 0x2c
   23b44:	mov	r0, r5
   23b48:	bl	14400 <fputs@plt+0x304c>
   23b4c:	mov	r0, r4
   23b50:	bl	25478 <fputs@plt+0x140c4>
   23b54:	mov	r0, #0
   23b58:	pop	{r4, r5, fp, pc}
   23b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b60:	add	fp, sp, #28
   23b64:	sub	sp, sp, #12
   23b68:	mov	r4, r1
   23b6c:	mov	sl, r0
   23b70:	ldrd	r0, [r0, #48]	; 0x30
   23b74:	ldr	r7, [fp, #8]
   23b78:	ldr	r5, [fp, #12]
   23b7c:	mov	r6, r2
   23b80:	subs	r2, r7, r0
   23b84:	sbcs	r2, r5, r1
   23b88:	bge	23bdc <fputs@plt+0x12828>
   23b8c:	asr	r2, r6, #31
   23b90:	adds	r3, r6, r7
   23b94:	adc	r2, r2, r5
   23b98:	subs	r3, r0, r3
   23b9c:	sbcs	r1, r1, r2
   23ba0:	bge	23c9c <fputs@plt+0x128e8>
   23ba4:	sub	r8, r0, r7
   23ba8:	ldr	r0, [sl, #72]	; 0x48
   23bac:	mov	r2, r8
   23bb0:	add	r1, r0, r7
   23bb4:	mov	r0, r4
   23bb8:	bl	1121c <memcpy@plt>
   23bbc:	asr	r0, r8, #31
   23bc0:	adds	r7, r8, r7
   23bc4:	sub	r6, r6, r8
   23bc8:	add	r4, r4, r8
   23bcc:	adc	r5, r0, r5
   23bd0:	str	r6, [sp, #8]
   23bd4:	str	r4, [sp, #4]
   23bd8:	b	23be0 <fputs@plt+0x1282c>
   23bdc:	stmib	sp, {r4, r6}
   23be0:	ldr	r0, [sl, #12]
   23be4:	mov	r1, #0
   23be8:	mov	r2, r7
   23bec:	mov	r3, r5
   23bf0:	str	r1, [sp]
   23bf4:	bl	112ac <lseek64@plt>
   23bf8:	cmp	r1, #0
   23bfc:	blt	23c88 <fputs@plt+0x128d4>
   23c00:	ldmib	sp, {r6, r9}
   23c04:	mov	r8, #0
   23c08:	movw	r1, #17324	; 0x43ac
   23c0c:	ldr	r0, [sl, #12]
   23c10:	mov	r2, r9
   23c14:	movt	r1, #10
   23c18:	ldr	r3, [r1, #100]	; 0x64
   23c1c:	mov	r1, r6
   23c20:	blx	r3
   23c24:	cmp	r9, r0
   23c28:	beq	23cb8 <fputs@plt+0x12904>
   23c2c:	mov	r4, r0
   23c30:	cmn	r0, #1
   23c34:	ble	23c58 <fputs@plt+0x128a4>
   23c38:	cmp	r4, #0
   23c3c:	beq	23cc0 <fputs@plt+0x1290c>
   23c40:	adds	r7, r7, r4
   23c44:	add	r6, r6, r4
   23c48:	add	r8, r4, r8
   23c4c:	sub	r9, r9, r4
   23c50:	adc	r5, r5, r4, asr #31
   23c54:	b	23c68 <fputs@plt+0x128b4>
   23c58:	bl	113a8 <__errno_location@plt>
   23c5c:	ldr	r0, [r0]
   23c60:	cmp	r0, #4
   23c64:	bne	23cc8 <fputs@plt+0x12914>
   23c68:	ldr	r0, [sl, #12]
   23c6c:	mov	r1, #0
   23c70:	mov	r2, r7
   23c74:	mov	r3, r5
   23c78:	str	r1, [sp]
   23c7c:	bl	112ac <lseek64@plt>
   23c80:	cmp	r1, #0
   23c84:	bge	23c08 <fputs@plt+0x12854>
   23c88:	bl	113a8 <__errno_location@plt>
   23c8c:	ldr	r0, [r0]
   23c90:	mvn	r1, #0
   23c94:	str	r0, [sl, #20]
   23c98:	b	23cd4 <fputs@plt+0x12920>
   23c9c:	ldr	r0, [sl, #72]	; 0x48
   23ca0:	mov	r2, r6
   23ca4:	add	r1, r0, r7
   23ca8:	mov	r0, r4
   23cac:	bl	1121c <memcpy@plt>
   23cb0:	mov	r0, #0
   23cb4:	b	23d14 <fputs@plt+0x12960>
   23cb8:	mov	r4, r9
   23cbc:	b	23cd0 <fputs@plt+0x1291c>
   23cc0:	mov	r4, #0
   23cc4:	b	23cd0 <fputs@plt+0x1291c>
   23cc8:	mov	r8, #0
   23ccc:	str	r0, [sl, #20]
   23cd0:	add	r1, r8, r4
   23cd4:	ldr	r2, [sp, #8]
   23cd8:	mov	r0, #0
   23cdc:	cmp	r2, r1
   23ce0:	beq	23d14 <fputs@plt+0x12960>
   23ce4:	cmp	r1, #0
   23ce8:	blt	23d10 <fputs@plt+0x1295c>
   23cec:	mov	r0, #0
   23cf0:	sub	r2, r2, r1
   23cf4:	str	r0, [sl, #20]
   23cf8:	ldr	r0, [sp, #4]
   23cfc:	add	r0, r0, r1
   23d00:	mov	r1, #0
   23d04:	bl	11174 <memset@plt>
   23d08:	movw	r0, #522	; 0x20a
   23d0c:	b	23d14 <fputs@plt+0x12960>
   23d10:	movw	r0, #266	; 0x10a
   23d14:	sub	sp, fp, #28
   23d18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23d20:	add	fp, sp, #28
   23d24:	sub	sp, sp, #12
   23d28:	ldr	r7, [fp, #12]
   23d2c:	ldr	r4, [fp, #8]
   23d30:	mov	r9, r0
   23d34:	ldr	r0, [r0, #12]
   23d38:	mov	r5, r2
   23d3c:	mov	r6, r1
   23d40:	add	sl, r9, #20
   23d44:	stm	sp, {r1, r2, sl}
   23d48:	mov	r2, r4
   23d4c:	mov	r3, r7
   23d50:	bl	25800 <fputs@plt+0x1444c>
   23d54:	cmp	r0, r5
   23d58:	mov	r1, #0
   23d5c:	mov	r8, #0
   23d60:	movwlt	r1, #1
   23d64:	bge	23db0 <fputs@plt+0x129fc>
   23d68:	cmp	r0, #1
   23d6c:	blt	23db0 <fputs@plt+0x129fc>
   23d70:	ldr	r1, [r9, #12]
   23d74:	adds	r4, r4, r0
   23d78:	add	r6, r6, r0
   23d7c:	sub	r5, r5, r0
   23d80:	adc	r7, r7, r0, asr #31
   23d84:	mov	r2, r4
   23d88:	str	r6, [sp]
   23d8c:	stmib	sp, {r5, sl}
   23d90:	mov	r3, r7
   23d94:	mov	r0, r1
   23d98:	bl	25800 <fputs@plt+0x1444c>
   23d9c:	cmp	r5, r0
   23da0:	mov	r1, #0
   23da4:	movwgt	r1, #1
   23da8:	cmpgt	r0, #0
   23dac:	bgt	23d70 <fputs@plt+0x129bc>
   23db0:	cmp	r1, #0
   23db4:	beq	23ddc <fputs@plt+0x12a28>
   23db8:	cmn	r0, #1
   23dbc:	bgt	23dd0 <fputs@plt+0x12a1c>
   23dc0:	ldr	r0, [sl]
   23dc4:	movw	r8, #778	; 0x30a
   23dc8:	cmp	r0, #28
   23dcc:	bne	23ddc <fputs@plt+0x12a28>
   23dd0:	mov	r0, #0
   23dd4:	mov	r8, #13
   23dd8:	str	r0, [sl]
   23ddc:	mov	r0, r8
   23de0:	sub	sp, fp, #28
   23de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23de8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23dec:	add	fp, sp, #24
   23df0:	mov	r8, r2
   23df4:	ldr	r2, [r0, #40]	; 0x28
   23df8:	mov	r7, r3
   23dfc:	mov	r4, r0
   23e00:	cmp	r2, #1
   23e04:	blt	23e30 <fputs@plt+0x12a7c>
   23e08:	adds	r0, r8, r2
   23e0c:	asr	r3, r2, #31
   23e10:	adc	r1, r7, r2, asr #31
   23e14:	subs	r5, r0, #1
   23e18:	sbc	r6, r1, #0
   23e1c:	mov	r0, r5
   23e20:	mov	r1, r6
   23e24:	bl	8905c <fputs@plt+0x77ca8>
   23e28:	subs	r8, r5, r2
   23e2c:	sbc	r7, r6, r3
   23e30:	ldr	r5, [r4, #12]
   23e34:	movw	r6, #17324	; 0x43ac
   23e38:	movt	r6, #10
   23e3c:	ldr	r1, [r6, #76]	; 0x4c
   23e40:	mov	r0, r5
   23e44:	mov	r2, r8
   23e48:	mov	r3, r7
   23e4c:	blx	r1
   23e50:	cmn	r0, #1
   23e54:	bgt	23e6c <fputs@plt+0x12ab8>
   23e58:	bl	113a8 <__errno_location@plt>
   23e5c:	ldr	r1, [r0]
   23e60:	cmp	r1, #4
   23e64:	beq	23e3c <fputs@plt+0x12a88>
   23e68:	b	23e78 <fputs@plt+0x12ac4>
   23e6c:	cmp	r0, #0
   23e70:	beq	23ea0 <fputs@plt+0x12aec>
   23e74:	bl	113a8 <__errno_location@plt>
   23e78:	ldr	r0, [r0]
   23e7c:	movw	r1, #64042	; 0xfa2a
   23e80:	movw	r3, #31121	; 0x7991
   23e84:	movw	r5, #1546	; 0x60a
   23e88:	movt	r1, #8
   23e8c:	str	r0, [r4, #20]
   23e90:	movw	r0, #1546	; 0x60a
   23e94:	ldr	r2, [r4, #32]
   23e98:	bl	2571c <fputs@plt+0x14368>
   23e9c:	b	23ebc <fputs@plt+0x12b08>
   23ea0:	ldr	r0, [r4, #48]!	; 0x30
   23ea4:	mov	r5, #0
   23ea8:	ldr	r1, [r4, #4]
   23eac:	subs	r0, r8, r0
   23eb0:	sbcs	r0, r7, r1
   23eb4:	strlt	r8, [r4]
   23eb8:	strlt	r7, [r4, #4]
   23ebc:	mov	r0, r5
   23ec0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23ec4:	push	{r4, r5, r6, sl, fp, lr}
   23ec8:	add	fp, sp, #16
   23ecc:	sub	sp, sp, #8
   23ed0:	mov	r4, r0
   23ed4:	ldr	r0, [r0, #12]
   23ed8:	bl	11180 <fsync@plt>
   23edc:	cmp	r0, #0
   23ee0:	beq	23f10 <fputs@plt+0x12b5c>
   23ee4:	bl	113a8 <__errno_location@plt>
   23ee8:	ldr	r0, [r0]
   23eec:	movw	r1, #64325	; 0xfb45
   23ef0:	movw	r3, #31076	; 0x7964
   23ef4:	movw	r5, #1034	; 0x40a
   23ef8:	movt	r1, #8
   23efc:	str	r0, [r4, #20]
   23f00:	movw	r0, #1034	; 0x40a
   23f04:	ldr	r2, [r4, #32]
   23f08:	bl	2571c <fputs@plt+0x14368>
   23f0c:	b	23f84 <fputs@plt+0x12bd0>
   23f10:	ldrb	r0, [r4, #18]
   23f14:	mov	r5, #0
   23f18:	tst	r0, #8
   23f1c:	beq	23f84 <fputs@plt+0x12bd0>
   23f20:	movw	r6, #17324	; 0x43ac
   23f24:	ldr	r0, [r4, #32]
   23f28:	add	r1, sp, #4
   23f2c:	movt	r6, #10
   23f30:	ldr	r2, [r6, #208]	; 0xd0
   23f34:	blx	r2
   23f38:	cmp	r0, #0
   23f3c:	bne	23f74 <fputs@plt+0x12bc0>
   23f40:	ldr	r0, [sp, #4]
   23f44:	bl	11180 <fsync@plt>
   23f48:	ldr	r1, [r6, #16]
   23f4c:	ldr	r0, [sp, #4]
   23f50:	blx	r1
   23f54:	cmp	r0, #0
   23f58:	beq	23f74 <fputs@plt+0x12bc0>
   23f5c:	ldr	r2, [r4, #32]
   23f60:	movw	r1, #64016	; 0xfa10
   23f64:	movw	r0, #4106	; 0x100a
   23f68:	movw	r3, #31090	; 0x7972
   23f6c:	movt	r1, #8
   23f70:	bl	2571c <fputs@plt+0x14368>
   23f74:	ldrh	r0, [r4, #18]
   23f78:	movw	r1, #65527	; 0xfff7
   23f7c:	and	r0, r0, r1
   23f80:	strh	r0, [r4, #18]
   23f84:	mov	r0, r5
   23f88:	sub	sp, fp, #16
   23f8c:	pop	{r4, r5, r6, sl, fp, pc}
   23f90:	push	{r4, r5, fp, lr}
   23f94:	add	fp, sp, #8
   23f98:	sub	sp, sp, #104	; 0x68
   23f9c:	mov	r4, r1
   23fa0:	movw	r1, #17324	; 0x43ac
   23fa4:	mov	r5, r0
   23fa8:	ldr	r0, [r0, #12]
   23fac:	movt	r1, #10
   23fb0:	ldr	r2, [r1, #64]	; 0x40
   23fb4:	mov	r1, sp
   23fb8:	blx	r2
   23fbc:	cmp	r0, #0
   23fc0:	beq	23fd8 <fputs@plt+0x12c24>
   23fc4:	bl	113a8 <__errno_location@plt>
   23fc8:	ldr	r0, [r0]
   23fcc:	str	r0, [r5, #20]
   23fd0:	movw	r0, #1802	; 0x70a
   23fd4:	b	23ffc <fputs@plt+0x12c48>
   23fd8:	ldr	r0, [sp, #48]	; 0x30
   23fdc:	ldr	r1, [sp, #52]	; 0x34
   23fe0:	eor	r2, r0, #1
   23fe4:	orrs	r2, r2, r1
   23fe8:	moveq	r1, r2
   23fec:	movne	r2, r0
   23ff0:	mov	r0, #0
   23ff4:	str	r2, [r4]
   23ff8:	str	r1, [r4, #4]
   23ffc:	sub	sp, fp, #8
   24000:	pop	{r4, r5, fp, pc}
   24004:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24008:	add	fp, sp, #28
   2400c:	sub	sp, sp, #44	; 0x2c
   24010:	mov	r4, r0
   24014:	ldrb	r0, [r0, #16]
   24018:	mov	r6, #0
   2401c:	cmp	r0, r1
   24020:	bge	242e8 <fputs@plt+0x12f34>
   24024:	ldr	r7, [r4, #8]
   24028:	mov	r5, r1
   2402c:	ldrb	r1, [r7, #20]
   24030:	cmp	r0, r1
   24034:	beq	2404c <fputs@plt+0x12c98>
   24038:	mov	r6, #5
   2403c:	cmp	r5, #1
   24040:	bgt	242e8 <fputs@plt+0x12f34>
   24044:	cmp	r1, #2
   24048:	bhi	242e8 <fputs@plt+0x12f34>
   2404c:	cmp	r5, #1
   24050:	bne	2408c <fputs@plt+0x12cd8>
   24054:	sub	r0, r1, #1
   24058:	uxtb	r0, r0
   2405c:	cmp	r0, #2
   24060:	bcs	240bc <fputs@plt+0x12d08>
   24064:	mov	r0, #1
   24068:	mov	r6, #0
   2406c:	strb	r0, [r4, #16]
   24070:	ldr	r0, [r7, #16]
   24074:	ldr	r1, [r7, #32]
   24078:	add	r0, r0, #1
   2407c:	str	r0, [r7, #16]
   24080:	add	r0, r1, #1
   24084:	str	r0, [r7, #32]
   24088:	b	242e8 <fputs@plt+0x12f34>
   2408c:	mov	r1, #0
   24090:	mov	r2, #1
   24094:	cmp	r5, #4
   24098:	str	r1, [sp, #28]
   2409c:	str	r2, [sp, #24]
   240a0:	strh	r1, [sp, #10]
   240a4:	add	r1, sp, #8
   240a8:	add	r9, r1, #16
   240ac:	bne	241e4 <fputs@plt+0x12e30>
   240b0:	cmp	r0, #2
   240b4:	bls	240d8 <fputs@plt+0x12d24>
   240b8:	b	241ec <fputs@plt+0x12e38>
   240bc:	mov	r0, #0
   240c0:	mov	r1, #1
   240c4:	str	r0, [sp, #28]
   240c8:	str	r1, [sp, #24]
   240cc:	strh	r0, [sp, #10]
   240d0:	add	r0, sp, #8
   240d4:	add	r9, r0, #16
   240d8:	subs	r0, r5, #1
   240dc:	movw	sl, #17320	; 0x43a8
   240e0:	add	r6, sp, #8
   240e4:	movwne	r0, #1
   240e8:	movt	sl, #10
   240ec:	mov	r1, r6
   240f0:	strh	r0, [sp, #8]
   240f4:	ldr	r0, [sl]
   240f8:	str	r0, [sp, #16]
   240fc:	asr	r0, r0, #31
   24100:	str	r0, [sp, #20]
   24104:	mov	r0, r4
   24108:	bl	2589c <fputs@plt+0x144e8>
   2410c:	cmp	r0, #0
   24110:	beq	24138 <fputs@plt+0x12d84>
   24114:	bl	113a8 <__errno_location@plt>
   24118:	ldr	r5, [r0]
   2411c:	mov	r0, r5
   24120:	bl	2595c <fputs@plt+0x145a8>
   24124:	cmp	r0, #5
   24128:	mov	r6, #5
   2412c:	strne	r5, [r4, #20]
   24130:	movne	r6, r0
   24134:	b	242e8 <fputs@plt+0x12f34>
   24138:	cmp	r5, #1
   2413c:	bne	241e4 <fputs@plt+0x12e30>
   24140:	ldr	r0, [sl]
   24144:	add	r8, r6, #8
   24148:	add	r0, r0, #2
   2414c:	asr	r1, r0, #31
   24150:	strd	r0, [r8]
   24154:	mov	r1, #0
   24158:	movw	r0, #510	; 0x1fe
   2415c:	strd	r0, [r9]
   24160:	add	r1, sp, #8
   24164:	mov	r0, r4
   24168:	bl	2589c <fputs@plt+0x144e8>
   2416c:	cmp	r0, #0
   24170:	mov	r6, #0
   24174:	mov	r0, #0
   24178:	str	r0, [sp, #4]
   2417c:	beq	24194 <fputs@plt+0x12de0>
   24180:	bl	113a8 <__errno_location@plt>
   24184:	ldr	r0, [r0]
   24188:	str	r0, [sp, #4]
   2418c:	bl	2595c <fputs@plt+0x145a8>
   24190:	mov	r6, r0
   24194:	ldr	r0, [sl]
   24198:	asr	r1, r0, #31
   2419c:	strd	r0, [r8]
   241a0:	mov	r0, #1
   241a4:	mov	r1, #0
   241a8:	strd	r0, [r9]
   241ac:	mov	r0, #2
   241b0:	add	r1, sp, #8
   241b4:	strh	r0, [sp, #8]
   241b8:	mov	r0, r4
   241bc:	bl	2589c <fputs@plt+0x144e8>
   241c0:	cmp	r6, #0
   241c4:	bne	242ac <fputs@plt+0x12ef8>
   241c8:	cmp	r0, #0
   241cc:	beq	242ac <fputs@plt+0x12ef8>
   241d0:	bl	113a8 <__errno_location@plt>
   241d4:	ldr	r0, [r0]
   241d8:	movw	r6, #2058	; 0x80a
   241dc:	str	r0, [r4, #20]
   241e0:	b	242e8 <fputs@plt+0x12f34>
   241e4:	cmp	r5, #4
   241e8:	bne	24214 <fputs@plt+0x12e60>
   241ec:	ldr	r0, [r7, #16]
   241f0:	mov	r6, #5
   241f4:	cmp	r0, #1
   241f8:	bgt	2429c <fputs@plt+0x12ee8>
   241fc:	mov	r0, #1
   24200:	strh	r0, [sp, #8]
   24204:	movw	r0, #17320	; 0x43a8
   24208:	movt	r0, #10
   2420c:	ldr	r1, [r0]
   24210:	b	2423c <fputs@plt+0x12e88>
   24214:	movw	r1, #17320	; 0x43a8
   24218:	mov	r0, #1
   2421c:	cmp	r5, #2
   24220:	movt	r1, #10
   24224:	strh	r0, [sp, #8]
   24228:	ldr	r1, [r1]
   2422c:	bne	2423c <fputs@plt+0x12e88>
   24230:	add	r1, r1, #1
   24234:	mov	r3, #0
   24238:	b	24248 <fputs@plt+0x12e94>
   2423c:	add	r1, r1, #2
   24240:	mov	r3, #0
   24244:	movw	r0, #510	; 0x1fe
   24248:	str	r1, [sp, #16]
   2424c:	asr	r1, r1, #31
   24250:	str	r1, [sp, #20]
   24254:	stm	r9, {r0, r3}
   24258:	add	r1, sp, #8
   2425c:	mov	r0, r4
   24260:	bl	2589c <fputs@plt+0x144e8>
   24264:	cmp	r0, #0
   24268:	beq	242dc <fputs@plt+0x12f28>
   2426c:	bl	113a8 <__errno_location@plt>
   24270:	ldr	r8, [r0]
   24274:	mov	r0, r8
   24278:	bl	2595c <fputs@plt+0x145a8>
   2427c:	mov	r6, r0
   24280:	cmp	r0, #5
   24284:	beq	24294 <fputs@plt+0x12ee0>
   24288:	cmp	r6, #0
   2428c:	str	r8, [r4, #20]
   24290:	beq	242dc <fputs@plt+0x12f28>
   24294:	cmp	r5, #4
   24298:	bne	242e8 <fputs@plt+0x12f34>
   2429c:	mov	r0, #3
   242a0:	strb	r0, [r4, #16]
   242a4:	strb	r0, [r7, #20]
   242a8:	b	242e8 <fputs@plt+0x12f34>
   242ac:	cmp	r6, #0
   242b0:	beq	242c4 <fputs@plt+0x12f10>
   242b4:	ldr	r0, [sp, #4]
   242b8:	cmp	r6, #5
   242bc:	strne	r0, [r4, #20]
   242c0:	b	242e8 <fputs@plt+0x12f34>
   242c4:	mov	r0, #1
   242c8:	strb	r0, [r4, #16]
   242cc:	str	r0, [r7, #16]
   242d0:	ldr	r0, [r7, #32]
   242d4:	add	r0, r0, #1
   242d8:	str	r0, [r7, #32]
   242dc:	strb	r5, [r4, #16]
   242e0:	strb	r5, [r7, #20]
   242e4:	mov	r6, #0
   242e8:	mov	r0, r6
   242ec:	sub	sp, fp, #28
   242f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   242f4:	push	{r4, r5, r6, r7, fp, lr}
   242f8:	add	fp, sp, #16
   242fc:	sub	sp, sp, #32
   24300:	mov	r4, r0
   24304:	ldrb	r0, [r0, #16]
   24308:	mov	r6, #0
   2430c:	cmp	r0, r1
   24310:	ble	2448c <fputs@plt+0x130d8>
   24314:	ldr	r7, [r4, #8]
   24318:	mov	r5, r1
   2431c:	cmp	r0, #2
   24320:	bcc	243f4 <fputs@plt+0x13040>
   24324:	cmp	r5, #1
   24328:	bne	24384 <fputs@plt+0x12fd0>
   2432c:	mov	r0, #0
   24330:	movw	r1, #510	; 0x1fe
   24334:	mov	r6, sp
   24338:	str	r1, [sp, #16]
   2433c:	str	r0, [sp, #20]
   24340:	str	r0, [sp]
   24344:	movw	r0, #17320	; 0x43a8
   24348:	mov	r1, r6
   2434c:	movt	r0, #10
   24350:	ldr	r0, [r0]
   24354:	add	r0, r0, #2
   24358:	str	r0, [sp, #8]
   2435c:	asr	r0, r0, #31
   24360:	str	r0, [sp, #12]
   24364:	mov	r0, r4
   24368:	bl	2589c <fputs@plt+0x144e8>
   2436c:	cmp	r0, #0
   24370:	beq	24394 <fputs@plt+0x12fe0>
   24374:	bl	113a8 <__errno_location@plt>
   24378:	ldr	r0, [r0]
   2437c:	movw	r6, #2314	; 0x90a
   24380:	b	243e4 <fputs@plt+0x13030>
   24384:	mov	r1, sp
   24388:	add	r0, r1, #16
   2438c:	add	r1, r1, #8
   24390:	b	2439c <fputs@plt+0x12fe8>
   24394:	add	r0, r6, #16
   24398:	add	r1, r6, #8
   2439c:	movw	r3, #17320	; 0x43a8
   243a0:	mov	r2, #2
   243a4:	movt	r3, #10
   243a8:	str	r2, [sp]
   243ac:	ldr	r6, [r3]
   243b0:	asr	r3, r6, #31
   243b4:	str	r6, [r1]
   243b8:	str	r3, [r1, #4]
   243bc:	mov	r3, #0
   243c0:	mov	r1, sp
   243c4:	strd	r2, [r0]
   243c8:	mov	r0, r4
   243cc:	bl	2589c <fputs@plt+0x144e8>
   243d0:	cmp	r0, #0
   243d4:	beq	243ec <fputs@plt+0x13038>
   243d8:	bl	113a8 <__errno_location@plt>
   243dc:	ldr	r0, [r0]
   243e0:	movw	r6, #2058	; 0x80a
   243e4:	str	r0, [r4, #20]
   243e8:	b	2448c <fputs@plt+0x130d8>
   243ec:	mov	r0, #1
   243f0:	strb	r0, [r7, #20]
   243f4:	cmp	r5, #0
   243f8:	beq	24408 <fputs@plt+0x13054>
   243fc:	mov	r6, #0
   24400:	strb	r5, [r4, #16]
   24404:	b	2448c <fputs@plt+0x130d8>
   24408:	ldr	r0, [r7, #16]
   2440c:	mov	r6, #0
   24410:	subs	r0, r0, #1
   24414:	str	r0, [r7, #16]
   24418:	bne	2446c <fputs@plt+0x130b8>
   2441c:	mov	r1, sp
   24420:	vmov.i32	q8, #0	; 0x00000000
   24424:	add	r0, r1, #8
   24428:	vst1.64	{d16-d17}, [r0]
   2442c:	mov	r0, #2
   24430:	str	r0, [sp]
   24434:	mov	r0, r4
   24438:	bl	2589c <fputs@plt+0x144e8>
   2443c:	cmp	r0, #0
   24440:	beq	24464 <fputs@plt+0x130b0>
   24444:	bl	113a8 <__errno_location@plt>
   24448:	ldr	r0, [r0]
   2444c:	movw	r6, #2058	; 0x80a
   24450:	str	r0, [r4, #20]
   24454:	mov	r0, #0
   24458:	strb	r0, [r7, #20]
   2445c:	strb	r0, [r4, #16]
   24460:	b	2446c <fputs@plt+0x130b8>
   24464:	mov	r6, #0
   24468:	strb	r6, [r7, #20]
   2446c:	ldr	r0, [r7, #32]
   24470:	subs	r0, r0, #1
   24474:	str	r0, [r7, #32]
   24478:	bne	24484 <fputs@plt+0x130d0>
   2447c:	mov	r0, r4
   24480:	bl	25788 <fputs@plt+0x143d4>
   24484:	cmp	r6, #0
   24488:	beq	243fc <fputs@plt+0x13048>
   2448c:	mov	r0, r6
   24490:	sub	sp, fp, #16
   24494:	pop	{r4, r5, r6, r7, fp, pc}
   24498:	push	{r4, r5, r6, sl, fp, lr}
   2449c:	add	fp, sp, #16
   244a0:	sub	sp, sp, #32
   244a4:	mov	r5, r0
   244a8:	ldr	r0, [r0, #8]
   244ac:	mov	r4, r1
   244b0:	ldrb	r1, [r0, #20]
   244b4:	cmp	r1, #1
   244b8:	bls	244c8 <fputs@plt+0x13114>
   244bc:	mov	r0, #0
   244c0:	mov	r6, #1
   244c4:	b	24554 <fputs@plt+0x131a0>
   244c8:	ldrb	r0, [r0, #21]
   244cc:	mov	r6, #0
   244d0:	cmp	r0, #0
   244d4:	mov	r0, #0
   244d8:	bne	24554 <fputs@plt+0x131a0>
   244dc:	mov	r6, #0
   244e0:	mov	r0, #1
   244e4:	mov	r2, sp
   244e8:	mov	r1, #12
   244ec:	str	r6, [sp, #20]
   244f0:	str	r0, [sp, #16]
   244f4:	str	r0, [sp]
   244f8:	movw	r0, #17320	; 0x43a8
   244fc:	movt	r0, #10
   24500:	ldr	r0, [r0]
   24504:	add	r0, r0, #1
   24508:	str	r0, [sp, #8]
   2450c:	asr	r0, r0, #31
   24510:	str	r0, [sp, #12]
   24514:	movw	r0, #17324	; 0x43ac
   24518:	movt	r0, #10
   2451c:	ldr	r3, [r0, #88]	; 0x58
   24520:	ldr	r0, [r5, #12]
   24524:	blx	r3
   24528:	cmp	r0, #0
   2452c:	beq	24544 <fputs@plt+0x13190>
   24530:	bl	113a8 <__errno_location@plt>
   24534:	ldr	r0, [r0]
   24538:	str	r0, [r5, #20]
   2453c:	movw	r0, #3594	; 0xe0a
   24540:	b	24554 <fputs@plt+0x131a0>
   24544:	ldrh	r0, [sp]
   24548:	subs	r6, r0, #2
   2454c:	mov	r0, #0
   24550:	movwne	r6, #1
   24554:	str	r6, [r4]
   24558:	sub	sp, fp, #16
   2455c:	pop	{r4, r5, r6, sl, fp, pc}
   24560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24564:	add	fp, sp, #28
   24568:	sub	sp, sp, #148	; 0x94
   2456c:	mov	r4, r0
   24570:	sub	r0, r1, #1
   24574:	mov	r5, #12
   24578:	cmp	r0, #19
   2457c:	bhi	2499c <fputs@plt+0x135e8>
   24580:	add	r1, pc, #4
   24584:	mov	r6, r2
   24588:	ldr	pc, [r1, r0, lsl #2]
   2458c:	ldrdeq	r4, [r2], -ip
   24590:	muleq	r2, ip, r9
   24594:	muleq	r2, ip, r9
   24598:	andeq	r4, r2, r4, ror #11
   2459c:	andeq	r4, r2, ip, ror #11
   245a0:	muleq	r2, r0, r7
   245a4:	muleq	r2, ip, r9
   245a8:	muleq	r2, ip, r9
   245ac:	muleq	r2, ip, r9
   245b0:	muleq	r2, ip, r7
   245b4:	muleq	r2, ip, r9
   245b8:			; <UNDEFINED> instruction: 0x000247bc
   245bc:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   245c0:	muleq	r2, ip, r9
   245c4:	muleq	r2, ip, r9
   245c8:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   245cc:	muleq	r2, ip, r9
   245d0:	andeq	r4, r2, ip, lsr r8
   245d4:	muleq	r2, ip, r9
   245d8:	andeq	r4, r2, r8, lsl #18
   245dc:	ldrb	r0, [r4, #16]
   245e0:	b	2497c <fputs@plt+0x135c8>
   245e4:	ldr	r0, [r4, #20]
   245e8:	b	2497c <fputs@plt+0x135c8>
   245ec:	ldr	r0, [r4, #40]	; 0x28
   245f0:	ldrd	r6, [r6]
   245f4:	cmp	r0, #1
   245f8:	blt	24748 <fputs@plt+0x13394>
   245fc:	movw	r1, #17324	; 0x43ac
   24600:	ldr	r0, [r4, #12]
   24604:	movt	r1, #10
   24608:	ldr	r2, [r1, #64]	; 0x40
   2460c:	add	r1, sp, #40	; 0x28
   24610:	blx	r2
   24614:	movw	r5, #1802	; 0x70a
   24618:	cmp	r0, #0
   2461c:	bne	2499c <fputs@plt+0x135e8>
   24620:	ldr	r2, [r4, #40]	; 0x28
   24624:	str	r6, [sp, #16]
   24628:	str	r7, [sp, #20]
   2462c:	adds	r0, r6, r2
   24630:	asr	r3, r2, #31
   24634:	adc	r1, r7, r2, asr #31
   24638:	subs	r5, r0, #1
   2463c:	sbc	r6, r1, #0
   24640:	mov	r0, r5
   24644:	mov	r1, r6
   24648:	bl	8905c <fputs@plt+0x77ca8>
   2464c:	subs	r0, r5, r2
   24650:	ldr	r7, [sp, #92]	; 0x5c
   24654:	sbc	r1, r6, r3
   24658:	ldr	r6, [sp, #88]	; 0x58
   2465c:	str	r0, [sp, #36]	; 0x24
   24660:	str	r1, [sp, #32]
   24664:	subs	r0, r6, r0
   24668:	sbcs	r0, r7, r1
   2466c:	bge	24740 <fputs@plt+0x1338c>
   24670:	ldr	r5, [sp, #96]	; 0x60
   24674:	mov	r0, r6
   24678:	mov	r1, r7
   2467c:	asr	r3, r5, #31
   24680:	mov	r2, r5
   24684:	bl	8905c <fputs@plt+0x77ca8>
   24688:	adds	r0, r6, r5
   2468c:	adc	r1, r7, r5, asr #31
   24690:	subs	r0, r0, #1
   24694:	sbc	r1, r1, #0
   24698:	subs	r6, r0, r2
   2469c:	ldr	r0, [sp, #36]	; 0x24
   246a0:	sbc	r7, r1, r3
   246a4:	subs	r1, r0, #1
   246a8:	ldr	r0, [sp, #32]
   246ac:	str	r1, [sp, #28]
   246b0:	sbc	sl, r0, #0
   246b4:	adds	r9, r1, r5
   246b8:	adc	r8, sl, r5, asr #31
   246bc:	subs	r0, r6, r9
   246c0:	sbcs	r0, r7, r8
   246c4:	bge	24740 <fputs@plt+0x1338c>
   246c8:	add	r0, r4, #20
   246cc:	str	r0, [sp, #24]
   246d0:	movw	r1, #39819	; 0x9b8b
   246d4:	ldr	r0, [r4, #12]
   246d8:	movt	r1, #8
   246dc:	str	r1, [sp]
   246e0:	mov	r1, #1
   246e4:	str	r1, [sp, #4]
   246e8:	ldr	r1, [sp, #24]
   246ec:	str	r1, [sp, #8]
   246f0:	ldr	r1, [sp, #36]	; 0x24
   246f4:	subs	r1, r6, r1
   246f8:	ldr	r1, [sp, #32]
   246fc:	sbcs	r1, r7, r1
   24700:	mov	r1, #0
   24704:	movwlt	r1, #1
   24708:	cmp	r1, #0
   2470c:	ldr	r1, [sp, #28]
   24710:	moveq	r7, sl
   24714:	mov	r3, r7
   24718:	moveq	r6, r1
   2471c:	mov	r2, r6
   24720:	bl	25800 <fputs@plt+0x1444c>
   24724:	adds	r6, r6, r5
   24728:	adc	r7, r7, r5, asr #31
   2472c:	cmp	r0, #1
   24730:	bne	24a18 <fputs@plt+0x13664>
   24734:	subs	r0, r6, r9
   24738:	sbcs	r0, r7, r8
   2473c:	blt	246d0 <fputs@plt+0x1331c>
   24740:	ldr	r7, [sp, #20]
   24744:	ldr	r6, [sp, #16]
   24748:	ldrd	r0, [r4, #64]	; 0x40
   2474c:	mov	r5, #0
   24750:	subs	r0, r0, #1
   24754:	sbcs	r0, r1, #0
   24758:	blt	2499c <fputs@plt+0x135e8>
   2475c:	ldrd	r0, [r4, #48]	; 0x30
   24760:	subs	r0, r0, r6
   24764:	sbcs	r0, r1, r7
   24768:	bge	2499c <fputs@plt+0x135e8>
   2476c:	ldr	r0, [r4, #40]	; 0x28
   24770:	cmp	r0, #0
   24774:	ble	249a8 <fputs@plt+0x135f4>
   24778:	mov	r0, r4
   2477c:	mov	r2, r6
   24780:	mov	r3, r7
   24784:	bl	25afc <fputs@plt+0x14748>
   24788:	mov	r5, r0
   2478c:	b	2499c <fputs@plt+0x135e8>
   24790:	ldr	r0, [r6]
   24794:	str	r0, [r4, #40]	; 0x28
   24798:	b	24998 <fputs@plt+0x135e4>
   2479c:	ldr	r1, [r6]
   247a0:	cmn	r1, #1
   247a4:	ble	24968 <fputs@plt+0x135b4>
   247a8:	ldrh	r0, [r4, #18]
   247ac:	cmp	r1, #0
   247b0:	beq	24984 <fputs@plt+0x135d0>
   247b4:	orr	r0, r0, #4
   247b8:	b	24994 <fputs@plt+0x135e0>
   247bc:	ldr	r0, [r4, #4]
   247c0:	ldr	r1, [r0, #16]
   247c4:	movw	r0, #64280	; 0xfb18
   247c8:	movt	r0, #8
   247cc:	bl	15c8c <fputs@plt+0x48d8>
   247d0:	b	2497c <fputs@plt+0x135c8>
   247d4:	ldr	r1, [r6]
   247d8:	cmn	r1, #1
   247dc:	ble	24974 <fputs@plt+0x135c0>
   247e0:	ldrh	r0, [r4, #18]
   247e4:	cmp	r1, #0
   247e8:	beq	2498c <fputs@plt+0x135d8>
   247ec:	orr	r0, r0, #16
   247f0:	b	24994 <fputs@plt+0x135e0>
   247f4:	ldr	r0, [r4, #4]
   247f8:	mov	r5, #0
   247fc:	ldr	r7, [r0, #8]
   24800:	bl	13da4 <fputs@plt+0x29f0>
   24804:	cmp	r0, #0
   24808:	bne	2499c <fputs@plt+0x135e8>
   2480c:	asr	r1, r7, #31
   24810:	mov	r0, r7
   24814:	bl	142d0 <fputs@plt+0x2f1c>
   24818:	cmp	r0, #0
   2481c:	beq	2499c <fputs@plt+0x135e8>
   24820:	mov	r7, r0
   24824:	ldr	r0, [r4, #4]
   24828:	mov	r1, r7
   2482c:	ldr	r0, [r0, #8]
   24830:	bl	259a8 <fputs@plt+0x145f4>
   24834:	str	r7, [r6]
   24838:	b	2499c <fputs@plt+0x135e8>
   2483c:	mov	r2, r4
   24840:	movw	r0, #16696	; 0x4138
   24844:	ldr	r3, [r2, #64]!	; 0x40
   24848:	movt	r0, #10
   2484c:	ldrd	r8, [r0, #184]	; 0xb8
   24850:	ldrd	r0, [r6]
   24854:	ldr	r5, [r2, #4]
   24858:	stm	r6, {r3, r5}
   2485c:	subs	r3, r8, r0
   24860:	mov	r5, #0
   24864:	sbcs	r3, r9, r1
   24868:	mov	r3, #0
   2486c:	movwlt	r3, #1
   24870:	cmp	r3, #0
   24874:	movne	r1, r9
   24878:	movne	r0, r8
   2487c:	cmp	r1, #0
   24880:	blt	2499c <fputs@plt+0x135e8>
   24884:	ldrd	r6, [r2]
   24888:	eor	r3, r1, r7
   2488c:	eor	r7, r0, r6
   24890:	orrs	r3, r7, r3
   24894:	beq	2499c <fputs@plt+0x135e8>
   24898:	ldr	r3, [r4, #44]	; 0x2c
   2489c:	cmp	r3, #0
   248a0:	bne	2499c <fputs@plt+0x135e8>
   248a4:	strd	r0, [r2]
   248a8:	mov	r6, r4
   248ac:	ldr	r0, [r6, #48]!	; 0x30
   248b0:	ldr	r1, [r6, #4]
   248b4:	subs	r0, r0, #1
   248b8:	sbcs	r0, r1, #0
   248bc:	blt	2499c <fputs@plt+0x135e8>
   248c0:	ldr	r0, [r4, #72]	; 0x48
   248c4:	cmp	r0, #0
   248c8:	beq	248f0 <fputs@plt+0x1353c>
   248cc:	movw	r2, #17324	; 0x43ac
   248d0:	ldr	r1, [r4, #56]	; 0x38
   248d4:	movt	r2, #10
   248d8:	ldr	r2, [r2, #280]	; 0x118
   248dc:	blx	r2
   248e0:	mov	r0, #0
   248e4:	vmov.i32	q8, #0	; 0x00000000
   248e8:	str	r0, [r4, #72]	; 0x48
   248ec:	vst1.64	{d16-d17}, [r6]
   248f0:	mov	r0, r4
   248f4:	mvn	r2, #0
   248f8:	mvn	r3, #0
   248fc:	sub	sp, fp, #28
   24900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24904:	b	25afc <fputs@plt+0x14748>
   24908:	ldr	r0, [r4, #8]
   2490c:	mov	r5, #0
   24910:	mov	r1, #0
   24914:	cmp	r0, #0
   24918:	beq	24960 <fputs@plt+0x135ac>
   2491c:	movw	r1, #17324	; 0x43ac
   24920:	ldr	r0, [r4, #32]
   24924:	movt	r1, #10
   24928:	ldr	r2, [r1, #52]	; 0x34
   2492c:	add	r1, sp, #40	; 0x28
   24930:	blx	r2
   24934:	mov	r1, #1
   24938:	cmp	r0, #0
   2493c:	bne	24960 <fputs@plt+0x135ac>
   24940:	ldr	r0, [r4, #8]
   24944:	ldr	r2, [sp, #136]	; 0x88
   24948:	ldr	r3, [sp, #140]	; 0x8c
   2494c:	ldrd	r0, [r0, #8]
   24950:	eor	r1, r3, r1
   24954:	eor	r0, r2, r0
   24958:	orrs	r1, r0, r1
   2495c:	movwne	r1, #1
   24960:	str	r1, [r6]
   24964:	b	2499c <fputs@plt+0x135e8>
   24968:	ldrh	r0, [r4, #18]
   2496c:	ubfx	r0, r0, #2, #1
   24970:	b	2497c <fputs@plt+0x135c8>
   24974:	ldrh	r0, [r4, #18]
   24978:	ubfx	r0, r0, #4, #1
   2497c:	str	r0, [r6]
   24980:	b	24998 <fputs@plt+0x135e4>
   24984:	movw	r1, #65531	; 0xfffb
   24988:	b	24990 <fputs@plt+0x135dc>
   2498c:	movw	r1, #65519	; 0xffef
   24990:	and	r0, r0, r1
   24994:	strh	r0, [r4, #18]
   24998:	mov	r5, #0
   2499c:	mov	r0, r5
   249a0:	sub	sp, fp, #28
   249a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249a8:	ldr	r5, [r4, #12]
   249ac:	movw	r8, #17324	; 0x43ac
   249b0:	movt	r8, #10
   249b4:	ldr	r1, [r8, #76]	; 0x4c
   249b8:	mov	r0, r5
   249bc:	mov	r2, r6
   249c0:	mov	r3, r7
   249c4:	blx	r1
   249c8:	cmn	r0, #1
   249cc:	bgt	249e4 <fputs@plt+0x13630>
   249d0:	bl	113a8 <__errno_location@plt>
   249d4:	ldr	r0, [r0]
   249d8:	cmp	r0, #4
   249dc:	beq	249b4 <fputs@plt+0x13600>
   249e0:	b	249f4 <fputs@plt+0x13640>
   249e4:	cmp	r0, #0
   249e8:	beq	24778 <fputs@plt+0x133c4>
   249ec:	bl	113a8 <__errno_location@plt>
   249f0:	ldr	r0, [r0]
   249f4:	str	r0, [r4, #20]
   249f8:	movw	r1, #64042	; 0xfa2a
   249fc:	movw	r0, #1546	; 0x60a
   24a00:	movw	r3, #31242	; 0x7a0a
   24a04:	movw	r5, #1546	; 0x60a
   24a08:	ldr	r2, [r4, #32]
   24a0c:	movt	r1, #8
   24a10:	bl	2571c <fputs@plt+0x14368>
   24a14:	b	2499c <fputs@plt+0x135e8>
   24a18:	movw	r5, #778	; 0x30a
   24a1c:	b	2499c <fputs@plt+0x135e8>
   24a20:	mov	r0, #4096	; 0x1000
   24a24:	bx	lr
   24a28:	ldrh	r0, [r0, #18]
   24a2c:	mov	r1, #4096	; 0x1000
   24a30:	and	r0, r1, r0, lsl #8
   24a34:	bx	lr
   24a38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a3c:	add	fp, sp, #28
   24a40:	sub	sp, sp, #180	; 0xb4
   24a44:	mov	r8, r0
   24a48:	movw	r0, #17324	; 0x43ac
   24a4c:	mov	r7, r3
   24a50:	mov	r5, r2
   24a54:	mov	r4, r1
   24a58:	movt	r0, #10
   24a5c:	ldr	r0, [r0, #304]	; 0x130
   24a60:	blx	r0
   24a64:	ldr	r6, [r8, #36]	; 0x24
   24a68:	asr	r1, r0, #31
   24a6c:	cmp	r0, #32768	; 0x8000
   24a70:	add	r1, r0, r1, lsr #17
   24a74:	asr	r9, r1, #15
   24a78:	movwlt	r9, #1
   24a7c:	cmp	r6, #0
   24a80:	beq	24c88 <fputs@plt+0x138d4>
   24a84:	add	r0, r9, r4
   24a88:	str	r4, [sp, #36]	; 0x24
   24a8c:	ldr	r4, [r6]
   24a90:	mov	sl, #0
   24a94:	mov	r6, #0
   24a98:	sdiv	r0, r0, r9
   24a9c:	mul	r8, r0, r9
   24aa0:	ldrh	r0, [r4, #20]
   24aa4:	cmp	r8, r0
   24aa8:	ble	24d94 <fputs@plt+0x139e0>
   24aac:	str	r5, [r4, #16]
   24ab0:	ldr	r0, [r4, #12]
   24ab4:	cmp	r0, #0
   24ab8:	blt	24b80 <fputs@plt+0x137cc>
   24abc:	movw	r1, #17324	; 0x43ac
   24ac0:	movt	r1, #10
   24ac4:	ldr	r2, [r1, #64]	; 0x40
   24ac8:	add	r1, sp, #40	; 0x28
   24acc:	blx	r2
   24ad0:	movw	r6, #4874	; 0x130a
   24ad4:	cmp	r0, #0
   24ad8:	bne	24d90 <fputs@plt+0x139dc>
   24adc:	ldr	r1, [sp, #88]	; 0x58
   24ae0:	ldr	r2, [sp, #92]	; 0x5c
   24ae4:	mul	r0, r8, r5
   24ae8:	subs	r3, r1, r0
   24aec:	sbcs	r3, r2, r0, asr #31
   24af0:	bge	24b80 <fputs@plt+0x137cc>
   24af4:	cmp	r7, #0
   24af8:	beq	24c80 <fputs@plt+0x138cc>
   24afc:	asr	r3, r2, #31
   24b00:	adds	r1, r1, r3, lsr #20
   24b04:	adc	r2, r2, #0
   24b08:	lsr	r1, r1, #12
   24b0c:	orr	r7, r1, r2, lsl #20
   24b10:	asr	r1, r0, #31
   24b14:	add	r0, r0, r1, lsr #20
   24b18:	cmp	r7, r0, asr #12
   24b1c:	bge	24b80 <fputs@plt+0x137cc>
   24b20:	asr	r0, r0, #12
   24b24:	str	r0, [sp, #32]
   24b28:	movw	r0, #4095	; 0xfff
   24b2c:	orr	r6, r0, r7, lsl #12
   24b30:	mov	r0, #0
   24b34:	movw	r1, #39819	; 0x9b8b
   24b38:	asr	r3, r6, #31
   24b3c:	mov	r2, r6
   24b40:	str	r0, [fp, #-64]	; 0xffffffc0
   24b44:	movt	r1, #8
   24b48:	ldr	r0, [r4, #12]
   24b4c:	str	r1, [sp]
   24b50:	mov	r1, #1
   24b54:	str	r1, [sp, #4]
   24b58:	sub	r1, fp, #64	; 0x40
   24b5c:	str	r1, [sp, #8]
   24b60:	bl	25800 <fputs@plt+0x1444c>
   24b64:	cmp	r0, #1
   24b68:	bne	24d74 <fputs@plt+0x139c0>
   24b6c:	ldr	r0, [sp, #32]
   24b70:	add	r7, r7, #1
   24b74:	add	r6, r6, #4096	; 0x1000
   24b78:	cmp	r7, r0
   24b7c:	blt	24b30 <fputs@plt+0x1377c>
   24b80:	ldr	r0, [r4, #24]
   24b84:	lsl	r1, r8, #2
   24b88:	bl	14474 <fputs@plt+0x30c0>
   24b8c:	cmp	r0, #0
   24b90:	beq	24cf4 <fputs@plt+0x13940>
   24b94:	str	r0, [r4, #24]
   24b98:	mov	r6, #0
   24b9c:	ldrh	r0, [r4, #20]
   24ba0:	cmp	r8, r0
   24ba4:	ble	24d90 <fputs@plt+0x139dc>
   24ba8:	mul	r1, r9, r5
   24bac:	mov	r6, #7
   24bb0:	str	r1, [sp, #32]
   24bb4:	ldr	r1, [r4, #12]
   24bb8:	cmp	r1, #0
   24bbc:	blt	24c10 <fputs@plt+0x1385c>
   24bc0:	movw	r3, #17324	; 0x43ac
   24bc4:	uxth	r0, r0
   24bc8:	movt	r3, #10
   24bcc:	smull	r0, r2, r0, r5
   24bd0:	ldr	r7, [r3, #268]	; 0x10c
   24bd4:	ldrb	r3, [r4, #22]
   24bd8:	str	r1, [sp]
   24bdc:	ldr	r1, [sp, #32]
   24be0:	str	r2, [sp, #12]
   24be4:	mov	r2, #1
   24be8:	str	r0, [sp, #8]
   24bec:	mov	r0, #0
   24bf0:	cmp	r3, #0
   24bf4:	mov	r3, #1
   24bf8:	movweq	r2, #3
   24bfc:	blx	r7
   24c00:	mov	r7, r0
   24c04:	cmn	r0, #1
   24c08:	bne	24c40 <fputs@plt+0x1388c>
   24c0c:	b	24d58 <fputs@plt+0x139a4>
   24c10:	bl	13da4 <fputs@plt+0x29f0>
   24c14:	cmp	r0, #0
   24c18:	bne	24d90 <fputs@plt+0x139dc>
   24c1c:	asr	r1, r5, #31
   24c20:	mov	r0, r5
   24c24:	bl	142d0 <fputs@plt+0x2f1c>
   24c28:	cmp	r0, #0
   24c2c:	beq	24d90 <fputs@plt+0x139dc>
   24c30:	mov	r1, #0
   24c34:	mov	r2, r5
   24c38:	mov	r7, r0
   24c3c:	bl	11174 <memset@plt>
   24c40:	ldrh	r0, [r4, #20]
   24c44:	cmp	r9, #1
   24c48:	blt	24c6c <fputs@plt+0x138b8>
   24c4c:	lsl	r1, r0, #2
   24c50:	mov	r2, r9
   24c54:	ldr	r3, [r4, #24]
   24c58:	subs	r2, r2, #1
   24c5c:	str	r7, [r3, r1]
   24c60:	add	r7, r7, r5
   24c64:	add	r1, r1, #4
   24c68:	bne	24c54 <fputs@plt+0x138a0>
   24c6c:	add	r0, r0, r9
   24c70:	uxth	r1, r0
   24c74:	strh	r0, [r4, #20]
   24c78:	cmp	r8, r1
   24c7c:	bgt	24bb4 <fputs@plt+0x13800>
   24c80:	mov	r6, #0
   24c84:	b	24d90 <fputs@plt+0x139dc>
   24c88:	bl	13da4 <fputs@plt+0x29f0>
   24c8c:	mov	sl, #7
   24c90:	cmp	r0, #0
   24c94:	bne	24dc4 <fputs@plt+0x13a10>
   24c98:	mov	r0, #16
   24c9c:	mov	r1, #0
   24ca0:	bl	142d0 <fputs@plt+0x2f1c>
   24ca4:	cmp	r0, #0
   24ca8:	beq	24dc4 <fputs@plt+0x13a10>
   24cac:	mov	r6, r0
   24cb0:	vmov.i32	q8, #0	; 0x00000000
   24cb4:	str	r7, [sp, #36]	; 0x24
   24cb8:	vst1.32	{d16-d17}, [r6]
   24cbc:	ldr	r7, [r8, #8]
   24cc0:	ldr	r1, [r7, #28]
   24cc4:	cmp	r1, #0
   24cc8:	beq	24cfc <fputs@plt+0x13948>
   24ccc:	str	r1, [r6]
   24cd0:	ldr	r7, [sp, #36]	; 0x24
   24cd4:	ldr	r0, [r1, #28]
   24cd8:	add	r0, r0, #1
   24cdc:	str	r0, [r1, #28]
   24ce0:	str	r6, [r8, #36]	; 0x24
   24ce4:	ldr	r0, [r1, #32]
   24ce8:	str	r0, [r6, #4]
   24cec:	str	r6, [r1, #32]
   24cf0:	b	24a84 <fputs@plt+0x136d0>
   24cf4:	movw	r6, #3082	; 0xc0a
   24cf8:	b	24d90 <fputs@plt+0x139dc>
   24cfc:	movw	r0, #17324	; 0x43ac
   24d00:	ldr	r1, [r8, #32]
   24d04:	movt	r0, #10
   24d08:	ldr	r2, [r0, #64]	; 0x40
   24d0c:	ldr	r0, [r8, #12]
   24d10:	str	r1, [sp, #32]
   24d14:	add	r1, sp, #40	; 0x28
   24d18:	blx	r2
   24d1c:	movw	sl, #1802	; 0x70a
   24d20:	cmp	r0, #0
   24d24:	bne	24d44 <fputs@plt+0x13990>
   24d28:	ldr	r0, [sp, #32]
   24d2c:	bl	111f8 <strlen@plt>
   24d30:	str	r0, [sp, #24]
   24d34:	mov	sl, #7
   24d38:	bl	13da4 <fputs@plt+0x29f0>
   24d3c:	cmp	r0, #0
   24d40:	beq	24dd0 <fputs@plt+0x13a1c>
   24d44:	mov	r0, r8
   24d48:	bl	25d80 <fputs@plt+0x149cc>
   24d4c:	mov	r0, r6
   24d50:	bl	14400 <fputs@plt+0x304c>
   24d54:	b	24dc4 <fputs@plt+0x13a10>
   24d58:	ldr	r2, [r4, #8]
   24d5c:	movw	r1, #64153	; 0xfa99
   24d60:	movw	r0, #5386	; 0x150a
   24d64:	movw	r3, #31987	; 0x7cf3
   24d68:	movw	r6, #5386	; 0x150a
   24d6c:	movt	r1, #8
   24d70:	b	24d8c <fputs@plt+0x139d8>
   24d74:	ldr	r2, [r4, #8]
   24d78:	movw	r1, #64073	; 0xfa49
   24d7c:	movw	r0, #4874	; 0x130a
   24d80:	movw	r3, #31960	; 0x7cd8
   24d84:	movw	r6, #4874	; 0x130a
   24d88:	movt	r1, #8
   24d8c:	bl	2571c <fputs@plt+0x14368>
   24d90:	ldrh	r0, [r4, #20]
   24d94:	ldr	r2, [sp, #36]	; 0x24
   24d98:	ldr	r1, [fp, #8]
   24d9c:	cmp	r0, r2
   24da0:	ldrgt	r0, [r4, #24]
   24da4:	ldrgt	sl, [r0, r2, lsl #2]
   24da8:	str	sl, [r1]
   24dac:	mov	sl, r6
   24db0:	ldrb	r0, [r4, #22]
   24db4:	cmp	r0, #0
   24db8:	movwne	sl, #8
   24dbc:	cmp	r6, #0
   24dc0:	movne	sl, r6
   24dc4:	mov	r0, sl
   24dc8:	sub	sp, fp, #28
   24dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24dd0:	ldr	r0, [sp, #24]
   24dd4:	mov	r1, #0
   24dd8:	add	r0, r0, #42	; 0x2a
   24ddc:	str	r0, [sp, #20]
   24de0:	bl	142d0 <fputs@plt+0x2f1c>
   24de4:	cmp	r0, #0
   24de8:	beq	24d44 <fputs@plt+0x13990>
   24dec:	ldr	r2, [sp, #20]
   24df0:	mov	r1, #0
   24df4:	str	r0, [sp, #28]
   24df8:	bl	11174 <memset@plt>
   24dfc:	ldr	r0, [sp, #28]
   24e00:	ldr	r3, [sp, #32]
   24e04:	movw	r2, #64385	; 0xfb81
   24e08:	movt	r2, #8
   24e0c:	add	sl, r0, #36	; 0x24
   24e10:	ldr	r0, [sp, #28]
   24e14:	mov	r1, sl
   24e18:	str	sl, [r0, #8]
   24e1c:	ldr	r0, [sp, #24]
   24e20:	add	r0, r0, #6
   24e24:	bl	15d40 <fputs@plt+0x498c>
   24e28:	ldr	r1, [sp, #28]
   24e2c:	mvn	r0, #0
   24e30:	ldr	r2, [sp, #28]
   24e34:	str	r0, [r1, #12]
   24e38:	ldr	r1, [sp, #28]
   24e3c:	ldr	r0, [r8, #8]
   24e40:	str	r1, [r0, #28]
   24e44:	str	r0, [r2]
   24e48:	ldr	r0, [sp, #28]
   24e4c:	mov	r1, #8
   24e50:	str	r1, [r0, #4]
   24e54:	ldr	r1, [sp, #28]
   24e58:	ldrb	r0, [r7, #21]
   24e5c:	cmp	r0, #0
   24e60:	bne	24ccc <fputs@plt+0x13918>
   24e64:	ldr	r0, [r8, #32]
   24e68:	movw	r1, #64392	; 0xfb88
   24e6c:	mov	r2, #0
   24e70:	str	sl, [sp, #32]
   24e74:	mov	sl, #0
   24e78:	movt	r1, #8
   24e7c:	bl	23300 <fputs@plt+0x11f4c>
   24e80:	cmp	r0, #0
   24e84:	beq	24e98 <fputs@plt+0x13ae4>
   24e88:	ldr	r7, [sp, #28]
   24e8c:	mov	r0, #1
   24e90:	strb	r0, [r7, #22]
   24e94:	b	24ea0 <fputs@plt+0x13aec>
   24e98:	ldr	r7, [sp, #28]
   24e9c:	mov	sl, #66	; 0x42
   24ea0:	ldr	r2, [sp, #56]	; 0x38
   24ea4:	ldr	r0, [sp, #32]
   24ea8:	mov	r1, sl
   24eac:	bfc	r2, #9, #23
   24eb0:	bl	25608 <fputs@plt+0x14254>
   24eb4:	cmn	r0, #1
   24eb8:	str	r0, [r7, #12]
   24ebc:	ble	24fa8 <fputs@plt+0x13bf4>
   24ec0:	mov	sl, r0
   24ec4:	movw	r0, #17324	; 0x43ac
   24ec8:	ldr	r1, [sp, #68]	; 0x44
   24ecc:	ldr	r7, [sp, #64]	; 0x40
   24ed0:	movt	r0, #10
   24ed4:	ldr	r0, [r0, #256]	; 0x100
   24ed8:	str	r1, [sp, #24]
   24edc:	blx	r0
   24ee0:	cmp	r0, #0
   24ee4:	bne	24f04 <fputs@plt+0x13b50>
   24ee8:	movw	r0, #17324	; 0x43ac
   24eec:	ldr	r2, [sp, #24]
   24ef0:	mov	r1, r7
   24ef4:	movt	r0, #10
   24ef8:	ldr	r3, [r0, #244]	; 0xf4
   24efc:	mov	r0, sl
   24f00:	blx	r3
   24f04:	ldr	r0, [r8, #8]
   24f08:	ldr	r0, [r0, #28]
   24f0c:	ldr	r1, [r0, #12]
   24f10:	cmp	r1, #0
   24f14:	blt	24f68 <fputs@plt+0x13bb4>
   24f18:	add	r3, pc, #352	; 0x160
   24f1c:	sub	r2, fp, #64	; 0x40
   24f20:	vmov.i32	q8, #0	; 0x00000000
   24f24:	vld1.64	{d18-d19}, [r3]
   24f28:	add	r1, r2, #16
   24f2c:	mov	r3, r2
   24f30:	vst1.64	{d16-d17}, [r1]
   24f34:	mov	r1, #8
   24f38:	vst1.64	{d16-d17}, [r3], r1
   24f3c:	mov	r1, #1
   24f40:	vst1.64	{d18-d19}, [r3]
   24f44:	str	r1, [fp, #-64]	; 0xffffffc0
   24f48:	movw	r1, #17324	; 0x43ac
   24f4c:	movt	r1, #10
   24f50:	ldr	r0, [r0, #12]
   24f54:	ldr	r3, [r1, #88]	; 0x58
   24f58:	mov	r1, #13
   24f5c:	blx	r3
   24f60:	cmn	r0, #1
   24f64:	beq	25018 <fputs@plt+0x13c64>
   24f68:	ldr	r0, [sp, #28]
   24f6c:	ldr	sl, [r0, #12]
   24f70:	movw	r0, #17324	; 0x43ac
   24f74:	mov	r2, #0
   24f78:	mov	r3, #0
   24f7c:	movt	r0, #10
   24f80:	ldr	r1, [r0, #76]	; 0x4c
   24f84:	mov	r0, sl
   24f88:	blx	r1
   24f8c:	cmn	r0, #1
   24f90:	bgt	24ff0 <fputs@plt+0x13c3c>
   24f94:	bl	113a8 <__errno_location@plt>
   24f98:	ldr	r0, [r0]
   24f9c:	cmp	r0, #4
   24fa0:	beq	24f70 <fputs@plt+0x13bbc>
   24fa4:	b	24ff8 <fputs@plt+0x13c44>
   24fa8:	movw	r0, #63693	; 0xf8cd
   24fac:	movw	r1, #64300	; 0xfb2c
   24fb0:	movw	r2, #64283	; 0xfb1b
   24fb4:	movw	r3, #31812	; 0x7c44
   24fb8:	mov	sl, #14
   24fbc:	movt	r0, #8
   24fc0:	movt	r1, #8
   24fc4:	movt	r2, #8
   24fc8:	add	r0, r0, #20
   24fcc:	str	r0, [sp]
   24fd0:	mov	r0, #14
   24fd4:	bl	15d70 <fputs@plt+0x49bc>
   24fd8:	ldr	r2, [sp, #32]
   24fdc:	movw	r1, #64011	; 0xfa0b
   24fe0:	mov	r0, #14
   24fe4:	movw	r3, #31812	; 0x7c44
   24fe8:	movt	r1, #8
   24fec:	b	25010 <fputs@plt+0x13c5c>
   24ff0:	cmp	r0, #0
   24ff4:	beq	25018 <fputs@plt+0x13c64>
   24ff8:	ldr	r2, [sp, #32]
   24ffc:	movw	r1, #64042	; 0xfa2a
   25000:	movw	sl, #4618	; 0x120a
   25004:	movw	r0, #4618	; 0x120a
   25008:	movw	r3, #31828	; 0x7c54
   2500c:	movt	r1, #8
   25010:	bl	2571c <fputs@plt+0x14368>
   25014:	b	24d44 <fputs@plt+0x13990>
   25018:	ldr	r0, [r8, #8]
   2501c:	ldr	r0, [r0, #28]
   25020:	ldr	r1, [r0, #12]
   25024:	cmp	r1, #0
   25028:	blt	25070 <fputs@plt+0x13cbc>
   2502c:	sub	r2, fp, #64	; 0x40
   25030:	vmov.i32	q8, #0	; 0x00000000
   25034:	mov	r1, r2
   25038:	vst1.64	{d16-d17}, [r1]!
   2503c:	add	r3, pc, #60	; 0x3c
   25040:	vld1.64	{d18-d19}, [r3]
   25044:	vst1.64	{d16-d17}, [r1]
   25048:	add	r1, r2, #8
   2504c:	vst1.64	{d18-d19}, [r1]
   25050:	movw	r1, #17324	; 0x43ac
   25054:	movt	r1, #10
   25058:	ldr	r0, [r0, #12]
   2505c:	ldr	r3, [r1, #88]	; 0x58
   25060:	mov	r1, #13
   25064:	blx	r3
   25068:	cmn	r0, #1
   2506c:	beq	25078 <fputs@plt+0x13cc4>
   25070:	ldr	r1, [sp, #28]
   25074:	b	24ccc <fputs@plt+0x13918>
   25078:	mov	sl, #5
   2507c:	b	24d44 <fputs@plt+0x13990>
   25080:	andeq	r0, r0, r0, lsl #1
   25084:	andeq	r0, r0, r0
   25088:	andeq	r0, r0, r1
   2508c:	andeq	r0, r0, r0
   25090:	push	{r4, r5, r6, sl, fp, lr}
   25094:	add	fp, sp, #16
   25098:	ldr	r4, [r0, #36]	; 0x24
   2509c:	mov	ip, r2
   250a0:	add	r2, r2, r1
   250a4:	mov	r6, #1
   250a8:	tst	r3, #1
   250ac:	lsl	r2, r6, r2
   250b0:	sub	r6, r2, r6, lsl r1
   250b4:	ldr	r2, [r4]
   250b8:	bne	25124 <fputs@plt+0x13d70>
   250bc:	ldr	r5, [r2, #32]
   250c0:	tst	r3, #4
   250c4:	bne	25170 <fputs@plt+0x13dbc>
   250c8:	cmp	r5, #0
   250cc:	beq	250f8 <fputs@plt+0x13d44>
   250d0:	mov	r2, #5
   250d4:	ldrh	r3, [r5, #12]
   250d8:	tst	r6, r3
   250dc:	bne	251b8 <fputs@plt+0x13e04>
   250e0:	ldrh	r3, [r5, #10]
   250e4:	tst	r6, r3
   250e8:	bne	251b8 <fputs@plt+0x13e04>
   250ec:	ldr	r5, [r5, #4]
   250f0:	cmp	r5, #0
   250f4:	bne	250d4 <fputs@plt+0x13d20>
   250f8:	add	r2, r1, #120	; 0x78
   250fc:	mov	r1, #1
   25100:	mov	r3, ip
   25104:	bl	25cec <fputs@plt+0x14938>
   25108:	mov	r2, r0
   2510c:	cmp	r0, #0
   25110:	bne	251b8 <fputs@plt+0x13e04>
   25114:	ldrh	r0, [r4, #12]
   25118:	orr	r0, r0, r6
   2511c:	strh	r0, [r4, #12]
   25120:	b	251b4 <fputs@plt+0x13e00>
   25124:	ldr	r3, [r2, #32]
   25128:	mov	r2, #0
   2512c:	b	25140 <fputs@plt+0x13d8c>
   25130:	cmp	r3, r4
   25134:	ldrhne	r5, [r3, #10]
   25138:	ldr	r3, [r3, #4]
   2513c:	orrne	r2, r5, r2
   25140:	cmp	r3, #0
   25144:	bne	25130 <fputs@plt+0x13d7c>
   25148:	and	r2, r6, r2
   2514c:	movw	r3, #65535	; 0xffff
   25150:	tst	r2, r3
   25154:	beq	251c0 <fputs@plt+0x13e0c>
   25158:	ldrh	r0, [r4, #12]
   2515c:	bic	r0, r0, r6
   25160:	strh	r0, [r4, #12]
   25164:	ldrh	r0, [r4, #10]
   25168:	bic	r0, r0, r6
   2516c:	b	251b0 <fputs@plt+0x13dfc>
   25170:	mov	r2, #0
   25174:	b	25190 <fputs@plt+0x13ddc>
   25178:	ldrh	r3, [r5, #12]
   2517c:	tst	r6, r3
   25180:	bne	251e0 <fputs@plt+0x13e2c>
   25184:	ldrh	r3, [r5, #10]
   25188:	ldr	r5, [r5, #4]
   2518c:	orr	r2, r2, r3
   25190:	cmp	r5, #0
   25194:	bne	25178 <fputs@plt+0x13dc4>
   25198:	and	r2, r6, r2
   2519c:	movw	r3, #65535	; 0xffff
   251a0:	tst	r2, r3
   251a4:	beq	251e8 <fputs@plt+0x13e34>
   251a8:	ldrh	r0, [r4, #10]
   251ac:	orr	r0, r0, r6
   251b0:	strh	r0, [r4, #10]
   251b4:	mov	r2, #0
   251b8:	mov	r0, r2
   251bc:	pop	{r4, r5, r6, sl, fp, pc}
   251c0:	add	r2, r1, #120	; 0x78
   251c4:	mov	r1, #2
   251c8:	mov	r3, ip
   251cc:	bl	25cec <fputs@plt+0x14938>
   251d0:	mov	r2, r0
   251d4:	cmp	r0, #0
   251d8:	bne	251b8 <fputs@plt+0x13e04>
   251dc:	b	25158 <fputs@plt+0x13da4>
   251e0:	mov	r2, #5
   251e4:	b	251b8 <fputs@plt+0x13e04>
   251e8:	add	r2, r1, #120	; 0x78
   251ec:	mov	r1, #0
   251f0:	mov	r3, ip
   251f4:	bl	25cec <fputs@plt+0x14938>
   251f8:	mov	r2, r0
   251fc:	cmp	r0, #0
   25200:	bne	251b8 <fputs@plt+0x13e04>
   25204:	b	251a8 <fputs@plt+0x13df4>
   25208:	bx	lr
   2520c:	push	{r4, r5, r6, sl, fp, lr}
   25210:	add	fp, sp, #16
   25214:	mov	r4, r0
   25218:	ldr	r0, [r0, #36]	; 0x24
   2521c:	cmp	r0, #0
   25220:	beq	25298 <fputs@plt+0x13ee4>
   25224:	ldr	r6, [r0]
   25228:	mov	r5, r1
   2522c:	add	r2, r6, #32
   25230:	ldr	r3, [r2]
   25234:	mov	r1, r2
   25238:	add	r2, r3, #4
   2523c:	cmp	r3, r0
   25240:	bne	25230 <fputs@plt+0x13e7c>
   25244:	ldr	r2, [r0, #4]
   25248:	str	r2, [r1]
   2524c:	bl	14400 <fputs@plt+0x304c>
   25250:	mov	r0, #0
   25254:	str	r0, [r4, #36]	; 0x24
   25258:	ldr	r0, [r6, #28]
   2525c:	subs	r0, r0, #1
   25260:	str	r0, [r6, #28]
   25264:	bne	25298 <fputs@plt+0x13ee4>
   25268:	cmp	r5, #0
   2526c:	beq	25290 <fputs@plt+0x13edc>
   25270:	ldr	r0, [r6, #12]
   25274:	cmp	r0, #0
   25278:	blt	25290 <fputs@plt+0x13edc>
   2527c:	movw	r1, #17324	; 0x43ac
   25280:	ldr	r0, [r6, #8]
   25284:	movt	r1, #10
   25288:	ldr	r1, [r1, #196]	; 0xc4
   2528c:	blx	r1
   25290:	mov	r0, r4
   25294:	bl	25d80 <fputs@plt+0x149cc>
   25298:	mov	r0, #0
   2529c:	pop	{r4, r5, r6, sl, fp, pc}
   252a0:	push	{r4, r5, r6, r7, fp, lr}
   252a4:	add	fp, sp, #16
   252a8:	ldr	r7, [fp, #12]
   252ac:	mov	r4, r0
   252b0:	mov	r0, #0
   252b4:	str	r0, [r7]
   252b8:	ldrd	r0, [r4, #64]	; 0x40
   252bc:	subs	r0, r0, #1
   252c0:	sbcs	r0, r1, #0
   252c4:	blt	2532c <fputs@plt+0x13f78>
   252c8:	ldr	r0, [r4, #72]	; 0x48
   252cc:	mov	r6, r3
   252d0:	mov	r5, r2
   252d4:	cmp	r0, #0
   252d8:	bne	252f4 <fputs@plt+0x13f40>
   252dc:	mov	r0, r4
   252e0:	mvn	r2, #0
   252e4:	mvn	r3, #0
   252e8:	bl	25afc <fputs@plt+0x14748>
   252ec:	cmp	r0, #0
   252f0:	popne	{r4, r5, r6, r7, fp, pc}
   252f4:	ldr	r0, [fp, #8]
   252f8:	ldrd	r2, [r4, #48]	; 0x30
   252fc:	asr	r1, r0, #31
   25300:	adds	r0, r0, r5
   25304:	adc	r1, r1, r6
   25308:	subs	r0, r2, r0
   2530c:	sbcs	r0, r3, r1
   25310:	blt	2532c <fputs@plt+0x13f78>
   25314:	ldr	r0, [r4, #72]	; 0x48
   25318:	add	r0, r0, r5
   2531c:	str	r0, [r7]
   25320:	ldr	r0, [r4, #44]	; 0x2c
   25324:	add	r0, r0, #1
   25328:	str	r0, [r4, #44]	; 0x2c
   2532c:	mov	r0, #0
   25330:	pop	{r4, r5, r6, r7, fp, pc}
   25334:	push	{r4, sl, fp, lr}
   25338:	add	fp, sp, #8
   2533c:	mov	r4, r0
   25340:	ldr	r0, [fp, #8]
   25344:	cmp	r0, #0
   25348:	beq	2535c <fputs@plt+0x13fa8>
   2534c:	ldr	r0, [r4, #44]	; 0x2c
   25350:	sub	r0, r0, #1
   25354:	str	r0, [r4, #44]	; 0x2c
   25358:	b	25390 <fputs@plt+0x13fdc>
   2535c:	ldr	r0, [r4, #72]	; 0x48
   25360:	cmp	r0, #0
   25364:	beq	25390 <fputs@plt+0x13fdc>
   25368:	movw	r2, #17324	; 0x43ac
   2536c:	ldr	r1, [r4, #56]	; 0x38
   25370:	movt	r2, #10
   25374:	ldr	r2, [r2, #280]	; 0x118
   25378:	blx	r2
   2537c:	mov	r0, #0
   25380:	vmov.i32	q8, #0	; 0x00000000
   25384:	str	r0, [r4, #72]	; 0x48
   25388:	add	r0, r4, #48	; 0x30
   2538c:	vst1.64	{d16-d17}, [r0]
   25390:	mov	r0, #0
   25394:	pop	{r4, sl, fp, pc}
   25398:	push	{r4, r5, fp, lr}
   2539c:	add	fp, sp, #8
   253a0:	sub	sp, sp, #208	; 0xd0
   253a4:	mov	r4, r0
   253a8:	ldrb	r0, [r0, #18]
   253ac:	tst	r0, #128	; 0x80
   253b0:	bne	253e8 <fputs@plt+0x14034>
   253b4:	movw	r5, #17324	; 0x43ac
   253b8:	ldr	r0, [r4, #12]
   253bc:	mov	r1, sp
   253c0:	movt	r5, #10
   253c4:	ldr	r2, [r5, #64]	; 0x40
   253c8:	blx	r2
   253cc:	cmp	r0, #0
   253d0:	beq	253f0 <fputs@plt+0x1403c>
   253d4:	ldr	r2, [r4, #32]
   253d8:	movw	r1, #63903	; 0xf99f
   253dc:	movt	r1, #8
   253e0:	mov	r0, #28
   253e4:	bl	15d70 <fputs@plt+0x49bc>
   253e8:	sub	sp, fp, #8
   253ec:	pop	{r4, r5, fp, pc}
   253f0:	ldr	r0, [sp, #20]
   253f4:	cmp	r0, #1
   253f8:	beq	25414 <fputs@plt+0x14060>
   253fc:	cmp	r0, #0
   25400:	bne	25468 <fputs@plt+0x140b4>
   25404:	ldr	r2, [r4, #32]
   25408:	movw	r1, #63927	; 0xf9b7
   2540c:	movt	r1, #8
   25410:	b	253e0 <fputs@plt+0x1402c>
   25414:	ldr	r0, [r4, #8]
   25418:	cmp	r0, #0
   2541c:	beq	253e8 <fputs@plt+0x14034>
   25420:	ldr	r0, [r4, #32]
   25424:	ldr	r2, [r5, #52]	; 0x34
   25428:	add	r1, sp, #104	; 0x68
   2542c:	blx	r2
   25430:	cmp	r0, #0
   25434:	bne	25458 <fputs@plt+0x140a4>
   25438:	ldr	r0, [r4, #8]
   2543c:	ldr	r2, [sp, #200]	; 0xc8
   25440:	ldr	r3, [sp, #204]	; 0xcc
   25444:	ldrd	r0, [r0, #8]
   25448:	eor	r1, r3, r1
   2544c:	eor	r0, r2, r0
   25450:	orrs	r0, r0, r1
   25454:	beq	253e8 <fputs@plt+0x14034>
   25458:	ldr	r2, [r4, #32]
   2545c:	movw	r1, #63983	; 0xf9ef
   25460:	movt	r1, #8
   25464:	b	253e0 <fputs@plt+0x1402c>
   25468:	ldr	r2, [r4, #32]
   2546c:	movw	r1, #63956	; 0xf9d4
   25470:	movt	r1, #8
   25474:	b	253e0 <fputs@plt+0x1402c>
   25478:	push	{r4, sl, fp, lr}
   2547c:	add	fp, sp, #8
   25480:	mov	r4, r0
   25484:	ldr	r0, [r0, #72]	; 0x48
   25488:	cmp	r0, #0
   2548c:	beq	254b8 <fputs@plt+0x14104>
   25490:	movw	r2, #17324	; 0x43ac
   25494:	ldr	r1, [r4, #56]	; 0x38
   25498:	movt	r2, #10
   2549c:	ldr	r2, [r2, #280]	; 0x118
   254a0:	blx	r2
   254a4:	mov	r0, #0
   254a8:	vmov.i32	q8, #0	; 0x00000000
   254ac:	str	r0, [r4, #72]	; 0x48
   254b0:	add	r0, r4, #48	; 0x30
   254b4:	vst1.64	{d16-d17}, [r0]
   254b8:	ldr	r0, [r4, #12]
   254bc:	cmp	r0, #0
   254c0:	blt	254fc <fputs@plt+0x14148>
   254c4:	movw	r1, #17324	; 0x43ac
   254c8:	movt	r1, #10
   254cc:	ldr	r1, [r1, #16]
   254d0:	blx	r1
   254d4:	cmp	r0, #0
   254d8:	beq	254f4 <fputs@plt+0x14140>
   254dc:	ldr	r2, [r4, #32]
   254e0:	movw	r1, #64016	; 0xfa10
   254e4:	movw	r0, #4106	; 0x100a
   254e8:	movw	r3, #29444	; 0x7304
   254ec:	movt	r1, #8
   254f0:	bl	2571c <fputs@plt+0x14368>
   254f4:	mvn	r0, #0
   254f8:	str	r0, [r4, #12]
   254fc:	ldr	r0, [r4, #28]
   25500:	bl	14400 <fputs@plt+0x304c>
   25504:	mov	r0, r4
   25508:	mov	r1, #0
   2550c:	mov	r2, #80	; 0x50
   25510:	pop	{r4, sl, fp, lr}
   25514:	b	11174 <memset@plt>
   25518:	b	11234 <open64@plt>
   2551c:	push	{r4, r5, r6, sl, fp, lr}
   25520:	add	fp, sp, #16
   25524:	sub	sp, sp, #520	; 0x208
   25528:	movw	r2, #64280	; 0xfb18
   2552c:	add	r5, sp, #7
   25530:	mov	r4, r1
   25534:	mov	r3, r0
   25538:	mov	r0, #512	; 0x200
   2553c:	movt	r2, #8
   25540:	mov	r1, r5
   25544:	bl	15d40 <fputs@plt+0x498c>
   25548:	mov	r0, r5
   2554c:	bl	111f8 <strlen@plt>
   25550:	cmp	r0, #1
   25554:	blt	25574 <fputs@plt+0x141c0>
   25558:	ldrb	r1, [r5, r0]
   2555c:	cmp	r1, #47	; 0x2f
   25560:	beq	25588 <fputs@plt+0x141d4>
   25564:	sub	r1, r0, #1
   25568:	cmp	r0, #2
   2556c:	mov	r0, r1
   25570:	bge	25558 <fputs@plt+0x141a4>
   25574:	ldrb	r1, [sp, #7]
   25578:	mov	r0, #1
   2557c:	cmp	r1, #47	; 0x2f
   25580:	movne	r1, #46	; 0x2e
   25584:	strbne	r1, [sp, #7]
   25588:	mov	r6, #0
   2558c:	mov	r1, #0
   25590:	mov	r2, #0
   25594:	strb	r6, [r5, r0]
   25598:	mov	r0, r5
   2559c:	bl	25608 <fputs@plt+0x14254>
   255a0:	cmn	r0, #1
   255a4:	str	r0, [r4]
   255a8:	bgt	255f4 <fputs@plt+0x14240>
   255ac:	movw	r0, #63693	; 0xf8cd
   255b0:	movw	r1, #64300	; 0xfb2c
   255b4:	movw	r2, #64283	; 0xfb1b
   255b8:	movw	r3, #31035	; 0x793b
   255bc:	mov	r6, #14
   255c0:	movt	r0, #8
   255c4:	movt	r1, #8
   255c8:	movt	r2, #8
   255cc:	add	r0, r0, #20
   255d0:	str	r0, [sp]
   255d4:	mov	r0, #14
   255d8:	bl	15d70 <fputs@plt+0x49bc>
   255dc:	movw	r1, #64112	; 0xfa70
   255e0:	add	r2, sp, #7
   255e4:	mov	r0, #14
   255e8:	movw	r3, #31035	; 0x793b
   255ec:	movt	r1, #8
   255f0:	bl	2571c <fputs@plt+0x14368>
   255f4:	mov	r0, r6
   255f8:	sub	sp, fp, #16
   255fc:	pop	{r4, r5, r6, sl, fp, pc}
   25600:	mov	r0, #30
   25604:	b	110f0 <sysconf@plt>
   25608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2560c:	add	fp, sp, #28
   25610:	sub	sp, sp, #108	; 0x6c
   25614:	movw	sl, #17324	; 0x43ac
   25618:	cmp	r2, #0
   2561c:	mov	r4, r2
   25620:	mov	r8, r2
   25624:	mov	r9, r1
   25628:	mov	r7, r0
   2562c:	orr	r6, r1, #524288	; 0x80000
   25630:	moveq	r4, #420	; 0x1a4
   25634:	movt	sl, #10
   25638:	ldr	r3, [sl, #4]
   2563c:	mov	r0, r7
   25640:	mov	r1, r6
   25644:	mov	r2, r4
   25648:	blx	r3
   2564c:	mov	r5, r0
   25650:	cmn	r0, #1
   25654:	ble	256a8 <fputs@plt+0x142f4>
   25658:	cmp	r5, #2
   2565c:	bgt	256bc <fputs@plt+0x14308>
   25660:	ldr	r1, [sl, #16]
   25664:	mov	r0, r5
   25668:	blx	r1
   2566c:	movw	r1, #64199	; 0xfac7
   25670:	mov	r0, #28
   25674:	mov	r2, r7
   25678:	mov	r3, r5
   2567c:	movt	r1, #8
   25680:	bl	15d70 <fputs@plt+0x49bc>
   25684:	ldr	r3, [sl, #4]
   25688:	movw	r0, #64242	; 0xfaf2
   2568c:	mov	r1, r9
   25690:	mov	r2, r8
   25694:	movt	r0, #8
   25698:	blx	r3
   2569c:	cmp	r0, #0
   256a0:	bge	25638 <fputs@plt+0x14284>
   256a4:	b	2570c <fputs@plt+0x14358>
   256a8:	bl	113a8 <__errno_location@plt>
   256ac:	ldr	r0, [r0]
   256b0:	cmp	r0, #4
   256b4:	beq	25638 <fputs@plt+0x14284>
   256b8:	b	25710 <fputs@plt+0x1435c>
   256bc:	cmp	r8, #0
   256c0:	beq	25710 <fputs@plt+0x1435c>
   256c4:	ldr	r2, [sl, #64]	; 0x40
   256c8:	mov	r1, sp
   256cc:	mov	r0, r5
   256d0:	blx	r2
   256d4:	cmp	r0, #0
   256d8:	ldreq	r0, [sp, #48]	; 0x30
   256dc:	ldreq	r1, [sp, #52]	; 0x34
   256e0:	orrseq	r0, r0, r1
   256e4:	bne	25710 <fputs@plt+0x1435c>
   256e8:	ldr	r0, [sp, #16]
   256ec:	bfc	r0, #9, #23
   256f0:	cmp	r0, r8
   256f4:	beq	25710 <fputs@plt+0x1435c>
   256f8:	ldr	r2, [sl, #172]	; 0xac
   256fc:	mov	r0, r5
   25700:	mov	r1, r8
   25704:	blx	r2
   25708:	b	25710 <fputs@plt+0x1435c>
   2570c:	mvn	r5, #0
   25710:	mov	r0, r5
   25714:	sub	sp, fp, #28
   25718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2571c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25720:	add	fp, sp, #24
   25724:	sub	sp, sp, #16
   25728:	mov	r8, r3
   2572c:	mov	r5, r2
   25730:	mov	r6, r1
   25734:	mov	r7, r0
   25738:	bl	113a8 <__errno_location@plt>
   2573c:	ldr	r4, [r0]
   25740:	mov	r0, r4
   25744:	bl	110a8 <strerror@plt>
   25748:	movw	r1, #39819	; 0x9b8b
   2574c:	cmp	r5, #0
   25750:	str	r0, [sp, #8]
   25754:	mov	r0, r7
   25758:	mov	r2, r8
   2575c:	mov	r3, r4
   25760:	str	r6, [sp]
   25764:	movt	r1, #8
   25768:	movne	r1, r5
   2576c:	str	r1, [sp, #4]
   25770:	movw	r1, #64252	; 0xfafc
   25774:	movt	r1, #8
   25778:	bl	15d70 <fputs@plt+0x49bc>
   2577c:	mov	r0, r7
   25780:	sub	sp, fp, #24
   25784:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25788:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2578c:	add	fp, sp, #24
   25790:	ldr	r8, [r0, #8]
   25794:	ldr	r5, [r8, #36]	; 0x24
   25798:	cmp	r5, #0
   2579c:	beq	257f4 <fputs@plt+0x14440>
   257a0:	movw	r7, #17324	; 0x43ac
   257a4:	movw	r9, #64016	; 0xfa10
   257a8:	mov	r4, r0
   257ac:	movt	r7, #10
   257b0:	movt	r9, #8
   257b4:	ldr	r1, [r7, #16]
   257b8:	ldr	r0, [r5]
   257bc:	ldr	r6, [r5, #8]
   257c0:	blx	r1
   257c4:	cmp	r0, #0
   257c8:	beq	257e0 <fputs@plt+0x1442c>
   257cc:	ldr	r2, [r4, #32]
   257d0:	movw	r0, #4106	; 0x100a
   257d4:	mov	r1, r9
   257d8:	movw	r3, #28716	; 0x702c
   257dc:	bl	2571c <fputs@plt+0x14368>
   257e0:	mov	r0, r5
   257e4:	bl	14400 <fputs@plt+0x304c>
   257e8:	cmp	r6, #0
   257ec:	mov	r5, r6
   257f0:	bne	257b4 <fputs@plt+0x14400>
   257f4:	mov	r0, #0
   257f8:	str	r0, [r8, #36]	; 0x24
   257fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   25800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25804:	add	fp, sp, #28
   25808:	sub	sp, sp, #4
   2580c:	ldr	r7, [fp, #12]
   25810:	movw	r8, #17324	; 0x43ac
   25814:	mov	r9, r3
   25818:	mov	r5, r2
   2581c:	mov	r6, r0
   25820:	mov	sl, #0
   25824:	movt	r8, #10
   25828:	bfc	r7, #17, #15
   2582c:	mov	r0, r6
   25830:	mov	r2, r5
   25834:	mov	r3, r9
   25838:	str	sl, [sp]
   2583c:	bl	112ac <lseek64@plt>
   25840:	cmp	r1, #0
   25844:	blt	2587c <fputs@plt+0x144c8>
   25848:	ldr	r3, [r8, #136]	; 0x88
   2584c:	ldr	r1, [fp, #8]
   25850:	mov	r0, r6
   25854:	mov	r2, r7
   25858:	blx	r3
   2585c:	mov	r4, r0
   25860:	cmn	r0, #1
   25864:	bgt	25890 <fputs@plt+0x144dc>
   25868:	bl	113a8 <__errno_location@plt>
   2586c:	ldr	r1, [r0]
   25870:	cmp	r1, #4
   25874:	beq	2582c <fputs@plt+0x14478>
   25878:	b	25884 <fputs@plt+0x144d0>
   2587c:	mvn	r4, #0
   25880:	bl	113a8 <__errno_location@plt>
   25884:	ldr	r0, [r0]
   25888:	ldr	r1, [fp, #16]
   2588c:	str	r0, [r1]
   25890:	mov	r0, r4
   25894:	sub	sp, fp, #28
   25898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2589c:	mov	r2, r1
   258a0:	ldrh	r1, [r0, #18]
   258a4:	and	r1, r1, #3
   258a8:	cmp	r1, #1
   258ac:	bne	25944 <fputs@plt+0x14590>
   258b0:	push	{r4, r5, fp, lr}
   258b4:	add	fp, sp, #8
   258b8:	sub	sp, sp, #32
   258bc:	ldr	r4, [r0, #8]
   258c0:	mov	r1, #0
   258c4:	ldrb	r2, [r4, #21]
   258c8:	cmp	r2, #0
   258cc:	bne	25938 <fputs@plt+0x14584>
   258d0:	mov	r1, #0
   258d4:	mov	r5, #1
   258d8:	mov	r2, sp
   258dc:	str	r1, [sp, #20]
   258e0:	movw	r1, #510	; 0x1fe
   258e4:	str	r1, [sp, #16]
   258e8:	movw	r1, #17320	; 0x43a8
   258ec:	str	r5, [sp]
   258f0:	movt	r1, #10
   258f4:	ldr	r1, [r1]
   258f8:	add	r1, r1, #2
   258fc:	str	r1, [sp, #8]
   25900:	asr	r1, r1, #31
   25904:	str	r1, [sp, #12]
   25908:	movw	r1, #17324	; 0x43ac
   2590c:	movt	r1, #10
   25910:	ldr	r0, [r0, #12]
   25914:	ldr	r3, [r1, #88]	; 0x58
   25918:	mov	r1, #13
   2591c:	blx	r3
   25920:	cmp	r0, #0
   25924:	mov	r1, r0
   25928:	strbge	r5, [r4, #21]
   2592c:	ldrge	r0, [r4, #32]
   25930:	addge	r0, r0, #1
   25934:	strge	r0, [r4, #32]
   25938:	mov	r0, r1
   2593c:	sub	sp, fp, #8
   25940:	pop	{r4, r5, fp, pc}
   25944:	movw	r1, #17324	; 0x43ac
   25948:	ldr	r0, [r0, #12]
   2594c:	movt	r1, #10
   25950:	ldr	r3, [r1, #88]	; 0x58
   25954:	mov	r1, #13
   25958:	bx	r3
   2595c:	mov	r1, r0
   25960:	mov	r0, #5
   25964:	cmp	r1, #16
   25968:	bhi	25990 <fputs@plt+0x145dc>
   2596c:	movw	r3, #10256	; 0x2810
   25970:	mov	r2, #1
   25974:	movt	r3, #1
   25978:	tst	r3, r2, lsl r1
   2597c:	bxne	lr
   25980:	cmp	r1, #1
   25984:	bne	25990 <fputs@plt+0x145dc>
   25988:	mov	r0, #3
   2598c:	bx	lr
   25990:	cmp	r1, #37	; 0x25
   25994:	cmpne	r1, #110	; 0x6e
   25998:	bne	259a0 <fputs@plt+0x145ec>
   2599c:	bx	lr
   259a0:	movw	r0, #3850	; 0xf0a
   259a4:	bx	lr
   259a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259ac:	add	fp, sp, #28
   259b0:	sub	sp, sp, #124	; 0x7c
   259b4:	movw	r5, #17660	; 0x44fc
   259b8:	str	r0, [sp, #12]
   259bc:	movw	r0, #35092	; 0x8914
   259c0:	mov	r4, r1
   259c4:	movt	r0, #10
   259c8:	movt	r5, #10
   259cc:	ldr	r6, [r0]
   259d0:	ldr	r0, [r5]
   259d4:	cmp	r0, #0
   259d8:	bne	259ec <fputs@plt+0x14638>
   259dc:	movw	r0, #64371	; 0xfb73
   259e0:	movt	r0, #8
   259e4:	bl	11138 <getenv@plt>
   259e8:	str	r0, [r5]
   259ec:	ldr	r0, [r5, #4]
   259f0:	cmp	r0, #0
   259f4:	bne	25a08 <fputs@plt+0x14654>
   259f8:	movw	r0, #64378	; 0xfb7a
   259fc:	movt	r0, #8
   25a00:	bl	11138 <getenv@plt>
   25a04:	str	r0, [r5, #4]
   25a08:	movw	r8, #17324	; 0x43ac
   25a0c:	mov	r7, #0
   25a10:	add	r9, sp, #16
   25a14:	movt	r8, #10
   25a18:	cmp	r6, #0
   25a1c:	beq	25a60 <fputs@plt+0x146ac>
   25a20:	ldr	r2, [r8, #52]	; 0x34
   25a24:	mov	r0, r6
   25a28:	mov	r1, r9
   25a2c:	blx	r2
   25a30:	cmp	r0, #0
   25a34:	bne	25a60 <fputs@plt+0x146ac>
   25a38:	ldr	r0, [sp, #32]
   25a3c:	and	r0, r0, #61440	; 0xf000
   25a40:	cmp	r0, #16384	; 0x4000
   25a44:	bne	25a60 <fputs@plt+0x146ac>
   25a48:	ldr	r2, [r8, #28]
   25a4c:	mov	r0, r6
   25a50:	mov	r1, #7
   25a54:	blx	r2
   25a58:	cmp	r0, #0
   25a5c:	beq	25a70 <fputs@plt+0x146bc>
   25a60:	ldr	r6, [r5, r7, lsl #2]
   25a64:	add	r7, r7, #1
   25a68:	cmp	r7, #6
   25a6c:	bcc	25a18 <fputs@plt+0x14664>
   25a70:	ldr	r0, [sp, #12]
   25a74:	mvn	r9, #0
   25a78:	mov	sl, #0
   25a7c:	mov	r7, #0
   25a80:	sub	r5, r0, #2
   25a84:	mov	r0, #8
   25a88:	add	r1, sp, #16
   25a8c:	bl	15e10 <fputs@plt+0x4a5c>
   25a90:	strb	sl, [r4, r5]
   25a94:	movw	r2, #64336	; 0xfb50
   25a98:	mov	r3, r6
   25a9c:	ldr	r0, [sp, #16]
   25aa0:	ldr	r1, [sp, #20]
   25aa4:	movt	r2, #8
   25aa8:	stm	sp, {r0, r1, sl}
   25aac:	mov	r1, r4
   25ab0:	ldr	r0, [sp, #12]
   25ab4:	bl	15d40 <fputs@plt+0x498c>
   25ab8:	ldrb	r0, [r4, r5]
   25abc:	cmp	r0, #0
   25ac0:	bne	25aec <fputs@plt+0x14738>
   25ac4:	add	r9, r9, #1
   25ac8:	cmp	r9, #10
   25acc:	bhi	25aec <fputs@plt+0x14738>
   25ad0:	ldr	r2, [r8, #28]
   25ad4:	mov	r0, r4
   25ad8:	mov	r1, #0
   25adc:	blx	r2
   25ae0:	cmp	r0, #0
   25ae4:	beq	25a84 <fputs@plt+0x146d0>
   25ae8:	b	25af0 <fputs@plt+0x1473c>
   25aec:	mov	r7, #1
   25af0:	mov	r0, r7
   25af4:	sub	sp, fp, #28
   25af8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25afc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b00:	add	fp, sp, #28
   25b04:	sub	sp, sp, #132	; 0x84
   25b08:	mov	r4, r0
   25b0c:	ldr	r0, [r0, #44]	; 0x2c
   25b10:	mov	r5, #0
   25b14:	cmp	r0, #0
   25b18:	ble	25b28 <fputs@plt+0x14774>
   25b1c:	mov	r0, r5
   25b20:	sub	sp, fp, #28
   25b24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b28:	mov	r6, r3
   25b2c:	cmn	r3, #1
   25b30:	ble	25c28 <fputs@plt+0x14874>
   25b34:	mov	r7, r2
   25b38:	mov	sl, r4
   25b3c:	mov	r5, #0
   25b40:	ldr	r1, [sl, #64]!	; 0x40
   25b44:	ldr	r2, [sl, #4]
   25b48:	subs	r3, r1, r7
   25b4c:	ldr	r0, [sl, #-12]
   25b50:	sbcs	r3, r2, r6
   25b54:	mov	r3, #0
   25b58:	movwlt	r3, #1
   25b5c:	cmp	r3, #0
   25b60:	mov	r3, sl
   25b64:	ldr	r9, [r3, #-16]!
   25b68:	movne	r6, r2
   25b6c:	movne	r7, r1
   25b70:	eor	r2, r6, r0
   25b74:	eor	r1, r7, r9
   25b78:	orrs	r1, r1, r2
   25b7c:	beq	25b1c <fputs@plt+0x14768>
   25b80:	ldr	r8, [r4, #72]	; 0x48
   25b84:	ldr	r1, [r4, #12]
   25b88:	str	r3, [sp, #20]
   25b8c:	cmp	r8, #0
   25b90:	beq	25c58 <fputs@plt+0x148a4>
   25b94:	str	r1, [sp, #16]
   25b98:	ldrd	r2, [r4, #56]	; 0x38
   25b9c:	eor	r1, r2, r9
   25ba0:	eor	r0, r3, r0
   25ba4:	orrs	r0, r1, r0
   25ba8:	beq	25bc4 <fputs@plt+0x14810>
   25bac:	sub	r1, r2, r9
   25bb0:	movw	r2, #17324	; 0x43ac
   25bb4:	add	r0, r8, r9
   25bb8:	movt	r2, #10
   25bbc:	ldr	r2, [r2, #280]	; 0x118
   25bc0:	blx	r2
   25bc4:	movw	r0, #17324	; 0x43ac
   25bc8:	mov	r1, r9
   25bcc:	mov	r2, r7
   25bd0:	mov	r3, #1
   25bd4:	movt	r0, #10
   25bd8:	ldr	ip, [r0, #292]	; 0x124
   25bdc:	mov	r0, r8
   25be0:	blx	ip
   25be4:	mov	r1, r8
   25be8:	mov	r8, r0
   25bec:	add	r0, r0, #1
   25bf0:	cmp	r0, #1
   25bf4:	bhi	25c98 <fputs@plt+0x148e4>
   25bf8:	movw	r0, #17324	; 0x43ac
   25bfc:	movt	r0, #10
   25c00:	ldr	r2, [r0, #280]	; 0x118
   25c04:	mov	r0, r1
   25c08:	mov	r1, r9
   25c0c:	blx	r2
   25c10:	movw	r9, #64165	; 0xfaa5
   25c14:	cmp	r8, #0
   25c18:	movt	r9, #8
   25c1c:	bne	25ca0 <fputs@plt+0x148ec>
   25c20:	ldr	r1, [sp, #16]
   25c24:	b	25c60 <fputs@plt+0x148ac>
   25c28:	movw	r1, #17324	; 0x43ac
   25c2c:	ldr	r0, [r4, #12]
   25c30:	movt	r1, #10
   25c34:	ldr	r2, [r1, #64]	; 0x40
   25c38:	add	r1, sp, #24
   25c3c:	blx	r2
   25c40:	movw	r5, #1802	; 0x70a
   25c44:	cmp	r0, #0
   25c48:	bne	25b1c <fputs@plt+0x14768>
   25c4c:	ldr	r7, [sp, #72]	; 0x48
   25c50:	ldr	r6, [sp, #76]	; 0x4c
   25c54:	b	25b38 <fputs@plt+0x14784>
   25c58:	movw	r9, #64153	; 0xfa99
   25c5c:	movt	r9, #8
   25c60:	movw	r0, #17324	; 0x43ac
   25c64:	str	r1, [sp]
   25c68:	mov	r1, r7
   25c6c:	mov	r2, #1
   25c70:	mov	r3, #1
   25c74:	movt	r0, #10
   25c78:	ldr	ip, [r0, #268]	; 0x10c
   25c7c:	mov	r0, #0
   25c80:	str	r0, [sp, #8]
   25c84:	str	r0, [sp, #12]
   25c88:	mov	r0, #0
   25c8c:	blx	ip
   25c90:	mov	r8, r0
   25c94:	b	25ca0 <fputs@plt+0x148ec>
   25c98:	movw	r9, #64165	; 0xfaa5
   25c9c:	movt	r9, #8
   25ca0:	cmn	r8, #1
   25ca4:	bne	25cd0 <fputs@plt+0x1491c>
   25ca8:	ldr	r2, [r4, #32]
   25cac:	mov	r0, #0
   25cb0:	mov	r1, r9
   25cb4:	movw	r3, #32299	; 0x7e2b
   25cb8:	mov	r8, #0
   25cbc:	bl	2571c <fputs@plt+0x14368>
   25cc0:	mov	r7, #0
   25cc4:	mov	r6, #0
   25cc8:	str	r8, [sl]
   25ccc:	str	r8, [sl, #4]
   25cd0:	ldr	r0, [sp, #20]
   25cd4:	vmov.32	d16[0], r7
   25cd8:	str	r8, [r4, #72]	; 0x48
   25cdc:	vmov.32	d16[1], r6
   25ce0:	vorr	d17, d16, d16
   25ce4:	vst1.64	{d16-d17}, [r0]
   25ce8:	b	25b1c <fputs@plt+0x14768>
   25cec:	push	{r4, r6, r7, sl, fp, lr}
   25cf0:	add	fp, sp, #16
   25cf4:	sub	sp, sp, #32
   25cf8:	ldr	r0, [r0, #8]
   25cfc:	mov	r6, r2
   25d00:	ldr	r0, [r0, #28]
   25d04:	ldr	r2, [r0, #12]
   25d08:	cmp	r2, #0
   25d0c:	blt	25d70 <fputs@plt+0x149bc>
   25d10:	mov	r2, sp
   25d14:	vmov.i32	q8, #0	; 0x00000000
   25d18:	mov	ip, #8
   25d1c:	asr	r7, r6, #31
   25d20:	add	r4, r2, #16
   25d24:	vst1.64	{d16-d17}, [r4]
   25d28:	mov	r4, r2
   25d2c:	vst1.64	{d16-d17}, [r4], ip
   25d30:	strd	r6, [r4]
   25d34:	strh	r1, [sp]
   25d38:	mov	r4, #0
   25d3c:	asr	r1, r3, #31
   25d40:	strh	r4, [sp, #2]
   25d44:	str	r1, [sp, #20]
   25d48:	movw	r1, #17324	; 0x43ac
   25d4c:	str	r3, [sp, #16]
   25d50:	movt	r1, #10
   25d54:	ldr	r0, [r0, #12]
   25d58:	ldr	r3, [r1, #88]	; 0x58
   25d5c:	mov	r1, #13
   25d60:	blx	r3
   25d64:	cmn	r0, #1
   25d68:	movweq	r4, #5
   25d6c:	b	25d74 <fputs@plt+0x149c0>
   25d70:	mov	r4, #0
   25d74:	mov	r0, r4
   25d78:	sub	sp, fp, #16
   25d7c:	pop	{r4, r6, r7, sl, fp, pc}
   25d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25d84:	add	fp, sp, #28
   25d88:	sub	sp, sp, #4
   25d8c:	mov	r8, r0
   25d90:	ldr	r0, [r0, #8]
   25d94:	ldr	r4, [r0, #28]
   25d98:	cmp	r4, #0
   25d9c:	beq	25dac <fputs@plt+0x149f8>
   25da0:	ldr	r0, [r4, #28]
   25da4:	cmp	r0, #0
   25da8:	beq	25db4 <fputs@plt+0x14a00>
   25dac:	sub	sp, fp, #28
   25db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25db4:	movw	r9, #17324	; 0x43ac
   25db8:	movt	r9, #10
   25dbc:	ldr	r0, [r9, #304]	; 0x130
   25dc0:	blx	r0
   25dc4:	asr	r1, r0, #31
   25dc8:	cmp	r0, #32768	; 0x8000
   25dcc:	add	r1, r0, r1, lsr #17
   25dd0:	ldrh	r0, [r4, #20]
   25dd4:	asr	r7, r1, #15
   25dd8:	movwlt	r7, #1
   25ddc:	cmp	r0, #0
   25de0:	beq	25e34 <fputs@plt+0x14a80>
   25de4:	add	sl, r4, #24
   25de8:	add	r6, r4, #12
   25dec:	mov	r5, #0
   25df0:	ldr	r0, [r6]
   25df4:	cmp	r0, #0
   25df8:	blt	25e14 <fputs@plt+0x14a60>
   25dfc:	ldr	r0, [r4, #24]
   25e00:	ldr	r1, [r4, #16]
   25e04:	ldr	r2, [r9, #280]	; 0x118
   25e08:	ldr	r0, [r0, r5, lsl #2]
   25e0c:	blx	r2
   25e10:	b	25e20 <fputs@plt+0x14a6c>
   25e14:	ldr	r0, [sl]
   25e18:	ldr	r0, [r0, r5, lsl #2]
   25e1c:	bl	14400 <fputs@plt+0x304c>
   25e20:	ldrh	r0, [r4, #20]
   25e24:	add	r5, r5, r7
   25e28:	cmp	r5, r0
   25e2c:	blt	25df0 <fputs@plt+0x14a3c>
   25e30:	b	25e3c <fputs@plt+0x14a88>
   25e34:	add	r6, r4, #12
   25e38:	add	sl, r4, #24
   25e3c:	ldr	r0, [sl]
   25e40:	bl	14400 <fputs@plt+0x304c>
   25e44:	ldr	r0, [r6]
   25e48:	cmp	r0, #0
   25e4c:	blt	25e88 <fputs@plt+0x14ad4>
   25e50:	ldr	r1, [r9, #16]
   25e54:	blx	r1
   25e58:	cmp	r0, #0
   25e5c:	beq	25e80 <fputs@plt+0x14acc>
   25e60:	cmp	r8, #0
   25e64:	movw	r1, #64016	; 0xfa10
   25e68:	movw	r0, #4106	; 0x100a
   25e6c:	movw	r3, #31697	; 0x7bd1
   25e70:	ldrne	r2, [r8, #32]
   25e74:	movt	r1, #8
   25e78:	moveq	r2, #0
   25e7c:	bl	2571c <fputs@plt+0x14368>
   25e80:	mvn	r0, #0
   25e84:	str	r0, [r6]
   25e88:	ldr	r0, [r4]
   25e8c:	mov	r1, #0
   25e90:	str	r1, [r0, #28]
   25e94:	mov	r0, r4
   25e98:	sub	sp, fp, #28
   25e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ea0:	b	14400 <fputs@plt+0x304c>
   25ea4:	push	{fp, lr}
   25ea8:	mov	fp, sp
   25eac:	bl	25478 <fputs@plt+0x140c4>
   25eb0:	mov	r0, #0
   25eb4:	pop	{fp, pc}
   25eb8:	mov	r0, #0
   25ebc:	bx	lr
   25ec0:	mov	r0, #0
   25ec4:	bx	lr
   25ec8:	mov	r0, #0
   25ecc:	str	r0, [r1]
   25ed0:	mov	r0, #0
   25ed4:	bx	lr
   25ed8:	push	{r4, sl, fp, lr}
   25edc:	add	fp, sp, #8
   25ee0:	mov	r1, #0
   25ee4:	mov	r4, r0
   25ee8:	bl	25f90 <fputs@plt+0x14bdc>
   25eec:	ldr	r0, [r4, #24]
   25ef0:	bl	14400 <fputs@plt+0x304c>
   25ef4:	mov	r0, r4
   25ef8:	bl	25478 <fputs@plt+0x140c4>
   25efc:	mov	r0, #0
   25f00:	pop	{r4, sl, fp, pc}
   25f04:	push	{r4, r5, r6, sl, fp, lr}
   25f08:	add	fp, sp, #16
   25f0c:	mov	r4, r0
   25f10:	mov	r6, r1
   25f14:	ldr	r0, [r0, #24]
   25f18:	ldrb	r1, [r4, #16]
   25f1c:	cmp	r1, #0
   25f20:	beq	25f38 <fputs@plt+0x14b84>
   25f24:	mov	r1, #0
   25f28:	strb	r6, [r4, #16]
   25f2c:	mov	r5, #0
   25f30:	bl	11354 <utimes@plt>
   25f34:	b	25f88 <fputs@plt+0x14bd4>
   25f38:	movw	r1, #17324	; 0x43ac
   25f3c:	movt	r1, #10
   25f40:	ldr	r2, [r1, #220]	; 0xdc
   25f44:	movw	r1, #511	; 0x1ff
   25f48:	blx	r2
   25f4c:	cmn	r0, #1
   25f50:	ble	25f60 <fputs@plt+0x14bac>
   25f54:	mov	r5, r0
   25f58:	strb	r6, [r4, #16]
   25f5c:	b	25f88 <fputs@plt+0x14bd4>
   25f60:	bl	113a8 <__errno_location@plt>
   25f64:	ldr	r6, [r0]
   25f68:	mov	r5, #5
   25f6c:	cmp	r6, #17
   25f70:	beq	25f88 <fputs@plt+0x14bd4>
   25f74:	mov	r0, r6
   25f78:	bl	2595c <fputs@plt+0x145a8>
   25f7c:	cmp	r0, #5
   25f80:	strne	r6, [r4, #20]
   25f84:	movne	r5, r0
   25f88:	mov	r0, r5
   25f8c:	pop	{r4, r5, r6, sl, fp, pc}
   25f90:	push	{r4, r5, fp, lr}
   25f94:	add	fp, sp, #8
   25f98:	mov	r5, r0
   25f9c:	ldrb	r0, [r0, #16]
   25fa0:	mov	r4, #0
   25fa4:	cmp	r0, r1
   25fa8:	beq	25ffc <fputs@plt+0x14c48>
   25fac:	cmp	r1, #1
   25fb0:	bne	25fc0 <fputs@plt+0x14c0c>
   25fb4:	mov	r0, #1
   25fb8:	strb	r0, [r5, #16]
   25fbc:	b	25ffc <fputs@plt+0x14c48>
   25fc0:	movw	r1, #17324	; 0x43ac
   25fc4:	ldr	r0, [r5, #24]
   25fc8:	movt	r1, #10
   25fcc:	ldr	r1, [r1, #232]	; 0xe8
   25fd0:	blx	r1
   25fd4:	cmn	r0, #1
   25fd8:	ble	25fe8 <fputs@plt+0x14c34>
   25fdc:	mov	r4, #0
   25fe0:	strb	r4, [r5, #16]
   25fe4:	b	25ffc <fputs@plt+0x14c48>
   25fe8:	bl	113a8 <__errno_location@plt>
   25fec:	ldr	r0, [r0]
   25ff0:	cmp	r0, #2
   25ff4:	strne	r0, [r5, #20]
   25ff8:	movwne	r4, #2058	; 0x80a
   25ffc:	mov	r0, r4
   26000:	pop	{r4, r5, fp, pc}
   26004:	push	{r4, sl, fp, lr}
   26008:	add	fp, sp, #8
   2600c:	mov	r4, r1
   26010:	movw	r1, #17324	; 0x43ac
   26014:	ldr	r0, [r0, #24]
   26018:	movt	r1, #10
   2601c:	ldr	r2, [r1, #28]
   26020:	mov	r1, #0
   26024:	blx	r2
   26028:	clz	r0, r0
   2602c:	lsr	r0, r0, #5
   26030:	str	r0, [r4]
   26034:	mov	r0, #0
   26038:	pop	{r4, sl, fp, pc}
   2603c:	movw	r0, #50232	; 0xc438
   26040:	movt	r0, #8
   26044:	bx	lr
   26048:	movw	r0, #50308	; 0xc484
   2604c:	movt	r0, #8
   26050:	bx	lr
   26054:	push	{r4, r5, fp, lr}
   26058:	add	fp, sp, #8
   2605c:	sub	sp, sp, #104	; 0x68
   26060:	mov	r4, r0
   26064:	ldr	r0, [r0, #92]	; 0x5c
   26068:	add	r3, sp, #34	; 0x22
   2606c:	add	r5, sp, #4
   26070:	str	r3, [sp, #12]
   26074:	str	r3, [sp, #8]
   26078:	mov	r3, #0
   2607c:	str	r4, [sp, #4]
   26080:	str	r3, [sp, #16]
   26084:	mov	r3, #70	; 0x46
   26088:	str	r3, [sp, #20]
   2608c:	mov	r3, #256	; 0x100
   26090:	strh	r3, [sp, #28]
   26094:	str	r0, [sp, #24]
   26098:	mov	r0, r5
   2609c:	bl	146b8 <fputs@plt+0x3304>
   260a0:	mov	r0, r5
   260a4:	bl	15be0 <fputs@plt+0x482c>
   260a8:	ldrb	r1, [sp, #28]
   260ac:	cmp	r1, #1
   260b0:	ldrbeq	r1, [r4, #69]	; 0x45
   260b4:	cmpeq	r1, #0
   260b8:	beq	260c4 <fputs@plt+0x14d10>
   260bc:	sub	sp, fp, #8
   260c0:	pop	{r4, r5, fp, pc}
   260c4:	ldrb	r1, [r4, #70]	; 0x46
   260c8:	cmp	r1, #0
   260cc:	bne	260bc <fputs@plt+0x14d08>
   260d0:	mov	r1, #1
   260d4:	strb	r1, [r4, #69]	; 0x45
   260d8:	ldr	r2, [r4, #164]	; 0xa4
   260dc:	cmp	r2, #1
   260e0:	strge	r1, [r4, #248]	; 0xf8
   260e4:	ldr	r1, [r4, #256]	; 0x100
   260e8:	add	r1, r1, #1
   260ec:	str	r1, [r4, #256]	; 0x100
   260f0:	b	260bc <fputs@plt+0x14d08>
   260f4:	push	{r4, r5, fp, lr}
   260f8:	add	fp, sp, #8
   260fc:	mov	r4, r0
   26100:	ldr	r0, [r0, #240]	; 0xf0
   26104:	mov	r5, r1
   26108:	cmp	r0, #0
   2610c:	beq	26130 <fputs@plt+0x14d7c>
   26110:	ldrh	r1, [r0, #8]
   26114:	movw	r2, #9312	; 0x2460
   26118:	tst	r1, r2
   2611c:	beq	26128 <fputs@plt+0x14d74>
   26120:	bl	33934 <fputs@plt+0x22580>
   26124:	b	26130 <fputs@plt+0x14d7c>
   26128:	mov	r1, #1
   2612c:	strh	r1, [r0, #8]
   26130:	movw	r0, #3082	; 0xc0a
   26134:	cmp	r5, r0
   26138:	beq	26174 <fputs@plt+0x14dc0>
   2613c:	and	r0, r5, #251	; 0xfb
   26140:	orr	r0, r0, #4
   26144:	cmp	r0, #14
   26148:	popne	{r4, r5, fp, pc}
   2614c:	ldr	r0, [r4]
   26150:	ldr	r3, [r0, #68]	; 0x44
   26154:	cmp	r3, #0
   26158:	beq	2616c <fputs@plt+0x14db8>
   2615c:	mov	r1, #0
   26160:	mov	r2, #0
   26164:	blx	r3
   26168:	b	26170 <fputs@plt+0x14dbc>
   2616c:	mov	r0, #0
   26170:	str	r0, [r4, #60]	; 0x3c
   26174:	pop	{r4, r5, fp, pc}
   26178:	push	{r4, r5, r6, sl, fp, lr}
   2617c:	add	fp, sp, #16
   26180:	sub	sp, sp, #16
   26184:	ldr	r4, [r0]
   26188:	mov	r5, r0
   2618c:	mov	r6, #0
   26190:	ldr	r0, [r4, #16]
   26194:	ldr	r0, [r0, #20]
   26198:	cmp	r0, #0
   2619c:	bne	261f4 <fputs@plt+0x14e40>
   261a0:	ldrb	r0, [r5, #453]	; 0x1c5
   261a4:	cmp	r0, #0
   261a8:	bne	261f4 <fputs@plt+0x14e40>
   261ac:	ldr	r0, [r4]
   261b0:	movw	r1, #542	; 0x21e
   261b4:	mov	r2, #0
   261b8:	add	r3, sp, #12
   261bc:	str	r2, [sp]
   261c0:	str	r1, [sp, #4]
   261c4:	mov	r1, #0
   261c8:	mov	r2, r4
   261cc:	bl	26268 <fputs@plt+0x14eb4>
   261d0:	cmp	r0, #0
   261d4:	beq	26200 <fputs@plt+0x14e4c>
   261d8:	movw	r1, #64465	; 0xfbd1
   261dc:	mov	r6, r0
   261e0:	mov	r0, r5
   261e4:	movt	r1, #8
   261e8:	bl	1d2fc <fputs@plt+0xbf48>
   261ec:	str	r6, [r5, #12]
   261f0:	mov	r6, #1
   261f4:	mov	r0, r6
   261f8:	sub	sp, fp, #16
   261fc:	pop	{r4, r5, r6, sl, fp, pc}
   26200:	ldr	r1, [r4, #16]
   26204:	ldr	r0, [sp, #12]
   26208:	mvn	r2, #0
   2620c:	mov	r3, #0
   26210:	mov	r6, #0
   26214:	str	r0, [r1, #20]
   26218:	ldr	r1, [r4, #76]	; 0x4c
   2621c:	bl	23064 <fputs@plt+0x11cb0>
   26220:	cmp	r0, #7
   26224:	bne	261f4 <fputs@plt+0x14e40>
   26228:	ldrb	r0, [r4, #69]	; 0x45
   2622c:	cmp	r0, #0
   26230:	bne	261f0 <fputs@plt+0x14e3c>
   26234:	ldrb	r0, [r4, #70]	; 0x46
   26238:	cmp	r0, #0
   2623c:	bne	261f0 <fputs@plt+0x14e3c>
   26240:	mov	r0, #1
   26244:	strb	r0, [r4, #69]	; 0x45
   26248:	ldr	r1, [r4, #164]	; 0xa4
   2624c:	cmp	r1, #1
   26250:	strge	r0, [r4, #248]	; 0xf8
   26254:	ldr	r0, [r4, #256]	; 0x100
   26258:	add	r0, r0, #1
   2625c:	str	r0, [r4, #256]	; 0x100
   26260:	b	261f0 <fputs@plt+0x14e3c>
   26264:	nop	{0}
   26268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2626c:	add	fp, sp, #28
   26270:	sub	sp, sp, #172	; 0xac
   26274:	ldr	r5, [fp, #12]
   26278:	ldr	r4, [fp, #8]
   2627c:	mov	r6, r2
   26280:	cmp	r1, #0
   26284:	mov	r8, r3
   26288:	str	r0, [sp, #60]	; 0x3c
   2628c:	str	r1, [sp, #56]	; 0x38
   26290:	str	r3, [sp, #52]	; 0x34
   26294:	beq	262cc <fputs@plt+0x14f18>
   26298:	mov	r7, r6
   2629c:	ldrb	r6, [r1]
   262a0:	mov	r2, r1
   262a4:	movw	r1, #64535	; 0xfc17
   262a8:	movt	r1, #8
   262ac:	mov	r0, r2
   262b0:	bl	11390 <strcmp@plt>
   262b4:	cmp	r0, #0
   262b8:	beq	262ec <fputs@plt+0x14f38>
   262bc:	cmp	r6, #0
   262c0:	mov	sl, #0
   262c4:	mov	r6, r7
   262c8:	bne	262dc <fputs@plt+0x14f28>
   262cc:	ldrb	r0, [r6, #68]	; 0x44
   262d0:	mov	sl, #1
   262d4:	cmp	r0, #2
   262d8:	beq	262f8 <fputs@plt+0x14f44>
   262dc:	mov	r9, #0
   262e0:	tst	r5, #128	; 0x80
   262e4:	bne	262f8 <fputs@plt+0x14f44>
   262e8:	b	26300 <fputs@plt+0x14f4c>
   262ec:	clz	r0, r6
   262f0:	mov	r6, r7
   262f4:	lsr	sl, r0, #5
   262f8:	orr	r4, r4, #2
   262fc:	mov	r9, #1
   26300:	str	r4, [sp, #48]	; 0x30
   26304:	mov	r0, #2
   26308:	mov	r1, r5
   2630c:	cmp	sl, #0
   26310:	mov	r8, r5
   26314:	bfi	r1, r0, #8, #2
   26318:	mov	r0, #48	; 0x30
   2631c:	movne	r8, r1
   26320:	cmp	r9, #0
   26324:	movne	r8, r1
   26328:	tst	r5, #256	; 0x100
   2632c:	mov	r1, #0
   26330:	moveq	r8, r5
   26334:	bl	142d0 <fputs@plt+0x2f1c>
   26338:	mov	r5, #7
   2633c:	cmp	r0, #0
   26340:	beq	26a04 <fputs@plt+0x15650>
   26344:	mov	r4, r0
   26348:	vmov.i32	q8, #0	; 0x00000000
   2634c:	add	r0, r0, #32
   26350:	cmp	sl, #0
   26354:	vst1.8	{d16-d17}, [r0]
   26358:	add	r0, r4, #20
   2635c:	vst1.8	{d16-d17}, [r0]
   26360:	add	r0, r4, #4
   26364:	str	r6, [r4]
   26368:	vst1.8	{d16-d17}, [r0]
   2636c:	mov	r0, #1
   26370:	str	r4, [r4, #32]
   26374:	str	r0, [r4, #36]	; 0x24
   26378:	bne	264b0 <fputs@plt+0x150fc>
   2637c:	tst	r8, #131072	; 0x20000
   26380:	beq	264b0 <fputs@plt+0x150fc>
   26384:	and	r1, r8, #64	; 0x40
   26388:	eor	r0, r0, r1, lsr #6
   2638c:	ands	r0, r9, r0
   26390:	bne	264b0 <fputs@plt+0x150fc>
   26394:	ldr	r0, [sp, #56]	; 0x38
   26398:	mov	sl, r4
   2639c:	str	r6, [sp, #28]
   263a0:	str	r9, [sp, #40]	; 0x28
   263a4:	cmp	r0, #0
   263a8:	beq	263b8 <fputs@plt+0x15004>
   263ac:	bl	111f8 <strlen@plt>
   263b0:	bic	r0, r0, #-1073741824	; 0xc0000000
   263b4:	b	263bc <fputs@plt+0x15008>
   263b8:	mov	r0, #0
   263bc:	add	r7, r0, #1
   263c0:	ldr	r0, [sp, #60]	; 0x3c
   263c4:	mov	r1, #0
   263c8:	ldr	r0, [r0, #8]
   263cc:	add	r6, r0, #1
   263d0:	mov	r0, r7
   263d4:	cmp	r6, r7
   263d8:	movgt	r0, r6
   263dc:	bl	142d0 <fputs@plt+0x2f1c>
   263e0:	mov	r4, r0
   263e4:	mov	r0, #1
   263e8:	cmp	r4, #0
   263ec:	strb	r0, [sl, #9]
   263f0:	beq	26448 <fputs@plt+0x15094>
   263f4:	ldr	r0, [sp, #40]	; 0x28
   263f8:	cmp	r0, #0
   263fc:	beq	26414 <fputs@plt+0x15060>
   26400:	ldr	r1, [sp, #56]	; 0x38
   26404:	mov	r0, r4
   26408:	mov	r2, r7
   2640c:	bl	1121c <memcpy@plt>
   26410:	b	26454 <fputs@plt+0x150a0>
   26414:	mov	r0, #0
   26418:	ldr	r1, [sp, #56]	; 0x38
   2641c:	mov	r2, r6
   26420:	mov	r3, r4
   26424:	strb	r0, [r4]
   26428:	ldr	r0, [sp, #60]	; 0x3c
   2642c:	ldr	r7, [r0, #36]	; 0x24
   26430:	blx	r7
   26434:	cmp	r0, #0
   26438:	beq	26454 <fputs@plt+0x150a0>
   2643c:	mov	r5, r0
   26440:	mov	r0, r4
   26444:	bl	14400 <fputs@plt+0x304c>
   26448:	mov	r0, sl
   2644c:	bl	14400 <fputs@plt+0x304c>
   26450:	b	26a04 <fputs@plt+0x15650>
   26454:	movw	r0, #35308	; 0x89ec
   26458:	ldr	r9, [sp, #40]	; 0x28
   2645c:	movt	r0, #10
   26460:	ldr	r5, [r0]
   26464:	cmp	r5, #0
   26468:	beq	264a0 <fputs@plt+0x150ec>
   2646c:	ldr	r6, [r5]
   26470:	mov	r0, r4
   26474:	ldr	r1, [r6, #176]	; 0xb0
   26478:	bl	11390 <strcmp@plt>
   2647c:	cmp	r0, #0
   26480:	bne	26494 <fputs@plt+0x150e0>
   26484:	ldr	r0, [r6]
   26488:	ldr	r1, [sp, #60]	; 0x3c
   2648c:	cmp	r0, r1
   26490:	beq	26ce8 <fputs@plt+0x15934>
   26494:	ldr	r5, [r5, #68]	; 0x44
   26498:	cmp	r5, #0
   2649c:	bne	2646c <fputs@plt+0x150b8>
   264a0:	mov	r0, r4
   264a4:	bl	14400 <fputs@plt+0x304c>
   264a8:	ldr	r6, [sp, #28]
   264ac:	mov	r4, sl
   264b0:	mov	r0, #84	; 0x54
   264b4:	mov	r1, #0
   264b8:	mov	sl, #0
   264bc:	bl	142d0 <fputs@plt+0x2f1c>
   264c0:	ldr	r7, [sp, #60]	; 0x3c
   264c4:	cmp	r0, #0
   264c8:	beq	2664c <fputs@plt+0x15298>
   264cc:	mov	r5, r0
   264d0:	add	r0, r0, #4
   264d4:	mov	r1, #0
   264d8:	mov	r2, #80	; 0x50
   264dc:	str	r4, [sp, #44]	; 0x2c
   264e0:	mov	r4, #0
   264e4:	bl	11174 <memset@plt>
   264e8:	mov	r0, #4096	; 0x1000
   264ec:	str	r5, [sp, #36]	; 0x24
   264f0:	str	r9, [sp, #40]	; 0x28
   264f4:	str	r0, [sp, #64]	; 0x40
   264f8:	ldr	r0, [sp, #48]	; 0x30
   264fc:	ldr	sl, [r7, #4]
   26500:	str	r4, [r5]
   26504:	cmp	sl, #72	; 0x48
   26508:	movle	sl, #72	; 0x48
   2650c:	tst	r0, #2
   26510:	bne	2665c <fputs@plt+0x152a8>
   26514:	ldr	r7, [sp, #56]	; 0x38
   26518:	cmp	r7, #0
   2651c:	beq	266b8 <fputs@plt+0x15304>
   26520:	ldrb	r0, [r7]
   26524:	cmp	r0, #0
   26528:	beq	26704 <fputs@plt+0x15350>
   2652c:	ldr	r9, [sp, #60]	; 0x3c
   26530:	ldr	r0, [r9, #8]
   26534:	add	r5, r0, #1
   26538:	lsl	r0, r5, #1
   2653c:	sbfx	r1, r5, #30, #1
   26540:	bl	142d0 <fputs@plt+0x2f1c>
   26544:	cmp	r0, #0
   26548:	beq	266f0 <fputs@plt+0x1533c>
   2654c:	mov	r4, r0
   26550:	mov	r0, #1
   26554:	str	r6, [sp, #28]
   26558:	mov	r1, r7
   2655c:	mov	r2, r5
   26560:	str	r0, [sp, #24]
   26564:	mov	r0, #0
   26568:	mov	r3, r4
   2656c:	strb	r0, [r4]
   26570:	mov	r0, r9
   26574:	ldr	r6, [r9, #36]	; 0x24
   26578:	blx	r6
   2657c:	mov	r6, r0
   26580:	mov	r0, r4
   26584:	str	r4, [sp, #32]
   26588:	bl	111f8 <strlen@plt>
   2658c:	mov	r9, r0
   26590:	mov	r0, r7
   26594:	bl	111f8 <strlen@plt>
   26598:	bic	r0, r0, #-1073741824	; 0xc0000000
   2659c:	add	r4, r7, r0
   265a0:	ldrb	r0, [r4, #1]!
   265a4:	cmp	r0, #0
   265a8:	mov	r7, r4
   265ac:	beq	265e4 <fputs@plt+0x15230>
   265b0:	mov	r7, r4
   265b4:	mov	r0, r7
   265b8:	bl	111f8 <strlen@plt>
   265bc:	bic	r0, r0, #-1073741824	; 0xc0000000
   265c0:	add	r0, r7, r0
   265c4:	add	r5, r0, #1
   265c8:	mov	r0, r5
   265cc:	bl	111f8 <strlen@plt>
   265d0:	bic	r0, r0, #-1073741824	; 0xc0000000
   265d4:	add	r7, r5, r0
   265d8:	ldrb	r0, [r7, #1]!
   265dc:	cmp	r0, #0
   265e0:	bne	265b4 <fputs@plt+0x15200>
   265e4:	mov	r5, r6
   265e8:	cmp	r6, #0
   265ec:	bne	26638 <fputs@plt+0x15284>
   265f0:	ldr	r0, [sp, #60]	; 0x3c
   265f4:	bic	r6, r9, #-1073741824	; 0xc0000000
   265f8:	add	r1, r6, #8
   265fc:	ldr	r0, [r0, #8]
   26600:	cmp	r1, r0
   26604:	ble	26dec <fputs@plt+0x15a38>
   26608:	movw	r0, #63693	; 0xf8cd
   2660c:	movw	r1, #64300	; 0xfb2c
   26610:	movw	r2, #64283	; 0xfb1b
   26614:	movw	r3, #48619	; 0xbdeb
   26618:	mov	r5, #14
   2661c:	movt	r0, #8
   26620:	movt	r1, #8
   26624:	movt	r2, #8
   26628:	add	r0, r0, #20
   2662c:	str	r0, [sp]
   26630:	mov	r0, #14
   26634:	bl	15d70 <fputs@plt+0x49bc>
   26638:	ldr	r0, [sp, #32]
   2663c:	bl	14400 <fputs@plt+0x304c>
   26640:	ldr	r6, [sp, #52]	; 0x34
   26644:	ldr	r7, [sp, #36]	; 0x24
   26648:	b	266fc <fputs@plt+0x15348>
   2664c:	ldr	r6, [sp, #52]	; 0x34
   26650:	mov	r5, #7
   26654:	mov	r7, #0
   26658:	b	269f0 <fputs@plt+0x1563c>
   2665c:	ldr	r1, [sp, #56]	; 0x38
   26660:	cmp	r1, #0
   26664:	beq	266d0 <fputs@plt+0x1531c>
   26668:	ldrb	r0, [r1]
   2666c:	mov	r2, #1
   26670:	str	r2, [sp, #20]
   26674:	cmp	r0, #0
   26678:	beq	26a10 <fputs@plt+0x1565c>
   2667c:	mov	r0, #0
   26680:	bl	1b704 <fputs@plt+0xa350>
   26684:	cmp	r0, #0
   26688:	beq	266f0 <fputs@plt+0x1533c>
   2668c:	mov	r1, r0
   26690:	mov	r0, #0
   26694:	str	r6, [sp, #28]
   26698:	str	r0, [sp, #24]
   2669c:	mov	r0, r1
   266a0:	str	r1, [sp, #32]
   266a4:	bl	111f8 <strlen@plt>
   266a8:	bic	r6, r0, #-1073741824	; 0xc0000000
   266ac:	mov	r0, #0
   266b0:	str	r0, [sp, #16]
   266b4:	b	26728 <fputs@plt+0x15374>
   266b8:	mov	r0, #0
   266bc:	str	r6, [sp, #28]
   266c0:	str	r0, [sp, #24]
   266c4:	mov	r0, #0
   266c8:	str	r0, [sp, #16]
   266cc:	b	26714 <fputs@plt+0x15360>
   266d0:	mov	r0, #0
   266d4:	str	r6, [sp, #28]
   266d8:	str	r0, [sp, #24]
   266dc:	mov	r0, #1
   266e0:	str	r0, [sp, #20]
   266e4:	mov	r0, #0
   266e8:	str	r0, [sp, #16]
   266ec:	b	2671c <fputs@plt+0x15368>
   266f0:	ldr	r7, [sp, #36]	; 0x24
   266f4:	ldr	r6, [sp, #52]	; 0x34
   266f8:	mov	r5, #7
   266fc:	mov	sl, #0
   26700:	b	269d8 <fputs@plt+0x15624>
   26704:	mov	r0, #1
   26708:	str	r6, [sp, #28]
   2670c:	str	r7, [sp, #16]
   26710:	str	r0, [sp, #24]
   26714:	mov	r0, #0
   26718:	str	r0, [sp, #20]
   2671c:	mov	r0, #0
   26720:	str	r0, [sp, #32]
   26724:	mov	r6, #0
   26728:	mov	r0, #0
   2672c:	mov	r9, #0
   26730:	str	r0, [sp, #12]
   26734:	add	r0, sl, #7
   26738:	ldr	sl, [sp, #60]	; 0x3c
   2673c:	movw	r2, #279	; 0x117
   26740:	bic	r7, r0, #7
   26744:	add	r0, r6, r6, lsl #1
   26748:	add	r0, r0, r7, lsl #1
   2674c:	add	r0, r0, r9
   26750:	ldr	r1, [sl, #4]
   26754:	add	r1, r1, r2
   26758:	bic	r1, r1, #7
   2675c:	add	r0, r0, r1
   26760:	mov	r1, #0
   26764:	add	r5, r0, #17
   26768:	mov	r0, r5
   2676c:	bl	142d0 <fputs@plt+0x2f1c>
   26770:	cmp	r0, #0
   26774:	beq	269b8 <fputs@plt+0x15604>
   26778:	mov	r1, #0
   2677c:	mov	r2, r5
   26780:	mov	r4, r0
   26784:	bl	11174 <memset@plt>
   26788:	add	r0, r4, #224	; 0xe0
   2678c:	str	r0, [r4, #212]	; 0xd4
   26790:	add	r0, r4, #272	; 0x110
   26794:	str	r0, [r4, #64]	; 0x40
   26798:	ldr	r1, [sl, #4]
   2679c:	add	r1, r1, #7
   267a0:	bic	r1, r1, #7
   267a4:	add	r0, r0, r1
   267a8:	str	r0, [r4, #72]	; 0x48
   267ac:	add	r0, r0, r7
   267b0:	str	r0, [r4, #68]	; 0x44
   267b4:	add	r0, r0, r7
   267b8:	ldr	r7, [sp, #32]
   267bc:	str	r0, [r4, #176]	; 0xb0
   267c0:	cmp	r7, #0
   267c4:	beq	26868 <fputs@plt+0x154b4>
   267c8:	add	r5, r6, #1
   267cc:	mov	r2, r6
   267d0:	add	r1, r9, r5
   267d4:	add	r1, r0, r1
   267d8:	str	r1, [r4, #180]	; 0xb4
   267dc:	mov	r1, r7
   267e0:	bl	1121c <memcpy@plt>
   267e4:	cmp	r9, #0
   267e8:	beq	26800 <fputs@plt+0x1544c>
   267ec:	ldr	r0, [r4, #176]	; 0xb0
   267f0:	ldr	r1, [sp, #12]
   267f4:	mov	r2, r9
   267f8:	add	r0, r0, r5
   267fc:	bl	1121c <memcpy@plt>
   26800:	ldr	r0, [r4, #180]	; 0xb4
   26804:	mov	r1, r7
   26808:	mov	r2, r6
   2680c:	bl	1121c <memcpy@plt>
   26810:	movw	r0, #50384	; 0xc4d0
   26814:	mov	r5, #0
   26818:	mov	r1, r7
   2681c:	mov	r2, r6
   26820:	movt	r0, #8
   26824:	vldr	d16, [r0]
   26828:	ldr	r0, [r4, #180]	; 0xb4
   2682c:	add	r0, r0, r6
   26830:	vst1.8	{d16}, [r0]
   26834:	strh	r5, [r0, #8]
   26838:	ldr	r0, [r4, #180]	; 0xb4
   2683c:	add	r0, r0, r6
   26840:	add	r0, r0, #9
   26844:	str	r0, [r4, #220]	; 0xdc
   26848:	bl	1121c <memcpy@plt>
   2684c:	ldr	r0, [r4, #220]	; 0xdc
   26850:	movw	r1, #30509	; 0x772d
   26854:	movt	r1, #27745	; 0x6c61
   26858:	str	r1, [r0, r6]!
   2685c:	strb	r5, [r0, #4]
   26860:	mov	r0, r7
   26864:	bl	14400 <fputs@plt+0x304c>
   26868:	ldr	r0, [sp, #24]
   2686c:	str	r8, [r4, #152]	; 0x98
   26870:	str	sl, [r4]
   26874:	cmp	r0, #0
   26878:	beq	268d4 <fputs@plt+0x15520>
   2687c:	ldr	r5, [sp, #16]
   26880:	ldrb	r0, [r5]
   26884:	cmp	r0, #0
   26888:	beq	268d4 <fputs@plt+0x15520>
   2688c:	mov	r0, #0
   26890:	str	r0, [fp, #-32]	; 0xffffffe0
   26894:	sub	r0, fp, #32
   26898:	ldr	r7, [sl, #24]
   2689c:	ldr	r2, [r4, #64]	; 0x40
   268a0:	ldr	r1, [r4, #176]	; 0xb0
   268a4:	str	r0, [sp]
   268a8:	movw	r0, #32639	; 0x7f7f
   268ac:	movt	r0, #8
   268b0:	and	r3, r8, r0
   268b4:	mov	r0, sl
   268b8:	blx	r7
   268bc:	cmp	r0, #0
   268c0:	beq	26a2c <fputs@plt+0x15678>
   268c4:	ldr	r6, [sp, #52]	; 0x34
   268c8:	ldr	r7, [sp, #36]	; 0x24
   268cc:	mov	r8, r0
   268d0:	b	26978 <fputs@plt+0x155c4>
   268d4:	ldr	r6, [sp, #52]	; 0x34
   268d8:	mov	sl, #1
   268dc:	and	r9, r8, #1
   268e0:	movw	r0, #1025	; 0x401
   268e4:	strb	sl, [r4, #14]
   268e8:	strh	r0, [r4, #17]
   268ec:	add	r1, sp, #64	; 0x40
   268f0:	mov	r0, r4
   268f4:	mvn	r2, #0
   268f8:	bl	26f5c <fputs@plt+0x15ba8>
   268fc:	ldr	r7, [sp, #36]	; 0x24
   26900:	mov	r8, r0
   26904:	cmp	r0, #0
   26908:	bne	26978 <fputs@plt+0x155c4>
   2690c:	ldr	r0, [r4, #212]	; 0xd4
   26910:	add	r1, pc, #960	; 0x3c0
   26914:	ldr	r3, [sp, #20]
   26918:	vmov.i32	q8, #0	; 0x00000000
   2691c:	vld1.64	{d18-d19}, [r1]
   26920:	ldr	r1, [sp, #64]	; 0x40
   26924:	add	r2, r0, #32
   26928:	cmp	r3, #0
   2692c:	vst1.32	{d16-d17}, [r2]
   26930:	add	r2, r0, #16
   26934:	vst1.32	{d18-d19}, [r2]
   26938:	eor	r2, r3, #1
   2693c:	mov	r3, r0
   26940:	strb	r2, [r0, #32]
   26944:	mov	r2, #2
   26948:	strb	r2, [r0, #33]	; 0x21
   2694c:	movw	r2, #29296	; 0x7270
   26950:	movt	r2, #2
   26954:	movne	r2, #0
   26958:	str	r2, [r0, #36]	; 0x24
   2695c:	mov	r2, #40	; 0x28
   26960:	vst1.32	{d16-d17}, [r3], r2
   26964:	str	r4, [r3]
   26968:	bl	27360 <fputs@plt+0x15fac>
   2696c:	mov	r8, r0
   26970:	cmp	r0, #0
   26974:	beq	26abc <fputs@plt+0x15708>
   26978:	ldr	r5, [r4, #64]	; 0x40
   2697c:	ldr	r0, [r5]
   26980:	cmp	r0, #0
   26984:	beq	2699c <fputs@plt+0x155e8>
   26988:	ldr	r1, [r0, #4]
   2698c:	mov	r0, r5
   26990:	blx	r1
   26994:	mov	r0, #0
   26998:	str	r0, [r5]
   2699c:	ldr	r0, [r4, #208]	; 0xd0
   269a0:	bl	2a700 <fputs@plt+0x1934c>
   269a4:	mov	r0, r4
   269a8:	bl	14400 <fputs@plt+0x304c>
   269ac:	mov	sl, #0
   269b0:	mov	r5, r8
   269b4:	b	269d8 <fputs@plt+0x15624>
   269b8:	ldr	r0, [sp, #32]
   269bc:	mov	r5, #7
   269c0:	mov	sl, #0
   269c4:	cmp	r0, #0
   269c8:	beq	269d0 <fputs@plt+0x1561c>
   269cc:	bl	14400 <fputs@plt+0x304c>
   269d0:	ldr	r6, [sp, #52]	; 0x34
   269d4:	ldr	r7, [sp, #36]	; 0x24
   269d8:	cmp	r7, #0
   269dc:	beq	269ec <fputs@plt+0x15638>
   269e0:	ldr	r0, [r7]
   269e4:	cmp	r0, #0
   269e8:	blne	270b0 <fputs@plt+0x15cfc>
   269ec:	ldr	r4, [sp, #44]	; 0x2c
   269f0:	mov	r0, r7
   269f4:	bl	14400 <fputs@plt+0x304c>
   269f8:	mov	r0, r4
   269fc:	bl	14400 <fputs@plt+0x304c>
   26a00:	str	sl, [r6]
   26a04:	mov	r0, r5
   26a08:	sub	sp, fp, #28
   26a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a10:	mov	r0, #0
   26a14:	str	r6, [sp, #28]
   26a18:	str	r1, [sp, #16]
   26a1c:	str	r0, [sp, #32]
   26a20:	mov	r0, #1
   26a24:	str	r0, [sp, #24]
   26a28:	b	26724 <fputs@plt+0x15370>
   26a2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   26a30:	and	r9, r0, #1
   26a34:	ldr	r0, [r4, #64]	; 0x40
   26a38:	ldr	r1, [r0]
   26a3c:	ldr	r1, [r1, #48]	; 0x30
   26a40:	blx	r1
   26a44:	ldr	r6, [sp, #52]	; 0x34
   26a48:	mov	r7, r0
   26a4c:	cmp	r9, #0
   26a50:	bne	26a74 <fputs@plt+0x156c0>
   26a54:	mov	r0, r4
   26a58:	bl	27200 <fputs@plt+0x15e4c>
   26a5c:	ldr	r0, [r4, #156]	; 0x9c
   26a60:	cmp	r0, #4096	; 0x1000
   26a64:	bls	26a74 <fputs@plt+0x156c0>
   26a68:	cmp	r0, #8192	; 0x2000
   26a6c:	movhi	r0, #8192	; 0x2000
   26a70:	str	r0, [sp, #64]	; 0x40
   26a74:	movw	r1, #64544	; 0xfc20
   26a78:	mov	r0, r5
   26a7c:	mov	r2, #0
   26a80:	movt	r1, #8
   26a84:	bl	23300 <fputs@plt+0x11f4c>
   26a88:	tst	r7, #8192	; 0x2000
   26a8c:	strb	r0, [r4, #14]
   26a90:	bne	26ab4 <fputs@plt+0x15700>
   26a94:	movw	r1, #64551	; 0xfc27
   26a98:	mov	r0, r5
   26a9c:	mov	r2, #0
   26aa0:	mov	sl, #0
   26aa4:	movt	r1, #8
   26aa8:	bl	23300 <fputs@plt+0x11f4c>
   26aac:	cmp	r0, #0
   26ab0:	beq	268ec <fputs@plt+0x15538>
   26ab4:	orr	r8, r8, #1
   26ab8:	b	268d8 <fputs@plt+0x15524>
   26abc:	ldr	r0, [sp, #48]	; 0x30
   26ac0:	mov	r8, r6
   26ac4:	ldr	r6, [sp, #20]
   26ac8:	cmp	sl, #0
   26acc:	and	r5, r0, #1
   26ad0:	mvn	r0, #-1073741824	; 0xc0000000
   26ad4:	str	r0, [r4, #164]	; 0xa4
   26ad8:	eor	r0, r5, #1
   26adc:	strb	sl, [r4, #13]
   26ae0:	strb	sl, [r4, #4]
   26ae4:	strb	sl, [r4, #19]
   26ae8:	strb	r6, [r4, #16]
   26aec:	strb	r9, [r4, #15]
   26af0:	strb	sl, [r4, #7]
   26af4:	strb	r0, [r4, #6]
   26af8:	bne	26b10 <fputs@plt+0x1575c>
   26afc:	mov	r0, #2
   26b00:	strb	r0, [r4, #12]
   26b04:	movw	r0, #1
   26b08:	movt	r0, #8706	; 0x2202
   26b0c:	str	r0, [r4, #8]
   26b10:	mvn	r0, #0
   26b14:	str	r0, [r4, #168]	; 0xa8
   26b18:	str	r0, [r4, #172]	; 0xac
   26b1c:	mov	r0, #88	; 0x58
   26b20:	strh	r0, [r4, #148]	; 0x94
   26b24:	mov	r0, r4
   26b28:	bl	27200 <fputs@plt+0x15e4c>
   26b2c:	ldr	r9, [sp, #28]
   26b30:	orrs	r0, r5, r6
   26b34:	beq	26b48 <fputs@plt+0x15794>
   26b38:	mov	r0, #4
   26b3c:	cmp	r5, #0
   26b40:	movwne	r0, #2
   26b44:	strb	r0, [r4, #5]
   26b48:	movw	r0, #28388	; 0x6ee4
   26b4c:	movt	r0, #2
   26b50:	str	r0, [r4, #204]	; 0xcc
   26b54:	str	r4, [r7]
   26b58:	ldrd	r0, [r9, #40]	; 0x28
   26b5c:	strd	r0, [r4, #136]	; 0x88
   26b60:	mov	r0, r4
   26b64:	bl	2b034 <fputs@plt+0x19c80>
   26b68:	ldr	r5, [r7]
   26b6c:	add	r0, sp, #64	; 0x40
   26b70:	mov	r1, #0
   26b74:	mov	r2, #100	; 0x64
   26b78:	mov	r4, #0
   26b7c:	bl	11174 <memset@plt>
   26b80:	ldr	r0, [r5, #64]	; 0x40
   26b84:	mov	r6, r8
   26b88:	mov	sl, #0
   26b8c:	ldr	r1, [r0]
   26b90:	cmp	r1, #0
   26b94:	beq	26bc4 <fputs@plt+0x15810>
   26b98:	ldr	r3, [r1, #8]
   26b9c:	add	r1, sp, #64	; 0x40
   26ba0:	mov	r2, #100	; 0x64
   26ba4:	str	r4, [sp]
   26ba8:	str	r4, [sp, #4]
   26bac:	blx	r3
   26bb0:	mov	r5, r0
   26bb4:	movw	r0, #522	; 0x20a
   26bb8:	cmp	r5, r0
   26bbc:	cmpne	r5, #0
   26bc0:	bne	269e0 <fputs@plt+0x1562c>
   26bc4:	ldr	r0, [sp, #48]	; 0x30
   26bc8:	str	r9, [r7, #4]
   26bcc:	movw	r1, #28436	; 0x6f14
   26bd0:	movt	r1, #2
   26bd4:	strb	r0, [r7, #16]
   26bd8:	ldr	r0, [r7]
   26bdc:	mov	r2, r0
   26be0:	str	r7, [r0, #188]	; 0xbc
   26be4:	str	r1, [r2, #184]!	; 0xb8
   26be8:	ldr	r1, [r0, #64]	; 0x40
   26bec:	ldr	r3, [r1]
   26bf0:	cmp	r3, #0
   26bf4:	beq	26c0c <fputs@plt+0x15858>
   26bf8:	ldr	r3, [r3, #40]	; 0x28
   26bfc:	mov	r0, r1
   26c00:	mov	r1, #15
   26c04:	blx	r3
   26c08:	ldr	r0, [r7]
   26c0c:	ldr	r1, [sp, #44]	; 0x2c
   26c10:	ldr	r5, [sp, #56]	; 0x38
   26c14:	str	r7, [r1, #4]
   26c18:	mov	r1, #0
   26c1c:	str	r1, [r7, #8]
   26c20:	str	r1, [r7, #12]
   26c24:	ldrb	r1, [r0, #15]
   26c28:	cmp	r1, #0
   26c2c:	ldrhne	r1, [r7, #22]
   26c30:	orrne	r1, r1, #1
   26c34:	strhne	r1, [r7, #22]
   26c38:	ldrb	r2, [sp, #81]	; 0x51
   26c3c:	ldrb	r1, [sp, #80]	; 0x50
   26c40:	lsl	r2, r2, #16
   26c44:	orr	r2, r2, r1, lsl #8
   26c48:	mov	r1, r7
   26c4c:	sub	r3, r2, #512	; 0x200
   26c50:	str	r2, [r1, #32]!
   26c54:	cmp	r3, #65024	; 0xfe00
   26c58:	bhi	26c68 <fputs@plt+0x158b4>
   26c5c:	sub	r3, r2, #1
   26c60:	tst	r3, r2
   26c64:	beq	26e24 <fputs@plt+0x15a70>
   26c68:	ldr	r3, [sp, #40]	; 0x28
   26c6c:	clz	r2, r5
   26c70:	mov	r4, #0
   26c74:	lsr	r2, r2, #5
   26c78:	str	r4, [r1]
   26c7c:	orrs	r2, r2, r3
   26c80:	moveq	r4, #0
   26c84:	strheq	r4, [r7, #17]
   26c88:	mov	r2, r4
   26c8c:	bl	26f5c <fputs@plt+0x15ba8>
   26c90:	mov	r5, r0
   26c94:	cmp	r0, #0
   26c98:	bne	269e0 <fputs@plt+0x1562c>
   26c9c:	ldr	r0, [r7, #32]
   26ca0:	ldr	sl, [sp, #44]	; 0x2c
   26ca4:	sub	r0, r0, r4
   26ca8:	str	r0, [r7, #36]	; 0x24
   26cac:	ldrb	r0, [sl, #9]
   26cb0:	cmp	r0, #0
   26cb4:	beq	26e70 <fputs@plt+0x15abc>
   26cb8:	movw	r1, #35308	; 0x89ec
   26cbc:	mov	r0, #1
   26cc0:	movt	r1, #10
   26cc4:	ldr	r2, [r1]
   26cc8:	str	r0, [r7, #64]	; 0x40
   26ccc:	str	r2, [r7, #68]	; 0x44
   26cd0:	str	r7, [r1]
   26cd4:	b	26d50 <fputs@plt+0x1599c>
   26cd8:	andeq	r0, r0, r4, rrx
   26cdc:	andeq	r0, r0, r1
   26ce0:	andeq	r0, r0, r1
   26ce4:	andeq	r0, r0, r8, asr r0
   26ce8:	ldr	r9, [sp, #28]
   26cec:	ldr	r6, [sp, #52]	; 0x34
   26cf0:	ldr	r0, [r9, #20]
   26cf4:	cmp	r0, #1
   26cf8:	blt	26d2c <fputs@plt+0x15978>
   26cfc:	ldr	r1, [r9, #16]
   26d00:	sub	r1, r1, #12
   26d04:	ldr	r2, [r1, r0, lsl #4]
   26d08:	cmp	r2, #0
   26d0c:	beq	26d1c <fputs@plt+0x15968>
   26d10:	ldr	r2, [r2, #4]
   26d14:	cmp	r2, r5
   26d18:	beq	26e0c <fputs@plt+0x15a58>
   26d1c:	sub	r0, r0, #1
   26d20:	add	r2, r0, #1
   26d24:	cmp	r2, #1
   26d28:	bgt	26d04 <fputs@plt+0x15950>
   26d2c:	str	r5, [sl, #4]
   26d30:	ldr	r0, [r5, #64]	; 0x40
   26d34:	add	r0, r0, #1
   26d38:	str	r0, [r5, #64]	; 0x40
   26d3c:	mov	r0, r4
   26d40:	bl	14400 <fputs@plt+0x304c>
   26d44:	ldrb	r0, [sl, #9]
   26d48:	cmp	r0, #0
   26d4c:	beq	26e70 <fputs@plt+0x15abc>
   26d50:	ldr	r0, [r9, #20]
   26d54:	cmp	r0, #1
   26d58:	blt	26e70 <fputs@plt+0x15abc>
   26d5c:	ldr	r1, [r9, #16]
   26d60:	mov	r2, #0
   26d64:	add	r1, r1, #4
   26d68:	ldr	r3, [r1, r2, lsl #4]
   26d6c:	cmp	r3, #0
   26d70:	ldrbne	r7, [r3, #9]
   26d74:	cmpne	r7, #0
   26d78:	bne	26d8c <fputs@plt+0x159d8>
   26d7c:	add	r2, r2, #1
   26d80:	cmp	r2, r0
   26d84:	blt	26d68 <fputs@plt+0x159b4>
   26d88:	b	26e70 <fputs@plt+0x15abc>
   26d8c:	mov	r0, r3
   26d90:	ldr	r3, [r3, #28]
   26d94:	cmp	r3, #0
   26d98:	bne	26d8c <fputs@plt+0x159d8>
   26d9c:	ldr	r2, [sl, #4]
   26da0:	ldr	r1, [r0, #4]
   26da4:	cmp	r2, r1
   26da8:	bcs	26dc0 <fputs@plt+0x15a0c>
   26dac:	mov	r1, #0
   26db0:	str	r0, [sl, #24]
   26db4:	str	r1, [sl, #28]
   26db8:	str	sl, [r0, #28]
   26dbc:	b	26e70 <fputs@plt+0x15abc>
   26dc0:	mov	r1, r0
   26dc4:	ldr	r0, [r0, #24]
   26dc8:	cmp	r0, #0
   26dcc:	beq	26e60 <fputs@plt+0x15aac>
   26dd0:	ldr	r3, [r0, #4]
   26dd4:	cmp	r3, r2
   26dd8:	bcc	26dc0 <fputs@plt+0x15a0c>
   26ddc:	str	r0, [sl, #24]
   26de0:	str	r1, [sl, #28]
   26de4:	str	sl, [r0, #28]
   26de8:	b	26e6c <fputs@plt+0x15ab8>
   26dec:	add	r0, r7, #1
   26df0:	str	r4, [sp, #12]
   26df4:	sub	r9, r0, r4
   26df8:	mov	r0, #0
   26dfc:	str	r0, [sp, #20]
   26e00:	ldr	r0, [sp, #56]	; 0x38
   26e04:	str	r0, [sp, #16]
   26e08:	b	26734 <fputs@plt+0x15380>
   26e0c:	mov	r0, r4
   26e10:	bl	14400 <fputs@plt+0x304c>
   26e14:	mov	r0, sl
   26e18:	bl	14400 <fputs@plt+0x304c>
   26e1c:	mov	r5, #19
   26e20:	b	26a04 <fputs@plt+0x15650>
   26e24:	ldrh	r2, [r7, #22]
   26e28:	ldrb	r4, [sp, #84]	; 0x54
   26e2c:	orr	r2, r2, #2
   26e30:	strh	r2, [r7, #22]
   26e34:	ldr	r2, [sp, #116]	; 0x74
   26e38:	rev	r2, r2
   26e3c:	cmp	r2, #0
   26e40:	movwne	r2, #1
   26e44:	strb	r2, [r7, #17]
   26e48:	ldr	r2, [sp, #128]	; 0x80
   26e4c:	rev	r2, r2
   26e50:	cmp	r2, #0
   26e54:	movwne	r2, #1
   26e58:	strb	r2, [r7, #18]
   26e5c:	b	26c88 <fputs@plt+0x158d4>
   26e60:	mov	r0, #0
   26e64:	str	r0, [sl, #24]
   26e68:	str	r1, [sl, #28]
   26e6c:	str	sl, [r1, #24]
   26e70:	str	sl, [r6]
   26e74:	mov	r5, #0
   26e78:	ldr	r1, [sl]
   26e7c:	ldr	r0, [sl, #4]
   26e80:	str	r1, [r0, #4]
   26e84:	ldr	r1, [r0, #48]	; 0x30
   26e88:	cmp	r1, #0
   26e8c:	bne	26a04 <fputs@plt+0x15650>
   26e90:	ldr	r0, [r0]
   26e94:	movw	r1, #63536	; 0xf830
   26e98:	mov	r5, #0
   26e9c:	movt	r1, #65535	; 0xffff
   26ea0:	ldr	r0, [r0, #212]	; 0xd4
   26ea4:	str	r1, [r0, #16]
   26ea8:	ldr	r1, [r0, #24]
   26eac:	ldr	r2, [r0, #28]
   26eb0:	ldr	r4, [r0, #44]	; 0x2c
   26eb4:	mov	r0, #2048000	; 0x1f4000
   26eb8:	add	r2, r2, r1
   26ebc:	mov	r1, #0
   26ec0:	asr	r3, r2, #31
   26ec4:	bl	8905c <fputs@plt+0x77ca8>
   26ec8:	mov	r1, r0
   26ecc:	movw	r0, #16696	; 0x4138
   26ed0:	movt	r0, #10
   26ed4:	ldr	r2, [r0, #128]	; 0x80
   26ed8:	mov	r0, r4
   26edc:	blx	r2
   26ee0:	b	26a04 <fputs@plt+0x15650>
   26ee4:	mov	r1, r0
   26ee8:	ldr	r0, [r0, #8]
   26eec:	ldrb	r2, [r0]
   26ef0:	cmp	r2, #0
   26ef4:	bxeq	lr
   26ef8:	mov	r2, #0
   26efc:	strb	r2, [r0]
   26f00:	ldrsh	r1, [r1, #26]
   26f04:	cmp	r1, #2
   26f08:	blt	26f10 <fputs@plt+0x15b5c>
   26f0c:	b	2a7ac <fputs@plt+0x193f8>
   26f10:	bx	lr
   26f14:	push	{r4, sl, fp, lr}
   26f18:	add	fp, sp, #8
   26f1c:	ldr	r4, [r0, #4]
   26f20:	mov	r0, #0
   26f24:	ldr	r2, [r4, #380]	; 0x17c
   26f28:	cmp	r2, #0
   26f2c:	popeq	{r4, sl, fp, pc}
   26f30:	ldr	r1, [r4, #388]	; 0x184
   26f34:	cmp	r1, #0
   26f38:	blt	26f58 <fputs@plt+0x15ba4>
   26f3c:	ldr	r0, [r4, #384]	; 0x180
   26f40:	blx	r2
   26f44:	cmp	r0, #0
   26f48:	ldrne	r1, [r4, #388]	; 0x184
   26f4c:	addne	r1, r1, #1
   26f50:	mvneq	r1, #0
   26f54:	str	r1, [r4, #388]	; 0x184
   26f58:	pop	{r4, sl, fp, pc}
   26f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26f60:	add	fp, sp, #28
   26f64:	sub	sp, sp, #12
   26f68:	mov	r4, r0
   26f6c:	ldrb	r0, [r0, #16]
   26f70:	ldr	r9, [r1]
   26f74:	mov	r6, r2
   26f78:	mov	r5, r1
   26f7c:	cmp	r0, #0
   26f80:	ldrne	r0, [r4, #28]
   26f84:	cmpne	r0, #0
   26f88:	bne	26fb0 <fputs@plt+0x15bfc>
   26f8c:	cmp	r9, #0
   26f90:	beq	26fb0 <fputs@plt+0x15bfc>
   26f94:	ldr	r0, [r4, #212]	; 0xd4
   26f98:	ldr	r0, [r0, #12]
   26f9c:	cmp	r0, #0
   26fa0:	bne	26fb0 <fputs@plt+0x15bfc>
   26fa4:	ldr	r0, [r4, #160]	; 0xa0
   26fa8:	cmp	r9, r0
   26fac:	bne	26fdc <fputs@plt+0x15c28>
   26fb0:	ldr	r0, [r4, #160]	; 0xa0
   26fb4:	cmn	r6, #1
   26fb8:	str	r0, [r5]
   26fbc:	mov	r0, r4
   26fc0:	ldrshle	r6, [r4, #150]	; 0x96
   26fc4:	strh	r6, [r4, #150]	; 0x96
   26fc8:	bl	2b034 <fputs@plt+0x19c80>
   26fcc:	mov	r7, #0
   26fd0:	mov	r0, r7
   26fd4:	sub	sp, fp, #28
   26fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26fdc:	mov	r8, #0
   26fe0:	str	r8, [sp, #4]
   26fe4:	str	r8, [sp]
   26fe8:	ldrb	r0, [r4, #17]
   26fec:	cmp	r0, #0
   26ff0:	beq	27024 <fputs@plt+0x15c70>
   26ff4:	ldr	r0, [r4, #64]	; 0x40
   26ff8:	ldr	r1, [r0]
   26ffc:	cmp	r1, #0
   27000:	beq	27024 <fputs@plt+0x15c70>
   27004:	ldr	r2, [r1, #24]
   27008:	mov	r1, sp
   2700c:	blx	r2
   27010:	cmp	r0, #0
   27014:	beq	27024 <fputs@plt+0x15c70>
   27018:	mov	r7, r0
   2701c:	mov	r8, #0
   27020:	b	27064 <fputs@plt+0x15cb0>
   27024:	mov	r0, r9
   27028:	bl	2b0d0 <fputs@plt+0x19d1c>
   2702c:	cmp	r0, #0
   27030:	beq	27060 <fputs@plt+0x15cac>
   27034:	mov	sl, r0
   27038:	mov	r0, r4
   2703c:	bl	2b098 <fputs@plt+0x19ce4>
   27040:	ldr	r0, [r4, #212]	; 0xd4
   27044:	mov	r1, r9
   27048:	bl	27360 <fputs@plt+0x15fac>
   2704c:	cmp	r0, #0
   27050:	beq	27078 <fputs@plt+0x15cc4>
   27054:	mov	r7, r0
   27058:	mov	r8, sl
   2705c:	b	27064 <fputs@plt+0x15cb0>
   27060:	mov	r7, #7
   27064:	mov	r0, r8
   27068:	bl	2a700 <fputs@plt+0x1934c>
   2706c:	ldr	r0, [r4, #160]	; 0xa0
   27070:	str	r0, [r5]
   27074:	b	26fd0 <fputs@plt+0x15c1c>
   27078:	ldr	r0, [r4, #208]	; 0xd0
   2707c:	bl	2a700 <fputs@plt+0x1934c>
   27080:	str	sl, [r4, #208]	; 0xd0
   27084:	mov	r2, r9
   27088:	mov	r3, #0
   2708c:	ldm	sp, {r0, r1}
   27090:	str	r9, [r4, #160]	; 0xa0
   27094:	adds	r0, r9, r0
   27098:	adc	r1, r1, #0
   2709c:	subs	r0, r0, #1
   270a0:	sbc	r1, r1, #0
   270a4:	bl	8905c <fputs@plt+0x77ca8>
   270a8:	str	r0, [r4, #28]
   270ac:	b	26fb0 <fputs@plt+0x15bfc>
   270b0:	push	{r4, r5, r6, sl, fp, lr}
   270b4:	add	fp, sp, #16
   270b8:	mov	r4, r0
   270bc:	movw	r0, #35612	; 0x8b1c
   270c0:	movt	r0, #10
   270c4:	ldr	r5, [r4, #208]	; 0xd0
   270c8:	ldr	r0, [r0]
   270cc:	cmp	r0, #0
   270d0:	beq	270d8 <fputs@plt+0x15d24>
   270d4:	blx	r0
   270d8:	ldr	r0, [r4, #144]	; 0x90
   270dc:	cmp	r0, #0
   270e0:	beq	270f8 <fputs@plt+0x15d44>
   270e4:	ldr	r6, [r0, #12]
   270e8:	bl	14400 <fputs@plt+0x304c>
   270ec:	cmp	r6, #0
   270f0:	mov	r0, r6
   270f4:	bne	270e4 <fputs@plt+0x15d30>
   270f8:	mov	r6, #0
   270fc:	mov	r3, r5
   27100:	strb	r6, [r4, #4]
   27104:	ldr	r0, [r4, #216]	; 0xd8
   27108:	ldrb	r1, [r4, #10]
   2710c:	ldr	r2, [r4, #160]	; 0xa0
   27110:	bl	2b278 <fputs@plt+0x19ec4>
   27114:	mov	r0, r4
   27118:	str	r6, [r4, #216]	; 0xd8
   2711c:	bl	2b098 <fputs@plt+0x19ce4>
   27120:	ldrb	r0, [r4, #16]
   27124:	cmp	r0, #0
   27128:	beq	27138 <fputs@plt+0x15d84>
   2712c:	mov	r0, r4
   27130:	bl	2b3fc <fputs@plt+0x1a048>
   27134:	b	27174 <fputs@plt+0x15dc0>
   27138:	ldr	r0, [r4, #68]	; 0x44
   2713c:	ldr	r0, [r0]
   27140:	cmp	r0, #0
   27144:	beq	2716c <fputs@plt+0x15db8>
   27148:	mov	r0, r4
   2714c:	bl	2b570 <fputs@plt+0x1a1bc>
   27150:	uxtb	r1, r0
   27154:	cmp	r1, #13
   27158:	cmpne	r1, #10
   2715c:	bne	2716c <fputs@plt+0x15db8>
   27160:	mov	r1, #6
   27164:	strb	r1, [r4, #17]
   27168:	str	r0, [r4, #44]	; 0x2c
   2716c:	mov	r0, r4
   27170:	bl	2b5bc <fputs@plt+0x1a208>
   27174:	movw	r0, #35616	; 0x8b20
   27178:	movt	r0, #10
   2717c:	ldr	r0, [r0]
   27180:	cmp	r0, #0
   27184:	beq	2718c <fputs@plt+0x15dd8>
   27188:	blx	r0
   2718c:	ldr	r6, [r4, #68]	; 0x44
   27190:	ldr	r0, [r6]
   27194:	cmp	r0, #0
   27198:	beq	271b0 <fputs@plt+0x15dfc>
   2719c:	ldr	r1, [r0, #4]
   271a0:	mov	r0, r6
   271a4:	blx	r1
   271a8:	mov	r0, #0
   271ac:	str	r0, [r6]
   271b0:	ldr	r6, [r4, #64]	; 0x40
   271b4:	ldr	r0, [r6]
   271b8:	cmp	r0, #0
   271bc:	beq	271d4 <fputs@plt+0x15e20>
   271c0:	ldr	r1, [r0, #4]
   271c4:	mov	r0, r6
   271c8:	blx	r1
   271cc:	mov	r0, #0
   271d0:	str	r0, [r6]
   271d4:	mov	r0, r5
   271d8:	bl	2a700 <fputs@plt+0x1934c>
   271dc:	movw	r0, #16696	; 0x4138
   271e0:	movt	r0, #10
   271e4:	ldr	r1, [r0, #152]	; 0x98
   271e8:	ldr	r0, [r4, #212]	; 0xd4
   271ec:	ldr	r0, [r0, #44]	; 0x2c
   271f0:	blx	r1
   271f4:	mov	r0, r4
   271f8:	pop	{r4, r5, r6, sl, fp, lr}
   271fc:	b	14400 <fputs@plt+0x304c>
   27200:	push	{r4, r5, fp, lr}
   27204:	add	fp, sp, #8
   27208:	mov	r4, r0
   2720c:	ldrb	r0, [r0, #13]
   27210:	mov	r5, #512	; 0x200
   27214:	cmp	r0, #0
   27218:	bne	27268 <fputs@plt+0x15eb4>
   2721c:	ldr	r0, [r4, #64]	; 0x40
   27220:	ldr	r1, [r0]
   27224:	ldr	r1, [r1, #48]	; 0x30
   27228:	blx	r1
   2722c:	tst	r0, #4096	; 0x1000
   27230:	bne	27268 <fputs@plt+0x15eb4>
   27234:	ldr	r0, [r4, #64]	; 0x40
   27238:	ldr	r1, [r0]
   2723c:	ldr	r1, [r1, #44]	; 0x2c
   27240:	cmp	r1, #0
   27244:	beq	27264 <fputs@plt+0x15eb0>
   27248:	blx	r1
   2724c:	cmp	r0, #32
   27250:	blt	27268 <fputs@plt+0x15eb4>
   27254:	cmp	r0, #65536	; 0x10000
   27258:	movge	r0, #65536	; 0x10000
   2725c:	mov	r5, r0
   27260:	b	27268 <fputs@plt+0x15eb4>
   27264:	mov	r5, #4096	; 0x1000
   27268:	str	r5, [r4, #156]	; 0x9c
   2726c:	pop	{r4, r5, fp, pc}
   27270:	push	{r4, r5, fp, lr}
   27274:	add	fp, sp, #8
   27278:	mov	r5, r1
   2727c:	ldr	r1, [r0, #44]	; 0x2c
   27280:	mov	r4, r0
   27284:	mov	r0, #0
   27288:	cmp	r1, #0
   2728c:	beq	27294 <fputs@plt+0x15ee0>
   27290:	pop	{r4, r5, fp, pc}
   27294:	ldrb	r1, [r4, #21]
   27298:	cmp	r1, #0
   2729c:	beq	272b4 <fputs@plt+0x15f00>
   272a0:	tst	r1, #3
   272a4:	bne	27290 <fputs@plt+0x15edc>
   272a8:	ldrb	r1, [r5, #24]
   272ac:	tst	r1, #8
   272b0:	popne	{r4, r5, fp, pc}
   272b4:	mov	r0, #0
   272b8:	str	r0, [r5, #12]
   272bc:	ldr	r0, [r4, #216]	; 0xd8
   272c0:	cmp	r0, #0
   272c4:	beq	272f0 <fputs@plt+0x15f3c>
   272c8:	mov	r0, r5
   272cc:	bl	27420 <fputs@plt+0x1606c>
   272d0:	cmp	r0, #0
   272d4:	bne	27330 <fputs@plt+0x15f7c>
   272d8:	mov	r0, r4
   272dc:	mov	r1, r5
   272e0:	mov	r2, #0
   272e4:	mov	r3, #0
   272e8:	bl	2760c <fputs@plt+0x16258>
   272ec:	b	27328 <fputs@plt+0x15f74>
   272f0:	ldrb	r0, [r5, #24]
   272f4:	tst	r0, #8
   272f8:	bne	27308 <fputs@plt+0x15f54>
   272fc:	ldrb	r0, [r4, #17]
   27300:	cmp	r0, #3
   27304:	bne	2731c <fputs@plt+0x15f68>
   27308:	mov	r0, r4
   2730c:	mov	r1, #1
   27310:	bl	28014 <fputs@plt+0x16c60>
   27314:	cmp	r0, #0
   27318:	bne	27330 <fputs@plt+0x15f7c>
   2731c:	mov	r0, r4
   27320:	mov	r1, r5
   27324:	bl	28280 <fputs@plt+0x16ecc>
   27328:	cmp	r0, #0
   2732c:	beq	27350 <fputs@plt+0x15f9c>
   27330:	uxtb	r1, r0
   27334:	cmp	r1, #13
   27338:	cmpne	r1, #10
   2733c:	bne	27290 <fputs@plt+0x15edc>
   27340:	mov	r1, #6
   27344:	strb	r1, [r4, #17]
   27348:	str	r0, [r4, #44]	; 0x2c
   2734c:	pop	{r4, r5, fp, pc}
   27350:	mov	r0, r5
   27354:	bl	28420 <fputs@plt+0x1706c>
   27358:	mov	r0, #0
   2735c:	pop	{r4, r5, fp, pc}
   27360:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   27364:	add	fp, sp, #24
   27368:	mov	r5, r0
   2736c:	ldr	r0, [r0, #24]
   27370:	mov	r4, #0
   27374:	cmp	r0, #0
   27378:	beq	27418 <fputs@plt+0x16064>
   2737c:	movw	r8, #16696	; 0x4138
   27380:	ldr	r0, [r5, #28]
   27384:	ldrb	r2, [r5, #32]
   27388:	mov	r6, r1
   2738c:	movt	r8, #10
   27390:	ldr	r3, [r8, #124]	; 0x7c
   27394:	add	r1, r0, #40	; 0x28
   27398:	mov	r0, r6
   2739c:	blx	r3
   273a0:	cmp	r0, #0
   273a4:	beq	27414 <fputs@plt+0x16060>
   273a8:	ldr	r1, [r5, #16]
   273ac:	ldr	r9, [r8, #128]	; 0x80
   273b0:	mov	r7, r0
   273b4:	cmn	r1, #1
   273b8:	bgt	273ec <fputs@plt+0x16038>
   273bc:	asr	r0, r1, #31
   273c0:	ldr	r3, [r5, #28]
   273c4:	lsl	r0, r0, #10
   273c8:	orr	r2, r0, r1, lsr #22
   273cc:	mov	r0, #0
   273d0:	subs	r0, r0, r1, lsl #10
   273d4:	rsc	r1, r2, #0
   273d8:	ldr	r2, [r5, #24]
   273dc:	add	r2, r3, r2
   273e0:	asr	r3, r2, #31
   273e4:	bl	8905c <fputs@plt+0x77ca8>
   273e8:	mov	r1, r0
   273ec:	mov	r0, r7
   273f0:	blx	r9
   273f4:	ldr	r0, [r5, #44]	; 0x2c
   273f8:	cmp	r0, #0
   273fc:	beq	27408 <fputs@plt+0x16054>
   27400:	ldr	r1, [r8, #152]	; 0x98
   27404:	blx	r1
   27408:	str	r6, [r5, #24]
   2740c:	str	r7, [r5, #44]	; 0x2c
   27410:	b	27418 <fputs@plt+0x16064>
   27414:	mov	r4, #7
   27418:	mov	r0, r4
   2741c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27424:	add	fp, sp, #28
   27428:	sub	sp, sp, #12
   2742c:	ldr	sl, [r0, #16]
   27430:	ldr	r7, [sl, #104]	; 0x68
   27434:	cmp	r7, #1
   27438:	blt	27480 <fputs@plt+0x160cc>
   2743c:	mov	r9, r0
   27440:	ldr	r6, [r0, #20]
   27444:	ldr	r0, [sl, #100]	; 0x64
   27448:	mov	r4, #0
   2744c:	add	r5, r0, #16
   27450:	ldr	r0, [r5, #4]
   27454:	cmp	r0, r6
   27458:	bcc	27470 <fputs@plt+0x160bc>
   2745c:	ldr	r0, [r5]
   27460:	mov	r1, r6
   27464:	bl	28498 <fputs@plt+0x170e4>
   27468:	cmp	r0, #0
   2746c:	beq	2748c <fputs@plt+0x160d8>
   27470:	add	r4, r4, #1
   27474:	add	r5, r5, #48	; 0x30
   27478:	cmp	r4, r7
   2747c:	blt	27450 <fputs@plt+0x1609c>
   27480:	mov	r0, #0
   27484:	sub	sp, fp, #28
   27488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2748c:	ldrb	r0, [sl, #5]
   27490:	cmp	r0, #2
   27494:	bne	274b4 <fputs@plt+0x16100>
   27498:	ldr	r0, [sl, #56]	; 0x38
   2749c:	mov	r1, r6
   274a0:	add	r0, r0, #1
   274a4:	str	r0, [sl, #56]	; 0x38
   274a8:	mov	r0, sl
   274ac:	bl	2856c <fputs@plt+0x171b8>
   274b0:	b	27484 <fputs@plt+0x160d0>
   274b4:	ldr	r6, [sl, #72]	; 0x48
   274b8:	ldr	r1, [r6]
   274bc:	cmp	r1, #0
   274c0:	bne	27518 <fputs@plt+0x16164>
   274c4:	cmp	r0, #4
   274c8:	beq	274d8 <fputs@plt+0x16124>
   274cc:	ldrb	r0, [sl, #22]
   274d0:	cmp	r0, #0
   274d4:	beq	275ac <fputs@plt+0x161f8>
   274d8:	ldr	r8, [sl]
   274dc:	mov	r0, r6
   274e0:	mov	r1, #0
   274e4:	mov	r2, #72	; 0x48
   274e8:	bl	11174 <memset@plt>
   274ec:	mov	r0, #1020	; 0x3fc
   274f0:	mvn	r7, #0
   274f4:	movw	r1, #50400	; 0xc4e0
   274f8:	movt	r1, #8
   274fc:	str	r1, [r6]
   27500:	stmib	r6, {r0, r7}
   27504:	movw	r0, #8222	; 0x201e
   27508:	mov	r1, #0
   2750c:	str	r0, [r6, #56]	; 0x38
   27510:	str	r8, [r6, #60]	; 0x3c
   27514:	str	r1, [r6, #64]	; 0x40
   27518:	ldr	r3, [r9, #20]
   2751c:	ldr	r2, [sl, #160]	; 0xa0
   27520:	ldr	r1, [sl, #56]	; 0x38
   27524:	ldr	r0, [sl, #72]	; 0x48
   27528:	ldr	r6, [r9, #4]
   2752c:	lsr	r7, r3, #16
   27530:	strb	r3, [sp, #11]
   27534:	add	r2, r2, #4
   27538:	strb	r7, [sp, #9]
   2753c:	lsr	r7, r3, #24
   27540:	lsr	r3, r3, #8
   27544:	strb	r7, [sp, #8]
   27548:	strb	r3, [sp, #10]
   2754c:	umull	r4, r3, r2, r1
   27550:	asr	r2, r2, #31
   27554:	mla	r5, r2, r1, r3
   27558:	ldr	r1, [r0]
   2755c:	mov	r2, #4
   27560:	ldr	r3, [r1, #12]
   27564:	add	r1, sp, #8
   27568:	stm	sp, {r4, r5}
   2756c:	blx	r3
   27570:	cmp	r0, #0
   27574:	bne	27484 <fputs@plt+0x160d0>
   27578:	ldr	r0, [sl, #72]	; 0x48
   2757c:	ldr	r2, [sl, #160]	; 0xa0
   27580:	adds	r1, r4, #4
   27584:	adc	r3, r5, #0
   27588:	ldr	r7, [r0]
   2758c:	ldr	r7, [r7, #12]
   27590:	stm	sp, {r1, r3}
   27594:	mov	r1, r6
   27598:	blx	r7
   2759c:	cmp	r0, #0
   275a0:	bne	27484 <fputs@plt+0x160d0>
   275a4:	ldr	r6, [r9, #20]
   275a8:	b	27498 <fputs@plt+0x160e4>
   275ac:	movw	r0, #16696	; 0x4138
   275b0:	ldr	r8, [sl]
   275b4:	mov	r1, #0
   275b8:	mov	r2, #72	; 0x48
   275bc:	mov	r4, #0
   275c0:	movt	r0, #10
   275c4:	ldr	r7, [r0, #36]	; 0x24
   275c8:	mov	r0, r6
   275cc:	bl	11174 <memset@plt>
   275d0:	cmp	r7, #0
   275d4:	beq	275e4 <fputs@plt+0x16230>
   275d8:	mov	r0, r7
   275dc:	movle	r0, #1020	; 0x3fc
   275e0:	b	274f4 <fputs@plt+0x16140>
   275e4:	ldr	r7, [r8, #24]
   275e8:	mov	r0, r8
   275ec:	mov	r1, #0
   275f0:	mov	r2, r6
   275f4:	movw	r3, #8222	; 0x201e
   275f8:	str	r4, [sp]
   275fc:	blx	r7
   27600:	cmp	r0, #0
   27604:	bne	27484 <fputs@plt+0x160d0>
   27608:	b	27518 <fputs@plt+0x16164>
   2760c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27610:	add	fp, sp, #28
   27614:	sub	sp, sp, #148	; 0x94
   27618:	mov	sl, r1
   2761c:	mov	r4, r0
   27620:	cmp	r3, #0
   27624:	str	r1, [sp, #84]	; 0x54
   27628:	str	r3, [sp, #80]	; 0x50
   2762c:	beq	27678 <fputs@plt+0x162c4>
   27630:	cmp	sl, #0
   27634:	str	sl, [sp, #84]	; 0x54
   27638:	beq	27680 <fputs@plt+0x162cc>
   2763c:	mov	r0, #0
   27640:	add	r1, sp, #84	; 0x54
   27644:	ldr	r5, [sl, #12]!
   27648:	ldr	r3, [sl, #8]
   2764c:	cmp	r3, r2
   27650:	mov	r3, #0
   27654:	movwls	r3, #1
   27658:	movls	r1, sl
   2765c:	cmp	r5, #0
   27660:	mov	sl, r5
   27664:	add	r0, r0, r3
   27668:	str	r5, [r1]
   2766c:	bne	27644 <fputs@plt+0x16290>
   27670:	ldr	sl, [sp, #84]	; 0x54
   27674:	b	27688 <fputs@plt+0x162d4>
   27678:	mov	r0, #1
   2767c:	b	27688 <fputs@plt+0x162d4>
   27680:	mov	sl, #0
   27684:	mov	r0, #0
   27688:	ldr	r1, [r4, #200]	; 0xc8
   2768c:	str	r2, [sp, #64]	; 0x40
   27690:	add	r0, r1, r0
   27694:	str	r0, [r4, #200]	; 0xc8
   27698:	ldr	r0, [sl, #20]
   2769c:	cmp	r0, #1
   276a0:	moveq	r0, sl
   276a4:	bleq	28cf4 <fputs@plt+0x17940>
   276a8:	ldrb	r0, [r4, #11]
   276ac:	str	r4, [sp, #32]
   276b0:	mov	r2, #48	; 0x30
   276b4:	str	r0, [sp, #44]	; 0x2c
   276b8:	ldr	r0, [r4, #160]	; 0xa0
   276bc:	ldr	r4, [r4, #216]	; 0xd8
   276c0:	str	r0, [sp, #60]	; 0x3c
   276c4:	ldr	r0, [r4, #32]
   276c8:	ldr	r7, [r0]
   276cc:	add	r0, r4, #52	; 0x34
   276d0:	mov	r1, r7
   276d4:	bl	110e4 <memcmp@plt>
   276d8:	cmp	r0, #0
   276dc:	str	r4, [sp, #68]	; 0x44
   276e0:	ldrne	r0, [r7, #16]
   276e4:	addne	r8, r0, #1
   276e8:	ldrh	r0, [r4, #40]	; 0x28
   276ec:	moveq	r8, #0
   276f0:	cmp	r0, #0
   276f4:	beq	278d8 <fputs@plt+0x16524>
   276f8:	ldr	r0, [r4, #68]	; 0x44
   276fc:	cmp	r0, #0
   27700:	str	r0, [sp, #56]	; 0x38
   27704:	beq	2793c <fputs@plt+0x16588>
   27708:	ldr	r5, [sp, #60]	; 0x3c
   2770c:	add	r6, r4, #8
   27710:	str	r4, [fp, #-56]	; 0xffffffc8
   27714:	mov	r0, #0
   27718:	ldr	r4, [sp, #56]	; 0x38
   2771c:	mov	r2, #0
   27720:	str	r6, [sp, #52]	; 0x34
   27724:	mov	r9, r8
   27728:	cmp	sl, #0
   2772c:	ldr	r1, [r6]
   27730:	str	r0, [sp, #28]
   27734:	ldr	r0, [sp, #44]	; 0x2c
   27738:	str	r2, [fp, #-44]	; 0xffffffd4
   2773c:	str	r2, [fp, #-48]	; 0xffffffd0
   27740:	str	r0, [fp, #-40]	; 0xffffffd8
   27744:	str	r5, [fp, #-36]	; 0xffffffdc
   27748:	str	r1, [sp, #16]
   2774c:	str	r1, [fp, #-52]	; 0xffffffcc
   27750:	add	r1, r5, #24
   27754:	mov	r5, #32
   27758:	asr	r0, r1, #31
   2775c:	str	r1, [sp, #76]	; 0x4c
   27760:	mul	r6, r4, r0
   27764:	str	r0, [sp, #40]	; 0x28
   27768:	umlal	r5, r6, r4, r1
   2776c:	beq	27aac <fputs@plt+0x166f8>
   27770:	mov	r7, sl
   27774:	mov	r0, #0
   27778:	str	r9, [sp, #36]	; 0x24
   2777c:	str	r0, [sp, #72]	; 0x48
   27780:	b	27800 <fputs@plt+0x1644c>
   27784:	ldr	r2, [sp, #40]	; 0x28
   27788:	str	r6, [sp, #48]	; 0x30
   2778c:	ldr	r6, [sp, #76]	; 0x4c
   27790:	sub	r1, r0, #1
   27794:	mov	r3, #56	; 0x38
   27798:	mul	r2, r1, r2
   2779c:	umlal	r3, r2, r1, r6
   277a0:	ldr	r1, [r4, #104]	; 0x68
   277a4:	sub	r1, r1, #1
   277a8:	cmp	r1, r0
   277ac:	ldrcs	r1, [sp, #68]	; 0x44
   277b0:	strcs	r0, [r1, #104]	; 0x68
   277b4:	ldr	r0, [sp, #52]	; 0x34
   277b8:	ldr	r1, [r7, #4]
   277bc:	ldr	r0, [r0]
   277c0:	ldr	r4, [r0]
   277c4:	ldr	r4, [r4, #12]
   277c8:	str	r2, [sp, #4]
   277cc:	ldr	r2, [sp, #60]	; 0x3c
   277d0:	str	r3, [sp]
   277d4:	blx	r4
   277d8:	cmp	r0, #0
   277dc:	bne	28004 <fputs@plt+0x16c50>
   277e0:	ldrh	r0, [r7, #24]
   277e4:	ldr	r9, [sp, #36]	; 0x24
   277e8:	ldr	r6, [sp, #48]	; 0x30
   277ec:	movw	r1, #65407	; 0xff7f
   277f0:	mov	r4, r8
   277f4:	and	r0, r0, r1
   277f8:	strh	r0, [r7, #24]
   277fc:	b	278c8 <fputs@plt+0x16514>
   27800:	cmp	r9, #0
   27804:	beq	2785c <fputs@plt+0x164a8>
   27808:	ldr	r0, [sp, #80]	; 0x50
   2780c:	cmp	r0, #0
   27810:	beq	2782c <fputs@plt+0x16478>
   27814:	ldr	r0, [r7, #12]
   27818:	cmp	r0, #0
   2781c:	bne	2782c <fputs@plt+0x16478>
   27820:	add	r4, r4, #1
   27824:	mov	r0, #0
   27828:	b	27870 <fputs@plt+0x164bc>
   2782c:	mov	r0, #0
   27830:	mov	r8, r4
   27834:	ldr	r4, [sp, #68]	; 0x44
   27838:	add	r2, sp, #88	; 0x58
   2783c:	str	r0, [sp, #88]	; 0x58
   27840:	ldr	r1, [r7, #20]
   27844:	mov	r0, r4
   27848:	bl	28de0 <fputs@plt+0x17a2c>
   2784c:	ldr	r0, [sp, #88]	; 0x58
   27850:	cmp	r0, r9
   27854:	bcs	27784 <fputs@plt+0x163d0>
   27858:	mov	r4, r8
   2785c:	ldr	r0, [sp, #80]	; 0x50
   27860:	add	r4, r4, #1
   27864:	cmp	r0, #0
   27868:	beq	27888 <fputs@plt+0x164d4>
   2786c:	ldr	r0, [r7, #12]
   27870:	cmp	r0, #0
   27874:	ldr	r0, [sp, #64]	; 0x40
   27878:	mov	r2, #0
   2787c:	mov	r8, r9
   27880:	moveq	r2, r0
   27884:	b	27890 <fputs@plt+0x164dc>
   27888:	mov	r8, r9
   2788c:	mov	r2, #0
   27890:	sub	r0, fp, #56	; 0x38
   27894:	mov	r1, r7
   27898:	stm	sp, {r5, r6}
   2789c:	bl	28f90 <fputs@plt+0x17bdc>
   278a0:	cmp	r0, #0
   278a4:	bne	28004 <fputs@plt+0x16c50>
   278a8:	ldrh	r0, [r7, #24]
   278ac:	str	r7, [sp, #72]	; 0x48
   278b0:	mov	r9, r8
   278b4:	orr	r0, r0, #128	; 0x80
   278b8:	strh	r0, [r7, #24]
   278bc:	ldr	r0, [sp, #76]	; 0x4c
   278c0:	adds	r5, r5, r0
   278c4:	adc	r6, r6, r0, asr #31
   278c8:	ldr	r7, [r7, #12]
   278cc:	cmp	r7, #0
   278d0:	bne	27800 <fputs@plt+0x1644c>
   278d4:	b	27ab4 <fputs@plt+0x16700>
   278d8:	ldr	r0, [r7, #96]	; 0x60
   278dc:	cmp	r0, #0
   278e0:	beq	27c44 <fputs@plt+0x16890>
   278e4:	add	r1, sp, #88	; 0x58
   278e8:	mov	r0, #4
   278ec:	bl	15e10 <fputs@plt+0x4a5c>
   278f0:	ldr	r5, [sp, #68]	; 0x44
   278f4:	mov	r4, r5
   278f8:	ldrb	r0, [r4, #43]!	; 0x2b
   278fc:	cmp	r0, #0
   27900:	beq	27cb8 <fputs@plt+0x16904>
   27904:	ldr	r1, [sp, #88]	; 0x58
   27908:	mov	r0, r5
   2790c:	bl	29294 <fputs@plt+0x17ee0>
   27910:	ldrb	r0, [r5, #43]	; 0x2b
   27914:	cmp	r0, #0
   27918:	bne	27c4c <fputs@plt+0x16898>
   2791c:	ldr	r0, [r5, #4]
   27920:	mov	r2, #4
   27924:	mov	r3, #9
   27928:	ldr	r1, [r0]
   2792c:	ldr	r7, [r1, #56]	; 0x38
   27930:	mov	r1, #4
   27934:	blx	r7
   27938:	b	27c4c <fputs@plt+0x16898>
   2793c:	movw	r0, #32567	; 0x7f37
   27940:	ldr	r5, [sp, #60]	; 0x3c
   27944:	add	r6, r4, #84	; 0x54
   27948:	movt	r0, #33286	; 0x8206
   2794c:	str	r0, [sp, #88]	; 0x58
   27950:	movw	r0, #11520	; 0x2d00
   27954:	movt	r0, #6370	; 0x18e2
   27958:	str	r0, [sp, #92]	; 0x5c
   2795c:	lsr	r0, r5, #24
   27960:	strb	r5, [sp, #99]	; 0x63
   27964:	strb	r0, [sp, #96]	; 0x60
   27968:	lsr	r0, r5, #16
   2796c:	strb	r0, [sp, #97]	; 0x61
   27970:	lsr	r0, r5, #8
   27974:	strb	r0, [sp, #98]	; 0x62
   27978:	ldr	r0, [r4, #112]	; 0x70
   2797c:	lsr	r1, r0, #16
   27980:	strb	r0, [sp, #103]	; 0x67
   27984:	cmp	r0, #0
   27988:	strb	r1, [sp, #101]	; 0x65
   2798c:	lsr	r1, r0, #24
   27990:	strb	r1, [sp, #100]	; 0x64
   27994:	lsr	r1, r0, #8
   27998:	strb	r1, [sp, #102]	; 0x66
   2799c:	bne	279ac <fputs@plt+0x165f8>
   279a0:	mov	r0, #8
   279a4:	mov	r1, r6
   279a8:	bl	15e10 <fputs@plt+0x4a5c>
   279ac:	ldm	r6, {r0, r1}
   279b0:	mov	r2, #0
   279b4:	str	r0, [sp, #104]	; 0x68
   279b8:	add	r0, sp, #88	; 0x58
   279bc:	str	r1, [sp, #108]	; 0x6c
   279c0:	mov	r1, #0
   279c4:	add	r3, r0, #24
   279c8:	ldr	r7, [r0]
   279cc:	ldr	r6, [r0, #4]
   279d0:	add	r2, r2, r1
   279d4:	add	r0, r0, #8
   279d8:	cmp	r0, r3
   279dc:	add	r2, r2, r7
   279e0:	add	r1, r6, r1
   279e4:	add	r1, r1, r2
   279e8:	bcc	279c8 <fputs@plt+0x16614>
   279ec:	lsr	r0, r2, #16
   279f0:	strb	r2, [sp, #115]	; 0x73
   279f4:	strb	r1, [sp, #119]	; 0x77
   279f8:	mov	r6, r4
   279fc:	mov	r3, #0
   27a00:	strb	r0, [sp, #113]	; 0x71
   27a04:	lsr	r0, r2, #24
   27a08:	strb	r0, [sp, #112]	; 0x70
   27a0c:	lsr	r0, r2, #8
   27a10:	strb	r0, [sp, #114]	; 0x72
   27a14:	lsr	r0, r1, #24
   27a18:	strb	r0, [sp, #116]	; 0x74
   27a1c:	lsr	r0, r1, #16
   27a20:	strb	r0, [sp, #117]	; 0x75
   27a24:	lsr	r0, r1, #8
   27a28:	strb	r0, [sp, #118]	; 0x76
   27a2c:	ldr	r0, [r6, #8]!
   27a30:	strb	r3, [r6, #57]	; 0x39
   27a34:	str	r5, [r6, #28]
   27a38:	str	r2, [r6, #68]	; 0x44
   27a3c:	str	r1, [r6, #72]	; 0x48
   27a40:	mov	r1, #1
   27a44:	mov	r2, #32
   27a48:	strb	r1, [r6, #39]	; 0x27
   27a4c:	ldr	r1, [r0]
   27a50:	ldr	r7, [r1, #12]
   27a54:	add	r1, sp, #88	; 0x58
   27a58:	str	r3, [sp]
   27a5c:	str	r3, [sp, #4]
   27a60:	blx	r7
   27a64:	mov	r9, r0
   27a68:	cmp	r0, #0
   27a6c:	bne	28008 <fputs@plt+0x16c54>
   27a70:	ldr	r0, [sp, #44]	; 0x2c
   27a74:	cmp	r0, #0
   27a78:	ldrbne	r0, [r4, #48]	; 0x30
   27a7c:	cmpne	r0, #0
   27a80:	beq	27710 <fputs@plt+0x1635c>
   27a84:	ldr	r0, [r6]
   27a88:	ldr	r1, [r0]
   27a8c:	ldr	r2, [r1, #20]
   27a90:	ldr	r1, [sp, #44]	; 0x2c
   27a94:	and	r1, r1, #19
   27a98:	blx	r2
   27a9c:	mov	r9, r0
   27aa0:	cmp	r0, #0
   27aa4:	bne	28008 <fputs@plt+0x16c54>
   27aa8:	b	27710 <fputs@plt+0x1635c>
   27aac:	mov	r0, #0
   27ab0:	str	r0, [sp, #72]	; 0x48
   27ab4:	ldr	r0, [sp, #80]	; 0x50
   27ab8:	str	r4, [sp, #56]	; 0x38
   27abc:	mov	r4, #0
   27ac0:	cmp	r0, #0
   27ac4:	beq	27e1c <fputs@plt+0x16a68>
   27ac8:	str	r5, [sp, #12]
   27acc:	ldr	r5, [sp, #68]	; 0x44
   27ad0:	str	r6, [sp, #48]	; 0x30
   27ad4:	ldr	r0, [r5, #104]	; 0x68
   27ad8:	cmp	r0, #0
   27adc:	beq	27d10 <fputs@plt+0x1695c>
   27ae0:	ldr	r0, [r5, #36]	; 0x24
   27ae4:	add	r0, r0, #24
   27ae8:	str	r0, [sp, #28]
   27aec:	bl	14298 <fputs@plt+0x2ee4>
   27af0:	cmp	r0, #0
   27af4:	str	r0, [sp, #36]	; 0x24
   27af8:	beq	27cec <fputs@plt+0x16938>
   27afc:	ldr	r0, [r5, #104]	; 0x68
   27b00:	mov	r4, #0
   27b04:	mov	r1, #24
   27b08:	mov	r2, #0
   27b0c:	cmp	r0, #1
   27b10:	beq	27b2c <fputs@plt+0x16778>
   27b14:	ldr	r3, [sp, #28]
   27b18:	sub	r0, r0, #2
   27b1c:	asr	r1, r3, #31
   27b20:	mul	r2, r0, r1
   27b24:	mov	r1, #48	; 0x30
   27b28:	umlal	r1, r2, r0, r3
   27b2c:	ldr	r0, [r5, #8]
   27b30:	ldr	r3, [r0]
   27b34:	ldr	r3, [r3, #8]
   27b38:	stm	sp, {r1, r2}
   27b3c:	mov	r2, #8
   27b40:	ldr	r7, [sp, #36]	; 0x24
   27b44:	mov	r1, r7
   27b48:	blx	r3
   27b4c:	mov	r9, r0
   27b50:	ldr	r0, [r7]
   27b54:	cmp	r9, #0
   27b58:	rev	r0, r0
   27b5c:	str	r0, [r5, #76]	; 0x4c
   27b60:	ldr	r1, [r7, #4]
   27b64:	ldr	r0, [r5, #104]	; 0x68
   27b68:	str	r4, [r5, #104]	; 0x68
   27b6c:	rev	r1, r1
   27b70:	str	r1, [r5, #80]	; 0x50
   27b74:	bne	27cf4 <fputs@plt+0x16940>
   27b78:	ldr	r1, [sp, #56]	; 0x38
   27b7c:	ldr	r5, [sp, #36]	; 0x24
   27b80:	cmp	r0, r1
   27b84:	bhi	27d00 <fputs@plt+0x1694c>
   27b88:	add	r4, r0, #1
   27b8c:	add	r0, r5, #24
   27b90:	str	r0, [sp, #20]
   27b94:	ldr	r0, [sp, #28]
   27b98:	asr	r0, r0, #31
   27b9c:	str	r0, [sp, #24]
   27ba0:	ldr	r1, [sp, #24]
   27ba4:	ldr	r2, [sp, #28]
   27ba8:	sub	r0, r4, #2
   27bac:	mov	r7, #32
   27bb0:	mul	r8, r0, r1
   27bb4:	umlal	r7, r8, r0, r2
   27bb8:	ldr	r0, [sp, #52]	; 0x34
   27bbc:	ldr	r0, [r0]
   27bc0:	ldr	r1, [r0]
   27bc4:	ldr	r3, [r1, #8]
   27bc8:	mov	r1, r5
   27bcc:	stm	sp, {r7, r8}
   27bd0:	blx	r3
   27bd4:	cmp	r0, #0
   27bd8:	bne	27cfc <fputs@plt+0x16948>
   27bdc:	ldr	r2, [r5, #4]
   27be0:	ldr	r0, [r5]
   27be4:	ldr	r5, [sp, #68]	; 0x44
   27be8:	ldr	r3, [sp, #20]
   27bec:	add	r6, sp, #88	; 0x58
   27bf0:	str	r6, [sp]
   27bf4:	rev	r1, r0
   27bf8:	rev	r2, r2
   27bfc:	mov	r0, r5
   27c00:	bl	2a040 <fputs@plt+0x18c8c>
   27c04:	ldr	r0, [r5, #8]
   27c08:	mov	r2, #24
   27c0c:	ldr	r1, [r0]
   27c10:	ldr	r3, [r1, #12]
   27c14:	mov	r1, r6
   27c18:	stm	sp, {r7, r8}
   27c1c:	blx	r3
   27c20:	mov	r9, r0
   27c24:	ldr	r0, [sp, #56]	; 0x38
   27c28:	cmp	r4, r0
   27c2c:	bhi	27cf4 <fputs@plt+0x16940>
   27c30:	ldr	r5, [sp, #36]	; 0x24
   27c34:	add	r4, r4, #1
   27c38:	cmp	r9, #0
   27c3c:	beq	27ba0 <fputs@plt+0x167ec>
   27c40:	b	27d00 <fputs@plt+0x1694c>
   27c44:	ldr	r5, [sp, #68]	; 0x44
   27c48:	add	r4, r5, #43	; 0x2b
   27c4c:	ldrb	r0, [r4]
   27c50:	cmp	r0, #0
   27c54:	bne	27c74 <fputs@plt+0x168c0>
   27c58:	ldr	r0, [r5, #4]
   27c5c:	mov	r2, #1
   27c60:	mov	r3, #5
   27c64:	ldr	r1, [r0]
   27c68:	ldr	r7, [r1, #56]	; 0x38
   27c6c:	mov	r1, #3
   27c70:	blx	r7
   27c74:	movw	r0, #65535	; 0xffff
   27c78:	mov	r7, #1
   27c7c:	add	r6, sp, #88	; 0x58
   27c80:	strh	r0, [r5, #40]	; 0x28
   27c84:	mov	r0, r5
   27c88:	mov	r1, r6
   27c8c:	mov	r2, #1
   27c90:	mov	r3, r7
   27c94:	bl	29310 <fputs@plt+0x17f5c>
   27c98:	add	r7, r7, #1
   27c9c:	cmn	r0, #1
   27ca0:	beq	27c84 <fputs@plt+0x168d0>
   27ca4:	mov	r9, r0
   27ca8:	ldr	r4, [sp, #68]	; 0x44
   27cac:	cmp	r9, #0
   27cb0:	bne	28008 <fputs@plt+0x16c54>
   27cb4:	b	276f8 <fputs@plt+0x16344>
   27cb8:	ldr	r0, [r5, #4]
   27cbc:	mov	r2, #4
   27cc0:	mov	r3, #10
   27cc4:	ldr	r1, [r0]
   27cc8:	ldr	r7, [r1, #56]	; 0x38
   27ccc:	mov	r1, #4
   27cd0:	blx	r7
   27cd4:	cmp	r0, #5
   27cd8:	beq	27c4c <fputs@plt+0x16898>
   27cdc:	mov	r9, r0
   27ce0:	cmp	r0, #0
   27ce4:	beq	27904 <fputs@plt+0x16550>
   27ce8:	b	27ca8 <fputs@plt+0x168f4>
   27cec:	mov	r9, #7
   27cf0:	b	28008 <fputs@plt+0x16c54>
   27cf4:	ldr	r5, [sp, #36]	; 0x24
   27cf8:	b	27d00 <fputs@plt+0x1694c>
   27cfc:	mov	r9, r0
   27d00:	mov	r0, r5
   27d04:	bl	14400 <fputs@plt+0x304c>
   27d08:	cmp	r9, #0
   27d0c:	bne	28008 <fputs@plt+0x16c54>
   27d10:	ldr	r0, [sp, #44]	; 0x2c
   27d14:	ldr	r8, [sp, #76]	; 0x4c
   27d18:	mov	r4, #0
   27d1c:	tst	r0, #32
   27d20:	bne	27d2c <fputs@plt+0x16978>
   27d24:	mov	r0, #0
   27d28:	b	27db0 <fputs@plt+0x169fc>
   27d2c:	ldr	r0, [sp, #68]	; 0x44
   27d30:	ldrb	r0, [r0, #49]	; 0x31
   27d34:	cmp	r0, #0
   27d38:	beq	27d94 <fputs@plt+0x169e0>
   27d3c:	sub	r0, fp, #56	; 0x38
   27d40:	mov	r4, #0
   27d44:	add	r0, r0, #8
   27d48:	str	r0, [sp, #44]	; 0x2c
   27d4c:	ldr	r0, [sp, #52]	; 0x34
   27d50:	ldr	r0, [r0]
   27d54:	ldr	r1, [r0]
   27d58:	ldr	r1, [r1, #44]	; 0x2c
   27d5c:	cmp	r1, #0
   27d60:	beq	27f68 <fputs@plt+0x16bb4>
   27d64:	blx	r1
   27d68:	ldr	r1, [sp, #48]	; 0x30
   27d6c:	ldr	r7, [sp, #12]
   27d70:	mov	r2, #512	; 0x200
   27d74:	cmp	r0, #32
   27d78:	mov	r3, #0
   27d7c:	blt	27f78 <fputs@plt+0x16bc4>
   27d80:	cmp	r0, #65536	; 0x10000
   27d84:	movge	r0, #65536	; 0x10000
   27d88:	asr	r3, r0, #31
   27d8c:	mov	r2, r0
   27d90:	b	27f78 <fputs@plt+0x16bc4>
   27d94:	ldr	r3, [sp, #16]
   27d98:	ldr	r0, [r3]
   27d9c:	ldr	r2, [r0, #20]
   27da0:	ldr	r0, [sp, #44]	; 0x2c
   27da4:	and	r1, r0, #19
   27da8:	mov	r0, r3
   27dac:	blx	r2
   27db0:	str	r0, [sp, #28]
   27db4:	ldr	r5, [sp, #68]	; 0x44
   27db8:	ldrb	r0, [r5, #47]	; 0x2f
   27dbc:	cmp	r0, #0
   27dc0:	beq	27e1c <fputs@plt+0x16a68>
   27dc4:	ldr	r0, [r5, #20]
   27dc8:	cmp	r0, #0
   27dcc:	blt	27e1c <fputs@plt+0x16a68>
   27dd0:	ldr	r2, [sp, #56]	; 0x38
   27dd4:	ldr	r6, [sp, #76]	; 0x4c
   27dd8:	ldr	r1, [r5, #16]
   27ddc:	add	r7, r4, r2
   27de0:	ldr	r2, [sp, #40]	; 0x28
   27de4:	mul	r3, r7, r2
   27de8:	mov	r2, #32
   27dec:	umlal	r2, r3, r7, r6
   27df0:	mov	r6, #0
   27df4:	subs	r7, r1, r2
   27df8:	sbcs	r7, r0, r3
   27dfc:	mov	r7, #0
   27e00:	movwlt	r7, #1
   27e04:	cmp	r7, #0
   27e08:	moveq	r3, r0
   27e0c:	moveq	r2, r1
   27e10:	mov	r0, r5
   27e14:	bl	29008 <fputs@plt+0x17c54>
   27e18:	strb	r6, [r5, #47]	; 0x2f
   27e1c:	ldr	r5, [sp, #68]	; 0x44
   27e20:	cmp	sl, #0
   27e24:	ldr	r7, [r5, #68]	; 0x44
   27e28:	beq	27e7c <fputs@plt+0x16ac8>
   27e2c:	ldr	r9, [sp, #28]
   27e30:	cmp	r9, #0
   27e34:	bne	27e80 <fputs@plt+0x16acc>
   27e38:	mov	r6, sl
   27e3c:	ldrb	r0, [r6, #24]
   27e40:	mov	r9, #0
   27e44:	tst	r0, #128	; 0x80
   27e48:	beq	27e64 <fputs@plt+0x16ab0>
   27e4c:	ldr	r2, [r6, #20]
   27e50:	add	r7, r7, #1
   27e54:	mov	r0, r5
   27e58:	mov	r1, r7
   27e5c:	bl	290c0 <fputs@plt+0x17d0c>
   27e60:	mov	r9, r0
   27e64:	cmp	r9, #0
   27e68:	bne	27e80 <fputs@plt+0x16acc>
   27e6c:	ldr	r6, [r6, #12]
   27e70:	cmp	r6, #0
   27e74:	bne	27e3c <fputs@plt+0x16a88>
   27e78:	b	27e80 <fputs@plt+0x16acc>
   27e7c:	ldr	r9, [sp, #28]
   27e80:	clz	r0, r9
   27e84:	cmp	r4, #1
   27e88:	lsr	r0, r0, #5
   27e8c:	blt	27ed0 <fputs@plt+0x16b1c>
   27e90:	cmp	r9, #0
   27e94:	bne	27ed0 <fputs@plt+0x16b1c>
   27e98:	ldr	r6, [sp, #72]	; 0x48
   27e9c:	ldr	r2, [r6, #20]
   27ea0:	add	r7, r7, #1
   27ea4:	mov	r0, r5
   27ea8:	mov	r1, r7
   27eac:	bl	290c0 <fputs@plt+0x17d0c>
   27eb0:	mov	r9, r0
   27eb4:	clz	r0, r0
   27eb8:	cmp	r4, #2
   27ebc:	lsr	r0, r0, #5
   27ec0:	blt	27ed0 <fputs@plt+0x16b1c>
   27ec4:	sub	r4, r4, #1
   27ec8:	cmp	r9, #0
   27ecc:	beq	27e9c <fputs@plt+0x16ae8>
   27ed0:	cmp	r0, #0
   27ed4:	beq	27f1c <fputs@plt+0x16b68>
   27ed8:	ldr	r1, [sp, #60]	; 0x3c
   27edc:	str	r7, [r5, #68]	; 0x44
   27ee0:	and	r0, r1, #65280	; 0xff00
   27ee4:	orr	r0, r0, r1, lsr #16
   27ee8:	strh	r0, [r5, #66]	; 0x42
   27eec:	ldr	r0, [sp, #80]	; 0x50
   27ef0:	cmp	r0, #0
   27ef4:	beq	27f24 <fputs@plt+0x16b70>
   27ef8:	ldr	r0, [sp, #64]	; 0x40
   27efc:	str	r0, [r5, #72]	; 0x48
   27f00:	ldr	r0, [r5, #60]	; 0x3c
   27f04:	add	r0, r0, #1
   27f08:	str	r0, [r5, #60]	; 0x3c
   27f0c:	mov	r0, r5
   27f10:	bl	291f0 <fputs@plt+0x17e3c>
   27f14:	str	r7, [r5, #12]
   27f18:	b	27f24 <fputs@plt+0x16b70>
   27f1c:	cmp	r9, #0
   27f20:	bne	28008 <fputs@plt+0x16c54>
   27f24:	ldr	r4, [sp, #32]
   27f28:	mov	r9, #0
   27f2c:	ldr	r0, [r4, #96]	; 0x60
   27f30:	cmp	r0, #0
   27f34:	cmpne	sl, #0
   27f38:	beq	28008 <fputs@plt+0x16c54>
   27f3c:	b	27f44 <fputs@plt+0x16b90>
   27f40:	ldr	r0, [r4, #96]	; 0x60
   27f44:	cmp	r0, #0
   27f48:	beq	27f58 <fputs@plt+0x16ba4>
   27f4c:	ldr	r2, [sl, #4]
   27f50:	ldr	r1, [sl, #20]
   27f54:	bl	2a2dc <fputs@plt+0x18f28>
   27f58:	ldr	sl, [sl, #12]
   27f5c:	cmp	sl, #0
   27f60:	bne	27f40 <fputs@plt+0x16b8c>
   27f64:	b	28008 <fputs@plt+0x16c54>
   27f68:	ldr	r1, [sp, #48]	; 0x30
   27f6c:	ldr	r7, [sp, #12]
   27f70:	mov	r2, #4096	; 0x1000
   27f74:	mov	r3, #0
   27f78:	adds	r0, r7, r2
   27f7c:	adc	r1, r1, r3
   27f80:	subs	r5, r0, #1
   27f84:	sbc	r9, r1, #0
   27f88:	mov	r0, r5
   27f8c:	mov	r1, r9
   27f90:	bl	8905c <fputs@plt+0x77ca8>
   27f94:	subs	r1, r5, r2
   27f98:	ldr	r5, [sp, #12]
   27f9c:	ldr	r0, [sp, #44]	; 0x2c
   27fa0:	ldr	r6, [sp, #48]	; 0x30
   27fa4:	sbc	r7, r9, r3
   27fa8:	stm	r0, {r1, r7}
   27fac:	subs	r0, r5, r1
   27fb0:	str	r1, [sp, #52]	; 0x34
   27fb4:	sbcs	r0, r6, r7
   27fb8:	mov	r0, #0
   27fbc:	str	r0, [sp, #28]
   27fc0:	bge	27db4 <fputs@plt+0x16a00>
   27fc4:	mov	r4, #0
   27fc8:	stm	sp, {r5, r6}
   27fcc:	sub	r0, fp, #56	; 0x38
   27fd0:	ldr	r1, [sp, #72]	; 0x48
   27fd4:	ldr	r2, [sp, #64]	; 0x40
   27fd8:	bl	28f90 <fputs@plt+0x17bdc>
   27fdc:	cmp	r0, #0
   27fe0:	bne	28004 <fputs@plt+0x16c50>
   27fe4:	ldr	r0, [sp, #52]	; 0x34
   27fe8:	adds	r5, r5, r8
   27fec:	add	r4, r4, #1
   27ff0:	adc	r6, r6, r8, asr #31
   27ff4:	subs	r0, r5, r0
   27ff8:	sbcs	r0, r6, r7
   27ffc:	blt	27fc8 <fputs@plt+0x16c14>
   28000:	b	27d24 <fputs@plt+0x16970>
   28004:	mov	r9, r0
   28008:	mov	r0, r9
   2800c:	sub	sp, fp, #28
   28010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28014:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28018:	add	fp, sp, #24
   2801c:	sub	sp, sp, #32
   28020:	mov	r5, r1
   28024:	mov	r4, r0
   28028:	bl	2a340 <fputs@plt+0x18f8c>
   2802c:	cmp	r0, #0
   28030:	bne	280a0 <fputs@plt+0x16cec>
   28034:	ldrb	r0, [r4, #7]
   28038:	cmp	r0, #0
   2803c:	bne	28060 <fputs@plt+0x16cac>
   28040:	ldr	r0, [r4, #68]	; 0x44
   28044:	ldr	r0, [r0]
   28048:	cmp	r0, #0
   2804c:	ldrbne	r0, [r4, #5]
   28050:	cmpne	r0, #4
   28054:	bne	280a8 <fputs@plt+0x16cf4>
   28058:	ldrd	r0, [r4, #80]	; 0x50
   2805c:	strd	r0, [r4, #88]	; 0x58
   28060:	ldr	r0, [r4, #212]	; 0xd4
   28064:	ldr	r1, [r0]
   28068:	cmp	r1, #0
   2806c:	beq	2808c <fputs@plt+0x16cd8>
   28070:	movw	r2, #65527	; 0xfff7
   28074:	ldrh	r3, [r1, #24]
   28078:	and	r3, r3, r2
   2807c:	strh	r3, [r1, #24]
   28080:	ldr	r1, [r1, #32]
   28084:	cmp	r1, #0
   28088:	bne	28074 <fputs@plt+0x16cc0>
   2808c:	ldr	r1, [r0, #4]
   28090:	str	r1, [r0, #8]
   28094:	mov	r0, #4
   28098:	strb	r0, [r4, #17]
   2809c:	mov	r0, #0
   280a0:	sub	sp, fp, #24
   280a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   280a8:	ldr	r0, [r4, #64]	; 0x40
   280ac:	ldr	r1, [r0]
   280b0:	ldr	r1, [r1, #48]	; 0x30
   280b4:	blx	r1
   280b8:	mov	r6, r0
   280bc:	ands	r8, r0, #512	; 0x200
   280c0:	bne	28134 <fputs@plt+0x16d80>
   280c4:	movw	r0, #41248	; 0xa120
   280c8:	movt	r0, #55139	; 0xd763
   280cc:	str	r0, [sp, #12]
   280d0:	movw	r0, #54745	; 0xd5d9
   280d4:	movt	r0, #63749	; 0xf905
   280d8:	str	r0, [sp, #8]
   280dc:	ldr	r0, [r4, #48]	; 0x30
   280e0:	lsr	r1, r0, #16
   280e4:	strb	r0, [sp, #19]
   280e8:	strb	r1, [sp, #17]
   280ec:	lsr	r1, r0, #24
   280f0:	lsr	r0, r0, #8
   280f4:	strb	r1, [sp, #16]
   280f8:	strb	r0, [sp, #18]
   280fc:	ldrd	r0, [r4, #80]	; 0x50
   28100:	orrs	r2, r0, r1
   28104:	beq	2819c <fputs@plt+0x16de8>
   28108:	ldr	r7, [r4, #156]	; 0x9c
   2810c:	subs	r0, r0, #1
   28110:	mov	r3, #0
   28114:	sbc	r1, r1, #0
   28118:	mov	r2, r7
   2811c:	bl	8905c <fputs@plt+0x77ca8>
   28120:	adds	r0, r0, #1
   28124:	adc	r1, r1, #0
   28128:	umull	r9, r0, r0, r7
   2812c:	mla	r7, r1, r7, r0
   28130:	b	281a4 <fputs@plt+0x16df0>
   28134:	and	r6, r6, #1024	; 0x400
   28138:	cmp	r6, #0
   2813c:	beq	28174 <fputs@plt+0x16dc0>
   28140:	ldrd	r0, [r4, #80]	; 0x50
   28144:	cmp	r5, #0
   28148:	strd	r0, [r4, #88]	; 0x58
   2814c:	beq	28060 <fputs@plt+0x16cac>
   28150:	cmp	r8, #0
   28154:	bne	28060 <fputs@plt+0x16cac>
   28158:	mov	r0, #0
   2815c:	str	r0, [r4, #48]	; 0x30
   28160:	mov	r0, r4
   28164:	bl	2a39c <fputs@plt+0x18fe8>
   28168:	cmp	r0, #0
   2816c:	bne	280a0 <fputs@plt+0x16cec>
   28170:	b	28060 <fputs@plt+0x16cac>
   28174:	ldr	r0, [r4, #68]	; 0x44
   28178:	ldrb	r1, [r4, #12]
   2817c:	ldr	r2, [r0]
   28180:	cmp	r1, #3
   28184:	orreq	r1, r1, #16
   28188:	ldr	r2, [r2, #20]
   2818c:	blx	r2
   28190:	cmp	r0, #0
   28194:	bne	280a0 <fputs@plt+0x16cec>
   28198:	b	28140 <fputs@plt+0x16d8c>
   2819c:	mov	r9, #0
   281a0:	mov	r7, #0
   281a4:	ldr	r0, [r4, #68]	; 0x44
   281a8:	mov	r2, #8
   281ac:	ldr	r1, [r0]
   281b0:	ldr	r3, [r1, #8]
   281b4:	add	r1, sp, #24
   281b8:	str	r9, [sp]
   281bc:	str	r7, [sp, #4]
   281c0:	blx	r3
   281c4:	cmp	r0, #0
   281c8:	beq	281e0 <fputs@plt+0x16e2c>
   281cc:	movw	r1, #522	; 0x20a
   281d0:	cmp	r0, r1
   281d4:	cmpne	r0, #0
   281d8:	beq	281fc <fputs@plt+0x16e48>
   281dc:	b	280a0 <fputs@plt+0x16cec>
   281e0:	movw	r1, #50476	; 0xc52c
   281e4:	add	r0, sp, #24
   281e8:	mov	r2, #8
   281ec:	movt	r1, #8
   281f0:	bl	110e4 <memcmp@plt>
   281f4:	cmp	r0, #0
   281f8:	beq	28258 <fputs@plt+0x16ea4>
   281fc:	ands	r6, r6, #1024	; 0x400
   28200:	bne	2822c <fputs@plt+0x16e78>
   28204:	ldrb	r0, [r4, #8]
   28208:	cmp	r0, #0
   2820c:	beq	2822c <fputs@plt+0x16e78>
   28210:	ldr	r0, [r4, #68]	; 0x44
   28214:	ldrb	r1, [r4, #12]
   28218:	ldr	r2, [r0]
   2821c:	ldr	r2, [r2, #20]
   28220:	blx	r2
   28224:	cmp	r0, #0
   28228:	bne	280a0 <fputs@plt+0x16cec>
   2822c:	ldr	r0, [r4, #68]	; 0x44
   28230:	ldrd	r2, [r4, #88]	; 0x58
   28234:	ldr	r1, [r0]
   28238:	ldr	r7, [r1, #12]
   2823c:	stm	sp, {r2, r3}
   28240:	add	r1, sp, #8
   28244:	mov	r2, #12
   28248:	blx	r7
   2824c:	cmp	r0, #0
   28250:	bne	280a0 <fputs@plt+0x16cec>
   28254:	b	28138 <fputs@plt+0x16d84>
   28258:	ldr	r0, [r4, #68]	; 0x44
   2825c:	mov	r2, #1
   28260:	ldr	r1, [r0]
   28264:	ldr	r3, [r1, #12]
   28268:	movw	r1, #50484	; 0xc534
   2826c:	str	r9, [sp]
   28270:	str	r7, [sp, #4]
   28274:	movt	r1, #8
   28278:	blx	r3
   2827c:	b	281cc <fputs@plt+0x16e18>
   28280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28284:	add	fp, sp, #28
   28288:	sub	sp, sp, #20
   2828c:	ldr	r2, [r0, #64]	; 0x40
   28290:	mov	r5, r0
   28294:	mov	r4, r1
   28298:	ldr	r0, [r2]
   2829c:	cmp	r0, #0
   282a0:	beq	283d4 <fputs@plt+0x17020>
   282a4:	ldr	r0, [r5, #28]
   282a8:	ldr	r1, [r5, #40]	; 0x28
   282ac:	cmp	r1, r0
   282b0:	bcs	28304 <fputs@plt+0x16f50>
   282b4:	ldr	r2, [r4, #12]
   282b8:	cmp	r2, #0
   282bc:	bne	282cc <fputs@plt+0x16f18>
   282c0:	ldr	r2, [r4, #20]
   282c4:	cmp	r2, r1
   282c8:	bls	28304 <fputs@plt+0x16f50>
   282cc:	ldr	r1, [r5, #160]	; 0xa0
   282d0:	umull	r2, r3, r1, r0
   282d4:	asr	r1, r1, #31
   282d8:	mla	r0, r1, r0, r3
   282dc:	str	r2, [sp, #8]
   282e0:	add	r2, sp, #8
   282e4:	str	r0, [sp, #12]
   282e8:	ldr	r0, [r5, #64]	; 0x40
   282ec:	ldr	r1, [r0]
   282f0:	ldr	r3, [r1, #40]	; 0x28
   282f4:	mov	r1, #5
   282f8:	blx	r3
   282fc:	ldr	r0, [r5, #28]
   28300:	str	r0, [r5, #40]	; 0x28
   28304:	cmp	r4, #0
   28308:	beq	28410 <fputs@plt+0x1705c>
   2830c:	add	r9, r5, #112	; 0x70
   28310:	ldr	r7, [r4, #20]
   28314:	ldr	r0, [r5, #28]
   28318:	mov	r6, #0
   2831c:	cmp	r7, r0
   28320:	bhi	283bc <fputs@plt+0x17008>
   28324:	ldrb	r0, [r4, #24]
   28328:	tst	r0, #32
   2832c:	bne	283bc <fputs@plt+0x17008>
   28330:	ldr	r2, [r5, #160]	; 0xa0
   28334:	subs	r0, r7, #1
   28338:	umull	sl, r1, r2, r0
   2833c:	asr	r3, r2, #31
   28340:	mla	r6, r3, r0, r1
   28344:	bne	28354 <fputs@plt+0x16fa0>
   28348:	mov	r0, r4
   2834c:	bl	28cf4 <fputs@plt+0x17940>
   28350:	ldr	r2, [r5, #160]	; 0xa0
   28354:	ldr	r0, [r5, #64]	; 0x40
   28358:	ldr	r8, [r4, #4]
   2835c:	ldr	r1, [r0]
   28360:	ldr	r3, [r1, #12]
   28364:	mov	r1, r8
   28368:	str	sl, [sp]
   2836c:	str	r6, [sp, #4]
   28370:	blx	r3
   28374:	mov	r6, r0
   28378:	cmp	r7, #1
   2837c:	bne	2838c <fputs@plt+0x16fd8>
   28380:	add	r0, r8, #24
   28384:	vld1.8	{d16-d17}, [r0]
   28388:	vst1.8	{d16-d17}, [r9]
   2838c:	ldr	r0, [r5, #36]	; 0x24
   28390:	cmp	r7, r0
   28394:	strhi	r7, [r5, #36]	; 0x24
   28398:	ldr	r1, [r5, #200]	; 0xc8
   2839c:	ldr	r0, [r5, #96]	; 0x60
   283a0:	add	r1, r1, #1
   283a4:	cmp	r0, #0
   283a8:	str	r1, [r5, #200]	; 0xc8
   283ac:	beq	283bc <fputs@plt+0x17008>
   283b0:	ldr	r2, [r4, #4]
   283b4:	mov	r1, r7
   283b8:	bl	2a2dc <fputs@plt+0x18f28>
   283bc:	cmp	r6, #0
   283c0:	bne	28414 <fputs@plt+0x17060>
   283c4:	ldr	r4, [r4, #12]
   283c8:	cmp	r4, #0
   283cc:	bne	28310 <fputs@plt+0x16f5c>
   283d0:	b	28414 <fputs@plt+0x17060>
   283d4:	ldr	r0, [r5]
   283d8:	ldr	r1, [r5, #152]	; 0x98
   283dc:	mov	r3, #0
   283e0:	ldr	r7, [r0, #24]
   283e4:	str	r3, [sp]
   283e8:	movw	r3, #32609	; 0x7f61
   283ec:	movt	r3, #8
   283f0:	and	r1, r1, r3
   283f4:	orr	r3, r1, #30
   283f8:	mov	r1, #0
   283fc:	blx	r7
   28400:	mov	r6, r0
   28404:	cmp	r0, #0
   28408:	bne	28414 <fputs@plt+0x17060>
   2840c:	b	282a4 <fputs@plt+0x16ef0>
   28410:	mov	r6, #0
   28414:	mov	r0, r6
   28418:	sub	sp, fp, #28
   2841c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28420:	push	{r4, sl, fp, lr}
   28424:	add	fp, sp, #8
   28428:	mov	r4, r0
   2842c:	ldrb	r0, [r0, #24]
   28430:	tst	r0, #2
   28434:	beq	28494 <fputs@plt+0x170e0>
   28438:	mov	r0, r4
   2843c:	mov	r1, #1
   28440:	bl	2a624 <fputs@plt+0x19270>
   28444:	ldrh	r0, [r4, #24]
   28448:	movw	r1, #65520	; 0xfff0
   2844c:	and	r0, r0, r1
   28450:	orr	r0, r0, #1
   28454:	strh	r0, [r4, #24]
   28458:	ldrh	r0, [r4, #26]
   2845c:	cmp	r0, #0
   28460:	popne	{r4, sl, fp, pc}
   28464:	ldr	r0, [r4, #28]
   28468:	ldrb	r1, [r0, #32]
   2846c:	cmp	r1, #0
   28470:	beq	28494 <fputs@plt+0x170e0>
   28474:	movw	r1, #16696	; 0x4138
   28478:	ldr	r0, [r0, #44]	; 0x2c
   2847c:	mov	r2, #0
   28480:	movt	r1, #10
   28484:	ldr	r3, [r1, #140]	; 0x8c
   28488:	ldr	r1, [r4]
   2848c:	pop	{r4, sl, fp, lr}
   28490:	bx	r3
   28494:	pop	{r4, sl, fp, pc}
   28498:	push	{r4, r5, fp, lr}
   2849c:	add	fp, sp, #8
   284a0:	ldr	r3, [r0]
   284a4:	sub	r1, r1, #1
   284a8:	mov	r2, r0
   284ac:	mov	r0, #0
   284b0:	cmp	r1, r3
   284b4:	bcs	28568 <fputs@plt+0x171b4>
   284b8:	ldr	r3, [r2, #8]
   284bc:	cmp	r3, #0
   284c0:	beq	284e0 <fputs@plt+0x1712c>
   284c4:	udiv	r4, r1, r3
   284c8:	add	r2, r2, r4, lsl #2
   284cc:	mls	r1, r4, r3, r1
   284d0:	ldr	r2, [r2, #12]
   284d4:	cmp	r2, #0
   284d8:	bne	284b8 <fputs@plt+0x17104>
   284dc:	b	28568 <fputs@plt+0x171b4>
   284e0:	ldr	r3, [r2]
   284e4:	cmp	r3, #4000	; 0xfa0
   284e8:	bhi	2850c <fputs@plt+0x17158>
   284ec:	add	r0, r2, r1, lsr #3
   284f0:	and	r1, r1, #7
   284f4:	mov	r2, #1
   284f8:	ldrb	r0, [r0, #12]
   284fc:	and	r0, r0, r2, lsl r1
   28500:	cmp	r0, #0
   28504:	movwne	r0, #1
   28508:	pop	{r4, r5, fp, pc}
   2850c:	movw	ip, #19923	; 0x4dd3
   28510:	mov	lr, #125	; 0x7d
   28514:	movt	ip, #4194	; 0x1062
   28518:	umull	r3, r4, r1, ip
   2851c:	lsr	r3, r4, #3
   28520:	mls	r3, r3, lr, r1
   28524:	add	r4, r2, r3, lsl #2
   28528:	ldr	r4, [r4, #12]
   2852c:	cmp	r4, #0
   28530:	beq	28568 <fputs@plt+0x171b4>
   28534:	add	r1, r1, #1
   28538:	b	2855c <fputs@plt+0x171a8>
   2853c:	add	r3, r3, #1
   28540:	umull	r4, r5, r3, ip
   28544:	lsr	r4, r5, #3
   28548:	mls	r3, r4, lr, r3
   2854c:	add	r4, r2, r3, lsl #2
   28550:	ldr	r4, [r4, #12]
   28554:	cmp	r4, #0
   28558:	popeq	{r4, r5, fp, pc}
   2855c:	cmp	r4, r1
   28560:	bne	2853c <fputs@plt+0x17188>
   28564:	mov	r0, #1
   28568:	pop	{r4, r5, fp, pc}
   2856c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   28570:	add	fp, sp, #24
   28574:	mov	r5, r0
   28578:	ldr	r0, [r0, #104]	; 0x68
   2857c:	cmp	r0, #1
   28580:	blt	285d0 <fputs@plt+0x1721c>
   28584:	mov	r4, r1
   28588:	mov	r7, #0
   2858c:	mov	r6, #0
   28590:	mov	r8, #0
   28594:	ldr	r1, [r5, #100]	; 0x64
   28598:	add	r1, r1, r7
   2859c:	ldr	r2, [r1, #20]
   285a0:	cmp	r2, r4
   285a4:	bcc	285bc <fputs@plt+0x17208>
   285a8:	ldr	r0, [r1, #16]
   285ac:	mov	r1, r4
   285b0:	bl	28b24 <fputs@plt+0x17770>
   285b4:	orr	r8, r0, r8
   285b8:	ldr	r0, [r5, #104]	; 0x68
   285bc:	add	r6, r6, #1
   285c0:	add	r7, r7, #48	; 0x30
   285c4:	cmp	r6, r0
   285c8:	blt	28594 <fputs@plt+0x171e0>
   285cc:	b	285d4 <fputs@plt+0x17220>
   285d0:	mov	r8, #0
   285d4:	mov	r0, r8
   285d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   285dc:	push	{r4, r5, fp, lr}
   285e0:	add	fp, sp, #8
   285e4:	mov	r4, r0
   285e8:	ldr	r0, [r0, #16]
   285ec:	cmp	r0, #0
   285f0:	beq	28608 <fputs@plt+0x17254>
   285f4:	ldr	r5, [r0]
   285f8:	bl	14400 <fputs@plt+0x304c>
   285fc:	cmp	r5, #0
   28600:	mov	r0, r5
   28604:	bne	285f4 <fputs@plt+0x17240>
   28608:	mov	r0, #0
   2860c:	str	r0, [r4, #16]
   28610:	mov	r0, #0
   28614:	pop	{r4, r5, fp, pc}
   28618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2861c:	add	fp, sp, #28
   28620:	sub	sp, sp, #4
   28624:	mov	r4, r0
   28628:	mov	r6, r1
   2862c:	ldr	r1, [fp, #12]
   28630:	ldr	r0, [fp, #8]
   28634:	mov	r9, r2
   28638:	mov	ip, r4
   2863c:	ldr	r3, [ip, #40]!	; 0x28
   28640:	orrs	r2, r0, r1
   28644:	str	ip, [sp]
   28648:	beq	28668 <fputs@plt+0x172b4>
   2864c:	ldr	r2, [ip, #4]
   28650:	eor	r3, r3, r0
   28654:	eor	r2, r2, r1
   28658:	orrs	r2, r3, r2
   2865c:	bne	28668 <fputs@plt+0x172b4>
   28660:	ldr	sl, [r4, #48]	; 0x30
   28664:	b	286a4 <fputs@plt+0x172f0>
   28668:	ldr	sl, [r4, #16]
   2866c:	cmp	sl, #0
   28670:	beq	286a0 <fputs@plt+0x172ec>
   28674:	ldr	r5, [r4, #4]
   28678:	mov	r7, #0
   2867c:	mov	r2, #0
   28680:	adds	r7, r7, r5
   28684:	adc	r2, r2, r5, asr #31
   28688:	subs	r3, r0, r7
   2868c:	sbcs	r3, r1, r2
   28690:	blt	286a4 <fputs@plt+0x172f0>
   28694:	ldr	sl, [sl]
   28698:	cmp	sl, #0
   2869c:	bne	28680 <fputs@plt+0x172cc>
   286a0:	mov	sl, #0
   286a4:	ldr	r7, [r4, #4]
   286a8:	asr	r3, r7, #31
   286ac:	mov	r2, r7
   286b0:	bl	8905c <fputs@plt+0x77ca8>
   286b4:	sub	r5, r7, r2
   286b8:	add	r0, sl, r2
   286bc:	cmp	r5, r9
   286c0:	mov	r7, r5
   286c4:	add	r1, r0, #4
   286c8:	mov	r0, r6
   286cc:	movgt	r7, r9
   286d0:	mov	r2, r7
   286d4:	bl	1121c <memcpy@plt>
   286d8:	sub	r8, r9, r5
   286dc:	cmp	r8, #0
   286e0:	blt	28724 <fputs@plt+0x17370>
   286e4:	ldr	sl, [sl]
   286e8:	cmp	r8, #0
   286ec:	cmpne	sl, #0
   286f0:	beq	28724 <fputs@plt+0x17370>
   286f4:	ldr	r5, [r4, #4]
   286f8:	add	r6, r6, r7
   286fc:	add	r1, sl, #4
   28700:	mov	r0, r6
   28704:	cmp	r8, r5
   28708:	mov	r7, r5
   2870c:	movlt	r7, r8
   28710:	mov	r2, r7
   28714:	bl	1121c <memcpy@plt>
   28718:	sub	r8, r8, r5
   2871c:	cmn	r8, #1
   28720:	bgt	286e4 <fputs@plt+0x17330>
   28724:	ldr	r0, [fp, #8]
   28728:	ldr	r2, [fp, #12]
   2872c:	asr	r1, r9, #31
   28730:	adds	r0, r9, r0
   28734:	adc	r1, r1, r2
   28738:	ldr	r2, [sp]
   2873c:	strd	r0, [r2]
   28740:	str	sl, [r4, #48]	; 0x30
   28744:	mov	r0, #0
   28748:	sub	sp, fp, #28
   2874c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28754:	add	fp, sp, #28
   28758:	sub	sp, sp, #100	; 0x64
   2875c:	mov	r4, r0
   28760:	mov	r8, r0
   28764:	ldr	r7, [fp, #8]
   28768:	mov	r5, r2
   2876c:	mov	r6, r1
   28770:	ldr	r0, [r4, #8]!
   28774:	cmp	r0, #1
   28778:	blt	288e0 <fputs@plt+0x1752c>
   2877c:	ldr	r1, [fp, #12]
   28780:	asr	r2, r5, #31
   28784:	adds	r3, r5, r7
   28788:	adc	r1, r2, r1
   2878c:	subs	r2, r0, r3
   28790:	rscs	r0, r1, r0, asr #31
   28794:	bge	288e0 <fputs@plt+0x1752c>
   28798:	add	r0, r8, #32
   2879c:	mov	r2, #72	; 0x48
   287a0:	str	r0, [sp, #44]	; 0x2c
   287a4:	vld1.64	{d16-d17}, [r0]
   287a8:	ldr	r0, [r8, #28]
   287ac:	str	r0, [fp, #-60]	; 0xffffffc4
   287b0:	mov	r0, r8
   287b4:	ldr	r1, [r0, #24]!
   287b8:	str	r1, [sp, #60]	; 0x3c
   287bc:	str	r0, [sp, #40]	; 0x28
   287c0:	ldrd	r0, [r4]
   287c4:	str	r1, [sp, #24]
   287c8:	str	r0, [sp, #28]
   287cc:	ldr	r1, [r8, #16]
   287d0:	ldr	r0, [r8, #20]
   287d4:	str	r1, [sp, #56]	; 0x38
   287d8:	str	r0, [sp, #20]
   287dc:	ldrd	r0, [r8]
   287e0:	str	r1, [sp, #48]	; 0x30
   287e4:	str	r0, [sp, #16]
   287e8:	sub	r0, fp, #56	; 0x38
   287ec:	mov	r1, #0
   287f0:	vst1.64	{d16-d17}, [r0]!
   287f4:	vldr	d16, [r8, #48]	; 0x30
   287f8:	vstr	d16, [r0]
   287fc:	ldr	r0, [r8, #64]	; 0x40
   28800:	ldr	sl, [r8, #56]	; 0x38
   28804:	ldr	r9, [r8, #60]	; 0x3c
   28808:	str	r0, [sp, #52]	; 0x34
   2880c:	ldr	r0, [r8, #68]	; 0x44
   28810:	str	r0, [sp, #32]
   28814:	mov	r0, r8
   28818:	bl	11174 <memset@plt>
   2881c:	mov	r0, #0
   28820:	ldr	r7, [r9, #24]
   28824:	mov	r2, r8
   28828:	str	r0, [sp]
   2882c:	movw	r0, #32639	; 0x7f7f
   28830:	str	sl, [sp, #36]	; 0x24
   28834:	movt	r0, #8
   28838:	and	r3, sl, r0
   2883c:	ldr	sl, [sp, #52]	; 0x34
   28840:	mov	r0, r9
   28844:	mov	r1, sl
   28848:	blx	r7
   2884c:	cmp	r0, #0
   28850:	beq	289d0 <fputs@plt+0x1761c>
   28854:	ldr	r5, [sp, #44]	; 0x2c
   28858:	mov	r7, r0
   2885c:	ldr	r0, [r8]
   28860:	cmp	r0, #0
   28864:	beq	2887c <fputs@plt+0x174c8>
   28868:	ldr	r1, [r0, #4]
   2886c:	mov	r0, r8
   28870:	blx	r1
   28874:	mov	r0, #0
   28878:	str	r0, [r8]
   2887c:	ldr	r0, [sp, #16]
   28880:	ldr	r1, [sp, #48]	; 0x30
   28884:	strd	r0, [r8]
   28888:	ldr	r0, [sp, #28]
   2888c:	ldr	r1, [sp, #24]
   28890:	strd	r0, [r4]
   28894:	ldr	r0, [sp, #56]	; 0x38
   28898:	ldr	r1, [sp, #20]
   2889c:	strd	r0, [r8, #16]
   288a0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   288a4:	ldr	r1, [sp, #40]	; 0x28
   288a8:	ldr	r2, [sp, #60]	; 0x3c
   288ac:	str	r2, [r1]
   288b0:	str	r0, [r1, #4]
   288b4:	sub	r0, fp, #56	; 0x38
   288b8:	add	r1, r8, #56	; 0x38
   288bc:	vld1.64	{d16-d17}, [r0]!
   288c0:	vldr	d18, [r0]
   288c4:	ldr	r0, [sp, #36]	; 0x24
   288c8:	vst1.64	{d16-d17}, [r5]!
   288cc:	vstr	d18, [r5]
   288d0:	stm	r1, {r0, r9, sl}
   288d4:	ldr	r0, [sp, #32]
   288d8:	str	r0, [r8, #68]	; 0x44
   288dc:	b	289c4 <fputs@plt+0x17610>
   288e0:	cmp	r5, #1
   288e4:	str	r7, [sp, #60]	; 0x3c
   288e8:	str	r5, [sp, #64]	; 0x40
   288ec:	blt	289b0 <fputs@plt+0x175fc>
   288f0:	mov	r1, r8
   288f4:	ldr	r0, [r1, #24]!
   288f8:	str	r1, [fp, #-60]	; 0xffffffc4
   288fc:	ldr	r1, [r1, #4]
   28900:	ldr	sl, [sp, #64]	; 0x40
   28904:	ldr	r4, [r8, #4]
   28908:	mov	r9, r8
   2890c:	ldr	r8, [r8, #32]
   28910:	asr	r3, r4, #31
   28914:	mov	r2, r4
   28918:	bl	8905c <fputs@plt+0x77ca8>
   2891c:	sub	r7, r4, r2
   28920:	mov	r5, r2
   28924:	cmp	sl, r7
   28928:	movlt	r7, sl
   2892c:	cmp	r2, #0
   28930:	beq	28940 <fputs@plt+0x1758c>
   28934:	mov	r0, r8
   28938:	mov	r8, r9
   2893c:	b	28978 <fputs@plt+0x175c4>
   28940:	add	r0, r4, #4
   28944:	bl	14298 <fputs@plt+0x2ee4>
   28948:	cmp	r0, #0
   2894c:	beq	28a8c <fputs@plt+0x176d8>
   28950:	mov	r1, #0
   28954:	cmp	r8, #0
   28958:	str	r1, [r0]
   2895c:	beq	2896c <fputs@plt+0x175b8>
   28960:	str	r0, [r8]
   28964:	mov	r8, r9
   28968:	b	28974 <fputs@plt+0x175c0>
   2896c:	mov	r8, r9
   28970:	str	r0, [r9, #16]
   28974:	str	r0, [r8, #32]
   28978:	add	r0, r0, r5
   2897c:	mov	r1, r6
   28980:	mov	r2, r7
   28984:	add	r0, r0, #4
   28988:	bl	1121c <memcpy@plt>
   2898c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   28990:	sub	sl, sl, r7
   28994:	add	r6, r6, r7
   28998:	ldrd	r0, [r2]
   2899c:	adds	r0, r0, r7
   289a0:	adc	r1, r1, r7, asr #31
   289a4:	cmp	sl, #0
   289a8:	strd	r0, [r2]
   289ac:	bgt	28904 <fputs@plt+0x17550>
   289b0:	ldr	r0, [sp, #64]	; 0x40
   289b4:	ldr	r1, [sp, #60]	; 0x3c
   289b8:	mov	r7, #0
   289bc:	add	r0, r1, r0
   289c0:	str	r0, [r8, #12]
   289c4:	mov	r0, r7
   289c8:	sub	sp, fp, #28
   289cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   289d0:	str	r9, [sp, #12]
   289d4:	ldr	r9, [sp, #56]	; 0x38
   289d8:	cmp	r9, #0
   289dc:	beq	28a6c <fputs@plt+0x176b8>
   289e0:	str	r4, [sp, #8]
   289e4:	str	r5, [sp, #64]	; 0x40
   289e8:	mov	r4, r9
   289ec:	mov	sl, #0
   289f0:	mov	r9, #0
   289f4:	ldr	r5, [sp, #48]	; 0x30
   289f8:	ldr	r0, [r8]
   289fc:	ldr	r3, [r0, #12]
   28a00:	str	sl, [sp]
   28a04:	str	r9, [sp, #4]
   28a08:	adds	r0, sl, r5
   28a0c:	ldr	r2, [sp, #60]	; 0x3c
   28a10:	adc	r1, r9, r5, asr #31
   28a14:	subs	r0, r2, r0
   28a18:	ldr	r0, [fp, #-60]	; 0xffffffc4
   28a1c:	sbcs	r0, r0, r1
   28a20:	add	r1, r4, #4
   28a24:	sublt	r5, r2, sl
   28a28:	mov	r0, r8
   28a2c:	mov	r2, r5
   28a30:	blx	r3
   28a34:	cmp	r0, #0
   28a38:	bne	28a94 <fputs@plt+0x176e0>
   28a3c:	ldr	r4, [r4]
   28a40:	adds	sl, sl, r5
   28a44:	adc	r9, r9, r5, asr #31
   28a48:	cmp	r4, #0
   28a4c:	bne	289f8 <fputs@plt+0x17644>
   28a50:	ldr	r5, [sp, #64]	; 0x40
   28a54:	ldr	r0, [sp, #56]	; 0x38
   28a58:	ldr	r4, [r0]
   28a5c:	bl	14400 <fputs@plt+0x304c>
   28a60:	cmp	r4, #0
   28a64:	mov	r0, r4
   28a68:	bne	28a58 <fputs@plt+0x176a4>
   28a6c:	ldr	r0, [r8]
   28a70:	mov	r1, r6
   28a74:	mov	r2, r5
   28a78:	ldr	r3, [r0, #12]
   28a7c:	mov	r0, r8
   28a80:	sub	sp, fp, #28
   28a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a88:	bx	r3
   28a8c:	movw	r7, #3082	; 0xc0a
   28a90:	b	289c4 <fputs@plt+0x17610>
   28a94:	ldr	r4, [sp, #8]
   28a98:	ldr	r5, [sp, #44]	; 0x2c
   28a9c:	ldr	r9, [sp, #12]
   28aa0:	ldr	sl, [sp, #52]	; 0x34
   28aa4:	b	28858 <fputs@plt+0x174a4>
   28aa8:	push	{r4, r5, fp, lr}
   28aac:	add	fp, sp, #8
   28ab0:	mov	r4, r0
   28ab4:	orrs	r0, r2, r3
   28ab8:	bne	28b00 <fputs@plt+0x1774c>
   28abc:	ldr	r0, [r4, #16]
   28ac0:	cmp	r0, #0
   28ac4:	beq	28adc <fputs@plt+0x17728>
   28ac8:	ldr	r5, [r0]
   28acc:	bl	14400 <fputs@plt+0x304c>
   28ad0:	cmp	r5, #0
   28ad4:	mov	r0, r5
   28ad8:	bne	28ac8 <fputs@plt+0x17714>
   28adc:	mov	r0, #0
   28ae0:	str	r0, [r4, #12]
   28ae4:	str	r0, [r4, #16]
   28ae8:	str	r0, [r4, #24]
   28aec:	str	r0, [r4, #28]
   28af0:	str	r0, [r4, #32]
   28af4:	str	r0, [r4, #40]	; 0x28
   28af8:	str	r0, [r4, #44]	; 0x2c
   28afc:	str	r0, [r4, #48]	; 0x30
   28b00:	mov	r0, #0
   28b04:	pop	{r4, r5, fp, pc}
   28b08:	mov	r0, #0
   28b0c:	bx	lr
   28b10:	ldr	r3, [r0, #28]
   28b14:	ldr	r0, [r0, #24]
   28b18:	stm	r1, {r0, r3}
   28b1c:	mov	r0, #0
   28b20:	bx	lr
   28b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28b28:	add	fp, sp, #28
   28b2c:	sub	sp, sp, #4
   28b30:	mov	sl, #0
   28b34:	cmp	r0, #0
   28b38:	beq	28bc4 <fputs@plt+0x17810>
   28b3c:	mov	r9, r0
   28b40:	ldr	r0, [r0]
   28b44:	sub	r6, r1, #1
   28b48:	b	28ba4 <fputs@plt+0x177f0>
   28b4c:	ldr	r4, [r9, #8]
   28b50:	cmp	r4, #0
   28b54:	beq	28bd0 <fputs@plt+0x1781c>
   28b58:	udiv	r7, r6, r4
   28b5c:	add	r5, r9, #12
   28b60:	ldr	r9, [r5, r7, lsl #2]
   28b64:	cmp	r9, #0
   28b68:	bne	28b9c <fputs@plt+0x177e8>
   28b6c:	mov	r0, #512	; 0x200
   28b70:	mov	r1, #0
   28b74:	bl	142d0 <fputs@plt+0x2f1c>
   28b78:	mov	r9, r0
   28b7c:	cmp	r0, #0
   28b80:	beq	28ce8 <fputs@plt+0x17934>
   28b84:	add	r0, r9, #4
   28b88:	mov	r1, #0
   28b8c:	mov	r2, #508	; 0x1fc
   28b90:	bl	11174 <memset@plt>
   28b94:	str	r4, [r9]
   28b98:	str	r9, [r5, r7, lsl #2]
   28b9c:	ldr	r0, [r9]
   28ba0:	mls	r6, r7, r4, r6
   28ba4:	cmp	r0, #4000	; 0xfa0
   28ba8:	bhi	28b4c <fputs@plt+0x17798>
   28bac:	add	r0, r9, r6, lsr #3
   28bb0:	and	r2, r6, #7
   28bb4:	mov	r3, #1
   28bb8:	ldrb	r1, [r0, #12]
   28bbc:	orr	r1, r1, r3, lsl r2
   28bc0:	strb	r1, [r0, #12]
   28bc4:	mov	r0, sl
   28bc8:	sub	sp, fp, #28
   28bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28bd0:	movw	r5, #19923	; 0x4dd3
   28bd4:	add	r8, r9, #12
   28bd8:	movt	r5, #4194	; 0x1062
   28bdc:	umull	r0, r1, r6, r5
   28be0:	lsr	r0, r1, #3
   28be4:	mov	r1, #125	; 0x7d
   28be8:	mls	r0, r0, r1, r6
   28bec:	mov	r1, r8
   28bf0:	add	r6, r6, #1
   28bf4:	ldr	r2, [r1, r0, lsl #2]!
   28bf8:	cmp	r2, #0
   28bfc:	beq	28c3c <fputs@plt+0x17888>
   28c00:	cmp	r2, r6
   28c04:	beq	28bc4 <fputs@plt+0x17810>
   28c08:	add	r0, r0, #1
   28c0c:	cmp	r0, #124	; 0x7c
   28c10:	movwhi	r0, #0
   28c14:	add	r1, r9, r0, lsl #2
   28c18:	ldr	r2, [r1, #12]
   28c1c:	cmp	r2, #0
   28c20:	bne	28c00 <fputs@plt+0x1784c>
   28c24:	mov	r0, r9
   28c28:	ldr	r2, [r0, #4]!
   28c2c:	cmp	r2, #61	; 0x3d
   28c30:	bhi	28c5c <fputs@plt+0x178a8>
   28c34:	add	r1, r1, #12
   28c38:	b	28c4c <fputs@plt+0x17898>
   28c3c:	mov	r0, r9
   28c40:	ldr	r2, [r0, #4]!
   28c44:	cmp	r2, #124	; 0x7c
   28c48:	bcs	28c5c <fputs@plt+0x178a8>
   28c4c:	add	r2, r2, #1
   28c50:	str	r2, [r0]
   28c54:	str	r6, [r1]
   28c58:	b	28bc4 <fputs@plt+0x17810>
   28c5c:	mov	r0, #500	; 0x1f4
   28c60:	mov	r1, #0
   28c64:	mov	r4, #0
   28c68:	bl	142d0 <fputs@plt+0x2f1c>
   28c6c:	cmp	r0, #0
   28c70:	beq	28cec <fputs@plt+0x17938>
   28c74:	mov	r1, r8
   28c78:	mov	r2, #500	; 0x1f4
   28c7c:	mov	r7, r0
   28c80:	bl	1121c <memcpy@plt>
   28c84:	mov	r0, r8
   28c88:	mov	r1, #0
   28c8c:	mov	r2, #500	; 0x1f4
   28c90:	bl	11174 <memset@plt>
   28c94:	ldr	r0, [r9]
   28c98:	add	r0, r0, #124	; 0x7c
   28c9c:	umull	r0, r1, r0, r5
   28ca0:	lsr	r0, r1, #3
   28ca4:	mov	r1, r6
   28ca8:	str	r0, [r9, #8]
   28cac:	mov	r0, r9
   28cb0:	bl	28b24 <fputs@plt+0x17770>
   28cb4:	mov	sl, r0
   28cb8:	ldr	r1, [r7, r4, lsl #2]
   28cbc:	cmp	r1, #0
   28cc0:	beq	28cd0 <fputs@plt+0x1791c>
   28cc4:	mov	r0, r9
   28cc8:	bl	28b24 <fputs@plt+0x17770>
   28ccc:	orr	sl, r0, sl
   28cd0:	add	r4, r4, #1
   28cd4:	cmp	r4, #125	; 0x7d
   28cd8:	bne	28cb8 <fputs@plt+0x17904>
   28cdc:	mov	r0, r7
   28ce0:	bl	14400 <fputs@plt+0x304c>
   28ce4:	b	28bc4 <fputs@plt+0x17810>
   28ce8:	str	r9, [r5, r7, lsl #2]
   28cec:	mov	sl, #7
   28cf0:	b	28bc4 <fputs@plt+0x17810>
   28cf4:	push	{fp, lr}
   28cf8:	mov	fp, sp
   28cfc:	ldr	r2, [r0, #16]
   28d00:	ldr	r1, [r0, #4]
   28d04:	ldr	r2, [r2, #112]	; 0x70
   28d08:	rev	r2, r2
   28d0c:	add	r2, r2, #1
   28d10:	lsr	ip, r2, #16
   28d14:	lsr	lr, r2, #24
   28d18:	lsr	r3, r2, #8
   28d1c:	strb	r2, [r1, #27]
   28d20:	strb	ip, [r1, #25]
   28d24:	strb	lr, [r1, #24]
   28d28:	strb	r3, [r1, #26]
   28d2c:	ldr	r1, [r0, #4]
   28d30:	strb	ip, [r1, #93]	; 0x5d
   28d34:	strb	lr, [r1, #92]	; 0x5c
   28d38:	strb	r3, [r1, #94]	; 0x5e
   28d3c:	strb	r2, [r1, #95]	; 0x5f
   28d40:	movw	r1, #11520	; 0x2d00
   28d44:	ldr	r0, [r0, #4]
   28d48:	movt	r1, #41205	; 0xa0f5
   28d4c:	str	r1, [r0, #96]	; 0x60
   28d50:	pop	{fp, pc}
   28d54:	cmp	r3, #0
   28d58:	beq	28d68 <fputs@plt+0x179b4>
   28d5c:	ldr	ip, [r3]
   28d60:	ldr	r3, [r3, #4]
   28d64:	b	28d70 <fputs@plt+0x179bc>
   28d68:	mov	r3, #0
   28d6c:	mov	ip, #0
   28d70:	push	{r4, r5, fp, lr}
   28d74:	add	fp, sp, #8
   28d78:	ldr	lr, [fp, #8]
   28d7c:	add	r4, r1, r2
   28d80:	cmp	r0, #0
   28d84:	beq	28dac <fputs@plt+0x179f8>
   28d88:	ldm	r1, {r2, r5}
   28d8c:	add	r0, ip, r3
   28d90:	add	r1, r1, #8
   28d94:	cmp	r1, r4
   28d98:	add	ip, r0, r2
   28d9c:	add	r0, r5, r3
   28da0:	add	r3, r0, ip
   28da4:	bcc	28d88 <fputs@plt+0x179d4>
   28da8:	b	28dd4 <fputs@plt+0x17a20>
   28dac:	ldm	r1, {r2, r5}
   28db0:	add	r0, ip, r3
   28db4:	add	r1, r1, #8
   28db8:	cmp	r1, r4
   28dbc:	rev	r2, r2
   28dc0:	add	ip, r0, r2
   28dc4:	rev	r0, r5
   28dc8:	add	r0, r0, r3
   28dcc:	add	r3, r0, ip
   28dd0:	bcc	28dac <fputs@plt+0x179f8>
   28dd4:	str	ip, [lr]
   28dd8:	str	r3, [lr, #4]
   28ddc:	pop	{r4, r5, fp, pc}
   28de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28de4:	add	fp, sp, #28
   28de8:	sub	sp, sp, #28
   28dec:	ldr	r6, [r0, #68]	; 0x44
   28df0:	str	r1, [sp, #20]
   28df4:	cmp	r6, #0
   28df8:	beq	28e3c <fputs@plt+0x17a88>
   28dfc:	mov	sl, r0
   28e00:	ldrh	r0, [r0, #40]	; 0x28
   28e04:	cmp	r0, #0
   28e08:	beq	28e3c <fputs@plt+0x17a88>
   28e0c:	add	r0, r6, #33	; 0x21
   28e10:	mov	r9, #0
   28e14:	mov	lr, #0
   28e18:	str	r2, [sp, #12]
   28e1c:	lsr	r8, r0, #12
   28e20:	ldr	r0, [sl, #100]	; 0x64
   28e24:	add	r0, r0, #33	; 0x21
   28e28:	cmp	r8, r0, lsr #12
   28e2c:	bcs	28e48 <fputs@plt+0x17a94>
   28e30:	ldr	r0, [sp, #12]
   28e34:	str	lr, [r0]
   28e38:	b	28f7c <fputs@plt+0x17bc8>
   28e3c:	mov	r9, #0
   28e40:	str	r9, [r2]
   28e44:	b	28f7c <fputs@plt+0x17bc8>
   28e48:	ldr	r1, [sp, #20]
   28e4c:	lsr	r0, r0, #12
   28e50:	add	r2, sp, #24
   28e54:	str	r0, [sp, #8]
   28e58:	movw	r0, #383	; 0x17f
   28e5c:	mul	r0, r1, r0
   28e60:	bfc	r0, #13, #19
   28e64:	str	r0, [sp, #4]
   28e68:	lsl	r0, r0, #1
   28e6c:	str	r0, [sp, #16]
   28e70:	mov	r0, sl
   28e74:	mov	r1, r8
   28e78:	bl	29dcc <fputs@plt+0x18a18>
   28e7c:	cmp	r0, #0
   28e80:	bne	28f88 <fputs@plt+0x17bd4>
   28e84:	ldr	r1, [sp, #24]
   28e88:	cmp	r8, #0
   28e8c:	add	r5, r1, #16384	; 0x4000
   28e90:	beq	28ea0 <fputs@plt+0x17aec>
   28e94:	mvn	r0, #33	; 0x21
   28e98:	add	r2, r0, r8, lsl #12
   28e9c:	b	28eac <fputs@plt+0x17af8>
   28ea0:	add	r1, r1, #136	; 0x88
   28ea4:	mov	r2, #0
   28ea8:	str	r1, [sp, #24]
   28eac:	ldr	r3, [sp, #16]
   28eb0:	mov	r0, r5
   28eb4:	ldrh	r3, [r0, r3]!	; <UNPREDICTABLE>
   28eb8:	cmp	r3, #0
   28ebc:	beq	28f28 <fputs@plt+0x17b74>
   28ec0:	ldr	r3, [sp, #4]
   28ec4:	sub	ip, r1, #4
   28ec8:	mov	lr, #0
   28ecc:	mvn	r4, #8192	; 0x2000
   28ed0:	ldrh	r7, [r0]
   28ed4:	add	r7, r2, r7
   28ed8:	cmp	r7, r6
   28edc:	bhi	28f00 <fputs@plt+0x17b4c>
   28ee0:	ldr	r1, [sl, #100]	; 0x64
   28ee4:	cmp	r7, r1
   28ee8:	bcc	28f00 <fputs@plt+0x17b4c>
   28eec:	ldrh	r0, [r0]
   28ef0:	ldr	r0, [ip, r0, lsl #2]
   28ef4:	ldr	r1, [sp, #20]
   28ef8:	cmp	r0, r1
   28efc:	moveq	lr, r7
   28f00:	adds	r4, r4, #1
   28f04:	beq	28f4c <fputs@plt+0x17b98>
   28f08:	add	r3, r3, #1
   28f0c:	mov	r0, r5
   28f10:	bfc	r3, #13, #19
   28f14:	lsl	r1, r3, #1
   28f18:	ldrh	r1, [r0, r1]!	; <UNPREDICTABLE>
   28f1c:	cmp	r1, #0
   28f20:	bne	28ed0 <fputs@plt+0x17b1c>
   28f24:	b	28f2c <fputs@plt+0x17b78>
   28f28:	mov	lr, #0
   28f2c:	ldr	r0, [sp, #8]
   28f30:	cmp	r8, r0
   28f34:	ble	28e30 <fputs@plt+0x17a7c>
   28f38:	sub	r8, r8, #1
   28f3c:	cmp	lr, #0
   28f40:	add	r2, sp, #24
   28f44:	beq	28e70 <fputs@plt+0x17abc>
   28f48:	b	28e30 <fputs@plt+0x17a7c>
   28f4c:	movw	r0, #63693	; 0xf8cd
   28f50:	movw	r1, #64300	; 0xfb2c
   28f54:	movw	r2, #64598	; 0xfc56
   28f58:	movw	r3, #53923	; 0xd2a3
   28f5c:	mov	r9, #11
   28f60:	movt	r0, #8
   28f64:	movt	r1, #8
   28f68:	movt	r2, #8
   28f6c:	add	r0, r0, #20
   28f70:	str	r0, [sp]
   28f74:	mov	r0, #11
   28f78:	bl	15d70 <fputs@plt+0x49bc>
   28f7c:	mov	r0, r9
   28f80:	sub	sp, fp, #28
   28f84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28f88:	mov	r9, r0
   28f8c:	b	28f7c <fputs@plt+0x17bc8>
   28f90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   28f94:	add	fp, sp, #24
   28f98:	sub	sp, sp, #32
   28f9c:	ldr	r5, [r1, #4]
   28fa0:	mov	r4, r0
   28fa4:	ldr	r0, [r0]
   28fa8:	ldr	r1, [r1, #20]
   28fac:	add	r6, sp, #8
   28fb0:	str	r6, [sp]
   28fb4:	mov	r3, r5
   28fb8:	bl	2a040 <fputs@plt+0x18c8c>
   28fbc:	ldr	r8, [fp, #12]
   28fc0:	ldr	r7, [fp, #8]
   28fc4:	mov	r0, r4
   28fc8:	mov	r1, r6
   28fcc:	mov	r2, #24
   28fd0:	str	r8, [sp, #4]
   28fd4:	str	r7, [sp]
   28fd8:	bl	2a148 <fputs@plt+0x18d94>
   28fdc:	cmp	r0, #0
   28fe0:	bne	29000 <fputs@plt+0x17c4c>
   28fe4:	ldr	r2, [r4, #20]
   28fe8:	adds	r0, r7, #24
   28fec:	adc	r1, r8, #0
   28ff0:	stm	sp, {r0, r1}
   28ff4:	mov	r0, r4
   28ff8:	mov	r1, r5
   28ffc:	bl	2a148 <fputs@plt+0x18d94>
   29000:	sub	sp, fp, #24
   29004:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29008:	push	{r4, r5, r6, r7, fp, lr}
   2900c:	add	fp, sp, #16
   29010:	sub	sp, sp, #8
   29014:	mov	r4, r0
   29018:	movw	r0, #35612	; 0x8b1c
   2901c:	mov	r5, r3
   29020:	mov	r6, r2
   29024:	movt	r0, #10
   29028:	ldr	r0, [r0]
   2902c:	cmp	r0, #0
   29030:	beq	29038 <fputs@plt+0x17c84>
   29034:	blx	r0
   29038:	ldr	r0, [r4, #8]
   2903c:	ldr	r1, [r0]
   29040:	ldr	r2, [r1, #24]
   29044:	mov	r1, sp
   29048:	blx	r2
   2904c:	mov	r7, r0
   29050:	cmp	r0, #0
   29054:	bne	29084 <fputs@plt+0x17cd0>
   29058:	ldm	sp, {r0, r1}
   2905c:	subs	r0, r6, r0
   29060:	sbcs	r0, r5, r1
   29064:	bge	29084 <fputs@plt+0x17cd0>
   29068:	ldr	r0, [r4, #8]
   2906c:	mov	r2, r6
   29070:	mov	r3, r5
   29074:	ldr	r1, [r0]
   29078:	ldr	r1, [r1, #16]
   2907c:	blx	r1
   29080:	mov	r7, r0
   29084:	movw	r0, #35616	; 0x8b20
   29088:	movt	r0, #10
   2908c:	ldr	r0, [r0]
   29090:	cmp	r0, #0
   29094:	beq	2909c <fputs@plt+0x17ce8>
   29098:	blx	r0
   2909c:	cmp	r7, #0
   290a0:	beq	290b8 <fputs@plt+0x17d04>
   290a4:	ldr	r2, [r4, #108]	; 0x6c
   290a8:	movw	r1, #64618	; 0xfc6a
   290ac:	mov	r0, r7
   290b0:	movt	r1, #8
   290b4:	bl	15d70 <fputs@plt+0x49bc>
   290b8:	sub	sp, fp, #16
   290bc:	pop	{r4, r5, r6, r7, fp, pc}
   290c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   290c4:	add	fp, sp, #28
   290c8:	sub	sp, sp, #12
   290cc:	add	r5, r1, #33	; 0x21
   290d0:	mov	r8, r2
   290d4:	mov	r9, r1
   290d8:	add	r2, sp, #8
   290dc:	mov	r6, r0
   290e0:	lsr	r4, r5, #12
   290e4:	mov	r1, r4
   290e8:	bl	29dcc <fputs@plt+0x18a18>
   290ec:	cmp	r0, #0
   290f0:	beq	290fc <fputs@plt+0x17d48>
   290f4:	mov	r7, r0
   290f8:	b	291e4 <fputs@plt+0x17e30>
   290fc:	ldr	r7, [sp, #8]
   29100:	cmp	r4, #0
   29104:	beq	29118 <fputs@plt+0x17d64>
   29108:	bfc	r5, #0, #12
   2910c:	mov	r0, r7
   29110:	sub	sl, r5, #34	; 0x22
   29114:	b	29124 <fputs@plt+0x17d70>
   29118:	add	r0, r7, #136	; 0x88
   2911c:	mov	sl, #0
   29120:	str	r0, [sp, #8]
   29124:	sub	r4, r9, sl
   29128:	sub	r5, r0, #4
   2912c:	cmp	r4, #1
   29130:	bne	29144 <fputs@plt+0x17d90>
   29134:	add	r1, r7, #32768	; 0x8000
   29138:	sub	r2, r1, r0
   2913c:	mov	r1, #0
   29140:	bl	11174 <memset@plt>
   29144:	ldr	r0, [r5, r4, lsl #2]
   29148:	add	r7, r7, #16384	; 0x4000
   2914c:	cmp	r0, #0
   29150:	movne	r0, r6
   29154:	blne	2a218 <fputs@plt+0x18e64>
   29158:	movw	r0, #383	; 0x17f
   2915c:	mov	r2, r7
   29160:	mul	r0, r8, r0
   29164:	bfc	r0, #13, #19
   29168:	lsl	r1, r0, #1
   2916c:	ldrh	r1, [r2, r1]!	; <UNPREDICTABLE>
   29170:	cmp	r1, #0
   29174:	beq	291a4 <fputs@plt+0x17df0>
   29178:	sub	r1, sl, #1
   2917c:	sub	r1, r1, r9
   29180:	adds	r1, r1, #1
   29184:	beq	291b4 <fputs@plt+0x17e00>
   29188:	add	r0, r0, #1
   2918c:	mov	r2, r7
   29190:	bfc	r0, #13, #19
   29194:	lsl	r3, r0, #1
   29198:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   2919c:	cmp	r3, #0
   291a0:	bne	29180 <fputs@plt+0x17dcc>
   291a4:	str	r8, [r5, r4, lsl #2]
   291a8:	strh	r4, [r2]
   291ac:	mov	r7, #0
   291b0:	b	291e4 <fputs@plt+0x17e30>
   291b4:	movw	r0, #63693	; 0xf8cd
   291b8:	movw	r1, #64300	; 0xfb2c
   291bc:	movw	r2, #64598	; 0xfc56
   291c0:	movw	r3, #52399	; 0xccaf
   291c4:	mov	r7, #11
   291c8:	movt	r0, #8
   291cc:	movt	r1, #8
   291d0:	movt	r2, #8
   291d4:	add	r0, r0, #20
   291d8:	str	r0, [sp]
   291dc:	mov	r0, #11
   291e0:	bl	15d70 <fputs@plt+0x49bc>
   291e4:	mov	r0, r7
   291e8:	sub	sp, fp, #28
   291ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   291f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   291f4:	add	fp, sp, #24
   291f8:	mov	r6, r0
   291fc:	ldr	r0, [r0, #32]
   29200:	mov	r1, #1
   29204:	mov	r5, r6
   29208:	ldr	r8, [r0]
   2920c:	movw	r0, #57880	; 0xe218
   29210:	movt	r0, #45	; 0x2d
   29214:	str	r0, [r5, #52]!	; 0x34
   29218:	strb	r1, [r5, #12]
   2921c:	add	r2, r5, #8
   29220:	add	r3, r5, #40	; 0x28
   29224:	ldr	r1, [r5, #4]
   29228:	add	r1, r1, r0
   2922c:	ldm	r2, {r4, r7}
   29230:	add	r0, r0, r1
   29234:	add	r2, r2, #8
   29238:	cmp	r2, r3
   2923c:	add	r0, r0, r4
   29240:	add	r1, r7, r1
   29244:	add	r1, r1, r0
   29248:	bcc	2922c <fputs@plt+0x17e78>
   2924c:	str	r0, [r6, #92]	; 0x5c
   29250:	str	r1, [r6, #96]	; 0x60
   29254:	add	r0, r8, #48	; 0x30
   29258:	mov	r1, r5
   2925c:	mov	r2, #48	; 0x30
   29260:	bl	1121c <memcpy@plt>
   29264:	ldrb	r0, [r6, #43]	; 0x2b
   29268:	cmp	r0, #2
   2926c:	beq	29280 <fputs@plt+0x17ecc>
   29270:	ldr	r0, [r6, #4]
   29274:	ldr	r1, [r0]
   29278:	ldr	r1, [r1, #60]	; 0x3c
   2927c:	blx	r1
   29280:	mov	r0, r8
   29284:	mov	r1, r5
   29288:	mov	r2, #48	; 0x30
   2928c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   29290:	b	1121c <memcpy@plt>
   29294:	push	{r4, r5, fp, lr}
   29298:	add	fp, sp, #8
   2929c:	ldr	r2, [r0, #32]
   292a0:	ldr	r4, [r0, #112]	; 0x70
   292a4:	ldr	r3, [r0, #84]	; 0x54
   292a8:	ldr	r5, [r2]
   292ac:	add	r2, r4, #1
   292b0:	mov	r4, #0
   292b4:	str	r2, [r0, #112]	; 0x70
   292b8:	str	r4, [r0, #68]	; 0x44
   292bc:	str	r1, [r0, #88]	; 0x58
   292c0:	rev	r1, r3
   292c4:	add	r1, r1, #1
   292c8:	lsr	r2, r1, #16
   292cc:	strb	r1, [r0, #87]	; 0x57
   292d0:	strb	r2, [r0, #85]	; 0x55
   292d4:	lsr	r2, r1, #8
   292d8:	lsr	r1, r1, #24
   292dc:	strb	r2, [r0, #86]	; 0x56
   292e0:	strb	r1, [r0, #84]	; 0x54
   292e4:	bl	291f0 <fputs@plt+0x17e3c>
   292e8:	add	r0, r5, #108	; 0x6c
   292ec:	mvn	r1, #0
   292f0:	str	r4, [r5, #96]	; 0x60
   292f4:	str	r4, [r5, #128]	; 0x80
   292f8:	str	r4, [r5, #104]	; 0x68
   292fc:	str	r1, [r0, -r4, lsl #2]
   29300:	sub	r4, r4, #1
   29304:	cmn	r4, #3
   29308:	bne	292fc <fputs@plt+0x17f48>
   2930c:	pop	{r4, r5, fp, pc}
   29310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29314:	add	fp, sp, #28
   29318:	sub	sp, sp, #12
   2931c:	mov	r7, r2
   29320:	mov	r6, r1
   29324:	mov	sl, r0
   29328:	cmp	r3, #6
   2932c:	blt	29360 <fputs@plt+0x17fac>
   29330:	mov	r5, #15
   29334:	cmp	r3, #100	; 0x64
   29338:	bgt	2962c <fputs@plt+0x18278>
   2933c:	cmp	r3, #10
   29340:	mov	r1, #1
   29344:	subge	r0, r3, #9
   29348:	movge	r1, #39	; 0x27
   2934c:	mulge	r0, r0, r0
   29350:	mulge	r1, r0, r1
   29354:	ldr	r0, [sl]
   29358:	ldr	r2, [r0, #60]	; 0x3c
   2935c:	blx	r2
   29360:	cmp	r7, #0
   29364:	beq	29458 <fputs@plt+0x180a4>
   29368:	mov	r9, sl
   2936c:	mov	r5, #0
   29370:	ldr	r0, [r9, #32]!
   29374:	ldr	r0, [r0]
   29378:	add	r4, r9, #36	; 0x24
   2937c:	add	r6, r0, #96	; 0x60
   29380:	ldr	r8, [r4]
   29384:	add	r0, r6, #8
   29388:	mov	r1, #0
   2938c:	mov	r4, #0
   29390:	mov	r7, #0
   29394:	str	r6, [sp, #8]
   29398:	ldr	r2, [r0, r1, lsl #2]
   2939c:	mov	r3, #0
   293a0:	mov	r6, #0
   293a4:	add	r1, r1, #1
   293a8:	cmp	r2, r8
   293ac:	movwhi	r3, #1
   293b0:	cmp	r4, r2
   293b4:	movwhi	r6, #1
   293b8:	orrs	r3, r6, r3
   293bc:	moveq	r4, r2
   293c0:	moveq	r7, r1
   293c4:	cmp	r1, #4
   293c8:	bne	29398 <fputs@plt+0x17fe4>
   293cc:	ldrb	r0, [sl, #46]	; 0x2e
   293d0:	tst	r0, #2
   293d4:	bne	2943c <fputs@plt+0x18088>
   293d8:	cmp	r7, #0
   293dc:	beq	293e8 <fputs@plt+0x18034>
   293e0:	cmp	r4, r8
   293e4:	bcs	294ec <fputs@plt+0x18138>
   293e8:	str	r9, [sp, #4]
   293ec:	mov	r9, #2
   293f0:	ldrb	r0, [sl, #43]	; 0x2b
   293f4:	cmp	r0, #0
   293f8:	bne	29494 <fputs@plt+0x180e0>
   293fc:	ldr	r0, [sl, #4]
   29400:	add	r6, r9, #2
   29404:	mov	r2, #1
   29408:	mov	r3, #10
   2940c:	ldr	r1, [r0]
   29410:	ldr	r5, [r1, #56]	; 0x38
   29414:	mov	r1, r6
   29418:	blx	r5
   2941c:	cmp	r0, #5
   29420:	bne	294a4 <fputs@plt+0x180f0>
   29424:	add	r0, r9, #1
   29428:	cmp	r9, #5
   2942c:	mov	r9, r0
   29430:	bcc	293f0 <fputs@plt+0x1803c>
   29434:	ldr	r9, [sp, #4]
   29438:	mov	r5, #5
   2943c:	cmp	r7, #0
   29440:	bne	294ec <fputs@plt+0x18138>
   29444:	mov	r0, #520	; 0x208
   29448:	cmp	r5, #5
   2944c:	mvneq	r0, #0
   29450:	mov	r5, r0
   29454:	b	2962c <fputs@plt+0x18278>
   29458:	mov	r0, sl
   2945c:	mov	r1, r6
   29460:	bl	29710 <fputs@plt+0x1835c>
   29464:	mov	r5, r0
   29468:	cmp	r0, #5
   2946c:	bne	29624 <fputs@plt+0x18270>
   29470:	ldr	r0, [sl, #32]
   29474:	ldr	r0, [r0]
   29478:	cmp	r0, #0
   2947c:	beq	2948c <fputs@plt+0x180d8>
   29480:	ldrb	r0, [sl, #43]	; 0x2b
   29484:	cmp	r0, #0
   29488:	beq	295c8 <fputs@plt+0x18214>
   2948c:	mvn	r5, #0
   29490:	b	2962c <fputs@plt+0x18278>
   29494:	ldr	r0, [sp, #8]
   29498:	sub	r7, r9, #1
   2949c:	str	r8, [r0, r9, lsl #2]
   294a0:	b	294e4 <fputs@plt+0x18130>
   294a4:	mov	r5, r0
   294a8:	cmp	r0, #0
   294ac:	bne	2962c <fputs@plt+0x18278>
   294b0:	ldrb	r0, [sl, #43]	; 0x2b
   294b4:	ldr	r1, [sp, #8]
   294b8:	sub	r7, r9, #1
   294bc:	cmp	r0, #0
   294c0:	str	r8, [r1, r9, lsl #2]
   294c4:	bne	294e4 <fputs@plt+0x18130>
   294c8:	ldr	r0, [sl, #4]
   294cc:	mov	r2, #1
   294d0:	mov	r3, #9
   294d4:	ldr	r1, [r0]
   294d8:	ldr	r5, [r1, #56]	; 0x38
   294dc:	mov	r1, r6
   294e0:	blx	r5
   294e4:	ldr	r9, [sp, #4]
   294e8:	mov	r4, r8
   294ec:	ldrb	r0, [sl, #43]	; 0x2b
   294f0:	ldr	r6, [sp, #8]
   294f4:	add	r8, r7, #3
   294f8:	cmp	r0, #0
   294fc:	beq	29580 <fputs@plt+0x181cc>
   29500:	ldr	r1, [r6]
   29504:	cmp	r0, #2
   29508:	add	r1, r1, #1
   2950c:	str	r1, [sl, #100]	; 0x64
   29510:	beq	29524 <fputs@plt+0x18170>
   29514:	ldr	r0, [sl, #4]
   29518:	ldr	r1, [r0]
   2951c:	ldr	r1, [r1, #60]	; 0x3c
   29520:	blx	r1
   29524:	add	r0, r6, r7, lsl #2
   29528:	ldr	r0, [r0, #4]
   2952c:	cmp	r0, r4
   29530:	bne	29550 <fputs@plt+0x1819c>
   29534:	ldr	r0, [r9]
   29538:	add	r1, sl, #52	; 0x34
   2953c:	mov	r2, #48	; 0x30
   29540:	ldr	r0, [r0]
   29544:	bl	110e4 <memcmp@plt>
   29548:	cmp	r0, #0
   2954c:	beq	295b4 <fputs@plt+0x18200>
   29550:	ldrb	r0, [sl, #43]	; 0x2b
   29554:	mvn	r5, #0
   29558:	cmp	r0, #0
   2955c:	bne	2962c <fputs@plt+0x18278>
   29560:	ldr	r0, [sl, #4]
   29564:	ldr	r1, [r0]
   29568:	ldr	r7, [r1, #56]	; 0x38
   2956c:	mov	r1, r8
   29570:	mov	r2, #1
   29574:	mov	r3, #5
   29578:	blx	r7
   2957c:	b	2962c <fputs@plt+0x18278>
   29580:	ldr	r0, [sl, #4]
   29584:	mov	r2, #1
   29588:	mov	r3, #6
   2958c:	ldr	r1, [r0]
   29590:	ldr	r5, [r1, #56]	; 0x38
   29594:	mov	r1, r8
   29598:	blx	r5
   2959c:	cmp	r0, #0
   295a0:	beq	295c0 <fputs@plt+0x1820c>
   295a4:	mov	r5, r0
   295a8:	cmp	r0, #5
   295ac:	mvneq	r5, #0
   295b0:	b	2962c <fputs@plt+0x18278>
   295b4:	mov	r5, #0
   295b8:	strh	r7, [sl, #40]	; 0x28
   295bc:	b	2962c <fputs@plt+0x18278>
   295c0:	ldrb	r0, [sl, #43]	; 0x2b
   295c4:	b	29500 <fputs@plt+0x1814c>
   295c8:	ldr	r0, [sl, #4]
   295cc:	mov	r2, #1
   295d0:	mov	r3, #6
   295d4:	ldr	r1, [r0]
   295d8:	ldr	r7, [r1, #56]	; 0x38
   295dc:	mov	r1, #2
   295e0:	blx	r7
   295e4:	cmp	r0, #5
   295e8:	beq	29670 <fputs@plt+0x182bc>
   295ec:	mov	r5, r0
   295f0:	cmp	r0, #0
   295f4:	bne	29624 <fputs@plt+0x18270>
   295f8:	ldrb	r0, [sl, #43]	; 0x2b
   295fc:	cmp	r0, #0
   29600:	bne	2948c <fputs@plt+0x180d8>
   29604:	ldr	r0, [sl, #4]
   29608:	mov	r2, #1
   2960c:	mov	r3, #5
   29610:	ldr	r1, [r0]
   29614:	ldr	r7, [r1, #56]	; 0x38
   29618:	mov	r1, #2
   2961c:	blx	r7
   29620:	b	2948c <fputs@plt+0x180d8>
   29624:	cmp	r5, #0
   29628:	beq	29638 <fputs@plt+0x18284>
   2962c:	mov	r0, r5
   29630:	sub	sp, fp, #28
   29634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29638:	mov	r9, sl
   2963c:	mov	r4, sl
   29640:	mov	r5, #0
   29644:	ldr	r0, [r9, #32]!
   29648:	ldr	r6, [r0]
   2964c:	ldr	r0, [r6, #96]!	; 0x60
   29650:	ldr	r1, [r4, #68]!	; 0x44
   29654:	cmp	r0, r1
   29658:	bne	29380 <fputs@plt+0x17fcc>
   2965c:	ldrb	r0, [sl, #43]	; 0x2b
   29660:	cmp	r0, #0
   29664:	beq	29678 <fputs@plt+0x182c4>
   29668:	mov	r5, #0
   2966c:	b	2969c <fputs@plt+0x182e8>
   29670:	movw	r5, #261	; 0x105
   29674:	b	2962c <fputs@plt+0x18278>
   29678:	ldr	r0, [sl, #4]
   2967c:	mov	r2, #1
   29680:	mov	r3, #6
   29684:	ldr	r1, [r0]
   29688:	ldr	r7, [r1, #56]	; 0x38
   2968c:	mov	r1, #3
   29690:	blx	r7
   29694:	mov	r5, r0
   29698:	ldrb	r0, [sl, #43]	; 0x2b
   2969c:	cmp	r0, #2
   296a0:	beq	296b4 <fputs@plt+0x18300>
   296a4:	ldr	r0, [sl, #4]
   296a8:	ldr	r1, [r0]
   296ac:	ldr	r1, [r1, #60]	; 0x3c
   296b0:	blx	r1
   296b4:	cmp	r5, #5
   296b8:	beq	29380 <fputs@plt+0x17fcc>
   296bc:	cmp	r5, #0
   296c0:	bne	2962c <fputs@plt+0x18278>
   296c4:	ldr	r0, [r9]
   296c8:	sub	r1, r4, #16
   296cc:	mov	r2, #48	; 0x30
   296d0:	ldr	r0, [r0]
   296d4:	bl	110e4 <memcmp@plt>
   296d8:	cmp	r0, #0
   296dc:	beq	29704 <fputs@plt+0x18350>
   296e0:	ldrb	r0, [sl, #43]	; 0x2b
   296e4:	mvn	r5, #0
   296e8:	cmp	r0, #0
   296ec:	bne	2962c <fputs@plt+0x18278>
   296f0:	ldr	r0, [sl, #4]
   296f4:	ldr	r1, [r0]
   296f8:	ldr	r7, [r1, #56]	; 0x38
   296fc:	mov	r1, #3
   29700:	b	29570 <fputs@plt+0x181bc>
   29704:	mov	r5, #0
   29708:	strh	r5, [sl, #40]	; 0x28
   2970c:	b	2962c <fputs@plt+0x18278>
   29710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29714:	add	fp, sp, #28
   29718:	sub	sp, sp, #116	; 0x74
   2971c:	mov	r5, r1
   29720:	add	r2, sp, #68	; 0x44
   29724:	mov	r1, #0
   29728:	mov	r4, r0
   2972c:	bl	29dcc <fputs@plt+0x18a18>
   29730:	mov	r7, r0
   29734:	cmp	r0, #0
   29738:	beq	29748 <fputs@plt+0x18394>
   2973c:	mov	r0, r7
   29740:	sub	sp, fp, #28
   29744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29748:	ldr	r0, [sp, #68]	; 0x44
   2974c:	cmp	r0, #0
   29750:	beq	29774 <fputs@plt+0x183c0>
   29754:	mov	r0, r4
   29758:	mov	r1, r5
   2975c:	bl	29f0c <fputs@plt+0x18b58>
   29760:	mov	r6, r0
   29764:	cmp	r0, #0
   29768:	bne	29778 <fputs@plt+0x183c4>
   2976c:	mov	r7, #0
   29770:	b	29d34 <fputs@plt+0x18980>
   29774:	mov	r6, #1
   29778:	ldrb	r1, [r4, #46]	; 0x2e
   2977c:	ldrb	r0, [r4, #43]	; 0x2b
   29780:	tst	r1, #2
   29784:	bne	29b94 <fputs@plt+0x187e0>
   29788:	cmp	r0, #0
   2978c:	beq	29ba4 <fputs@plt+0x187f0>
   29790:	mov	r0, #1
   29794:	add	r2, sp, #68	; 0x44
   29798:	mov	r1, #0
   2979c:	mov	r9, #0
   297a0:	strb	r0, [r4, #44]	; 0x2c
   297a4:	mov	r0, r4
   297a8:	bl	29dcc <fputs@plt+0x18a18>
   297ac:	mov	r7, r0
   297b0:	cmp	r0, #0
   297b4:	bne	29d00 <fputs@plt+0x1894c>
   297b8:	mov	r0, r4
   297bc:	mov	r1, r5
   297c0:	bl	29f0c <fputs@plt+0x18b58>
   297c4:	cmp	r0, #0
   297c8:	mov	r7, #0
   297cc:	mov	r6, #0
   297d0:	beq	29d00 <fputs@plt+0x1894c>
   297d4:	ldrb	r1, [r4, #45]	; 0x2d
   297d8:	mov	r8, r0
   297dc:	ldrb	r0, [r4, #43]	; 0x2b
   297e0:	rsb	sl, r1, #7
   297e4:	add	r6, r1, #1
   297e8:	cmp	r0, #0
   297ec:	beq	29c24 <fputs@plt+0x18870>
   297f0:	vmov.i32	q8, #0	; 0x00000000
   297f4:	add	r0, r4, #68	; 0x44
   297f8:	str	sl, [sp, #64]	; 0x40
   297fc:	add	sl, r4, #84	; 0x54
   29800:	str	r6, [sp, #60]	; 0x3c
   29804:	vst1.32	{d16-d17}, [r0]
   29808:	add	r0, r4, #52	; 0x34
   2980c:	vst1.32	{d16-d17}, [sl]
   29810:	vst1.32	{d16-d17}, [r0]
   29814:	ldr	r0, [r4, #8]
   29818:	ldr	r1, [r0]
   2981c:	ldr	r2, [r1, #24]
   29820:	sub	r1, fp, #40	; 0x28
   29824:	blx	r2
   29828:	mov	r7, r0
   2982c:	cmp	r0, #0
   29830:	bne	29ccc <fputs@plt+0x18918>
   29834:	ldr	r0, [fp, #-40]	; 0xffffffd8
   29838:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2983c:	mov	r6, #0
   29840:	subs	r0, r0, #33	; 0x21
   29844:	sbcs	r0, r1, #0
   29848:	mov	r1, #0
   2984c:	mov	r0, #0
   29850:	blt	29c58 <fputs@plt+0x188a4>
   29854:	ldr	r0, [r4, #8]
   29858:	mov	r2, #32
   2985c:	ldr	r1, [r0]
   29860:	ldr	r3, [r1, #8]
   29864:	mov	r1, #0
   29868:	str	r1, [sp]
   2986c:	str	r1, [sp, #4]
   29870:	add	r1, sp, #72	; 0x48
   29874:	blx	r3
   29878:	mov	r7, r0
   2987c:	cmp	r0, #0
   29880:	bne	29ccc <fputs@plt+0x18918>
   29884:	ldrb	r2, [sp, #73]	; 0x49
   29888:	ldrb	r1, [sp, #72]	; 0x48
   2988c:	ldrb	r3, [sp, #74]	; 0x4a
   29890:	ldrb	r0, [sp, #75]	; 0x4b
   29894:	lsl	r2, r2, #16
   29898:	orr	r1, r2, r1, lsl #24
   2989c:	and	r2, r0, #254	; 0xfe
   298a0:	orr	r1, r1, r3, lsl #8
   298a4:	orr	r1, r1, r2
   298a8:	movw	r2, #1666	; 0x682
   298ac:	movt	r2, #14207	; 0x377f
   298b0:	cmp	r1, r2
   298b4:	bne	29c50 <fputs@plt+0x1889c>
   298b8:	ldrb	r1, [sp, #81]	; 0x51
   298bc:	ldrb	r2, [sp, #80]	; 0x50
   298c0:	lsl	r1, r1, #16
   298c4:	orr	r1, r1, r2, lsl #24
   298c8:	ldrb	r2, [sp, #82]	; 0x52
   298cc:	str	r1, [sp, #56]	; 0x38
   298d0:	str	r2, [sp, #52]	; 0x34
   298d4:	orr	r1, r1, r2, lsl #8
   298d8:	ldrb	r2, [sp, #83]	; 0x53
   298dc:	orr	r2, r1, r2
   298e0:	sub	r1, r2, #512	; 0x200
   298e4:	cmp	r1, #65024	; 0xfe00
   298e8:	bhi	29c50 <fputs@plt+0x1889c>
   298ec:	sub	r1, r2, #1
   298f0:	ands	r1, r1, r2
   298f4:	bne	29c50 <fputs@plt+0x1889c>
   298f8:	and	r0, r0, #1
   298fc:	str	r2, [r4, #36]	; 0x24
   29900:	str	r2, [sp, #48]	; 0x30
   29904:	add	r7, r4, #76	; 0x4c
   29908:	mov	r3, #0
   2990c:	strb	r0, [r4, #65]	; 0x41
   29910:	eor	r0, r0, #1
   29914:	ldr	r1, [sp, #84]	; 0x54
   29918:	rev	r1, r1
   2991c:	str	r1, [r4, #112]	; 0x70
   29920:	ldr	r1, [sp, #88]	; 0x58
   29924:	ldr	r2, [sp, #92]	; 0x5c
   29928:	str	r1, [r4, #84]	; 0x54
   2992c:	str	r2, [r4, #88]	; 0x58
   29930:	add	r1, sp, #72	; 0x48
   29934:	mov	r2, #24
   29938:	str	r7, [sp]
   2993c:	bl	28d54 <fputs@plt+0x179a0>
   29940:	ldr	r1, [sp, #96]	; 0x60
   29944:	ldr	r0, [r4, #76]	; 0x4c
   29948:	rev	r1, r1
   2994c:	cmp	r0, r1
   29950:	bne	29c50 <fputs@plt+0x1889c>
   29954:	ldr	r1, [sp, #100]	; 0x64
   29958:	ldr	r0, [r4, #80]	; 0x50
   2995c:	rev	r1, r1
   29960:	cmp	r0, r1
   29964:	bne	29c50 <fputs@plt+0x1889c>
   29968:	ldr	r0, [sp, #76]	; 0x4c
   2996c:	movw	r1, #57880	; 0xe218
   29970:	str	r7, [sp, #44]	; 0x2c
   29974:	movt	r1, #45	; 0x2d
   29978:	rev	r0, r0
   2997c:	cmp	r0, r1
   29980:	bne	29d7c <fputs@plt+0x189c8>
   29984:	mov	r7, #7
   29988:	bl	13da4 <fputs@plt+0x29f0>
   2998c:	cmp	r0, #0
   29990:	bne	29ccc <fputs@plt+0x18918>
   29994:	ldr	r0, [sp, #48]	; 0x30
   29998:	add	r0, r0, #24
   2999c:	asr	r1, r0, #31
   299a0:	str	r0, [sp, #40]	; 0x28
   299a4:	str	r1, [sp, #36]	; 0x24
   299a8:	bl	142d0 <fputs@plt+0x2f1c>
   299ac:	cmp	r0, #0
   299b0:	str	r0, [sp, #48]	; 0x30
   299b4:	beq	29ccc <fputs@plt+0x18918>
   299b8:	ldr	r0, [sp, #40]	; 0x28
   299bc:	mov	r2, #0
   299c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   299c4:	mov	r7, #0
   299c8:	str	r2, [sp, #20]
   299cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   299d0:	adds	lr, r0, #32
   299d4:	ldr	r0, [sp, #36]	; 0x24
   299d8:	adc	r1, r0, #0
   299dc:	subs	r2, r2, lr
   299e0:	sbcs	r2, r3, r1
   299e4:	mov	r2, #0
   299e8:	str	r2, [sp, #24]
   299ec:	blt	29db0 <fputs@plt+0x189fc>
   299f0:	ldr	r0, [sp, #52]	; 0x34
   299f4:	ldr	r3, [sp, #48]	; 0x30
   299f8:	lsl	r2, r0, #8
   299fc:	ldr	r0, [sp, #56]	; 0x38
   29a00:	add	r7, r3, #8
   29a04:	add	r3, r3, #24
   29a08:	str	r3, [sp, #12]
   29a0c:	mov	r3, #1
   29a10:	str	r7, [sp, #16]
   29a14:	str	r3, [sp, #56]	; 0x38
   29a18:	mov	r3, #0
   29a1c:	str	r3, [sp, #20]
   29a20:	mov	r3, #0
   29a24:	orr	r2, r2, r0, lsr #16
   29a28:	str	r2, [sp, #8]
   29a2c:	mov	r2, #0
   29a30:	str	r2, [sp, #24]
   29a34:	mov	r2, #32
   29a38:	ldr	r0, [r4, #8]
   29a3c:	str	r1, [sp, #52]	; 0x34
   29a40:	str	lr, [sp, #36]	; 0x24
   29a44:	ldr	r1, [r0]
   29a48:	ldr	r7, [r1, #8]
   29a4c:	stm	sp, {r2, r3}
   29a50:	ldr	r1, [sp, #48]	; 0x30
   29a54:	ldr	r2, [sp, #40]	; 0x28
   29a58:	blx	r7
   29a5c:	cmp	r0, #0
   29a60:	bne	29dac <fputs@plt+0x189f8>
   29a64:	ldr	r1, [sp, #16]
   29a68:	mov	r0, sl
   29a6c:	mov	r2, #8
   29a70:	bl	110e4 <memcmp@plt>
   29a74:	mov	r7, #0
   29a78:	cmp	r0, #0
   29a7c:	bne	29db0 <fputs@plt+0x189fc>
   29a80:	ldr	r0, [sp, #48]	; 0x30
   29a84:	ldr	r0, [r0]
   29a88:	rev	r0, r0
   29a8c:	cmp	r0, #0
   29a90:	str	r0, [sp, #28]
   29a94:	beq	29db0 <fputs@plt+0x189fc>
   29a98:	ldrb	r0, [r4, #65]	; 0x41
   29a9c:	ldr	r3, [sp, #44]	; 0x2c
   29aa0:	ldr	r1, [sp, #48]	; 0x30
   29aa4:	mov	r2, #8
   29aa8:	clz	r0, r0
   29aac:	str	r3, [sp]
   29ab0:	lsr	r0, r0, #5
   29ab4:	str	r0, [sp, #32]
   29ab8:	bl	28d54 <fputs@plt+0x179a0>
   29abc:	ldr	r2, [r4, #36]	; 0x24
   29ac0:	ldr	r3, [sp, #44]	; 0x2c
   29ac4:	ldr	r0, [sp, #32]
   29ac8:	ldr	r1, [sp, #12]
   29acc:	str	r3, [sp]
   29ad0:	bl	28d54 <fputs@plt+0x179a0>
   29ad4:	ldr	r1, [sp, #48]	; 0x30
   29ad8:	ldr	r0, [r4, #76]	; 0x4c
   29adc:	ldr	r1, [r1, #16]
   29ae0:	rev	r1, r1
   29ae4:	cmp	r0, r1
   29ae8:	ldreq	r1, [sp, #48]	; 0x30
   29aec:	ldreq	r0, [r4, #80]	; 0x50
   29af0:	ldreq	r1, [r1, #20]
   29af4:	reveq	r1, r1
   29af8:	cmpeq	r0, r1
   29afc:	bne	29db0 <fputs@plt+0x189fc>
   29b00:	ldr	r0, [sp, #48]	; 0x30
   29b04:	ldr	r1, [sp, #56]	; 0x38
   29b08:	ldr	r2, [sp, #28]
   29b0c:	ldr	r0, [r0, #4]
   29b10:	str	r0, [sp, #32]
   29b14:	mov	r0, r4
   29b18:	bl	290c0 <fputs@plt+0x17d0c>
   29b1c:	cmp	r0, #0
   29b20:	bne	29dac <fputs@plt+0x189f8>
   29b24:	ldr	r0, [sp, #32]
   29b28:	rev	r0, r0
   29b2c:	cmp	r0, #0
   29b30:	beq	29b58 <fputs@plt+0x187a4>
   29b34:	ldr	r1, [sp, #56]	; 0x38
   29b38:	str	r1, [r4, #68]	; 0x44
   29b3c:	str	r0, [r4, #72]	; 0x48
   29b40:	ldr	r0, [sp, #8]
   29b44:	strh	r0, [r4, #66]	; 0x42
   29b48:	ldr	r0, [r4, #76]	; 0x4c
   29b4c:	str	r0, [sp, #20]
   29b50:	ldr	r0, [r4, #80]	; 0x50
   29b54:	str	r0, [sp, #24]
   29b58:	ldr	r2, [sp, #56]	; 0x38
   29b5c:	ldr	r1, [sp, #40]	; 0x28
   29b60:	ldr	r0, [sp, #36]	; 0x24
   29b64:	ldr	r3, [sp, #52]	; 0x34
   29b68:	ldr	ip, [fp, #-36]	; 0xffffffdc
   29b6c:	add	r2, r2, #1
   29b70:	adds	lr, r0, r1
   29b74:	str	r2, [sp, #56]	; 0x38
   29b78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   29b7c:	adc	r1, r3, r1, asr #31
   29b80:	subs	r2, r2, lr
   29b84:	sbcs	r2, ip, r1
   29b88:	mov	r2, r0
   29b8c:	bge	29a38 <fputs@plt+0x18684>
   29b90:	b	29db0 <fputs@plt+0x189fc>
   29b94:	cmp	r0, #0
   29b98:	beq	29bd0 <fputs@plt+0x1881c>
   29b9c:	mov	r7, #264	; 0x108
   29ba0:	b	2973c <fputs@plt+0x18388>
   29ba4:	ldr	r0, [r4, #4]
   29ba8:	mov	r2, #1
   29bac:	mov	r3, #10
   29bb0:	ldr	r1, [r0]
   29bb4:	ldr	r7, [r1, #56]	; 0x38
   29bb8:	mov	r1, #0
   29bbc:	blx	r7
   29bc0:	mov	r7, r0
   29bc4:	cmp	r0, #0
   29bc8:	bne	2973c <fputs@plt+0x18388>
   29bcc:	b	29790 <fputs@plt+0x183dc>
   29bd0:	ldr	r0, [r4, #4]
   29bd4:	mov	r2, #1
   29bd8:	mov	r3, #6
   29bdc:	ldr	r1, [r0]
   29be0:	ldr	r7, [r1, #56]	; 0x38
   29be4:	mov	r1, #0
   29be8:	blx	r7
   29bec:	mov	r7, r0
   29bf0:	cmp	r0, #0
   29bf4:	bne	2973c <fputs@plt+0x18388>
   29bf8:	ldrb	r0, [r4, #43]	; 0x2b
   29bfc:	cmp	r0, #0
   29c00:	bne	29b9c <fputs@plt+0x187e8>
   29c04:	ldr	r0, [r4, #4]
   29c08:	mov	r2, #1
   29c0c:	mov	r3, #5
   29c10:	ldr	r1, [r0]
   29c14:	ldr	r7, [r1, #56]	; 0x38
   29c18:	mov	r1, #0
   29c1c:	blx	r7
   29c20:	b	29b9c <fputs@plt+0x187e8>
   29c24:	ldr	r0, [r4, #4]
   29c28:	mov	r2, sl
   29c2c:	mov	r3, #10
   29c30:	ldr	r1, [r0]
   29c34:	ldr	r7, [r1, #56]	; 0x38
   29c38:	mov	r1, r6
   29c3c:	blx	r7
   29c40:	mov	r7, r0
   29c44:	cmp	r0, #0
   29c48:	bne	29cf4 <fputs@plt+0x18940>
   29c4c:	b	297f0 <fputs@plt+0x1843c>
   29c50:	mov	r0, #0
   29c54:	mov	r1, #0
   29c58:	str	r1, [r4, #76]	; 0x4c
   29c5c:	str	r0, [r4, #80]	; 0x50
   29c60:	mov	r0, r4
   29c64:	bl	291f0 <fputs@plt+0x17e3c>
   29c68:	ldr	r0, [r4, #32]
   29c6c:	mvn	r2, #0
   29c70:	ldr	r0, [r0]
   29c74:	str	r6, [r0, #96]	; 0x60
   29c78:	ldr	r1, [r4, #68]	; 0x44
   29c7c:	str	r1, [r0, #128]	; 0x80
   29c80:	add	r1, r0, #104	; 0x68
   29c84:	str	r6, [r0, #100]	; 0x64
   29c88:	str	r2, [r1, r6, lsl #2]
   29c8c:	add	r6, r6, #1
   29c90:	cmp	r6, #4
   29c94:	bne	29c88 <fputs@plt+0x188d4>
   29c98:	ldr	r1, [r4, #68]	; 0x44
   29c9c:	mov	r7, #0
   29ca0:	cmp	r1, #0
   29ca4:	strne	r1, [r0, #104]	; 0x68
   29ca8:	ldr	r0, [r4, #72]	; 0x48
   29cac:	cmp	r0, #0
   29cb0:	beq	29ccc <fputs@plt+0x18918>
   29cb4:	ldr	r2, [r4, #68]	; 0x44
   29cb8:	ldr	r3, [r4, #108]	; 0x6c
   29cbc:	movw	r1, #64561	; 0xfc31
   29cc0:	movw	r0, #283	; 0x11b
   29cc4:	movt	r1, #8
   29cc8:	bl	15d70 <fputs@plt+0x49bc>
   29ccc:	ldrb	r0, [r4, #43]	; 0x2b
   29cd0:	cmp	r0, #0
   29cd4:	bne	29cf4 <fputs@plt+0x18940>
   29cd8:	ldr	r0, [r4, #4]
   29cdc:	ldr	r2, [sp, #64]	; 0x40
   29ce0:	mov	r3, #9
   29ce4:	ldr	r1, [r0]
   29ce8:	ldr	r6, [r1, #56]	; 0x38
   29cec:	ldr	r1, [sp, #60]	; 0x3c
   29cf0:	blx	r6
   29cf4:	mov	r0, #1
   29cf8:	mov	r6, r8
   29cfc:	str	r0, [r5]
   29d00:	strb	r9, [r4, #44]	; 0x2c
   29d04:	ldrb	r0, [r4, #43]	; 0x2b
   29d08:	cmp	r0, #0
   29d0c:	bne	29d2c <fputs@plt+0x18978>
   29d10:	ldr	r0, [r4, #4]
   29d14:	mov	r2, #1
   29d18:	mov	r3, #9
   29d1c:	ldr	r1, [r0]
   29d20:	ldr	r5, [r1, #56]	; 0x38
   29d24:	mov	r1, #0
   29d28:	blx	r5
   29d2c:	cmp	r6, #0
   29d30:	bne	2973c <fputs@plt+0x18388>
   29d34:	ldr	r0, [r4, #52]	; 0x34
   29d38:	movw	r1, #57880	; 0xe218
   29d3c:	movt	r1, #45	; 0x2d
   29d40:	cmp	r0, r1
   29d44:	beq	2973c <fputs@plt+0x18388>
   29d48:	movw	r0, #63693	; 0xf8cd
   29d4c:	movw	r1, #64300	; 0xfb2c
   29d50:	movw	r2, #64283	; 0xfb1b
   29d54:	movw	r3, #53476	; 0xd0e4
   29d58:	mov	r7, #14
   29d5c:	movt	r0, #8
   29d60:	movt	r1, #8
   29d64:	movt	r2, #8
   29d68:	add	r0, r0, #20
   29d6c:	str	r0, [sp]
   29d70:	mov	r0, #14
   29d74:	bl	15d70 <fputs@plt+0x49bc>
   29d78:	b	2973c <fputs@plt+0x18388>
   29d7c:	movw	r0, #63693	; 0xf8cd
   29d80:	movw	r1, #64300	; 0xfb2c
   29d84:	movw	r2, #64283	; 0xfb1b
   29d88:	mov	r7, #14
   29d8c:	movw	r3, #52530	; 0xcd32
   29d90:	movt	r0, #8
   29d94:	movt	r1, #8
   29d98:	movt	r2, #8
   29d9c:	add	r0, r0, #20
   29da0:	str	r0, [sp]
   29da4:	mov	r0, #14
   29da8:	b	29cc8 <fputs@plt+0x18914>
   29dac:	mov	r7, r0
   29db0:	ldr	r0, [sp, #48]	; 0x30
   29db4:	bl	14400 <fputs@plt+0x304c>
   29db8:	ldr	r0, [sp, #24]
   29dbc:	ldr	r1, [sp, #20]
   29dc0:	cmp	r7, #0
   29dc4:	bne	29ccc <fputs@plt+0x18918>
   29dc8:	b	29c58 <fputs@plt+0x188a4>
   29dcc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   29dd0:	add	fp, sp, #24
   29dd4:	sub	sp, sp, #8
   29dd8:	mov	r6, r0
   29ddc:	ldr	r0, [r0, #24]
   29de0:	mov	r8, r2
   29de4:	mov	r9, r1
   29de8:	mov	r5, r6
   29dec:	cmp	r0, r1
   29df0:	ble	29e5c <fputs@plt+0x18aa8>
   29df4:	ldr	r4, [r5, #32]!
   29df8:	ldr	r0, [r4, r9, lsl #2]!
   29dfc:	mov	r7, #0
   29e00:	cmp	r0, #0
   29e04:	bne	29ef4 <fputs@plt+0x18b40>
   29e08:	ldrb	r0, [r6, #43]	; 0x2b
   29e0c:	cmp	r0, #2
   29e10:	bne	29ebc <fputs@plt+0x18b08>
   29e14:	mov	r0, #32768	; 0x8000
   29e18:	mov	r1, #0
   29e1c:	mov	r7, #0
   29e20:	bl	142d0 <fputs@plt+0x2f1c>
   29e24:	mov	r4, r0
   29e28:	cmp	r0, #0
   29e2c:	beq	29e40 <fputs@plt+0x18a8c>
   29e30:	mov	r0, r4
   29e34:	mov	r1, #0
   29e38:	mov	r2, #32768	; 0x8000
   29e3c:	bl	11174 <memset@plt>
   29e40:	ldr	r0, [r5]
   29e44:	str	r4, [r0, r9, lsl #2]
   29e48:	ldr	r0, [r5]
   29e4c:	ldr	r0, [r0, r9, lsl #2]
   29e50:	cmp	r0, #0
   29e54:	movweq	r7, #7
   29e58:	b	29ef4 <fputs@plt+0x18b40>
   29e5c:	ldr	r4, [r5, #32]!
   29e60:	bl	13da4 <fputs@plt+0x29f0>
   29e64:	cmp	r0, #0
   29e68:	beq	29e78 <fputs@plt+0x18ac4>
   29e6c:	mov	r0, #0
   29e70:	mov	r7, #7
   29e74:	b	29efc <fputs@plt+0x18b48>
   29e78:	add	r7, r9, #1
   29e7c:	mov	r0, r4
   29e80:	lsl	r2, r7, #2
   29e84:	sbfx	r3, r7, #29, #1
   29e88:	bl	144a8 <fputs@plt+0x30f4>
   29e8c:	cmp	r0, #0
   29e90:	beq	29e6c <fputs@plt+0x18ab8>
   29e94:	ldr	r1, [r6, #24]
   29e98:	mov	r4, r0
   29e9c:	add	r0, r0, r1, lsl #2
   29ea0:	sub	r1, r7, r1
   29ea4:	lsl	r2, r1, #2
   29ea8:	mov	r1, #0
   29eac:	bl	11174 <memset@plt>
   29eb0:	str	r4, [r6, #32]
   29eb4:	str	r7, [r6, #24]
   29eb8:	b	29df8 <fputs@plt+0x18a44>
   29ebc:	ldr	r0, [r6, #4]
   29ec0:	ldrb	r3, [r6, #44]	; 0x2c
   29ec4:	mov	r2, #32768	; 0x8000
   29ec8:	ldr	r1, [r0]
   29ecc:	ldr	r7, [r1, #52]	; 0x34
   29ed0:	mov	r1, r9
   29ed4:	str	r4, [sp]
   29ed8:	blx	r7
   29edc:	cmp	r0, #8
   29ee0:	mov	r7, r0
   29ee4:	ldrbeq	r0, [r6, #46]	; 0x2e
   29ee8:	moveq	r7, #0
   29eec:	orreq	r0, r0, #2
   29ef0:	strbeq	r0, [r6, #46]	; 0x2e
   29ef4:	ldr	r0, [r5]
   29ef8:	ldr	r0, [r0, r9, lsl #2]
   29efc:	str	r0, [r8]
   29f00:	mov	r0, r7
   29f04:	sub	sp, fp, #24
   29f08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   29f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29f10:	add	fp, sp, #28
   29f14:	sub	sp, sp, #100	; 0x64
   29f18:	mov	r4, r0
   29f1c:	ldr	r0, [r0, #32]
   29f20:	mov	r8, r1
   29f24:	mov	r2, #48	; 0x30
   29f28:	ldr	r6, [r0]
   29f2c:	add	r0, sp, #48	; 0x30
   29f30:	mov	r1, r6
   29f34:	bl	1121c <memcpy@plt>
   29f38:	ldrb	r0, [r4, #43]	; 0x2b
   29f3c:	cmp	r0, #2
   29f40:	beq	29f54 <fputs@plt+0x18ba0>
   29f44:	ldr	r0, [r4, #4]
   29f48:	ldr	r1, [r0]
   29f4c:	ldr	r1, [r1, #60]	; 0x3c
   29f50:	blx	r1
   29f54:	mov	r7, sp
   29f58:	add	r1, r6, #48	; 0x30
   29f5c:	mov	r2, #48	; 0x30
   29f60:	mov	r0, r7
   29f64:	bl	1121c <memcpy@plt>
   29f68:	add	r6, sp, #48	; 0x30
   29f6c:	mov	r1, r7
   29f70:	mov	r2, #48	; 0x30
   29f74:	mov	r0, r6
   29f78:	bl	110e4 <memcmp@plt>
   29f7c:	mov	r1, r0
   29f80:	mov	r0, #1
   29f84:	cmp	r1, #0
   29f88:	bne	29fdc <fputs@plt+0x18c28>
   29f8c:	ldrb	r1, [sp, #60]	; 0x3c
   29f90:	cmp	r1, #0
   29f94:	beq	29fdc <fputs@plt+0x18c28>
   29f98:	add	r2, r6, #40	; 0x28
   29f9c:	mov	r1, #0
   29fa0:	mov	r3, #0
   29fa4:	ldr	r7, [r6]
   29fa8:	ldr	r5, [r6, #4]
   29fac:	add	r3, r3, r1
   29fb0:	add	r6, r6, #8
   29fb4:	cmp	r6, r2
   29fb8:	add	r3, r3, r7
   29fbc:	add	r1, r5, r1
   29fc0:	add	r1, r1, r3
   29fc4:	bcc	29fa4 <fputs@plt+0x18bf0>
   29fc8:	ldr	r2, [sp, #88]	; 0x58
   29fcc:	cmp	r3, r2
   29fd0:	ldreq	r2, [sp, #92]	; 0x5c
   29fd4:	cmpeq	r1, r2
   29fd8:	beq	29fe4 <fputs@plt+0x18c30>
   29fdc:	sub	sp, fp, #28
   29fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29fe4:	add	r9, r4, #52	; 0x34
   29fe8:	add	sl, sp, #48	; 0x30
   29fec:	mov	r2, #48	; 0x30
   29ff0:	mov	r0, r9
   29ff4:	mov	r1, sl
   29ff8:	bl	110e4 <memcmp@plt>
   29ffc:	mov	r1, r0
   2a000:	mov	r0, #0
   2a004:	cmp	r1, #0
   2a008:	beq	29fdc <fputs@plt+0x18c28>
   2a00c:	mov	r1, #1
   2a010:	str	r1, [r8]
   2a014:	ldm	sl!, {r1, r2, r3, r5, r6, r7}
   2a018:	stmia	r9!, {r1, r2, r3, r5, r6, r7}
   2a01c:	ldm	sl, {r1, r2, r3, r5, r6, r7}
   2a020:	stm	r9, {r1, r2, r3, r5, r6, r7}
   2a024:	movw	r2, #65024	; 0xfe00
   2a028:	ldrh	r1, [r4, #66]	; 0x42
   2a02c:	movt	r2, #1
   2a030:	orr	r1, r1, r1, lsl #16
   2a034:	and	r1, r1, r2
   2a038:	str	r1, [r4, #36]	; 0x24
   2a03c:	b	29fdc <fputs@plt+0x18c28>
   2a040:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a044:	add	fp, sp, #24
   2a048:	sub	sp, sp, #8
   2a04c:	ldr	r4, [fp, #8]
   2a050:	mov	r5, r0
   2a054:	lsr	r0, r1, #16
   2a058:	strb	r0, [r4, #1]
   2a05c:	lsr	r0, r1, #24
   2a060:	strb	r0, [r4]
   2a064:	lsr	r0, r1, #8
   2a068:	strb	r0, [r4, #2]
   2a06c:	lsr	r0, r2, #24
   2a070:	strb	r1, [r4, #3]
   2a074:	strb	r0, [r4, #4]
   2a078:	lsr	r0, r2, #16
   2a07c:	strb	r0, [r4, #5]
   2a080:	lsr	r0, r2, #8
   2a084:	strb	r0, [r4, #6]
   2a088:	strb	r2, [r4, #7]
   2a08c:	add	r0, r4, #8
   2a090:	ldr	r1, [r5, #104]	; 0x68
   2a094:	cmp	r1, #0
   2a098:	beq	2a0ac <fputs@plt+0x18cf8>
   2a09c:	vmov.i32	q8, #0	; 0x00000000
   2a0a0:	vst1.8	{d16-d17}, [r0]
   2a0a4:	sub	sp, fp, #24
   2a0a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a0ac:	ldr	r1, [r5, #84]	; 0x54
   2a0b0:	ldr	r2, [r5, #88]	; 0x58
   2a0b4:	add	r7, r5, #76	; 0x4c
   2a0b8:	mov	r8, r3
   2a0bc:	mov	r3, r7
   2a0c0:	str	r2, [r0, #4]
   2a0c4:	str	r1, [r0]
   2a0c8:	mov	r1, r4
   2a0cc:	mov	r2, #8
   2a0d0:	ldrb	r0, [r5, #65]	; 0x41
   2a0d4:	str	r7, [sp]
   2a0d8:	clz	r0, r0
   2a0dc:	lsr	r6, r0, #5
   2a0e0:	mov	r0, r6
   2a0e4:	bl	28d54 <fputs@plt+0x179a0>
   2a0e8:	ldr	r2, [r5, #36]	; 0x24
   2a0ec:	mov	r0, r6
   2a0f0:	mov	r1, r8
   2a0f4:	mov	r3, r7
   2a0f8:	str	r7, [sp]
   2a0fc:	bl	28d54 <fputs@plt+0x179a0>
   2a100:	ldr	r0, [r5, #76]	; 0x4c
   2a104:	lsr	r1, r0, #16
   2a108:	strb	r0, [r4, #19]
   2a10c:	strb	r1, [r4, #17]
   2a110:	lsr	r1, r0, #24
   2a114:	lsr	r0, r0, #8
   2a118:	strb	r1, [r4, #16]
   2a11c:	strb	r0, [r4, #18]
   2a120:	ldr	r0, [r5, #80]	; 0x50
   2a124:	lsr	r1, r0, #16
   2a128:	strb	r0, [r4, #23]
   2a12c:	strb	r1, [r4, #21]
   2a130:	lsr	r1, r0, #24
   2a134:	lsr	r0, r0, #8
   2a138:	strb	r1, [r4, #20]
   2a13c:	strb	r0, [r4, #22]
   2a140:	sub	sp, fp, #24
   2a144:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a148:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2a14c:	add	fp, sp, #24
   2a150:	sub	sp, sp, #8
   2a154:	mov	r4, r2
   2a158:	ldrd	r2, [r0, #8]
   2a15c:	ldr	r5, [fp, #8]
   2a160:	ldr	r7, [fp, #12]
   2a164:	mov	r6, r0
   2a168:	mov	r9, r1
   2a16c:	subs	r0, r5, r2
   2a170:	sbcs	r0, r7, r3
   2a174:	bge	2a190 <fputs@plt+0x18ddc>
   2a178:	asr	r0, r4, #31
   2a17c:	adds	r1, r4, r5
   2a180:	adc	r0, r0, r7
   2a184:	subs	r1, r1, r2
   2a188:	sbcs	r0, r0, r3
   2a18c:	bge	2a1b4 <fputs@plt+0x18e00>
   2a190:	ldr	r0, [r6, #4]
   2a194:	mov	r2, r4
   2a198:	ldr	r1, [r0]
   2a19c:	ldr	r3, [r1, #12]
   2a1a0:	mov	r1, r9
   2a1a4:	stm	sp, {r5, r7}
   2a1a8:	blx	r3
   2a1ac:	sub	sp, fp, #24
   2a1b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2a1b4:	ldr	r0, [r6, #4]
   2a1b8:	sub	r8, r2, r5
   2a1bc:	mov	r2, r8
   2a1c0:	ldr	r1, [r0]
   2a1c4:	ldr	r3, [r1, #12]
   2a1c8:	mov	r1, r9
   2a1cc:	stm	sp, {r5, r7}
   2a1d0:	blx	r3
   2a1d4:	cmp	r0, #0
   2a1d8:	bne	2a1ac <fputs@plt+0x18df8>
   2a1dc:	ldr	r0, [r6, #4]
   2a1e0:	ldr	r1, [r6, #16]
   2a1e4:	ldr	r2, [r0]
   2a1e8:	and	r1, r1, #19
   2a1ec:	ldr	r2, [r2, #20]
   2a1f0:	blx	r2
   2a1f4:	asr	r1, r8, #31
   2a1f8:	adds	r5, r8, r5
   2a1fc:	adc	r7, r1, r7
   2a200:	subs	r4, r4, r8
   2a204:	beq	2a1ac <fputs@plt+0x18df8>
   2a208:	cmp	r0, #0
   2a20c:	bne	2a1ac <fputs@plt+0x18df8>
   2a210:	add	r9, r9, r8
   2a214:	b	2a190 <fputs@plt+0x18ddc>
   2a218:	push	{r4, r5, r6, sl, fp, lr}
   2a21c:	add	fp, sp, #16
   2a220:	sub	sp, sp, #8
   2a224:	mov	r4, r0
   2a228:	ldr	r0, [r0, #68]	; 0x44
   2a22c:	cmp	r0, #0
   2a230:	subeq	sp, fp, #16
   2a234:	popeq	{r4, r5, r6, sl, fp, pc}
   2a238:	add	r6, r0, #33	; 0x21
   2a23c:	add	r2, sp, #4
   2a240:	mov	r0, r4
   2a244:	lsr	r5, r6, #12
   2a248:	mov	r1, r5
   2a24c:	bl	29dcc <fputs@plt+0x18a18>
   2a250:	mov	r1, #0
   2a254:	cmp	r0, #0
   2a258:	beq	2a26c <fputs@plt+0x18eb8>
   2a25c:	mov	r2, #0
   2a260:	mov	r0, #0
   2a264:	mov	r3, #0
   2a268:	b	2a298 <fputs@plt+0x18ee4>
   2a26c:	ldr	r0, [sp, #4]
   2a270:	cmp	r5, #0
   2a274:	add	r2, r0, #16384	; 0x4000
   2a278:	beq	2a288 <fputs@plt+0x18ed4>
   2a27c:	bfc	r6, #0, #12
   2a280:	sub	r3, r6, #34	; 0x22
   2a284:	b	2a294 <fputs@plt+0x18ee0>
   2a288:	add	r0, r0, #136	; 0x88
   2a28c:	mov	r3, #0
   2a290:	str	r0, [sp, #4]
   2a294:	sub	r0, r0, #4
   2a298:	ldr	r6, [r4, #68]	; 0x44
   2a29c:	sub	r3, r6, r3
   2a2a0:	mov	r6, #0
   2a2a4:	add	r5, r2, r6
   2a2a8:	add	r6, r6, #2
   2a2ac:	ldrh	r4, [r5]
   2a2b0:	cmp	r3, r4
   2a2b4:	strhlt	r1, [r5]
   2a2b8:	cmp	r6, #16384	; 0x4000
   2a2bc:	bne	2a2a4 <fputs@plt+0x18ef0>
   2a2c0:	add	r0, r0, r3, lsl #2
   2a2c4:	mov	r1, #0
   2a2c8:	add	r0, r0, #4
   2a2cc:	sub	r2, r2, r0
   2a2d0:	sub	sp, fp, #16
   2a2d4:	pop	{r4, r5, r6, sl, fp, lr}
   2a2d8:	b	11174 <memset@plt>
   2a2dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a2e0:	add	fp, sp, #24
   2a2e4:	mov	r8, r2
   2a2e8:	mov	r5, r1
   2a2ec:	mov	r6, r0
   2a2f0:	mov	r7, #1
   2a2f4:	mov	r4, #97	; 0x61
   2a2f8:	ldr	r0, [r6, #28]
   2a2fc:	cmp	r0, #6
   2a300:	bhi	2a330 <fputs@plt+0x18f7c>
   2a304:	tst	r4, r7, lsl r0
   2a308:	ldrne	r0, [r6, #16]
   2a30c:	cmpne	r0, r5
   2a310:	bls	2a330 <fputs@plt+0x18f7c>
   2a314:	mov	r0, r6
   2a318:	mov	r1, r5
   2a31c:	mov	r2, r8
   2a320:	mov	r3, #1
   2a324:	bl	187b4 <fputs@plt+0x7400>
   2a328:	cmp	r0, #0
   2a32c:	strne	r0, [r6, #28]
   2a330:	ldr	r6, [r6, #44]	; 0x2c
   2a334:	cmp	r6, #0
   2a338:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a33c:	b	2a2f8 <fputs@plt+0x18f44>
   2a340:	push	{r4, sl, fp, lr}
   2a344:	add	fp, sp, #8
   2a348:	mov	r4, r0
   2a34c:	ldr	r0, [r0, #44]	; 0x2c
   2a350:	cmp	r0, #0
   2a354:	bne	2a368 <fputs@plt+0x18fb4>
   2a358:	ldr	r1, [r4, #216]	; 0xd8
   2a35c:	mov	r0, #0
   2a360:	cmp	r1, #0
   2a364:	beq	2a36c <fputs@plt+0x18fb8>
   2a368:	pop	{r4, sl, fp, pc}
   2a36c:	mov	r0, r4
   2a370:	mov	r1, #4
   2a374:	bl	2a5b4 <fputs@plt+0x19200>
   2a378:	cmp	r0, #5
   2a37c:	popne	{r4, sl, fp, pc}
   2a380:	ldrd	r2, [r4, #184]	; 0xb8
   2a384:	mov	r0, r3
   2a388:	blx	r2
   2a38c:	cmp	r0, #0
   2a390:	bne	2a36c <fputs@plt+0x18fb8>
   2a394:	mov	r0, #5
   2a398:	pop	{r4, sl, fp, pc}
   2a39c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a3a0:	add	fp, sp, #28
   2a3a4:	sub	sp, sp, #12
   2a3a8:	mov	r4, r0
   2a3ac:	ldr	r0, [r0, #104]	; 0x68
   2a3b0:	ldr	r9, [r4, #160]	; 0xa0
   2a3b4:	ldr	r8, [r4, #156]	; 0x9c
   2a3b8:	ldr	sl, [r4, #208]	; 0xd0
   2a3bc:	add	r7, r4, #80	; 0x50
   2a3c0:	cmp	r9, r8
   2a3c4:	mov	r6, r9
   2a3c8:	movhi	r6, r8
   2a3cc:	cmp	r0, #0
   2a3d0:	ble	2a400 <fputs@plt+0x1904c>
   2a3d4:	ldr	r1, [r4, #100]	; 0x64
   2a3d8:	mov	r2, #0
   2a3dc:	add	r1, r1, #8
   2a3e0:	ldm	r1, {r3, r5}
   2a3e4:	add	r2, r2, #1
   2a3e8:	orrs	r3, r3, r5
   2a3ec:	ldmeq	r7, {r3, r5}
   2a3f0:	stmeq	r1, {r3, r5}
   2a3f4:	add	r1, r1, #48	; 0x30
   2a3f8:	cmp	r2, r0
   2a3fc:	blt	2a3e0 <fputs@plt+0x1902c>
   2a400:	ldrd	r0, [r7]
   2a404:	orrs	r2, r0, r1
   2a408:	beq	2a434 <fputs@plt+0x19080>
   2a40c:	subs	r0, r0, #1
   2a410:	mov	r2, r8
   2a414:	mov	r3, #0
   2a418:	sbc	r1, r1, #0
   2a41c:	bl	8905c <fputs@plt+0x77ca8>
   2a420:	adds	r0, r0, #1
   2a424:	adc	r1, r1, #0
   2a428:	umull	r0, r2, r0, r8
   2a42c:	mla	r1, r1, r8, r2
   2a430:	b	2a43c <fputs@plt+0x19088>
   2a434:	mov	r0, #0
   2a438:	mov	r1, #0
   2a43c:	strd	r0, [r7]
   2a440:	strd	r0, [r4, #88]	; 0x58
   2a444:	ldrb	r0, [r4, #7]
   2a448:	cmp	r0, #0
   2a44c:	bne	2a484 <fputs@plt+0x190d0>
   2a450:	ldrb	r0, [r4, #5]
   2a454:	cmp	r0, #4
   2a458:	beq	2a484 <fputs@plt+0x190d0>
   2a45c:	ldr	r0, [r4, #64]	; 0x40
   2a460:	ldr	r1, [r0]
   2a464:	ldr	r1, [r1, #48]	; 0x30
   2a468:	blx	r1
   2a46c:	tst	r0, #512	; 0x200
   2a470:	bne	2a484 <fputs@plt+0x190d0>
   2a474:	mov	r0, #0
   2a478:	str	r0, [sl, #4]
   2a47c:	str	r0, [sl]
   2a480:	b	2a4a0 <fputs@plt+0x190ec>
   2a484:	movw	r0, #41248	; 0xa120
   2a488:	movt	r0, #55139	; 0xd763
   2a48c:	str	r0, [sl, #4]
   2a490:	movw	r0, #54745	; 0xd5d9
   2a494:	movt	r0, #63749	; 0xf905
   2a498:	str	r0, [sl]
   2a49c:	mvn	r0, #0
   2a4a0:	str	r0, [sl, #8]
   2a4a4:	add	r1, r4, #52	; 0x34
   2a4a8:	mov	r0, #4
   2a4ac:	bl	15e10 <fputs@plt+0x4a5c>
   2a4b0:	ldr	r0, [r4, #52]	; 0x34
   2a4b4:	sub	r2, r6, #28
   2a4b8:	lsr	r1, r0, #16
   2a4bc:	strb	r0, [sl, #15]
   2a4c0:	strb	r1, [sl, #13]
   2a4c4:	lsr	r1, r0, #24
   2a4c8:	lsr	r0, r0, #8
   2a4cc:	strb	r1, [sl, #12]
   2a4d0:	strb	r0, [sl, #14]
   2a4d4:	ldr	r0, [r4, #32]
   2a4d8:	lsr	r1, r0, #16
   2a4dc:	strb	r0, [sl, #19]
   2a4e0:	strb	r1, [sl, #17]
   2a4e4:	lsr	r1, r0, #24
   2a4e8:	lsr	r0, r0, #8
   2a4ec:	strb	r1, [sl, #16]
   2a4f0:	strb	r0, [sl, #18]
   2a4f4:	ldr	r0, [r4, #156]	; 0x9c
   2a4f8:	lsr	r1, r0, #16
   2a4fc:	strb	r0, [sl, #23]
   2a500:	strb	r1, [sl, #21]
   2a504:	lsr	r1, r0, #24
   2a508:	lsr	r0, r0, #8
   2a50c:	strb	r1, [sl, #20]
   2a510:	strb	r0, [sl, #22]
   2a514:	ldr	r0, [r4, #160]	; 0xa0
   2a518:	lsr	r1, r0, #16
   2a51c:	strb	r0, [sl, #27]
   2a520:	strb	r1, [sl, #25]
   2a524:	lsr	r1, r0, #24
   2a528:	lsr	r0, r0, #8
   2a52c:	strb	r1, [sl, #24]
   2a530:	strb	r0, [sl, #26]
   2a534:	add	r0, sl, #28
   2a538:	mov	r1, #0
   2a53c:	bl	11174 <memset@plt>
   2a540:	mvn	r0, r8
   2a544:	mvn	r1, r9
   2a548:	cmp	r0, r1
   2a54c:	movhi	r1, r0
   2a550:	add	r5, r1, #1
   2a554:	ldr	r0, [r4, #156]	; 0x9c
   2a558:	add	r5, r5, r6
   2a55c:	cmp	r5, r0
   2a560:	bcs	2a5a8 <fputs@plt+0x191f4>
   2a564:	ldr	r0, [r4, #68]	; 0x44
   2a568:	ldr	r1, [r0]
   2a56c:	ldr	r3, [r1, #12]
   2a570:	ldr	r2, [r7]
   2a574:	ldr	r1, [r7, #4]
   2a578:	str	r2, [sp]
   2a57c:	str	r1, [sp, #4]
   2a580:	mov	r1, sl
   2a584:	mov	r2, r6
   2a588:	blx	r3
   2a58c:	ldrd	r2, [r7]
   2a590:	adds	r2, r2, r6
   2a594:	adc	r3, r3, #0
   2a598:	cmp	r0, #0
   2a59c:	strd	r2, [r7]
   2a5a0:	beq	2a554 <fputs@plt+0x191a0>
   2a5a4:	b	2a5ac <fputs@plt+0x191f8>
   2a5a8:	mov	r0, #0
   2a5ac:	sub	sp, fp, #28
   2a5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a5b4:	push	{r4, r5, fp, lr}
   2a5b8:	add	fp, sp, #8
   2a5bc:	mov	r5, r0
   2a5c0:	ldrb	r0, [r0, #18]
   2a5c4:	mov	r4, r1
   2a5c8:	cmp	r0, #5
   2a5cc:	beq	2a5d8 <fputs@plt+0x19224>
   2a5d0:	cmp	r0, r4
   2a5d4:	bge	2a61c <fputs@plt+0x19268>
   2a5d8:	ldrb	r1, [r5, #14]
   2a5dc:	cmp	r1, #0
   2a5e0:	bne	2a604 <fputs@plt+0x19250>
   2a5e4:	ldr	r0, [r5, #64]	; 0x40
   2a5e8:	ldr	r1, [r0]
   2a5ec:	ldr	r2, [r1, #28]
   2a5f0:	mov	r1, r4
   2a5f4:	blx	r2
   2a5f8:	cmp	r0, #0
   2a5fc:	popne	{r4, r5, fp, pc}
   2a600:	ldrb	r0, [r5, #18]
   2a604:	cmp	r4, #4
   2a608:	beq	2a618 <fputs@plt+0x19264>
   2a60c:	cmp	r0, #5
   2a610:	strbne	r4, [r5, #18]
   2a614:	b	2a61c <fputs@plt+0x19268>
   2a618:	strb	r4, [r5, #18]
   2a61c:	mov	r0, #0
   2a620:	pop	{r4, r5, fp, pc}
   2a624:	ldr	ip, [r0, #28]
   2a628:	tst	r1, #1
   2a62c:	beq	2a6a8 <fputs@plt+0x192f4>
   2a630:	ldr	r2, [ip, #8]
   2a634:	cmp	r2, r0
   2a638:	bne	2a658 <fputs@plt+0x192a4>
   2a63c:	mov	r2, r0
   2a640:	ldr	r2, [r2, #36]	; 0x24
   2a644:	cmp	r2, #0
   2a648:	ldrbne	r3, [r2, #24]
   2a64c:	tstne	r3, #8
   2a650:	bne	2a640 <fputs@plt+0x1928c>
   2a654:	str	r2, [ip, #8]
   2a658:	ldr	r3, [r0, #32]
   2a65c:	ldr	r2, [r0, #36]	; 0x24
   2a660:	cmp	r3, #0
   2a664:	streq	r2, [ip, #4]
   2a668:	strne	r2, [r3, #36]	; 0x24
   2a66c:	ldrne	r2, [r0, #36]	; 0x24
   2a670:	cmp	r2, #0
   2a674:	beq	2a680 <fputs@plt+0x192cc>
   2a678:	str	r3, [r2, #32]
   2a67c:	b	2a69c <fputs@plt+0x192e8>
   2a680:	cmp	r3, #0
   2a684:	str	r3, [ip]
   2a688:	bne	2a69c <fputs@plt+0x192e8>
   2a68c:	ldrb	r2, [ip, #32]
   2a690:	cmp	r2, #0
   2a694:	movne	r2, #2
   2a698:	strbne	r2, [ip, #33]	; 0x21
   2a69c:	mov	r2, #0
   2a6a0:	str	r2, [r0, #32]
   2a6a4:	str	r2, [r0, #36]	; 0x24
   2a6a8:	tst	r1, #2
   2a6ac:	bxeq	lr
   2a6b0:	ldr	r1, [ip]
   2a6b4:	cmp	r1, #0
   2a6b8:	str	r1, [r0, #32]
   2a6bc:	beq	2a6c8 <fputs@plt+0x19314>
   2a6c0:	str	r0, [r1, #36]	; 0x24
   2a6c4:	b	2a6dc <fputs@plt+0x19328>
   2a6c8:	str	r0, [ip, #4]
   2a6cc:	ldrb	r1, [ip, #32]
   2a6d0:	cmp	r1, #0
   2a6d4:	movne	r1, #1
   2a6d8:	strbne	r1, [ip, #33]	; 0x21
   2a6dc:	str	r0, [ip]
   2a6e0:	ldr	r1, [ip, #8]
   2a6e4:	cmp	r1, #0
   2a6e8:	beq	2a6f0 <fputs@plt+0x1933c>
   2a6ec:	bx	lr
   2a6f0:	ldrb	r1, [r0, #24]
   2a6f4:	tst	r1, #8
   2a6f8:	streq	r0, [ip, #8]
   2a6fc:	bx	lr
   2a700:	push	{r4, sl, fp, lr}
   2a704:	add	fp, sp, #8
   2a708:	cmp	r0, #0
   2a70c:	popeq	{r4, sl, fp, pc}
   2a710:	mov	r4, r0
   2a714:	movw	r0, #35208	; 0x8988
   2a718:	movt	r0, #10
   2a71c:	ldr	r1, [r0, #76]	; 0x4c
   2a720:	cmp	r1, r4
   2a724:	bhi	2a778 <fputs@plt+0x193c4>
   2a728:	ldr	r1, [r0, #80]	; 0x50
   2a72c:	cmp	r1, r4
   2a730:	bls	2a778 <fputs@plt+0x193c4>
   2a734:	movw	r1, #34712	; 0x8798
   2a738:	mov	r3, #0
   2a73c:	movt	r1, #10
   2a740:	ldr	r2, [r1, #4]
   2a744:	sub	r2, r2, #1
   2a748:	str	r2, [r1, #4]
   2a74c:	ldr	r1, [r0, #88]	; 0x58
   2a750:	str	r1, [r4]
   2a754:	str	r4, [r0, #88]	; 0x58
   2a758:	ldr	r2, [r0, #92]	; 0x5c
   2a75c:	ldr	r1, [r0, #72]	; 0x48
   2a760:	add	r2, r2, #1
   2a764:	cmp	r2, r1
   2a768:	str	r2, [r0, #92]	; 0x5c
   2a76c:	movwlt	r3, #1
   2a770:	str	r3, [r0, #96]	; 0x60
   2a774:	pop	{r4, sl, fp, pc}
   2a778:	movw	r0, #16696	; 0x4138
   2a77c:	movt	r0, #10
   2a780:	ldr	r1, [r0, #52]	; 0x34
   2a784:	mov	r0, r4
   2a788:	blx	r1
   2a78c:	movw	r1, #34712	; 0x8798
   2a790:	movt	r1, #10
   2a794:	ldr	r2, [r1, #8]
   2a798:	sub	r0, r2, r0
   2a79c:	str	r0, [r1, #8]
   2a7a0:	mov	r0, r4
   2a7a4:	pop	{r4, sl, fp, lr}
   2a7a8:	b	14400 <fputs@plt+0x304c>
   2a7ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a7b0:	add	fp, sp, #28
   2a7b4:	sub	sp, sp, #20
   2a7b8:	mov	r4, r0
   2a7bc:	ldrb	r0, [r0]
   2a7c0:	mov	r5, #0
   2a7c4:	cmp	r0, #0
   2a7c8:	bne	2a8a8 <fputs@plt+0x194f4>
   2a7cc:	ldrb	r7, [r4, #5]
   2a7d0:	ldr	r9, [r4, #56]	; 0x38
   2a7d4:	ldr	sl, [r4, #52]	; 0x34
   2a7d8:	mov	r0, r4
   2a7dc:	ldrb	r1, [r9, r7]
   2a7e0:	bl	2aa80 <fputs@plt+0x196cc>
   2a7e4:	cmp	r0, #0
   2a7e8:	beq	2a800 <fputs@plt+0x1944c>
   2a7ec:	movw	r0, #63693	; 0xf8cd
   2a7f0:	movw	r1, #64300	; 0xfb2c
   2a7f4:	movw	r2, #64598	; 0xfc56
   2a7f8:	movw	r3, #57553	; 0xe0d1
   2a7fc:	b	2a888 <fputs@plt+0x194d4>
   2a800:	ldr	r3, [sl, #32]
   2a804:	mov	r0, #0
   2a808:	strb	r0, [r4, #1]
   2a80c:	sub	r0, r3, #1
   2a810:	strh	r0, [r4, #20]
   2a814:	ldrb	r2, [r4, #6]
   2a818:	ldr	lr, [sl, #36]	; 0x24
   2a81c:	add	ip, r7, r2
   2a820:	add	r2, r9, r2
   2a824:	add	r6, r9, lr
   2a828:	add	r7, r9, r7
   2a82c:	add	r1, ip, #8
   2a830:	add	r0, r9, r1
   2a834:	strh	r1, [r4, #14]
   2a838:	str	r6, [r4, #60]	; 0x3c
   2a83c:	str	r0, [r4, #64]	; 0x40
   2a840:	str	r2, [r4, #68]	; 0x44
   2a844:	ldrh	r0, [r7, #3]
   2a848:	ldrb	r5, [r7, #5]
   2a84c:	ldrb	r6, [r7, #6]
   2a850:	rev16	r2, r0
   2a854:	strh	r2, [r4, #18]
   2a858:	rev	r2, r0
   2a85c:	sub	r0, r3, #8
   2a860:	movw	r3, #43691	; 0xaaab
   2a864:	movt	r3, #43690	; 0xaaaa
   2a868:	umull	r0, r3, r0, r3
   2a86c:	lsr	r0, r3, #2
   2a870:	cmp	r0, r2, lsr #16
   2a874:	bcs	2a8b4 <fputs@plt+0x19500>
   2a878:	movw	r0, #63693	; 0xf8cd
   2a87c:	movw	r1, #64300	; 0xfb2c
   2a880:	movw	r2, #64598	; 0xfc56
   2a884:	movw	r3, #57571	; 0xe0e3
   2a888:	mov	r5, #11
   2a88c:	movt	r0, #8
   2a890:	movt	r1, #8
   2a894:	movt	r2, #8
   2a898:	add	r0, r0, #20
   2a89c:	str	r0, [sp]
   2a8a0:	mov	r0, #11
   2a8a4:	bl	15d70 <fputs@plt+0x49bc>
   2a8a8:	mov	r0, r5
   2a8ac:	sub	sp, fp, #28
   2a8b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a8b4:	ldr	r0, [sl, #4]
   2a8b8:	lsr	r2, r2, #16
   2a8bc:	str	r6, [sp, #4]
   2a8c0:	sub	r6, lr, #4
   2a8c4:	str	r5, [sp, #8]
   2a8c8:	add	r8, r1, r2, lsl #1
   2a8cc:	ldrb	r0, [r0, #27]
   2a8d0:	tst	r0, #16
   2a8d4:	beq	2a968 <fputs@plt+0x195b4>
   2a8d8:	ldrb	r1, [r4, #4]
   2a8dc:	cmp	r1, #0
   2a8e0:	subeq	r6, lr, #5
   2a8e4:	cmp	r2, #0
   2a8e8:	beq	2a960 <fputs@plt+0x195ac>
   2a8ec:	add	r0, r9, ip
   2a8f0:	str	r8, [sp, #16]
   2a8f4:	mov	r8, #0
   2a8f8:	str	r0, [sp, #12]
   2a8fc:	ldr	r0, [sp, #12]
   2a900:	add	r0, r0, r8, lsl #1
   2a904:	ldrb	r1, [r0, #8]
   2a908:	ldrb	r0, [r0, #9]
   2a90c:	orr	sl, r0, r1, lsl #8
   2a910:	ldr	r0, [sp, #16]
   2a914:	cmp	sl, r0
   2a918:	bcc	2aa58 <fputs@plt+0x196a4>
   2a91c:	cmp	sl, r6
   2a920:	bgt	2aa58 <fputs@plt+0x196a4>
   2a924:	ldr	r2, [r4, #76]	; 0x4c
   2a928:	add	r1, r9, sl
   2a92c:	mov	r0, r4
   2a930:	mov	r5, lr
   2a934:	blx	r2
   2a938:	add	r0, sl, r0
   2a93c:	cmp	r0, r5
   2a940:	bgt	2aa6c <fputs@plt+0x196b8>
   2a944:	ldrh	r0, [r4, #18]
   2a948:	add	r8, r8, #1
   2a94c:	mov	lr, r5
   2a950:	cmp	r8, r0
   2a954:	bcc	2a8fc <fputs@plt+0x19548>
   2a958:	ldrb	r1, [r4, #4]
   2a95c:	ldr	r8, [sp, #16]
   2a960:	cmp	r1, #0
   2a964:	addeq	r6, r6, #1
   2a968:	ldr	r0, [sp, #8]
   2a96c:	ldr	r1, [sp, #4]
   2a970:	mov	ip, #0
   2a974:	orr	r0, r1, r0, lsl #8
   2a978:	mov	r1, #1
   2a97c:	sub	r0, r0, #1
   2a980:	uxtah	r0, r1, r0
   2a984:	ldrb	r1, [r7, #7]
   2a988:	add	r0, r0, r1
   2a98c:	ldrh	r1, [r7, #1]
   2a990:	rev	r2, r1
   2a994:	cmp	ip, r2, lsr #16
   2a998:	beq	2a9fc <fputs@plt+0x19648>
   2a99c:	lsr	r2, r2, #16
   2a9a0:	uxth	r3, r2
   2a9a4:	cmp	r8, r3
   2a9a8:	bhi	2aa44 <fputs@plt+0x19690>
   2a9ac:	cmp	r6, r3
   2a9b0:	blt	2aa44 <fputs@plt+0x19690>
   2a9b4:	mov	r5, r9
   2a9b8:	ldrh	r2, [r5, r3]!
   2a9bc:	ldrh	r7, [r5, #2]
   2a9c0:	rev	r1, r2
   2a9c4:	lsr	r2, r1, #16
   2a9c8:	cmp	ip, r1, lsr #16
   2a9cc:	rev16	r7, r7
   2a9d0:	beq	2a9e4 <fputs@plt+0x19630>
   2a9d4:	add	r1, r3, r7
   2a9d8:	add	r1, r1, #3
   2a9dc:	cmp	r1, r2
   2a9e0:	bcs	2aa18 <fputs@plt+0x19664>
   2a9e4:	add	r1, r7, r3
   2a9e8:	cmp	r1, lr
   2a9ec:	bgt	2aa18 <fputs@plt+0x19664>
   2a9f0:	add	r0, r0, r7
   2a9f4:	cmp	r2, #0
   2a9f8:	bne	2a9a0 <fputs@plt+0x195ec>
   2a9fc:	cmp	r0, lr
   2aa00:	ble	2aa2c <fputs@plt+0x19678>
   2aa04:	movw	r0, #63693	; 0xf8cd
   2aa08:	movw	r1, #64300	; 0xfb2c
   2aa0c:	movw	r2, #64598	; 0xfc56
   2aa10:	movw	r3, #57645	; 0xe12d
   2aa14:	b	2a888 <fputs@plt+0x194d4>
   2aa18:	movw	r0, #63693	; 0xf8cd
   2aa1c:	movw	r1, #64300	; 0xfb2c
   2aa20:	movw	r2, #64598	; 0xfc56
   2aa24:	movw	r3, #57631	; 0xe11f
   2aa28:	b	2a888 <fputs@plt+0x194d4>
   2aa2c:	mov	r1, #1
   2aa30:	mov	r5, #0
   2aa34:	sub	r0, r0, r8
   2aa38:	strb	r1, [r4]
   2aa3c:	strh	r0, [r4, #16]
   2aa40:	b	2a8a8 <fputs@plt+0x194f4>
   2aa44:	movw	r0, #63693	; 0xf8cd
   2aa48:	movw	r1, #64300	; 0xfb2c
   2aa4c:	movw	r2, #64598	; 0xfc56
   2aa50:	movw	r3, #57624	; 0xe118
   2aa54:	b	2a888 <fputs@plt+0x194d4>
   2aa58:	movw	r0, #63693	; 0xf8cd
   2aa5c:	movw	r1, #64300	; 0xfb2c
   2aa60:	movw	r2, #64598	; 0xfc56
   2aa64:	movw	r3, #57599	; 0xe0ff
   2aa68:	b	2a888 <fputs@plt+0x194d4>
   2aa6c:	movw	r0, #63693	; 0xf8cd
   2aa70:	movw	r1, #64300	; 0xfb2c
   2aa74:	movw	r2, #64598	; 0xfc56
   2aa78:	movw	r3, #57604	; 0xe104
   2aa7c:	b	2a888 <fputs@plt+0x194d4>
   2aa80:	push	{r4, sl, fp, lr}
   2aa84:	add	fp, sp, #8
   2aa88:	sub	sp, sp, #8
   2aa8c:	movw	r2, #43912	; 0xab88
   2aa90:	mov	r3, #4
   2aa94:	movt	r2, #2
   2aa98:	str	r2, [r0, #76]	; 0x4c
   2aa9c:	lsr	r2, r1, #3
   2aaa0:	sub	r3, r3, r2, lsl #2
   2aaa4:	strb	r2, [r0, #4]
   2aaa8:	strb	r3, [r0, #6]
   2aaac:	bic	r3, r1, #8
   2aab0:	ldr	r1, [r0, #52]	; 0x34
   2aab4:	cmp	r3, #2
   2aab8:	beq	2aae4 <fputs@plt+0x19730>
   2aabc:	cmp	r3, #5
   2aac0:	bne	2ab08 <fputs@plt+0x19754>
   2aac4:	mov	r3, #1
   2aac8:	tst	r2, #255	; 0xff
   2aacc:	strb	r3, [r0, #2]
   2aad0:	beq	2ab3c <fputs@plt+0x19788>
   2aad4:	movw	r2, #44140	; 0xac6c
   2aad8:	strb	r3, [r0, #3]
   2aadc:	movt	r2, #2
   2aae0:	b	2ab58 <fputs@plt+0x197a4>
   2aae4:	movw	r2, #44492	; 0xadcc
   2aae8:	movt	r2, #2
   2aaec:	str	r2, [r0, #80]	; 0x50
   2aaf0:	mov	r2, #0
   2aaf4:	strh	r2, [r0, #2]
   2aaf8:	ldrh	r2, [r1, #24]
   2aafc:	strh	r2, [r0, #10]
   2ab00:	add	r2, r1, #26
   2ab04:	b	2ab68 <fputs@plt+0x197b4>
   2ab08:	movw	r0, #63693	; 0xf8cd
   2ab0c:	movw	r1, #64300	; 0xfb2c
   2ab10:	movw	r2, #64598	; 0xfc56
   2ab14:	movw	r3, #57511	; 0xe0a7
   2ab18:	mov	r4, #11
   2ab1c:	movt	r0, #8
   2ab20:	movt	r1, #8
   2ab24:	movt	r2, #8
   2ab28:	add	r0, r0, #20
   2ab2c:	str	r0, [sp]
   2ab30:	mov	r0, #11
   2ab34:	bl	15d70 <fputs@plt+0x49bc>
   2ab38:	b	2ab7c <fputs@plt+0x197c8>
   2ab3c:	movw	r2, #44400	; 0xad70
   2ab40:	movt	r2, #2
   2ab44:	str	r2, [r0, #76]	; 0x4c
   2ab48:	mov	r2, #0
   2ab4c:	strb	r2, [r0, #3]
   2ab50:	movw	r2, #44440	; 0xad98
   2ab54:	movt	r2, #2
   2ab58:	str	r2, [r0, #80]	; 0x50
   2ab5c:	ldrh	r2, [r1, #28]
   2ab60:	strh	r2, [r0, #10]
   2ab64:	add	r2, r1, #30
   2ab68:	ldrh	r2, [r2]
   2ab6c:	mov	r4, #0
   2ab70:	strh	r2, [r0, #12]
   2ab74:	ldrb	r1, [r1, #21]
   2ab78:	strb	r1, [r0, #7]
   2ab7c:	mov	r0, r4
   2ab80:	sub	sp, fp, #8
   2ab84:	pop	{r4, sl, fp, pc}
   2ab88:	push	{r4, sl, fp, lr}
   2ab8c:	add	fp, sp, #8
   2ab90:	ldrb	r2, [r0, #6]
   2ab94:	mov	ip, r1
   2ab98:	ldrsb	r3, [ip, r2]!
   2ab9c:	uxtb	lr, r3
   2aba0:	cmn	r3, #1
   2aba4:	bgt	2abd8 <fputs@plt+0x19824>
   2aba8:	and	lr, lr, #127	; 0x7f
   2abac:	mov	r3, #0
   2abb0:	add	r2, ip, r3
   2abb4:	add	r3, r3, #1
   2abb8:	ldrsb	r2, [r2, #1]
   2abbc:	and	r4, r2, #127	; 0x7f
   2abc0:	cmn	r2, #1
   2abc4:	orr	lr, r4, lr, lsl #7
   2abc8:	bgt	2abd4 <fputs@plt+0x19820>
   2abcc:	cmp	r3, #8
   2abd0:	bcc	2abb0 <fputs@plt+0x197fc>
   2abd4:	add	ip, ip, r3
   2abd8:	ldrb	r2, [r0, #2]
   2abdc:	cmp	r2, #0
   2abe0:	beq	2ac0c <fputs@plt+0x19858>
   2abe4:	mov	r3, #1
   2abe8:	add	r2, ip, r3
   2abec:	add	r3, r3, #1
   2abf0:	ldrsb	r2, [r2]
   2abf4:	cmn	r2, #1
   2abf8:	bgt	2ac04 <fputs@plt+0x19850>
   2abfc:	cmp	r3, #10
   2ac00:	bcc	2abe8 <fputs@plt+0x19834>
   2ac04:	add	ip, ip, r3
   2ac08:	b	2ac10 <fputs@plt+0x1985c>
   2ac0c:	add	ip, ip, #1
   2ac10:	ldrh	r3, [r0, #10]
   2ac14:	cmp	lr, r3
   2ac18:	bls	2ac54 <fputs@plt+0x198a0>
   2ac1c:	ldrh	r2, [r0, #12]
   2ac20:	ldr	r0, [r0, #52]	; 0x34
   2ac24:	sub	r1, ip, r1
   2ac28:	ldr	r0, [r0, #36]	; 0x24
   2ac2c:	sub	lr, lr, r2
   2ac30:	sub	r0, r0, #4
   2ac34:	udiv	r4, lr, r0
   2ac38:	mls	r0, r4, r0, lr
   2ac3c:	add	r0, r0, r2
   2ac40:	cmp	r0, r3
   2ac44:	movhi	r0, r2
   2ac48:	uxtah	r0, r0, r1
   2ac4c:	add	r0, r0, #4
   2ac50:	b	2ac64 <fputs@plt+0x198b0>
   2ac54:	sub	r0, ip, r1
   2ac58:	add	r0, r0, lr
   2ac5c:	cmp	r0, #4
   2ac60:	movls	r0, #4
   2ac64:	uxth	r0, r0
   2ac68:	pop	{r4, sl, fp, pc}
   2ac6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ac70:	add	fp, sp, #24
   2ac74:	ldrsb	r6, [r1]
   2ac78:	mov	lr, r1
   2ac7c:	uxtb	r3, r6
   2ac80:	cmn	r6, #1
   2ac84:	bgt	2acb8 <fputs@plt+0x19904>
   2ac88:	and	r3, r3, #127	; 0x7f
   2ac8c:	mov	r6, #0
   2ac90:	add	r5, r1, r6
   2ac94:	add	r6, r6, #1
   2ac98:	ldrsb	r5, [r5, #1]
   2ac9c:	and	r4, r5, #127	; 0x7f
   2aca0:	cmn	r5, #1
   2aca4:	orr	r3, r4, r3, lsl #7
   2aca8:	bgt	2acb4 <fputs@plt+0x19900>
   2acac:	cmp	r6, #8
   2acb0:	bcc	2ac90 <fputs@plt+0x198dc>
   2acb4:	add	lr, r1, r6
   2acb8:	mov	r5, lr
   2acbc:	mov	r4, #0
   2acc0:	ldrb	ip, [r5, #1]!
   2acc4:	sxtb	r6, ip
   2acc8:	cmn	r6, #1
   2accc:	bgt	2ad2c <fputs@plt+0x19978>
   2acd0:	and	ip, r6, #127	; 0x7f
   2acd4:	add	r8, lr, #2
   2acd8:	mov	r5, #0
   2acdc:	mov	r4, #0
   2ace0:	add	r7, r8, r5
   2ace4:	lsl	r4, r4, #7
   2ace8:	ldrsb	r7, [r7]
   2acec:	orr	r4, r4, ip, lsr #25
   2acf0:	and	r6, r7, #127	; 0x7f
   2acf4:	cmn	r7, #1
   2acf8:	orr	ip, r6, ip, lsl #7
   2acfc:	bgt	2ad24 <fputs@plt+0x19970>
   2ad00:	add	r5, r5, #1
   2ad04:	cmp	r5, #7
   2ad08:	bcc	2ace0 <fputs@plt+0x1992c>
   2ad0c:	add	r5, lr, r5
   2ad10:	lsl	r4, r4, #8
   2ad14:	ldrb	r7, [r5, #2]!
   2ad18:	orr	r4, r4, ip, lsr #24
   2ad1c:	orr	ip, r7, ip, lsl #8
   2ad20:	b	2ad2c <fputs@plt+0x19978>
   2ad24:	add	r7, lr, r5
   2ad28:	add	r5, r7, #2
   2ad2c:	add	r6, r5, #1
   2ad30:	str	ip, [r2]
   2ad34:	stmib	r2, {r4, r6}
   2ad38:	str	r3, [r2, #12]
   2ad3c:	ldrh	r7, [r0, #10]
   2ad40:	cmp	r3, r7
   2ad44:	bls	2ad50 <fputs@plt+0x1999c>
   2ad48:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ad4c:	b	2ae68 <fputs@plt+0x19ab4>
   2ad50:	sub	r0, r6, r1
   2ad54:	movw	r1, #65532	; 0xfffc
   2ad58:	strh	r3, [r2, #16]
   2ad5c:	add	r0, r0, r3
   2ad60:	tst	r0, r1
   2ad64:	movweq	r0, #4
   2ad68:	strh	r0, [r2, #18]
   2ad6c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ad70:	mov	r0, #4
   2ad74:	add	r2, r1, r0
   2ad78:	add	r0, r0, #1
   2ad7c:	ldrsb	r2, [r2]
   2ad80:	cmn	r2, #1
   2ad84:	bgt	2ad90 <fputs@plt+0x199dc>
   2ad88:	cmp	r0, #13
   2ad8c:	bcc	2ad74 <fputs@plt+0x199c0>
   2ad90:	uxth	r0, r0
   2ad94:	bx	lr
   2ad98:	push	{r4, sl, fp, lr}
   2ad9c:	add	fp, sp, #8
   2ada0:	add	r0, r1, #4
   2ada4:	mov	r1, r2
   2ada8:	mov	r4, r2
   2adac:	bl	2aebc <fputs@plt+0x19b08>
   2adb0:	mov	r1, #0
   2adb4:	add	r0, r0, #4
   2adb8:	strh	r1, [r4, #16]
   2adbc:	str	r1, [r4, #8]
   2adc0:	str	r1, [r4, #12]
   2adc4:	strh	r0, [r4, #18]
   2adc8:	pop	{r4, sl, fp, pc}
   2adcc:	push	{r4, r5, fp, lr}
   2add0:	add	fp, sp, #8
   2add4:	ldrb	r3, [r0, #6]
   2add8:	mov	ip, r1
   2addc:	ldrsb	r3, [ip, r3]!	; <UNPREDICTABLE>
   2ade0:	uxtb	lr, r3
   2ade4:	cmn	r3, #1
   2ade8:	bgt	2ae1c <fputs@plt+0x19a68>
   2adec:	and	lr, lr, #127	; 0x7f
   2adf0:	mov	r3, #0
   2adf4:	add	r4, ip, r3
   2adf8:	add	r3, r3, #1
   2adfc:	ldrsb	r4, [r4, #1]
   2ae00:	and	r5, r4, #127	; 0x7f
   2ae04:	cmn	r4, #1
   2ae08:	orr	lr, r5, lr, lsl #7
   2ae0c:	bgt	2ae18 <fputs@plt+0x19a64>
   2ae10:	cmp	r3, #8
   2ae14:	bcc	2adf4 <fputs@plt+0x19a40>
   2ae18:	add	ip, ip, r3
   2ae1c:	mov	r4, #0
   2ae20:	add	r3, ip, #1
   2ae24:	str	lr, [r2]
   2ae28:	str	r4, [r2, #4]
   2ae2c:	str	r3, [r2, #8]
   2ae30:	str	lr, [r2, #12]
   2ae34:	ldrh	r5, [r0, #10]
   2ae38:	cmp	lr, r5
   2ae3c:	bls	2ae48 <fputs@plt+0x19a94>
   2ae40:	pop	{r4, r5, fp, lr}
   2ae44:	b	2ae68 <fputs@plt+0x19ab4>
   2ae48:	sub	r0, r3, r1
   2ae4c:	movw	r1, #65532	; 0xfffc
   2ae50:	strh	lr, [r2, #16]
   2ae54:	add	r0, r0, lr
   2ae58:	tst	r0, r1
   2ae5c:	movweq	r0, #4
   2ae60:	strh	r0, [r2, #18]
   2ae64:	pop	{r4, r5, fp, pc}
   2ae68:	push	{r4, r5, r6, r8, fp, lr}
   2ae6c:	add	fp, sp, #16
   2ae70:	ldrh	r3, [r0, #12]
   2ae74:	ldr	r8, [r2, #8]
   2ae78:	ldr	r5, [r2, #12]
   2ae7c:	ldr	r4, [r0, #52]	; 0x34
   2ae80:	ldrh	r0, [r0, #10]
   2ae84:	ldr	r4, [r4, #36]	; 0x24
   2ae88:	sub	r5, r5, r3
   2ae8c:	sub	r4, r4, #4
   2ae90:	udiv	r6, r5, r4
   2ae94:	mls	r6, r6, r4, r5
   2ae98:	add	r6, r6, r3
   2ae9c:	cmp	r6, r0
   2aea0:	movgt	r6, r3
   2aea4:	add	r0, r8, r6
   2aea8:	strh	r6, [r2, #16]
   2aeac:	sub	r0, r0, r1
   2aeb0:	add	r0, r0, #4
   2aeb4:	strh	r0, [r2, #18]
   2aeb8:	pop	{r4, r5, r6, r8, fp, pc}
   2aebc:	push	{r4, r5, fp, lr}
   2aec0:	add	fp, sp, #8
   2aec4:	ldrb	r2, [r0]
   2aec8:	tst	r2, #128	; 0x80
   2aecc:	bne	2aedc <fputs@plt+0x19b28>
   2aed0:	mov	r3, #0
   2aed4:	mov	r0, #1
   2aed8:	b	2b02c <fputs@plt+0x19c78>
   2aedc:	ldrb	r3, [r0, #1]
   2aee0:	tst	r3, #128	; 0x80
   2aee4:	bne	2aefc <fputs@plt+0x19b48>
   2aee8:	and	r0, r2, #127	; 0x7f
   2aeec:	orr	r2, r3, r0, lsl #7
   2aef0:	mov	r3, #0
   2aef4:	mov	r0, #2
   2aef8:	b	2b02c <fputs@plt+0x19c78>
   2aefc:	ldrb	r4, [r0, #2]
   2af00:	movw	r5, #49279	; 0xc07f
   2af04:	movt	r5, #31
   2af08:	orr	r2, r4, r2, lsl #14
   2af0c:	tst	r4, #128	; 0x80
   2af10:	and	ip, r2, r5
   2af14:	bne	2af2c <fputs@plt+0x19b78>
   2af18:	and	r0, r3, #127	; 0x7f
   2af1c:	mov	r3, #0
   2af20:	orr	r2, ip, r0, lsl #7
   2af24:	mov	r0, #3
   2af28:	b	2b02c <fputs@plt+0x19c78>
   2af2c:	ldrb	r2, [r0, #3]
   2af30:	orr	r3, r2, r3, lsl #14
   2af34:	tst	r2, #128	; 0x80
   2af38:	and	r3, r3, r5
   2af3c:	bne	2af50 <fputs@plt+0x19b9c>
   2af40:	orr	r2, r3, ip, lsl #7
   2af44:	mov	r3, #0
   2af48:	mov	r0, #4
   2af4c:	b	2b02c <fputs@plt+0x19c78>
   2af50:	ldrb	lr, [r0, #4]
   2af54:	orr	r4, lr, ip, lsl #14
   2af58:	tst	lr, #128	; 0x80
   2af5c:	bne	2af70 <fputs@plt+0x19bbc>
   2af60:	orr	r2, r4, r3, lsl #7
   2af64:	lsr	r3, ip, #18
   2af68:	mov	r0, #5
   2af6c:	b	2b02c <fputs@plt+0x19c78>
   2af70:	ldrb	r2, [r0, #5]
   2af74:	orr	ip, r3, ip, lsl #7
   2af78:	orr	r3, r2, r3, lsl #14
   2af7c:	tst	r2, #128	; 0x80
   2af80:	bne	2afa0 <fputs@plt+0x19bec>
   2af84:	movw	r0, #16256	; 0x3f80
   2af88:	movt	r0, #4064	; 0xfe0
   2af8c:	and	r0, r0, r4, lsl #7
   2af90:	orr	r2, r3, r0
   2af94:	lsr	r3, ip, #18
   2af98:	mov	r0, #6
   2af9c:	b	2b02c <fputs@plt+0x19c78>
   2afa0:	ldrb	r2, [r0, #6]
   2afa4:	orr	r4, r2, r4, lsl #14
   2afa8:	tst	r2, #128	; 0x80
   2afac:	bne	2afd8 <fputs@plt+0x19c24>
   2afb0:	movw	r0, #16256	; 0x3f80
   2afb4:	movw	r2, #49279	; 0xc07f
   2afb8:	movt	r0, #4064	; 0xfe0
   2afbc:	movt	r2, #61471	; 0xf01f
   2afc0:	and	r0, r0, r3, lsl #7
   2afc4:	and	r2, r4, r2
   2afc8:	lsr	r3, ip, #11
   2afcc:	orr	r2, r2, r0
   2afd0:	mov	r0, #7
   2afd4:	b	2b02c <fputs@plt+0x19c78>
   2afd8:	and	r2, r4, r5
   2afdc:	ldrb	r5, [r0, #7]
   2afe0:	orr	r4, r5, r3, lsl #14
   2afe4:	tst	r5, #128	; 0x80
   2afe8:	bne	2b008 <fputs@plt+0x19c54>
   2afec:	movw	r0, #49279	; 0xc07f
   2aff0:	lsr	r3, ip, #4
   2aff4:	movt	r0, #61471	; 0xf01f
   2aff8:	and	r0, r4, r0
   2affc:	orr	r2, r0, r2, lsl #7
   2b000:	mov	r0, #8
   2b004:	b	2b02c <fputs@plt+0x19c78>
   2b008:	ubfx	r3, lr, #3, #4
   2b00c:	movw	r5, #32512	; 0x7f00
   2b010:	ldrb	r0, [r0, #8]
   2b014:	movt	r5, #8128	; 0x1fc0
   2b018:	orr	r3, r3, ip, lsl #4
   2b01c:	and	r5, r5, r4, lsl #8
   2b020:	orr	r2, r5, r2, lsl #15
   2b024:	orr	r2, r2, r0
   2b028:	mov	r0, #9
   2b02c:	strd	r2, [r1]
   2b030:	pop	{r4, r5, fp, pc}
   2b034:	mov	r1, r0
   2b038:	ldr	r0, [r0, #64]	; 0x40
   2b03c:	ldr	r2, [r0]
   2b040:	cmp	r2, #0
   2b044:	beq	2b094 <fputs@plt+0x19ce0>
   2b048:	ldr	r3, [r2]
   2b04c:	cmp	r3, #3
   2b050:	bxlt	lr
   2b054:	push	{r4, r5, fp, lr}
   2b058:	add	fp, sp, #8
   2b05c:	sub	sp, sp, #8
   2b060:	ldrd	r4, [r1, #136]	; 0x88
   2b064:	mov	r3, #0
   2b068:	stm	sp, {r4, r5}
   2b06c:	rsbs	r4, r4, #0
   2b070:	rscs	r5, r5, #0
   2b074:	movwlt	r3, #1
   2b078:	strb	r3, [r1, #23]
   2b07c:	mov	r1, #18
   2b080:	ldr	r3, [r2, #40]	; 0x28
   2b084:	mov	r2, sp
   2b088:	blx	r3
   2b08c:	sub	sp, fp, #8
   2b090:	pop	{r4, r5, fp, lr}
   2b094:	bx	lr
   2b098:	ldr	r2, [r0, #108]	; 0x6c
   2b09c:	ldr	r1, [r0, #96]	; 0x60
   2b0a0:	add	r2, r2, #1
   2b0a4:	cmp	r1, #0
   2b0a8:	str	r2, [r0, #108]	; 0x6c
   2b0ac:	beq	2b0c4 <fputs@plt+0x19d10>
   2b0b0:	mov	r2, #1
   2b0b4:	str	r2, [r1, #16]
   2b0b8:	ldr	r1, [r1, #44]	; 0x2c
   2b0bc:	cmp	r1, #0
   2b0c0:	bne	2b0b4 <fputs@plt+0x19d00>
   2b0c4:	ldr	r0, [r0, #212]	; 0xd4
   2b0c8:	mov	r1, #0
   2b0cc:	b	2b1bc <fputs@plt+0x19e08>
   2b0d0:	push	{r4, r5, fp, lr}
   2b0d4:	add	fp, sp, #8
   2b0d8:	mov	r5, r0
   2b0dc:	movw	r0, #35208	; 0x8988
   2b0e0:	movt	r0, #10
   2b0e4:	ldr	r1, [r0, #64]	; 0x40
   2b0e8:	cmp	r1, r5
   2b0ec:	blt	2b154 <fputs@plt+0x19da0>
   2b0f0:	ldr	r4, [r0, #88]	; 0x58
   2b0f4:	cmp	r4, #0
   2b0f8:	beq	2b154 <fputs@plt+0x19da0>
   2b0fc:	ldr	r1, [r4]
   2b100:	str	r1, [r0, #88]	; 0x58
   2b104:	ldr	r2, [r0, #92]	; 0x5c
   2b108:	ldr	r1, [r0, #72]	; 0x48
   2b10c:	sub	r3, r2, #1
   2b110:	cmp	r2, r1
   2b114:	str	r3, [r0, #92]	; 0x5c
   2b118:	mov	r3, #0
   2b11c:	movwle	r3, #1
   2b120:	str	r3, [r0, #96]	; 0x60
   2b124:	movw	r0, #34712	; 0x8798
   2b128:	movt	r0, #10
   2b12c:	ldr	r1, [r0, #68]	; 0x44
   2b130:	cmp	r1, r5
   2b134:	strcc	r5, [r0, #68]	; 0x44
   2b138:	ldr	r1, [r0, #4]
   2b13c:	ldr	r2, [r0, #44]	; 0x2c
   2b140:	add	r1, r1, #1
   2b144:	cmp	r1, r2
   2b148:	str	r1, [r0, #4]
   2b14c:	strhi	r1, [r0, #44]	; 0x2c
   2b150:	b	2b1b4 <fputs@plt+0x19e00>
   2b154:	asr	r1, r5, #31
   2b158:	mov	r0, r5
   2b15c:	bl	142d0 <fputs@plt+0x2f1c>
   2b160:	cmp	r0, #0
   2b164:	beq	2b1b0 <fputs@plt+0x19dfc>
   2b168:	mov	r4, r0
   2b16c:	movw	r0, #16696	; 0x4138
   2b170:	movt	r0, #10
   2b174:	ldr	r1, [r0, #52]	; 0x34
   2b178:	mov	r0, r4
   2b17c:	blx	r1
   2b180:	movw	r1, #34712	; 0x8798
   2b184:	movt	r1, #10
   2b188:	ldr	r2, [r1, #68]	; 0x44
   2b18c:	cmp	r2, r5
   2b190:	strcc	r5, [r1, #68]	; 0x44
   2b194:	ldr	r2, [r1, #8]
   2b198:	ldr	r3, [r1, #48]	; 0x30
   2b19c:	add	r0, r2, r0
   2b1a0:	cmp	r0, r3
   2b1a4:	str	r0, [r1, #8]
   2b1a8:	strhi	r0, [r1, #48]	; 0x30
   2b1ac:	b	2b1b4 <fputs@plt+0x19e00>
   2b1b0:	mov	r4, #0
   2b1b4:	mov	r0, r4
   2b1b8:	pop	{r4, r5, fp, pc}
   2b1bc:	push	{r4, r5, r6, sl, fp, lr}
   2b1c0:	add	fp, sp, #16
   2b1c4:	mov	r4, r0
   2b1c8:	ldr	r0, [r0, #44]	; 0x2c
   2b1cc:	cmp	r0, #0
   2b1d0:	popeq	{r4, r5, r6, sl, fp, pc}
   2b1d4:	ldr	r0, [r4]
   2b1d8:	mov	r5, r1
   2b1dc:	cmp	r0, #0
   2b1e0:	beq	2b200 <fputs@plt+0x19e4c>
   2b1e4:	ldr	r1, [r0, #20]
   2b1e8:	ldr	r6, [r0, #32]
   2b1ec:	cmp	r1, r5
   2b1f0:	blhi	28420 <fputs@plt+0x1706c>
   2b1f4:	cmp	r6, #0
   2b1f8:	mov	r0, r6
   2b1fc:	bne	2b1e4 <fputs@plt+0x19e30>
   2b200:	cmp	r5, #0
   2b204:	beq	2b224 <fputs@plt+0x19e70>
   2b208:	movw	r0, #16696	; 0x4138
   2b20c:	add	r1, r5, #1
   2b210:	movt	r0, #10
   2b214:	ldr	r2, [r0, #148]	; 0x94
   2b218:	ldr	r0, [r4, #44]	; 0x2c
   2b21c:	pop	{r4, r5, r6, sl, fp, lr}
   2b220:	bx	r2
   2b224:	ldr	r0, [r4, #12]
   2b228:	cmp	r0, #0
   2b22c:	beq	2b270 <fputs@plt+0x19ebc>
   2b230:	movw	r1, #16696	; 0x4138
   2b234:	ldr	r0, [r4, #44]	; 0x2c
   2b238:	mov	r2, #0
   2b23c:	mov	r5, #0
   2b240:	movt	r1, #10
   2b244:	ldr	r3, [r1, #136]	; 0x88
   2b248:	mov	r1, #1
   2b24c:	blx	r3
   2b250:	cmp	r0, #0
   2b254:	beq	2b208 <fputs@plt+0x19e54>
   2b258:	ldr	r2, [r4, #24]
   2b25c:	ldr	r0, [r0]
   2b260:	mov	r1, #0
   2b264:	bl	11174 <memset@plt>
   2b268:	mov	r5, #1
   2b26c:	b	2b208 <fputs@plt+0x19e54>
   2b270:	mov	r5, #0
   2b274:	b	2b208 <fputs@plt+0x19e54>
   2b278:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2b27c:	add	fp, sp, #24
   2b280:	sub	sp, sp, #24
   2b284:	cmp	r0, #0
   2b288:	beq	2b2c4 <fputs@plt+0x19f10>
   2b28c:	mov	r4, r0
   2b290:	ldr	r0, [r0, #4]
   2b294:	mov	r7, r1
   2b298:	mov	r9, r2
   2b29c:	mov	r8, r3
   2b2a0:	ldr	r1, [r0]
   2b2a4:	ldr	r2, [r1, #28]
   2b2a8:	mov	r1, #4
   2b2ac:	blx	r2
   2b2b0:	cmp	r0, #0
   2b2b4:	beq	2b2cc <fputs@plt+0x19f18>
   2b2b8:	mov	r5, r0
   2b2bc:	mov	r6, #0
   2b2c0:	b	2b364 <fputs@plt+0x19fb0>
   2b2c4:	mov	r5, #0
   2b2c8:	b	2b3f0 <fputs@plt+0x1a03c>
   2b2cc:	ldrb	r0, [r4, #43]	; 0x2b
   2b2d0:	mov	r6, #0
   2b2d4:	mov	r1, #0
   2b2d8:	mov	r2, #0
   2b2dc:	mov	r3, #0
   2b2e0:	cmp	r0, #0
   2b2e4:	moveq	r0, #1
   2b2e8:	strbeq	r0, [r4, #43]	; 0x2b
   2b2ec:	mov	r0, r4
   2b2f0:	stm	sp, {r7, r9}
   2b2f4:	str	r8, [sp, #8]
   2b2f8:	str	r6, [sp, #12]
   2b2fc:	str	r6, [sp, #16]
   2b300:	bl	2b648 <fputs@plt+0x1a294>
   2b304:	mov	r5, r0
   2b308:	cmp	r0, #0
   2b30c:	bne	2b364 <fputs@plt+0x19fb0>
   2b310:	mvn	r0, #0
   2b314:	add	r2, sp, #20
   2b318:	str	r0, [sp, #20]
   2b31c:	ldr	r0, [r4, #4]
   2b320:	ldr	r1, [r0]
   2b324:	ldr	r3, [r1, #40]	; 0x28
   2b328:	mov	r1, #10
   2b32c:	blx	r3
   2b330:	ldr	r0, [sp, #20]
   2b334:	mov	r6, #1
   2b338:	cmp	r0, #1
   2b33c:	bne	2b360 <fputs@plt+0x19fac>
   2b340:	ldr	r0, [r4, #20]
   2b344:	mov	r6, #0
   2b348:	cmp	r0, #0
   2b34c:	blt	2b360 <fputs@plt+0x19fac>
   2b350:	mov	r0, r4
   2b354:	mov	r2, #0
   2b358:	mov	r3, #0
   2b35c:	bl	29008 <fputs@plt+0x17c54>
   2b360:	mov	r5, #0
   2b364:	mov	r0, r4
   2b368:	mov	r1, r6
   2b36c:	bl	2c19c <fputs@plt+0x1ade8>
   2b370:	ldr	r7, [r4, #8]
   2b374:	ldr	r0, [r7]
   2b378:	cmp	r0, #0
   2b37c:	beq	2b394 <fputs@plt+0x19fe0>
   2b380:	ldr	r1, [r0, #4]
   2b384:	mov	r0, r7
   2b388:	blx	r1
   2b38c:	mov	r0, #0
   2b390:	str	r0, [r7]
   2b394:	cmp	r6, #0
   2b398:	beq	2b3e0 <fputs@plt+0x1a02c>
   2b39c:	movw	r0, #35612	; 0x8b1c
   2b3a0:	movt	r0, #10
   2b3a4:	ldr	r0, [r0]
   2b3a8:	cmp	r0, #0
   2b3ac:	beq	2b3b4 <fputs@plt+0x1a000>
   2b3b0:	blx	r0
   2b3b4:	ldr	r0, [r4]
   2b3b8:	ldr	r1, [r4, #108]	; 0x6c
   2b3bc:	mov	r2, #0
   2b3c0:	ldr	r3, [r0, #28]
   2b3c4:	blx	r3
   2b3c8:	movw	r0, #35616	; 0x8b20
   2b3cc:	movt	r0, #10
   2b3d0:	ldr	r0, [r0]
   2b3d4:	cmp	r0, #0
   2b3d8:	beq	2b3e0 <fputs@plt+0x1a02c>
   2b3dc:	blx	r0
   2b3e0:	ldr	r0, [r4, #32]
   2b3e4:	bl	14400 <fputs@plt+0x304c>
   2b3e8:	mov	r0, r4
   2b3ec:	bl	14400 <fputs@plt+0x304c>
   2b3f0:	mov	r0, r5
   2b3f4:	sub	sp, fp, #24
   2b3f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2b3fc:	push	{r4, r5, fp, lr}
   2b400:	add	fp, sp, #8
   2b404:	sub	sp, sp, #8
   2b408:	mov	r4, r0
   2b40c:	ldr	r0, [r0, #60]	; 0x3c
   2b410:	bl	2c378 <fputs@plt+0x1afc4>
   2b414:	mov	r0, #0
   2b418:	str	r0, [r4, #60]	; 0x3c
   2b41c:	mov	r0, r4
   2b420:	bl	2c3bc <fputs@plt+0x1b008>
   2b424:	ldr	r0, [r4, #216]	; 0xd8
   2b428:	cmp	r0, #0
   2b42c:	beq	2b440 <fputs@plt+0x1a08c>
   2b430:	bl	2c460 <fputs@plt+0x1b0ac>
   2b434:	mov	r0, #0
   2b438:	strb	r0, [r4, #17]
   2b43c:	b	2b44c <fputs@plt+0x1a098>
   2b440:	ldrb	r0, [r4, #4]
   2b444:	cmp	r0, #0
   2b448:	beq	2b4b8 <fputs@plt+0x1a104>
   2b44c:	ldr	r0, [r4, #44]	; 0x2c
   2b450:	cmp	r0, #0
   2b454:	beq	2b49c <fputs@plt+0x1a0e8>
   2b458:	mov	r0, r4
   2b45c:	bl	2b098 <fputs@plt+0x19ce4>
   2b460:	mov	r1, #0
   2b464:	strb	r1, [r4, #17]
   2b468:	str	r1, [r4, #44]	; 0x2c
   2b46c:	ldrb	r2, [r4, #23]
   2b470:	ldrb	r0, [r4, #13]
   2b474:	cmp	r2, #0
   2b478:	strb	r0, [r4, #19]
   2b47c:	beq	2b49c <fputs@plt+0x1a0e8>
   2b480:	ldr	r0, [r4, #64]	; 0x40
   2b484:	mov	r3, #0
   2b488:	ldr	r2, [r0]
   2b48c:	ldr	r5, [r2, #72]	; 0x48
   2b490:	mov	r2, #0
   2b494:	str	r1, [sp]
   2b498:	blx	r5
   2b49c:	mov	r0, #0
   2b4a0:	vmov.i32	q8, #0	; 0x00000000
   2b4a4:	strb	r0, [r4, #20]
   2b4a8:	add	r0, r4, #80	; 0x50
   2b4ac:	vst1.64	{d16-d17}, [r0]
   2b4b0:	sub	sp, fp, #8
   2b4b4:	pop	{r4, r5, fp, pc}
   2b4b8:	ldr	r0, [r4, #64]	; 0x40
   2b4bc:	ldr	r1, [r0]
   2b4c0:	cmp	r1, #0
   2b4c4:	beq	2b4e8 <fputs@plt+0x1a134>
   2b4c8:	ldr	r1, [r1, #48]	; 0x30
   2b4cc:	blx	r1
   2b4d0:	tst	r0, #2048	; 0x800
   2b4d4:	beq	2b4e8 <fputs@plt+0x1a134>
   2b4d8:	ldrb	r0, [r4, #5]
   2b4dc:	and	r0, r0, #5
   2b4e0:	cmp	r0, #1
   2b4e4:	beq	2b50c <fputs@plt+0x1a158>
   2b4e8:	ldr	r5, [r4, #68]	; 0x44
   2b4ec:	ldr	r0, [r5]
   2b4f0:	cmp	r0, #0
   2b4f4:	beq	2b50c <fputs@plt+0x1a158>
   2b4f8:	ldr	r1, [r0, #4]
   2b4fc:	mov	r0, r5
   2b500:	blx	r1
   2b504:	mov	r0, #0
   2b508:	str	r0, [r5]
   2b50c:	ldr	r1, [r4, #64]	; 0x40
   2b510:	ldr	r2, [r1]
   2b514:	cmp	r2, #0
   2b518:	beq	2b564 <fputs@plt+0x1a1b0>
   2b51c:	ldrb	r3, [r4, #14]
   2b520:	mov	r0, #0
   2b524:	cmp	r3, #0
   2b528:	bne	2b53c <fputs@plt+0x1a188>
   2b52c:	ldr	r2, [r2, #32]
   2b530:	mov	r0, r1
   2b534:	mov	r1, #0
   2b538:	blx	r2
   2b53c:	ldrb	r1, [r4, #18]
   2b540:	cmp	r1, #5
   2b544:	movne	r1, #0
   2b548:	strbne	r1, [r4, #18]
   2b54c:	cmp	r0, #0
   2b550:	beq	2b564 <fputs@plt+0x1a1b0>
   2b554:	ldrb	r0, [r4, #17]
   2b558:	cmp	r0, #6
   2b55c:	moveq	r0, #5
   2b560:	strbeq	r0, [r4, #18]
   2b564:	mov	r0, #0
   2b568:	strb	r0, [r4, #19]
   2b56c:	b	2b434 <fputs@plt+0x1a080>
   2b570:	push	{r4, sl, fp, lr}
   2b574:	add	fp, sp, #8
   2b578:	mov	r4, r0
   2b57c:	ldrb	r0, [r0, #7]
   2b580:	cmp	r0, #0
   2b584:	bne	2b5a4 <fputs@plt+0x1a1f0>
   2b588:	ldr	r0, [r4, #68]	; 0x44
   2b58c:	ldr	r1, [r0]
   2b590:	ldr	r2, [r1, #20]
   2b594:	mov	r1, #2
   2b598:	blx	r2
   2b59c:	cmp	r0, #0
   2b5a0:	popne	{r4, sl, fp, pc}
   2b5a4:	ldr	r0, [r4, #68]	; 0x44
   2b5a8:	ldr	r1, [r0]
   2b5ac:	ldr	r2, [r1, #24]
   2b5b0:	add	r1, r4, #88	; 0x58
   2b5b4:	pop	{r4, sl, fp, lr}
   2b5b8:	bx	r2
   2b5bc:	push	{r4, sl, fp, lr}
   2b5c0:	add	fp, sp, #8
   2b5c4:	mov	r4, r0
   2b5c8:	ldrb	r0, [r0, #17]
   2b5cc:	cmp	r0, #0
   2b5d0:	beq	2b63c <fputs@plt+0x1a288>
   2b5d4:	cmp	r0, #1
   2b5d8:	beq	2b620 <fputs@plt+0x1a26c>
   2b5dc:	cmp	r0, #6
   2b5e0:	beq	2b63c <fputs@plt+0x1a288>
   2b5e4:	movw	r0, #35612	; 0x8b1c
   2b5e8:	movt	r0, #10
   2b5ec:	ldr	r0, [r0]
   2b5f0:	cmp	r0, #0
   2b5f4:	beq	2b5fc <fputs@plt+0x1a248>
   2b5f8:	blx	r0
   2b5fc:	mov	r0, r4
   2b600:	bl	2c4b0 <fputs@plt+0x1b0fc>
   2b604:	movw	r0, #35616	; 0x8b20
   2b608:	movt	r0, #10
   2b60c:	ldr	r0, [r0]
   2b610:	cmp	r0, #0
   2b614:	beq	2b63c <fputs@plt+0x1a288>
   2b618:	blx	r0
   2b61c:	b	2b63c <fputs@plt+0x1a288>
   2b620:	ldrb	r0, [r4, #4]
   2b624:	cmp	r0, #0
   2b628:	bne	2b63c <fputs@plt+0x1a288>
   2b62c:	mov	r0, r4
   2b630:	mov	r1, #0
   2b634:	mov	r2, #0
   2b638:	bl	2c58c <fputs@plt+0x1b1d8>
   2b63c:	mov	r0, r4
   2b640:	pop	{r4, sl, fp, lr}
   2b644:	b	2b3fc <fputs@plt+0x1a048>
   2b648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b64c:	add	fp, sp, #28
   2b650:	sub	sp, sp, #212	; 0xd4
   2b654:	mov	r6, r0
   2b658:	mov	r0, #0
   2b65c:	mov	r9, r1
   2b660:	str	r0, [sp, #84]	; 0x54
   2b664:	mov	r0, #8
   2b668:	ldrb	r1, [r6, #46]	; 0x2e
   2b66c:	cmp	r1, #0
   2b670:	bne	2be74 <fputs@plt+0x1aac0>
   2b674:	ldrb	r0, [r6, #43]	; 0x2b
   2b678:	mov	r4, r3
   2b67c:	mov	r5, r2
   2b680:	cmp	r0, #0
   2b684:	beq	2b6f0 <fputs@plt+0x1a33c>
   2b688:	mov	r0, #1
   2b68c:	cmp	r9, #0
   2b690:	strb	r0, [r6, #45]	; 0x2d
   2b694:	beq	2b6e8 <fputs@plt+0x1a334>
   2b698:	ldrb	r0, [r6, #43]	; 0x2b
   2b69c:	cmp	r0, #0
   2b6a0:	bne	2b72c <fputs@plt+0x1a378>
   2b6a4:	ldr	r0, [r6, #4]
   2b6a8:	mov	r2, #1
   2b6ac:	mov	r3, #10
   2b6b0:	ldr	r1, [r0]
   2b6b4:	ldr	r7, [r1, #56]	; 0x38
   2b6b8:	mov	r1, #0
   2b6bc:	blx	r7
   2b6c0:	mov	sl, r0
   2b6c4:	cmp	r5, #0
   2b6c8:	beq	2b718 <fputs@plt+0x1a364>
   2b6cc:	cmp	sl, #5
   2b6d0:	bne	2b718 <fputs@plt+0x1a364>
   2b6d4:	mov	r0, r4
   2b6d8:	blx	r5
   2b6dc:	cmp	r0, #0
   2b6e0:	bne	2b698 <fputs@plt+0x1a2e4>
   2b6e4:	mov	r5, #0
   2b6e8:	mov	r8, #0
   2b6ec:	b	2b738 <fputs@plt+0x1a384>
   2b6f0:	ldr	r0, [r6, #4]
   2b6f4:	mov	r2, #1
   2b6f8:	mov	r3, #10
   2b6fc:	ldr	r1, [r0]
   2b700:	ldr	r7, [r1, #56]	; 0x38
   2b704:	mov	r1, #1
   2b708:	blx	r7
   2b70c:	cmp	r0, #0
   2b710:	bne	2be74 <fputs@plt+0x1aac0>
   2b714:	b	2b688 <fputs@plt+0x1a2d4>
   2b718:	mov	r8, #0
   2b71c:	cmp	sl, #5
   2b720:	beq	2b960 <fputs@plt+0x1a5ac>
   2b724:	cmp	sl, #0
   2b728:	bne	2b968 <fputs@plt+0x1a5b4>
   2b72c:	mov	r0, #1
   2b730:	mov	r8, r9
   2b734:	strb	r0, [r6, #44]	; 0x2c
   2b738:	add	r1, sp, #84	; 0x54
   2b73c:	mov	r0, r6
   2b740:	bl	29710 <fputs@plt+0x1835c>
   2b744:	ldr	r7, [sp, #84]	; 0x54
   2b748:	mov	sl, r0
   2b74c:	cmp	r7, #0
   2b750:	beq	2b784 <fputs@plt+0x1a3d0>
   2b754:	ldr	r0, [r6, #4]
   2b758:	ldr	r1, [r0]
   2b75c:	ldr	r2, [r1]
   2b760:	cmp	r2, #3
   2b764:	blt	2b788 <fputs@plt+0x1a3d4>
   2b768:	ldr	r1, [r1, #72]	; 0x48
   2b76c:	mov	r2, #0
   2b770:	mov	r3, #0
   2b774:	str	r2, [sp]
   2b778:	mov	r2, #0
   2b77c:	blx	r1
   2b780:	b	2b788 <fputs@plt+0x1a3d4>
   2b784:	mov	r7, #0
   2b788:	cmp	sl, #0
   2b78c:	bne	2be04 <fputs@plt+0x1aa50>
   2b790:	ldrh	r0, [r6, #66]	; 0x42
   2b794:	str	r7, [sp, #64]	; 0x40
   2b798:	ldr	r7, [r6, #68]	; 0x44
   2b79c:	movw	r1, #65024	; 0xfe00
   2b7a0:	movt	r1, #1
   2b7a4:	orr	r0, r0, r0, lsl #16
   2b7a8:	cmp	r7, #0
   2b7ac:	and	r2, r0, r1
   2b7b0:	ldrne	r0, [fp, #12]
   2b7b4:	cmpne	r2, r0
   2b7b8:	bne	2b884 <fputs@plt+0x1a4d0>
   2b7bc:	ldr	r0, [r6, #32]
   2b7c0:	str	r8, [sp, #60]	; 0x3c
   2b7c4:	mov	r8, #0
   2b7c8:	ldr	r3, [r0]
   2b7cc:	mov	r1, r3
   2b7d0:	ldr	r0, [r1, #96]!	; 0x60
   2b7d4:	cmp	r0, r7
   2b7d8:	str	r1, [sp, #48]	; 0x30
   2b7dc:	bcs	2b8bc <fputs@plt+0x1a508>
   2b7e0:	str	r7, [sp, #44]	; 0x2c
   2b7e4:	str	r3, [sp, #16]
   2b7e8:	str	r2, [sp, #20]
   2b7ec:	mov	sl, #7
   2b7f0:	bl	13da4 <fputs@plt+0x29f0>
   2b7f4:	ldr	r8, [sp, #60]	; 0x3c
   2b7f8:	cmp	r0, #0
   2b7fc:	bne	2b8b4 <fputs@plt+0x1a500>
   2b800:	ldr	r1, [sp, #44]	; 0x2c
   2b804:	lsl	r0, r1, #1
   2b808:	add	r1, r1, #33	; 0x21
   2b80c:	lsr	r1, r1, #12
   2b810:	str	r1, [sp, #28]
   2b814:	add	r1, r1, r1, lsl #2
   2b818:	add	r0, r0, r1, lsl #2
   2b81c:	add	r0, r0, #28
   2b820:	asr	r1, r0, #31
   2b824:	str	r0, [sp, #80]	; 0x50
   2b828:	bl	142d0 <fputs@plt+0x2f1c>
   2b82c:	ldr	r7, [sp, #64]	; 0x40
   2b830:	cmp	r0, #0
   2b834:	beq	2be04 <fputs@plt+0x1aa50>
   2b838:	ldr	r2, [sp, #80]	; 0x50
   2b83c:	mov	r1, #0
   2b840:	str	r5, [sp, #68]	; 0x44
   2b844:	str	r4, [sp, #52]	; 0x34
   2b848:	mov	r4, r0
   2b84c:	mov	r5, #0
   2b850:	bl	11174 <memset@plt>
   2b854:	ldr	r0, [sp, #28]
   2b858:	str	r4, [sp, #40]	; 0x28
   2b85c:	add	r0, r0, #1
   2b860:	str	r0, [r4, #4]
   2b864:	bl	13da4 <fputs@plt+0x29f0>
   2b868:	mov	sl, #7
   2b86c:	cmp	r0, #0
   2b870:	beq	2b974 <fputs@plt+0x1a5c0>
   2b874:	mov	r0, r5
   2b878:	bl	14400 <fputs@plt+0x304c>
   2b87c:	ldr	r0, [sp, #40]	; 0x28
   2b880:	b	2bdc8 <fputs@plt+0x1aa14>
   2b884:	movw	r0, #63693	; 0xf8cd
   2b888:	movw	r1, #64300	; 0xfb2c
   2b88c:	movw	r2, #64598	; 0xfc56
   2b890:	movw	r3, #54623	; 0xd55f
   2b894:	mov	sl, #11
   2b898:	movt	r0, #8
   2b89c:	movt	r1, #8
   2b8a0:	movt	r2, #8
   2b8a4:	add	r0, r0, #20
   2b8a8:	str	r0, [sp]
   2b8ac:	mov	r0, #11
   2b8b0:	bl	15d70 <fputs@plt+0x49bc>
   2b8b4:	ldr	r7, [sp, #64]	; 0x40
   2b8b8:	b	2be04 <fputs@plt+0x1aa50>
   2b8bc:	mov	sl, #0
   2b8c0:	ldr	r0, [sp, #60]	; 0x3c
   2b8c4:	ldr	r7, [sp, #64]	; 0x40
   2b8c8:	cmp	r0, #0
   2b8cc:	beq	2bdc4 <fputs@plt+0x1aa10>
   2b8d0:	cmp	sl, #0
   2b8d4:	bne	2bdc4 <fputs@plt+0x1aa10>
   2b8d8:	ldr	r0, [sp, #48]	; 0x30
   2b8dc:	mov	sl, #5
   2b8e0:	ldr	r0, [r0]
   2b8e4:	ldr	r1, [r6, #68]	; 0x44
   2b8e8:	cmp	r0, r1
   2b8ec:	bcc	2bdc4 <fputs@plt+0x1aa10>
   2b8f0:	ldr	r0, [sp, #60]	; 0x3c
   2b8f4:	mov	sl, #0
   2b8f8:	cmp	r0, #2
   2b8fc:	blt	2bdc4 <fputs@plt+0x1aa10>
   2b900:	add	r1, sp, #96	; 0x60
   2b904:	mov	r0, #4
   2b908:	bl	15e10 <fputs@plt+0x4a5c>
   2b90c:	ldrb	r0, [r6, #43]	; 0x2b
   2b910:	cmp	r0, #0
   2b914:	bne	2bd64 <fputs@plt+0x1a9b0>
   2b918:	ldr	r0, [r6, #4]
   2b91c:	mov	r2, #4
   2b920:	mov	r3, #10
   2b924:	ldr	r1, [r0]
   2b928:	ldr	ip, [r1, #56]	; 0x38
   2b92c:	mov	r1, #4
   2b930:	blx	ip
   2b934:	mov	sl, r0
   2b938:	cmp	r5, #0
   2b93c:	beq	2bd5c <fputs@plt+0x1a9a8>
   2b940:	cmp	sl, #5
   2b944:	bne	2bd5c <fputs@plt+0x1a9a8>
   2b948:	mov	r0, r4
   2b94c:	blx	r5
   2b950:	cmp	r0, #0
   2b954:	bne	2b90c <fputs@plt+0x1a558>
   2b958:	mov	sl, #5
   2b95c:	b	2bdc4 <fputs@plt+0x1aa10>
   2b960:	mov	r5, #0
   2b964:	b	2b738 <fputs@plt+0x1a384>
   2b968:	mov	r7, #0
   2b96c:	mov	r8, r9
   2b970:	b	2b788 <fputs@plt+0x1a3d4>
   2b974:	ldr	r0, [sp, #44]	; 0x2c
   2b978:	mov	r1, #0
   2b97c:	cmp	r0, #4096	; 0x1000
   2b980:	movcs	r0, #4096	; 0x1000
   2b984:	lsl	r0, r0, #1
   2b988:	bl	142d0 <fputs@plt+0x2f1c>
   2b98c:	cmp	r0, #0
   2b990:	beq	2be7c <fputs@plt+0x1aac8>
   2b994:	str	r0, [sp, #76]	; 0x4c
   2b998:	ldr	r0, [sp, #40]	; 0x28
   2b99c:	ldr	r7, [sp, #28]
   2b9a0:	str	r9, [sp, #12]
   2b9a4:	add	r9, sp, #96	; 0x60
   2b9a8:	mov	r4, #0
   2b9ac:	str	r6, [sp, #56]	; 0x38
   2b9b0:	add	sl, r0, #8
   2b9b4:	str	sl, [sp, #24]
   2b9b8:	mov	r0, r6
   2b9bc:	mov	r1, r4
   2b9c0:	mov	r2, r9
   2b9c4:	bl	29dcc <fputs@plt+0x18a18>
   2b9c8:	cmp	r0, #0
   2b9cc:	bne	2be84 <fputs@plt+0x1aad0>
   2b9d0:	ldr	r6, [sp, #96]	; 0x60
   2b9d4:	cmp	r4, #0
   2b9d8:	add	r1, r6, #16384	; 0x4000
   2b9dc:	beq	2b9ec <fputs@plt+0x1a638>
   2b9e0:	mvn	r0, #33	; 0x21
   2b9e4:	add	r0, r0, r4, lsl #12
   2b9e8:	b	2b9f8 <fputs@plt+0x1a644>
   2b9ec:	add	r6, r6, #136	; 0x88
   2b9f0:	mov	r0, #0
   2b9f4:	str	r6, [sp, #96]	; 0x60
   2b9f8:	sub	r1, r1, r6
   2b9fc:	ldr	r2, [sp, #44]	; 0x2c
   2ba00:	ldr	sl, [sp, #24]
   2ba04:	cmp	r4, r7
   2ba08:	str	r4, [sp, #36]	; 0x24
   2ba0c:	asr	r3, r1, #2
   2ba10:	ldr	r1, [sp, #40]	; 0x28
   2ba14:	subeq	r3, r2, r0
   2ba18:	ldr	r1, [r1, #4]
   2ba1c:	cmp	r3, #1
   2ba20:	str	r3, [sp, #80]	; 0x50
   2ba24:	add	r1, r1, r1, lsl #2
   2ba28:	add	r2, sl, r1, lsl #2
   2ba2c:	add	r8, r2, r0, lsl #1
   2ba30:	add	r2, r0, #1
   2ba34:	str	r2, [sp, #32]
   2ba38:	blt	2bb20 <fputs@plt+0x1a76c>
   2ba3c:	lsl	r1, r1, #2
   2ba40:	add	r0, r1, r0, lsl #1
   2ba44:	mov	r1, #0
   2ba48:	add	r0, sl, r0
   2ba4c:	strh	r1, [r0], #2
   2ba50:	add	r1, r1, #1
   2ba54:	cmp	r3, r1
   2ba58:	bne	2ba4c <fputs@plt+0x1a698>
   2ba5c:	mov	sl, #0
   2ba60:	mov	r0, r9
   2ba64:	mov	r1, #0
   2ba68:	mov	r2, #104	; 0x68
   2ba6c:	str	sl, [sp, #88]	; 0x58
   2ba70:	str	sl, [fp, #-36]	; 0xffffffdc
   2ba74:	bl	11174 <memset@plt>
   2ba78:	ldr	r5, [sp, #80]	; 0x50
   2ba7c:	add	r4, sp, #88	; 0x58
   2ba80:	sub	r3, fp, #36	; 0x24
   2ba84:	mov	ip, #1
   2ba88:	str	r8, [sp, #72]	; 0x48
   2ba8c:	mov	r0, #1
   2ba90:	add	r1, r8, sl, lsl #1
   2ba94:	tst	sl, #1
   2ba98:	mov	r7, #0
   2ba9c:	str	r0, [sp, #88]	; 0x58
   2baa0:	str	r1, [fp, #-36]	; 0xffffffdc
   2baa4:	beq	2baf4 <fputs@plt+0x1a740>
   2baa8:	ldr	r8, [sp, #76]	; 0x4c
   2baac:	mov	r7, #0
   2bab0:	mov	r5, #1
   2bab4:	add	r0, r9, r7, lsl #3
   2bab8:	ldr	r2, [r9, r7, lsl #3]
   2babc:	ldr	r1, [r0, #4]
   2bac0:	mov	r0, r6
   2bac4:	stm	sp, {r4, r8}
   2bac8:	bl	2c258 <fputs@plt+0x1aea4>
   2bacc:	add	r7, r7, #1
   2bad0:	sub	r3, fp, #36	; 0x24
   2bad4:	add	r4, sp, #88	; 0x58
   2bad8:	tst	sl, r5, lsl r7
   2badc:	bne	2bab4 <fputs@plt+0x1a700>
   2bae0:	ldr	r0, [sp, #88]	; 0x58
   2bae4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2bae8:	ldr	r8, [sp, #72]	; 0x48
   2baec:	ldr	r5, [sp, #80]	; 0x50
   2baf0:	mov	ip, #1
   2baf4:	add	sl, sl, #1
   2baf8:	add	r2, r9, r7, lsl #3
   2bafc:	str	r0, [r9, r7, lsl #3]
   2bb00:	cmp	sl, r5
   2bb04:	str	r1, [r2, #4]
   2bb08:	bne	2ba8c <fputs@plt+0x1a6d8>
   2bb0c:	ldr	sl, [sp, #24]
   2bb10:	add	r7, r7, #1
   2bb14:	cmp	r7, #12
   2bb18:	bls	2bb50 <fputs@plt+0x1a79c>
   2bb1c:	b	2bb98 <fputs@plt+0x1a7e4>
   2bb20:	mov	r0, #0
   2bb24:	mov	r1, #0
   2bb28:	mov	r2, #104	; 0x68
   2bb2c:	str	r0, [sp, #88]	; 0x58
   2bb30:	str	r0, [fp, #-36]	; 0xffffffdc
   2bb34:	mov	r0, r9
   2bb38:	bl	11174 <memset@plt>
   2bb3c:	ldr	r5, [sp, #80]	; 0x50
   2bb40:	mov	r7, #1
   2bb44:	add	r4, sp, #88	; 0x58
   2bb48:	sub	r3, fp, #36	; 0x24
   2bb4c:	mov	ip, #1
   2bb50:	tst	r5, ip, lsl r7
   2bb54:	beq	2bb88 <fputs@plt+0x1a7d4>
   2bb58:	add	r0, r9, r7, lsl #3
   2bb5c:	ldr	r2, [r9, r7, lsl #3]
   2bb60:	str	r4, [sp]
   2bb64:	ldr	r1, [r0, #4]
   2bb68:	ldr	r0, [sp, #76]	; 0x4c
   2bb6c:	str	r0, [sp, #4]
   2bb70:	mov	r0, r6
   2bb74:	bl	2c258 <fputs@plt+0x1aea4>
   2bb78:	ldr	r5, [sp, #80]	; 0x50
   2bb7c:	mov	ip, #1
   2bb80:	sub	r3, fp, #36	; 0x24
   2bb84:	add	r4, sp, #88	; 0x58
   2bb88:	add	r7, r7, #1
   2bb8c:	cmp	r7, #13
   2bb90:	bne	2bb50 <fputs@plt+0x1a79c>
   2bb94:	ldr	r0, [sp, #88]	; 0x58
   2bb98:	ldr	r2, [sp, #36]	; 0x24
   2bb9c:	ldr	r7, [sp, #28]
   2bba0:	add	r1, r2, r2, lsl #2
   2bba4:	add	r4, r2, #1
   2bba8:	cmp	r2, r7
   2bbac:	add	r1, sl, r1, lsl #2
   2bbb0:	str	r8, [r1, #4]
   2bbb4:	str	r6, [r1, #8]
   2bbb8:	str	r0, [r1, #12]
   2bbbc:	ldr	r0, [sp, #32]
   2bbc0:	ldr	r6, [sp, #56]	; 0x38
   2bbc4:	str	r0, [r1, #16]
   2bbc8:	bcc	2b9b8 <fputs@plt+0x1a604>
   2bbcc:	ldr	r0, [sp, #76]	; 0x4c
   2bbd0:	bl	14400 <fputs@plt+0x304c>
   2bbd4:	ldr	r0, [r6, #72]	; 0x48
   2bbd8:	ldr	r9, [r6, #68]	; 0x44
   2bbdc:	mov	r5, #1
   2bbe0:	mov	sl, #0
   2bbe4:	str	r0, [sp, #76]	; 0x4c
   2bbe8:	ldr	r0, [sp, #48]	; 0x30
   2bbec:	add	r7, r0, r5, lsl #2
   2bbf0:	ldr	r8, [r7, #4]!
   2bbf4:	cmp	r9, r8
   2bbf8:	bls	2bce0 <fputs@plt+0x1a92c>
   2bbfc:	add	r4, r5, #3
   2bc00:	ldrb	r0, [r6, #43]	; 0x2b
   2bc04:	cmp	r0, #0
   2bc08:	bne	2bc64 <fputs@plt+0x1a8b0>
   2bc0c:	ldr	r0, [r6, #4]
   2bc10:	mov	r2, #1
   2bc14:	mov	r3, #10
   2bc18:	ldr	r1, [r0]
   2bc1c:	ldr	r6, [r1, #56]	; 0x38
   2bc20:	mov	r1, r4
   2bc24:	blx	r6
   2bc28:	mov	sl, r0
   2bc2c:	ldr	r0, [sp, #68]	; 0x44
   2bc30:	cmp	r0, #0
   2bc34:	beq	2bc7c <fputs@plt+0x1a8c8>
   2bc38:	cmp	sl, #5
   2bc3c:	bne	2bc7c <fputs@plt+0x1a8c8>
   2bc40:	ldr	r0, [sp, #52]	; 0x34
   2bc44:	ldr	r1, [sp, #68]	; 0x44
   2bc48:	blx	r1
   2bc4c:	ldr	r6, [sp, #56]	; 0x38
   2bc50:	cmp	r0, #0
   2bc54:	bne	2bc00 <fputs@plt+0x1a84c>
   2bc58:	mov	r0, #0
   2bc5c:	mov	sl, #5
   2bc60:	b	2bcd8 <fputs@plt+0x1a924>
   2bc64:	cmp	r5, #1
   2bc68:	mvn	r0, #0
   2bc6c:	mov	sl, #0
   2bc70:	moveq	r0, r9
   2bc74:	str	r0, [r7]
   2bc78:	b	2bce0 <fputs@plt+0x1a92c>
   2bc7c:	cmp	sl, #5
   2bc80:	beq	2bcd0 <fputs@plt+0x1a91c>
   2bc84:	ldr	r6, [sp, #56]	; 0x38
   2bc88:	cmp	sl, #0
   2bc8c:	bne	2be98 <fputs@plt+0x1aae4>
   2bc90:	ldrb	r1, [r6, #43]	; 0x2b
   2bc94:	cmp	r5, #1
   2bc98:	mvn	r0, #0
   2bc9c:	mov	sl, #0
   2bca0:	moveq	r0, r9
   2bca4:	str	r0, [r7]
   2bca8:	cmp	r1, #0
   2bcac:	bne	2bce0 <fputs@plt+0x1a92c>
   2bcb0:	ldr	r0, [r6, #4]
   2bcb4:	mov	r2, #1
   2bcb8:	mov	r3, #9
   2bcbc:	ldr	r1, [r0]
   2bcc0:	ldr	r7, [r1, #56]	; 0x38
   2bcc4:	mov	r1, r4
   2bcc8:	blx	r7
   2bccc:	b	2bce0 <fputs@plt+0x1a92c>
   2bcd0:	ldr	r6, [sp, #56]	; 0x38
   2bcd4:	mov	r0, #0
   2bcd8:	mov	r9, r8
   2bcdc:	str	r0, [sp, #68]	; 0x44
   2bce0:	add	r5, r5, #1
   2bce4:	cmp	r5, #5
   2bce8:	bcc	2bbe8 <fputs@plt+0x1a834>
   2bcec:	ldr	r0, [sp, #48]	; 0x30
   2bcf0:	ldr	r0, [r0]
   2bcf4:	ldr	r4, [sp, #52]	; 0x34
   2bcf8:	ldr	r5, [sp, #68]	; 0x44
   2bcfc:	ldr	r8, [sp, #40]	; 0x28
   2bd00:	cmp	r0, r9
   2bd04:	bcs	2c18c <fputs@plt+0x1add8>
   2bd08:	ldrb	r0, [r6, #43]	; 0x2b
   2bd0c:	cmp	r0, #0
   2bd10:	bne	2beb0 <fputs@plt+0x1aafc>
   2bd14:	ldr	r0, [r6, #4]
   2bd18:	mov	r2, #1
   2bd1c:	mov	r3, #10
   2bd20:	ldr	r1, [r0]
   2bd24:	ldr	r7, [r1, #56]	; 0x38
   2bd28:	mov	r1, #3
   2bd2c:	blx	r7
   2bd30:	mov	sl, r0
   2bd34:	cmp	r5, #0
   2bd38:	beq	2bea8 <fputs@plt+0x1aaf4>
   2bd3c:	cmp	sl, #5
   2bd40:	bne	2bea8 <fputs@plt+0x1aaf4>
   2bd44:	mov	r0, r4
   2bd48:	blx	r5
   2bd4c:	cmp	r0, #0
   2bd50:	bne	2bd08 <fputs@plt+0x1a954>
   2bd54:	mov	sl, #0
   2bd58:	b	2c194 <fputs@plt+0x1ade0>
   2bd5c:	cmp	sl, #0
   2bd60:	bne	2bdc4 <fputs@plt+0x1aa10>
   2bd64:	ldr	r0, [sp, #60]	; 0x3c
   2bd68:	mov	sl, #0
   2bd6c:	cmp	r0, #3
   2bd70:	bne	2bd9c <fputs@plt+0x1a9e8>
   2bd74:	ldr	r1, [sp, #96]	; 0x60
   2bd78:	mov	r0, r6
   2bd7c:	bl	29294 <fputs@plt+0x17ee0>
   2bd80:	ldr	r0, [r6, #8]
   2bd84:	mov	r2, #0
   2bd88:	mov	r3, #0
   2bd8c:	ldr	r1, [r0]
   2bd90:	ldr	r1, [r1, #16]
   2bd94:	blx	r1
   2bd98:	mov	sl, r0
   2bd9c:	ldrb	r0, [r6, #43]	; 0x2b
   2bda0:	cmp	r0, #0
   2bda4:	bne	2bdc4 <fputs@plt+0x1aa10>
   2bda8:	ldr	r0, [r6, #4]
   2bdac:	mov	r2, #4
   2bdb0:	mov	r3, #9
   2bdb4:	ldr	r1, [r0]
   2bdb8:	ldr	r5, [r1, #56]	; 0x38
   2bdbc:	mov	r1, #4
   2bdc0:	blx	r5
   2bdc4:	mov	r0, r8
   2bdc8:	bl	14400 <fputs@plt+0x304c>
   2bdcc:	ldr	r8, [sp, #60]	; 0x3c
   2bdd0:	cmp	sl, #5
   2bdd4:	cmpne	sl, #0
   2bdd8:	bne	2be04 <fputs@plt+0x1aa50>
   2bddc:	ldr	r1, [fp, #20]
   2bde0:	ldr	r0, [fp, #24]
   2bde4:	cmp	r1, #0
   2bde8:	ldrne	r2, [r6, #68]	; 0x44
   2bdec:	strne	r2, [r1]
   2bdf0:	cmp	r0, #0
   2bdf4:	ldrne	r1, [r6, #32]
   2bdf8:	ldrne	r1, [r1]
   2bdfc:	ldrne	r1, [r1, #96]	; 0x60
   2be00:	strne	r1, [r0]
   2be04:	cmp	r7, #0
   2be08:	beq	2be28 <fputs@plt+0x1aa74>
   2be0c:	vmov.i32	q8, #0	; 0x00000000
   2be10:	add	r0, r6, #84	; 0x54
   2be14:	vst1.32	{d16-d17}, [r0]
   2be18:	add	r0, r6, #68	; 0x44
   2be1c:	vst1.32	{d16-d17}, [r0]
   2be20:	add	r0, r6, #52	; 0x34
   2be24:	vst1.32	{d16-d17}, [r0]
   2be28:	mov	r0, r6
   2be2c:	bl	2c204 <fputs@plt+0x1ae50>
   2be30:	ldrb	r0, [r6, #43]	; 0x2b
   2be34:	cmp	r0, #0
   2be38:	bne	2be58 <fputs@plt+0x1aaa4>
   2be3c:	ldr	r0, [r6, #4]
   2be40:	mov	r2, #1
   2be44:	mov	r3, #9
   2be48:	ldr	r1, [r0]
   2be4c:	ldr	r7, [r1, #56]	; 0x38
   2be50:	mov	r1, #1
   2be54:	blx	r7
   2be58:	mov	r0, #0
   2be5c:	cmp	sl, #0
   2be60:	strb	r0, [r6, #45]	; 0x2d
   2be64:	mov	r0, sl
   2be68:	moveq	r0, #5
   2be6c:	cmp	r8, r9
   2be70:	moveq	r0, sl
   2be74:	sub	sp, fp, #28
   2be78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2be7c:	mov	sl, #7
   2be80:	b	2b87c <fputs@plt+0x1a4c8>
   2be84:	ldr	r9, [sp, #12]
   2be88:	ldr	r7, [sp, #64]	; 0x40
   2be8c:	ldr	r5, [sp, #76]	; 0x4c
   2be90:	mov	sl, r0
   2be94:	b	2b874 <fputs@plt+0x1a4c0>
   2be98:	ldr	r9, [sp, #12]
   2be9c:	ldr	r7, [sp, #64]	; 0x40
   2bea0:	ldr	r8, [sp, #40]	; 0x28
   2bea4:	b	2bdc4 <fputs@plt+0x1aa10>
   2bea8:	cmp	sl, #0
   2beac:	bne	2c18c <fputs@plt+0x1add8>
   2beb0:	ldr	r0, [sp, #16]
   2beb4:	ldr	r1, [r0, #96]	; 0x60
   2beb8:	str	r1, [sp, #72]	; 0x48
   2bebc:	str	r9, [r0, #128]	; 0x80
   2bec0:	ldr	r0, [fp, #8]
   2bec4:	cmp	r0, #0
   2bec8:	beq	2beec <fputs@plt+0x1ab38>
   2becc:	ldr	r0, [r6, #8]
   2bed0:	ldr	r1, [r0]
   2bed4:	ldr	r2, [r1, #20]
   2bed8:	ldr	r1, [fp, #8]
   2bedc:	blx	r2
   2bee0:	mov	sl, r0
   2bee4:	cmp	r0, #0
   2bee8:	bne	2c158 <fputs@plt+0x1ada4>
   2beec:	ldr	r0, [sp, #20]
   2bef0:	ldr	r1, [sp, #76]	; 0x4c
   2bef4:	umull	r0, r1, r1, r0
   2bef8:	str	r1, [sp, #92]	; 0x5c
   2befc:	str	r0, [sp, #88]	; 0x58
   2bf00:	ldr	r0, [r6, #4]
   2bf04:	ldr	r1, [r0]
   2bf08:	ldr	r2, [r1, #24]
   2bf0c:	add	r1, sp, #96	; 0x60
   2bf10:	blx	r2
   2bf14:	cmp	r0, #0
   2bf18:	beq	2bf24 <fputs@plt+0x1ab70>
   2bf1c:	mov	sl, r0
   2bf20:	b	2c158 <fputs@plt+0x1ada4>
   2bf24:	add	r3, sp, #88	; 0x58
   2bf28:	ldm	r3, {r0, r1, r2, r3}
   2bf2c:	subs	r0, r2, r0
   2bf30:	sbcs	r0, r3, r1
   2bf34:	bge	2bf54 <fputs@plt+0x1aba0>
   2bf38:	ldr	r0, [sp, #56]	; 0x38
   2bf3c:	add	r2, sp, #88	; 0x58
   2bf40:	ldr	r0, [r0, #4]
   2bf44:	ldr	r1, [r0]
   2bf48:	ldr	r3, [r1, #40]	; 0x28
   2bf4c:	mov	r1, #5
   2bf50:	blx	r3
   2bf54:	ldr	r0, [sp, #20]
   2bf58:	ldr	r5, [fp, #16]
   2bf5c:	mov	r2, #0
   2bf60:	orr	r0, r0, #24
   2bf64:	str	r0, [sp, #44]	; 0x2c
   2bf68:	ldr	r1, [sp, #40]	; 0x28
   2bf6c:	str	r2, [sp, #80]	; 0x50
   2bf70:	ldr	ip, [r1, #4]
   2bf74:	cmp	ip, #1
   2bf78:	blt	2c0d0 <fputs@plt+0x1ad1c>
   2bf7c:	ldr	r1, [r1]
   2bf80:	mvn	r8, #0
   2bf84:	ldr	r2, [sp, #40]	; 0x28
   2bf88:	mov	lr, ip
   2bf8c:	sub	ip, ip, #1
   2bf90:	add	r0, ip, ip, lsl #2
   2bf94:	add	sl, r2, r0, lsl #2
   2bf98:	mov	r3, sl
   2bf9c:	ldr	r4, [r3, #8]!
   2bfa0:	ldr	r7, [r3, #12]
   2bfa4:	cmp	r4, r7
   2bfa8:	bge	2c000 <fputs@plt+0x1ac4c>
   2bfac:	ldr	r0, [sl, #12]
   2bfb0:	ldr	r5, [sl, #16]
   2bfb4:	add	r0, r0, r4, lsl #1
   2bfb8:	ldrh	r6, [r0]
   2bfbc:	ldr	r2, [r5, r6, lsl #2]
   2bfc0:	cmp	r2, r1
   2bfc4:	bhi	2bfe4 <fputs@plt+0x1ac30>
   2bfc8:	add	r4, r4, #1
   2bfcc:	add	r0, r0, #2
   2bfd0:	cmp	r4, r7
   2bfd4:	str	r4, [r3]
   2bfd8:	blt	2bfb8 <fputs@plt+0x1ac04>
   2bfdc:	ldr	r5, [fp, #16]
   2bfe0:	b	2c000 <fputs@plt+0x1ac4c>
   2bfe4:	ldr	r5, [fp, #16]
   2bfe8:	cmp	r2, r8
   2bfec:	bcs	2c000 <fputs@plt+0x1ac4c>
   2bff0:	ldr	r0, [sl, #24]
   2bff4:	mov	r8, r2
   2bff8:	add	r0, r0, r6
   2bffc:	str	r0, [sp, #80]	; 0x50
   2c000:	cmp	lr, #1
   2c004:	bgt	2bf84 <fputs@plt+0x1abd0>
   2c008:	ldr	r0, [sp, #40]	; 0x28
   2c00c:	ldr	r6, [sp, #56]	; 0x38
   2c010:	cmn	r8, #1
   2c014:	str	r8, [r0]
   2c018:	beq	2c0dc <fputs@plt+0x1ad28>
   2c01c:	ldr	r1, [sp, #72]	; 0x48
   2c020:	ldr	r2, [sp, #80]	; 0x50
   2c024:	mov	sl, #0
   2c028:	mov	r0, #1
   2c02c:	cmp	r2, r1
   2c030:	bls	2c0b4 <fputs@plt+0x1ad00>
   2c034:	cmp	r2, r9
   2c038:	ldrls	r1, [sp, #76]	; 0x4c
   2c03c:	cmpls	r8, r1
   2c040:	bhi	2c0b4 <fputs@plt+0x1ad00>
   2c044:	ldr	r3, [sp, #44]	; 0x2c
   2c048:	sub	r0, r2, #1
   2c04c:	mov	r1, #56	; 0x38
   2c050:	mov	r2, #0
   2c054:	umlal	r1, r2, r0, r3
   2c058:	ldr	r0, [r6, #8]
   2c05c:	ldr	r3, [r0]
   2c060:	ldr	r3, [r3, #8]
   2c064:	stm	sp, {r1, r2}
   2c068:	mov	r1, r5
   2c06c:	ldr	r4, [sp, #20]
   2c070:	mov	r2, r4
   2c074:	blx	r3
   2c078:	cmp	r0, #0
   2c07c:	bne	2bf1c <fputs@plt+0x1ab68>
   2c080:	sub	r0, r8, #1
   2c084:	umull	r1, r2, r0, r4
   2c088:	ldr	r0, [r6, #4]
   2c08c:	ldr	r3, [r0]
   2c090:	ldr	r3, [r3, #12]
   2c094:	stm	sp, {r1, r2}
   2c098:	mov	r1, r5
   2c09c:	mov	r2, r4
   2c0a0:	blx	r3
   2c0a4:	ldr	r2, [sp, #80]	; 0x50
   2c0a8:	mov	sl, r0
   2c0ac:	clz	r0, r0
   2c0b0:	lsr	r0, r0, #5
   2c0b4:	cmp	r0, #0
   2c0b8:	beq	2c0c4 <fputs@plt+0x1ad10>
   2c0bc:	cmp	sl, #0
   2c0c0:	beq	2bf68 <fputs@plt+0x1abb4>
   2c0c4:	cmp	sl, #0
   2c0c8:	bne	2c158 <fputs@plt+0x1ada4>
   2c0cc:	b	2c0dc <fputs@plt+0x1ad28>
   2c0d0:	ldr	r6, [sp, #56]	; 0x38
   2c0d4:	mvn	r0, #0
   2c0d8:	str	r0, [r1]
   2c0dc:	ldr	r0, [r6, #32]
   2c0e0:	ldr	r0, [r0]
   2c0e4:	ldr	r0, [r0, #16]
   2c0e8:	cmp	r9, r0
   2c0ec:	bne	2c14c <fputs@plt+0x1ad98>
   2c0f0:	ldr	r0, [r6, #4]
   2c0f4:	ldr	r1, [r6, #72]	; 0x48
   2c0f8:	ldr	r2, [sp, #20]
   2c0fc:	umull	r2, r3, r1, r2
   2c100:	ldr	r1, [r0]
   2c104:	ldr	r1, [r1, #16]
   2c108:	blx	r1
   2c10c:	mov	sl, r0
   2c110:	ldr	r0, [fp, #8]
   2c114:	cmp	r0, #0
   2c118:	beq	2c140 <fputs@plt+0x1ad8c>
   2c11c:	cmp	sl, #0
   2c120:	bne	2c140 <fputs@plt+0x1ad8c>
   2c124:	ldr	r0, [sp, #56]	; 0x38
   2c128:	ldr	r0, [r0, #4]
   2c12c:	ldr	r1, [r0]
   2c130:	ldr	r2, [r1, #20]
   2c134:	ldr	r1, [fp, #8]
   2c138:	blx	r2
   2c13c:	mov	sl, r0
   2c140:	ldr	r6, [sp, #56]	; 0x38
   2c144:	cmp	sl, #0
   2c148:	bne	2c158 <fputs@plt+0x1ada4>
   2c14c:	ldr	r0, [sp, #48]	; 0x30
   2c150:	mov	sl, #0
   2c154:	str	r9, [r0]
   2c158:	ldrb	r0, [r6, #43]	; 0x2b
   2c15c:	cmp	r0, #0
   2c160:	bne	2c180 <fputs@plt+0x1adcc>
   2c164:	ldr	r0, [r6, #4]
   2c168:	mov	r2, #1
   2c16c:	mov	r3, #9
   2c170:	ldr	r1, [r0]
   2c174:	ldr	r7, [r1, #56]	; 0x38
   2c178:	mov	r1, #3
   2c17c:	blx	r7
   2c180:	ldr	r4, [sp, #52]	; 0x34
   2c184:	ldr	r5, [sp, #68]	; 0x44
   2c188:	ldr	r8, [sp, #40]	; 0x28
   2c18c:	cmp	sl, #5
   2c190:	moveq	sl, #0
   2c194:	ldr	r9, [sp, #12]
   2c198:	b	2b8c0 <fputs@plt+0x1a50c>
   2c19c:	push	{r4, r5, r6, sl, fp, lr}
   2c1a0:	add	fp, sp, #16
   2c1a4:	mov	r4, r0
   2c1a8:	ldrb	r0, [r0, #43]	; 0x2b
   2c1ac:	cmp	r0, #2
   2c1b0:	bne	2c1f0 <fputs@plt+0x1ae3c>
   2c1b4:	ldr	r0, [r4, #24]
   2c1b8:	cmp	r0, #1
   2c1bc:	poplt	{r4, r5, r6, sl, fp, pc}
   2c1c0:	mov	r5, #0
   2c1c4:	mov	r6, #0
   2c1c8:	ldr	r0, [r4, #32]
   2c1cc:	ldr	r0, [r0, r6, lsl #2]
   2c1d0:	bl	14400 <fputs@plt+0x304c>
   2c1d4:	ldr	r0, [r4, #32]
   2c1d8:	str	r5, [r0, r6, lsl #2]
   2c1dc:	add	r6, r6, #1
   2c1e0:	ldr	r0, [r4, #24]
   2c1e4:	cmp	r6, r0
   2c1e8:	blt	2c1c8 <fputs@plt+0x1ae14>
   2c1ec:	pop	{r4, r5, r6, sl, fp, pc}
   2c1f0:	ldr	r0, [r4, #4]
   2c1f4:	ldr	r2, [r0]
   2c1f8:	ldr	r2, [r2, #64]	; 0x40
   2c1fc:	pop	{r4, r5, r6, sl, fp, lr}
   2c200:	bx	r2
   2c204:	push	{r4, sl, fp, lr}
   2c208:	add	fp, sp, #8
   2c20c:	mov	r4, r0
   2c210:	ldrb	r0, [r0, #44]	; 0x2c
   2c214:	cmp	r0, #0
   2c218:	popeq	{r4, sl, fp, pc}
   2c21c:	ldrb	r0, [r4, #43]	; 0x2b
   2c220:	cmp	r0, #0
   2c224:	bne	2c244 <fputs@plt+0x1ae90>
   2c228:	ldr	r0, [r4, #4]
   2c22c:	mov	r2, #1
   2c230:	mov	r3, #9
   2c234:	ldr	r1, [r0]
   2c238:	ldr	ip, [r1, #56]	; 0x38
   2c23c:	mov	r1, #0
   2c240:	blx	ip
   2c244:	mov	r0, #0
   2c248:	str	r0, [r4, #104]	; 0x68
   2c24c:	strb	r0, [r4, #44]	; 0x2c
   2c250:	strb	r0, [r4, #47]	; 0x2f
   2c254:	pop	{r4, sl, fp, pc}
   2c258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c25c:	add	fp, sp, #28
   2c260:	sub	sp, sp, #12
   2c264:	mov	ip, r1
   2c268:	ldr	r1, [fp, #8]
   2c26c:	ldr	r8, [r3]
   2c270:	cmp	r2, #0
   2c274:	mov	r4, #0
   2c278:	mov	lr, #0
   2c27c:	mov	sl, #0
   2c280:	movwgt	r4, #1
   2c284:	ldr	r9, [r1]
   2c288:	str	r1, [sp]
   2c28c:	str	r3, [sp, #4]
   2c290:	ldr	r1, [fp, #12]
   2c294:	cmp	r9, #0
   2c298:	movwgt	lr, #1
   2c29c:	cmple	r2, #1
   2c2a0:	str	r1, [sp, #8]
   2c2a4:	blt	2c350 <fputs@plt+0x1af9c>
   2c2a8:	ldr	r6, [sp, #8]
   2c2ac:	mov	r7, #0
   2c2b0:	mov	r5, #0
   2c2b4:	mov	sl, #0
   2c2b8:	tst	r4, #1
   2c2bc:	beq	2c2f4 <fputs@plt+0x1af40>
   2c2c0:	add	r1, ip, r7, lsl #1
   2c2c4:	tst	lr, #1
   2c2c8:	beq	2c2ec <fputs@plt+0x1af38>
   2c2cc:	ldrh	r4, [r1]
   2c2d0:	lsl	r3, r5, #1
   2c2d4:	ldr	lr, [r0, r4, lsl #2]
   2c2d8:	mov	r4, r8
   2c2dc:	ldrh	r3, [r4, r3]!	; <UNPREDICTABLE>
   2c2e0:	ldr	r3, [r0, r3, lsl #2]
   2c2e4:	cmp	lr, r3
   2c2e8:	bcs	2c2f8 <fputs@plt+0x1af44>
   2c2ec:	add	r7, r7, #1
   2c2f0:	b	2c300 <fputs@plt+0x1af4c>
   2c2f4:	add	r4, r8, r5, lsl #1
   2c2f8:	add	r5, r5, #1
   2c2fc:	mov	r1, r4
   2c300:	ldrh	r3, [r1]
   2c304:	cmp	r7, r2
   2c308:	ldr	r1, [r0, r3, lsl #2]
   2c30c:	strh	r3, [r6]
   2c310:	bge	2c328 <fputs@plt+0x1af74>
   2c314:	add	r3, ip, r7, lsl #1
   2c318:	ldrh	r3, [r3]
   2c31c:	ldr	r3, [r0, r3, lsl #2]
   2c320:	cmp	r3, r1
   2c324:	addeq	r7, r7, #1
   2c328:	cmp	r7, r2
   2c32c:	mov	r4, #0
   2c330:	mov	lr, #0
   2c334:	add	sl, sl, #1
   2c338:	add	r6, r6, #2
   2c33c:	movwlt	r4, #1
   2c340:	cmp	r5, r9
   2c344:	movwlt	lr, #1
   2c348:	cmpge	r7, r2
   2c34c:	blt	2c2b8 <fputs@plt+0x1af04>
   2c350:	ldr	r0, [sp, #4]
   2c354:	ldr	r1, [sp, #8]
   2c358:	lsl	r2, sl, #1
   2c35c:	str	ip, [r0]
   2c360:	ldr	r0, [sp]
   2c364:	str	sl, [r0]
   2c368:	mov	r0, ip
   2c36c:	sub	sp, fp, #28
   2c370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c374:	b	1121c <memcpy@plt>
   2c378:	cmp	r0, #0
   2c37c:	bxeq	lr
   2c380:	push	{r4, r5, fp, lr}
   2c384:	add	fp, sp, #8
   2c388:	mov	r4, r0
   2c38c:	ldr	r0, [r0, #8]
   2c390:	cmp	r0, #0
   2c394:	beq	2c3b0 <fputs@plt+0x1affc>
   2c398:	mov	r5, #3
   2c39c:	ldr	r0, [r4, r5, lsl #2]
   2c3a0:	bl	2c378 <fputs@plt+0x1afc4>
   2c3a4:	add	r5, r5, #1
   2c3a8:	cmp	r5, #128	; 0x80
   2c3ac:	bne	2c39c <fputs@plt+0x1afe8>
   2c3b0:	mov	r0, r4
   2c3b4:	pop	{r4, r5, fp, lr}
   2c3b8:	b	14400 <fputs@plt+0x304c>
   2c3bc:	push	{r4, r5, r6, sl, fp, lr}
   2c3c0:	add	fp, sp, #16
   2c3c4:	mov	r4, r0
   2c3c8:	ldr	r0, [r0, #104]	; 0x68
   2c3cc:	cmp	r0, #1
   2c3d0:	blt	2c3fc <fputs@plt+0x1b048>
   2c3d4:	mov	r5, #0
   2c3d8:	mov	r6, #16
   2c3dc:	ldr	r0, [r4, #100]	; 0x64
   2c3e0:	ldr	r0, [r0, r6]
   2c3e4:	bl	2c378 <fputs@plt+0x1afc4>
   2c3e8:	ldr	r0, [r4, #104]	; 0x68
   2c3ec:	add	r5, r5, #1
   2c3f0:	add	r6, r6, #48	; 0x30
   2c3f4:	cmp	r5, r0
   2c3f8:	blt	2c3dc <fputs@plt+0x1b028>
   2c3fc:	ldr	r5, [r4, #72]	; 0x48
   2c400:	ldrb	r0, [r4, #4]
   2c404:	ldr	r1, [r5]
   2c408:	cmp	r0, #0
   2c40c:	beq	2c424 <fputs@plt+0x1b070>
   2c410:	movw	r0, #50400	; 0xc4e0
   2c414:	movt	r0, #8
   2c418:	cmp	r1, r0
   2c41c:	bne	2c444 <fputs@plt+0x1b090>
   2c420:	b	2c430 <fputs@plt+0x1b07c>
   2c424:	cmp	r1, #0
   2c428:	mov	r0, r1
   2c42c:	beq	2c444 <fputs@plt+0x1b090>
   2c430:	ldr	r1, [r0, #4]
   2c434:	mov	r0, r5
   2c438:	blx	r1
   2c43c:	mov	r0, #0
   2c440:	str	r0, [r5]
   2c444:	ldr	r0, [r4, #100]	; 0x64
   2c448:	bl	14400 <fputs@plt+0x304c>
   2c44c:	mov	r0, #0
   2c450:	str	r0, [r4, #100]	; 0x64
   2c454:	str	r0, [r4, #104]	; 0x68
   2c458:	str	r0, [r4, #56]	; 0x38
   2c45c:	pop	{r4, r5, r6, sl, fp, pc}
   2c460:	push	{r4, r5, r6, sl, fp, lr}
   2c464:	add	fp, sp, #16
   2c468:	mov	r4, r0
   2c46c:	bl	2c204 <fputs@plt+0x1ae50>
   2c470:	ldrsh	r1, [r4, #40]	; 0x28
   2c474:	cmp	r1, #0
   2c478:	poplt	{r4, r5, r6, sl, fp, pc}
   2c47c:	ldrb	r0, [r4, #43]	; 0x2b
   2c480:	mvn	r6, #0
   2c484:	cmp	r0, #0
   2c488:	bne	2c4a8 <fputs@plt+0x1b0f4>
   2c48c:	ldr	r0, [r4, #4]
   2c490:	add	r1, r1, #3
   2c494:	mov	r3, #5
   2c498:	ldr	r2, [r0]
   2c49c:	ldr	r5, [r2, #56]	; 0x38
   2c4a0:	mov	r2, #1
   2c4a4:	blx	r5
   2c4a8:	strh	r6, [r4, #40]	; 0x28
   2c4ac:	pop	{r4, r5, r6, sl, fp, pc}
   2c4b0:	push	{r4, r5, fp, lr}
   2c4b4:	add	fp, sp, #8
   2c4b8:	ldrb	r5, [r0, #17]
   2c4bc:	mov	r4, r0
   2c4c0:	cmp	r5, #6
   2c4c4:	ldreq	r0, [r4, #44]	; 0x2c
   2c4c8:	popeq	{r4, r5, fp, pc}
   2c4cc:	mov	r0, #0
   2c4d0:	cmp	r5, #2
   2c4d4:	popcc	{r4, r5, fp, pc}
   2c4d8:	ldr	r0, [r4, #216]	; 0xd8
   2c4dc:	cmp	r0, #0
   2c4e0:	beq	2c514 <fputs@plt+0x1b160>
   2c4e4:	mov	r0, r4
   2c4e8:	mov	r1, #2
   2c4ec:	mvn	r2, #0
   2c4f0:	bl	2c988 <fputs@plt+0x1b5d4>
   2c4f4:	ldrb	r1, [r4, #20]
   2c4f8:	mov	r5, r0
   2c4fc:	mov	r0, r4
   2c500:	mov	r2, #0
   2c504:	bl	2c58c <fputs@plt+0x1b1d8>
   2c508:	cmp	r5, #0
   2c50c:	movne	r0, r5
   2c510:	b	2c56c <fputs@plt+0x1b1b8>
   2c514:	cmp	r5, #2
   2c518:	ldrne	r0, [r4, #68]	; 0x44
   2c51c:	ldrne	r0, [r0]
   2c520:	cmpne	r0, #0
   2c524:	bne	2c560 <fputs@plt+0x1b1ac>
   2c528:	mov	r0, r4
   2c52c:	mov	r1, #0
   2c530:	mov	r2, #0
   2c534:	bl	2c58c <fputs@plt+0x1b1d8>
   2c538:	cmp	r5, #3
   2c53c:	bcc	2c56c <fputs@plt+0x1b1b8>
   2c540:	ldrb	r1, [r4, #16]
   2c544:	cmp	r1, #0
   2c548:	moveq	r1, #6
   2c54c:	strbeq	r1, [r4, #17]
   2c550:	moveq	r1, #4
   2c554:	streq	r1, [r4, #44]	; 0x2c
   2c558:	popeq	{r4, r5, fp, pc}
   2c55c:	b	2c56c <fputs@plt+0x1b1b8>
   2c560:	mov	r0, r4
   2c564:	mov	r1, #0
   2c568:	bl	2cf58 <fputs@plt+0x1bba4>
   2c56c:	uxtb	r1, r0
   2c570:	cmp	r1, #13
   2c574:	cmpne	r1, #10
   2c578:	bne	2c588 <fputs@plt+0x1b1d4>
   2c57c:	mov	r1, #6
   2c580:	strb	r1, [r4, #17]
   2c584:	str	r0, [r4, #44]	; 0x2c
   2c588:	pop	{r4, r5, fp, pc}
   2c58c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c590:	add	fp, sp, #28
   2c594:	sub	sp, sp, #28
   2c598:	mov	r4, r0
   2c59c:	ldrb	r0, [r0, #17]
   2c5a0:	mov	r8, r2
   2c5a4:	mov	r5, r1
   2c5a8:	cmp	r0, #1
   2c5ac:	bhi	2c5c0 <fputs@plt+0x1b20c>
   2c5b0:	ldrb	r0, [r4, #18]
   2c5b4:	mov	r7, #0
   2c5b8:	cmp	r0, #2
   2c5bc:	bcc	2c97c <fputs@plt+0x1b5c8>
   2c5c0:	mov	r0, r4
   2c5c4:	bl	2c3bc <fputs@plt+0x1b008>
   2c5c8:	ldr	r7, [r4, #68]	; 0x44
   2c5cc:	mov	r9, #0
   2c5d0:	mov	r6, #0
   2c5d4:	ldr	r0, [r7]
   2c5d8:	cmp	r0, #0
   2c5dc:	beq	2c824 <fputs@plt+0x1b470>
   2c5e0:	movw	r1, #50400	; 0xc4e0
   2c5e4:	movt	r1, #8
   2c5e8:	cmp	r0, r1
   2c5ec:	beq	2c674 <fputs@plt+0x1b2c0>
   2c5f0:	ldrb	r1, [r4, #5]
   2c5f4:	cmp	r1, #1
   2c5f8:	beq	2c6f0 <fputs@plt+0x1b33c>
   2c5fc:	cmp	r1, #3
   2c600:	bne	2c6a4 <fputs@plt+0x1b2f0>
   2c604:	mov	r5, r4
   2c608:	mov	sl, #0
   2c60c:	mov	r6, #0
   2c610:	ldr	r1, [r5, #80]!	; 0x50
   2c614:	ldr	r2, [r5, #4]
   2c618:	orrs	r1, r1, r2
   2c61c:	beq	2c668 <fputs@plt+0x1b2b4>
   2c620:	ldr	r1, [r0, #16]
   2c624:	mov	r0, r7
   2c628:	mov	r2, #0
   2c62c:	mov	r3, #0
   2c630:	blx	r1
   2c634:	mov	r6, r0
   2c638:	cmp	r0, #0
   2c63c:	bne	2c668 <fputs@plt+0x1b2b4>
   2c640:	ldrb	r0, [r4, #8]
   2c644:	mov	r6, #0
   2c648:	cmp	r0, #0
   2c64c:	beq	2c668 <fputs@plt+0x1b2b4>
   2c650:	ldr	r0, [r4, #68]	; 0x44
   2c654:	ldrb	r1, [r4, #12]
   2c658:	ldr	r2, [r0]
   2c65c:	ldr	r2, [r2, #20]
   2c660:	blx	r2
   2c664:	mov	r6, r0
   2c668:	str	sl, [r5]
   2c66c:	str	sl, [r5, #4]
   2c670:	b	2c824 <fputs@plt+0x1b470>
   2c674:	ldr	r0, [r7, #16]
   2c678:	cmp	r0, #0
   2c67c:	beq	2c694 <fputs@plt+0x1b2e0>
   2c680:	ldr	r5, [r0]
   2c684:	bl	14400 <fputs@plt+0x304c>
   2c688:	cmp	r5, #0
   2c68c:	mov	r0, r5
   2c690:	bne	2c680 <fputs@plt+0x1b2cc>
   2c694:	mov	r6, #0
   2c698:	str	r6, [r7]
   2c69c:	str	r6, [r7, #16]
   2c6a0:	b	2c824 <fputs@plt+0x1b470>
   2c6a4:	cmp	r1, #5
   2c6a8:	ldrbne	r1, [r4, #4]
   2c6ac:	cmpne	r1, #0
   2c6b0:	bne	2c6f0 <fputs@plt+0x1b33c>
   2c6b4:	ldr	r1, [r0, #4]
   2c6b8:	ldrb	r5, [r4, #13]
   2c6bc:	mov	r0, r7
   2c6c0:	blx	r1
   2c6c4:	mov	r6, #0
   2c6c8:	cmp	r5, #0
   2c6cc:	str	r6, [r7]
   2c6d0:	bne	2c824 <fputs@plt+0x1b470>
   2c6d4:	ldr	r0, [r4]
   2c6d8:	ldrb	r2, [r4, #9]
   2c6dc:	ldr	r1, [r4, #180]	; 0xb4
   2c6e0:	ldr	r3, [r0, #28]
   2c6e4:	blx	r3
   2c6e8:	mov	r6, r0
   2c6ec:	b	2c824 <fputs@plt+0x1b470>
   2c6f0:	mov	sl, r4
   2c6f4:	mov	r6, #0
   2c6f8:	ldr	r1, [sl, #80]!	; 0x50
   2c6fc:	ldr	r2, [sl, #4]
   2c700:	orrs	r1, r1, r2
   2c704:	mov	r1, #0
   2c708:	beq	2c81c <fputs@plt+0x1b468>
   2c70c:	ldr	r3, [r4, #168]	; 0xa8
   2c710:	ldr	r2, [r4, #172]	; 0xac
   2c714:	cmp	r5, #0
   2c718:	str	r2, [sp, #12]
   2c71c:	bne	2c754 <fputs@plt+0x1b3a0>
   2c720:	orrs	r1, r3, r2
   2c724:	beq	2c754 <fputs@plt+0x1b3a0>
   2c728:	mov	r5, r3
   2c72c:	ldr	r3, [r0, #12]
   2c730:	mov	r0, #0
   2c734:	movw	r1, #50485	; 0xc535
   2c738:	mov	r2, #28
   2c73c:	str	r0, [sp]
   2c740:	str	r0, [sp, #4]
   2c744:	movt	r1, #8
   2c748:	mov	r0, r7
   2c74c:	blx	r3
   2c750:	b	2c76c <fputs@plt+0x1b3b8>
   2c754:	ldr	r1, [r0, #16]
   2c758:	mov	r5, r3
   2c75c:	mov	r0, r7
   2c760:	mov	r2, #0
   2c764:	mov	r3, #0
   2c768:	blx	r1
   2c76c:	mov	r6, r0
   2c770:	cmp	r0, #0
   2c774:	mov	r1, #0
   2c778:	bne	2c81c <fputs@plt+0x1b468>
   2c77c:	ldrb	r0, [r4, #7]
   2c780:	mov	r6, #0
   2c784:	cmp	r0, #0
   2c788:	bne	2c7ac <fputs@plt+0x1b3f8>
   2c78c:	ldr	r0, [r4, #68]	; 0x44
   2c790:	ldr	r1, [r0]
   2c794:	ldr	r2, [r1, #20]
   2c798:	ldrb	r1, [r4, #12]
   2c79c:	orr	r1, r1, #16
   2c7a0:	blx	r2
   2c7a4:	mov	r1, #0
   2c7a8:	mov	r6, r0
   2c7ac:	mov	r7, r5
   2c7b0:	subs	r0, r5, #1
   2c7b4:	ldr	r5, [sp, #12]
   2c7b8:	sbcs	r0, r5, #0
   2c7bc:	blt	2c81c <fputs@plt+0x1b468>
   2c7c0:	cmp	r6, #0
   2c7c4:	bne	2c81c <fputs@plt+0x1b468>
   2c7c8:	ldr	r0, [r4, #68]	; 0x44
   2c7cc:	ldr	r1, [r0]
   2c7d0:	ldr	r2, [r1, #24]
   2c7d4:	add	r1, sp, #16
   2c7d8:	blx	r2
   2c7dc:	mov	r6, r0
   2c7e0:	cmp	r0, #0
   2c7e4:	bne	2c818 <fputs@plt+0x1b464>
   2c7e8:	ldr	r0, [sp, #16]
   2c7ec:	ldr	r1, [sp, #20]
   2c7f0:	subs	r0, r7, r0
   2c7f4:	sbcs	r0, r5, r1
   2c7f8:	bge	2c818 <fputs@plt+0x1b464>
   2c7fc:	ldr	r0, [r4, #68]	; 0x44
   2c800:	mov	r2, r7
   2c804:	mov	r3, r5
   2c808:	ldr	r1, [r0]
   2c80c:	ldr	r1, [r1, #16]
   2c810:	blx	r1
   2c814:	mov	r6, r0
   2c818:	mov	r1, #0
   2c81c:	str	r1, [sl]
   2c820:	str	r1, [sl, #4]
   2c824:	ldr	r0, [r4, #60]	; 0x3c
   2c828:	bl	2c378 <fputs@plt+0x1afc4>
   2c82c:	str	r9, [r4, #48]	; 0x30
   2c830:	str	r9, [r4, #60]	; 0x3c
   2c834:	ldr	r5, [r4, #212]	; 0xd4
   2c838:	ldr	r0, [r5]
   2c83c:	cmp	r0, #0
   2c840:	beq	2c858 <fputs@plt+0x1b4a4>
   2c844:	bl	28420 <fputs@plt+0x1706c>
   2c848:	ldr	r0, [r5]
   2c84c:	cmp	r0, #0
   2c850:	bne	2c844 <fputs@plt+0x1b490>
   2c854:	ldr	r5, [r4, #212]	; 0xd4
   2c858:	ldr	r1, [r4, #28]
   2c85c:	mov	r0, r5
   2c860:	bl	2b1bc <fputs@plt+0x19e08>
   2c864:	ldr	r0, [r4, #216]	; 0xd8
   2c868:	cmp	r0, #0
   2c86c:	beq	2c8b0 <fputs@plt+0x1b4fc>
   2c870:	bl	2c204 <fputs@plt+0x1ae50>
   2c874:	cmp	r8, #0
   2c878:	beq	2c8e8 <fputs@plt+0x1b534>
   2c87c:	cmp	r6, #0
   2c880:	bne	2c8e8 <fputs@plt+0x1b534>
   2c884:	ldr	r0, [r4, #64]	; 0x40
   2c888:	ldr	r1, [r0]
   2c88c:	cmp	r1, #0
   2c890:	beq	2c8e4 <fputs@plt+0x1b530>
   2c894:	ldr	r3, [r1, #40]	; 0x28
   2c898:	mov	r1, #22
   2c89c:	mov	r2, #0
   2c8a0:	blx	r3
   2c8a4:	subs	r6, r0, #12
   2c8a8:	movne	r6, r0
   2c8ac:	b	2c8e8 <fputs@plt+0x1b534>
   2c8b0:	cmp	r8, #0
   2c8b4:	beq	2c874 <fputs@plt+0x1b4c0>
   2c8b8:	cmp	r6, #0
   2c8bc:	bne	2c874 <fputs@plt+0x1b4c0>
   2c8c0:	ldr	r1, [r4, #28]
   2c8c4:	ldr	r0, [r4, #36]	; 0x24
   2c8c8:	mov	r6, #0
   2c8cc:	cmp	r0, r1
   2c8d0:	bls	2c874 <fputs@plt+0x1b4c0>
   2c8d4:	mov	r0, r4
   2c8d8:	bl	2e3d4 <fputs@plt+0x1d020>
   2c8dc:	mov	r6, r0
   2c8e0:	b	2c874 <fputs@plt+0x1b4c0>
   2c8e4:	mov	r6, #0
   2c8e8:	ldrb	r0, [r4, #4]
   2c8ec:	mov	r5, #0
   2c8f0:	mov	r7, #0
   2c8f4:	cmp	r0, #0
   2c8f8:	bne	2c968 <fputs@plt+0x1b5b4>
   2c8fc:	ldr	r0, [r4, #216]	; 0xd8
   2c900:	cmp	r0, #0
   2c904:	beq	2c91c <fputs@plt+0x1b568>
   2c908:	mov	r1, #0
   2c90c:	mov	r7, #0
   2c910:	bl	2e4e0 <fputs@plt+0x1d12c>
   2c914:	cmp	r0, #0
   2c918:	beq	2c968 <fputs@plt+0x1b5b4>
   2c91c:	ldr	r0, [r4, #64]	; 0x40
   2c920:	mov	r8, #0
   2c924:	mov	r7, #0
   2c928:	ldr	r1, [r0]
   2c92c:	cmp	r1, #0
   2c930:	beq	2c964 <fputs@plt+0x1b5b0>
   2c934:	ldrb	r2, [r4, #14]
   2c938:	mov	r7, #0
   2c93c:	cmp	r2, #0
   2c940:	bne	2c954 <fputs@plt+0x1b5a0>
   2c944:	ldr	r2, [r1, #32]
   2c948:	mov	r1, #1
   2c94c:	blx	r2
   2c950:	mov	r7, r0
   2c954:	ldrb	r0, [r4, #18]
   2c958:	cmp	r0, #5
   2c95c:	movne	r0, #1
   2c960:	strbne	r0, [r4, #18]
   2c964:	strb	r8, [r4, #19]
   2c968:	cmp	r6, #0
   2c96c:	mov	r0, #1
   2c970:	strb	r5, [r4, #20]
   2c974:	movne	r7, r6
   2c978:	strb	r0, [r4, #17]
   2c97c:	mov	r0, r7
   2c980:	sub	sp, fp, #28
   2c984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c988:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c98c:	add	fp, sp, #28
   2c990:	sub	sp, sp, #36	; 0x24
   2c994:	ldr	r7, [r0, #44]	; 0x2c
   2c998:	cmp	r7, #0
   2c99c:	bne	2cf4c <fputs@plt+0x1bb98>
   2c9a0:	mov	r4, r0
   2c9a4:	ldr	r0, [r0, #104]	; 0x68
   2c9a8:	mov	r7, #0
   2c9ac:	cmp	r0, r2
   2c9b0:	ble	2cf4c <fputs@plt+0x1bb98>
   2c9b4:	mov	r9, r1
   2c9b8:	subs	r1, r1, #1
   2c9bc:	movwne	r1, #1
   2c9c0:	add	r8, r1, r2
   2c9c4:	cmp	r8, r0
   2c9c8:	bge	2ca00 <fputs@plt+0x1b64c>
   2c9cc:	add	r0, r1, r2
   2c9d0:	mov	r1, #16
   2c9d4:	mov	r5, r8
   2c9d8:	add	r0, r0, r0, lsl #1
   2c9dc:	add	r6, r1, r0, lsl #4
   2c9e0:	ldr	r0, [r4, #100]	; 0x64
   2c9e4:	ldr	r0, [r0, r6]
   2c9e8:	bl	2c378 <fputs@plt+0x1afc4>
   2c9ec:	ldr	r0, [r4, #104]	; 0x68
   2c9f0:	add	r5, r5, #1
   2c9f4:	add	r6, r6, #48	; 0x30
   2c9f8:	cmp	r5, r0
   2c9fc:	blt	2c9e0 <fputs@plt+0x1b62c>
   2ca00:	cmp	r9, #1
   2ca04:	str	r8, [r4, #104]	; 0x68
   2ca08:	bne	2ca88 <fputs@plt+0x1b6d4>
   2ca0c:	cmp	r8, #0
   2ca10:	bne	2cf4c <fputs@plt+0x1bb98>
   2ca14:	ldr	r5, [r4, #72]	; 0x48
   2ca18:	mov	r7, #0
   2ca1c:	ldr	r0, [r5]
   2ca20:	cmp	r0, #0
   2ca24:	beq	2cf4c <fputs@plt+0x1bb98>
   2ca28:	movw	r1, #50400	; 0xc4e0
   2ca2c:	movt	r1, #8
   2ca30:	cmp	r0, r1
   2ca34:	bne	2ca7c <fputs@plt+0x1b6c8>
   2ca38:	ldr	r0, [r5, #16]
   2ca3c:	cmp	r0, #0
   2ca40:	beq	2ca58 <fputs@plt+0x1b6a4>
   2ca44:	ldr	r6, [r0]
   2ca48:	bl	14400 <fputs@plt+0x304c>
   2ca4c:	cmp	r6, #0
   2ca50:	mov	r0, r6
   2ca54:	bne	2ca44 <fputs@plt+0x1b690>
   2ca58:	mov	r0, #0
   2ca5c:	str	r0, [r5, #12]
   2ca60:	str	r0, [r5, #16]
   2ca64:	str	r0, [r5, #24]
   2ca68:	str	r0, [r5, #28]
   2ca6c:	str	r0, [r5, #32]
   2ca70:	str	r0, [r5, #40]	; 0x28
   2ca74:	str	r0, [r5, #44]	; 0x2c
   2ca78:	str	r0, [r5, #48]	; 0x30
   2ca7c:	mov	r7, #0
   2ca80:	str	r7, [r4, #56]	; 0x38
   2ca84:	b	2cf4c <fputs@plt+0x1bb98>
   2ca88:	ldr	r0, [r4, #216]	; 0xd8
   2ca8c:	cmp	r0, #0
   2ca90:	bne	2caa4 <fputs@plt+0x1b6f0>
   2ca94:	ldr	r0, [r4, #68]	; 0x44
   2ca98:	ldr	r0, [r0]
   2ca9c:	cmp	r0, #0
   2caa0:	beq	2cf4c <fputs@plt+0x1bb98>
   2caa4:	cmp	r8, #0
   2caa8:	beq	2cb00 <fputs@plt+0x1b74c>
   2caac:	ldr	r0, [r4, #100]	; 0x64
   2cab0:	sub	r1, r8, #1
   2cab4:	add	r1, r1, r1, lsl #1
   2cab8:	add	sl, r0, r1, lsl #4
   2cabc:	cmp	sl, #0
   2cac0:	beq	2cb00 <fputs@plt+0x1b74c>
   2cac4:	add	r5, r0, r1, lsl #4
   2cac8:	mov	r0, #512	; 0x200
   2cacc:	mov	r1, #0
   2cad0:	ldr	r6, [r5, #20]!
   2cad4:	bl	142d0 <fputs@plt+0x2f1c>
   2cad8:	cmp	r0, #0
   2cadc:	beq	2cde8 <fputs@plt+0x1ba34>
   2cae0:	mov	r7, r0
   2cae4:	add	r0, r0, #4
   2cae8:	mov	r1, #0
   2caec:	mov	r2, #508	; 0x1fc
   2caf0:	bl	11174 <memset@plt>
   2caf4:	str	r6, [r7]
   2caf8:	mov	r1, #1
   2cafc:	b	2cb10 <fputs@plt+0x1b75c>
   2cb00:	add	r5, r4, #32
   2cb04:	mov	r7, #0
   2cb08:	mov	sl, #0
   2cb0c:	mov	r1, #0
   2cb10:	ldr	r0, [r5]
   2cb14:	cmp	r1, #0
   2cb18:	str	r0, [r4, #28]
   2cb1c:	ldrb	r0, [r4, #13]
   2cb20:	strb	r0, [r4, #19]
   2cb24:	beq	2cbc0 <fputs@plt+0x1b80c>
   2cb28:	mov	r6, r4
   2cb2c:	str	sl, [sp, #8]
   2cb30:	str	r1, [sp, #12]
   2cb34:	ldr	r2, [r6, #80]!	; 0x50
   2cb38:	ldr	r0, [r6, #136]	; 0x88
   2cb3c:	ldr	r3, [r6, #4]
   2cb40:	cmp	r0, #0
   2cb44:	bne	2cca0 <fputs@plt+0x1b8ec>
   2cb48:	ldm	sl, {r0, r1, r8}
   2cb4c:	ldr	r5, [sl, #12]
   2cb50:	mov	ip, r3
   2cb54:	mov	sl, ip
   2cb58:	orrs	r3, r8, r5
   2cb5c:	strd	r0, [r6]
   2cb60:	str	r7, [sp, #20]
   2cb64:	moveq	r8, r2
   2cb68:	moveq	r5, ip
   2cb6c:	subs	r3, r0, r8
   2cb70:	sbcs	r3, r1, r5
   2cb74:	bge	2cbb8 <fputs@plt+0x1b804>
   2cb78:	mov	r9, r2
   2cb7c:	mov	r0, #1
   2cb80:	mov	r1, r6
   2cb84:	mov	r2, r7
   2cb88:	mov	r3, #1
   2cb8c:	str	r0, [sp]
   2cb90:	mov	r0, r4
   2cb94:	bl	2d5c8 <fputs@plt+0x1c214>
   2cb98:	cmp	r0, #0
   2cb9c:	bne	2ce38 <fputs@plt+0x1ba84>
   2cba0:	ldrd	r0, [r6]
   2cba4:	ldr	r7, [sp, #20]
   2cba8:	subs	r2, r0, r8
   2cbac:	sbcs	r2, r1, r5
   2cbb0:	blt	2cb7c <fputs@plt+0x1b7c8>
   2cbb4:	mov	r2, r9
   2cbb8:	mov	r3, sl
   2cbbc:	b	2ccb4 <fputs@plt+0x1b900>
   2cbc0:	ldr	r9, [r4, #216]	; 0xd8
   2cbc4:	cmp	r9, #0
   2cbc8:	beq	2cc8c <fputs@plt+0x1b8d8>
   2cbcc:	ldr	r0, [r4, #32]
   2cbd0:	str	r0, [r4, #28]
   2cbd4:	ldrb	r0, [r9, #44]	; 0x2c
   2cbd8:	cmp	r0, #0
   2cbdc:	beq	2cdf0 <fputs@plt+0x1ba3c>
   2cbe0:	ldr	sl, [r9, #32]
   2cbe4:	ldr	r8, [r9, #68]	; 0x44
   2cbe8:	add	r0, r9, #52	; 0x34
   2cbec:	mov	r2, #48	; 0x30
   2cbf0:	ldr	r1, [sl]
   2cbf4:	bl	1121c <memcpy@plt>
   2cbf8:	ldr	r0, [r9, #68]	; 0x44
   2cbfc:	mov	r7, #0
   2cc00:	add	r1, r0, #1
   2cc04:	cmp	r1, r8
   2cc08:	bhi	2cc7c <fputs@plt+0x1b8c8>
   2cc0c:	mov	r1, #136	; 0x88
   2cc10:	add	r6, r0, #34	; 0x22
   2cc14:	add	r5, r1, r0, lsl #2
   2cc18:	b	2cc30 <fputs@plt+0x1b87c>
   2cc1c:	cmp	r7, #0
   2cc20:	bne	2cc78 <fputs@plt+0x1b8c4>
   2cc24:	ldr	sl, [r9, #32]
   2cc28:	add	r6, r6, #1
   2cc2c:	add	r5, r5, #4
   2cc30:	mov	r0, #0
   2cc34:	cmp	r0, r6, lsr #12
   2cc38:	beq	2cc54 <fputs@plt+0x1b8a0>
   2cc3c:	lsr	r0, r6, #12
   2cc40:	mov	r1, r6
   2cc44:	ldr	r0, [sl, r0, lsl #2]
   2cc48:	bfc	r1, #12, #20
   2cc4c:	add	r0, r0, r1, lsl #2
   2cc50:	b	2cc5c <fputs@plt+0x1b8a8>
   2cc54:	ldr	r0, [sl]
   2cc58:	add	r0, r0, r5
   2cc5c:	ldr	r1, [r0]
   2cc60:	mov	r0, r4
   2cc64:	bl	2dc08 <fputs@plt+0x1c854>
   2cc68:	mov	r7, r0
   2cc6c:	sub	r0, r6, #32
   2cc70:	cmp	r0, r8
   2cc74:	bls	2cc1c <fputs@plt+0x1b868>
   2cc78:	ldr	r0, [r9, #68]	; 0x44
   2cc7c:	cmp	r8, r0
   2cc80:	movne	r0, r9
   2cc84:	blne	2a218 <fputs@plt+0x18e64>
   2cc88:	b	2cdf4 <fputs@plt+0x1ba40>
   2cc8c:	mov	r6, r4
   2cc90:	str	r1, [sp, #12]
   2cc94:	str	sl, [sp, #8]
   2cc98:	ldr	r2, [r6, #80]!	; 0x50
   2cc9c:	ldr	r3, [r6, #4]
   2cca0:	mov	r0, #0
   2cca4:	mov	r1, #0
   2cca8:	str	r7, [sp, #20]
   2ccac:	str	r0, [r6]
   2ccb0:	str	r0, [r6, #4]
   2ccb4:	subs	r0, r0, r2
   2ccb8:	mov	r7, #0
   2ccbc:	sbcs	r0, r1, r3
   2ccc0:	bge	2ce44 <fputs@plt+0x1ba90>
   2ccc4:	add	r0, r4, #88	; 0x58
   2ccc8:	str	r0, [sp, #16]
   2cccc:	mov	r0, #0
   2ccd0:	mov	r1, #0
   2ccd4:	mov	r9, r2
   2ccd8:	mov	sl, r3
   2ccdc:	str	r0, [sp, #24]
   2cce0:	add	r0, sp, #24
   2cce4:	str	r0, [sp]
   2cce8:	add	r0, sp, #32
   2ccec:	str	r0, [sp, #4]
   2ccf0:	mov	r0, r4
   2ccf4:	bl	2d9a0 <fputs@plt+0x1c5ec>
   2ccf8:	ldr	r5, [sp, #24]
   2ccfc:	mov	r7, r0
   2cd00:	cmp	r5, #0
   2cd04:	bne	2cd54 <fputs@plt+0x1b9a0>
   2cd08:	ldr	r1, [sp, #16]
   2cd0c:	ldrd	r2, [r6]
   2cd10:	ldr	r0, [r4, #156]	; 0x9c
   2cd14:	ldr	r8, [r1]
   2cd18:	ldr	r1, [r1, #4]
   2cd1c:	adds	r0, r8, r0
   2cd20:	adc	r1, r1, #0
   2cd24:	eor	r2, r0, r2
   2cd28:	eor	r3, r1, r3
   2cd2c:	orrs	r2, r2, r3
   2cd30:	bne	2cdc0 <fputs@plt+0x1ba0c>
   2cd34:	ldr	r2, [r4, #160]	; 0xa0
   2cd38:	subs	r0, r9, r0
   2cd3c:	sbc	r1, sl, r1
   2cd40:	add	r2, r2, #8
   2cd44:	asr	r3, r2, #31
   2cd48:	bl	8905c <fputs@plt+0x77ca8>
   2cd4c:	mov	r5, r0
   2cd50:	str	r0, [sp, #24]
   2cd54:	cmp	r7, #0
   2cd58:	bne	2cdc0 <fputs@plt+0x1ba0c>
   2cd5c:	cmp	r5, #0
   2cd60:	mov	r2, r9
   2cd64:	mov	r3, sl
   2cd68:	beq	2cdc8 <fputs@plt+0x1ba14>
   2cd6c:	mov	r8, #1
   2cd70:	ldrd	r0, [r6]
   2cd74:	subs	r0, r0, r2
   2cd78:	sbcs	r0, r1, r3
   2cd7c:	bge	2cdd0 <fputs@plt+0x1ba1c>
   2cd80:	ldr	r2, [sp, #20]
   2cd84:	mov	r0, #1
   2cd88:	mov	r1, r6
   2cd8c:	mov	r3, #1
   2cd90:	str	r0, [sp]
   2cd94:	mov	r0, r4
   2cd98:	bl	2d5c8 <fputs@plt+0x1c214>
   2cd9c:	mov	r7, r0
   2cda0:	cmp	r8, r5
   2cda4:	bcs	2cdc0 <fputs@plt+0x1ba0c>
   2cda8:	add	r8, r8, #1
   2cdac:	cmp	r7, #0
   2cdb0:	mov	r2, r9
   2cdb4:	mov	r3, sl
   2cdb8:	beq	2cd70 <fputs@plt+0x1b9bc>
   2cdbc:	b	2cdc8 <fputs@plt+0x1ba14>
   2cdc0:	mov	r2, r9
   2cdc4:	mov	r3, sl
   2cdc8:	cmp	r7, #0
   2cdcc:	bne	2ce44 <fputs@plt+0x1ba90>
   2cdd0:	ldrd	r0, [r6]
   2cdd4:	subs	r0, r0, r2
   2cdd8:	sbcs	r0, r1, r3
   2cddc:	blt	2cccc <fputs@plt+0x1b918>
   2cde0:	mov	r7, #0
   2cde4:	b	2ce44 <fputs@plt+0x1ba90>
   2cde8:	mov	r7, #7
   2cdec:	b	2cf4c <fputs@plt+0x1bb98>
   2cdf0:	mov	r7, #0
   2cdf4:	ldr	r0, [r4, #212]	; 0xd4
   2cdf8:	bl	2dcc4 <fputs@plt+0x1c910>
   2cdfc:	cmp	r7, #0
   2ce00:	bne	2cf4c <fputs@plt+0x1bb98>
   2ce04:	cmp	r0, #0
   2ce08:	beq	2cf4c <fputs@plt+0x1bb98>
   2ce0c:	ldr	r1, [r0, #20]
   2ce10:	ldr	r5, [r0, #12]
   2ce14:	mov	r0, r4
   2ce18:	bl	2dc08 <fputs@plt+0x1c854>
   2ce1c:	mov	r7, r0
   2ce20:	cmp	r5, #0
   2ce24:	beq	2cf4c <fputs@plt+0x1bb98>
   2ce28:	cmp	r7, #0
   2ce2c:	mov	r0, r5
   2ce30:	beq	2ce0c <fputs@plt+0x1ba58>
   2ce34:	b	2cf4c <fputs@plt+0x1bb98>
   2ce38:	mov	r7, r0
   2ce3c:	mov	r2, r9
   2ce40:	mov	r3, sl
   2ce44:	ldr	r0, [sp, #12]
   2ce48:	mov	r9, r3
   2ce4c:	str	r2, [sp, #16]
   2ce50:	cmp	r0, #0
   2ce54:	beq	2cf34 <fputs@plt+0x1bb80>
   2ce58:	ldr	r5, [sp, #8]
   2ce5c:	ldr	r0, [r4, #160]	; 0xa0
   2ce60:	ldr	r1, [r5, #24]
   2ce64:	add	r0, r0, #4
   2ce68:	umull	r2, r3, r0, r1
   2ce6c:	asr	r0, r0, #31
   2ce70:	mla	r0, r0, r1, r3
   2ce74:	str	r2, [sp, #24]
   2ce78:	str	r0, [sp, #28]
   2ce7c:	ldr	r0, [r4, #216]	; 0xd8
   2ce80:	cmp	r0, #0
   2ce84:	beq	2cea4 <fputs@plt+0x1baf0>
   2ce88:	ldr	r2, [r0, #112]	; 0x70
   2ce8c:	ldr	r3, [r5, #40]	; 0x28
   2ce90:	cmp	r3, r2
   2ce94:	bne	2ceb0 <fputs@plt+0x1bafc>
   2ce98:	ldr	r2, [r5, #28]
   2ce9c:	mov	r7, r5
   2cea0:	b	2cec4 <fputs@plt+0x1bb10>
   2cea4:	cmp	r7, #0
   2cea8:	bne	2cf34 <fputs@plt+0x1bb80>
   2ceac:	b	2ceec <fputs@plt+0x1bb38>
   2ceb0:	mov	r2, #0
   2ceb4:	mov	r7, r5
   2ceb8:	str	r2, [r5, #28]
   2cebc:	ldr	r3, [r0, #112]	; 0x70
   2cec0:	str	r3, [r5, #40]	; 0x28
   2cec4:	ldr	r3, [r0, #68]	; 0x44
   2cec8:	cmp	r2, r3
   2cecc:	bcs	2ceec <fputs@plt+0x1bb38>
   2ced0:	str	r2, [r0, #68]	; 0x44
   2ced4:	ldr	r1, [r7, #32]
   2ced8:	str	r1, [r0, #76]	; 0x4c
   2cedc:	ldr	r1, [r7, #36]	; 0x24
   2cee0:	str	r1, [r0, #80]	; 0x50
   2cee4:	bl	2a218 <fputs@plt+0x18e64>
   2cee8:	ldr	r1, [r7, #24]
   2ceec:	sub	r5, r1, #1
   2cef0:	mov	sl, #1
   2cef4:	add	r8, sp, #24
   2cef8:	ldr	r0, [r4, #56]	; 0x38
   2cefc:	add	r5, r5, #1
   2cf00:	cmp	r5, r0
   2cf04:	bcs	2cf30 <fputs@plt+0x1bb7c>
   2cf08:	ldr	r2, [sp, #20]
   2cf0c:	mov	r0, r4
   2cf10:	mov	r1, r8
   2cf14:	mov	r3, #0
   2cf18:	str	sl, [sp]
   2cf1c:	bl	2d5c8 <fputs@plt+0x1c214>
   2cf20:	cmp	r0, #0
   2cf24:	beq	2cef8 <fputs@plt+0x1bb44>
   2cf28:	mov	r7, r0
   2cf2c:	b	2cf34 <fputs@plt+0x1bb80>
   2cf30:	mov	r7, #0
   2cf34:	ldr	r0, [sp, #20]
   2cf38:	bl	2c378 <fputs@plt+0x1afc4>
   2cf3c:	cmp	r7, #0
   2cf40:	ldreq	r0, [sp, #16]
   2cf44:	moveq	r7, #0
   2cf48:	stmeq	r6, {r0, r9}
   2cf4c:	mov	r0, r7
   2cf50:	sub	sp, fp, #28
   2cf54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cf58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cf5c:	add	fp, sp, #28
   2cf60:	sub	sp, sp, #76	; 0x4c
   2cf64:	mov	r4, r0
   2cf68:	ldr	r5, [r0]
   2cf6c:	mov	r0, #0
   2cf70:	mov	sl, r1
   2cf74:	mov	r1, #0
   2cf78:	str	r0, [sp, #32]
   2cf7c:	mov	r0, #1
   2cf80:	str	r1, [sp, #40]	; 0x28
   2cf84:	str	r0, [sp, #36]	; 0x24
   2cf88:	ldr	r0, [r4, #68]	; 0x44
   2cf8c:	ldr	r1, [r0]
   2cf90:	ldr	r2, [r1, #24]
   2cf94:	add	r1, sp, #48	; 0x30
   2cf98:	blx	r2
   2cf9c:	cmp	r0, #0
   2cfa0:	beq	2cfac <fputs@plt+0x1bbf8>
   2cfa4:	mov	r7, r0
   2cfa8:	b	2cfd4 <fputs@plt+0x1bc20>
   2cfac:	ldr	r1, [r4]
   2cfb0:	ldr	r6, [r4, #208]	; 0xd0
   2cfb4:	ldr	r0, [r4, #68]	; 0x44
   2cfb8:	ldr	r1, [r1, #8]
   2cfbc:	add	r2, r1, #1
   2cfc0:	mov	r1, r6
   2cfc4:	bl	2e248 <fputs@plt+0x1ce94>
   2cfc8:	mov	r7, r0
   2cfcc:	cmp	r0, #0
   2cfd0:	beq	2d014 <fputs@plt+0x1bc60>
   2cfd4:	ldrb	r0, [r4, #13]
   2cfd8:	strb	r0, [r4, #19]
   2cfdc:	ldr	r2, [sp, #32]
   2cfe0:	cmp	sl, #0
   2cfe4:	cmpne	r2, #0
   2cfe8:	beq	2d000 <fputs@plt+0x1bc4c>
   2cfec:	ldr	r3, [r4, #180]	; 0xb4
   2cff0:	movw	r1, #64644	; 0xfc84
   2cff4:	movw	r0, #539	; 0x21b
   2cff8:	movt	r1, #8
   2cffc:	bl	15d70 <fputs@plt+0x49bc>
   2d000:	mov	r0, r4
   2d004:	bl	27200 <fputs@plt+0x15e4c>
   2d008:	mov	r0, r7
   2d00c:	sub	sp, fp, #28
   2d010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d014:	ldrb	r0, [r6]
   2d018:	mov	r1, #0
   2d01c:	mov	r7, #0
   2d020:	str	r1, [sp, #32]
   2d024:	cmp	r0, #0
   2d028:	beq	2d048 <fputs@plt+0x1bc94>
   2d02c:	ldr	r7, [r5, #32]
   2d030:	add	r3, sp, #36	; 0x24
   2d034:	mov	r0, r5
   2d038:	mov	r1, r6
   2d03c:	mov	r2, #0
   2d040:	blx	r7
   2d044:	mov	r7, r0
   2d048:	cmp	r7, #0
   2d04c:	bne	2d264 <fputs@plt+0x1beb0>
   2d050:	ldr	r0, [sp, #36]	; 0x24
   2d054:	cmp	r0, #0
   2d058:	beq	2d264 <fputs@plt+0x1beb0>
   2d05c:	mov	r0, #0
   2d060:	mov	r1, r4
   2d064:	str	sl, [sp, #20]
   2d068:	str	r0, [r1, #80]!	; 0x50
   2d06c:	str	r0, [r1, #4]
   2d070:	add	r0, r1, #8
   2d074:	str	r1, [sp, #28]
   2d078:	str	r0, [sp, #24]
   2d07c:	mov	r0, #0
   2d080:	str	r0, [sp, #32]
   2d084:	b	2d1f8 <fputs@plt+0x1be44>
   2d088:	ldr	r5, [sp, #44]	; 0x2c
   2d08c:	cmn	r5, #1
   2d090:	bne	2d0c0 <fputs@plt+0x1bd0c>
   2d094:	ldr	r2, [r4, #160]	; 0xa0
   2d098:	ldr	r0, [r4, #156]	; 0x9c
   2d09c:	ldr	r1, [sp, #48]	; 0x30
   2d0a0:	ldr	r3, [sp, #52]	; 0x34
   2d0a4:	subs	r0, r1, r0
   2d0a8:	add	r2, r2, #8
   2d0ac:	sbc	r1, r3, #0
   2d0b0:	asr	r3, r2, #31
   2d0b4:	bl	8905c <fputs@plt+0x77ca8>
   2d0b8:	mov	r5, r0
   2d0bc:	str	r0, [sp, #44]	; 0x2c
   2d0c0:	mov	r8, sl
   2d0c4:	orrs	r0, r5, sl
   2d0c8:	beq	2d0e0 <fputs@plt+0x1bd2c>
   2d0cc:	ldr	r0, [sp, #28]
   2d0d0:	ldr	r9, [r4, #156]	; 0x9c
   2d0d4:	mov	sl, #0
   2d0d8:	ldrd	r6, [r0]
   2d0dc:	b	2d144 <fputs@plt+0x1bd90>
   2d0e0:	ldr	r2, [sp, #24]
   2d0e4:	ldr	r0, [sp, #28]
   2d0e8:	ldr	r9, [r4, #156]	; 0x9c
   2d0ec:	mov	sl, #0
   2d0f0:	ldrd	r2, [r2]
   2d0f4:	ldrd	r0, [r0]
   2d0f8:	adds	r6, r2, r9
   2d0fc:	adc	r7, r3, #0
   2d100:	eor	r2, r6, r0
   2d104:	eor	r3, r7, r1
   2d108:	orrs	r2, r2, r3
   2d10c:	bne	2d13c <fputs@plt+0x1bd88>
   2d110:	ldr	r0, [sp, #48]	; 0x30
   2d114:	ldr	r2, [r4, #160]	; 0xa0
   2d118:	ldr	r1, [sp, #52]	; 0x34
   2d11c:	subs	r0, r0, r6
   2d120:	add	r2, r2, #8
   2d124:	sbc	r1, r1, r7
   2d128:	asr	r3, r2, #31
   2d12c:	bl	8905c <fputs@plt+0x77ca8>
   2d130:	mov	r5, r0
   2d134:	str	r0, [sp, #44]	; 0x2c
   2d138:	b	2d144 <fputs@plt+0x1bd90>
   2d13c:	mov	r6, r0
   2d140:	mov	r7, r1
   2d144:	eor	r1, r7, sl
   2d148:	eor	r0, r6, r9
   2d14c:	mov	sl, r8
   2d150:	orrs	r0, r0, r1
   2d154:	bne	2d174 <fputs@plt+0x1bdc0>
   2d158:	ldr	r6, [sp, #40]	; 0x28
   2d15c:	mov	r0, r4
   2d160:	mov	r1, r6
   2d164:	bl	2e3d4 <fputs@plt+0x1d020>
   2d168:	cmp	r0, #0
   2d16c:	bne	2cfa4 <fputs@plt+0x1bbf0>
   2d170:	str	r6, [r4, #28]
   2d174:	cmp	r5, #0
   2d178:	beq	2d1f8 <fputs@plt+0x1be44>
   2d17c:	ldr	r0, [sp, #20]
   2d180:	mov	r6, #0
   2d184:	cmp	r0, #0
   2d188:	movne	r0, r4
   2d18c:	blne	2b098 <fputs@plt+0x19ce4>
   2d190:	ldr	r1, [sp, #28]
   2d194:	mov	r0, #0
   2d198:	mov	r2, #0
   2d19c:	mov	r3, #1
   2d1a0:	str	r0, [sp]
   2d1a4:	mov	r0, r4
   2d1a8:	bl	2d5c8 <fputs@plt+0x1c214>
   2d1ac:	cmp	r0, #0
   2d1b0:	bne	2d1c8 <fputs@plt+0x1be14>
   2d1b4:	add	r6, r6, #1
   2d1b8:	mov	r0, #0
   2d1bc:	cmp	r6, r5
   2d1c0:	bcc	2d184 <fputs@plt+0x1bdd0>
   2d1c4:	b	2d1e4 <fputs@plt+0x1be30>
   2d1c8:	mov	r7, r0
   2d1cc:	cmp	r0, #101	; 0x65
   2d1d0:	bne	2d234 <fputs@plt+0x1be80>
   2d1d4:	ldr	r0, [sp, #48]	; 0x30
   2d1d8:	ldr	r1, [sp, #52]	; 0x34
   2d1dc:	ldr	r2, [sp, #28]
   2d1e0:	strd	r0, [r2]
   2d1e4:	ldr	r0, [sp, #32]
   2d1e8:	add	r0, r0, r6
   2d1ec:	str	r0, [sp, #32]
   2d1f0:	mov	r0, #0
   2d1f4:	str	r0, [sp, #20]
   2d1f8:	ldr	r2, [sp, #48]	; 0x30
   2d1fc:	ldr	r3, [sp, #52]	; 0x34
   2d200:	add	r0, sp, #44	; 0x2c
   2d204:	mov	r1, sl
   2d208:	str	r0, [sp]
   2d20c:	add	r0, sp, #40	; 0x28
   2d210:	str	r0, [sp, #4]
   2d214:	mov	r0, r4
   2d218:	bl	2d9a0 <fputs@plt+0x1c5ec>
   2d21c:	cmp	r0, #0
   2d220:	beq	2d088 <fputs@plt+0x1bcd4>
   2d224:	mov	r7, r0
   2d228:	cmp	r0, #101	; 0x65
   2d22c:	beq	2d24c <fputs@plt+0x1be98>
   2d230:	b	2d264 <fputs@plt+0x1beb0>
   2d234:	movw	r0, #522	; 0x20a
   2d238:	cmp	r7, r0
   2d23c:	bne	2d258 <fputs@plt+0x1bea4>
   2d240:	ldr	r0, [sp, #32]
   2d244:	add	r0, r0, r6
   2d248:	str	r0, [sp, #32]
   2d24c:	ldrb	r0, [r4, #13]
   2d250:	strb	r0, [r4, #19]
   2d254:	b	2d274 <fputs@plt+0x1bec0>
   2d258:	ldr	r0, [sp, #32]
   2d25c:	add	r0, r0, r6
   2d260:	str	r0, [sp, #32]
   2d264:	ldrb	r0, [r4, #13]
   2d268:	cmp	r7, #0
   2d26c:	strb	r0, [r4, #19]
   2d270:	bne	2cfdc <fputs@plt+0x1bc28>
   2d274:	ldr	r1, [r4]
   2d278:	ldr	r9, [r4, #208]	; 0xd0
   2d27c:	ldr	r0, [r4, #68]	; 0x44
   2d280:	ldr	r1, [r1, #8]
   2d284:	add	r2, r1, #1
   2d288:	mov	r1, r9
   2d28c:	bl	2e248 <fputs@plt+0x1ce94>
   2d290:	cmp	r0, #0
   2d294:	bne	2d2e0 <fputs@plt+0x1bf2c>
   2d298:	ldrb	r0, [r4, #17]
   2d29c:	sub	r0, r0, #1
   2d2a0:	uxtb	r0, r0
   2d2a4:	cmp	r0, #3
   2d2a8:	bcc	2d2c0 <fputs@plt+0x1bf0c>
   2d2ac:	mov	r0, r4
   2d2b0:	mov	r1, #0
   2d2b4:	bl	190b0 <fputs@plt+0x7cfc>
   2d2b8:	cmp	r0, #0
   2d2bc:	bne	2d2e0 <fputs@plt+0x1bf2c>
   2d2c0:	ldrb	r1, [r9]
   2d2c4:	mov	r0, r4
   2d2c8:	mov	r2, #0
   2d2cc:	cmp	r1, #0
   2d2d0:	movwne	r1, #1
   2d2d4:	bl	2c58c <fputs@plt+0x1b1d8>
   2d2d8:	cmp	r0, #0
   2d2dc:	beq	2d2e8 <fputs@plt+0x1bf34>
   2d2e0:	mov	r7, r0
   2d2e4:	b	2cfdc <fputs@plt+0x1bc28>
   2d2e8:	ldrb	r0, [r9]
   2d2ec:	cmp	r0, #0
   2d2f0:	ldrne	r0, [sp, #36]	; 0x24
   2d2f4:	cmpne	r0, #0
   2d2f8:	bne	2d304 <fputs@plt+0x1bf50>
   2d2fc:	mov	r7, #0
   2d300:	b	2cfdc <fputs@plt+0x1bc28>
   2d304:	ldr	r8, [r4]
   2d308:	ldr	r0, [r8, #4]
   2d30c:	lsl	r7, r0, #1
   2d310:	sbfx	r1, r0, #30, #1
   2d314:	mov	r0, r7
   2d318:	bl	142d0 <fputs@plt+0x2f1c>
   2d31c:	cmp	r0, #0
   2d320:	beq	2d3b8 <fputs@plt+0x1c004>
   2d324:	mov	r1, #0
   2d328:	mov	r2, r7
   2d32c:	mov	r5, r0
   2d330:	bl	11174 <memset@plt>
   2d334:	ldr	r7, [r8, #24]
   2d338:	ldr	r6, [r8, #4]
   2d33c:	mov	r0, #0
   2d340:	mov	r1, r9
   2d344:	mov	r2, r5
   2d348:	movw	r3, #16385	; 0x4001
   2d34c:	str	r0, [sp]
   2d350:	mov	r0, r8
   2d354:	blx	r7
   2d358:	cmp	r0, #0
   2d35c:	bne	2d380 <fputs@plt+0x1bfcc>
   2d360:	ldr	r0, [r5]
   2d364:	sub	r1, fp, #40	; 0x28
   2d368:	str	r6, [sp, #28]
   2d36c:	ldr	r2, [r0, #24]
   2d370:	mov	r0, r5
   2d374:	blx	r2
   2d378:	cmp	r0, #0
   2d37c:	beq	2d3c0 <fputs@plt+0x1c00c>
   2d380:	mov	r7, r0
   2d384:	mov	r0, #0
   2d388:	bl	14400 <fputs@plt+0x304c>
   2d38c:	ldr	r0, [r5]
   2d390:	cmp	r0, #0
   2d394:	beq	2d3ac <fputs@plt+0x1bff8>
   2d398:	ldr	r1, [r0, #4]
   2d39c:	mov	r0, r5
   2d3a0:	blx	r1
   2d3a4:	mov	r0, #0
   2d3a8:	str	r0, [r5]
   2d3ac:	mov	r0, r5
   2d3b0:	bl	14400 <fputs@plt+0x304c>
   2d3b4:	b	2cfdc <fputs@plt+0x1bc28>
   2d3b8:	mov	r7, #7
   2d3bc:	b	2cfdc <fputs@plt+0x1bc28>
   2d3c0:	ldr	r0, [r8, #8]
   2d3c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d3c8:	add	r2, r0, #1
   2d3cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d3d0:	str	r2, [sp, #20]
   2d3d4:	adds	r0, r0, r2
   2d3d8:	adc	r1, r1, r2, asr #31
   2d3dc:	adds	r0, r0, #1
   2d3e0:	adc	r1, r1, #0
   2d3e4:	bl	142d0 <fputs@plt+0x2f1c>
   2d3e8:	cmp	r0, #0
   2d3ec:	beq	2d438 <fputs@plt+0x1c084>
   2d3f0:	mov	r6, r0
   2d3f4:	ldr	r0, [r5]
   2d3f8:	str	sl, [sp, #16]
   2d3fc:	ldr	sl, [fp, #-40]	; 0xffffffd8
   2d400:	mov	r1, r6
   2d404:	ldr	r3, [r0, #8]
   2d408:	mov	r0, #0
   2d40c:	mov	r2, sl
   2d410:	str	r0, [sp]
   2d414:	str	r0, [sp, #4]
   2d418:	mov	r0, r5
   2d41c:	blx	r3
   2d420:	cmp	r0, #0
   2d424:	beq	2d440 <fputs@plt+0x1c08c>
   2d428:	ldr	sl, [sp, #16]
   2d42c:	mov	r7, r0
   2d430:	mov	r0, r6
   2d434:	b	2d388 <fputs@plt+0x1bfd4>
   2d438:	mov	r7, #7
   2d43c:	b	2d384 <fputs@plt+0x1bfd0>
   2d440:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d444:	mov	r1, #0
   2d448:	str	r6, [sp, #24]
   2d44c:	strb	r1, [r6, r0]
   2d450:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d454:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d458:	subs	r0, r0, #1
   2d45c:	sbcs	r0, r1, #0
   2d460:	blt	2d578 <fputs@plt+0x1c1c4>
   2d464:	ldr	r0, [sp, #28]
   2d468:	ldr	r1, [sp, #24]
   2d46c:	add	r0, r5, r0
   2d470:	str	r0, [sp, #12]
   2d474:	add	r0, r1, sl
   2d478:	add	r0, r0, #1
   2d47c:	str	r0, [sp, #28]
   2d480:	ldr	r7, [r8, #32]
   2d484:	mov	r0, r8
   2d488:	mov	r2, #0
   2d48c:	sub	r3, fp, #44	; 0x2c
   2d490:	mov	r6, r8
   2d494:	mov	sl, r1
   2d498:	blx	r7
   2d49c:	cmp	r0, #0
   2d4a0:	bne	2d5ac <fputs@plt+0x1c1f8>
   2d4a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2d4a8:	mov	r1, sl
   2d4ac:	cmp	r0, #0
   2d4b0:	beq	2d544 <fputs@plt+0x1c190>
   2d4b4:	mov	r0, #0
   2d4b8:	ldr	r7, [r6, #24]
   2d4bc:	movw	r3, #2049	; 0x801
   2d4c0:	str	r0, [sp]
   2d4c4:	mov	r0, r6
   2d4c8:	ldr	r6, [sp, #12]
   2d4cc:	mov	r2, r6
   2d4d0:	blx	r7
   2d4d4:	cmp	r0, #0
   2d4d8:	bne	2d5ac <fputs@plt+0x1c1f8>
   2d4dc:	ldr	r1, [sp, #28]
   2d4e0:	ldr	r2, [sp, #20]
   2d4e4:	mov	r0, r6
   2d4e8:	bl	2e248 <fputs@plt+0x1ce94>
   2d4ec:	mov	r7, r0
   2d4f0:	ldr	r0, [r6]
   2d4f4:	cmp	r0, #0
   2d4f8:	beq	2d510 <fputs@plt+0x1c15c>
   2d4fc:	ldr	r1, [r0, #4]
   2d500:	mov	r0, r6
   2d504:	blx	r1
   2d508:	mov	r0, #0
   2d50c:	str	r0, [r6]
   2d510:	cmp	r7, #0
   2d514:	bne	2d5b0 <fputs@plt+0x1c1fc>
   2d518:	ldr	r0, [sp, #28]
   2d51c:	mov	r1, sl
   2d520:	ldrb	r0, [r0]
   2d524:	cmp	r0, #0
   2d528:	beq	2d544 <fputs@plt+0x1c190>
   2d52c:	ldr	r0, [sp, #28]
   2d530:	mov	r1, r9
   2d534:	bl	11390 <strcmp@plt>
   2d538:	mov	r1, sl
   2d53c:	cmp	r0, #0
   2d540:	beq	2d5c0 <fputs@plt+0x1c20c>
   2d544:	mov	r0, r1
   2d548:	mov	r6, r1
   2d54c:	bl	111f8 <strlen@plt>
   2d550:	bic	r0, r0, #-1073741824	; 0xc0000000
   2d554:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d558:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2d55c:	add	r0, r6, r0
   2d560:	add	r1, r0, #1
   2d564:	ldr	r0, [sp, #24]
   2d568:	sub	r0, r1, r0
   2d56c:	subs	r3, r0, r3
   2d570:	rscs	r0, r2, r0, asr #31
   2d574:	blt	2d480 <fputs@plt+0x1c0cc>
   2d578:	ldr	r0, [r5]
   2d57c:	cmp	r0, #0
   2d580:	beq	2d598 <fputs@plt+0x1c1e4>
   2d584:	ldr	r1, [r0, #4]
   2d588:	mov	r0, r5
   2d58c:	blx	r1
   2d590:	mov	r0, #0
   2d594:	str	r0, [r5]
   2d598:	ldr	r3, [r8, #28]
   2d59c:	mov	r0, r8
   2d5a0:	mov	r1, r9
   2d5a4:	mov	r2, #0
   2d5a8:	blx	r3
   2d5ac:	mov	r7, r0
   2d5b0:	ldr	r0, [sp, #24]
   2d5b4:	bl	14400 <fputs@plt+0x304c>
   2d5b8:	ldr	sl, [sp, #16]
   2d5bc:	b	2d38c <fputs@plt+0x1bfd8>
   2d5c0:	mov	r7, #0
   2d5c4:	b	2d5b0 <fputs@plt+0x1c1fc>
   2d5c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d5cc:	add	fp, sp, #28
   2d5d0:	sub	sp, sp, #36	; 0x24
   2d5d4:	mov	r4, r0
   2d5d8:	mov	r0, #72	; 0x48
   2d5dc:	cmp	r3, #0
   2d5e0:	mov	r9, r3
   2d5e4:	mov	sl, r2
   2d5e8:	ldrd	r2, [r1]
   2d5ec:	mov	r5, r1
   2d5f0:	movwne	r0, #68	; 0x44
   2d5f4:	ldr	r6, [r4, #208]	; 0xd0
   2d5f8:	ldr	r8, [r4, r0]
   2d5fc:	add	r0, sp, #28
   2d600:	str	r0, [sp]
   2d604:	mov	r0, r8
   2d608:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2d60c:	mov	r7, r0
   2d610:	cmp	r0, #0
   2d614:	bne	2d64c <fputs@plt+0x1c298>
   2d618:	ldr	r3, [r8]
   2d61c:	ldrd	r0, [r5]
   2d620:	ldr	r2, [r4, #160]	; 0xa0
   2d624:	ldr	r3, [r3, #8]
   2d628:	adds	r0, r0, #4
   2d62c:	adc	r1, r1, #0
   2d630:	stm	sp, {r0, r1}
   2d634:	mov	r0, r8
   2d638:	mov	r1, r6
   2d63c:	blx	r3
   2d640:	mov	r7, r0
   2d644:	cmp	r0, #0
   2d648:	beq	2d658 <fputs@plt+0x1c2a4>
   2d64c:	mov	r0, r7
   2d650:	sub	sp, fp, #28
   2d654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d658:	ldr	r0, [r4, #160]	; 0xa0
   2d65c:	str	r6, [sp, #20]
   2d660:	mov	r7, #101	; 0x65
   2d664:	ldrd	r2, [r5]
   2d668:	add	r1, r0, r9, lsl #2
   2d66c:	add	r1, r1, #4
   2d670:	adds	r6, r2, r1
   2d674:	adc	r3, r3, r1, asr #31
   2d678:	str	r6, [r5]
   2d67c:	str	r3, [r5, #4]
   2d680:	ldr	r1, [sp, #28]
   2d684:	cmp	r1, #0
   2d688:	beq	2d64c <fputs@plt+0x1c298>
   2d68c:	movw	r2, #17320	; 0x43a8
   2d690:	movt	r2, #10
   2d694:	ldr	r2, [r2]
   2d698:	sdiv	r0, r2, r0
   2d69c:	add	r0, r0, #1
   2d6a0:	cmp	r1, r0
   2d6a4:	beq	2d64c <fputs@plt+0x1c298>
   2d6a8:	ldr	r0, [r4, #28]
   2d6ac:	mov	r7, #0
   2d6b0:	cmp	r1, r0
   2d6b4:	bhi	2d64c <fputs@plt+0x1c298>
   2d6b8:	cmp	sl, #0
   2d6bc:	beq	2d6e0 <fputs@plt+0x1c32c>
   2d6c0:	mov	r0, sl
   2d6c4:	str	r1, [sp, #16]
   2d6c8:	str	r3, [sp, #12]
   2d6cc:	bl	28498 <fputs@plt+0x170e4>
   2d6d0:	ldr	r3, [sp, #12]
   2d6d4:	ldr	r1, [sp, #16]
   2d6d8:	cmp	r0, #0
   2d6dc:	bne	2d64c <fputs@plt+0x1c298>
   2d6e0:	cmp	r9, #0
   2d6e4:	beq	2d760 <fputs@plt+0x1c3ac>
   2d6e8:	subs	r2, r6, #4
   2d6ec:	add	r0, sp, #24
   2d6f0:	mov	r6, r1
   2d6f4:	str	r0, [sp]
   2d6f8:	sbc	r3, r3, #0
   2d6fc:	mov	r0, r8
   2d700:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2d704:	mov	r7, r0
   2d708:	cmp	r0, #0
   2d70c:	bne	2d64c <fputs@plt+0x1c298>
   2d710:	ldr	r0, [fp, #8]
   2d714:	mov	r1, r6
   2d718:	cmp	r0, #0
   2d71c:	bne	2d760 <fputs@plt+0x1c3ac>
   2d720:	ldr	r7, [r4, #160]	; 0xa0
   2d724:	ldr	r0, [r4, #52]	; 0x34
   2d728:	cmp	r7, #201	; 0xc9
   2d72c:	blt	2d750 <fputs@plt+0x1c39c>
   2d730:	ldr	r2, [sp, #20]
   2d734:	sub	r2, r2, #200	; 0xc8
   2d738:	ldrb	r3, [r2, r7]
   2d73c:	cmp	r7, #400	; 0x190
   2d740:	add	r0, r0, r3
   2d744:	sub	r3, r7, #200	; 0xc8
   2d748:	mov	r7, r3
   2d74c:	bgt	2d738 <fputs@plt+0x1c384>
   2d750:	ldr	r2, [sp, #24]
   2d754:	mov	r7, #101	; 0x65
   2d758:	cmp	r0, r2
   2d75c:	bne	2d64c <fputs@plt+0x1c298>
   2d760:	cmp	sl, #0
   2d764:	beq	2d784 <fputs@plt+0x1c3d0>
   2d768:	mov	r0, sl
   2d76c:	mov	r6, r1
   2d770:	bl	28b24 <fputs@plt+0x17770>
   2d774:	mov	r1, r6
   2d778:	mov	r7, r0
   2d77c:	cmp	r0, #0
   2d780:	bne	2d64c <fputs@plt+0x1c298>
   2d784:	ldr	sl, [sp, #20]
   2d788:	cmp	r1, #1
   2d78c:	bne	2d7a0 <fputs@plt+0x1c3ec>
   2d790:	ldrb	r0, [sl, #20]
   2d794:	ldrsh	r2, [r4, #150]	; 0x96
   2d798:	cmp	r2, r0
   2d79c:	strhne	r0, [r4, #150]	; 0x96
   2d7a0:	ldr	r0, [r4, #216]	; 0xd8
   2d7a4:	mov	r6, #0
   2d7a8:	cmp	r0, #0
   2d7ac:	bne	2d7c4 <fputs@plt+0x1c410>
   2d7b0:	mov	r0, r4
   2d7b4:	mov	r6, r1
   2d7b8:	bl	2ddb8 <fputs@plt+0x1ca04>
   2d7bc:	mov	r1, r6
   2d7c0:	mov	r6, r0
   2d7c4:	cmp	r9, #0
   2d7c8:	str	r6, [sp, #32]
   2d7cc:	beq	2d7fc <fputs@plt+0x1c448>
   2d7d0:	ldrb	r0, [r4, #7]
   2d7d4:	mov	r7, #1
   2d7d8:	cmp	r0, #0
   2d7dc:	bne	2d818 <fputs@plt+0x1c464>
   2d7e0:	ldm	r5, {r0, ip}
   2d7e4:	ldrd	r2, [r4, #88]	; 0x58
   2d7e8:	mov	r7, #0
   2d7ec:	subs	r0, r2, r0
   2d7f0:	sbcs	r0, r3, ip
   2d7f4:	movwge	r7, #1
   2d7f8:	b	2d818 <fputs@plt+0x1c464>
   2d7fc:	cmp	r6, #0
   2d800:	beq	2d814 <fputs@plt+0x1c460>
   2d804:	ldrh	r0, [r6, #24]
   2d808:	mov	r2, #1
   2d80c:	bic	r7, r2, r0, lsr #3
   2d810:	b	2d818 <fputs@plt+0x1c464>
   2d814:	mov	r7, #1
   2d818:	ldr	r0, [r4, #64]	; 0x40
   2d81c:	ldr	r3, [r0]
   2d820:	cmp	r3, #0
   2d824:	beq	2d8ac <fputs@plt+0x1c4f8>
   2d828:	ldrb	r2, [r4, #17]
   2d82c:	cmp	r2, #3
   2d830:	bls	2d840 <fputs@plt+0x1c48c>
   2d834:	cmp	r7, #0
   2d838:	bne	2d850 <fputs@plt+0x1c49c>
   2d83c:	b	2d8ac <fputs@plt+0x1c4f8>
   2d840:	cmp	r7, #0
   2d844:	beq	2d8ac <fputs@plt+0x1c4f8>
   2d848:	cmp	r2, #0
   2d84c:	bne	2d8ac <fputs@plt+0x1c4f8>
   2d850:	ldr	r2, [r4, #160]	; 0xa0
   2d854:	ldr	lr, [r3, #12]
   2d858:	sub	r7, r1, #1
   2d85c:	mov	r8, r1
   2d860:	umull	ip, r1, r2, r7
   2d864:	asr	r3, r2, #31
   2d868:	mla	r1, r3, r7, r1
   2d86c:	str	ip, [sp]
   2d870:	str	r1, [sp, #4]
   2d874:	mov	r1, sl
   2d878:	blx	lr
   2d87c:	mov	r7, r0
   2d880:	ldr	r0, [r4, #36]	; 0x24
   2d884:	mov	r1, r8
   2d888:	cmp	r8, r0
   2d88c:	strhi	r1, [r4, #36]	; 0x24
   2d890:	ldr	r0, [r4, #96]	; 0x60
   2d894:	cmp	r0, #0
   2d898:	beq	2d8bc <fputs@plt+0x1c508>
   2d89c:	mov	r2, sl
   2d8a0:	bl	2a2dc <fputs@plt+0x18f28>
   2d8a4:	mov	r1, r8
   2d8a8:	b	2d8bc <fputs@plt+0x1c508>
   2d8ac:	cmp	r9, #0
   2d8b0:	mov	r7, #0
   2d8b4:	cmpeq	r6, #0
   2d8b8:	beq	2d940 <fputs@plt+0x1c58c>
   2d8bc:	cmp	r6, #0
   2d8c0:	beq	2d64c <fputs@plt+0x1c298>
   2d8c4:	ldr	r8, [r6, #4]
   2d8c8:	ldr	r2, [r4, #160]	; 0xa0
   2d8cc:	mov	r3, sl
   2d8d0:	mov	sl, r1
   2d8d4:	mov	r1, r3
   2d8d8:	mov	r0, r8
   2d8dc:	bl	1121c <memcpy@plt>
   2d8e0:	ldr	r1, [r4, #204]	; 0xcc
   2d8e4:	mov	r0, r6
   2d8e8:	blx	r1
   2d8ec:	cmp	r9, #0
   2d8f0:	beq	2d91c <fputs@plt+0x1c568>
   2d8f4:	ldr	r0, [fp, #8]
   2d8f8:	cmp	r0, #0
   2d8fc:	beq	2d914 <fputs@plt+0x1c560>
   2d900:	ldrd	r0, [r5]
   2d904:	ldrd	r2, [r4, #88]	; 0x58
   2d908:	subs	r0, r2, r0
   2d90c:	sbcs	r0, r3, r1
   2d910:	blt	2d91c <fputs@plt+0x1c568>
   2d914:	mov	r0, r6
   2d918:	bl	28420 <fputs@plt+0x1706c>
   2d91c:	cmp	sl, #1
   2d920:	bne	2d934 <fputs@plt+0x1c580>
   2d924:	add	r0, r8, #24
   2d928:	vld1.8	{d16-d17}, [r0]
   2d92c:	add	r0, r4, #112	; 0x70
   2d930:	vst1.8	{d16-d17}, [r0]
   2d934:	mov	r0, r6
   2d938:	bl	2e09c <fputs@plt+0x1cce8>
   2d93c:	b	2d64c <fputs@plt+0x1c298>
   2d940:	ldrb	r0, [r4, #21]
   2d944:	add	r2, sp, #32
   2d948:	mov	r3, #1
   2d94c:	mov	r8, r1
   2d950:	orr	r0, r0, #2
   2d954:	strb	r0, [r4, #21]
   2d958:	mov	r0, r4
   2d95c:	bl	18264 <fputs@plt+0x6eb0>
   2d960:	mov	r7, r0
   2d964:	ldrb	r0, [r4, #21]
   2d968:	cmp	r7, #0
   2d96c:	and	r0, r0, #253	; 0xfd
   2d970:	strb	r0, [r4, #21]
   2d974:	bne	2d64c <fputs@plt+0x1c298>
   2d978:	ldr	r6, [sp, #32]
   2d97c:	movw	r1, #65519	; 0xffef
   2d980:	ldrh	r0, [r6, #24]
   2d984:	and	r0, r0, r1
   2d988:	strh	r0, [r6, #24]
   2d98c:	mov	r0, r6
   2d990:	bl	2e214 <fputs@plt+0x1ce60>
   2d994:	mov	r1, r8
   2d998:	mov	r7, #0
   2d99c:	b	2d8bc <fputs@plt+0x1c508>
   2d9a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d9a4:	add	fp, sp, #28
   2d9a8:	sub	sp, sp, #36	; 0x24
   2d9ac:	mov	r6, r0
   2d9b0:	mov	sl, r3
   2d9b4:	mov	r3, r0
   2d9b8:	mov	ip, r1
   2d9bc:	mov	r8, r2
   2d9c0:	ldr	r0, [r6, #80]!	; 0x50
   2d9c4:	str	r3, [sp, #16]
   2d9c8:	ldr	r1, [r6, #4]
   2d9cc:	orrs	r2, r0, r1
   2d9d0:	beq	2da10 <fputs@plt+0x1c65c>
   2d9d4:	ldr	r4, [r3, #156]!	; 0x9c
   2d9d8:	subs	r0, r0, #1
   2d9dc:	mov	r9, #0
   2d9e0:	mov	r5, ip
   2d9e4:	sbc	r1, r1, #0
   2d9e8:	str	r3, [sp, #12]
   2d9ec:	mov	r2, r4
   2d9f0:	mov	r3, #0
   2d9f4:	bl	8905c <fputs@plt+0x77ca8>
   2d9f8:	adds	r0, r0, #1
   2d9fc:	mov	ip, r5
   2da00:	adc	r1, r1, #0
   2da04:	umull	r7, r0, r0, r4
   2da08:	mla	r5, r1, r4, r0
   2da0c:	b	2da24 <fputs@plt+0x1c670>
   2da10:	ldr	r4, [r3, #156]!	; 0x9c
   2da14:	mov	r9, #0
   2da18:	mov	r7, #0
   2da1c:	mov	r5, #0
   2da20:	str	r3, [sp, #12]
   2da24:	adds	r1, r7, r4
   2da28:	mov	r0, #101	; 0x65
   2da2c:	str	r7, [r6]
   2da30:	str	r5, [r6, #4]
   2da34:	adc	r2, r5, r9
   2da38:	subs	r1, r8, r1
   2da3c:	sbcs	r1, sl, r2
   2da40:	blt	2dbc4 <fputs@plt+0x1c810>
   2da44:	ldr	r8, [sp, #16]
   2da48:	cmp	ip, #0
   2da4c:	bne	2da6c <fputs@plt+0x1c6b8>
   2da50:	ldrd	r0, [r8, #88]	; 0x58
   2da54:	eor	r1, r5, r1
   2da58:	eor	r0, r7, r0
   2da5c:	orrs	r0, r0, r1
   2da60:	bne	2da6c <fputs@plt+0x1c6b8>
   2da64:	add	r4, r8, #68	; 0x44
   2da68:	b	2dab8 <fputs@plt+0x1c704>
   2da6c:	mov	r4, r8
   2da70:	mov	r2, #8
   2da74:	ldr	r0, [r4, #68]!	; 0x44
   2da78:	ldr	r1, [r0]
   2da7c:	ldr	r3, [r1, #8]
   2da80:	add	r1, sp, #28
   2da84:	str	r7, [sp]
   2da88:	str	r5, [sp, #4]
   2da8c:	blx	r3
   2da90:	cmp	r0, #0
   2da94:	bne	2dbc4 <fputs@plt+0x1c810>
   2da98:	movw	r1, #50476	; 0xc52c
   2da9c:	add	r0, sp, #28
   2daa0:	mov	r2, #8
   2daa4:	movt	r1, #8
   2daa8:	bl	110e4 <memcmp@plt>
   2daac:	cmp	r0, #0
   2dab0:	mov	r0, #101	; 0x65
   2dab4:	bne	2dbc4 <fputs@plt+0x1c810>
   2dab8:	ldr	r1, [fp, #8]
   2dabc:	ldr	r0, [r4]
   2dac0:	adds	r2, r7, #8
   2dac4:	adc	r3, r5, #0
   2dac8:	str	r1, [sp]
   2dacc:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2dad0:	cmp	r0, #0
   2dad4:	bne	2dbc4 <fputs@plt+0x1c810>
   2dad8:	ldr	r0, [r8, #68]	; 0x44
   2dadc:	adds	r2, r7, #12
   2dae0:	add	r1, r8, #52	; 0x34
   2dae4:	adc	r3, r5, #0
   2dae8:	str	r1, [sp]
   2daec:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2daf0:	cmp	r0, #0
   2daf4:	bne	2dbc4 <fputs@plt+0x1c810>
   2daf8:	ldr	r1, [fp, #12]
   2dafc:	ldr	r0, [r4]
   2db00:	adds	r2, r7, #16
   2db04:	adc	r3, r5, #0
   2db08:	str	r1, [sp]
   2db0c:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2db10:	cmp	r0, #0
   2db14:	bne	2dbc4 <fputs@plt+0x1c810>
   2db18:	ldr	r2, [r6]
   2db1c:	ldr	r1, [r6, #4]
   2db20:	orrs	r0, r2, r1
   2db24:	beq	2db48 <fputs@plt+0x1c794>
   2db28:	ldr	r0, [sp, #12]
   2db2c:	mov	ip, r6
   2db30:	ldr	r4, [r0]
   2db34:	mov	r0, #0
   2db38:	adds	r2, r2, r4
   2db3c:	adc	r3, r1, #0
   2db40:	strd	r2, [ip]
   2db44:	b	2dbc4 <fputs@plt+0x1c810>
   2db48:	ldr	r0, [r4]
   2db4c:	mov	r3, r5
   2db50:	adds	r2, r7, #20
   2db54:	add	r1, sp, #20
   2db58:	mov	r5, r7
   2db5c:	mov	r7, r3
   2db60:	adc	r3, r3, #0
   2db64:	str	r1, [sp]
   2db68:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2db6c:	cmp	r0, #0
   2db70:	bne	2dbc4 <fputs@plt+0x1c810>
   2db74:	ldr	r0, [r4]
   2db78:	adds	r2, r5, #24
   2db7c:	add	r1, sp, #24
   2db80:	adc	r3, r7, #0
   2db84:	str	r1, [sp]
   2db88:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2db8c:	cmp	r0, #0
   2db90:	bne	2dbc4 <fputs@plt+0x1c810>
   2db94:	ldr	r1, [sp, #24]
   2db98:	mov	r0, #101	; 0x65
   2db9c:	cmp	r1, #0
   2dba0:	ldreq	r1, [r8, #160]	; 0xa0
   2dba4:	sub	r2, r1, #512	; 0x200
   2dba8:	streq	r1, [sp, #24]
   2dbac:	cmp	r2, #65024	; 0xfe00
   2dbb0:	ldrls	r4, [sp, #20]
   2dbb4:	movwls	r3, #65504	; 0xffe0
   2dbb8:	subls	r2, r4, #32
   2dbbc:	cmpls	r2, r3
   2dbc0:	bls	2dbcc <fputs@plt+0x1c818>
   2dbc4:	sub	sp, fp, #28
   2dbc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dbcc:	sub	r2, r1, #1
   2dbd0:	tst	r2, r1
   2dbd4:	bne	2dbc4 <fputs@plt+0x1c810>
   2dbd8:	sub	r1, r4, #1
   2dbdc:	tst	r1, r4
   2dbe0:	bne	2dbc4 <fputs@plt+0x1c810>
   2dbe4:	add	r1, sp, #24
   2dbe8:	mov	r0, r8
   2dbec:	mvn	r2, #0
   2dbf0:	bl	26f5c <fputs@plt+0x15ba8>
   2dbf4:	str	r4, [r8, #156]	; 0x9c
   2dbf8:	mov	ip, r6
   2dbfc:	ldr	r2, [r6]
   2dc00:	ldr	r1, [r6, #4]
   2dc04:	b	2db38 <fputs@plt+0x1c784>
   2dc08:	push	{r4, r5, r6, sl, fp, lr}
   2dc0c:	add	fp, sp, #16
   2dc10:	sub	sp, sp, #8
   2dc14:	mov	r4, r0
   2dc18:	bl	2ddb8 <fputs@plt+0x1ca04>
   2dc1c:	mov	r5, #0
   2dc20:	cmp	r0, #0
   2dc24:	beq	2dc98 <fputs@plt+0x1c8e4>
   2dc28:	mov	r6, r0
   2dc2c:	ldrh	r0, [r0, #26]
   2dc30:	cmp	r0, #1
   2dc34:	bne	2dc44 <fputs@plt+0x1c890>
   2dc38:	mov	r0, r6
   2dc3c:	bl	2de04 <fputs@plt+0x1ca50>
   2dc40:	b	2dc98 <fputs@plt+0x1c8e4>
   2dc44:	mov	r0, #0
   2dc48:	add	r2, sp, #4
   2dc4c:	str	r0, [sp, #4]
   2dc50:	ldr	r1, [r6, #20]
   2dc54:	ldr	r0, [r4, #216]	; 0xd8
   2dc58:	bl	28de0 <fputs@plt+0x17a2c>
   2dc5c:	mov	r5, r0
   2dc60:	cmp	r0, #0
   2dc64:	bne	2dc90 <fputs@plt+0x1c8dc>
   2dc68:	ldr	r1, [sp, #4]
   2dc6c:	mov	r0, r6
   2dc70:	bl	2de58 <fputs@plt+0x1caa4>
   2dc74:	mov	r5, r0
   2dc78:	cmp	r0, #0
   2dc7c:	bne	2dc90 <fputs@plt+0x1c8dc>
   2dc80:	ldr	r1, [r4, #204]	; 0xcc
   2dc84:	mov	r0, r6
   2dc88:	blx	r1
   2dc8c:	mov	r5, #0
   2dc90:	mov	r0, r6
   2dc94:	bl	2df48 <fputs@plt+0x1cb94>
   2dc98:	ldr	r0, [r4, #96]	; 0x60
   2dc9c:	cmp	r0, #0
   2dca0:	beq	2dcb8 <fputs@plt+0x1c904>
   2dca4:	mov	r1, #1
   2dca8:	str	r1, [r0, #16]
   2dcac:	ldr	r0, [r0, #44]	; 0x2c
   2dcb0:	cmp	r0, #0
   2dcb4:	bne	2dca8 <fputs@plt+0x1c8f4>
   2dcb8:	mov	r0, r5
   2dcbc:	sub	sp, fp, #16
   2dcc0:	pop	{r4, r5, r6, sl, fp, pc}
   2dcc4:	push	{r4, r5, r6, r7, fp, lr}
   2dcc8:	add	fp, sp, #16
   2dccc:	sub	sp, sp, #128	; 0x80
   2dcd0:	ldr	r6, [r0]
   2dcd4:	cmp	r6, #0
   2dcd8:	beq	2dd74 <fputs@plt+0x1c9c0>
   2dcdc:	mov	r0, r6
   2dce0:	ldr	r1, [r0, #32]
   2dce4:	str	r1, [r0, #12]
   2dce8:	cmp	r1, #0
   2dcec:	mov	r0, r1
   2dcf0:	bne	2dce0 <fputs@plt+0x1c92c>
   2dcf4:	mov	r4, sp
   2dcf8:	mov	r1, #0
   2dcfc:	mov	r2, #128	; 0x80
   2dd00:	mov	r5, #0
   2dd04:	mov	r0, r4
   2dd08:	bl	11174 <memset@plt>
   2dd0c:	cmp	r6, #0
   2dd10:	beq	2dd88 <fputs@plt+0x1c9d4>
   2dd14:	mov	r5, #0
   2dd18:	mov	r1, r6
   2dd1c:	ldr	r6, [r6, #12]
   2dd20:	mov	r7, #0
   2dd24:	str	r5, [r1, #12]
   2dd28:	ldr	r0, [r4, r7, lsl #2]
   2dd2c:	cmp	r0, #0
   2dd30:	beq	2dd60 <fputs@plt+0x1c9ac>
   2dd34:	bl	2e110 <fputs@plt+0x1cd5c>
   2dd38:	str	r5, [r4, r7, lsl #2]
   2dd3c:	add	r7, r7, #1
   2dd40:	mov	r1, r0
   2dd44:	cmp	r7, #31
   2dd48:	bcc	2dd28 <fputs@plt+0x1c974>
   2dd4c:	bne	2dd64 <fputs@plt+0x1c9b0>
   2dd50:	ldr	r0, [sp, #124]	; 0x7c
   2dd54:	bl	2e110 <fputs@plt+0x1cd5c>
   2dd58:	str	r0, [sp, #124]	; 0x7c
   2dd5c:	b	2dd64 <fputs@plt+0x1c9b0>
   2dd60:	str	r1, [r4, r7, lsl #2]
   2dd64:	cmp	r6, #0
   2dd68:	bne	2dd18 <fputs@plt+0x1c964>
   2dd6c:	ldr	r5, [sp]
   2dd70:	b	2dd88 <fputs@plt+0x1c9d4>
   2dd74:	mov	r0, sp
   2dd78:	mov	r1, #0
   2dd7c:	mov	r2, #128	; 0x80
   2dd80:	mov	r5, #0
   2dd84:	bl	11174 <memset@plt>
   2dd88:	mov	r4, #1
   2dd8c:	mov	r6, sp
   2dd90:	ldr	r1, [r6, r4, lsl #2]
   2dd94:	mov	r0, r5
   2dd98:	bl	2e110 <fputs@plt+0x1cd5c>
   2dd9c:	add	r4, r4, #1
   2dda0:	mov	r5, r0
   2dda4:	cmp	r4, #32
   2dda8:	bne	2dd90 <fputs@plt+0x1c9dc>
   2ddac:	mov	r0, r5
   2ddb0:	sub	sp, fp, #16
   2ddb4:	pop	{r4, r5, r6, r7, fp, pc}
   2ddb8:	push	{r4, r5, fp, lr}
   2ddbc:	add	fp, sp, #8
   2ddc0:	mov	r5, r0
   2ddc4:	movw	r0, #16696	; 0x4138
   2ddc8:	mov	r2, #0
   2ddcc:	mov	r4, r1
   2ddd0:	movt	r0, #10
   2ddd4:	ldr	r3, [r0, #136]	; 0x88
   2ddd8:	ldr	r0, [r5, #212]	; 0xd4
   2dddc:	ldr	r0, [r0, #44]	; 0x2c
   2dde0:	blx	r3
   2dde4:	cmp	r0, #0
   2dde8:	moveq	r0, #0
   2ddec:	popeq	{r4, r5, fp, pc}
   2ddf0:	mov	r2, r0
   2ddf4:	ldr	r0, [r5, #212]	; 0xd4
   2ddf8:	mov	r1, r4
   2ddfc:	pop	{r4, r5, fp, lr}
   2de00:	b	2dff4 <fputs@plt+0x1cc40>
   2de04:	push	{r4, sl, fp, lr}
   2de08:	add	fp, sp, #8
   2de0c:	mov	r4, r0
   2de10:	ldrb	r0, [r0, #24]
   2de14:	tst	r0, #2
   2de18:	beq	2de28 <fputs@plt+0x1ca74>
   2de1c:	mov	r0, r4
   2de20:	mov	r1, #1
   2de24:	bl	2a624 <fputs@plt+0x19270>
   2de28:	ldr	r1, [r4, #28]
   2de2c:	ldr	r2, [r1, #12]
   2de30:	ldr	r0, [r1, #44]	; 0x2c
   2de34:	sub	r2, r2, #1
   2de38:	str	r2, [r1, #12]
   2de3c:	movw	r1, #16696	; 0x4138
   2de40:	mov	r2, #1
   2de44:	movt	r1, #10
   2de48:	ldr	r3, [r1, #140]	; 0x8c
   2de4c:	ldr	r1, [r4]
   2de50:	pop	{r4, sl, fp, lr}
   2de54:	bx	r3
   2de58:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2de5c:	add	fp, sp, #24
   2de60:	sub	sp, sp, #8
   2de64:	ldr	r9, [r0, #16]
   2de68:	ldr	r8, [r0, #20]
   2de6c:	mov	r4, r0
   2de70:	cmp	r1, #0
   2de74:	ldr	r2, [r9, #160]	; 0xa0
   2de78:	beq	2decc <fputs@plt+0x1cb18>
   2de7c:	ldr	r0, [r9, #216]	; 0xd8
   2de80:	movw	r6, #65024	; 0xfe00
   2de84:	sub	r1, r1, #1
   2de88:	mov	r7, #0
   2de8c:	movt	r6, #1
   2de90:	ldrh	r3, [r0, #66]	; 0x42
   2de94:	ldr	r0, [r0, #8]
   2de98:	ldr	r5, [r0]
   2de9c:	orr	r3, r3, r3, lsl #16
   2dea0:	and	r3, r3, r6
   2dea4:	mov	r6, #56	; 0x38
   2dea8:	orr	ip, r3, #24
   2deac:	cmp	r3, r2
   2deb0:	umlal	r6, r7, ip, r1
   2deb4:	ldr	r1, [r4, #4]
   2deb8:	movlt	r2, r3
   2debc:	ldr	r5, [r5, #8]
   2dec0:	stm	sp, {r6, r7}
   2dec4:	blx	r5
   2dec8:	b	2df04 <fputs@plt+0x1cb50>
   2decc:	sub	r0, r8, #1
   2ded0:	asr	r7, r2, #31
   2ded4:	umull	r3, r1, r0, r2
   2ded8:	mla	r7, r0, r7, r1
   2dedc:	ldr	r0, [r9, #64]	; 0x40
   2dee0:	ldr	r1, [r4, #4]
   2dee4:	ldr	r6, [r0]
   2dee8:	ldr	r6, [r6, #8]
   2deec:	stm	sp, {r3, r7}
   2def0:	blx	r6
   2def4:	mov	r1, r0
   2def8:	movw	r0, #522	; 0x20a
   2defc:	subs	r0, r1, r0
   2df00:	movne	r0, r1
   2df04:	cmp	r8, #1
   2df08:	bne	2df40 <fputs@plt+0x1cb8c>
   2df0c:	cmp	r0, #0
   2df10:	beq	2df2c <fputs@plt+0x1cb78>
   2df14:	mvn	r1, #0
   2df18:	str	r1, [r9, #112]	; 0x70
   2df1c:	str	r1, [r9, #116]	; 0x74
   2df20:	str	r1, [r9, #120]	; 0x78
   2df24:	str	r1, [r9, #124]	; 0x7c
   2df28:	b	2df40 <fputs@plt+0x1cb8c>
   2df2c:	ldr	r1, [r4, #4]
   2df30:	add	r1, r1, #24
   2df34:	vld1.8	{d16-d17}, [r1]
   2df38:	add	r1, r9, #112	; 0x70
   2df3c:	vst1.8	{d16-d17}, [r1]
   2df40:	sub	sp, fp, #24
   2df44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2df48:	push	{r4, r5, r6, sl, fp, lr}
   2df4c:	add	fp, sp, #16
   2df50:	sub	sp, sp, #8
   2df54:	ldrb	r1, [r0, #24]
   2df58:	ldr	r6, [r0, #16]
   2df5c:	tst	r1, #64	; 0x40
   2df60:	bne	2df70 <fputs@plt+0x1cbbc>
   2df64:	bl	2e09c <fputs@plt+0x1cce8>
   2df68:	add	r5, r6, #128	; 0x80
   2df6c:	b	2dfc0 <fputs@plt+0x1cc0c>
   2df70:	mov	r5, r6
   2df74:	ldr	r1, [r5, #128]!	; 0x80
   2df78:	sub	r1, r1, #1
   2df7c:	str	r1, [r5]
   2df80:	ldr	r1, [r5, #16]
   2df84:	str	r1, [r0, #12]
   2df88:	str	r0, [r5, #16]
   2df8c:	ldr	r1, [r5, #-64]	; 0xffffffc0
   2df90:	ldr	r3, [r5, #32]
   2df94:	ldr	r2, [r1]
   2df98:	ldr	ip, [r2, #72]	; 0x48
   2df9c:	ldr	r2, [r0, #4]
   2dfa0:	ldr	r0, [r0, #20]
   2dfa4:	sub	r0, r0, #1
   2dfa8:	str	r2, [sp]
   2dfac:	umull	r2, r4, r0, r3
   2dfb0:	asr	r3, r3, #31
   2dfb4:	mla	r3, r0, r3, r4
   2dfb8:	mov	r0, r1
   2dfbc:	blx	ip
   2dfc0:	ldr	r0, [r5]
   2dfc4:	cmp	r0, #0
   2dfc8:	bne	2dfdc <fputs@plt+0x1cc28>
   2dfcc:	ldr	r0, [r6, #212]	; 0xd4
   2dfd0:	ldr	r0, [r0, #12]
   2dfd4:	cmp	r0, #0
   2dfd8:	beq	2dfe4 <fputs@plt+0x1cc30>
   2dfdc:	sub	sp, fp, #16
   2dfe0:	pop	{r4, r5, r6, sl, fp, pc}
   2dfe4:	mov	r0, r6
   2dfe8:	sub	sp, fp, #16
   2dfec:	pop	{r4, r5, r6, sl, fp, lr}
   2dff0:	b	2b5bc <fputs@plt+0x1a208>
   2dff4:	mov	ip, r0
   2dff8:	ldr	r0, [r2, #4]
   2dffc:	ldr	r3, [r0]
   2e000:	cmp	r3, #0
   2e004:	beq	2e024 <fputs@plt+0x1cc70>
   2e008:	ldr	r1, [ip, #12]
   2e00c:	add	r1, r1, #1
   2e010:	str	r1, [ip, #12]
   2e014:	ldrh	r1, [r0, #26]
   2e018:	add	r1, r1, #1
   2e01c:	strh	r1, [r0, #26]
   2e020:	bx	lr
   2e024:	mov	r0, ip
   2e028:	b	2e02c <fputs@plt+0x1cc78>
   2e02c:	push	{r4, r5, r6, r7, fp, lr}
   2e030:	add	fp, sp, #16
   2e034:	ldr	r7, [r2, #4]
   2e038:	mov	r6, r0
   2e03c:	vmov.i32	q8, #0	; 0x00000000
   2e040:	mov	r5, r1
   2e044:	mov	r4, r2
   2e048:	add	r0, r7, #24
   2e04c:	str	r2, [r7]
   2e050:	vst1.32	{d16-d17}, [r0]
   2e054:	add	r0, r7, #12
   2e058:	vst1.32	{d16-d17}, [r0]
   2e05c:	add	r0, r7, #40	; 0x28
   2e060:	ldr	r1, [r2]
   2e064:	str	r0, [r7, #8]
   2e068:	str	r1, [r7, #4]
   2e06c:	mov	r1, #0
   2e070:	ldr	r2, [r6, #28]
   2e074:	bl	11174 <memset@plt>
   2e078:	mov	r0, #1
   2e07c:	str	r6, [r7, #28]
   2e080:	str	r5, [r7, #20]
   2e084:	mov	r1, r5
   2e088:	mov	r2, r4
   2e08c:	strh	r0, [r7, #24]
   2e090:	mov	r0, r6
   2e094:	pop	{r4, r5, r6, r7, fp, lr}
   2e098:	b	2dff4 <fputs@plt+0x1cc40>
   2e09c:	ldr	r2, [r0, #28]
   2e0a0:	movw	r3, #65535	; 0xffff
   2e0a4:	ldr	r1, [r2, #12]
   2e0a8:	sub	r1, r1, #1
   2e0ac:	str	r1, [r2, #12]
   2e0b0:	ldrh	r1, [r0, #26]
   2e0b4:	sub	r1, r1, #1
   2e0b8:	tst	r1, r3
   2e0bc:	strh	r1, [r0, #26]
   2e0c0:	beq	2e0c8 <fputs@plt+0x1cd14>
   2e0c4:	bx	lr
   2e0c8:	ldrb	r1, [r0, #24]
   2e0cc:	tst	r1, #1
   2e0d0:	bne	2e0e8 <fputs@plt+0x1cd34>
   2e0d4:	ldr	r1, [r0, #36]	; 0x24
   2e0d8:	cmp	r1, #0
   2e0dc:	beq	2e0c4 <fputs@plt+0x1cd10>
   2e0e0:	mov	r1, #3
   2e0e4:	b	2a624 <fputs@plt+0x19270>
   2e0e8:	ldrb	r1, [r2, #32]
   2e0ec:	cmp	r1, #0
   2e0f0:	bxeq	lr
   2e0f4:	movw	r1, #16696	; 0x4138
   2e0f8:	movt	r1, #10
   2e0fc:	ldr	r3, [r1, #140]	; 0x8c
   2e100:	ldr	r1, [r0]
   2e104:	ldr	r0, [r2, #44]	; 0x2c
   2e108:	mov	r2, #0
   2e10c:	bx	r3
   2e110:	push	{r4, sl, fp, lr}
   2e114:	add	fp, sp, #8
   2e118:	sub	sp, sp, #40	; 0x28
   2e11c:	cmp	r1, #0
   2e120:	mov	r2, r1
   2e124:	mov	r4, r0
   2e128:	mov	ip, sp
   2e12c:	movwne	r2, #1
   2e130:	cmp	r0, #0
   2e134:	movwne	r4, #1
   2e138:	cmpne	r1, #0
   2e13c:	bne	2e14c <fputs@plt+0x1cd98>
   2e140:	mov	lr, r0
   2e144:	mov	r3, r1
   2e148:	b	2e1b0 <fputs@plt+0x1cdfc>
   2e14c:	mov	ip, sp
   2e150:	ldr	r2, [r1, #20]
   2e154:	ldr	r3, [r0, #20]
   2e158:	cmp	r3, r2
   2e15c:	bcs	2e174 <fputs@plt+0x1cdc0>
   2e160:	str	r0, [ip, #12]
   2e164:	mov	r3, r1
   2e168:	mov	ip, r0
   2e16c:	ldr	lr, [r0, #12]
   2e170:	b	2e184 <fputs@plt+0x1cdd0>
   2e174:	str	r1, [ip, #12]
   2e178:	mov	lr, r0
   2e17c:	mov	ip, r1
   2e180:	ldr	r3, [r1, #12]
   2e184:	cmp	r3, #0
   2e188:	mov	r2, r3
   2e18c:	mov	r4, lr
   2e190:	movwne	r2, #1
   2e194:	cmp	lr, #0
   2e198:	movwne	r4, #1
   2e19c:	beq	2e1b0 <fputs@plt+0x1cdfc>
   2e1a0:	cmp	r3, #0
   2e1a4:	mov	r1, r3
   2e1a8:	mov	r0, lr
   2e1ac:	bne	2e150 <fputs@plt+0x1cd9c>
   2e1b0:	cmp	r2, #0
   2e1b4:	moveq	r3, r2
   2e1b8:	cmp	r4, #0
   2e1bc:	movne	r3, lr
   2e1c0:	str	r3, [ip, #12]
   2e1c4:	ldr	r0, [sp, #12]
   2e1c8:	sub	sp, fp, #8
   2e1cc:	pop	{r4, sl, fp, pc}
   2e1d0:	push	{fp, lr}
   2e1d4:	mov	fp, sp
   2e1d8:	sub	sp, sp, #16
   2e1dc:	ldr	r1, [r0]
   2e1e0:	ldr	ip, [r1, #8]
   2e1e4:	stm	sp, {r2, r3}
   2e1e8:	sub	r1, fp, #4
   2e1ec:	mov	r2, #4
   2e1f0:	blx	ip
   2e1f4:	cmp	r0, #0
   2e1f8:	bne	2e20c <fputs@plt+0x1ce58>
   2e1fc:	ldr	r2, [fp, #-4]
   2e200:	ldr	r1, [fp, #8]
   2e204:	rev	r2, r2
   2e208:	str	r2, [r1]
   2e20c:	mov	sp, fp
   2e210:	pop	{fp, pc}
   2e214:	ldrh	r1, [r0, #24]
   2e218:	tst	r1, #33	; 0x21
   2e21c:	bxeq	lr
   2e220:	movw	r2, #65503	; 0xffdf
   2e224:	tst	r1, #1
   2e228:	and	r2, r1, r2
   2e22c:	strh	r2, [r0, #24]
   2e230:	bne	2e238 <fputs@plt+0x1ce84>
   2e234:	bx	lr
   2e238:	eor	r1, r2, #3
   2e23c:	strh	r1, [r0, #24]
   2e240:	mov	r1, #2
   2e244:	b	2a624 <fputs@plt+0x19270>
   2e248:	push	{r4, r5, r6, r7, fp, lr}
   2e24c:	add	fp, sp, #16
   2e250:	sub	sp, sp, #40	; 0x28
   2e254:	mov	r5, r0
   2e258:	mov	r0, #0
   2e25c:	mov	r7, r2
   2e260:	mov	r4, r1
   2e264:	strb	r0, [r1]
   2e268:	add	r1, sp, #24
   2e26c:	ldr	r0, [r5]
   2e270:	ldr	r2, [r0, #24]
   2e274:	mov	r0, r5
   2e278:	blx	r2
   2e27c:	cmp	r0, #0
   2e280:	bne	2e2b8 <fputs@plt+0x1cf04>
   2e284:	ldr	r1, [sp, #24]
   2e288:	ldr	r3, [sp, #28]
   2e28c:	subs	r2, r1, #16
   2e290:	sbcs	r2, r3, #0
   2e294:	blt	2e2b8 <fputs@plt+0x1cf04>
   2e298:	sub	r0, fp, #20
   2e29c:	subs	r2, r1, #16
   2e2a0:	str	r0, [sp]
   2e2a4:	sbc	r3, r3, #0
   2e2a8:	mov	r0, r5
   2e2ac:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2e2b0:	cmp	r0, #0
   2e2b4:	beq	2e2c0 <fputs@plt+0x1cf0c>
   2e2b8:	sub	sp, fp, #16
   2e2bc:	pop	{r4, r5, r6, r7, fp, pc}
   2e2c0:	ldr	r6, [fp, #-20]	; 0xffffffec
   2e2c4:	mov	r0, #0
   2e2c8:	cmp	r6, r7
   2e2cc:	bcs	2e2b8 <fputs@plt+0x1cf04>
   2e2d0:	cmp	r6, #0
   2e2d4:	beq	2e2b8 <fputs@plt+0x1cf04>
   2e2d8:	ldr	r0, [sp, #24]
   2e2dc:	ldr	r1, [sp, #28]
   2e2e0:	add	r2, sp, #20
   2e2e4:	str	r2, [sp]
   2e2e8:	subs	r2, r0, #12
   2e2ec:	mov	r0, r5
   2e2f0:	sbc	r3, r1, #0
   2e2f4:	bl	2e1d0 <fputs@plt+0x1ce1c>
   2e2f8:	cmp	r0, #0
   2e2fc:	bne	2e2b8 <fputs@plt+0x1cf04>
   2e300:	ldr	r2, [r5]
   2e304:	ldr	r0, [sp, #24]
   2e308:	ldr	r1, [sp, #28]
   2e30c:	ldr	r3, [r2, #8]
   2e310:	subs	r0, r0, #8
   2e314:	mov	r2, #8
   2e318:	sbc	r1, r1, #0
   2e31c:	stm	sp, {r0, r1}
   2e320:	add	r1, sp, #12
   2e324:	mov	r0, r5
   2e328:	blx	r3
   2e32c:	cmp	r0, #0
   2e330:	bne	2e2b8 <fputs@plt+0x1cf04>
   2e334:	movw	r1, #50476	; 0xc52c
   2e338:	add	r0, sp, #12
   2e33c:	mov	r2, #8
   2e340:	movt	r1, #8
   2e344:	bl	110e4 <memcmp@plt>
   2e348:	cmp	r0, #0
   2e34c:	mov	r0, #0
   2e350:	bne	2e2b8 <fputs@plt+0x1cf04>
   2e354:	ldr	r2, [sp, #24]
   2e358:	mvn	r1, #15
   2e35c:	mvn	r0, #0
   2e360:	ldr	r3, [sp, #28]
   2e364:	subs	r1, r1, r6
   2e368:	sbc	r0, r0, #0
   2e36c:	adds	r1, r1, r2
   2e370:	ldr	r2, [r5]
   2e374:	adc	r0, r0, r3
   2e378:	ldr	r3, [r2, #8]
   2e37c:	str	r1, [sp]
   2e380:	str	r0, [sp, #4]
   2e384:	mov	r0, r5
   2e388:	mov	r1, r4
   2e38c:	mov	r2, r6
   2e390:	blx	r3
   2e394:	cmp	r0, #0
   2e398:	bne	2e2b8 <fputs@plt+0x1cf04>
   2e39c:	ldr	r0, [sp, #20]
   2e3a0:	mov	r1, #0
   2e3a4:	ldrb	r2, [r4, r1]
   2e3a8:	add	r1, r1, #1
   2e3ac:	cmp	r6, r1
   2e3b0:	sub	r0, r0, r2
   2e3b4:	bne	2e3a4 <fputs@plt+0x1cff0>
   2e3b8:	cmp	r0, #0
   2e3bc:	str	r0, [sp, #20]
   2e3c0:	mov	r0, #0
   2e3c4:	movne	r6, #0
   2e3c8:	strne	r6, [fp, #-20]	; 0xffffffec
   2e3cc:	strb	r0, [r4, r6]
   2e3d0:	b	2e2b8 <fputs@plt+0x1cf04>
   2e3d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2e3d8:	add	fp, sp, #24
   2e3dc:	sub	sp, sp, #16
   2e3e0:	ldr	r2, [r0, #64]	; 0x40
   2e3e4:	mov	r4, r1
   2e3e8:	mov	r5, r0
   2e3ec:	mov	r0, #0
   2e3f0:	ldr	r1, [r2]
   2e3f4:	cmp	r1, #0
   2e3f8:	beq	2e4d8 <fputs@plt+0x1d124>
   2e3fc:	ldrb	r3, [r5, #17]
   2e400:	sub	r3, r3, #1
   2e404:	uxtb	r3, r3
   2e408:	cmp	r3, #3
   2e40c:	bcc	2e4d8 <fputs@plt+0x1d124>
   2e410:	ldr	r3, [r1, #24]
   2e414:	ldr	r6, [r5, #160]	; 0xa0
   2e418:	add	r1, sp, #8
   2e41c:	mov	r0, r2
   2e420:	blx	r3
   2e424:	cmp	r0, #0
   2e428:	bne	2e4d8 <fputs@plt+0x1d124>
   2e42c:	umull	r7, r0, r6, r4
   2e430:	asr	r1, r6, #31
   2e434:	ldr	r2, [sp, #12]
   2e438:	mla	r8, r1, r4, r0
   2e43c:	ldr	r1, [sp, #8]
   2e440:	eor	r0, r2, r8
   2e444:	eor	r3, r1, r7
   2e448:	orrs	r0, r3, r0
   2e44c:	mov	r0, #0
   2e450:	beq	2e4d8 <fputs@plt+0x1d124>
   2e454:	subs	r0, r7, r1
   2e458:	sbcs	r0, r8, r2
   2e45c:	bge	2e47c <fputs@plt+0x1d0c8>
   2e460:	ldr	r0, [r5, #64]	; 0x40
   2e464:	mov	r2, r7
   2e468:	mov	r3, r8
   2e46c:	ldr	r1, [r0]
   2e470:	ldr	r1, [r1, #16]
   2e474:	blx	r1
   2e478:	b	2e4c8 <fputs@plt+0x1d114>
   2e47c:	adds	r0, r1, r6
   2e480:	adc	r1, r2, r6, asr #31
   2e484:	subs	r0, r7, r0
   2e488:	sbcs	r0, r8, r1
   2e48c:	blt	2e4d0 <fputs@plt+0x1d11c>
   2e490:	ldr	r9, [r5, #208]	; 0xd0
   2e494:	mov	r1, #0
   2e498:	mov	r2, r6
   2e49c:	mov	r0, r9
   2e4a0:	bl	11174 <memset@plt>
   2e4a4:	ldr	r0, [r5, #64]	; 0x40
   2e4a8:	subs	r1, r7, r6
   2e4ac:	sbc	r2, r8, r6, asr #31
   2e4b0:	ldr	r3, [r0]
   2e4b4:	ldr	r3, [r3, #12]
   2e4b8:	stm	sp, {r1, r2}
   2e4bc:	mov	r1, r9
   2e4c0:	mov	r2, r6
   2e4c4:	blx	r3
   2e4c8:	cmp	r0, #0
   2e4cc:	bne	2e4d8 <fputs@plt+0x1d124>
   2e4d0:	mov	r0, #0
   2e4d4:	str	r4, [r5, #36]	; 0x24
   2e4d8:	sub	sp, fp, #24
   2e4dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2e4e0:	push	{r4, r5, r6, r7, fp, lr}
   2e4e4:	add	fp, sp, #16
   2e4e8:	mov	r4, r0
   2e4ec:	cmp	r1, #0
   2e4f0:	beq	2e534 <fputs@plt+0x1d180>
   2e4f4:	ldrb	r0, [r4, #43]	; 0x2b
   2e4f8:	cmp	r1, #1
   2e4fc:	blt	2e580 <fputs@plt+0x1d1cc>
   2e500:	cmp	r0, #0
   2e504:	bne	2e528 <fputs@plt+0x1d174>
   2e508:	ldr	r0, [r4, #4]
   2e50c:	mov	r2, #1
   2e510:	mov	r3, #5
   2e514:	ldr	r1, [r0]
   2e518:	ldr	r7, [r1, #56]	; 0x38
   2e51c:	ldrsh	r1, [r4, #40]	; 0x28
   2e520:	add	r1, r1, #3
   2e524:	blx	r7
   2e528:	mov	r5, #1
   2e52c:	strb	r5, [r4, #43]	; 0x2b
   2e530:	b	2e588 <fputs@plt+0x1d1d4>
   2e534:	ldrb	r0, [r4, #43]	; 0x2b
   2e538:	mov	r5, #0
   2e53c:	cmp	r0, #0
   2e540:	beq	2e588 <fputs@plt+0x1d1d4>
   2e544:	strb	r5, [r4, #43]	; 0x2b
   2e548:	mov	r2, #1
   2e54c:	mov	r3, #6
   2e550:	mov	r7, #1
   2e554:	ldr	r0, [r4, #4]
   2e558:	ldr	r1, [r0]
   2e55c:	ldr	r6, [r1, #56]	; 0x38
   2e560:	ldrsh	r1, [r4, #40]	; 0x28
   2e564:	add	r1, r1, #3
   2e568:	blx	r6
   2e56c:	cmp	r0, #0
   2e570:	beq	2e57c <fputs@plt+0x1d1c8>
   2e574:	strb	r7, [r4, #43]	; 0x2b
   2e578:	b	2e588 <fputs@plt+0x1d1d4>
   2e57c:	ldrb	r0, [r4, #43]	; 0x2b
   2e580:	clz	r0, r0
   2e584:	lsr	r5, r0, #5
   2e588:	mov	r0, r5
   2e58c:	pop	{r4, r5, r6, r7, fp, pc}
   2e590:	push	{fp, lr}
   2e594:	mov	fp, sp
   2e598:	ldrb	r3, [r0, #9]
   2e59c:	cmp	r3, #0
   2e5a0:	beq	2e5fc <fputs@plt+0x1d248>
   2e5a4:	ldr	ip, [r0, #4]
   2e5a8:	ldr	r3, [ip, #76]	; 0x4c
   2e5ac:	cmp	r3, r0
   2e5b0:	beq	2e5c4 <fputs@plt+0x1d210>
   2e5b4:	ldrb	lr, [ip, #22]
   2e5b8:	movw	r3, #262	; 0x106
   2e5bc:	tst	lr, #32
   2e5c0:	bne	2e600 <fputs@plt+0x1d24c>
   2e5c4:	ldr	lr, [ip, #72]	; 0x48
   2e5c8:	b	2e5f4 <fputs@plt+0x1d240>
   2e5cc:	ldr	r3, [lr]
   2e5d0:	cmp	r3, r0
   2e5d4:	beq	2e5f0 <fputs@plt+0x1d23c>
   2e5d8:	ldr	r3, [lr, #4]
   2e5dc:	cmp	r3, r1
   2e5e0:	bne	2e5f0 <fputs@plt+0x1d23c>
   2e5e4:	ldrb	r3, [lr, #8]
   2e5e8:	cmp	r3, r2
   2e5ec:	bne	2e608 <fputs@plt+0x1d254>
   2e5f0:	ldr	lr, [lr, #12]
   2e5f4:	cmp	lr, #0
   2e5f8:	bne	2e5cc <fputs@plt+0x1d218>
   2e5fc:	mov	r3, #0
   2e600:	mov	r0, r3
   2e604:	pop	{fp, pc}
   2e608:	cmp	r2, #2
   2e60c:	movw	r3, #262	; 0x106
   2e610:	ldrheq	r0, [ip, #22]
   2e614:	orreq	r0, r0, #64	; 0x40
   2e618:	strheq	r0, [ip, #22]
   2e61c:	b	2e600 <fputs@plt+0x1d24c>
   2e620:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e624:	add	fp, sp, #24
   2e628:	mov	r4, r0
   2e62c:	ldr	r0, [r0, #44]	; 0x2c
   2e630:	mov	r6, #0
   2e634:	cmp	r0, #0
   2e638:	bne	2e704 <fputs@plt+0x1d350>
   2e63c:	ldr	r5, [r4, #12]
   2e640:	ldr	r0, [r5, #72]	; 0x48
   2e644:	ldr	r7, [r5, #56]	; 0x38
   2e648:	bl	18b3c <fputs@plt+0x7788>
   2e64c:	mov	r6, r0
   2e650:	cmp	r0, #0
   2e654:	bne	2e704 <fputs@plt+0x1d350>
   2e658:	movw	r0, #50520	; 0xc558
   2e65c:	mov	r8, r7
   2e660:	movw	r1, #257	; 0x101
   2e664:	mov	r2, #8256	; 0x2040
   2e668:	mov	r6, #0
   2e66c:	movt	r0, #8
   2e670:	vld1.64	{d16-d17}, [r0]
   2e674:	mov	r0, #31
   2e678:	vst1.8	{d16-d17}, [r8], r0
   2e67c:	ldr	r0, [r4, #32]
   2e680:	lsr	r0, r0, #8
   2e684:	strb	r0, [r7, #16]
   2e688:	ldrh	r0, [r4, #34]	; 0x22
   2e68c:	strh	r1, [r7, #18]
   2e690:	strb	r0, [r7, #17]
   2e694:	ldr	r0, [r4, #32]
   2e698:	ldr	r1, [r4, #36]	; 0x24
   2e69c:	strh	r2, [r7, #21]
   2e6a0:	mov	r2, #32
   2e6a4:	strb	r2, [r7, #23]
   2e6a8:	mov	r2, #76	; 0x4c
   2e6ac:	sub	r0, r0, r1
   2e6b0:	mov	r1, #0
   2e6b4:	strb	r0, [r7, #20]
   2e6b8:	add	r0, r7, #24
   2e6bc:	bl	11174 <memset@plt>
   2e6c0:	mov	r0, r5
   2e6c4:	mov	r1, #13
   2e6c8:	bl	2f1c8 <fputs@plt+0x1de14>
   2e6cc:	ldrh	r0, [r4, #22]
   2e6d0:	orr	r0, r0, #2
   2e6d4:	strh	r0, [r4, #22]
   2e6d8:	ldrb	r0, [r4, #17]
   2e6dc:	strb	r6, [r7, #54]	; 0x36
   2e6e0:	strh	r6, [r7, #52]	; 0x34
   2e6e4:	strb	r0, [r7, #55]	; 0x37
   2e6e8:	ldrb	r0, [r4, #18]
   2e6ec:	strb	r6, [r7, #66]	; 0x42
   2e6f0:	strh	r6, [r7, #64]	; 0x40
   2e6f4:	strb	r0, [r7, #67]	; 0x43
   2e6f8:	mov	r0, #1
   2e6fc:	str	r0, [r4, #44]	; 0x2c
   2e700:	strb	r0, [r8]
   2e704:	mov	r0, r6
   2e708:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e70c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2e710:	add	fp, sp, #24
   2e714:	sub	sp, sp, #40	; 0x28
   2e718:	mov	r8, r0
   2e71c:	ldrb	r0, [r0, #16]
   2e720:	cmp	r0, #0
   2e724:	ldrne	r6, [r8, #44]	; 0x2c
   2e728:	cmpne	r6, #0
   2e72c:	bne	2e85c <fputs@plt+0x1d4a8>
   2e730:	ldr	r0, [r8, #216]	; 0xd8
   2e734:	cmp	r0, #0
   2e738:	beq	2e7bc <fputs@plt+0x1d408>
   2e73c:	mov	r1, #0
   2e740:	str	r1, [sp, #8]
   2e744:	bl	2c460 <fputs@plt+0x1b0ac>
   2e748:	ldr	r6, [r8, #216]	; 0xd8
   2e74c:	mov	r7, #1
   2e750:	add	r4, sp, #8
   2e754:	mov	r0, r6
   2e758:	mov	r1, r4
   2e75c:	mov	r2, #0
   2e760:	mov	r3, r7
   2e764:	bl	29310 <fputs@plt+0x17f5c>
   2e768:	add	r7, r7, #1
   2e76c:	cmn	r0, #1
   2e770:	beq	2e754 <fputs@plt+0x1d3a0>
   2e774:	mov	r5, r0
   2e778:	ldr	r0, [sp, #8]
   2e77c:	orrs	r0, r0, r5
   2e780:	beq	2e7d8 <fputs@plt+0x1d424>
   2e784:	mov	r0, r8
   2e788:	bl	2b098 <fputs@plt+0x19ce4>
   2e78c:	ldrb	r0, [r8, #23]
   2e790:	cmp	r0, #0
   2e794:	beq	2e7d8 <fputs@plt+0x1d424>
   2e798:	ldr	r0, [r8, #64]	; 0x40
   2e79c:	mov	r2, #0
   2e7a0:	mov	r3, #0
   2e7a4:	ldr	r1, [r0]
   2e7a8:	ldr	r1, [r1, #72]	; 0x48
   2e7ac:	str	r2, [sp]
   2e7b0:	mov	r2, #0
   2e7b4:	blx	r1
   2e7b8:	b	2e7d8 <fputs@plt+0x1d424>
   2e7bc:	ldrb	r0, [r8, #17]
   2e7c0:	mov	r5, #0
   2e7c4:	cmp	r0, #0
   2e7c8:	beq	2e804 <fputs@plt+0x1d450>
   2e7cc:	ldr	r0, [r8, #216]	; 0xd8
   2e7d0:	cmp	r0, #0
   2e7d4:	bne	2e73c <fputs@plt+0x1d388>
   2e7d8:	cmp	r5, #0
   2e7dc:	bne	2e834 <fputs@plt+0x1d480>
   2e7e0:	ldrb	r0, [r8, #17]
   2e7e4:	mov	r6, r5
   2e7e8:	cmp	r0, #0
   2e7ec:	bne	2e838 <fputs@plt+0x1d484>
   2e7f0:	add	r1, r8, #28
   2e7f4:	mov	r0, r8
   2e7f8:	bl	2ef34 <fputs@plt+0x1db80>
   2e7fc:	mov	r6, r0
   2e800:	b	2e838 <fputs@plt+0x1d484>
   2e804:	mov	r0, r8
   2e808:	mov	r1, #1
   2e80c:	bl	2a5b4 <fputs@plt+0x19200>
   2e810:	cmp	r0, #5
   2e814:	bne	2e868 <fputs@plt+0x1d4b4>
   2e818:	ldrd	r2, [r8, #184]	; 0xb8
   2e81c:	mov	r0, r3
   2e820:	blx	r2
   2e824:	cmp	r0, #0
   2e828:	bne	2e804 <fputs@plt+0x1d450>
   2e82c:	mov	r6, #5
   2e830:	b	2e840 <fputs@plt+0x1d48c>
   2e834:	mov	r6, r5
   2e838:	cmp	r6, #0
   2e83c:	beq	2e84c <fputs@plt+0x1d498>
   2e840:	mov	r0, r8
   2e844:	bl	2b3fc <fputs@plt+0x1a048>
   2e848:	b	2e85c <fputs@plt+0x1d4a8>
   2e84c:	mov	r0, #1
   2e850:	mov	r6, #0
   2e854:	strb	r0, [r8, #24]
   2e858:	strb	r0, [r8, #17]
   2e85c:	mov	r0, r6
   2e860:	sub	sp, fp, #24
   2e864:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2e868:	mov	r6, r0
   2e86c:	cmp	r0, #0
   2e870:	bne	2e840 <fputs@plt+0x1d48c>
   2e874:	ldrb	r0, [r8, #18]
   2e878:	cmp	r0, #1
   2e87c:	bhi	2ea64 <fputs@plt+0x1d6b0>
   2e880:	mov	r0, #1
   2e884:	ldr	r9, [r8]
   2e888:	mov	r4, #0
   2e88c:	mov	r6, #0
   2e890:	str	r0, [sp, #8]
   2e894:	ldr	r1, [r8, #68]	; 0x44
   2e898:	ldr	r7, [r1]
   2e89c:	cmp	r7, #0
   2e8a0:	bne	2e8cc <fputs@plt+0x1d518>
   2e8a4:	ldr	r6, [r9, #32]
   2e8a8:	ldr	r1, [r8, #180]	; 0xb4
   2e8ac:	add	r3, sp, #8
   2e8b0:	mov	r0, r9
   2e8b4:	mov	r2, #0
   2e8b8:	blx	r6
   2e8bc:	mov	r6, r0
   2e8c0:	ldr	r0, [sp, #8]
   2e8c4:	cmp	r0, #0
   2e8c8:	movwne	r0, #1
   2e8cc:	cmp	r0, #0
   2e8d0:	beq	2ea54 <fputs@plt+0x1d6a0>
   2e8d4:	cmp	r6, #0
   2e8d8:	bne	2ea54 <fputs@plt+0x1d6a0>
   2e8dc:	mov	r4, #0
   2e8e0:	str	r4, [fp, #-28]	; 0xffffffe4
   2e8e4:	ldr	r0, [r8, #64]	; 0x40
   2e8e8:	ldr	r1, [r0]
   2e8ec:	ldr	r2, [r1, #36]	; 0x24
   2e8f0:	sub	r1, fp, #28
   2e8f4:	blx	r2
   2e8f8:	mov	r6, r0
   2e8fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e900:	orrs	r0, r0, r6
   2e904:	bne	2ea54 <fputs@plt+0x1d6a0>
   2e908:	add	r1, sp, #32
   2e90c:	mov	r0, r8
   2e910:	bl	2ef34 <fputs@plt+0x1db80>
   2e914:	mov	r4, #0
   2e918:	cmp	r0, #0
   2e91c:	beq	2e928 <fputs@plt+0x1d574>
   2e920:	mov	r6, r0
   2e924:	b	2ea54 <fputs@plt+0x1d6a0>
   2e928:	cmp	r7, #0
   2e92c:	ldreq	r0, [sp, #32]
   2e930:	cmpeq	r0, #0
   2e934:	beq	2e9b0 <fputs@plt+0x1d5fc>
   2e938:	cmp	r7, #0
   2e93c:	beq	2ec9c <fputs@plt+0x1d8e8>
   2e940:	mov	r1, #0
   2e944:	strb	r1, [sp, #28]
   2e948:	ldr	r0, [r8, #68]	; 0x44
   2e94c:	ldr	r2, [r0]
   2e950:	ldr	r3, [r2, #8]
   2e954:	str	r1, [sp]
   2e958:	str	r1, [sp, #4]
   2e95c:	add	r1, sp, #28
   2e960:	mov	r2, #1
   2e964:	blx	r3
   2e968:	movw	r1, #522	; 0x20a
   2e96c:	subs	r6, r0, r1
   2e970:	movne	r6, r0
   2e974:	cmp	r7, #0
   2e978:	bne	2e9a0 <fputs@plt+0x1d5ec>
   2e97c:	ldr	r4, [r8, #68]	; 0x44
   2e980:	ldr	r0, [r4]
   2e984:	cmp	r0, #0
   2e988:	beq	2e9a0 <fputs@plt+0x1d5ec>
   2e98c:	ldr	r1, [r0, #4]
   2e990:	mov	r0, r4
   2e994:	blx	r1
   2e998:	mov	r0, #0
   2e99c:	str	r0, [r4]
   2e9a0:	ldrb	r4, [sp, #28]
   2e9a4:	cmp	r4, #0
   2e9a8:	movwne	r4, #1
   2e9ac:	b	2ea54 <fputs@plt+0x1d6a0>
   2e9b0:	movw	r0, #35612	; 0x8b1c
   2e9b4:	movt	r0, #10
   2e9b8:	ldr	r0, [r0]
   2e9bc:	cmp	r0, #0
   2e9c0:	beq	2e9c8 <fputs@plt+0x1d614>
   2e9c4:	blx	r0
   2e9c8:	mov	r0, r8
   2e9cc:	mov	r1, #2
   2e9d0:	bl	2a5b4 <fputs@plt+0x19200>
   2e9d4:	cmp	r0, #0
   2e9d8:	bne	2ea34 <fputs@plt+0x1d680>
   2e9dc:	ldr	r3, [r9, #28]
   2e9e0:	ldr	r1, [r8, #180]	; 0xb4
   2e9e4:	mov	r0, r9
   2e9e8:	mov	r2, #0
   2e9ec:	blx	r3
   2e9f0:	ldrb	r0, [r8, #4]
   2e9f4:	cmp	r0, #0
   2e9f8:	bne	2ea34 <fputs@plt+0x1d680>
   2e9fc:	ldr	r0, [r8, #64]	; 0x40
   2ea00:	ldr	r1, [r0]
   2ea04:	cmp	r1, #0
   2ea08:	beq	2ea34 <fputs@plt+0x1d680>
   2ea0c:	ldrb	r2, [r8, #14]
   2ea10:	cmp	r2, #0
   2ea14:	bne	2ea24 <fputs@plt+0x1d670>
   2ea18:	ldr	r2, [r1, #32]
   2ea1c:	mov	r1, #1
   2ea20:	blx	r2
   2ea24:	ldrb	r0, [r8, #18]
   2ea28:	cmp	r0, #5
   2ea2c:	movne	r0, #1
   2ea30:	strbne	r0, [r8, #18]
   2ea34:	movw	r0, #35616	; 0x8b20
   2ea38:	mov	r4, #0
   2ea3c:	movt	r0, #10
   2ea40:	ldr	r0, [r0]
   2ea44:	cmp	r0, #0
   2ea48:	beq	2ea50 <fputs@plt+0x1d69c>
   2ea4c:	blx	r0
   2ea50:	mov	r6, #0
   2ea54:	cmp	r6, #0
   2ea58:	bne	2e840 <fputs@plt+0x1d48c>
   2ea5c:	cmp	r4, #0
   2ea60:	beq	2ec14 <fputs@plt+0x1d860>
   2ea64:	ldrb	r0, [r8, #15]
   2ea68:	mov	r6, #776	; 0x308
   2ea6c:	cmp	r0, #0
   2ea70:	bne	2e840 <fputs@plt+0x1d48c>
   2ea74:	mov	r0, r8
   2ea78:	mov	r1, #4
   2ea7c:	bl	2a5b4 <fputs@plt+0x19200>
   2ea80:	mov	r6, r0
   2ea84:	cmp	r0, #0
   2ea88:	bne	2e840 <fputs@plt+0x1d48c>
   2ea8c:	ldr	r0, [r8, #68]	; 0x44
   2ea90:	ldr	r0, [r0]
   2ea94:	cmp	r0, #0
   2ea98:	bne	2eb78 <fputs@plt+0x1d7c4>
   2ea9c:	ldr	r7, [r8]
   2eaa0:	ldr	r1, [r8, #180]	; 0xb4
   2eaa4:	add	r3, sp, #8
   2eaa8:	mov	r2, #0
   2eaac:	ldr	r6, [r7, #32]
   2eab0:	mov	r0, r7
   2eab4:	blx	r6
   2eab8:	mov	r6, r0
   2eabc:	cmp	r0, #0
   2eac0:	bne	2eb68 <fputs@plt+0x1d7b4>
   2eac4:	ldr	r0, [sp, #8]
   2eac8:	cmp	r0, #0
   2eacc:	beq	2eb68 <fputs@plt+0x1d7b4>
   2ead0:	mov	r0, #0
   2ead4:	movw	r3, #2050	; 0x802
   2ead8:	str	r0, [fp, #-28]	; 0xffffffe4
   2eadc:	sub	r0, fp, #28
   2eae0:	ldr	r6, [r7, #24]
   2eae4:	ldr	r2, [r8, #68]	; 0x44
   2eae8:	ldr	r1, [r8, #180]	; 0xb4
   2eaec:	str	r0, [sp]
   2eaf0:	mov	r0, r7
   2eaf4:	blx	r6
   2eaf8:	mov	r6, r0
   2eafc:	cmp	r0, #0
   2eb00:	bne	2eb68 <fputs@plt+0x1d7b4>
   2eb04:	ldrb	r0, [fp, #-28]	; 0xffffffe4
   2eb08:	mov	r6, #0
   2eb0c:	tst	r0, #1
   2eb10:	beq	2eb68 <fputs@plt+0x1d7b4>
   2eb14:	movw	r0, #63693	; 0xf8cd
   2eb18:	movw	r1, #64300	; 0xfb2c
   2eb1c:	movw	r2, #64283	; 0xfb1b
   2eb20:	movw	r3, #49095	; 0xbfc7
   2eb24:	mov	r6, #14
   2eb28:	movt	r0, #8
   2eb2c:	movt	r1, #8
   2eb30:	movt	r2, #8
   2eb34:	add	r0, r0, #20
   2eb38:	str	r0, [sp]
   2eb3c:	mov	r0, #14
   2eb40:	bl	15d70 <fputs@plt+0x49bc>
   2eb44:	ldr	r4, [r8, #68]	; 0x44
   2eb48:	ldr	r0, [r4]
   2eb4c:	cmp	r0, #0
   2eb50:	beq	2eb68 <fputs@plt+0x1d7b4>
   2eb54:	ldr	r1, [r0, #4]
   2eb58:	mov	r0, r4
   2eb5c:	blx	r1
   2eb60:	mov	r0, #0
   2eb64:	str	r0, [r4]
   2eb68:	ldr	r0, [r8, #68]	; 0x44
   2eb6c:	ldr	r0, [r0]
   2eb70:	cmp	r0, #0
   2eb74:	beq	2eba8 <fputs@plt+0x1d7f4>
   2eb78:	mov	r0, r8
   2eb7c:	bl	2b570 <fputs@plt+0x1a1bc>
   2eb80:	mov	r6, r0
   2eb84:	cmp	r0, #0
   2eb88:	bne	2ebf4 <fputs@plt+0x1d840>
   2eb8c:	mov	r0, r8
   2eb90:	mov	r1, #1
   2eb94:	bl	2cf58 <fputs@plt+0x1bba4>
   2eb98:	mov	r6, r0
   2eb9c:	mov	r0, #0
   2eba0:	strb	r0, [r8, #17]
   2eba4:	b	2ebec <fputs@plt+0x1d838>
   2eba8:	ldrb	r0, [r8, #4]
   2ebac:	cmp	r0, #0
   2ebb0:	bne	2ebec <fputs@plt+0x1d838>
   2ebb4:	ldr	r0, [r8, #64]	; 0x40
   2ebb8:	ldr	r1, [r0]
   2ebbc:	cmp	r1, #0
   2ebc0:	beq	2ebec <fputs@plt+0x1d838>
   2ebc4:	ldrb	r2, [r8, #14]
   2ebc8:	cmp	r2, #0
   2ebcc:	bne	2ebdc <fputs@plt+0x1d828>
   2ebd0:	ldr	r2, [r1, #32]
   2ebd4:	mov	r1, #1
   2ebd8:	blx	r2
   2ebdc:	ldrb	r0, [r8, #18]
   2ebe0:	cmp	r0, #5
   2ebe4:	movne	r0, #1
   2ebe8:	strbne	r0, [r8, #18]
   2ebec:	cmp	r6, #0
   2ebf0:	beq	2ec14 <fputs@plt+0x1d860>
   2ebf4:	uxtb	r0, r6
   2ebf8:	cmp	r0, #13
   2ebfc:	cmpne	r0, #10
   2ec00:	bne	2e840 <fputs@plt+0x1d48c>
   2ec04:	mov	r0, #6
   2ec08:	strb	r0, [r8, #17]
   2ec0c:	str	r6, [r8, #44]	; 0x2c
   2ec10:	b	2e840 <fputs@plt+0x1d48c>
   2ec14:	ldrb	r0, [r8, #13]
   2ec18:	cmp	r0, #0
   2ec1c:	bne	2e7cc <fputs@plt+0x1d418>
   2ec20:	ldrb	r0, [r8, #24]
   2ec24:	cmp	r0, #0
   2ec28:	beq	2ed50 <fputs@plt+0x1d99c>
   2ec2c:	mov	r0, #0
   2ec30:	sub	r1, fp, #28
   2ec34:	str	r0, [fp, #-28]	; 0xffffffe4
   2ec38:	mov	r0, r8
   2ec3c:	bl	2ef34 <fputs@plt+0x1db80>
   2ec40:	mov	r6, r0
   2ec44:	cmp	r0, #0
   2ec48:	bne	2e840 <fputs@plt+0x1d48c>
   2ec4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ec50:	cmp	r0, #0
   2ec54:	beq	2ece8 <fputs@plt+0x1d934>
   2ec58:	ldr	r0, [r8, #64]	; 0x40
   2ec5c:	mov	r2, #24
   2ec60:	ldr	r1, [r0]
   2ec64:	ldr	r3, [r1, #8]
   2ec68:	mov	r1, #0
   2ec6c:	str	r2, [sp]
   2ec70:	mov	r2, #16
   2ec74:	str	r1, [sp, #4]
   2ec78:	add	r1, sp, #8
   2ec7c:	blx	r3
   2ec80:	cmp	r0, #0
   2ec84:	beq	2ecf4 <fputs@plt+0x1d940>
   2ec88:	mov	r6, r0
   2ec8c:	movw	r0, #522	; 0x20a
   2ec90:	cmp	r6, r0
   2ec94:	beq	2ecf4 <fputs@plt+0x1d940>
   2ec98:	b	2e840 <fputs@plt+0x1d48c>
   2ec9c:	movw	r0, #2049	; 0x801
   2eca0:	movw	r3, #2049	; 0x801
   2eca4:	str	r0, [sp, #28]
   2eca8:	add	r0, sp, #28
   2ecac:	ldr	r6, [r9, #24]
   2ecb0:	ldr	r2, [r8, #68]	; 0x44
   2ecb4:	ldr	r1, [r8, #180]	; 0xb4
   2ecb8:	str	r0, [sp]
   2ecbc:	mov	r0, r9
   2ecc0:	blx	r6
   2ecc4:	cmp	r0, #14
   2ecc8:	beq	2ecdc <fputs@plt+0x1d928>
   2eccc:	mov	r6, r0
   2ecd0:	cmp	r0, #0
   2ecd4:	beq	2e940 <fputs@plt+0x1d58c>
   2ecd8:	b	2ea54 <fputs@plt+0x1d6a0>
   2ecdc:	mov	r6, #0
   2ece0:	mov	r4, #1
   2ece4:	b	2ea54 <fputs@plt+0x1d6a0>
   2ece8:	vmov.i32	q8, #0	; 0x00000000
   2ecec:	add	r0, sp, #8
   2ecf0:	vst1.64	{d16-d17}, [r0]
   2ecf4:	add	r0, r8, #112	; 0x70
   2ecf8:	add	r1, sp, #8
   2ecfc:	mov	r2, #16
   2ed00:	bl	110e4 <memcmp@plt>
   2ed04:	cmp	r0, #0
   2ed08:	beq	2ed40 <fputs@plt+0x1d98c>
   2ed0c:	mov	r0, r8
   2ed10:	bl	2b098 <fputs@plt+0x19ce4>
   2ed14:	ldrb	r0, [r8, #23]
   2ed18:	cmp	r0, #0
   2ed1c:	beq	2ed40 <fputs@plt+0x1d98c>
   2ed20:	ldr	r0, [r8, #64]	; 0x40
   2ed24:	mov	r2, #0
   2ed28:	mov	r3, #0
   2ed2c:	ldr	r1, [r0]
   2ed30:	ldr	r1, [r1, #72]	; 0x48
   2ed34:	str	r2, [sp]
   2ed38:	mov	r2, #0
   2ed3c:	blx	r1
   2ed40:	ldrb	r0, [r8, #13]
   2ed44:	mov	r5, #0
   2ed48:	cmp	r0, #0
   2ed4c:	bne	2e7cc <fputs@plt+0x1d418>
   2ed50:	sub	r1, fp, #28
   2ed54:	mov	r0, r8
   2ed58:	bl	2ef34 <fputs@plt+0x1db80>
   2ed5c:	cmp	r0, #0
   2ed60:	beq	2ed6c <fputs@plt+0x1d9b8>
   2ed64:	mov	r5, r0
   2ed68:	b	2e7cc <fputs@plt+0x1d418>
   2ed6c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ed70:	ldr	r0, [r8]
   2ed74:	ldr	r1, [r8, #220]	; 0xdc
   2ed78:	cmp	r2, #0
   2ed7c:	beq	2ed98 <fputs@plt+0x1d9e4>
   2ed80:	ldr	r7, [r0, #32]
   2ed84:	add	r3, sp, #8
   2ed88:	mov	r2, #0
   2ed8c:	blx	r7
   2ed90:	mov	r5, r0
   2ed94:	b	2edbc <fputs@plt+0x1da08>
   2ed98:	ldr	r3, [r0, #28]
   2ed9c:	mov	r2, #0
   2eda0:	mov	r4, #0
   2eda4:	blx	r3
   2eda8:	mov	r5, r0
   2edac:	movw	r0, #5898	; 0x170a
   2edb0:	str	r4, [sp, #8]
   2edb4:	cmp	r5, r0
   2edb8:	beq	2ede0 <fputs@plt+0x1da2c>
   2edbc:	cmp	r5, #0
   2edc0:	bne	2e7cc <fputs@plt+0x1d418>
   2edc4:	ldr	r0, [sp, #8]
   2edc8:	cmp	r0, #0
   2edcc:	beq	2ede0 <fputs@plt+0x1da2c>
   2edd0:	mov	r0, r8
   2edd4:	mov	r1, #0
   2edd8:	bl	2ee68 <fputs@plt+0x1dab4>
   2eddc:	b	2ed64 <fputs@plt+0x1d9b0>
   2ede0:	ldrb	r0, [r8, #5]
   2ede4:	mov	r5, #0
   2ede8:	cmp	r0, #5
   2edec:	moveq	r5, #0
   2edf0:	strbeq	r5, [r8, #5]
   2edf4:	b	2e7cc <fputs@plt+0x1d418>
   2edf8:	push	{r4, r5, r6, sl, fp, lr}
   2edfc:	add	fp, sp, #16
   2ee00:	sub	sp, sp, #8
   2ee04:	mov	r5, r0
   2ee08:	ldr	r0, [r0]
   2ee0c:	mov	r4, r2
   2ee10:	add	r2, sp, #4
   2ee14:	mov	r6, r1
   2ee18:	bl	18264 <fputs@plt+0x6eb0>
   2ee1c:	cmp	r0, #0
   2ee20:	bne	2ee60 <fputs@plt+0x1daac>
   2ee24:	ldr	r2, [sp, #4]
   2ee28:	ldr	r1, [r2, #8]
   2ee2c:	ldr	r3, [r1, #84]	; 0x54
   2ee30:	cmp	r3, r6
   2ee34:	beq	2ee5c <fputs@plt+0x1daa8>
   2ee38:	ldr	r3, [r2, #4]
   2ee3c:	str	r2, [r1, #72]	; 0x48
   2ee40:	mov	r2, #0
   2ee44:	cmp	r6, #1
   2ee48:	str	r6, [r1, #84]	; 0x54
   2ee4c:	movweq	r2, #100	; 0x64
   2ee50:	strb	r2, [r1, #5]
   2ee54:	str	r5, [r1, #52]	; 0x34
   2ee58:	str	r3, [r1, #56]	; 0x38
   2ee5c:	str	r1, [r4]
   2ee60:	sub	sp, fp, #16
   2ee64:	pop	{r4, r5, r6, sl, fp, pc}
   2ee68:	push	{r4, r5, fp, lr}
   2ee6c:	add	fp, sp, #8
   2ee70:	mov	r4, r0
   2ee74:	ldrb	r0, [r0, #13]
   2ee78:	cmp	r0, #0
   2ee7c:	bne	2ee8c <fputs@plt+0x1dad8>
   2ee80:	ldr	r0, [r4, #216]	; 0xd8
   2ee84:	cmp	r0, #0
   2ee88:	beq	2ee9c <fputs@plt+0x1dae8>
   2ee8c:	mov	r0, #1
   2ee90:	str	r0, [r1]
   2ee94:	mov	r0, #0
   2ee98:	pop	{r4, r5, fp, pc}
   2ee9c:	ldrb	r1, [r4, #14]
   2eea0:	mov	r0, #14
   2eea4:	cmp	r1, #0
   2eea8:	bne	2ee98 <fputs@plt+0x1dae4>
   2eeac:	ldrb	r1, [r4, #4]
   2eeb0:	cmp	r1, #0
   2eeb4:	beq	2ef00 <fputs@plt+0x1db4c>
   2eeb8:	ldr	r5, [r4, #68]	; 0x44
   2eebc:	ldr	r0, [r5]
   2eec0:	cmp	r0, #0
   2eec4:	beq	2eedc <fputs@plt+0x1db28>
   2eec8:	ldr	r1, [r0, #4]
   2eecc:	mov	r0, r5
   2eed0:	blx	r1
   2eed4:	mov	r0, #0
   2eed8:	str	r0, [r5]
   2eedc:	mov	r0, r4
   2eee0:	bl	2efe4 <fputs@plt+0x1dc30>
   2eee4:	cmp	r0, #0
   2eee8:	popne	{r4, r5, fp, pc}
   2eeec:	mov	r0, #0
   2eef0:	mov	r1, #5
   2eef4:	strb	r0, [r4, #17]
   2eef8:	strb	r1, [r4, #5]
   2eefc:	pop	{r4, r5, fp, pc}
   2ef00:	ldr	r1, [r4, #64]	; 0x40
   2ef04:	ldr	r1, [r1]
   2ef08:	ldr	r2, [r1]
   2ef0c:	cmp	r2, #2
   2ef10:	blt	2ee98 <fputs@plt+0x1dae4>
   2ef14:	ldr	r1, [r1, #52]	; 0x34
   2ef18:	cmp	r1, #0
   2ef1c:	bne	2eeb8 <fputs@plt+0x1db04>
   2ef20:	b	2ee98 <fputs@plt+0x1dae4>
   2ef24:	cmp	r0, #0
   2ef28:	bxeq	lr
   2ef2c:	ldr	r0, [r0, #72]	; 0x48
   2ef30:	b	2df48 <fputs@plt+0x1cb94>
   2ef34:	push	{r4, r5, fp, lr}
   2ef38:	add	fp, sp, #8
   2ef3c:	sub	sp, sp, #8
   2ef40:	mov	r5, r0
   2ef44:	ldr	r0, [r0, #216]	; 0xd8
   2ef48:	mov	r4, r1
   2ef4c:	cmp	r0, #0
   2ef50:	beq	2ef6c <fputs@plt+0x1dbb8>
   2ef54:	ldrsh	r1, [r0, #40]	; 0x28
   2ef58:	cmp	r1, #0
   2ef5c:	blt	2ef6c <fputs@plt+0x1dbb8>
   2ef60:	ldr	r0, [r0, #72]	; 0x48
   2ef64:	cmp	r0, #0
   2ef68:	bne	2efc8 <fputs@plt+0x1dc14>
   2ef6c:	mov	r0, #0
   2ef70:	str	r0, [sp, #4]
   2ef74:	str	r0, [sp]
   2ef78:	ldr	r0, [r5, #64]	; 0x40
   2ef7c:	ldr	r1, [r0]
   2ef80:	cmp	r1, #0
   2ef84:	beq	2efac <fputs@plt+0x1dbf8>
   2ef88:	ldr	r2, [r1, #24]
   2ef8c:	mov	r1, sp
   2ef90:	blx	r2
   2ef94:	cmp	r0, #0
   2ef98:	bne	2efdc <fputs@plt+0x1dc28>
   2ef9c:	ldm	sp, {r0, r1}
   2efa0:	subs	r0, r0, #1
   2efa4:	sbc	r1, r1, #0
   2efa8:	b	2efb4 <fputs@plt+0x1dc00>
   2efac:	mvn	r0, #0
   2efb0:	mvn	r1, #0
   2efb4:	ldr	r2, [r5, #160]	; 0xa0
   2efb8:	adds	r0, r0, r2
   2efbc:	asr	r3, r2, #31
   2efc0:	adc	r1, r1, r2, asr #31
   2efc4:	bl	8905c <fputs@plt+0x77ca8>
   2efc8:	ldr	r1, [r5, #164]	; 0xa4
   2efcc:	cmp	r0, r1
   2efd0:	strhi	r0, [r5, #164]	; 0xa4
   2efd4:	str	r0, [r4]
   2efd8:	mov	r0, #0
   2efdc:	sub	sp, fp, #8
   2efe0:	pop	{r4, r5, fp, pc}
   2efe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2efe8:	add	fp, sp, #28
   2efec:	sub	sp, sp, #20
   2eff0:	mov	r4, r0
   2eff4:	ldrb	r0, [r0, #4]
   2eff8:	mov	r5, #0
   2effc:	mov	r6, #0
   2f000:	cmp	r0, #0
   2f004:	beq	2f020 <fputs@plt+0x1dc6c>
   2f008:	mov	r0, r4
   2f00c:	bl	2f168 <fputs@plt+0x1ddb4>
   2f010:	mov	r7, r0
   2f014:	cmp	r0, #0
   2f018:	bne	2f154 <fputs@plt+0x1dda0>
   2f01c:	ldrb	r6, [r4, #4]
   2f020:	ldr	r0, [r4, #220]	; 0xdc
   2f024:	ldr	sl, [r4]
   2f028:	mov	r1, #0
   2f02c:	str	r0, [sp, #8]
   2f030:	ldr	r0, [r4, #64]	; 0x40
   2f034:	str	r0, [sp, #12]
   2f038:	ldrd	r8, [r4, #168]	; 0xa8
   2f03c:	str	r5, [r4, #216]	; 0xd8
   2f040:	ldr	r0, [sl, #4]
   2f044:	add	r7, r0, #120	; 0x78
   2f048:	mov	r0, r7
   2f04c:	bl	142d0 <fputs@plt+0x2f1c>
   2f050:	cmp	r0, #0
   2f054:	beq	2f10c <fputs@plt+0x1dd58>
   2f058:	mov	r1, #0
   2f05c:	mov	r2, r7
   2f060:	mov	r5, r0
   2f064:	bl	11174 <memset@plt>
   2f068:	strd	r8, [r5, #16]
   2f06c:	cmp	r6, #0
   2f070:	movw	r3, #6
   2f074:	add	r2, r5, #120	; 0x78
   2f078:	movw	r0, #65535	; 0xffff
   2f07c:	str	sl, [r5]
   2f080:	ldr	r8, [sp, #12]
   2f084:	ldr	r1, [sp, #8]
   2f088:	movwne	r6, #2
   2f08c:	movt	r3, #8
   2f090:	str	r8, [r5, #4]
   2f094:	str	r2, [r5, #8]
   2f098:	strh	r0, [r5, #40]	; 0x28
   2f09c:	movw	r0, #257	; 0x101
   2f0a0:	str	r1, [r5, #108]	; 0x6c
   2f0a4:	strh	r0, [r5, #48]	; 0x30
   2f0a8:	strb	r6, [r5, #43]	; 0x2b
   2f0ac:	str	r3, [sp, #16]
   2f0b0:	add	r0, sp, #16
   2f0b4:	ldr	r7, [sl, #24]
   2f0b8:	str	r0, [sp]
   2f0bc:	mov	r0, sl
   2f0c0:	blx	r7
   2f0c4:	cmp	r0, #0
   2f0c8:	beq	2f114 <fputs@plt+0x1dd60>
   2f0cc:	mov	r7, r0
   2f0d0:	mov	r0, r5
   2f0d4:	mov	r1, #0
   2f0d8:	mov	r8, #0
   2f0dc:	bl	2c19c <fputs@plt+0x1ade8>
   2f0e0:	ldr	r6, [r5, #8]
   2f0e4:	ldr	r0, [r6]
   2f0e8:	cmp	r0, #0
   2f0ec:	beq	2f100 <fputs@plt+0x1dd4c>
   2f0f0:	ldr	r1, [r0, #4]
   2f0f4:	mov	r0, r6
   2f0f8:	blx	r1
   2f0fc:	str	r8, [r6]
   2f100:	mov	r0, r5
   2f104:	bl	14400 <fputs@plt+0x304c>
   2f108:	b	2f154 <fputs@plt+0x1dda0>
   2f10c:	mov	r7, #7
   2f110:	b	2f154 <fputs@plt+0x1dda0>
   2f114:	ldrb	r1, [sp, #16]
   2f118:	mov	r0, r8
   2f11c:	tst	r1, #1
   2f120:	movne	r1, #1
   2f124:	strbne	r1, [r5, #46]	; 0x2e
   2f128:	ldr	r1, [r0]
   2f12c:	ldr	r1, [r1, #48]	; 0x30
   2f130:	blx	r1
   2f134:	tst	r0, #1024	; 0x400
   2f138:	mov	r7, #0
   2f13c:	movne	r1, #0
   2f140:	strbne	r1, [r5, #48]	; 0x30
   2f144:	tst	r0, #4096	; 0x1000
   2f148:	movne	r0, #0
   2f14c:	strbne	r0, [r5, #49]	; 0x31
   2f150:	str	r5, [r4, #216]	; 0xd8
   2f154:	mov	r0, r4
   2f158:	bl	2b034 <fputs@plt+0x19c80>
   2f15c:	mov	r0, r7
   2f160:	sub	sp, fp, #28
   2f164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f168:	push	{r4, r5, fp, lr}
   2f16c:	add	fp, sp, #8
   2f170:	mov	r1, #4
   2f174:	mov	r4, r0
   2f178:	bl	2a5b4 <fputs@plt+0x19200>
   2f17c:	mov	r5, r0
   2f180:	cmp	r0, #0
   2f184:	beq	2f1c0 <fputs@plt+0x1de0c>
   2f188:	ldr	r0, [r4, #64]	; 0x40
   2f18c:	ldr	r1, [r0]
   2f190:	cmp	r1, #0
   2f194:	beq	2f1c0 <fputs@plt+0x1de0c>
   2f198:	ldrb	r2, [r4, #14]
   2f19c:	cmp	r2, #0
   2f1a0:	bne	2f1b0 <fputs@plt+0x1ddfc>
   2f1a4:	ldr	r2, [r1, #32]
   2f1a8:	mov	r1, #1
   2f1ac:	blx	r2
   2f1b0:	ldrb	r0, [r4, #18]
   2f1b4:	cmp	r0, #5
   2f1b8:	movne	r0, #1
   2f1bc:	strbne	r0, [r4, #18]
   2f1c0:	mov	r0, r5
   2f1c4:	pop	{r4, r5, fp, pc}
   2f1c8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2f1cc:	add	fp, sp, #24
   2f1d0:	ldr	r6, [r0, #52]	; 0x34
   2f1d4:	mov	r4, r0
   2f1d8:	ldrb	r5, [r0, #5]
   2f1dc:	ldr	r7, [r0, #56]	; 0x38
   2f1e0:	mov	r8, r1
   2f1e4:	ldrb	r0, [r6, #22]
   2f1e8:	tst	r0, #4
   2f1ec:	beq	2f204 <fputs@plt+0x1de50>
   2f1f0:	ldr	r1, [r6, #36]	; 0x24
   2f1f4:	add	r0, r7, r5
   2f1f8:	sub	r2, r1, r5
   2f1fc:	mov	r1, #0
   2f200:	bl	11174 <memset@plt>
   2f204:	mov	r0, r7
   2f208:	mov	r9, #0
   2f20c:	tst	r8, #8
   2f210:	strb	r8, [r0, r5]!
   2f214:	str	r9, [r0, #1]
   2f218:	strb	r9, [r0, #7]
   2f21c:	ldr	r1, [r6, #36]	; 0x24
   2f220:	lsr	r1, r1, #8
   2f224:	strb	r1, [r0, #5]
   2f228:	ldr	r1, [r6, #36]	; 0x24
   2f22c:	strb	r1, [r0, #6]
   2f230:	mov	r0, #8
   2f234:	mov	r1, r8
   2f238:	movweq	r0, #12
   2f23c:	add	r5, r0, r5
   2f240:	ldr	r0, [r6, #36]	; 0x24
   2f244:	sub	r0, r0, r5
   2f248:	strh	r0, [r4, #16]
   2f24c:	mov	r0, r4
   2f250:	bl	2aa80 <fputs@plt+0x196cc>
   2f254:	strh	r5, [r4, #14]
   2f258:	add	r0, r7, r5
   2f25c:	ldr	r1, [r6, #36]	; 0x24
   2f260:	strb	r9, [r4, #1]
   2f264:	ldrb	r2, [r4, #6]
   2f268:	add	r1, r7, r1
   2f26c:	add	r2, r7, r2
   2f270:	str	r1, [r4, #60]	; 0x3c
   2f274:	str	r0, [r4, #64]	; 0x40
   2f278:	mov	r1, #1
   2f27c:	str	r2, [r4, #68]	; 0x44
   2f280:	ldrh	r0, [r6, #32]
   2f284:	strh	r9, [r4, #18]
   2f288:	strb	r1, [r4]
   2f28c:	sub	r0, r0, #1
   2f290:	strh	r0, [r4, #20]
   2f294:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f29c:	add	fp, sp, #28
   2f2a0:	sub	sp, sp, #4
   2f2a4:	mov	r5, r0
   2f2a8:	ldr	r0, [r0, #100]	; 0x64
   2f2ac:	mov	r9, r1
   2f2b0:	add	r1, r1, r1, lsl #1
   2f2b4:	mov	r3, #0
   2f2b8:	mov	r8, #0
   2f2bc:	ldr	r4, [r5, #104]	; 0x68
   2f2c0:	lsl	r2, r1, #4
   2f2c4:	bl	144a8 <fputs@plt+0x30f4>
   2f2c8:	cmp	r0, #0
   2f2cc:	beq	2f3bc <fputs@plt+0x1e008>
   2f2d0:	mov	r7, r0
   2f2d4:	add	r0, r4, r4, lsl #1
   2f2d8:	mov	r1, #0
   2f2dc:	add	r6, r7, r0, lsl #4
   2f2e0:	sub	r0, r9, r4
   2f2e4:	add	r0, r0, r0, lsl #1
   2f2e8:	lsl	r2, r0, #4
   2f2ec:	mov	r0, r6
   2f2f0:	bl	11174 <memset@plt>
   2f2f4:	cmp	r4, r9
   2f2f8:	str	r7, [r5, #100]	; 0x64
   2f2fc:	bge	2f3c0 <fputs@plt+0x1e00c>
   2f300:	add	r8, r5, #80	; 0x50
   2f304:	ldr	sl, [r5, #28]
   2f308:	str	sl, [r6, #20]
   2f30c:	ldr	r0, [r5, #68]	; 0x44
   2f310:	ldr	r0, [r0]
   2f314:	cmp	r0, #0
   2f318:	beq	2f32c <fputs@plt+0x1df78>
   2f31c:	ldrd	r0, [r8]
   2f320:	rsbs	r2, r0, #0
   2f324:	rscs	r2, r1, #0
   2f328:	blt	2f334 <fputs@plt+0x1df80>
   2f32c:	ldr	r0, [r5, #156]	; 0x9c
   2f330:	mov	r1, #0
   2f334:	strd	r0, [r6]
   2f338:	mov	r1, #0
   2f33c:	ldr	r0, [r5, #56]	; 0x38
   2f340:	str	r0, [r6, #24]
   2f344:	mov	r0, #512	; 0x200
   2f348:	bl	142d0 <fputs@plt+0x2f1c>
   2f34c:	mov	r7, r0
   2f350:	cmp	r0, #0
   2f354:	beq	2f3b8 <fputs@plt+0x1e004>
   2f358:	add	r0, r7, #4
   2f35c:	mov	r1, #0
   2f360:	mov	r2, #508	; 0x1fc
   2f364:	bl	11174 <memset@plt>
   2f368:	str	sl, [r7]
   2f36c:	str	r7, [r6, #16]
   2f370:	ldr	r0, [r5, #216]	; 0xd8
   2f374:	cmp	r0, #0
   2f378:	beq	2f39c <fputs@plt+0x1dfe8>
   2f37c:	ldr	r1, [r0, #68]	; 0x44
   2f380:	str	r1, [r6, #28]
   2f384:	ldr	r1, [r0, #76]	; 0x4c
   2f388:	str	r1, [r6, #32]
   2f38c:	ldr	r1, [r0, #80]	; 0x50
   2f390:	str	r1, [r6, #36]	; 0x24
   2f394:	ldr	r0, [r0, #112]	; 0x70
   2f398:	str	r0, [r6, #40]	; 0x28
   2f39c:	add	r4, r4, #1
   2f3a0:	add	r6, r6, #48	; 0x30
   2f3a4:	cmp	r4, r9
   2f3a8:	str	r4, [r5, #104]	; 0x68
   2f3ac:	blt	2f304 <fputs@plt+0x1df50>
   2f3b0:	mov	r8, #0
   2f3b4:	b	2f3c0 <fputs@plt+0x1e00c>
   2f3b8:	str	r7, [r6, #16]
   2f3bc:	mov	r8, #7
   2f3c0:	mov	r0, r8
   2f3c4:	sub	sp, fp, #28
   2f3c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f3cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f3d0:	add	fp, sp, #28
   2f3d4:	sub	sp, sp, #20
   2f3d8:	ldr	sl, [r0, #16]
   2f3dc:	mov	r9, r0
   2f3e0:	ldrb	r0, [sl, #21]
   2f3e4:	orr	r0, r0, #4
   2f3e8:	strb	r0, [sl, #21]
   2f3ec:	ldr	r0, [sl, #156]	; 0x9c
   2f3f0:	ldr	r1, [sl, #160]	; 0xa0
   2f3f4:	udiv	r4, r0, r1
   2f3f8:	ldr	r0, [r9, #20]
   2f3fc:	rsb	r1, r4, #0
   2f400:	sub	r2, r0, #1
   2f404:	and	r5, r2, r1
   2f408:	ldr	r1, [sl, #28]
   2f40c:	cmp	r0, r1
   2f410:	bls	2f41c <fputs@plt+0x1e068>
   2f414:	sub	r4, r0, r5
   2f418:	b	2f428 <fputs@plt+0x1e074>
   2f41c:	add	r2, r5, r4
   2f420:	cmp	r2, r1
   2f424:	subhi	r4, r1, r5
   2f428:	cmp	r4, #1
   2f42c:	blt	2f588 <fputs@plt+0x1e1d4>
   2f430:	add	r1, r5, #1
   2f434:	mov	r8, #1
   2f438:	str	r4, [sp, #8]
   2f43c:	str	r1, [sp, #4]
   2f440:	mov	r1, #0
   2f444:	str	r1, [sp, #12]
   2f448:	add	r6, r5, r8
   2f44c:	cmp	r6, r0
   2f450:	ldrne	r0, [sl, #60]	; 0x3c
   2f454:	cmpne	r0, #0
   2f458:	bne	2f504 <fputs@plt+0x1e150>
   2f45c:	movw	r1, #17320	; 0x43a8
   2f460:	ldr	r0, [sl, #160]	; 0xa0
   2f464:	mov	r7, #0
   2f468:	movt	r1, #10
   2f46c:	ldr	r1, [r1]
   2f470:	sdiv	r0, r1, r0
   2f474:	add	r0, r0, #1
   2f478:	cmp	r6, r0
   2f47c:	beq	2f4e8 <fputs@plt+0x1e134>
   2f480:	mov	r0, sl
   2f484:	mov	r1, r6
   2f488:	add	r2, sp, #16
   2f48c:	mov	r3, #0
   2f490:	bl	18264 <fputs@plt+0x6eb0>
   2f494:	cmp	r0, #0
   2f498:	bne	2f590 <fputs@plt+0x1e1dc>
   2f49c:	ldr	r6, [sp, #16]
   2f4a0:	mov	r0, r6
   2f4a4:	bl	2f5ac <fputs@plt+0x1e1f8>
   2f4a8:	mov	r4, r5
   2f4ac:	mov	r5, sl
   2f4b0:	mov	sl, r9
   2f4b4:	ldrh	r9, [r6, #24]
   2f4b8:	mov	r7, r0
   2f4bc:	mov	r0, r6
   2f4c0:	bl	2df48 <fputs@plt+0x1cb94>
   2f4c4:	tst	r9, #8
   2f4c8:	mov	r9, sl
   2f4cc:	mov	sl, r5
   2f4d0:	mov	r5, r4
   2f4d4:	ldr	r4, [sp, #8]
   2f4d8:	ldr	r0, [sp, #12]
   2f4dc:	mov	r1, #1
   2f4e0:	movne	r0, r1
   2f4e4:	str	r0, [sp, #12]
   2f4e8:	cmp	r8, r4
   2f4ec:	bge	2f540 <fputs@plt+0x1e18c>
   2f4f0:	cmp	r7, #0
   2f4f4:	bne	2f540 <fputs@plt+0x1e18c>
   2f4f8:	ldr	r0, [r9, #20]
   2f4fc:	add	r8, r8, #1
   2f500:	b	2f448 <fputs@plt+0x1e094>
   2f504:	mov	r1, r6
   2f508:	bl	28498 <fputs@plt+0x170e4>
   2f50c:	cmp	r0, #0
   2f510:	beq	2f45c <fputs@plt+0x1e0a8>
   2f514:	mov	r0, sl
   2f518:	mov	r1, r6
   2f51c:	bl	2ddb8 <fputs@plt+0x1ca04>
   2f520:	mov	r7, #0
   2f524:	cmp	r0, #0
   2f528:	str	r0, [sp, #16]
   2f52c:	beq	2f4e8 <fputs@plt+0x1e134>
   2f530:	ldrh	r6, [r0, #24]
   2f534:	bl	2df48 <fputs@plt+0x1cb94>
   2f538:	tst	r6, #8
   2f53c:	b	2f4d8 <fputs@plt+0x1e124>
   2f540:	ldr	r0, [sp, #12]
   2f544:	cmp	r0, #0
   2f548:	beq	2f594 <fputs@plt+0x1e1e0>
   2f54c:	cmp	r7, #0
   2f550:	bne	2f594 <fputs@plt+0x1e1e0>
   2f554:	ldr	r5, [sp, #4]
   2f558:	mov	r0, sl
   2f55c:	mov	r1, r5
   2f560:	bl	2ddb8 <fputs@plt+0x1ca04>
   2f564:	cmp	r0, #0
   2f568:	beq	2f57c <fputs@plt+0x1e1c8>
   2f56c:	ldrh	r1, [r0, #24]
   2f570:	orr	r1, r1, #8
   2f574:	strh	r1, [r0, #24]
   2f578:	bl	2df48 <fputs@plt+0x1cb94>
   2f57c:	subs	r4, r4, #1
   2f580:	add	r5, r5, #1
   2f584:	bne	2f558 <fputs@plt+0x1e1a4>
   2f588:	mov	r7, #0
   2f58c:	b	2f594 <fputs@plt+0x1e1e0>
   2f590:	mov	r7, r0
   2f594:	ldrb	r0, [sl, #21]
   2f598:	and	r0, r0, #251	; 0xfb
   2f59c:	strb	r0, [sl, #21]
   2f5a0:	mov	r0, r7
   2f5a4:	sub	sp, fp, #28
   2f5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f5b0:	add	fp, sp, #28
   2f5b4:	sub	sp, sp, #12
   2f5b8:	ldr	r4, [r0, #16]
   2f5bc:	mov	r5, r0
   2f5c0:	ldrb	r0, [r4, #17]
   2f5c4:	cmp	r0, #2
   2f5c8:	bne	2f5f8 <fputs@plt+0x1e244>
   2f5cc:	ldr	r7, [r4, #44]	; 0x2c
   2f5d0:	cmp	r7, #0
   2f5d4:	bne	2f694 <fputs@plt+0x1e2e0>
   2f5d8:	ldr	r0, [r4, #216]	; 0xd8
   2f5dc:	cmp	r0, #0
   2f5e0:	bne	2f5f0 <fputs@plt+0x1e23c>
   2f5e4:	ldrb	r0, [r4, #5]
   2f5e8:	cmp	r0, #2
   2f5ec:	bne	2f6a0 <fputs@plt+0x1e2ec>
   2f5f0:	mov	r0, #3
   2f5f4:	strb	r0, [r4, #17]
   2f5f8:	mov	r0, r5
   2f5fc:	bl	2e214 <fputs@plt+0x1ce60>
   2f600:	ldr	r0, [r4, #60]	; 0x3c
   2f604:	cmp	r0, #0
   2f608:	beq	2f658 <fputs@plt+0x1e2a4>
   2f60c:	ldr	r6, [r5, #20]
   2f610:	mov	r1, r6
   2f614:	bl	28498 <fputs@plt+0x170e4>
   2f618:	cmp	r0, #0
   2f61c:	bne	2f658 <fputs@plt+0x1e2a4>
   2f620:	ldr	r0, [r4, #32]
   2f624:	cmp	r6, r0
   2f628:	bls	2f644 <fputs@plt+0x1e290>
   2f62c:	ldrb	r0, [r4, #17]
   2f630:	cmp	r0, #4
   2f634:	ldrhne	r0, [r5, #24]
   2f638:	orrne	r0, r0, #8
   2f63c:	strhne	r0, [r5, #24]
   2f640:	b	2f658 <fputs@plt+0x1e2a4>
   2f644:	mov	r0, r5
   2f648:	bl	2f818 <fputs@plt+0x1e464>
   2f64c:	mov	r7, r0
   2f650:	cmp	r0, #0
   2f654:	bne	2f694 <fputs@plt+0x1e2e0>
   2f658:	ldrh	r0, [r5, #24]
   2f65c:	orr	r0, r0, #4
   2f660:	strh	r0, [r5, #24]
   2f664:	ldr	r0, [r4, #104]	; 0x68
   2f668:	cmp	r0, #1
   2f66c:	blt	2f680 <fputs@plt+0x1e2cc>
   2f670:	mov	r0, r5
   2f674:	bl	27420 <fputs@plt+0x1606c>
   2f678:	mov	r7, r0
   2f67c:	b	2f684 <fputs@plt+0x1e2d0>
   2f680:	mov	r7, #0
   2f684:	ldr	r0, [r5, #20]
   2f688:	ldr	r1, [r4, #28]
   2f68c:	cmp	r1, r0
   2f690:	strcc	r0, [r4, #28]
   2f694:	mov	r0, r7
   2f698:	sub	sp, fp, #28
   2f69c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f6a0:	ldr	sl, [r4]
   2f6a4:	ldr	r6, [r4, #28]
   2f6a8:	mov	r0, #512	; 0x200
   2f6ac:	mov	r1, #0
   2f6b0:	mov	r8, #0
   2f6b4:	bl	142d0 <fputs@plt+0x2f1c>
   2f6b8:	cmp	r0, #0
   2f6bc:	beq	2f738 <fputs@plt+0x1e384>
   2f6c0:	mov	r7, r0
   2f6c4:	add	r0, r0, #4
   2f6c8:	mov	r1, #0
   2f6cc:	mov	r2, #508	; 0x1fc
   2f6d0:	mov	r8, #0
   2f6d4:	bl	11174 <memset@plt>
   2f6d8:	str	r6, [r7]
   2f6dc:	str	r7, [r4, #60]	; 0x3c
   2f6e0:	ldr	r7, [r4, #68]	; 0x44
   2f6e4:	ldr	r0, [r7]
   2f6e8:	cmp	r0, #0
   2f6ec:	bne	2f78c <fputs@plt+0x1e3d8>
   2f6f0:	ldrb	r0, [r4, #5]
   2f6f4:	cmp	r0, #4
   2f6f8:	bne	2f744 <fputs@plt+0x1e390>
   2f6fc:	mov	r0, r7
   2f700:	mov	r1, #0
   2f704:	mov	r2, #72	; 0x48
   2f708:	mov	r6, #0
   2f70c:	bl	11174 <memset@plt>
   2f710:	movw	r1, #50400	; 0xc4e0
   2f714:	mov	r0, #1020	; 0x3fc
   2f718:	mvn	r2, #0
   2f71c:	movt	r1, #8
   2f720:	str	r1, [r7]
   2f724:	stmib	r7, {r0, r2}
   2f728:	str	r6, [r7, #56]	; 0x38
   2f72c:	str	r6, [r7, #60]	; 0x3c
   2f730:	str	r6, [r7, #64]	; 0x40
   2f734:	b	2f78c <fputs@plt+0x1e3d8>
   2f738:	str	r8, [r4, #60]	; 0x3c
   2f73c:	mov	r7, #7
   2f740:	b	2f694 <fputs@plt+0x1e2e0>
   2f744:	ldrb	r9, [r4, #13]
   2f748:	mov	r0, #0
   2f74c:	str	r0, [sp, #8]
   2f750:	cmp	r9, #0
   2f754:	beq	2f7c8 <fputs@plt+0x1e414>
   2f758:	ldr	r7, [sl, #24]
   2f75c:	ldr	r2, [r4, #68]	; 0x44
   2f760:	ldr	r1, [r4, #180]	; 0xb4
   2f764:	mov	r0, #0
   2f768:	movw	r3, #4110	; 0x100e
   2f76c:	cmp	r9, #0
   2f770:	str	r0, [sp]
   2f774:	movweq	r3, #2054	; 0x806
   2f778:	mov	r0, sl
   2f77c:	blx	r7
   2f780:	cmp	r0, #0
   2f784:	mov	r7, r0
   2f788:	bne	2f7b4 <fputs@plt+0x1e400>
   2f78c:	vmov.i32	q8, #0	; 0x00000000
   2f790:	add	r0, r4, #80	; 0x50
   2f794:	strb	r8, [r4, #20]
   2f798:	str	r8, [r4, #48]	; 0x30
   2f79c:	vst1.64	{d16-d17}, [r0]
   2f7a0:	mov	r0, r4
   2f7a4:	bl	2a39c <fputs@plt+0x18fe8>
   2f7a8:	mov	r7, r0
   2f7ac:	cmp	r0, #0
   2f7b0:	beq	2f5f0 <fputs@plt+0x1e23c>
   2f7b4:	ldr	r0, [r4, #60]	; 0x3c
   2f7b8:	bl	2c378 <fputs@plt+0x1afc4>
   2f7bc:	mov	r0, #0
   2f7c0:	str	r0, [r4, #60]	; 0x3c
   2f7c4:	b	2f694 <fputs@plt+0x1e2e0>
   2f7c8:	ldr	r0, [r4, #28]
   2f7cc:	cmp	r0, #0
   2f7d0:	beq	2f758 <fputs@plt+0x1e3a4>
   2f7d4:	ldr	r0, [r4, #64]	; 0x40
   2f7d8:	add	r2, sp, #8
   2f7dc:	ldr	r1, [r0]
   2f7e0:	ldr	r3, [r1, #40]	; 0x28
   2f7e4:	mov	r1, #20
   2f7e8:	blx	r3
   2f7ec:	cmp	r0, #12
   2f7f0:	beq	2f758 <fputs@plt+0x1e3a4>
   2f7f4:	cmp	r0, #0
   2f7f8:	bne	2f80c <fputs@plt+0x1e458>
   2f7fc:	ldr	r1, [sp, #8]
   2f800:	movw	r7, #1032	; 0x408
   2f804:	cmp	r1, #0
   2f808:	bne	2f7b4 <fputs@plt+0x1e400>
   2f80c:	cmp	r0, #0
   2f810:	bne	2f780 <fputs@plt+0x1e3cc>
   2f814:	b	2f758 <fputs@plt+0x1e3a4>
   2f818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f81c:	add	fp, sp, #28
   2f820:	sub	sp, sp, #12
   2f824:	ldr	r4, [r0, #16]
   2f828:	mov	r5, r0
   2f82c:	ldr	r8, [r0, #4]
   2f830:	mov	r9, r4
   2f834:	ldr	r0, [r4, #160]	; 0xa0
   2f838:	ldr	r6, [r4, #52]	; 0x34
   2f83c:	ldr	sl, [r4, #84]	; 0x54
   2f840:	ldr	r7, [r9, #80]!	; 0x50
   2f844:	cmp	r0, #201	; 0xc9
   2f848:	blt	2f868 <fputs@plt+0x1e4b4>
   2f84c:	sub	r1, r8, #200	; 0xc8
   2f850:	ldrb	r2, [r1, r0]
   2f854:	cmp	r0, #400	; 0x190
   2f858:	add	r6, r6, r2
   2f85c:	sub	r2, r0, #200	; 0xc8
   2f860:	mov	r0, r2
   2f864:	bgt	2f850 <fputs@plt+0x1e49c>
   2f868:	ldrh	r0, [r5, #24]
   2f86c:	orr	r0, r0, #8
   2f870:	strh	r0, [r5, #24]
   2f874:	ldr	r1, [r5, #20]
   2f878:	ldr	r0, [r4, #68]	; 0x44
   2f87c:	lsr	r2, r1, #16
   2f880:	strb	r2, [sp, #9]
   2f884:	lsr	r2, r1, #24
   2f888:	strb	r2, [sp, #8]
   2f88c:	lsr	r2, r1, #8
   2f890:	strb	r2, [sp, #10]
   2f894:	strb	r1, [sp, #11]
   2f898:	mov	r2, #4
   2f89c:	ldr	r1, [r0]
   2f8a0:	ldr	r3, [r1, #12]
   2f8a4:	add	r1, sp, #8
   2f8a8:	stm	sp, {r7, sl}
   2f8ac:	blx	r3
   2f8b0:	cmp	r0, #0
   2f8b4:	bne	2f978 <fputs@plt+0x1e5c4>
   2f8b8:	ldr	r0, [r4, #68]	; 0x44
   2f8bc:	ldr	r2, [r4, #160]	; 0xa0
   2f8c0:	adds	r7, r7, #4
   2f8c4:	adc	sl, sl, #0
   2f8c8:	ldr	r1, [r0]
   2f8cc:	ldr	r3, [r1, #12]
   2f8d0:	mov	r1, r8
   2f8d4:	stm	sp, {r7, sl}
   2f8d8:	blx	r3
   2f8dc:	cmp	r0, #0
   2f8e0:	bne	2f978 <fputs@plt+0x1e5c4>
   2f8e4:	ldr	r0, [r4, #68]	; 0x44
   2f8e8:	lsr	r2, r6, #16
   2f8ec:	ldr	r1, [r4, #160]	; 0xa0
   2f8f0:	strb	r2, [sp, #9]
   2f8f4:	lsr	r2, r6, #24
   2f8f8:	strb	r2, [sp, #8]
   2f8fc:	lsr	r2, r6, #8
   2f900:	strb	r2, [sp, #10]
   2f904:	strb	r6, [sp, #11]
   2f908:	ldr	r3, [r0]
   2f90c:	adds	r2, r7, r1
   2f910:	adc	r1, sl, r1, asr #31
   2f914:	ldr	r3, [r3, #12]
   2f918:	str	r2, [sp]
   2f91c:	str	r1, [sp, #4]
   2f920:	add	r1, sp, #8
   2f924:	mov	r2, #4
   2f928:	blx	r3
   2f92c:	cmp	r0, #0
   2f930:	bne	2f978 <fputs@plt+0x1e5c4>
   2f934:	ldr	r2, [r4, #160]	; 0xa0
   2f938:	ldrd	r0, [r9]
   2f93c:	add	r2, r2, #8
   2f940:	adds	r0, r0, r2
   2f944:	adc	r1, r1, r2, asr #31
   2f948:	strd	r0, [r9]
   2f94c:	ldr	r1, [r4, #48]	; 0x30
   2f950:	ldr	r0, [r4, #60]	; 0x3c
   2f954:	add	r1, r1, #1
   2f958:	str	r1, [r4, #48]	; 0x30
   2f95c:	ldr	r1, [r5, #20]
   2f960:	bl	28b24 <fputs@plt+0x17770>
   2f964:	ldr	r1, [r5, #20]
   2f968:	mov	r6, r0
   2f96c:	mov	r0, r4
   2f970:	bl	2856c <fputs@plt+0x171b8>
   2f974:	orr	r0, r0, r6
   2f978:	sub	sp, fp, #28
   2f97c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f980:	push	{r4, r5, r6, r7, fp, lr}
   2f984:	add	fp, sp, #16
   2f988:	mov	r4, r0
   2f98c:	mov	r6, #0
   2f990:	ldr	r0, [r0]
   2f994:	ldr	r5, [r4, #4]
   2f998:	strb	r6, [r5, #19]
   2f99c:	ldrb	r1, [r4, #8]
   2f9a0:	cmp	r1, #0
   2f9a4:	beq	2fabc <fputs@plt+0x1e708>
   2f9a8:	ldr	r0, [r0, #156]	; 0x9c
   2f9ac:	cmp	r0, #2
   2f9b0:	blt	2fa04 <fputs@plt+0x1e650>
   2f9b4:	ldr	r0, [r5, #76]	; 0x4c
   2f9b8:	cmp	r0, r4
   2f9bc:	bne	2f9f8 <fputs@plt+0x1e644>
   2f9c0:	mov	r0, #0
   2f9c4:	movw	r1, #65439	; 0xff9f
   2f9c8:	str	r0, [r5, #76]	; 0x4c
   2f9cc:	ldrh	r0, [r5, #22]
   2f9d0:	and	r0, r0, r1
   2f9d4:	strh	r0, [r5, #22]
   2f9d8:	ldr	r0, [r5, #72]	; 0x48
   2f9dc:	cmp	r0, #0
   2f9e0:	beq	2f9f8 <fputs@plt+0x1e644>
   2f9e4:	mov	r1, #1
   2f9e8:	strb	r1, [r0, #8]
   2f9ec:	ldr	r0, [r0, #12]
   2f9f0:	cmp	r0, #0
   2f9f4:	bne	2f9e8 <fputs@plt+0x1e634>
   2f9f8:	mov	r0, #1
   2f9fc:	strb	r0, [r4, #8]
   2fa00:	pop	{r4, r5, r6, r7, fp, pc}
   2fa04:	mov	r7, r5
   2fa08:	ldr	r0, [r7, #72]!	; 0x48
   2fa0c:	b	2fa4c <fputs@plt+0x1e698>
   2fa10:	mov	r1, r0
   2fa14:	ldr	r2, [r1], #12
   2fa18:	cmp	r2, r4
   2fa1c:	bne	2fa44 <fputs@plt+0x1e690>
   2fa20:	ldr	r1, [r0, #12]
   2fa24:	str	r1, [r7]
   2fa28:	ldr	r2, [r0, #4]
   2fa2c:	cmp	r2, #1
   2fa30:	bne	2fa3c <fputs@plt+0x1e688>
   2fa34:	mov	r0, r1
   2fa38:	b	2fa4c <fputs@plt+0x1e698>
   2fa3c:	bl	14400 <fputs@plt+0x304c>
   2fa40:	mov	r1, r7
   2fa44:	ldr	r0, [r1]
   2fa48:	mov	r7, r1
   2fa4c:	cmp	r0, #0
   2fa50:	bne	2fa10 <fputs@plt+0x1e65c>
   2fa54:	ldr	r0, [r5, #76]	; 0x4c
   2fa58:	cmp	r0, r4
   2fa5c:	beq	2fa8c <fputs@plt+0x1e6d8>
   2fa60:	mov	r0, r5
   2fa64:	ldr	r1, [r0, #40]!	; 0x28
   2fa68:	cmp	r1, #2
   2fa6c:	bne	2faac <fputs@plt+0x1e6f8>
   2fa70:	mov	r0, #1
   2fa74:	movw	r1, #65471	; 0xffbf
   2fa78:	str	r0, [r5, #40]	; 0x28
   2fa7c:	ldrh	r0, [r5, #22]
   2fa80:	and	r0, r0, r1
   2fa84:	strh	r0, [r5, #22]
   2fa88:	b	2fabc <fputs@plt+0x1e708>
   2fa8c:	mov	r0, r5
   2fa90:	mov	r2, #0
   2fa94:	movw	r3, #65439	; 0xff9f
   2fa98:	ldr	r1, [r0, #40]!	; 0x28
   2fa9c:	str	r2, [r0, #36]	; 0x24
   2faa0:	ldrh	r2, [r0, #-18]	; 0xffffffee
   2faa4:	and	r2, r2, r3
   2faa8:	strh	r2, [r0, #-18]	; 0xffffffee
   2faac:	subs	r1, r1, #1
   2fab0:	str	r1, [r0]
   2fab4:	moveq	r0, #0
   2fab8:	strbeq	r0, [r5, #20]
   2fabc:	strb	r6, [r4, #8]
   2fac0:	ldrb	r0, [r5, #20]
   2fac4:	cmp	r0, #0
   2fac8:	popne	{r4, r5, r6, r7, fp, pc}
   2facc:	ldr	r0, [r5, #12]
   2fad0:	cmp	r0, #0
   2fad4:	beq	2faec <fputs@plt+0x1e738>
   2fad8:	mov	r1, #0
   2fadc:	str	r1, [r5, #12]
   2fae0:	ldr	r0, [r0, #72]	; 0x48
   2fae4:	pop	{r4, r5, r6, r7, fp, lr}
   2fae8:	b	2df48 <fputs@plt+0x1cb94>
   2faec:	pop	{r4, r5, r6, r7, fp, pc}
   2faf0:	push	{r4, r5, r6, r7, fp, lr}
   2faf4:	add	fp, sp, #16
   2faf8:	ldr	r3, [r0, #36]	; 0x24
   2fafc:	movw	r5, #52429	; 0xcccd
   2fb00:	sub	lr, r2, r1
   2fb04:	cmp	r1, #1
   2fb08:	movt	r5, #52428	; 0xcccc
   2fb0c:	umull	r3, r5, r3, r5
   2fb10:	lsr	r4, r5, #2
   2fb14:	bhi	2fb38 <fputs@plt+0x1e784>
   2fb18:	movw	r3, #17320	; 0x43a8
   2fb1c:	ldr	r0, [r0, #32]
   2fb20:	movt	r3, #10
   2fb24:	ldr	r3, [r3]
   2fb28:	udiv	ip, r3, r0
   2fb2c:	add	r3, r4, #1
   2fb30:	mov	r0, #0
   2fb34:	b	2fb70 <fputs@plt+0x1e7bc>
   2fb38:	movw	r3, #17320	; 0x43a8
   2fb3c:	ldr	r0, [r0, #32]
   2fb40:	mov	r6, #2
   2fb44:	movt	r3, #10
   2fb48:	ldr	r3, [r3]
   2fb4c:	udiv	ip, r3, r0
   2fb50:	add	r3, r4, #1
   2fb54:	sub	r0, r1, #2
   2fb58:	udiv	r0, r0, r3
   2fb5c:	mul	r5, r0, r3
   2fb60:	add	r5, r5, #1
   2fb64:	cmp	r5, ip
   2fb68:	movweq	r6, #3
   2fb6c:	mla	r0, r0, r3, r6
   2fb70:	add	r5, ip, #1
   2fb74:	mov	r7, #0
   2fb78:	mov	r6, #0
   2fb7c:	cmp	r5, r1
   2fb80:	sub	r1, r1, r2
   2fb84:	add	r2, lr, r4
   2fb88:	add	r0, r2, r0
   2fb8c:	movwcc	r7, #1
   2fb90:	udiv	r0, r0, r4
   2fb94:	sub	r0, r1, r0
   2fb98:	cmp	r0, r5
   2fb9c:	movwcc	r6, #1
   2fba0:	and	r1, r7, r6
   2fba4:	sub	r1, r0, r1
   2fba8:	mov	r0, r1
   2fbac:	cmp	r1, #2
   2fbb0:	mov	r2, #0
   2fbb4:	bcc	2fbd8 <fputs@plt+0x1e824>
   2fbb8:	sub	r1, r0, #2
   2fbbc:	udiv	r1, r1, r3
   2fbc0:	mul	r2, r1, r3
   2fbc4:	add	r2, r2, #1
   2fbc8:	cmp	r2, ip
   2fbcc:	mov	r2, #2
   2fbd0:	movweq	r2, #3
   2fbd4:	mla	r2, r1, r3, r2
   2fbd8:	cmp	r0, r5
   2fbdc:	sub	r1, r0, #1
   2fbe0:	cmpne	r0, r2
   2fbe4:	beq	2fba8 <fputs@plt+0x1e7f4>
   2fbe8:	pop	{r4, r5, r6, r7, fp, pc}
   2fbec:	ldr	r0, [r0, #8]
   2fbf0:	cmp	r0, #0
   2fbf4:	beq	2fc14 <fputs@plt+0x1e860>
   2fbf8:	cmp	r0, r2
   2fbfc:	beq	2fbec <fputs@plt+0x1e838>
   2fc00:	cmp	r1, #0
   2fc04:	ldrne	r3, [r0, #52]	; 0x34
   2fc08:	cmpne	r3, r1
   2fc0c:	bne	2fbec <fputs@plt+0x1e838>
   2fc10:	b	2ff10 <fputs@plt+0x1eb5c>
   2fc14:	cmp	r2, #0
   2fc18:	ldrbne	r0, [r2, #64]	; 0x40
   2fc1c:	andne	r0, r0, #223	; 0xdf
   2fc20:	strbne	r0, [r2, #64]	; 0x40
   2fc24:	mov	r0, #0
   2fc28:	bx	lr
   2fc2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc30:	add	fp, sp, #28
   2fc34:	sub	sp, sp, #36	; 0x24
   2fc38:	mov	sl, r0
   2fc3c:	mov	r6, r3
   2fc40:	mov	r5, r2
   2fc44:	mov	r8, r1
   2fc48:	mov	r0, #0
   2fc4c:	cmp	r2, #2
   2fc50:	bcc	2fca0 <fputs@plt+0x1e8ec>
   2fc54:	ldr	r1, [sl, #36]	; 0x24
   2fc58:	movw	r2, #52429	; 0xcccd
   2fc5c:	movw	r7, #17320	; 0x43a8
   2fc60:	ldr	r0, [sl, #32]
   2fc64:	movt	r2, #52428	; 0xcccc
   2fc68:	movt	r7, #10
   2fc6c:	ldr	r7, [r7]
   2fc70:	umull	r1, r2, r1, r2
   2fc74:	mov	r1, #1
   2fc78:	add	r1, r1, r2, lsr #2
   2fc7c:	sub	r2, r5, #2
   2fc80:	udiv	r0, r7, r0
   2fc84:	mov	r7, #2
   2fc88:	udiv	r2, r2, r1
   2fc8c:	mul	r3, r2, r1
   2fc90:	add	r3, r3, #1
   2fc94:	cmp	r3, r0
   2fc98:	movweq	r7, #3
   2fc9c:	mla	r0, r2, r1, r7
   2fca0:	cmp	r0, r5
   2fca4:	beq	2fcc8 <fputs@plt+0x1e914>
   2fca8:	movw	r1, #17320	; 0x43a8
   2fcac:	ldr	r0, [sl, #32]
   2fcb0:	movt	r1, #10
   2fcb4:	ldr	r1, [r1]
   2fcb8:	udiv	r0, r1, r0
   2fcbc:	add	r0, r0, #1
   2fcc0:	cmp	r0, r5
   2fcc4:	bne	2fd60 <fputs@plt+0x1e9ac>
   2fcc8:	mov	r7, #0
   2fccc:	cmp	r6, #0
   2fcd0:	bne	2fde4 <fputs@plt+0x1ea30>
   2fcd4:	movw	r1, #17320	; 0x43a8
   2fcd8:	ldr	r0, [sl, #32]
   2fcdc:	movw	ip, #52429	; 0xcccd
   2fce0:	sub	r2, r5, #3
   2fce4:	mov	r7, #1
   2fce8:	movt	r1, #10
   2fcec:	movt	ip, #52428	; 0xcccc
   2fcf0:	ldr	r1, [r1]
   2fcf4:	udiv	r0, r1, r0
   2fcf8:	add	r1, r0, #1
   2fcfc:	b	2fd04 <fputs@plt+0x1e950>
   2fd00:	sub	r2, r2, #1
   2fd04:	add	r6, r2, #2
   2fd08:	cmp	r6, r1
   2fd0c:	beq	2fd00 <fputs@plt+0x1e94c>
   2fd10:	mov	r5, #0
   2fd14:	cmp	r6, #2
   2fd18:	bcc	2fd44 <fputs@plt+0x1e990>
   2fd1c:	ldr	r5, [sl, #36]	; 0x24
   2fd20:	umull	r5, r4, r5, ip
   2fd24:	add	r5, r7, r4, lsr #2
   2fd28:	udiv	r4, r2, r5
   2fd2c:	mul	r3, r4, r5
   2fd30:	add	r3, r3, #1
   2fd34:	cmp	r3, r0
   2fd38:	mov	r3, #2
   2fd3c:	movweq	r3, #3
   2fd40:	mla	r5, r4, r5, r3
   2fd44:	cmp	r6, r5
   2fd48:	beq	2fd00 <fputs@plt+0x1e94c>
   2fd4c:	mov	r0, #1
   2fd50:	mov	r7, #0
   2fd54:	strb	r0, [sl, #19]
   2fd58:	str	r6, [sl, #44]	; 0x2c
   2fd5c:	b	2fde4 <fputs@plt+0x1ea30>
   2fd60:	ldr	r0, [sl, #12]
   2fd64:	ldr	r0, [r0, #56]	; 0x38
   2fd68:	ldr	r0, [r0, #36]	; 0x24
   2fd6c:	rev	r0, r0
   2fd70:	cmp	r0, #0
   2fd74:	beq	2fde0 <fputs@plt+0x1ea2c>
   2fd78:	sub	r2, fp, #29
   2fd7c:	add	r3, sp, #28
   2fd80:	mov	r0, sl
   2fd84:	mov	r1, r5
   2fd88:	bl	30648 <fputs@plt+0x1f294>
   2fd8c:	mov	r7, r0
   2fd90:	cmp	r0, #0
   2fd94:	bne	2fde4 <fputs@plt+0x1ea30>
   2fd98:	ldrb	r4, [fp, #-29]	; 0xffffffe3
   2fd9c:	cmp	r4, #2
   2fda0:	beq	2fdf0 <fputs@plt+0x1ea3c>
   2fda4:	cmp	r4, #1
   2fda8:	bne	2fe24 <fputs@plt+0x1ea70>
   2fdac:	movw	r0, #63693	; 0xf8cd
   2fdb0:	movw	r1, #64300	; 0xfb2c
   2fdb4:	movw	r2, #64598	; 0xfc56
   2fdb8:	movw	r3, #59297	; 0xe7a1
   2fdbc:	mov	r7, #11
   2fdc0:	movt	r0, #8
   2fdc4:	movt	r1, #8
   2fdc8:	movt	r2, #8
   2fdcc:	add	r0, r0, #20
   2fdd0:	str	r0, [sp]
   2fdd4:	mov	r0, #11
   2fdd8:	bl	15d70 <fputs@plt+0x49bc>
   2fddc:	b	2fde4 <fputs@plt+0x1ea30>
   2fde0:	mov	r7, #101	; 0x65
   2fde4:	mov	r0, r7
   2fde8:	sub	sp, fp, #28
   2fdec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fdf0:	cmp	r6, #0
   2fdf4:	bne	2fcc8 <fputs@plt+0x1e914>
   2fdf8:	mov	r0, #1
   2fdfc:	add	r1, sp, #20
   2fe00:	add	r2, sp, #24
   2fe04:	mov	r3, r5
   2fe08:	str	r0, [sp]
   2fe0c:	mov	r0, sl
   2fe10:	bl	3078c <fputs@plt+0x1f3d8>
   2fe14:	cmp	r0, #0
   2fe18:	beq	2fef8 <fputs@plt+0x1eb44>
   2fe1c:	mov	r7, r0
   2fe20:	b	2fde4 <fputs@plt+0x1ea30>
   2fe24:	add	r2, sp, #20
   2fe28:	mov	r0, sl
   2fe2c:	mov	r1, r5
   2fe30:	mov	r3, #0
   2fe34:	mov	r9, #0
   2fe38:	bl	2edf8 <fputs@plt+0x1da44>
   2fe3c:	mov	r7, r0
   2fe40:	cmp	r0, #0
   2fe44:	bne	2fde4 <fputs@plt+0x1ea30>
   2fe48:	clz	r0, r6
   2fe4c:	cmp	r6, #0
   2fe50:	str	r4, [sp, #12]
   2fe54:	moveq	r9, r8
   2fe58:	lsr	r0, r0, #5
   2fe5c:	mov	r4, r9
   2fe60:	lsl	r9, r0, #1
   2fe64:	mov	r0, sl
   2fe68:	add	r1, sp, #16
   2fe6c:	add	r2, sp, #24
   2fe70:	mov	r3, r4
   2fe74:	str	r9, [sp]
   2fe78:	bl	3078c <fputs@plt+0x1f3d8>
   2fe7c:	cmp	r0, #0
   2fe80:	bne	2fedc <fputs@plt+0x1eb28>
   2fe84:	ldr	r0, [sp, #16]
   2fe88:	cmp	r0, #0
   2fe8c:	ldrne	r0, [r0, #72]	; 0x48
   2fe90:	blne	2df48 <fputs@plt+0x1cb94>
   2fe94:	ldr	r0, [sp, #24]
   2fe98:	cmp	r6, #0
   2fe9c:	cmpne	r0, r8
   2fea0:	bhi	2fe64 <fputs@plt+0x1eab0>
   2fea4:	ldr	r8, [sp, #20]
   2fea8:	ldr	r3, [sp, #28]
   2feac:	stm	sp, {r0, r6}
   2feb0:	mov	r0, sl
   2feb4:	ldr	r2, [sp, #12]
   2feb8:	mov	r1, r8
   2febc:	bl	31144 <fputs@plt+0x1fd90>
   2fec0:	cmp	r8, #0
   2fec4:	mov	r7, r0
   2fec8:	ldrne	r0, [r8, #72]	; 0x48
   2fecc:	blne	2df48 <fputs@plt+0x1cb94>
   2fed0:	cmp	r7, #0
   2fed4:	bne	2fde4 <fputs@plt+0x1ea30>
   2fed8:	b	2fcc8 <fputs@plt+0x1e914>
   2fedc:	mov	r7, r0
   2fee0:	ldr	r0, [sp, #20]
   2fee4:	cmp	r0, #0
   2fee8:	beq	2fde4 <fputs@plt+0x1ea30>
   2feec:	ldr	r0, [r0, #72]	; 0x48
   2fef0:	bl	2df48 <fputs@plt+0x1cb94>
   2fef4:	b	2fde4 <fputs@plt+0x1ea30>
   2fef8:	ldr	r0, [sp, #20]
   2fefc:	cmp	r0, #0
   2ff00:	beq	2fcc8 <fputs@plt+0x1e914>
   2ff04:	ldr	r0, [r0, #72]	; 0x48
   2ff08:	bl	2df48 <fputs@plt+0x1cb94>
   2ff0c:	b	2fcc8 <fputs@plt+0x1e914>
   2ff10:	push	{r4, r5, r6, sl, fp, lr}
   2ff14:	add	fp, sp, #16
   2ff18:	mov	r4, r2
   2ff1c:	mov	r5, r1
   2ff20:	mov	r6, r0
   2ff24:	cmp	r6, r4
   2ff28:	beq	2ff6c <fputs@plt+0x1ebb8>
   2ff2c:	cmp	r5, #0
   2ff30:	ldrne	r0, [r6, #52]	; 0x34
   2ff34:	cmpne	r0, r5
   2ff38:	bne	2ff6c <fputs@plt+0x1ebb8>
   2ff3c:	ldrb	r0, [r6, #66]	; 0x42
   2ff40:	sub	r0, r0, #1
   2ff44:	uxtb	r0, r0
   2ff48:	cmp	r0, #1
   2ff4c:	bhi	2ff64 <fputs@plt+0x1ebb0>
   2ff50:	mov	r0, r6
   2ff54:	bl	2ff80 <fputs@plt+0x1ebcc>
   2ff58:	cmp	r0, #0
   2ff5c:	popne	{r4, r5, r6, sl, fp, pc}
   2ff60:	b	2ff6c <fputs@plt+0x1ebb8>
   2ff64:	mov	r0, r6
   2ff68:	bl	2ffe4 <fputs@plt+0x1ec30>
   2ff6c:	ldr	r6, [r6, #8]
   2ff70:	cmp	r6, #0
   2ff74:	bne	2ff24 <fputs@plt+0x1eb70>
   2ff78:	mov	r0, #0
   2ff7c:	pop	{r4, r5, r6, sl, fp, pc}
   2ff80:	push	{r4, r5, fp, lr}
   2ff84:	add	fp, sp, #8
   2ff88:	mov	r4, r0
   2ff8c:	ldrb	r0, [r0, #66]	; 0x42
   2ff90:	cmp	r0, #2
   2ff94:	bne	2ffa4 <fputs@plt+0x1ebf0>
   2ff98:	mov	r0, #1
   2ff9c:	strb	r0, [r4, #66]	; 0x42
   2ffa0:	b	2ffac <fputs@plt+0x1ebf8>
   2ffa4:	mov	r0, #0
   2ffa8:	str	r0, [r4, #60]	; 0x3c
   2ffac:	mov	r0, r4
   2ffb0:	bl	30034 <fputs@plt+0x1ec80>
   2ffb4:	mov	r5, r0
   2ffb8:	cmp	r0, #0
   2ffbc:	bne	2ffd0 <fputs@plt+0x1ec1c>
   2ffc0:	mov	r0, r4
   2ffc4:	bl	2ffe4 <fputs@plt+0x1ec30>
   2ffc8:	mov	r0, #3
   2ffcc:	strb	r0, [r4, #66]	; 0x42
   2ffd0:	ldrb	r0, [r4, #64]	; 0x40
   2ffd4:	and	r0, r0, #241	; 0xf1
   2ffd8:	strb	r0, [r4, #64]	; 0x40
   2ffdc:	mov	r0, r5
   2ffe0:	pop	{r4, r5, fp, pc}
   2ffe4:	push	{r4, r5, r6, sl, fp, lr}
   2ffe8:	add	fp, sp, #16
   2ffec:	mov	r4, r0
   2fff0:	ldrsb	r0, [r0, #68]	; 0x44
   2fff4:	cmp	r0, #0
   2fff8:	blt	30028 <fputs@plt+0x1ec74>
   2fffc:	mov	r6, #30
   30000:	mov	r5, #0
   30004:	ldr	r0, [r4, r6, lsl #2]
   30008:	bl	2ef24 <fputs@plt+0x1db70>
   3000c:	str	r5, [r4, r6, lsl #2]
   30010:	add	r0, r6, #1
   30014:	sub	r2, r6, #30
   30018:	ldrsb	r1, [r4, #68]	; 0x44
   3001c:	mov	r6, r0
   30020:	cmp	r2, r1
   30024:	blt	30004 <fputs@plt+0x1ec50>
   30028:	mov	r0, #255	; 0xff
   3002c:	strb	r0, [r4, #68]	; 0x44
   30030:	pop	{r4, r5, r6, sl, fp, pc}
   30034:	push	{r4, r5, r6, r7, fp, lr}
   30038:	add	fp, sp, #16
   3003c:	sub	sp, sp, #8
   30040:	mov	r4, r0
   30044:	bl	300c8 <fputs@plt+0x1ed14>
   30048:	ldrd	r0, [r4, #16]
   3004c:	mov	r5, #0
   30050:	strd	r0, [r4, #40]	; 0x28
   30054:	ldrb	r2, [r4, #69]	; 0x45
   30058:	cmp	r2, #0
   3005c:	beq	3006c <fputs@plt+0x1ecb8>
   30060:	mov	r0, r5
   30064:	sub	sp, fp, #16
   30068:	pop	{r4, r5, r6, r7, fp, pc}
   3006c:	bl	142d0 <fputs@plt+0x2f1c>
   30070:	cmp	r0, #0
   30074:	beq	300b8 <fputs@plt+0x1ed04>
   30078:	mov	r6, r0
   3007c:	add	r0, r4, #40	; 0x28
   30080:	mov	r5, #0
   30084:	mov	r1, #0
   30088:	ldr	r2, [r0]
   3008c:	mov	r0, r4
   30090:	mov	r3, r6
   30094:	str	r5, [sp]
   30098:	bl	30130 <fputs@plt+0x1ed7c>
   3009c:	cmp	r0, #0
   300a0:	beq	300c0 <fputs@plt+0x1ed0c>
   300a4:	mov	r7, r0
   300a8:	mov	r0, r6
   300ac:	bl	14400 <fputs@plt+0x304c>
   300b0:	mov	r5, r7
   300b4:	b	30060 <fputs@plt+0x1ecac>
   300b8:	mov	r5, #7
   300bc:	b	30060 <fputs@plt+0x1ecac>
   300c0:	str	r6, [r4, #48]	; 0x30
   300c4:	b	30060 <fputs@plt+0x1ecac>
   300c8:	ldrh	r1, [r0, #34]	; 0x22
   300cc:	cmp	r1, #0
   300d0:	bxne	lr
   300d4:	push	{fp, lr}
   300d8:	mov	fp, sp
   300dc:	ldrb	r1, [r0, #64]	; 0x40
   300e0:	orr	r1, r1, #2
   300e4:	strb	r1, [r0, #64]	; 0x40
   300e8:	ldrsb	r1, [r0, #68]	; 0x44
   300ec:	add	r2, r0, r1, lsl #1
   300f0:	add	r1, r0, r1, lsl #2
   300f4:	ldr	r3, [r1, #120]	; 0x78
   300f8:	ldrh	r2, [r2, #80]	; 0x50
   300fc:	ldr	r1, [r3, #64]	; 0x40
   30100:	ldr	lr, [r3, #56]	; 0x38
   30104:	ldr	ip, [r3, #80]	; 0x50
   30108:	ldrb	r2, [r1, r2, lsl #1]!
   3010c:	ldrb	r1, [r1, #1]
   30110:	orr	r1, r1, r2, lsl #8
   30114:	ldrh	r2, [r3, #20]
   30118:	and	r1, r1, r2
   3011c:	add	r2, r0, #16
   30120:	mov	r0, r3
   30124:	add	r1, lr, r1
   30128:	pop	{fp, lr}
   3012c:	bx	ip
   30130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30134:	add	fp, sp, #28
   30138:	sub	sp, sp, #36	; 0x24
   3013c:	mov	r4, r0
   30140:	ldrsb	r0, [r0, #68]	; 0x44
   30144:	mov	r9, r3
   30148:	mov	sl, r2
   3014c:	mov	r5, r1
   30150:	ldr	r6, [r4, #4]
   30154:	add	r0, r4, r0, lsl #2
   30158:	ldr	r7, [r0, #120]	; 0x78
   3015c:	mov	r0, r4
   30160:	bl	300c8 <fputs@plt+0x1ed14>
   30164:	ldrh	r0, [r4, #32]
   30168:	ldr	r1, [r6, #36]	; 0x24
   3016c:	str	r4, [sp, #12]
   30170:	ldr	r2, [r7, #56]	; 0x38
   30174:	ldr	r4, [r4, #24]
   30178:	str	r6, [sp, #20]
   3017c:	sub	r1, r1, r0
   30180:	sub	r2, r4, r2
   30184:	cmp	r2, r1
   30188:	bls	301a4 <fputs@plt+0x1edf0>
   3018c:	movw	r0, #63693	; 0xf8cd
   30190:	movw	r1, #64300	; 0xfb2c
   30194:	movw	r2, #64598	; 0xfc56
   30198:	mov	r7, #11
   3019c:	movw	r3, #60282	; 0xeb7a
   301a0:	b	304b0 <fputs@plt+0x1f0fc>
   301a4:	ldr	ip, [fp, #8]
   301a8:	cmp	r0, r5
   301ac:	bls	301d8 <fputs@plt+0x1ee24>
   301b0:	add	r1, sl, r5
   301b4:	mov	r8, sl
   301b8:	cmp	r1, r0
   301bc:	subhi	r8, r0, r5
   301c0:	add	r5, r4, r5
   301c4:	tst	ip, #1
   301c8:	bne	301ec <fputs@plt+0x1ee38>
   301cc:	mov	r0, r9
   301d0:	mov	r1, r5
   301d4:	b	30208 <fputs@plt+0x1ee54>
   301d8:	ldr	r6, [sp, #12]
   301dc:	str	r9, [sp, #24]
   301e0:	sub	r9, r5, r0
   301e4:	mov	r7, #0
   301e8:	b	3022c <fputs@plt+0x1ee78>
   301ec:	ldr	r0, [r7, #72]	; 0x48
   301f0:	bl	18b3c <fputs@plt+0x7788>
   301f4:	mov	r7, r0
   301f8:	cmp	r0, #0
   301fc:	bne	30214 <fputs@plt+0x1ee60>
   30200:	mov	r0, r5
   30204:	mov	r1, r9
   30208:	mov	r2, r8
   3020c:	bl	1121c <memcpy@plt>
   30210:	mov	r7, #0
   30214:	ldr	r6, [sp, #12]
   30218:	ldr	ip, [fp, #8]
   3021c:	add	r9, r9, r8
   30220:	sub	sl, sl, r8
   30224:	str	r9, [sp, #24]
   30228:	mov	r9, #0
   3022c:	cmp	r7, #0
   30230:	bne	30310 <fputs@plt+0x1ef5c>
   30234:	cmp	sl, #0
   30238:	beq	30310 <fputs@plt+0x1ef5c>
   3023c:	ldr	r0, [sp, #20]
   30240:	ldrh	r1, [r6, #32]
   30244:	cmp	ip, #2
   30248:	mov	r7, #0
   3024c:	ldr	r2, [r4, r1]
   30250:	ldr	r0, [r0, #36]	; 0x24
   30254:	rev	r4, r2
   30258:	sub	r3, r0, #4
   3025c:	str	r4, [sp, #32]
   30260:	str	r3, [sp, #16]
   30264:	beq	302e4 <fputs@plt+0x1ef30>
   30268:	ldrb	r2, [r6, #64]	; 0x40
   3026c:	mov	r7, #0
   30270:	tst	r2, #4
   30274:	bne	302e4 <fputs@plt+0x1ef30>
   30278:	ldr	r2, [r6, #28]
   3027c:	sub	r0, r0, #5
   30280:	ldr	r7, [r6, #56]	; 0x38
   30284:	mov	r8, ip
   30288:	sub	r1, r0, r1
   3028c:	ldr	r0, [r6, #12]
   30290:	add	r1, r1, r2
   30294:	udiv	r5, r1, r3
   30298:	cmp	r5, r7
   3029c:	ble	302c0 <fputs@plt+0x1ef0c>
   302a0:	lsl	r2, r5, #3
   302a4:	mov	r3, #0
   302a8:	bl	144a8 <fputs@plt+0x30f4>
   302ac:	cmp	r0, #0
   302b0:	beq	304d8 <fputs@plt+0x1f124>
   302b4:	lsl	r1, r5, #1
   302b8:	str	r0, [r6, #12]
   302bc:	str	r1, [r6, #56]	; 0x38
   302c0:	lsl	r2, r5, #2
   302c4:	mov	r1, #0
   302c8:	mov	r7, #0
   302cc:	bl	11174 <memset@plt>
   302d0:	ldrb	r0, [r6, #64]	; 0x40
   302d4:	orr	r0, r0, #4
   302d8:	strb	r0, [r6, #64]	; 0x40
   302dc:	ldr	r3, [sp, #16]
   302e0:	mov	ip, r8
   302e4:	ldrb	r0, [r6, #64]	; 0x40
   302e8:	tst	r0, #4
   302ec:	beq	30318 <fputs@plt+0x1ef64>
   302f0:	ldr	r1, [r6, #12]
   302f4:	udiv	r8, r9, r3
   302f8:	ldr	r5, [r1, r8, lsl #2]
   302fc:	cmp	r5, #0
   30300:	beq	30318 <fputs@plt+0x1ef64>
   30304:	mls	r9, r8, r3, r9
   30308:	str	r5, [sp, #32]
   3030c:	b	30320 <fputs@plt+0x1ef6c>
   30310:	mov	r4, sl
   30314:	b	3048c <fputs@plt+0x1f0d8>
   30318:	mov	r5, r4
   3031c:	mov	r8, #0
   30320:	mov	r4, sl
   30324:	cmp	r7, #0
   30328:	bne	3048c <fputs@plt+0x1f0d8>
   3032c:	cmp	r5, #0
   30330:	beq	3048c <fputs@plt+0x1f0d8>
   30334:	and	r2, ip, #1
   30338:	mov	r1, #2
   3033c:	eor	r1, r1, r2, lsl #1
   30340:	str	r2, [sp, #4]
   30344:	str	r1, [sp, #8]
   30348:	b	30354 <fputs@plt+0x1efa0>
   3034c:	ldrb	r0, [r6, #64]	; 0x40
   30350:	mov	r5, sl
   30354:	tst	r0, #4
   30358:	ldrne	r0, [r6, #12]
   3035c:	strne	r5, [r0, r8, lsl #2]
   30360:	cmp	r9, r3
   30364:	bcs	303a8 <fputs@plt+0x1eff4>
   30368:	ldr	r0, [sp, #20]
   3036c:	ldr	r3, [sp, #8]
   30370:	mov	r1, r5
   30374:	add	r2, sp, #28
   30378:	ldr	r0, [r0]
   3037c:	bl	18264 <fputs@plt+0x6eb0>
   30380:	ldr	r3, [sp, #16]
   30384:	mov	r7, r0
   30388:	add	r0, r9, r4
   3038c:	mov	r6, r4
   30390:	cmp	r0, r3
   30394:	subhi	r4, r3, r9
   30398:	cmp	r7, #0
   3039c:	beq	303c8 <fputs@plt+0x1f014>
   303a0:	mov	sl, r5
   303a4:	b	3045c <fputs@plt+0x1f0a8>
   303a8:	ldr	r0, [r6, #12]
   303ac:	add	r8, r8, #1
   303b0:	ldr	sl, [r0, r8, lsl #2]
   303b4:	cmp	sl, #0
   303b8:	beq	303f8 <fputs@plt+0x1f044>
   303bc:	str	sl, [sp, #32]
   303c0:	mov	r7, #0
   303c4:	b	30418 <fputs@plt+0x1f064>
   303c8:	ldr	r5, [sp, #28]
   303cc:	ldr	r0, [r5, #4]
   303d0:	ldr	r1, [r0], r9
   303d4:	add	r9, r0, #4
   303d8:	ldr	r0, [sp, #4]
   303dc:	rev	sl, r1
   303e0:	str	sl, [sp, #32]
   303e4:	cmp	r0, #0
   303e8:	bne	30420 <fputs@plt+0x1f06c>
   303ec:	ldr	r0, [sp, #24]
   303f0:	mov	r1, r9
   303f4:	b	3043c <fputs@plt+0x1f088>
   303f8:	ldr	r0, [sp, #20]
   303fc:	mov	r1, r5
   30400:	mov	r2, #0
   30404:	add	r3, sp, #32
   30408:	bl	304e0 <fputs@plt+0x1f12c>
   3040c:	ldr	r3, [sp, #16]
   30410:	ldr	sl, [sp, #32]
   30414:	mov	r7, r0
   30418:	sub	r9, r9, r3
   3041c:	b	30478 <fputs@plt+0x1f0c4>
   30420:	mov	r0, r5
   30424:	bl	18b3c <fputs@plt+0x7788>
   30428:	mov	r7, r0
   3042c:	cmp	r0, #0
   30430:	bne	30448 <fputs@plt+0x1f094>
   30434:	ldr	r1, [sp, #24]
   30438:	mov	r0, r9
   3043c:	mov	r2, r4
   30440:	bl	1121c <memcpy@plt>
   30444:	mov	r7, #0
   30448:	cmp	r5, #0
   3044c:	mov	r9, #0
   30450:	movne	r0, r5
   30454:	blne	2df48 <fputs@plt+0x1cb94>
   30458:	ldr	r3, [sp, #16]
   3045c:	ldr	r0, [sp, #24]
   30460:	sub	r6, r6, r4
   30464:	add	r8, r8, #1
   30468:	add	r0, r0, r4
   3046c:	mov	r4, r6
   30470:	ldr	r6, [sp, #12]
   30474:	str	r0, [sp, #24]
   30478:	cmp	r7, #0
   3047c:	bne	3048c <fputs@plt+0x1f0d8>
   30480:	cmp	r4, #0
   30484:	cmpne	sl, #0
   30488:	bne	3034c <fputs@plt+0x1ef98>
   3048c:	cmp	r7, #0
   30490:	bne	304cc <fputs@plt+0x1f118>
   30494:	cmp	r4, #0
   30498:	beq	304cc <fputs@plt+0x1f118>
   3049c:	movw	r0, #63693	; 0xf8cd
   304a0:	movw	r1, #64300	; 0xfb2c
   304a4:	movw	r2, #64598	; 0xfc56
   304a8:	mov	r7, #11
   304ac:	movw	r3, #60439	; 0xec17
   304b0:	movt	r0, #8
   304b4:	movt	r1, #8
   304b8:	movt	r2, #8
   304bc:	add	r0, r0, #20
   304c0:	str	r0, [sp]
   304c4:	mov	r0, #11
   304c8:	bl	15d70 <fputs@plt+0x49bc>
   304cc:	mov	r0, r7
   304d0:	sub	sp, fp, #28
   304d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   304d8:	mov	r7, #7
   304dc:	b	302dc <fputs@plt+0x1ef28>
   304e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   304e4:	add	fp, sp, #28
   304e8:	sub	sp, sp, #12
   304ec:	mov	r7, r0
   304f0:	mov	r0, #0
   304f4:	mov	r8, r3
   304f8:	mov	r9, r2
   304fc:	mov	sl, r1
   30500:	str	r0, [sp, #8]
   30504:	ldrb	r0, [r7, #17]
   30508:	cmp	r0, #0
   3050c:	beq	305d4 <fputs@plt+0x1f220>
   30510:	movw	r1, #17320	; 0x43a8
   30514:	ldr	r0, [r7, #32]
   30518:	movw	ip, #52429	; 0xcccd
   3051c:	mov	r2, #1
   30520:	mov	r6, sl
   30524:	movt	r1, #10
   30528:	movt	ip, #52428	; 0xcccc
   3052c:	ldr	r1, [r1]
   30530:	udiv	r0, r1, r0
   30534:	mov	r3, r6
   30538:	add	r6, r6, #1
   3053c:	mov	r4, #0
   30540:	cmp	r6, #2
   30544:	bcc	30574 <fputs@plt+0x1f1c0>
   30548:	ldr	r4, [r7, #36]	; 0x24
   3054c:	umull	r4, r5, r4, ip
   30550:	add	r5, r2, r5, lsr #2
   30554:	sub	r4, r3, #1
   30558:	udiv	r4, r4, r5
   3055c:	mul	r1, r4, r5
   30560:	add	r1, r1, #1
   30564:	cmp	r1, r0
   30568:	mov	r1, #2
   3056c:	movweq	r1, #3
   30570:	mla	r4, r4, r5, r1
   30574:	cmp	r6, r4
   30578:	cmpne	r3, r0
   3057c:	beq	30534 <fputs@plt+0x1f180>
   30580:	ldr	r0, [r7, #44]	; 0x2c
   30584:	cmp	r6, r0
   30588:	bhi	305d4 <fputs@plt+0x1f220>
   3058c:	add	r2, sp, #3
   30590:	add	r3, sp, #4
   30594:	mov	r0, r7
   30598:	mov	r1, r6
   3059c:	bl	30648 <fputs@plt+0x1f294>
   305a0:	ldrb	r1, [sp, #3]
   305a4:	ldr	r2, [sp, #4]
   305a8:	mov	r4, r0
   305ac:	eor	r1, r1, #4
   305b0:	eor	r2, r2, sl
   305b4:	orr	r1, r0, r1
   305b8:	orrs	r1, r1, r2
   305bc:	mov	r1, #0
   305c0:	movweq	r4, #101	; 0x65
   305c4:	movne	r6, r1
   305c8:	beq	30618 <fputs@plt+0x1f264>
   305cc:	cmp	r0, #0
   305d0:	bne	30618 <fputs@plt+0x1f264>
   305d4:	clz	r0, r9
   305d8:	add	r2, sp, #8
   305dc:	mov	r1, sl
   305e0:	lsr	r0, r0, #5
   305e4:	lsl	r3, r0, #1
   305e8:	mov	r0, r7
   305ec:	bl	2edf8 <fputs@plt+0x1da44>
   305f0:	ldr	r1, [sp, #8]
   305f4:	cmp	r0, #0
   305f8:	beq	30608 <fputs@plt+0x1f254>
   305fc:	mov	r4, r0
   30600:	mov	r6, #0
   30604:	b	30618 <fputs@plt+0x1f264>
   30608:	ldr	r0, [r1, #56]	; 0x38
   3060c:	mov	r4, #0
   30610:	ldr	r0, [r0]
   30614:	rev	r6, r0
   30618:	cmp	r9, #0
   3061c:	str	r6, [r8]
   30620:	beq	3062c <fputs@plt+0x1f278>
   30624:	str	r1, [r9]
   30628:	b	30638 <fputs@plt+0x1f284>
   3062c:	cmp	r1, #0
   30630:	ldrne	r0, [r1, #72]	; 0x48
   30634:	blne	2df48 <fputs@plt+0x1cb94>
   30638:	subs	r0, r4, #101	; 0x65
   3063c:	movne	r0, r4
   30640:	sub	sp, fp, #28
   30644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30648:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3064c:	add	fp, sp, #24
   30650:	sub	sp, sp, #8
   30654:	mov	r5, r3
   30658:	mov	r8, r2
   3065c:	mov	r6, r1
   30660:	mov	r4, #0
   30664:	cmp	r1, #2
   30668:	bcc	306b8 <fputs@plt+0x1f304>
   3066c:	ldr	r2, [r0, #36]	; 0x24
   30670:	movw	r3, #52429	; 0xcccd
   30674:	movw	r4, #17320	; 0x43a8
   30678:	ldr	r1, [r0, #32]
   3067c:	movt	r3, #52428	; 0xcccc
   30680:	movt	r4, #10
   30684:	ldr	r4, [r4]
   30688:	umull	r2, r3, r2, r3
   3068c:	mov	r2, #1
   30690:	add	r2, r2, r3, lsr #2
   30694:	sub	r3, r6, #2
   30698:	udiv	r1, r4, r1
   3069c:	mov	r4, #2
   306a0:	udiv	r3, r3, r2
   306a4:	mul	r7, r3, r2
   306a8:	add	r7, r7, #1
   306ac:	cmp	r7, r1
   306b0:	movweq	r4, #3
   306b4:	mla	r4, r3, r2, r4
   306b8:	ldr	r0, [r0]
   306bc:	add	r2, sp, #4
   306c0:	mov	r1, r4
   306c4:	mov	r3, #0
   306c8:	bl	18264 <fputs@plt+0x6eb0>
   306cc:	mov	r7, r0
   306d0:	cmp	r0, #0
   306d4:	bne	30780 <fputs@plt+0x1f3cc>
   306d8:	mvn	r0, r4
   306dc:	add	r0, r0, r6
   306e0:	add	r1, r0, r0, lsl #2
   306e4:	ldr	r0, [sp, #4]
   306e8:	cmn	r1, #1
   306ec:	ble	30748 <fputs@plt+0x1f394>
   306f0:	ldr	r2, [r0, #4]
   306f4:	cmp	r5, #0
   306f8:	ldrb	r3, [r2, r1]
   306fc:	addne	r1, r2, r1
   30700:	strb	r3, [r8]
   30704:	ldrne	r1, [r1, #1]
   30708:	revne	r1, r1
   3070c:	strne	r1, [r5]
   30710:	cmp	r0, #0
   30714:	blne	2df48 <fputs@plt+0x1cb94>
   30718:	ldrb	r0, [r8]
   3071c:	mov	r7, #0
   30720:	sub	r0, r0, #1
   30724:	uxtb	r0, r0
   30728:	cmp	r0, #5
   3072c:	bcc	30780 <fputs@plt+0x1f3cc>
   30730:	movw	r0, #63693	; 0xf8cd
   30734:	movw	r1, #64300	; 0xfb2c
   30738:	movw	r2, #64598	; 0xfc56
   3073c:	mov	r7, #11
   30740:	movw	r3, #56798	; 0xddde
   30744:	b	30764 <fputs@plt+0x1f3b0>
   30748:	cmp	r0, #0
   3074c:	blne	2df48 <fputs@plt+0x1cb94>
   30750:	movw	r0, #63693	; 0xf8cd
   30754:	movw	r1, #64300	; 0xfb2c
   30758:	movw	r2, #64598	; 0xfc56
   3075c:	mov	r7, #11
   30760:	movw	r3, #56790	; 0xddd6
   30764:	movt	r0, #8
   30768:	movt	r1, #8
   3076c:	movt	r2, #8
   30770:	add	r0, r0, #20
   30774:	str	r0, [sp]
   30778:	mov	r0, #11
   3077c:	bl	15d70 <fputs@plt+0x49bc>
   30780:	mov	r0, r7
   30784:	sub	sp, fp, #24
   30788:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3078c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30790:	add	fp, sp, #28
   30794:	sub	sp, sp, #68	; 0x44
   30798:	mov	r6, r1
   3079c:	mov	r1, r0
   307a0:	mov	r0, #0
   307a4:	str	r0, [fp, #-32]	; 0xffffffe0
   307a8:	ldr	r7, [r1, #12]
   307ac:	ldr	r8, [r1, #44]	; 0x2c
   307b0:	ldr	r0, [r7, #56]	; 0x38
   307b4:	ldr	r0, [r0, #36]	; 0x24
   307b8:	rev	r5, r0
   307bc:	cmp	r5, r8
   307c0:	bcs	30820 <fputs@plt+0x1f46c>
   307c4:	mov	r9, r2
   307c8:	cmp	r5, #0
   307cc:	str	r1, [sp, #44]	; 0x2c
   307d0:	beq	30854 <fputs@plt+0x1f4a0>
   307d4:	ldr	r0, [fp, #8]
   307d8:	mov	r4, r3
   307dc:	cmp	r0, #2
   307e0:	beq	30978 <fputs@plt+0x1f5c4>
   307e4:	mov	r2, #0
   307e8:	cmp	r0, #1
   307ec:	str	r2, [sp, #48]	; 0x30
   307f0:	bne	30980 <fputs@plt+0x1f5cc>
   307f4:	cmp	r8, r4
   307f8:	bcc	30980 <fputs@plt+0x1f5cc>
   307fc:	mov	r0, r1
   30800:	sub	r2, fp, #33	; 0x21
   30804:	mov	r1, r4
   30808:	mov	r3, #0
   3080c:	bl	30648 <fputs@plt+0x1f294>
   30810:	cmp	r0, #0
   30814:	beq	31020 <fputs@plt+0x1fc6c>
   30818:	mov	r4, r0
   3081c:	b	310e0 <fputs@plt+0x1fd2c>
   30820:	movw	r0, #63693	; 0xf8cd
   30824:	movw	r1, #64300	; 0xfb2c
   30828:	movw	r2, #64598	; 0xfc56
   3082c:	movw	r3, #61354	; 0xefaa
   30830:	mov	r4, #11
   30834:	movt	r0, #8
   30838:	movt	r1, #8
   3083c:	movt	r2, #8
   30840:	add	r0, r0, #20
   30844:	str	r0, [sp]
   30848:	mov	r0, #11
   3084c:	bl	15d70 <fputs@plt+0x49bc>
   30850:	b	310e0 <fputs@plt+0x1fd2c>
   30854:	ldr	r0, [r7, #72]	; 0x48
   30858:	ldrb	r5, [r1, #19]
   3085c:	bl	18b3c <fputs@plt+0x7788>
   30860:	mov	r4, r0
   30864:	cmp	r0, #0
   30868:	bne	310e0 <fputs@plt+0x1fd2c>
   3086c:	mov	r8, r6
   30870:	ldr	r6, [sp, #44]	; 0x2c
   30874:	clz	r2, r5
   30878:	movw	r5, #17320	; 0x43a8
   3087c:	movt	r5, #10
   30880:	ldr	r3, [r6, #44]	; 0x2c
   30884:	ldr	r0, [r6, #32]
   30888:	add	r1, r3, #1
   3088c:	str	r1, [r6, #44]	; 0x2c
   30890:	ldr	r7, [r5]
   30894:	udiv	r0, r7, r0
   30898:	lsr	r7, r2, #5
   3089c:	cmp	r3, r0
   308a0:	addeq	r1, r3, #2
   308a4:	streq	r1, [r6, #44]	; 0x2c
   308a8:	ldrb	r2, [r6, #17]
   308ac:	cmp	r2, #0
   308b0:	beq	30f6c <fputs@plt+0x1fbb8>
   308b4:	mov	r2, #0
   308b8:	cmp	r1, #2
   308bc:	bcc	308fc <fputs@plt+0x1f548>
   308c0:	ldr	r2, [sp, #44]	; 0x2c
   308c4:	movw	r3, #52429	; 0xcccd
   308c8:	mov	r4, #2
   308cc:	movt	r3, #52428	; 0xcccc
   308d0:	ldr	r2, [r2, #36]	; 0x24
   308d4:	umull	r2, r3, r2, r3
   308d8:	mov	r2, #1
   308dc:	add	r2, r2, r3, lsr #2
   308e0:	sub	r3, r1, #2
   308e4:	udiv	r3, r3, r2
   308e8:	mul	r6, r3, r2
   308ec:	add	r6, r6, #1
   308f0:	cmp	r6, r0
   308f4:	movweq	r4, #3
   308f8:	mla	r2, r3, r2, r4
   308fc:	cmp	r2, r1
   30900:	bne	30f6c <fputs@plt+0x1fbb8>
   30904:	mov	r0, #0
   30908:	sub	r2, fp, #44	; 0x2c
   3090c:	mov	r3, r7
   30910:	str	r0, [fp, #-44]	; 0xffffffd4
   30914:	ldr	r0, [sp, #44]	; 0x2c
   30918:	bl	31608 <fputs@plt+0x20254>
   3091c:	mov	r4, r0
   30920:	cmp	r0, #0
   30924:	bne	310e0 <fputs@plt+0x1fd2c>
   30928:	ldr	r6, [fp, #-44]	; 0xffffffd4
   3092c:	ldr	r0, [r6, #72]	; 0x48
   30930:	bl	18b3c <fputs@plt+0x7788>
   30934:	cmp	r6, #0
   30938:	mov	r4, r0
   3093c:	ldrne	r0, [r6, #72]	; 0x48
   30940:	blne	2df48 <fputs@plt+0x1cb94>
   30944:	cmp	r4, #0
   30948:	bne	310e0 <fputs@plt+0x1fd2c>
   3094c:	ldr	r0, [sp, #44]	; 0x2c
   30950:	ldr	r6, [r0, #44]	; 0x2c
   30954:	ldr	r2, [r0, #32]
   30958:	add	r1, r6, #1
   3095c:	str	r1, [r0, #44]	; 0x2c
   30960:	ldr	r3, [r5]
   30964:	udiv	r2, r3, r2
   30968:	cmp	r6, r2
   3096c:	addeq	r1, r6, #2
   30970:	streq	r1, [r0, #44]	; 0x2c
   30974:	b	30f70 <fputs@plt+0x1fbbc>
   30978:	mov	r0, #1
   3097c:	str	r0, [sp, #48]	; 0x30
   30980:	ldr	r0, [r7, #72]	; 0x48
   30984:	str	r4, [sp, #20]
   30988:	bl	18b3c <fputs@plt+0x7788>
   3098c:	mov	r4, r0
   30990:	cmp	r0, #0
   30994:	bne	310e0 <fputs@plt+0x1fd2c>
   30998:	ldr	r0, [r7, #56]	; 0x38
   3099c:	sub	r1, r5, #1
   309a0:	str	r6, [sp, #16]
   309a4:	mov	r6, #0
   309a8:	mov	sl, #0
   309ac:	str	r9, [sp, #24]
   309b0:	lsr	r2, r1, #16
   309b4:	strb	r2, [r0, #37]	; 0x25
   309b8:	lsr	r2, r1, #24
   309bc:	strb	r2, [r0, #36]	; 0x24
   309c0:	lsr	r2, r1, #8
   309c4:	strb	r2, [r0, #38]	; 0x26
   309c8:	strb	r1, [r0, #39]	; 0x27
   309cc:	add	r0, sp, #28
   309d0:	stm	r0, {r5, r7, r8}
   309d4:	cmp	r6, #0
   309d8:	beq	309f4 <fputs@plt+0x1f640>
   309dc:	ldr	r1, [r6, #56]	; 0x38
   309e0:	ldrb	r2, [r1, #1]
   309e4:	ldrb	r0, [r1]
   309e8:	ldrb	r3, [r1, #2]
   309ec:	add	r1, r1, #3
   309f0:	b	30a08 <fputs@plt+0x1f654>
   309f4:	ldr	r1, [r7, #56]	; 0x38
   309f8:	ldrb	r2, [r1, #33]	; 0x21
   309fc:	ldrb	r0, [r1, #32]
   30a00:	ldrb	r3, [r1, #34]	; 0x22
   30a04:	add	r1, r1, #35	; 0x23
   30a08:	lsl	r2, r2, #16
   30a0c:	orr	r0, r2, r0, lsl #24
   30a10:	orr	r0, r0, r3, lsl #8
   30a14:	ldrb	r1, [r1]
   30a18:	orr	r9, r0, r1
   30a1c:	cmp	r9, r8
   30a20:	cmpls	sl, r5
   30a24:	bhi	30fec <fputs@plt+0x1fc38>
   30a28:	ldr	r0, [sp, #44]	; 0x2c
   30a2c:	mov	r1, r9
   30a30:	sub	r2, fp, #32
   30a34:	mov	r3, #0
   30a38:	bl	31608 <fputs@plt+0x20254>
   30a3c:	cmp	r0, #0
   30a40:	bne	31038 <fputs@plt+0x1fc84>
   30a44:	ldr	ip, [fp, #-32]	; 0xffffffe0
   30a48:	str	r6, [sp, #40]	; 0x28
   30a4c:	ldr	r6, [ip, #56]	; 0x38
   30a50:	ldr	r0, [r6, #4]
   30a54:	rev	r8, r0
   30a58:	ldr	r0, [sp, #48]	; 0x30
   30a5c:	tst	r0, #255	; 0xff
   30a60:	cmpeq	r8, #0
   30a64:	beq	30b08 <fputs@plt+0x1f754>
   30a68:	ldr	r0, [sp, #44]	; 0x2c
   30a6c:	mvn	r1, #1
   30a70:	ldr	r0, [r0, #36]	; 0x24
   30a74:	add	r0, r1, r0, lsr #2
   30a78:	cmp	r8, r0
   30a7c:	bhi	31048 <fputs@plt+0x1fc94>
   30a80:	ldr	r0, [sp, #48]	; 0x30
   30a84:	ldr	r4, [sp, #20]
   30a88:	tst	r0, #255	; 0xff
   30a8c:	beq	30abc <fputs@plt+0x1f708>
   30a90:	cmp	r9, r4
   30a94:	mov	r0, #0
   30a98:	movwcc	r0, #1
   30a9c:	cmp	r9, r4
   30aa0:	beq	30b5c <fputs@plt+0x1f7a8>
   30aa4:	ldr	r1, [fp, #8]
   30aa8:	sub	r1, r1, #2
   30aac:	clz	r1, r1
   30ab0:	lsr	r1, r1, #5
   30ab4:	ands	r0, r1, r0
   30ab8:	bne	30b5c <fputs@plt+0x1f7a8>
   30abc:	cmp	r8, #0
   30ac0:	beq	30c94 <fputs@plt+0x1f8e0>
   30ac4:	mov	r5, #0
   30ac8:	cmp	r4, #0
   30acc:	beq	30d80 <fputs@plt+0x1f9cc>
   30ad0:	ldr	r0, [fp, #8]
   30ad4:	cmp	r0, #2
   30ad8:	bne	30c9c <fputs@plt+0x1f8e8>
   30adc:	mov	r5, #0
   30ae0:	add	r0, r6, r5, lsl #2
   30ae4:	ldr	r0, [r0, #8]
   30ae8:	rev	r0, r0
   30aec:	cmp	r0, r4
   30af0:	bls	30d80 <fputs@plt+0x1f9cc>
   30af4:	add	r5, r5, #1
   30af8:	cmp	r5, r8
   30afc:	bcc	30ae0 <fputs@plt+0x1f72c>
   30b00:	mov	r5, #0
   30b04:	b	30d80 <fputs@plt+0x1f9cc>
   30b08:	ldr	r0, [ip, #72]	; 0x48
   30b0c:	mov	r5, ip
   30b10:	bl	18b3c <fputs@plt+0x7788>
   30b14:	ldr	r6, [sp, #40]	; 0x28
   30b18:	cmp	r0, #0
   30b1c:	bne	31078 <fputs@plt+0x1fcc4>
   30b20:	ldr	r0, [sp, #24]
   30b24:	ldr	r7, [sp, #32]
   30b28:	mov	ip, #0
   30b2c:	mov	r4, #0
   30b30:	str	r9, [r0]
   30b34:	ldr	r1, [r5, #56]	; 0x38
   30b38:	ldr	r0, [r7, #56]	; 0x38
   30b3c:	ldr	r1, [r1]
   30b40:	str	r1, [r0, #32]
   30b44:	ldr	r0, [sp, #16]
   30b48:	str	r5, [r0]
   30b4c:	mov	r0, #0
   30b50:	str	ip, [fp, #-32]	; 0xffffffe0
   30b54:	str	r0, [sp, #48]	; 0x30
   30b58:	b	30ea4 <fputs@plt+0x1faf0>
   30b5c:	ldr	r0, [sp, #24]
   30b60:	str	ip, [sp, #12]
   30b64:	str	r9, [r0]
   30b68:	ldr	r0, [sp, #16]
   30b6c:	str	ip, [r0]
   30b70:	ldr	r0, [ip, #72]	; 0x48
   30b74:	bl	18b3c <fputs@plt+0x7788>
   30b78:	cmp	r0, #0
   30b7c:	bne	31060 <fputs@plt+0x1fcac>
   30b80:	cmp	r8, #0
   30b84:	beq	30cb8 <fputs@plt+0x1f904>
   30b88:	ldr	r0, [sp, #12]
   30b8c:	ldr	r0, [r0, #56]	; 0x38
   30b90:	ldrb	r9, [r0, #9]
   30b94:	ldrb	r7, [r0, #8]
   30b98:	ldrb	r5, [r0, #10]
   30b9c:	ldrb	r6, [r0, #11]
   30ba0:	lsl	r0, r9, #16
   30ba4:	orr	r0, r0, r7, lsl #24
   30ba8:	orr	r0, r0, r5, lsl #8
   30bac:	orr	r1, r0, r6
   30bb0:	ldr	r0, [sp, #36]	; 0x24
   30bb4:	cmp	r1, r0
   30bb8:	bhi	310ec <fputs@plt+0x1fd38>
   30bbc:	ldr	r0, [sp, #44]	; 0x2c
   30bc0:	sub	r2, fp, #40	; 0x28
   30bc4:	mov	r3, #0
   30bc8:	bl	31608 <fputs@plt+0x20254>
   30bcc:	cmp	r0, #0
   30bd0:	bne	31060 <fputs@plt+0x1fcac>
   30bd4:	str	r5, [sp, #48]	; 0x30
   30bd8:	ldr	r5, [fp, #-40]	; 0xffffffd8
   30bdc:	ldr	r0, [r5, #72]	; 0x48
   30be0:	bl	18b3c <fputs@plt+0x7788>
   30be4:	cmp	r0, #0
   30be8:	bne	31120 <fputs@plt+0x1fd6c>
   30bec:	ldr	r3, [sp, #12]
   30bf0:	ldr	r0, [r5, #56]	; 0x38
   30bf4:	str	r7, [sp, #4]
   30bf8:	str	r6, [sp, #8]
   30bfc:	ldr	r1, [r3, #56]	; 0x38
   30c00:	ldr	r1, [r1]
   30c04:	str	r1, [r0]
   30c08:	sub	r1, r8, #1
   30c0c:	ldr	r0, [r5, #56]	; 0x38
   30c10:	lsr	r2, r1, #16
   30c14:	strb	r2, [r0, #5]
   30c18:	lsr	r2, r1, #24
   30c1c:	strb	r2, [r0, #4]
   30c20:	lsr	r2, r1, #8
   30c24:	strb	r2, [r0, #6]
   30c28:	strb	r1, [r0, #7]
   30c2c:	lsl	r2, r1, #2
   30c30:	ldr	r0, [r5, #56]	; 0x38
   30c34:	ldr	r3, [r3, #56]	; 0x38
   30c38:	add	r0, r0, #8
   30c3c:	add	r1, r3, #12
   30c40:	bl	1121c <memcpy@plt>
   30c44:	cmp	r5, #0
   30c48:	ldrne	r0, [r5, #72]	; 0x48
   30c4c:	blne	2df48 <fputs@plt+0x1cb94>
   30c50:	ldr	r6, [sp, #40]	; 0x28
   30c54:	add	r8, sp, #28
   30c58:	ldm	r8, {r5, r7, r8}
   30c5c:	cmp	r6, #0
   30c60:	beq	30cf4 <fputs@plt+0x1f940>
   30c64:	ldr	r0, [r6, #72]	; 0x48
   30c68:	bl	18b3c <fputs@plt+0x7788>
   30c6c:	cmp	r0, #0
   30c70:	bne	31138 <fputs@plt+0x1fd84>
   30c74:	ldr	r0, [r6, #56]	; 0x38
   30c78:	ldr	r1, [sp, #4]
   30c7c:	strb	r9, [r0, #1]
   30c80:	strb	r1, [r0]
   30c84:	ldr	r1, [sp, #48]	; 0x30
   30c88:	strb	r1, [r0, #2]
   30c8c:	add	r0, r0, #3
   30c90:	b	30d10 <fputs@plt+0x1f95c>
   30c94:	mov	r4, #0
   30c98:	b	30e9c <fputs@plt+0x1fae8>
   30c9c:	ldr	r0, [r6, #8]
   30ca0:	rev	r0, r0
   30ca4:	sub	r1, r0, r4
   30ca8:	cmn	r1, #1
   30cac:	ble	30d1c <fputs@plt+0x1f968>
   30cb0:	mov	r0, r1
   30cb4:	b	30d28 <fputs@plt+0x1f974>
   30cb8:	ldr	r6, [sp, #40]	; 0x28
   30cbc:	cmp	r6, #0
   30cc0:	beq	30ef0 <fputs@plt+0x1fb3c>
   30cc4:	ldr	r0, [r6, #72]	; 0x48
   30cc8:	bl	18b3c <fputs@plt+0x7788>
   30ccc:	add	r8, sp, #28
   30cd0:	cmp	r0, #0
   30cd4:	ldm	r8, {r5, r7, r8}
   30cd8:	bne	31138 <fputs@plt+0x1fd84>
   30cdc:	ldr	r1, [sp, #12]
   30ce0:	ldr	r0, [r6, #56]	; 0x38
   30ce4:	ldr	r1, [r1, #56]	; 0x38
   30ce8:	ldr	r1, [r1]
   30cec:	str	r1, [r0]
   30cf0:	b	30f10 <fputs@plt+0x1fb5c>
   30cf4:	ldr	r0, [r7, #56]	; 0x38
   30cf8:	ldr	r1, [sp, #4]
   30cfc:	strb	r9, [r0, #33]	; 0x21
   30d00:	strb	r1, [r0, #32]
   30d04:	ldr	r1, [sp, #48]	; 0x30
   30d08:	strb	r1, [r0, #34]	; 0x22
   30d0c:	add	r0, r0, #35	; 0x23
   30d10:	ldr	r1, [sp, #8]
   30d14:	strb	r1, [r0]
   30d18:	b	30f10 <fputs@plt+0x1fb5c>
   30d1c:	rsb	r0, r1, #0
   30d20:	cmp	r1, #-2147483648	; 0x80000000
   30d24:	mvneq	r0, #-2147483648	; 0x80000000
   30d28:	cmp	r8, #2
   30d2c:	bcc	30d80 <fputs@plt+0x1f9cc>
   30d30:	sub	r1, r8, #1
   30d34:	mov	r2, #0
   30d38:	mov	r5, #0
   30d3c:	add	r3, r6, r2, lsl #2
   30d40:	add	r2, r2, #1
   30d44:	ldr	r3, [r3, #12]
   30d48:	rev	r3, r3
   30d4c:	sub	r3, r3, r4
   30d50:	cmn	r3, #1
   30d54:	ble	30d60 <fputs@plt+0x1f9ac>
   30d58:	mov	r7, r3
   30d5c:	b	30d6c <fputs@plt+0x1f9b8>
   30d60:	rsb	r7, r3, #0
   30d64:	cmp	r3, #-2147483648	; 0x80000000
   30d68:	mvneq	r7, #-2147483648	; 0x80000000
   30d6c:	cmp	r7, r0
   30d70:	movlt	r5, r2
   30d74:	movlt	r0, r7
   30d78:	cmp	r1, r2
   30d7c:	bne	30d3c <fputs@plt+0x1f988>
   30d80:	add	r7, r6, r5, lsl #2
   30d84:	ldr	r1, [sp, #36]	; 0x24
   30d88:	ldr	r0, [r7, #8]!
   30d8c:	rev	r0, r0
   30d90:	cmp	r0, r1
   30d94:	bhi	31084 <fputs@plt+0x1fcd0>
   30d98:	mov	r2, r4
   30d9c:	mov	r1, #0
   30da0:	mov	r4, #0
   30da4:	cmp	r0, r2
   30da8:	movwcc	r1, #1
   30dac:	cmp	r0, r2
   30db0:	ldrne	r2, [sp, #48]	; 0x30
   30db4:	tstne	r2, #255	; 0xff
   30db8:	bne	30e84 <fputs@plt+0x1fad0>
   30dbc:	ldr	r1, [sp, #24]
   30dc0:	str	ip, [sp, #12]
   30dc4:	str	r0, [r1]
   30dc8:	ldr	r0, [ip, #72]	; 0x48
   30dcc:	bl	18b3c <fputs@plt+0x7788>
   30dd0:	cmp	r0, #0
   30dd4:	bne	31060 <fputs@plt+0x1fcac>
   30dd8:	sub	r0, r8, #1
   30ddc:	cmp	r5, r0
   30de0:	addcc	r1, r6, r8, lsl #2
   30de4:	ldrcc	r1, [r1, #4]
   30de8:	strcc	r1, [r7]
   30dec:	lsr	r1, r0, #16
   30df0:	strb	r0, [r6, #7]
   30df4:	strb	r1, [r6, #5]
   30df8:	lsr	r1, r0, #24
   30dfc:	lsr	r0, r0, #8
   30e00:	strb	r1, [r6, #4]
   30e04:	strb	r0, [r6, #6]
   30e08:	ldr	r0, [sp, #44]	; 0x2c
   30e0c:	ldr	r1, [sp, #24]
   30e10:	ldr	r0, [r0, #60]	; 0x3c
   30e14:	ldr	r4, [r1]
   30e18:	mov	r1, #0
   30e1c:	str	r1, [sp, #48]	; 0x30
   30e20:	mov	r1, #0
   30e24:	cmp	r0, #0
   30e28:	beq	30e50 <fputs@plt+0x1fa9c>
   30e2c:	ldr	r2, [r0]
   30e30:	mov	r1, #1
   30e34:	cmp	r2, r4
   30e38:	bcc	30e50 <fputs@plt+0x1fa9c>
   30e3c:	mov	r1, r4
   30e40:	bl	28498 <fputs@plt+0x170e4>
   30e44:	mov	r1, r0
   30e48:	cmp	r0, #0
   30e4c:	movwne	r1, #1
   30e50:	ldr	r9, [sp, #16]
   30e54:	ldr	r0, [sp, #44]	; 0x2c
   30e58:	eor	r3, r1, #1
   30e5c:	mov	r1, r4
   30e60:	mov	r2, r9
   30e64:	bl	31608 <fputs@plt+0x20254>
   30e68:	add	r8, sp, #28
   30e6c:	ldr	r6, [sp, #40]	; 0x28
   30e70:	cmp	r0, #0
   30e74:	ldm	r8, {r5, r7, r8}
   30e78:	beq	30eb0 <fputs@plt+0x1fafc>
   30e7c:	mov	r4, r0
   30e80:	b	30f34 <fputs@plt+0x1fb80>
   30e84:	ldr	r2, [fp, #8]
   30e88:	sub	r2, r2, #2
   30e8c:	clz	r2, r2
   30e90:	lsr	r2, r2, #5
   30e94:	ands	r1, r2, r1
   30e98:	bne	30dbc <fputs@plt+0x1fa08>
   30e9c:	ldr	r6, [sp, #40]	; 0x28
   30ea0:	ldr	r7, [sp, #32]
   30ea4:	ldr	r8, [sp, #36]	; 0x24
   30ea8:	ldr	r5, [sp, #28]
   30eac:	b	30f38 <fputs@plt+0x1fb84>
   30eb0:	ldr	r0, [r9]
   30eb4:	ldr	r0, [r0, #72]	; 0x48
   30eb8:	bl	18b3c <fputs@plt+0x7788>
   30ebc:	cmp	r0, #0
   30ec0:	beq	30f28 <fputs@plt+0x1fb74>
   30ec4:	mov	r4, r0
   30ec8:	ldr	r0, [r9]
   30ecc:	cmp	r0, #0
   30ed0:	ldrne	r0, [r0, #72]	; 0x48
   30ed4:	blne	2df48 <fputs@plt+0x1cb94>
   30ed8:	ldr	r0, [sp, #16]
   30edc:	mov	r2, #0
   30ee0:	mov	r1, #0
   30ee4:	str	r1, [sp, #48]	; 0x30
   30ee8:	str	r2, [r0]
   30eec:	b	30f34 <fputs@plt+0x1fb80>
   30ef0:	ldr	r1, [sp, #12]
   30ef4:	ldr	r7, [sp, #32]
   30ef8:	ldr	r8, [sp, #36]	; 0x24
   30efc:	ldr	r5, [sp, #28]
   30f00:	ldr	r1, [r1, #56]	; 0x38
   30f04:	ldr	r0, [r7, #56]	; 0x38
   30f08:	ldr	r1, [r1]
   30f0c:	str	r1, [r0, #32]
   30f10:	mov	ip, #0
   30f14:	mov	r0, #0
   30f18:	mov	r4, #0
   30f1c:	str	ip, [fp, #-32]	; 0xffffffe0
   30f20:	str	r0, [sp, #48]	; 0x30
   30f24:	b	30f38 <fputs@plt+0x1fb84>
   30f28:	mov	r0, #0
   30f2c:	mov	r4, #0
   30f30:	str	r0, [sp, #48]	; 0x30
   30f34:	ldr	ip, [sp, #12]
   30f38:	cmp	r6, #0
   30f3c:	beq	30f50 <fputs@plt+0x1fb9c>
   30f40:	ldr	r0, [r6, #72]	; 0x48
   30f44:	mov	r6, ip
   30f48:	bl	2df48 <fputs@plt+0x1cb94>
   30f4c:	mov	ip, r6
   30f50:	ldr	r0, [sp, #48]	; 0x30
   30f54:	add	sl, sl, #1
   30f58:	mov	r6, ip
   30f5c:	tst	r0, #255	; 0xff
   30f60:	bne	309d4 <fputs@plt+0x1f620>
   30f64:	mov	r6, #0
   30f68:	b	310c0 <fputs@plt+0x1fd0c>
   30f6c:	ldr	r0, [sp, #44]	; 0x2c
   30f70:	ldr	r2, [r0, #12]
   30f74:	mov	r5, r8
   30f78:	ldr	r3, [r2, #56]	; 0x38
   30f7c:	lsr	r2, r1, #16
   30f80:	strb	r2, [r3, #29]
   30f84:	lsr	r2, r1, #24
   30f88:	strb	r2, [r3, #28]
   30f8c:	lsr	r2, r1, #8
   30f90:	strb	r2, [r3, #30]
   30f94:	strb	r1, [r3, #31]
   30f98:	mov	r2, r8
   30f9c:	mov	r3, r7
   30fa0:	ldr	r1, [r0, #44]	; 0x2c
   30fa4:	str	r1, [r9]
   30fa8:	bl	31608 <fputs@plt+0x20254>
   30fac:	mov	r4, r0
   30fb0:	cmp	r0, #0
   30fb4:	bne	310e0 <fputs@plt+0x1fd2c>
   30fb8:	ldr	r0, [r5]
   30fbc:	ldr	r0, [r0, #72]	; 0x48
   30fc0:	bl	18b3c <fputs@plt+0x7788>
   30fc4:	cmp	r0, #0
   30fc8:	beq	31070 <fputs@plt+0x1fcbc>
   30fcc:	mov	r4, r0
   30fd0:	ldr	r0, [r5]
   30fd4:	cmp	r0, #0
   30fd8:	ldrne	r0, [r0, #72]	; 0x48
   30fdc:	blne	2df48 <fputs@plt+0x1cb94>
   30fe0:	mov	r0, #0
   30fe4:	str	r0, [r5]
   30fe8:	b	310e0 <fputs@plt+0x1fd2c>
   30fec:	movw	r0, #63693	; 0xf8cd
   30ff0:	movw	r1, #64300	; 0xfb2c
   30ff4:	movw	r2, #64598	; 0xfc56
   30ff8:	movw	r3, #61410	; 0xefe2
   30ffc:	mov	r4, #11
   31000:	movt	r0, #8
   31004:	movt	r1, #8
   31008:	movt	r2, #8
   3100c:	add	r0, r0, #20
   31010:	str	r0, [sp]
   31014:	mov	r0, #11
   31018:	bl	15d70 <fputs@plt+0x49bc>
   3101c:	b	3103c <fputs@plt+0x1fc88>
   31020:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   31024:	mov	r1, r4
   31028:	sub	r0, r0, #2
   3102c:	clz	r0, r0
   31030:	lsr	r0, r0, #5
   31034:	b	3097c <fputs@plt+0x1f5c8>
   31038:	mov	r4, r0
   3103c:	mov	r0, #0
   31040:	str	r0, [fp, #-32]	; 0xffffffe0
   31044:	b	310d0 <fputs@plt+0x1fd1c>
   31048:	movw	r0, #63693	; 0xf8cd
   3104c:	movw	r1, #64300	; 0xfb2c
   31050:	movw	r2, #64598	; 0xfc56
   31054:	mov	r4, #11
   31058:	movw	r3, #61439	; 0xefff
   3105c:	b	31098 <fputs@plt+0x1fce4>
   31060:	mov	r4, r0
   31064:	ldr	r6, [sp, #40]	; 0x28
   31068:	ldr	ip, [sp, #12]
   3106c:	b	310c8 <fputs@plt+0x1fd14>
   31070:	mov	r4, #0
   31074:	b	310e0 <fputs@plt+0x1fd2c>
   31078:	mov	r4, r0
   3107c:	mov	ip, r5
   31080:	b	310c8 <fputs@plt+0x1fd14>
   31084:	movw	r0, #63693	; 0xf8cd
   31088:	movw	r1, #64300	; 0xfb2c
   3108c:	movw	r2, #64598	; 0xfc56
   31090:	mov	r4, #11
   31094:	movw	r3, #61538	; 0xf062
   31098:	movt	r0, #8
   3109c:	movt	r1, #8
   310a0:	movt	r2, #8
   310a4:	add	r0, r0, #20
   310a8:	str	r0, [sp]
   310ac:	mov	r0, #11
   310b0:	mov	r5, ip
   310b4:	bl	15d70 <fputs@plt+0x49bc>
   310b8:	ldr	r6, [sp, #40]	; 0x28
   310bc:	mov	ip, r5
   310c0:	cmp	ip, #0
   310c4:	beq	310d0 <fputs@plt+0x1fd1c>
   310c8:	ldr	r0, [ip, #72]	; 0x48
   310cc:	bl	2df48 <fputs@plt+0x1cb94>
   310d0:	cmp	r6, #0
   310d4:	beq	310e0 <fputs@plt+0x1fd2c>
   310d8:	ldr	r0, [r6, #72]	; 0x48
   310dc:	bl	2df48 <fputs@plt+0x1cb94>
   310e0:	mov	r0, r4
   310e4:	sub	sp, fp, #28
   310e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   310ec:	movw	r0, #63693	; 0xf8cd
   310f0:	movw	r1, #64300	; 0xfb2c
   310f4:	movw	r2, #64598	; 0xfc56
   310f8:	movw	r3, #61473	; 0xf021
   310fc:	mov	r4, #11
   31100:	movt	r0, #8
   31104:	movt	r1, #8
   31108:	movt	r2, #8
   3110c:	add	r0, r0, #20
   31110:	str	r0, [sp]
   31114:	mov	r0, #11
   31118:	bl	15d70 <fputs@plt+0x49bc>
   3111c:	b	31064 <fputs@plt+0x1fcb0>
   31120:	mov	r4, r0
   31124:	cmp	r5, #0
   31128:	beq	31064 <fputs@plt+0x1fcb0>
   3112c:	ldr	r0, [r5, #72]	; 0x48
   31130:	bl	2df48 <fputs@plt+0x1cb94>
   31134:	b	31064 <fputs@plt+0x1fcb0>
   31138:	ldr	ip, [sp, #12]
   3113c:	mov	r4, r0
   31140:	b	310c8 <fputs@plt+0x1fd14>
   31144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31148:	add	fp, sp, #28
   3114c:	sub	sp, sp, #60	; 0x3c
   31150:	mov	r7, r0
   31154:	ldr	r0, [r1, #84]	; 0x54
   31158:	ldr	sl, [r1, #72]	; 0x48
   3115c:	mov	r5, r3
   31160:	mov	r6, r2
   31164:	mov	r9, r1
   31168:	ldr	r4, [r7]
   3116c:	str	r0, [sp, #20]
   31170:	ldrb	r0, [r4, #16]
   31174:	cmp	r0, #0
   31178:	beq	31190 <fputs@plt+0x1fddc>
   3117c:	mov	r0, sl
   31180:	bl	18b3c <fputs@plt+0x7788>
   31184:	mov	r8, r0
   31188:	cmp	r0, #0
   3118c:	bne	312b8 <fputs@plt+0x1ff04>
   31190:	ldrh	r0, [sl, #24]
   31194:	tst	r0, #2
   31198:	beq	311b4 <fputs@plt+0x1fe00>
   3119c:	mov	r0, sl
   311a0:	bl	27420 <fputs@plt+0x1606c>
   311a4:	mov	r8, r0
   311a8:	cmp	r0, #0
   311ac:	bne	312b8 <fputs@plt+0x1ff04>
   311b0:	ldrh	r0, [sl, #24]
   311b4:	ldr	r1, [fp, #12]
   311b8:	str	r7, [sp, #8]
   311bc:	ldr	r7, [fp, #8]
   311c0:	mov	r8, #0
   311c4:	str	r6, [sp, #16]
   311c8:	str	r5, [sp, #12]
   311cc:	cmp	r1, #0
   311d0:	bne	311dc <fputs@plt+0x1fe28>
   311d4:	ands	r1, r0, #8
   311d8:	ldrne	r8, [sl, #20]
   311dc:	movw	r1, #65527	; 0xfff7
   311e0:	and	r0, r0, r1
   311e4:	mov	r1, r7
   311e8:	strh	r0, [sl, #24]
   311ec:	mov	r0, r4
   311f0:	bl	2ddb8 <fputs@plt+0x1ca04>
   311f4:	mov	r5, r0
   311f8:	cmp	r0, #0
   311fc:	beq	3123c <fputs@plt+0x1fe88>
   31200:	ldrh	r1, [r5, #24]
   31204:	ldrh	r0, [sl, #24]
   31208:	and	r1, r1, #8
   3120c:	orr	r0, r0, r1
   31210:	strh	r0, [sl, #24]
   31214:	ldrb	r0, [r4, #16]
   31218:	cmp	r0, #0
   3121c:	beq	31234 <fputs@plt+0x1fe80>
   31220:	ldr	r0, [r4, #28]
   31224:	add	r1, r0, #1
   31228:	mov	r0, r5
   3122c:	bl	31944 <fputs@plt+0x20590>
   31230:	b	3123c <fputs@plt+0x1fe88>
   31234:	mov	r0, r5
   31238:	bl	2de04 <fputs@plt+0x1ca50>
   3123c:	ldr	r6, [sl, #20]
   31240:	mov	r0, sl
   31244:	mov	r1, r7
   31248:	bl	31944 <fputs@plt+0x20590>
   3124c:	mov	r0, sl
   31250:	bl	2e214 <fputs@plt+0x1ce60>
   31254:	ldrb	r0, [r4, #16]
   31258:	cmp	r0, #0
   3125c:	beq	31274 <fputs@plt+0x1fec0>
   31260:	mov	r0, r5
   31264:	mov	r1, r6
   31268:	bl	31944 <fputs@plt+0x20590>
   3126c:	mov	r0, r5
   31270:	bl	2df48 <fputs@plt+0x1cb94>
   31274:	cmp	r8, #0
   31278:	beq	312e8 <fputs@plt+0x1ff34>
   3127c:	add	r2, sp, #32
   31280:	mov	r0, r4
   31284:	mov	r1, r8
   31288:	mov	r3, #0
   3128c:	bl	18264 <fputs@plt+0x6eb0>
   31290:	cmp	r0, #0
   31294:	beq	312c8 <fputs@plt+0x1ff14>
   31298:	mov	r1, r8
   3129c:	mov	r8, r0
   312a0:	ldr	r0, [r4, #32]
   312a4:	cmp	r1, r0
   312a8:	bhi	312b8 <fputs@plt+0x1ff04>
   312ac:	ldr	r0, [r4, #60]	; 0x3c
   312b0:	ldr	r2, [r4, #208]	; 0xd0
   312b4:	bl	3199c <fputs@plt+0x205e8>
   312b8:	str	r8, [sp, #24]
   312bc:	mov	r0, r8
   312c0:	sub	sp, fp, #28
   312c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   312c8:	ldr	r4, [sp, #32]
   312cc:	ldrh	r0, [r4, #24]
   312d0:	orr	r0, r0, #8
   312d4:	strh	r0, [r4, #24]
   312d8:	mov	r0, r4
   312dc:	bl	2e214 <fputs@plt+0x1ce60>
   312e0:	mov	r0, r4
   312e4:	bl	2df48 <fputs@plt+0x1cb94>
   312e8:	ldr	r5, [sp, #16]
   312ec:	mov	r0, #0
   312f0:	mov	sl, r7
   312f4:	str	r0, [sp, #24]
   312f8:	str	r7, [r9, #84]	; 0x54
   312fc:	orr	r0, r5, #4
   31300:	cmp	r0, #5
   31304:	bne	31338 <fputs@plt+0x1ff84>
   31308:	mov	r0, r9
   3130c:	bl	316a0 <fputs@plt+0x202ec>
   31310:	ldr	r4, [sp, #12]
   31314:	ldr	r6, [sp, #8]
   31318:	mov	r8, r0
   3131c:	cmp	r0, #0
   31320:	str	r0, [sp, #24]
   31324:	bne	312bc <fputs@plt+0x1ff08>
   31328:	mov	r8, #0
   3132c:	cmp	r5, #1
   31330:	beq	312bc <fputs@plt+0x1ff08>
   31334:	b	31378 <fputs@plt+0x1ffc4>
   31338:	ldr	r0, [r9, #56]	; 0x38
   3133c:	ldr	r4, [sp, #12]
   31340:	ldr	r6, [sp, #8]
   31344:	ldr	r0, [r0]
   31348:	rev	r1, r0
   3134c:	cmp	r1, #0
   31350:	beq	31378 <fputs@plt+0x1ffc4>
   31354:	add	r0, sp, #24
   31358:	mov	r2, #4
   3135c:	mov	r3, sl
   31360:	str	r0, [sp]
   31364:	mov	r0, r6
   31368:	bl	31798 <fputs@plt+0x203e4>
   3136c:	ldr	r8, [sp, #24]
   31370:	cmp	r8, #0
   31374:	bne	312bc <fputs@plt+0x1ff08>
   31378:	add	r2, sp, #28
   3137c:	mov	r0, r6
   31380:	mov	r1, r4
   31384:	mov	r3, #0
   31388:	bl	2edf8 <fputs@plt+0x1da44>
   3138c:	mov	r8, r0
   31390:	cmp	r0, #0
   31394:	str	r0, [sp, #24]
   31398:	bne	312bc <fputs@plt+0x1ff08>
   3139c:	ldr	r4, [sp, #28]
   313a0:	ldr	r0, [r4, #72]	; 0x48
   313a4:	bl	18b3c <fputs@plt+0x7788>
   313a8:	cmp	r0, #0
   313ac:	str	r0, [sp, #24]
   313b0:	beq	313cc <fputs@plt+0x20018>
   313b4:	mov	r8, r0
   313b8:	cmp	r4, #0
   313bc:	beq	312bc <fputs@plt+0x1ff08>
   313c0:	ldr	r0, [r4, #72]	; 0x48
   313c4:	bl	2df48 <fputs@plt+0x1cb94>
   313c8:	b	312bc <fputs@plt+0x1ff08>
   313cc:	cmp	r5, #4
   313d0:	bne	31410 <fputs@plt+0x2005c>
   313d4:	ldr	r0, [r4, #56]	; 0x38
   313d8:	ldr	r2, [sp, #20]
   313dc:	ldr	r1, [r0]
   313e0:	rev	r1, r1
   313e4:	cmp	r1, r2
   313e8:	bne	314e8 <fputs@plt+0x20134>
   313ec:	lsr	r1, sl, #16
   313f0:	strb	sl, [r0, #3]
   313f4:	mov	r2, sl
   313f8:	strb	r1, [r0, #1]
   313fc:	lsr	r1, sl, #24
   31400:	strb	r1, [r0]
   31404:	lsr	r1, sl, #8
   31408:	strb	r1, [r0, #2]
   3140c:	b	31598 <fputs@plt+0x201e4>
   31410:	ldrb	r9, [r4]
   31414:	mov	r0, r4
   31418:	bl	2a7ac <fputs@plt+0x193f8>
   3141c:	mov	r8, r0
   31420:	cmp	r0, #0
   31424:	bne	315d0 <fputs@plt+0x2021c>
   31428:	ldrh	r6, [r4, #18]
   3142c:	mov	r7, #0
   31430:	cmp	r6, #0
   31434:	beq	31540 <fputs@plt+0x2018c>
   31438:	add	r8, sp, #32
   3143c:	ldr	r1, [r4, #64]	; 0x40
   31440:	ldr	r0, [r4, #56]	; 0x38
   31444:	ldrb	r2, [r1, r7, lsl #1]!
   31448:	ldrb	r1, [r1, #1]
   3144c:	orr	r1, r1, r2, lsl #8
   31450:	ldrh	r2, [r4, #20]
   31454:	and	r1, r1, r2
   31458:	add	r5, r0, r1
   3145c:	ldr	r0, [sp, #16]
   31460:	cmp	r0, #3
   31464:	bne	314c4 <fputs@plt+0x20110>
   31468:	ldr	r3, [r4, #80]	; 0x50
   3146c:	mov	r0, r4
   31470:	mov	r1, r5
   31474:	mov	r2, r8
   31478:	blx	r3
   3147c:	ldrh	r0, [sp, #48]	; 0x30
   31480:	ldr	r1, [sp, #44]	; 0x2c
   31484:	cmp	r1, r0
   31488:	bls	314d8 <fputs@plt+0x20124>
   3148c:	ldrh	r0, [r4, #20]
   31490:	ldr	r1, [r4, #56]	; 0x38
   31494:	add	r1, r1, r0
   31498:	ldrh	r0, [sp, #50]	; 0x32
   3149c:	add	r0, r5, r0
   314a0:	sub	r2, r0, #1
   314a4:	cmp	r2, r1
   314a8:	bhi	314d8 <fputs@plt+0x20124>
   314ac:	ldr	r1, [r0, #-4]
   314b0:	ldr	r2, [sp, #20]
   314b4:	rev	r1, r1
   314b8:	cmp	r1, r2
   314bc:	bne	314d8 <fputs@plt+0x20124>
   314c0:	b	31520 <fputs@plt+0x2016c>
   314c4:	ldr	r0, [r5]
   314c8:	ldr	r1, [sp, #20]
   314cc:	rev	r0, r0
   314d0:	cmp	r0, r1
   314d4:	beq	314fc <fputs@plt+0x20148>
   314d8:	add	r7, r7, #1
   314dc:	cmp	r7, r6
   314e0:	bcc	3143c <fputs@plt+0x20088>
   314e4:	b	31540 <fputs@plt+0x2018c>
   314e8:	movw	r0, #63693	; 0xf8cd
   314ec:	movw	r1, #64300	; 0xfb2c
   314f0:	movw	r2, #64598	; 0xfc56
   314f4:	movw	r3, #59127	; 0xe6f7
   314f8:	b	315b0 <fputs@plt+0x201fc>
   314fc:	lsr	r0, sl, #16
   31500:	strb	sl, [r5, #3]
   31504:	mov	r1, sl
   31508:	strb	r0, [r5, #1]
   3150c:	lsr	r0, sl, #24
   31510:	strb	r0, [r5]
   31514:	lsr	r0, sl, #8
   31518:	strb	r0, [r5, #2]
   3151c:	b	31540 <fputs@plt+0x2018c>
   31520:	lsr	r1, sl, #16
   31524:	mov	r2, sl
   31528:	strb	r1, [r0, #-3]
   3152c:	lsr	r1, sl, #24
   31530:	strb	r1, [r0, #-4]
   31534:	lsr	r1, sl, #8
   31538:	strb	r1, [r0, #-2]
   3153c:	strb	sl, [r0, #-1]
   31540:	cmp	r7, r6
   31544:	bne	31594 <fputs@plt+0x201e0>
   31548:	ldr	r0, [sp, #16]
   3154c:	cmp	r0, #5
   31550:	bne	315a0 <fputs@plt+0x201ec>
   31554:	ldrb	r0, [r4, #5]
   31558:	ldr	r1, [r4, #56]	; 0x38
   3155c:	ldr	r2, [sp, #20]
   31560:	add	r0, r1, r0
   31564:	ldr	r1, [r0, #8]!
   31568:	rev	r1, r1
   3156c:	cmp	r1, r2
   31570:	bne	315a0 <fputs@plt+0x201ec>
   31574:	lsr	r1, sl, #16
   31578:	strb	sl, [r0, #3]
   3157c:	mov	r2, sl
   31580:	strb	r1, [r0, #1]
   31584:	lsr	r1, sl, #24
   31588:	strb	r1, [r0]
   3158c:	lsr	r1, sl, #8
   31590:	strb	r1, [r0, #2]
   31594:	strb	r9, [r4]
   31598:	mov	r8, #0
   3159c:	b	315d0 <fputs@plt+0x2021c>
   315a0:	movw	r0, #63693	; 0xf8cd
   315a4:	movw	r1, #64300	; 0xfb2c
   315a8:	movw	r2, #64598	; 0xfc56
   315ac:	movw	r3, #59163	; 0xe71b
   315b0:	mov	r8, #11
   315b4:	movt	r0, #8
   315b8:	movt	r1, #8
   315bc:	movt	r2, #8
   315c0:	add	r0, r0, #20
   315c4:	str	r0, [sp]
   315c8:	mov	r0, #11
   315cc:	bl	15d70 <fputs@plt+0x49bc>
   315d0:	str	r8, [sp, #24]
   315d4:	ldr	r0, [r4, #72]	; 0x48
   315d8:	bl	2df48 <fputs@plt+0x1cb94>
   315dc:	ldr	r3, [sp, #12]
   315e0:	ldr	r2, [sp, #16]
   315e4:	ldr	r0, [sp, #8]
   315e8:	cmp	r8, #0
   315ec:	bne	312bc <fputs@plt+0x1ff08>
   315f0:	add	r1, sp, #24
   315f4:	str	r1, [sp]
   315f8:	mov	r1, sl
   315fc:	bl	31798 <fputs@plt+0x203e4>
   31600:	ldr	r8, [sp, #24]
   31604:	b	312bc <fputs@plt+0x1ff08>
   31608:	push	{r4, r5, fp, lr}
   3160c:	add	fp, sp, #8
   31610:	sub	sp, sp, #8
   31614:	mov	r4, r2
   31618:	bl	2edf8 <fputs@plt+0x1da44>
   3161c:	cmp	r0, #0
   31620:	beq	31634 <fputs@plt+0x20280>
   31624:	mov	r5, r0
   31628:	mov	r0, #0
   3162c:	str	r0, [r4]
   31630:	b	31694 <fputs@plt+0x202e0>
   31634:	ldr	r1, [r4]
   31638:	ldr	r0, [r1, #72]	; 0x48
   3163c:	ldrsh	r2, [r0, #26]
   31640:	cmp	r2, #2
   31644:	blt	3168c <fputs@plt+0x202d8>
   31648:	cmp	r1, #0
   3164c:	blne	2df48 <fputs@plt+0x1cb94>
   31650:	mov	r0, #0
   31654:	movw	r1, #64300	; 0xfb2c
   31658:	movw	r2, #64598	; 0xfc56
   3165c:	movw	r3, #57863	; 0xe207
   31660:	mov	r5, #11
   31664:	str	r0, [r4]
   31668:	movw	r0, #63693	; 0xf8cd
   3166c:	movt	r1, #8
   31670:	movt	r2, #8
   31674:	movt	r0, #8
   31678:	add	r0, r0, #20
   3167c:	str	r0, [sp]
   31680:	mov	r0, #11
   31684:	bl	15d70 <fputs@plt+0x49bc>
   31688:	b	31694 <fputs@plt+0x202e0>
   3168c:	mov	r5, #0
   31690:	strb	r5, [r1]
   31694:	mov	r0, r5
   31698:	sub	sp, fp, #8
   3169c:	pop	{r4, r5, fp, pc}
   316a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   316a4:	add	fp, sp, #28
   316a8:	sub	sp, sp, #12
   316ac:	ldr	r8, [r0, #84]	; 0x54
   316b0:	ldrb	r5, [r0]
   316b4:	ldr	sl, [r0, #52]	; 0x34
   316b8:	mov	r4, r0
   316bc:	bl	2a7ac <fputs@plt+0x193f8>
   316c0:	cmp	r0, #0
   316c4:	str	r0, [sp, #8]
   316c8:	bne	31788 <fputs@plt+0x203d4>
   316cc:	ldrh	r0, [r4, #18]
   316d0:	str	r5, [sp, #4]
   316d4:	cmp	r0, #0
   316d8:	beq	3174c <fputs@plt+0x20398>
   316dc:	rsb	r6, r0, #0
   316e0:	mov	r9, #0
   316e4:	add	r7, sp, #8
   316e8:	ldr	r1, [r4, #64]	; 0x40
   316ec:	ldr	r0, [r4, #56]	; 0x38
   316f0:	ldrb	r2, [r1, -r9, lsl #1]!
   316f4:	ldrb	r1, [r1, #1]
   316f8:	orr	r1, r1, r2, lsl #8
   316fc:	ldrh	r2, [r4, #20]
   31700:	and	r1, r1, r2
   31704:	mov	r2, r7
   31708:	add	r5, r0, r1
   3170c:	mov	r0, r4
   31710:	mov	r1, r5
   31714:	bl	31aa8 <fputs@plt+0x206f4>
   31718:	ldrb	r0, [r4, #4]
   3171c:	cmp	r0, #0
   31720:	bne	31740 <fputs@plt+0x2038c>
   31724:	ldr	r0, [r5]
   31728:	mov	r2, #5
   3172c:	mov	r3, r8
   31730:	str	r7, [sp]
   31734:	rev	r1, r0
   31738:	mov	r0, sl
   3173c:	bl	31798 <fputs@plt+0x203e4>
   31740:	sub	r9, r9, #1
   31744:	cmp	r6, r9
   31748:	bne	316e8 <fputs@plt+0x20334>
   3174c:	ldrb	r0, [r4, #4]
   31750:	ldr	r5, [sp, #4]
   31754:	cmp	r0, #0
   31758:	bne	31788 <fputs@plt+0x203d4>
   3175c:	ldrb	r0, [r4, #5]
   31760:	ldr	r1, [r4, #56]	; 0x38
   31764:	mov	r2, #5
   31768:	mov	r3, r8
   3176c:	add	r0, r1, r0
   31770:	add	r1, sp, #8
   31774:	ldr	r0, [r0, #8]
   31778:	str	r1, [sp]
   3177c:	rev	r1, r0
   31780:	mov	r0, sl
   31784:	bl	31798 <fputs@plt+0x203e4>
   31788:	strb	r5, [r4]
   3178c:	ldr	r0, [sp, #8]
   31790:	sub	sp, fp, #28
   31794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31798:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3179c:	add	fp, sp, #24
   317a0:	sub	sp, sp, #8
   317a4:	ldr	r8, [fp, #8]
   317a8:	mov	r6, r1
   317ac:	ldr	r1, [r8]
   317b0:	cmp	r1, #0
   317b4:	beq	317c0 <fputs@plt+0x2040c>
   317b8:	sub	sp, fp, #24
   317bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   317c0:	mov	r4, r3
   317c4:	mov	r5, r2
   317c8:	cmp	r6, #1
   317cc:	beq	31810 <fputs@plt+0x2045c>
   317d0:	cmp	r6, #0
   317d4:	bne	31818 <fputs@plt+0x20464>
   317d8:	movw	r0, #63693	; 0xf8cd
   317dc:	movw	r1, #64300	; 0xfb2c
   317e0:	movw	r2, #64598	; 0xfc56
   317e4:	movw	r3, #56734	; 0xdd9e
   317e8:	mov	r4, #11
   317ec:	movt	r0, #8
   317f0:	movt	r1, #8
   317f4:	movt	r2, #8
   317f8:	add	r0, r0, #20
   317fc:	str	r0, [sp]
   31800:	mov	r0, #11
   31804:	bl	15d70 <fputs@plt+0x49bc>
   31808:	str	r4, [r8]
   3180c:	b	317b8 <fputs@plt+0x20404>
   31810:	mov	r7, #0
   31814:	b	31864 <fputs@plt+0x204b0>
   31818:	ldr	r2, [r0, #36]	; 0x24
   3181c:	movw	r3, #52429	; 0xcccd
   31820:	movw	r1, #17320	; 0x43a8
   31824:	ldr	ip, [r0, #32]
   31828:	movt	r3, #52428	; 0xcccc
   3182c:	movt	r1, #10
   31830:	ldr	r1, [r1]
   31834:	umull	r2, r3, r2, r3
   31838:	mov	r2, #1
   3183c:	add	r2, r2, r3, lsr #2
   31840:	sub	r3, r6, #2
   31844:	udiv	r1, r1, ip
   31848:	udiv	r3, r3, r2
   3184c:	mul	r7, r3, r2
   31850:	add	lr, r7, #1
   31854:	mov	r7, #2
   31858:	cmp	lr, r1
   3185c:	movweq	r7, #3
   31860:	mla	r7, r3, r2, r7
   31864:	ldr	r0, [r0]
   31868:	add	r2, sp, #4
   3186c:	mov	r1, r7
   31870:	mov	r3, #0
   31874:	bl	18264 <fputs@plt+0x6eb0>
   31878:	cmp	r0, #0
   3187c:	beq	31888 <fputs@plt+0x204d4>
   31880:	str	r0, [r8]
   31884:	b	317b8 <fputs@plt+0x20404>
   31888:	mvn	r0, r7
   3188c:	add	r0, r0, r6
   31890:	add	r7, r0, r0, lsl #2
   31894:	cmn	r7, #1
   31898:	ble	318fc <fputs@plt+0x20548>
   3189c:	ldr	r6, [sp, #4]
   318a0:	ldr	r9, [r6, #4]
   318a4:	ldrb	r0, [r9, r7]
   318a8:	cmp	r0, r5
   318ac:	bne	318c4 <fputs@plt+0x20510>
   318b0:	add	r0, r9, r7
   318b4:	ldr	r0, [r0, #1]
   318b8:	rev	r0, r0
   318bc:	cmp	r0, r4
   318c0:	beq	31934 <fputs@plt+0x20580>
   318c4:	mov	r0, r6
   318c8:	bl	18b3c <fputs@plt+0x7788>
   318cc:	cmp	r0, #0
   318d0:	str	r0, [r8]
   318d4:	bne	31934 <fputs@plt+0x20580>
   318d8:	strb	r5, [r9, r7]!
   318dc:	lsr	r0, r4, #24
   318e0:	strb	r0, [r9, #1]
   318e4:	lsr	r0, r4, #16
   318e8:	strb	r0, [r9, #2]
   318ec:	lsr	r0, r4, #8
   318f0:	strb	r0, [r9, #3]
   318f4:	strb	r4, [r9, #4]
   318f8:	b	31934 <fputs@plt+0x20580>
   318fc:	movw	r0, #63693	; 0xf8cd
   31900:	movw	r1, #64300	; 0xfb2c
   31904:	movw	r2, #64598	; 0xfc56
   31908:	movw	r3, #56745	; 0xdda9
   3190c:	mov	r4, #11
   31910:	movt	r0, #8
   31914:	movt	r1, #8
   31918:	movt	r2, #8
   3191c:	add	r0, r0, #20
   31920:	str	r0, [sp]
   31924:	mov	r0, #11
   31928:	bl	15d70 <fputs@plt+0x49bc>
   3192c:	str	r4, [r8]
   31930:	ldr	r6, [sp, #4]
   31934:	cmp	r6, #0
   31938:	movne	r0, r6
   3193c:	blne	2df48 <fputs@plt+0x1cb94>
   31940:	b	317b8 <fputs@plt+0x20404>
   31944:	push	{r4, r5, fp, lr}
   31948:	add	fp, sp, #8
   3194c:	mov	r4, r0
   31950:	movw	r0, #16696	; 0x4138
   31954:	mov	r5, r1
   31958:	movt	r0, #10
   3195c:	ldr	r1, [r4]
   31960:	ldr	r2, [r4, #20]
   31964:	mov	r3, r5
   31968:	ldr	ip, [r0, #144]	; 0x90
   3196c:	ldr	r0, [r4, #28]
   31970:	ldr	r0, [r0, #44]	; 0x2c
   31974:	blx	ip
   31978:	str	r5, [r4, #20]
   3197c:	ldrh	r0, [r4, #24]
   31980:	and	r0, r0, #10
   31984:	cmp	r0, #10
   31988:	popne	{r4, r5, fp, pc}
   3198c:	mov	r0, r4
   31990:	mov	r1, #3
   31994:	pop	{r4, r5, fp, lr}
   31998:	b	2a624 <fputs@plt+0x19270>
   3199c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   319a0:	add	fp, sp, #24
   319a4:	cmp	r0, #0
   319a8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   319ac:	mov	r4, r2
   319b0:	mov	r5, r0
   319b4:	sub	r6, r1, #1
   319b8:	ldr	r0, [r5, #8]
   319bc:	cmp	r0, #0
   319c0:	beq	319e0 <fputs@plt+0x2062c>
   319c4:	udiv	r1, r6, r0
   319c8:	mls	r6, r1, r0, r6
   319cc:	add	r0, r5, r1, lsl #2
   319d0:	ldr	r5, [r0, #12]
   319d4:	cmp	r5, #0
   319d8:	bne	319b8 <fputs@plt+0x20604>
   319dc:	b	31aa4 <fputs@plt+0x206f0>
   319e0:	ldr	r0, [r5]
   319e4:	cmp	r0, #4000	; 0xfa0
   319e8:	bhi	31a08 <fputs@plt+0x20654>
   319ec:	add	r0, r5, r6, lsr #3
   319f0:	and	r2, r6, #7
   319f4:	mov	r3, #1
   319f8:	ldrb	r1, [r0, #12]
   319fc:	bic	r1, r1, r3, lsl r2
   31a00:	strb	r1, [r0, #12]
   31a04:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   31a08:	add	r8, r5, #12
   31a0c:	mov	r0, r4
   31a10:	mov	r2, #500	; 0x1f4
   31a14:	mov	r1, r8
   31a18:	bl	1121c <memcpy@plt>
   31a1c:	mov	r0, r8
   31a20:	mov	r1, #0
   31a24:	mov	r2, #500	; 0x1f4
   31a28:	mov	r7, #0
   31a2c:	bl	11174 <memset@plt>
   31a30:	movw	ip, #19923	; 0x4dd3
   31a34:	add	r0, r6, #1
   31a38:	mov	r2, #125	; 0x7d
   31a3c:	str	r7, [r5, #4]
   31a40:	movt	ip, #4194	; 0x1062
   31a44:	ldr	r3, [r4, r7, lsl #2]
   31a48:	cmp	r3, #0
   31a4c:	cmpne	r3, r0
   31a50:	beq	31a98 <fputs@plt+0x206e4>
   31a54:	ldr	r6, [r5, #4]
   31a58:	sub	r3, r3, #1
   31a5c:	add	r6, r6, #1
   31a60:	str	r6, [r5, #4]
   31a64:	umull	r6, r1, r3, ip
   31a68:	lsr	r1, r1, #3
   31a6c:	mls	r3, r1, r2, r3
   31a70:	b	31a80 <fputs@plt+0x206cc>
   31a74:	add	r3, r3, #1
   31a78:	cmp	r3, #124	; 0x7c
   31a7c:	movwhi	r3, #0
   31a80:	add	r6, r5, r3, lsl #2
   31a84:	ldr	r1, [r6, #12]!
   31a88:	cmp	r1, #0
   31a8c:	bne	31a74 <fputs@plt+0x206c0>
   31a90:	ldr	r1, [r4, r7, lsl #2]
   31a94:	str	r1, [r6]
   31a98:	add	r7, r7, #1
   31a9c:	cmp	r7, #125	; 0x7d
   31aa0:	bne	31a44 <fputs@plt+0x20690>
   31aa4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   31aa8:	push	{r4, r5, r6, sl, fp, lr}
   31aac:	add	fp, sp, #16
   31ab0:	sub	sp, sp, #32
   31ab4:	mov	r5, r0
   31ab8:	ldr	r0, [r2]
   31abc:	cmp	r0, #0
   31ac0:	bne	31b10 <fputs@plt+0x2075c>
   31ac4:	ldr	r3, [r5, #80]	; 0x50
   31ac8:	mov	r4, r2
   31acc:	add	r2, sp, #8
   31ad0:	mov	r0, r5
   31ad4:	mov	r6, r1
   31ad8:	blx	r3
   31adc:	ldrh	r0, [sp, #24]
   31ae0:	ldr	r1, [sp, #20]
   31ae4:	cmp	r1, r0
   31ae8:	bls	31b10 <fputs@plt+0x2075c>
   31aec:	ldrh	r0, [sp, #26]
   31af0:	ldr	r3, [r5, #84]	; 0x54
   31af4:	mov	r2, #3
   31af8:	add	r0, r6, r0
   31afc:	ldr	r1, [r0, #-4]
   31b00:	ldr	r0, [r5, #52]	; 0x34
   31b04:	str	r4, [sp]
   31b08:	rev	r1, r1
   31b0c:	bl	31798 <fputs@plt+0x203e4>
   31b10:	sub	sp, fp, #16
   31b14:	pop	{r4, r5, r6, sl, fp, pc}
   31b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31b1c:	add	fp, sp, #28
   31b20:	sub	sp, sp, #4
   31b24:	cmp	r0, #0
   31b28:	beq	31bf8 <fputs@plt+0x20844>
   31b2c:	mov	r8, r0
   31b30:	mov	sl, r1
   31b34:	ldr	r0, [r0]
   31b38:	ldr	r1, [r8, #4]
   31b3c:	str	r0, [r1, #4]
   31b40:	ldr	r7, [r1, #8]
   31b44:	cmp	r7, #0
   31b48:	beq	31bf8 <fputs@plt+0x20844>
   31b4c:	mov	r5, r2
   31b50:	mov	r9, #4
   31b54:	mov	r6, #0
   31b58:	cmp	r5, #0
   31b5c:	beq	31b94 <fputs@plt+0x207e0>
   31b60:	ldrb	r0, [r7, #64]	; 0x40
   31b64:	tst	r0, #1
   31b68:	bne	31b94 <fputs@plt+0x207e0>
   31b6c:	ldrb	r0, [r7, #66]	; 0x42
   31b70:	sub	r0, r0, #1
   31b74:	uxtb	r0, r0
   31b78:	cmp	r0, #1
   31b7c:	bhi	31ba8 <fputs@plt+0x207f4>
   31b80:	mov	r0, r7
   31b84:	bl	2ff80 <fputs@plt+0x1ebcc>
   31b88:	cmp	r0, #0
   31b8c:	beq	31ba8 <fputs@plt+0x207f4>
   31b90:	b	31c04 <fputs@plt+0x20850>
   31b94:	ldr	r0, [r7, #48]	; 0x30
   31b98:	bl	14400 <fputs@plt+0x304c>
   31b9c:	strb	r9, [r7, #66]	; 0x42
   31ba0:	str	r6, [r7, #48]	; 0x30
   31ba4:	str	sl, [r7, #60]	; 0x3c
   31ba8:	ldrsb	r0, [r7, #68]	; 0x44
   31bac:	cmp	r0, #0
   31bb0:	blt	31bec <fputs@plt+0x20838>
   31bb4:	mov	r4, #30
   31bb8:	ldr	r1, [r7, r4, lsl #2]
   31bbc:	cmp	r1, #0
   31bc0:	beq	31bd0 <fputs@plt+0x2081c>
   31bc4:	ldr	r0, [r1, #72]	; 0x48
   31bc8:	bl	2df48 <fputs@plt+0x1cb94>
   31bcc:	ldrb	r0, [r7, #68]	; 0x44
   31bd0:	add	r1, r4, #1
   31bd4:	sxtb	r2, r0
   31bd8:	sub	r3, r4, #30
   31bdc:	str	r6, [r7, r4, lsl #2]
   31be0:	cmp	r3, r2
   31be4:	mov	r4, r1
   31be8:	blt	31bb8 <fputs@plt+0x20804>
   31bec:	ldr	r7, [r7, #8]
   31bf0:	cmp	r7, #0
   31bf4:	bne	31b58 <fputs@plt+0x207a4>
   31bf8:	mov	r0, #0
   31bfc:	sub	sp, fp, #28
   31c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31c04:	mov	r4, r0
   31c08:	mov	r0, r8
   31c0c:	mov	r2, #0
   31c10:	mov	r1, r4
   31c14:	bl	31b18 <fputs@plt+0x20764>
   31c18:	mov	r0, r4
   31c1c:	sub	sp, fp, #28
   31c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31c24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   31c28:	add	fp, sp, #24
   31c2c:	cmp	r0, #0
   31c30:	cmpne	r1, #0
   31c34:	bne	31c3c <fputs@plt+0x20888>
   31c38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   31c3c:	mov	r4, r0
   31c40:	add	r0, r1, r1, lsl #2
   31c44:	ldr	r5, [r4, #32]
   31c48:	add	r6, r4, r0, lsl #3
   31c4c:	ldr	r0, [r5, #456]	; 0x1c8
   31c50:	cmp	r0, #0
   31c54:	beq	31c80 <fputs@plt+0x208cc>
   31c58:	ldr	r0, [r4, #24]
   31c5c:	cmp	r0, #0
   31c60:	beq	31c70 <fputs@plt+0x208bc>
   31c64:	ldr	r1, [r4, #20]
   31c68:	mov	r0, r5
   31c6c:	bl	13ce4 <fputs@plt+0x2930>
   31c70:	add	r4, r4, #40	; 0x28
   31c74:	cmp	r4, r6
   31c78:	bcc	31c58 <fputs@plt+0x208a4>
   31c7c:	b	31c38 <fputs@plt+0x20884>
   31c80:	movw	r9, #9312	; 0x2460
   31c84:	mov	r8, #0
   31c88:	mov	r7, #128	; 0x80
   31c8c:	ldrh	r0, [r4, #8]
   31c90:	tst	r0, r9
   31c94:	beq	31ca4 <fputs@plt+0x208f0>
   31c98:	mov	r0, r4
   31c9c:	bl	338e8 <fputs@plt+0x22534>
   31ca0:	b	31cc0 <fputs@plt+0x2090c>
   31ca4:	ldr	r0, [r4, #24]
   31ca8:	cmp	r0, #0
   31cac:	beq	31cc0 <fputs@plt+0x2090c>
   31cb0:	ldr	r1, [r4, #20]
   31cb4:	mov	r0, r5
   31cb8:	bl	13ce4 <fputs@plt+0x2930>
   31cbc:	str	r8, [r4, #24]
   31cc0:	strh	r7, [r4, #8]
   31cc4:	add	r4, r4, #40	; 0x28
   31cc8:	cmp	r4, r6
   31ccc:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   31cd0:	b	31c8c <fputs@plt+0x208d8>
   31cd4:	push	{r4, r5, r6, r7, fp, lr}
   31cd8:	add	fp, sp, #16
   31cdc:	mov	r4, r1
   31ce0:	mov	r5, r0
   31ce4:	cmp	r1, #0
   31ce8:	beq	31d24 <fputs@plt+0x20970>
   31cec:	cmp	r2, #1
   31cf0:	blt	31d24 <fputs@plt+0x20970>
   31cf4:	add	r0, r2, r2, lsl #2
   31cf8:	mov	r7, r4
   31cfc:	add	r6, r4, r0, lsl #2
   31d00:	ldrsb	r1, [r7, #1]
   31d04:	cmp	r1, #0
   31d08:	beq	31d18 <fputs@plt+0x20964>
   31d0c:	ldr	r2, [r7, #16]
   31d10:	mov	r0, r5
   31d14:	bl	31d34 <fputs@plt+0x20980>
   31d18:	add	r7, r7, #20
   31d1c:	cmp	r7, r6
   31d20:	bcc	31d00 <fputs@plt+0x2094c>
   31d24:	mov	r0, r5
   31d28:	mov	r1, r4
   31d2c:	pop	{r4, r5, r6, r7, fp, lr}
   31d30:	b	13ce4 <fputs@plt+0x2930>
   31d34:	push	{r4, r5, fp, lr}
   31d38:	add	fp, sp, #8
   31d3c:	cmp	r2, #0
   31d40:	beq	31e5c <fputs@plt+0x20aa8>
   31d44:	mov	r5, r0
   31d48:	add	r0, r1, #20
   31d4c:	cmp	r0, #19
   31d50:	bhi	31e5c <fputs@plt+0x20aa8>
   31d54:	add	r1, pc, #4
   31d58:	mov	r4, r2
   31d5c:	ldr	pc, [r1, r0, lsl #2]
   31d60:	andeq	r1, r3, r0, asr #27
   31d64:	andeq	r1, r3, ip, asr lr
   31d68:	andeq	r1, r3, ip, asr lr
   31d6c:	andeq	r1, r3, ip, asr lr
   31d70:	andeq	r1, r3, ip, asr lr
   31d74:			; <UNDEFINED> instruction: 0x00031db0
   31d78:	andeq	r1, r3, ip, asr lr
   31d7c:			; <UNDEFINED> instruction: 0x00031db0
   31d80:			; <UNDEFINED> instruction: 0x00031db0
   31d84:	ldrdeq	r1, [r3], -r8
   31d88:	andeq	r1, r3, r8, ror #27
   31d8c:	andeq	r1, r3, ip, asr lr
   31d90:	andeq	r1, r3, r0, lsl #28
   31d94:	andeq	r1, r3, ip, asr lr
   31d98:	andeq	r1, r3, r8, lsr #28
   31d9c:	andeq	r1, r3, r0, asr lr
   31da0:	andeq	r1, r3, ip, asr lr
   31da4:	andeq	r1, r3, ip, asr lr
   31da8:	andeq	r1, r3, ip, asr lr
   31dac:			; <UNDEFINED> instruction: 0x00031db0
   31db0:	mov	r0, r5
   31db4:	mov	r1, r4
   31db8:	pop	{r4, r5, fp, lr}
   31dbc:	b	13ce4 <fputs@plt+0x2930>
   31dc0:	ldr	r1, [r4, #4]
   31dc4:	cmp	r1, #0
   31dc8:	ldrbne	r0, [r1, #2]
   31dcc:	tstne	r0, #16
   31dd0:	beq	31db0 <fputs@plt+0x209fc>
   31dd4:	b	31e1c <fputs@plt+0x20a68>
   31dd8:	ldr	r0, [r5, #456]	; 0x1c8
   31ddc:	cmp	r0, #0
   31de0:	bne	31e5c <fputs@plt+0x20aa8>
   31de4:	b	31e44 <fputs@plt+0x20a90>
   31de8:	ldr	r0, [r5, #456]	; 0x1c8
   31dec:	cmp	r0, #0
   31df0:	bne	31e5c <fputs@plt+0x20aa8>
   31df4:	mov	r0, r4
   31df8:	pop	{r4, r5, fp, lr}
   31dfc:	b	31e6c <fputs@plt+0x20ab8>
   31e00:	ldr	r0, [r5, #456]	; 0x1c8
   31e04:	cmp	r0, #0
   31e08:	beq	31e60 <fputs@plt+0x20aac>
   31e0c:	ldr	r0, [r4, #24]
   31e10:	cmp	r0, #0
   31e14:	beq	31db0 <fputs@plt+0x209fc>
   31e18:	ldr	r1, [r4, #20]
   31e1c:	mov	r0, r5
   31e20:	bl	13ce4 <fputs@plt+0x2930>
   31e24:	b	31db0 <fputs@plt+0x209fc>
   31e28:	ldr	r0, [r5, #456]	; 0x1c8
   31e2c:	cmp	r0, #0
   31e30:	bne	31e5c <fputs@plt+0x20aa8>
   31e34:	ldr	r0, [r4]
   31e38:	subs	r0, r0, #1
   31e3c:	str	r0, [r4]
   31e40:	popne	{r4, r5, fp, pc}
   31e44:	mov	r0, r4
   31e48:	pop	{r4, r5, fp, lr}
   31e4c:	b	14400 <fputs@plt+0x304c>
   31e50:	ldrb	r0, [r4, #2]
   31e54:	tst	r0, #16
   31e58:	bne	31db0 <fputs@plt+0x209fc>
   31e5c:	pop	{r4, r5, fp, pc}
   31e60:	mov	r0, r4
   31e64:	pop	{r4, r5, fp, lr}
   31e68:	b	1a0f4 <fputs@plt+0x8d40>
   31e6c:	push	{r4, r5, fp, lr}
   31e70:	add	fp, sp, #8
   31e74:	mov	r4, r0
   31e78:	ldr	r5, [r0]
   31e7c:	ldr	r0, [r0, #12]
   31e80:	subs	r0, r0, #1
   31e84:	str	r0, [r4, #12]
   31e88:	popne	{r4, r5, fp, pc}
   31e8c:	ldr	r0, [r4, #8]
   31e90:	cmp	r0, #0
   31e94:	beq	31ea4 <fputs@plt+0x20af0>
   31e98:	ldr	r1, [r0]
   31e9c:	ldr	r1, [r1, #16]
   31ea0:	blx	r1
   31ea4:	mov	r0, r5
   31ea8:	mov	r1, r4
   31eac:	pop	{r4, r5, fp, lr}
   31eb0:	b	13ce4 <fputs@plt+0x2930>
   31eb4:	nop	{0}
   31eb8:	push	{r4, r5, fp, lr}
   31ebc:	add	fp, sp, #8
   31ec0:	sub	sp, sp, #8
   31ec4:	mov	r4, r1
   31ec8:	ldr	r1, [r0]
   31ecc:	cmp	r1, #2
   31ed0:	blt	31ef0 <fputs@plt+0x20b3c>
   31ed4:	ldr	r2, [r0, #72]	; 0x48
   31ed8:	cmp	r2, #0
   31edc:	beq	31ef0 <fputs@plt+0x20b3c>
   31ee0:	mov	r1, r4
   31ee4:	sub	sp, fp, #8
   31ee8:	pop	{r4, r5, fp, lr}
   31eec:	bx	r2
   31ef0:	ldr	r2, [r0, #64]	; 0x40
   31ef4:	mov	r1, sp
   31ef8:	blx	r2
   31efc:	vldr	d16, [pc, #36]	; 31f28 <fputs@plt+0x20b74>
   31f00:	vldr	d17, [sp]
   31f04:	mov	r5, r0
   31f08:	vmul.f64	d16, d17, d16
   31f0c:	vmov	r0, r1, d16
   31f10:	bl	8917c <fputs@plt+0x77dc8>
   31f14:	strd	r0, [r4]
   31f18:	mov	r0, r5
   31f1c:	sub	sp, fp, #8
   31f20:	pop	{r4, r5, fp, pc}
   31f24:	nop	{0}
   31f28:	andeq	r0, r0, r0
   31f2c:	orrsmi	r9, r4, r0, ror r9
   31f30:	cmp	r0, #0
   31f34:	bxeq	lr
   31f38:	push	{r4, r5, fp, lr}
   31f3c:	add	fp, sp, #8
   31f40:	ldr	r5, [r0]
   31f44:	mov	r4, r0
   31f48:	mov	r1, r4
   31f4c:	mov	r0, r5
   31f50:	bl	13c0c <fputs@plt+0x2858>
   31f54:	ldrd	r0, [r4, #48]	; 0x30
   31f58:	cmp	r0, #0
   31f5c:	streq	r1, [r5, #4]
   31f60:	strne	r1, [r0, #52]	; 0x34
   31f64:	ldrne	r1, [r4, #52]	; 0x34
   31f68:	cmp	r1, #0
   31f6c:	strne	r0, [r1, #48]	; 0x30
   31f70:	mov	r0, #0
   31f74:	mov	r1, r4
   31f78:	str	r0, [r4]
   31f7c:	movw	r0, #50120	; 0xc3c8
   31f80:	movt	r0, #46598	; 0xb606
   31f84:	str	r0, [r4, #40]	; 0x28
   31f88:	mov	r0, r5
   31f8c:	pop	{r4, r5, fp, lr}
   31f90:	b	13ce4 <fputs@plt+0x2930>
   31f94:	ldrb	r1, [r0, #69]	; 0x45
   31f98:	cmp	r1, #0
   31f9c:	beq	31fc4 <fputs@plt+0x20c10>
   31fa0:	ldr	r1, [r0, #164]	; 0xa4
   31fa4:	cmp	r1, #0
   31fa8:	bne	31fc4 <fputs@plt+0x20c10>
   31fac:	mov	r1, #0
   31fb0:	str	r1, [r0, #248]	; 0xf8
   31fb4:	strb	r1, [r0, #69]	; 0x45
   31fb8:	ldr	r1, [r0, #256]	; 0x100
   31fbc:	sub	r1, r1, #1
   31fc0:	str	r1, [r0, #256]	; 0x100
   31fc4:	mov	r1, #7
   31fc8:	str	r1, [r0, #52]	; 0x34
   31fcc:	mov	r1, #7
   31fd0:	b	260f4 <fputs@plt+0x14d40>
   31fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31fd8:	add	fp, sp, #28
   31fdc:	sub	sp, sp, #36	; 0x24
   31fe0:	ldr	sl, [r0]
   31fe4:	mov	r8, r0
   31fe8:	ldrb	r0, [sl, #69]	; 0x45
   31fec:	cmp	r0, #0
   31ff0:	movne	r0, #7
   31ff4:	strne	r0, [r8, #80]	; 0x50
   31ff8:	ldr	r0, [r8, #200]	; 0xc8
   31ffc:	cmp	r0, #0
   32000:	beq	32010 <fputs@plt+0x20c5c>
   32004:	ldr	r2, [r8, #196]	; 0xc4
   32008:	mov	r1, #0
   3200c:	bl	11174 <memset@plt>
   32010:	ldr	r1, [r8, #176]	; 0xb0
   32014:	cmp	r1, #0
   32018:	beq	3203c <fputs@plt+0x20c88>
   3201c:	mov	r0, r1
   32020:	ldr	r1, [r1, #4]
   32024:	cmp	r1, #0
   32028:	bne	3201c <fputs@plt+0x20c68>
   3202c:	bl	32f44 <fputs@plt+0x21b90>
   32030:	mov	r0, #0
   32034:	str	r0, [r8, #176]	; 0xb0
   32038:	str	r0, [r8, #184]	; 0xb8
   3203c:	mov	r0, r8
   32040:	bl	32fe0 <fputs@plt+0x21c2c>
   32044:	ldr	r0, [r8, #8]
   32048:	cmp	r0, #0
   3204c:	ldrne	r1, [r8, #28]
   32050:	blne	31c24 <fputs@plt+0x20870>
   32054:	b	320d4 <fputs@plt+0x20d20>
   32058:	ldr	r0, [r6, #4]
   3205c:	add	r7, r6, #80	; 0x50
   32060:	str	r0, [r8, #180]	; 0xb4
   32064:	ldrd	r2, [r6, #64]	; 0x40
   32068:	cmp	r3, #1
   3206c:	blt	320a0 <fputs@plt+0x20cec>
   32070:	add	r0, r2, r2, lsl #2
   32074:	mov	r4, #0
   32078:	add	r0, r6, r0, lsl #3
   3207c:	add	r5, r0, #80	; 0x50
   32080:	ldr	r1, [r5, r4, lsl #2]
   32084:	ldr	r0, [r6]
   32088:	bl	330d4 <fputs@plt+0x21d20>
   3208c:	ldr	r0, [r6, #68]	; 0x44
   32090:	add	r4, r4, #1
   32094:	cmp	r4, r0
   32098:	blt	32080 <fputs@plt+0x20ccc>
   3209c:	ldr	r2, [r6, #64]	; 0x40
   320a0:	mov	r0, r7
   320a4:	mov	r1, r2
   320a8:	bl	31c24 <fputs@plt+0x20870>
   320ac:	mov	r1, r6
   320b0:	mvn	r2, #0
   320b4:	mov	r3, #0
   320b8:	ldr	r0, [r1], #40	; 0x28
   320bc:	ldr	r0, [r0]
   320c0:	bl	33044 <fputs@plt+0x21c90>
   320c4:	ldr	r0, [r6]
   320c8:	mov	r1, r6
   320cc:	ldr	r0, [r0]
   320d0:	bl	13ce4 <fputs@plt+0x2930>
   320d4:	ldr	r6, [r8, #180]	; 0xb4
   320d8:	cmp	r6, #0
   320dc:	bne	32058 <fputs@plt+0x20ca4>
   320e0:	mov	r1, r8
   320e4:	ldr	r0, [r1, #204]!	; 0xcc
   320e8:	cmp	r0, #0
   320ec:	beq	32100 <fputs@plt+0x20d4c>
   320f0:	ldr	r0, [r8]
   320f4:	mvn	r2, #0
   320f8:	mov	r3, #0
   320fc:	bl	33044 <fputs@plt+0x21c90>
   32100:	ldr	r1, [r8, #40]	; 0x28
   32104:	movw	r2, #3491	; 0xda3
   32108:	mov	r0, #0
   3210c:	movt	r2, #48626	; 0xbdf2
   32110:	cmp	r1, r2
   32114:	bne	327dc <fputs@plt+0x21428>
   32118:	ldr	r0, [r8, #76]	; 0x4c
   3211c:	cmp	r0, #0
   32120:	blt	327a8 <fputs@plt+0x213f4>
   32124:	ldrb	r0, [r8, #89]	; 0x59
   32128:	tst	r0, #64	; 0x40
   3212c:	beq	32768 <fputs@plt+0x213b4>
   32130:	mov	r0, r8
   32134:	bl	32be4 <fputs@plt+0x21830>
   32138:	ldr	r0, [r8, #80]	; 0x50
   3213c:	mov	r5, #0
   32140:	uxtb	r1, r0
   32144:	cmp	r1, #13
   32148:	bhi	321b4 <fputs@plt+0x20e00>
   3214c:	mov	r6, #1
   32150:	mov	r2, #9856	; 0x2680
   32154:	tst	r2, r6, lsl r1
   32158:	beq	321b4 <fputs@plt+0x20e00>
   3215c:	ldrb	r2, [r8, #89]	; 0x59
   32160:	cmp	r1, #9
   32164:	bne	32170 <fputs@plt+0x20dbc>
   32168:	ands	r3, r2, #32
   3216c:	bne	321b8 <fputs@plt+0x20e04>
   32170:	cmp	r1, #13
   32174:	cmpne	r1, #7
   32178:	bne	32188 <fputs@plt+0x20dd4>
   3217c:	mov	r5, #2
   32180:	tst	r2, #16
   32184:	bne	321b8 <fputs@plt+0x20e04>
   32188:	mov	r0, sl
   3218c:	mov	r1, #516	; 0x204
   32190:	bl	32c50 <fputs@plt+0x2189c>
   32194:	mov	r0, sl
   32198:	bl	32dcc <fputs@plt+0x21a18>
   3219c:	mov	r6, #1
   321a0:	mov	r5, #0
   321a4:	strb	r6, [sl, #67]	; 0x43
   321a8:	str	r5, [r8, #92]	; 0x5c
   321ac:	ldr	r0, [r8, #80]	; 0x50
   321b0:	b	321b8 <fputs@plt+0x20e04>
   321b4:	mov	r6, #0
   321b8:	cmp	r0, #0
   321bc:	bne	321f0 <fputs@plt+0x20e3c>
   321c0:	ldrd	r0, [r8, #144]	; 0x90
   321c4:	subs	r0, r0, #1
   321c8:	sbcs	r0, r1, #0
   321cc:	blt	321f0 <fputs@plt+0x20e3c>
   321d0:	mov	r0, #2
   321d4:	movw	r1, #64751	; 0xfcef
   321d8:	strb	r0, [r8, #86]	; 0x56
   321dc:	movw	r0, #787	; 0x313
   321e0:	movt	r1, #8
   321e4:	str	r0, [r8, #80]	; 0x50
   321e8:	mov	r0, r8
   321ec:	bl	33668 <fputs@plt+0x222b4>
   321f0:	ldr	r0, [sl, #316]	; 0x13c
   321f4:	cmp	r0, #1
   321f8:	blt	32208 <fputs@plt+0x20e54>
   321fc:	ldr	r1, [sl, #340]	; 0x154
   32200:	cmp	r1, #0
   32204:	beq	322a4 <fputs@plt+0x20ef0>
   32208:	ldrb	r1, [sl, #67]	; 0x43
   3220c:	cmp	r1, #0
   32210:	beq	322a4 <fputs@plt+0x20ef0>
   32214:	ldrb	r1, [r8, #89]	; 0x59
   32218:	mov	r2, #1
   3221c:	bic	r1, r2, r1, lsr #5
   32220:	ldr	r2, [sl, #160]	; 0xa0
   32224:	cmp	r2, r1
   32228:	bne	322a4 <fputs@plt+0x20ef0>
   3222c:	ldr	r1, [r8, #80]	; 0x50
   32230:	cmp	r1, #0
   32234:	beq	3224c <fputs@plt+0x20e98>
   32238:	ldrb	r1, [r8, #86]	; 0x56
   3223c:	subs	r1, r1, #3
   32240:	movwne	r1, #1
   32244:	orrs	r1, r6, r1
   32248:	bne	326ac <fputs@plt+0x212f8>
   3224c:	ldr	r1, [r8]
   32250:	add	r7, r1, #440	; 0x1b8
   32254:	ldm	r7, {r2, r3, r7}
   32258:	ldr	r1, [r1, #452]	; 0x1c4
   3225c:	adds	r2, r7, r2
   32260:	adc	r1, r1, r3
   32264:	subs	r2, r2, #1
   32268:	sbcs	r1, r1, #0
   3226c:	blt	322d4 <fputs@plt+0x20f20>
   32270:	movw	r1, #64751	; 0xfcef
   32274:	mov	r0, #2
   32278:	movw	r4, #787	; 0x313
   3227c:	strb	r0, [r8, #86]	; 0x56
   32280:	movt	r1, #8
   32284:	mov	r0, r8
   32288:	str	r4, [r8, #80]	; 0x50
   3228c:	bl	33668 <fputs@plt+0x222b4>
   32290:	ldrb	r1, [r8, #89]	; 0x59
   32294:	mov	r0, #1
   32298:	tst	r1, #32
   3229c:	beq	326a8 <fputs@plt+0x212f4>
   322a0:	b	327dc <fputs@plt+0x21428>
   322a4:	cmp	r5, #0
   322a8:	bne	326d0 <fputs@plt+0x2131c>
   322ac:	ldr	r0, [r8, #80]	; 0x50
   322b0:	mov	r5, #1
   322b4:	cmp	r0, #0
   322b8:	ldrbne	r0, [r8, #86]	; 0x56
   322bc:	cmpne	r0, #3
   322c0:	beq	326d0 <fputs@plt+0x2131c>
   322c4:	cmp	r0, #2
   322c8:	bne	323c4 <fputs@plt+0x21010>
   322cc:	mov	r5, #2
   322d0:	b	326d0 <fputs@plt+0x2131c>
   322d4:	str	r5, [sp, #16]
   322d8:	ldr	r5, [sl, #340]	; 0x154
   322dc:	mov	r7, #0
   322e0:	cmp	r0, #1
   322e4:	str	r7, [sl, #340]	; 0x154
   322e8:	blt	32340 <fputs@plt+0x20f8c>
   322ec:	mov	r9, #0
   322f0:	ldr	r0, [r5, r9, lsl #2]
   322f4:	ldr	r6, [r0, #8]
   322f8:	cmp	r6, #0
   322fc:	beq	32330 <fputs@plt+0x20f7c>
   32300:	ldr	r0, [r6]
   32304:	ldr	r1, [r0, #60]	; 0x3c
   32308:	cmp	r1, #0
   3230c:	beq	32330 <fputs@plt+0x20f7c>
   32310:	mov	r0, r6
   32314:	blx	r1
   32318:	mov	r4, r0
   3231c:	mov	r0, r8
   32320:	mov	r1, r6
   32324:	bl	3375c <fputs@plt+0x223a8>
   32328:	cmp	r4, #0
   3232c:	bne	32424 <fputs@plt+0x21070>
   32330:	ldr	r0, [sl, #316]	; 0x13c
   32334:	add	r9, r9, #1
   32338:	cmp	r9, r0
   3233c:	blt	322f0 <fputs@plt+0x20f3c>
   32340:	str	r5, [sl, #340]	; 0x154
   32344:	ldr	r5, [sp, #16]
   32348:	mov	r9, #1
   3234c:	mov	r6, #0
   32350:	mov	r0, #0
   32354:	ldr	r1, [sl, #20]
   32358:	cmp	r7, r1
   3235c:	bge	323ec <fputs@plt+0x21038>
   32360:	ldr	r1, [sl, #16]
   32364:	mov	r4, #0
   32368:	add	r1, r1, r7, lsl #4
   3236c:	ldr	r2, [r1, #4]
   32370:	cmp	r2, #0
   32374:	beq	323b4 <fputs@plt+0x21000>
   32378:	ldrb	r3, [r2, #8]
   3237c:	cmp	r3, #2
   32380:	bne	323b4 <fputs@plt+0x21000>
   32384:	ldm	r2, {r0, r2}
   32388:	str	r0, [r2, #4]
   3238c:	ldrb	r1, [r1, #8]
   32390:	ldr	r0, [r2]
   32394:	cmp	r1, #1
   32398:	ldrbne	r1, [r0, #5]
   3239c:	movne	r2, #11
   323a0:	andne	r1, r9, r2, lsr r1
   323a4:	addne	r6, r1, r6
   323a8:	bl	2a340 <fputs@plt+0x18f8c>
   323ac:	mov	r4, r0
   323b0:	mov	r0, #1
   323b4:	add	r7, r7, #1
   323b8:	cmp	r4, #0
   323bc:	beq	32354 <fputs@plt+0x20fa0>
   323c0:	b	32684 <fputs@plt+0x212d0>
   323c4:	mov	r0, sl
   323c8:	mov	r1, #516	; 0x204
   323cc:	bl	32c50 <fputs@plt+0x2189c>
   323d0:	mov	r0, sl
   323d4:	bl	32dcc <fputs@plt+0x21a18>
   323d8:	mov	r0, #1
   323dc:	strb	r0, [sl, #67]	; 0x43
   323e0:	mov	r0, #0
   323e4:	str	r0, [r8, #92]	; 0x5c
   323e8:	b	32738 <fputs@plt+0x21384>
   323ec:	cmp	r0, #0
   323f0:	ldrne	r1, [sl, #200]	; 0xc8
   323f4:	cmpne	r1, #0
   323f8:	bne	324c0 <fputs@plt+0x2110c>
   323fc:	ldr	r0, [sl, #16]
   32400:	ldr	r0, [r0, #4]
   32404:	ldr	r0, [r0, #4]
   32408:	ldr	r4, [r0]
   3240c:	ldrb	r7, [r4, #16]
   32410:	cmp	r7, #0
   32414:	beq	32430 <fputs@plt+0x2107c>
   32418:	movw	r0, #39819	; 0x9b8b
   3241c:	movt	r0, #8
   32420:	b	3243c <fputs@plt+0x21088>
   32424:	str	r5, [sl, #340]	; 0x154
   32428:	ldr	r5, [sp, #16]
   3242c:	b	32684 <fputs@plt+0x212d0>
   32430:	ldr	r0, [r4, #176]	; 0xb0
   32434:	cmp	r0, #0
   32438:	beq	32478 <fputs@plt+0x210c4>
   3243c:	bl	111f8 <strlen@plt>
   32440:	cmp	r6, #2
   32444:	blt	32478 <fputs@plt+0x210c4>
   32448:	bic	r0, r0, #-1073741824	; 0xc0000000
   3244c:	cmp	r0, #0
   32450:	beq	32478 <fputs@plt+0x210c4>
   32454:	ldr	r0, [sl]
   32458:	cmp	r7, #0
   3245c:	str	r0, [sp, #12]
   32460:	beq	32528 <fputs@plt+0x21174>
   32464:	movw	r7, #39819	; 0x9b8b
   32468:	mov	r0, #0
   3246c:	movt	r7, #8
   32470:	str	r0, [sp, #32]
   32474:	b	3253c <fputs@plt+0x21188>
   32478:	mov	r6, #0
   3247c:	ldr	r0, [sl, #20]
   32480:	cmp	r6, r0
   32484:	bge	324d8 <fputs@plt+0x21124>
   32488:	ldr	r0, [sl, #16]
   3248c:	add	r0, r0, r6, lsl #4
   32490:	ldr	r0, [r0, #4]
   32494:	cmp	r0, #0
   32498:	beq	324ac <fputs@plt+0x210f8>
   3249c:	mov	r1, #0
   324a0:	bl	19200 <fputs@plt+0x7e4c>
   324a4:	mov	r4, r0
   324a8:	b	324b0 <fputs@plt+0x210fc>
   324ac:	mov	r4, #0
   324b0:	add	r6, r6, #1
   324b4:	cmp	r4, #0
   324b8:	beq	3247c <fputs@plt+0x210c8>
   324bc:	b	32684 <fputs@plt+0x212d0>
   324c0:	ldr	r0, [sl, #196]	; 0xc4
   324c4:	blx	r1
   324c8:	movw	r4, #531	; 0x213
   324cc:	cmp	r0, #0
   324d0:	bne	326a8 <fputs@plt+0x212f4>
   324d4:	b	323fc <fputs@plt+0x21048>
   324d8:	cmp	r0, #1
   324dc:	blt	32518 <fputs@plt+0x21164>
   324e0:	mov	r6, #0
   324e4:	ldr	r0, [sl, #16]
   324e8:	add	r0, r0, r6, lsl #4
   324ec:	ldr	r0, [r0, #4]
   324f0:	cmp	r0, #0
   324f4:	beq	32508 <fputs@plt+0x21154>
   324f8:	mov	r1, #0
   324fc:	bl	19114 <fputs@plt+0x7d60>
   32500:	cmp	r0, #0
   32504:	bne	32680 <fputs@plt+0x212cc>
   32508:	ldr	r0, [sl, #20]
   3250c:	add	r6, r6, #1
   32510:	cmp	r6, r0
   32514:	blt	324e4 <fputs@plt+0x21130>
   32518:	mov	r0, sl
   3251c:	mov	r1, #64	; 0x40
   32520:	bl	335e0 <fputs@plt+0x2222c>
   32524:	b	32a40 <fputs@plt+0x2168c>
   32528:	ldr	r7, [r4, #176]	; 0xb0
   3252c:	mov	r6, #0
   32530:	str	r6, [sp, #32]
   32534:	cmp	r7, #0
   32538:	beq	32908 <fputs@plt+0x21554>
   3253c:	mov	r0, r7
   32540:	bl	111f8 <strlen@plt>
   32544:	bic	r6, r0, #-1073741824	; 0xc0000000
   32548:	movw	r1, #64781	; 0xfd0d
   3254c:	mov	r0, sl
   32550:	mov	r2, r7
   32554:	movt	r1, #8
   32558:	bl	1d380 <fputs@plt+0xbfcc>
   3255c:	cmp	r0, #0
   32560:	beq	32614 <fputs@plt+0x21260>
   32564:	add	r7, r0, r6
   32568:	mov	r6, #0
   3256c:	add	r9, sp, #28
   32570:	str	r0, [sp, #20]
   32574:	cmp	r6, #0
   32578:	beq	325a0 <fputs@plt+0x211ec>
   3257c:	cmp	r6, #100	; 0x64
   32580:	bhi	3261c <fputs@plt+0x21268>
   32584:	cmp	r6, #1
   32588:	bne	325a0 <fputs@plt+0x211ec>
   3258c:	ldr	r2, [sp, #20]
   32590:	movw	r1, #64811	; 0xfd2b
   32594:	mov	r0, #13
   32598:	movt	r1, #8
   3259c:	bl	15d70 <fputs@plt+0x49bc>
   325a0:	mov	r0, #4
   325a4:	add	r1, sp, #24
   325a8:	bl	15e10 <fputs@plt+0x4a5c>
   325ac:	ldr	r0, [sp, #24]
   325b0:	movw	r2, #64826	; 0xfd3a
   325b4:	movt	r2, #8
   325b8:	uxtb	r1, r0
   325bc:	lsr	r3, r0, #8
   325c0:	mov	r0, #13
   325c4:	str	r1, [sp]
   325c8:	mov	r1, r7
   325cc:	bl	15d40 <fputs@plt+0x498c>
   325d0:	ldr	r0, [sp, #12]
   325d4:	ldr	r1, [sp, #20]
   325d8:	mov	r2, #0
   325dc:	mov	r3, r9
   325e0:	ldr	r4, [r0, #32]
   325e4:	blx	r4
   325e8:	mov	r4, r0
   325ec:	cmp	r0, #0
   325f0:	bne	32604 <fputs@plt+0x21250>
   325f4:	ldr	r0, [sp, #28]
   325f8:	add	r6, r6, #1
   325fc:	cmp	r0, #0
   32600:	bne	32574 <fputs@plt+0x211c0>
   32604:	ldr	r9, [sp, #20]
   32608:	cmp	r4, #0
   3260c:	bne	32670 <fputs@plt+0x212bc>
   32610:	b	32648 <fputs@plt+0x21294>
   32614:	mov	r4, #7
   32618:	b	32684 <fputs@plt+0x212d0>
   3261c:	ldr	r9, [sp, #20]
   32620:	movw	r1, #64797	; 0xfd1d
   32624:	mov	r0, #13
   32628:	movt	r1, #8
   3262c:	mov	r2, r9
   32630:	bl	15d70 <fputs@plt+0x49bc>
   32634:	ldr	r0, [sp, #12]
   32638:	mov	r1, r9
   3263c:	mov	r2, #0
   32640:	ldr	r3, [r0, #28]
   32644:	blx	r3
   32648:	mov	r0, #0
   3264c:	add	r2, sp, #32
   32650:	mov	r1, r9
   32654:	movw	r3, #16406	; 0x4016
   32658:	str	r0, [sp]
   3265c:	ldr	r0, [sp, #12]
   32660:	bl	336bc <fputs@plt+0x22308>
   32664:	mov	r4, r0
   32668:	cmp	r0, #0
   3266c:	beq	327e4 <fputs@plt+0x21430>
   32670:	mov	r0, sl
   32674:	mov	r1, r9
   32678:	bl	13ce4 <fputs@plt+0x2930>
   3267c:	b	32684 <fputs@plt+0x212d0>
   32680:	mov	r4, r0
   32684:	cmp	r4, #0
   32688:	beq	32a40 <fputs@plt+0x2168c>
   3268c:	cmp	r4, #5
   32690:	bne	326a8 <fputs@plt+0x212f4>
   32694:	ldrb	r0, [r8, #89]	; 0x59
   32698:	mov	r4, #5
   3269c:	tst	r0, #32
   326a0:	mov	r0, #5
   326a4:	bne	327dc <fputs@plt+0x21428>
   326a8:	str	r4, [r8, #80]	; 0x50
   326ac:	mov	r0, sl
   326b0:	mov	r1, #0
   326b4:	mov	r4, #0
   326b8:	bl	32c50 <fputs@plt+0x2189c>
   326bc:	str	r4, [r8, #92]	; 0x5c
   326c0:	mov	r0, #0
   326c4:	cmp	r5, #0
   326c8:	str	r0, [sl, #436]	; 0x1b4
   326cc:	beq	32738 <fputs@plt+0x21384>
   326d0:	mov	r0, r8
   326d4:	mov	r1, r5
   326d8:	bl	32e10 <fputs@plt+0x21a5c>
   326dc:	cmp	r0, #0
   326e0:	beq	32734 <fputs@plt+0x21380>
   326e4:	ldr	r1, [r8, #80]	; 0x50
   326e8:	cmp	r1, #0
   326ec:	uxtbne	r1, r1
   326f0:	cmpne	r1, #19
   326f4:	bne	32710 <fputs@plt+0x2135c>
   326f8:	str	r0, [r8, #80]	; 0x50
   326fc:	mov	r0, sl
   32700:	ldr	r1, [r8, #44]	; 0x2c
   32704:	bl	13ce4 <fputs@plt+0x2930>
   32708:	mov	r0, #0
   3270c:	str	r0, [r8, #44]	; 0x2c
   32710:	mov	r0, sl
   32714:	mov	r1, #516	; 0x204
   32718:	bl	32c50 <fputs@plt+0x2189c>
   3271c:	mov	r0, sl
   32720:	bl	32dcc <fputs@plt+0x21a18>
   32724:	mov	r0, #1
   32728:	strb	r0, [sl, #67]	; 0x43
   3272c:	mov	r0, #0
   32730:	str	r0, [r8, #92]	; 0x5c
   32734:	mov	r0, r5
   32738:	ldrb	r1, [r8, #89]	; 0x59
   3273c:	tst	r1, #4
   32740:	beq	32768 <fputs@plt+0x213b4>
   32744:	cmp	r0, #2
   32748:	mov	r0, #0
   3274c:	mov	r1, #0
   32750:	ldrne	r0, [r8, #92]	; 0x5c
   32754:	ldrne	r2, [sl, #88]	; 0x58
   32758:	addne	r2, r2, r0
   3275c:	strne	r2, [sl, #88]	; 0x58
   32760:	str	r0, [sl, #84]	; 0x54
   32764:	str	r1, [r8, #92]	; 0x5c
   32768:	ldr	r0, [r8, #76]	; 0x4c
   3276c:	cmp	r0, #0
   32770:	blt	327a8 <fputs@plt+0x213f4>
   32774:	ldr	r0, [sl, #152]	; 0x98
   32778:	sub	r0, r0, #1
   3277c:	str	r0, [sl, #152]	; 0x98
   32780:	ldrb	r0, [r8, #89]	; 0x59
   32784:	tst	r0, #32
   32788:	ldreq	r0, [sl, #160]	; 0xa0
   3278c:	subeq	r0, r0, #1
   32790:	streq	r0, [sl, #160]	; 0xa0
   32794:	ldrbeq	r0, [r8, #89]	; 0x59
   32798:	tst	r0, #64	; 0x40
   3279c:	ldrne	r0, [sl, #156]	; 0x9c
   327a0:	subne	r0, r0, #1
   327a4:	strne	r0, [sl, #156]	; 0x9c
   327a8:	movw	r0, #10611	; 0x2973
   327ac:	movt	r0, #20892	; 0x519c
   327b0:	str	r0, [r8, #40]	; 0x28
   327b4:	ldrb	r0, [sl, #69]	; 0x45
   327b8:	cmp	r0, #0
   327bc:	beq	327d0 <fputs@plt+0x2141c>
   327c0:	mov	r0, #7
   327c4:	str	r0, [r8, #80]	; 0x50
   327c8:	mov	r0, #0
   327cc:	b	327dc <fputs@plt+0x21428>
   327d0:	ldr	r0, [r8, #80]	; 0x50
   327d4:	cmp	r0, #5
   327d8:	movwne	r0, #0
   327dc:	sub	sp, fp, #28
   327e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   327e4:	ldr	r0, [sl, #20]
   327e8:	ldr	r1, [sp, #32]
   327ec:	cmp	r0, #1
   327f0:	str	r1, [sp, #8]
   327f4:	blt	328a4 <fputs@plt+0x214f0>
   327f8:	mov	r7, #0
   327fc:	mov	r3, #0
   32800:	mov	r5, #0
   32804:	ldr	r1, [sl, #16]
   32808:	add	r1, r1, r7, lsl #4
   3280c:	ldr	r1, [r1, #4]
   32810:	cmp	r1, #0
   32814:	beq	32898 <fputs@plt+0x214e4>
   32818:	ldrb	r2, [r1, #8]
   3281c:	cmp	r2, #2
   32820:	bne	32898 <fputs@plt+0x214e4>
   32824:	ldr	r1, [r1, #4]
   32828:	ldr	r1, [r1]
   3282c:	ldr	r6, [r1, #180]	; 0xb4
   32830:	cmp	r6, #0
   32834:	beq	32898 <fputs@plt+0x214e4>
   32838:	mov	r0, r6
   3283c:	mov	r9, r3
   32840:	bl	111f8 <strlen@plt>
   32844:	ldr	r4, [sp, #8]
   32848:	bic	r0, r0, #-1073741824	; 0xc0000000
   3284c:	add	r2, r0, #1
   32850:	ldr	r1, [r4]
   32854:	mov	r0, r4
   32858:	ldr	r3, [r1, #12]
   3285c:	mov	r1, r6
   32860:	str	r9, [sp]
   32864:	str	r5, [sp, #4]
   32868:	blx	r3
   3286c:	cmp	r0, #0
   32870:	bne	32a70 <fputs@plt+0x216bc>
   32874:	mov	r0, r6
   32878:	bl	111f8 <strlen@plt>
   3287c:	bic	r0, r0, #-1073741824	; 0xc0000000
   32880:	add	r0, r0, #1
   32884:	adds	r9, r9, r0
   32888:	ldr	r0, [sl, #20]
   3288c:	mov	r3, r9
   32890:	ldr	r9, [sp, #20]
   32894:	adc	r5, r5, #0
   32898:	add	r7, r7, #1
   3289c:	cmp	r7, r0
   328a0:	blt	32804 <fputs@plt+0x21450>
   328a4:	ldr	r5, [sp, #8]
   328a8:	ldr	r0, [r5]
   328ac:	ldr	r1, [r0, #48]	; 0x30
   328b0:	mov	r0, r5
   328b4:	blx	r1
   328b8:	tst	r0, #1024	; 0x400
   328bc:	bne	32910 <fputs@plt+0x2155c>
   328c0:	ldr	r0, [r5]
   328c4:	mov	r1, #2
   328c8:	ldr	r2, [r0, #20]
   328cc:	mov	r0, r5
   328d0:	blx	r2
   328d4:	cmp	r0, #0
   328d8:	beq	32910 <fputs@plt+0x2155c>
   328dc:	mov	r4, r0
   328e0:	ldr	r0, [r5]
   328e4:	cmp	r0, #0
   328e8:	beq	32900 <fputs@plt+0x2154c>
   328ec:	ldr	r1, [r0, #4]
   328f0:	mov	r0, r5
   328f4:	blx	r1
   328f8:	mov	r0, #0
   328fc:	str	r0, [r5]
   32900:	mov	r0, r5
   32904:	b	32aa0 <fputs@plt+0x216ec>
   32908:	mov	r7, #0
   3290c:	b	32548 <fputs@plt+0x21194>
   32910:	mov	r7, #0
   32914:	mov	r6, #0
   32918:	ldr	r0, [sl, #20]
   3291c:	cmp	r7, r0
   32920:	bge	32958 <fputs@plt+0x215a4>
   32924:	ldr	r0, [sl, #16]
   32928:	mov	r4, #0
   3292c:	add	r0, r0, r7, lsl #4
   32930:	ldr	r0, [r0, #4]
   32934:	cmp	r0, #0
   32938:	beq	32948 <fputs@plt+0x21594>
   3293c:	mov	r1, r9
   32940:	bl	19200 <fputs@plt+0x7e4c>
   32944:	mov	r4, r0
   32948:	add	r7, r7, #1
   3294c:	cmp	r4, #0
   32950:	beq	32918 <fputs@plt+0x21564>
   32954:	b	32960 <fputs@plt+0x215ac>
   32958:	mov	r6, #1
   3295c:	mov	r4, #0
   32960:	ldr	r0, [r5]
   32964:	cmp	r0, #0
   32968:	beq	32980 <fputs@plt+0x215cc>
   3296c:	ldr	r1, [r0, #4]
   32970:	mov	r0, r5
   32974:	blx	r1
   32978:	mov	r0, #0
   3297c:	str	r0, [r5]
   32980:	mov	r0, r5
   32984:	bl	14400 <fputs@plt+0x304c>
   32988:	cmp	r6, #0
   3298c:	beq	32a64 <fputs@plt+0x216b0>
   32990:	ldr	r0, [sp, #12]
   32994:	ldr	r5, [sp, #20]
   32998:	mov	r2, #1
   3299c:	ldr	r3, [r0, #28]
   329a0:	mov	r1, r5
   329a4:	blx	r3
   329a8:	mov	r4, r0
   329ac:	mov	r0, sl
   329b0:	mov	r1, r5
   329b4:	bl	13ce4 <fputs@plt+0x2930>
   329b8:	ldr	r5, [sp, #16]
   329bc:	cmp	r4, #0
   329c0:	bne	32684 <fputs@plt+0x212d0>
   329c4:	movw	r0, #35612	; 0x8b1c
   329c8:	movt	r0, #10
   329cc:	ldr	r0, [r0]
   329d0:	cmp	r0, #0
   329d4:	beq	329dc <fputs@plt+0x21628>
   329d8:	blx	r0
   329dc:	ldr	r1, [sl, #20]
   329e0:	cmp	r1, #1
   329e4:	blt	32a18 <fputs@plt+0x21664>
   329e8:	mov	r6, #0
   329ec:	ldr	r0, [sl, #16]
   329f0:	add	r0, r0, r6, lsl #4
   329f4:	ldr	r0, [r0, #4]
   329f8:	cmp	r0, #0
   329fc:	beq	32a0c <fputs@plt+0x21658>
   32a00:	mov	r1, #1
   32a04:	bl	19114 <fputs@plt+0x7d60>
   32a08:	ldr	r1, [sl, #20]
   32a0c:	add	r6, r6, #1
   32a10:	cmp	r6, r1
   32a14:	blt	329ec <fputs@plt+0x21638>
   32a18:	movw	r0, #35616	; 0x8b20
   32a1c:	movt	r0, #10
   32a20:	ldr	r0, [r0]
   32a24:	cmp	r0, #0
   32a28:	beq	32a30 <fputs@plt+0x2167c>
   32a2c:	blx	r0
   32a30:	mov	r0, sl
   32a34:	mov	r1, #64	; 0x40
   32a38:	bl	335e0 <fputs@plt+0x2222c>
   32a3c:	ldr	r5, [sp, #16]
   32a40:	vmov.i32	q8, #0	; 0x00000000
   32a44:	add	r0, sl, #440	; 0x1b8
   32a48:	movw	r1, #65533	; 0xfffd
   32a4c:	vst1.64	{d16-d17}, [r0]
   32a50:	movt	r1, #65279	; 0xfeff
   32a54:	ldr	r0, [sl, #24]
   32a58:	and	r0, r0, r1
   32a5c:	str	r0, [sl, #24]
   32a60:	b	326c0 <fputs@plt+0x2130c>
   32a64:	ldr	r1, [sp, #20]
   32a68:	mov	r0, sl
   32a6c:	b	32ac4 <fputs@plt+0x21710>
   32a70:	mov	r4, r0
   32a74:	ldr	r0, [sp, #8]
   32a78:	ldr	r0, [r0]
   32a7c:	cmp	r0, #0
   32a80:	beq	32a9c <fputs@plt+0x216e8>
   32a84:	ldr	r5, [sp, #8]
   32a88:	ldr	r1, [r0, #4]
   32a8c:	mov	r0, r5
   32a90:	blx	r1
   32a94:	mov	r0, #0
   32a98:	str	r0, [r5]
   32a9c:	ldr	r0, [sp, #8]
   32aa0:	bl	14400 <fputs@plt+0x304c>
   32aa4:	ldr	r0, [sp, #12]
   32aa8:	ldr	r5, [sp, #20]
   32aac:	mov	r2, #0
   32ab0:	ldr	r3, [r0, #28]
   32ab4:	mov	r1, r5
   32ab8:	blx	r3
   32abc:	mov	r0, sl
   32ac0:	mov	r1, r5
   32ac4:	bl	13ce4 <fputs@plt+0x2930>
   32ac8:	b	32428 <fputs@plt+0x21074>
   32acc:	push	{r4, r5, r6, r7, fp, lr}
   32ad0:	add	fp, sp, #16
   32ad4:	sub	sp, sp, #8
   32ad8:	mov	r6, r0
   32adc:	ldr	r5, [r0]
   32ae0:	ldr	r0, [r0, #44]	; 0x2c
   32ae4:	ldr	r4, [r6, #80]	; 0x50
   32ae8:	cmp	r0, #0
   32aec:	beq	32bac <fputs@plt+0x217f8>
   32af0:	ldrb	r0, [r5, #70]	; 0x46
   32af4:	add	r0, r0, #1
   32af8:	strb	r0, [r5, #70]	; 0x46
   32afc:	movw	r0, #35612	; 0x8b1c
   32b00:	movt	r0, #10
   32b04:	ldr	r0, [r0]
   32b08:	cmp	r0, #0
   32b0c:	beq	32b14 <fputs@plt+0x21760>
   32b10:	blx	r0
   32b14:	ldr	r0, [r5, #240]	; 0xf0
   32b18:	cmp	r0, #0
   32b1c:	bne	32b68 <fputs@plt+0x217b4>
   32b20:	mov	r0, r5
   32b24:	mov	r2, #40	; 0x28
   32b28:	mov	r3, #0
   32b2c:	mov	r7, #0
   32b30:	bl	238bc <fputs@plt+0x12508>
   32b34:	cmp	r0, #0
   32b38:	beq	32bdc <fputs@plt+0x21828>
   32b3c:	vmov.i32	q8, #0	; 0x00000000
   32b40:	mov	r1, #36	; 0x24
   32b44:	mov	r2, r0
   32b48:	str	r5, [r0, #32]
   32b4c:	vst1.8	{d16-d17}, [r2], r1
   32b50:	add	r1, r0, #16
   32b54:	vst1.8	{d16-d17}, [r1]
   32b58:	mov	r1, #1
   32b5c:	str	r7, [r2]
   32b60:	strh	r1, [r0, #8]
   32b64:	str	r0, [r5, #240]	; 0xf0
   32b68:	ldr	r1, [r6, #44]	; 0x2c
   32b6c:	mvn	r2, #0
   32b70:	mov	r3, #1
   32b74:	str	r2, [sp]
   32b78:	mvn	r2, #0
   32b7c:	bl	1a2f4 <fputs@plt+0x8f40>
   32b80:	movw	r0, #35616	; 0x8b20
   32b84:	movt	r0, #10
   32b88:	ldr	r0, [r0]
   32b8c:	cmp	r0, #0
   32b90:	beq	32b98 <fputs@plt+0x217e4>
   32b94:	blx	r0
   32b98:	str	r4, [r5, #52]	; 0x34
   32b9c:	ldrb	r0, [r5, #70]	; 0x46
   32ba0:	sub	r0, r0, #1
   32ba4:	strb	r0, [r5, #70]	; 0x46
   32ba8:	b	32bd0 <fputs@plt+0x2181c>
   32bac:	cmp	r4, #0
   32bb0:	str	r4, [r5, #52]	; 0x34
   32bb4:	bne	32bc4 <fputs@plt+0x21810>
   32bb8:	ldr	r0, [r5, #240]	; 0xf0
   32bbc:	cmp	r0, #0
   32bc0:	beq	32bd0 <fputs@plt+0x2181c>
   32bc4:	mov	r0, r5
   32bc8:	mov	r1, r4
   32bcc:	bl	260f4 <fputs@plt+0x14d40>
   32bd0:	mov	r0, r4
   32bd4:	sub	sp, fp, #16
   32bd8:	pop	{r4, r5, r6, r7, fp, pc}
   32bdc:	str	r0, [r5, #240]	; 0xf0
   32be0:	b	32b80 <fputs@plt+0x217cc>
   32be4:	push	{r4, sl, fp, lr}
   32be8:	add	fp, sp, #8
   32bec:	ldr	r1, [r0, #100]	; 0x64
   32bf0:	cmp	r1, #0
   32bf4:	beq	32c4c <fputs@plt+0x21898>
   32bf8:	ldr	r2, [r0]
   32bfc:	ldr	r0, [r2, #20]
   32c00:	cmp	r0, #1
   32c04:	poplt	{r4, sl, fp, pc}
   32c08:	ldr	r2, [r2, #16]
   32c0c:	mov	r3, #0
   32c10:	mov	ip, #1
   32c14:	add	lr, r2, #4
   32c18:	b	32c34 <fputs@plt+0x21880>
   32c1c:	ldr	r2, [lr, r3, lsl #4]
   32c20:	cmp	r2, #0
   32c24:	ldrne	r4, [r2]
   32c28:	ldrne	r2, [r2, #4]
   32c2c:	strne	r4, [r2, #4]
   32c30:	b	32c40 <fputs@plt+0x2188c>
   32c34:	cmp	r3, #1
   32c38:	tstne	r1, ip, lsl r3
   32c3c:	bne	32c1c <fputs@plt+0x21868>
   32c40:	add	r3, r3, #1
   32c44:	cmp	r0, r3
   32c48:	bne	32c34 <fputs@plt+0x21880>
   32c4c:	pop	{r4, sl, fp, pc}
   32c50:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32c54:	add	fp, sp, #24
   32c58:	mov	r4, r0
   32c5c:	movw	r0, #35612	; 0x8b1c
   32c60:	mov	r8, r1
   32c64:	movt	r0, #10
   32c68:	ldr	r0, [r0]
   32c6c:	cmp	r0, #0
   32c70:	beq	32c78 <fputs@plt+0x218c4>
   32c74:	blx	r0
   32c78:	ldr	r1, [r4, #20]
   32c7c:	cmp	r1, #1
   32c80:	blt	32cb0 <fputs@plt+0x218fc>
   32c84:	ldr	r0, [r4, #16]
   32c88:	mov	r2, r1
   32c8c:	add	r0, r0, #4
   32c90:	ldr	r3, [r0]
   32c94:	add	r0, r0, #16
   32c98:	cmp	r3, #0
   32c9c:	ldrne	r7, [r3]
   32ca0:	ldrne	r3, [r3, #4]
   32ca4:	strne	r7, [r3, #4]
   32ca8:	subs	r2, r2, #1
   32cac:	bne	32c90 <fputs@plt+0x218dc>
   32cb0:	ldrb	r0, [r4, #24]
   32cb4:	mov	r9, #1
   32cb8:	tst	r0, #2
   32cbc:	beq	32ccc <fputs@plt+0x21918>
   32cc0:	ldrb	r9, [r4, #149]	; 0x95
   32cc4:	cmp	r9, #0
   32cc8:	movwne	r9, #1
   32ccc:	cmp	r1, #1
   32cd0:	blt	32d1c <fputs@plt+0x21968>
   32cd4:	mov	r5, #0
   32cd8:	mov	r7, #0
   32cdc:	ldr	r0, [r4, #16]
   32ce0:	add	r0, r0, r5, lsl #4
   32ce4:	ldr	r0, [r0, #4]
   32ce8:	cmp	r0, #0
   32cec:	beq	32d0c <fputs@plt+0x21958>
   32cf0:	ldrb	r6, [r0, #8]
   32cf4:	mov	r1, r8
   32cf8:	mov	r2, r9
   32cfc:	bl	1957c <fputs@plt+0x81c8>
   32d00:	ldr	r1, [r4, #20]
   32d04:	cmp	r6, #2
   32d08:	movweq	r7, #1
   32d0c:	add	r5, r5, #1
   32d10:	cmp	r5, r1
   32d14:	blt	32cdc <fputs@plt+0x21928>
   32d18:	b	32d20 <fputs@plt+0x2196c>
   32d1c:	mov	r7, #0
   32d20:	mov	r0, r4
   32d24:	mov	r1, #68	; 0x44
   32d28:	bl	335e0 <fputs@plt+0x2222c>
   32d2c:	movw	r0, #35616	; 0x8b20
   32d30:	movt	r0, #10
   32d34:	ldr	r0, [r0]
   32d38:	cmp	r0, #0
   32d3c:	beq	32d44 <fputs@plt+0x21990>
   32d40:	blx	r0
   32d44:	ldr	r0, [r4, #24]
   32d48:	tst	r0, #2
   32d4c:	beq	32d88 <fputs@plt+0x219d4>
   32d50:	ldrb	r1, [r4, #149]	; 0x95
   32d54:	cmp	r1, #0
   32d58:	bne	32d88 <fputs@plt+0x219d4>
   32d5c:	ldr	r0, [r4, #4]
   32d60:	b	32d74 <fputs@plt+0x219c0>
   32d64:	ldrb	r1, [r0, #87]	; 0x57
   32d68:	orr	r1, r1, #1
   32d6c:	strb	r1, [r0, #87]	; 0x57
   32d70:	ldr	r0, [r0, #52]	; 0x34
   32d74:	cmp	r0, #0
   32d78:	bne	32d64 <fputs@plt+0x219b0>
   32d7c:	mov	r0, r4
   32d80:	bl	189fc <fputs@plt+0x7648>
   32d84:	ldr	r0, [r4, #24]
   32d88:	bic	r0, r0, #16777216	; 0x1000000
   32d8c:	vmov.i32	q8, #0	; 0x00000000
   32d90:	str	r0, [r4, #24]
   32d94:	add	r0, r4, #440	; 0x1b8
   32d98:	vst1.64	{d16-d17}, [r0]
   32d9c:	ldr	r1, [r4, #208]	; 0xd0
   32da0:	cmp	r1, #0
   32da4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   32da8:	cmp	r7, #0
   32dac:	beq	32dbc <fputs@plt+0x21a08>
   32db0:	ldr	r0, [r4, #204]	; 0xcc
   32db4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   32db8:	bx	r1
   32dbc:	ldrb	r0, [r4, #67]	; 0x43
   32dc0:	cmp	r0, #0
   32dc4:	beq	32db0 <fputs@plt+0x219fc>
   32dc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32dcc:	push	{r4, sl, fp, lr}
   32dd0:	add	fp, sp, #8
   32dd4:	ldr	r1, [r0, #424]	; 0x1a8
   32dd8:	mov	r4, r0
   32ddc:	b	32df4 <fputs@plt+0x21a40>
   32de0:	ldr	r0, [r1, #24]
   32de4:	str	r0, [r4, #424]	; 0x1a8
   32de8:	mov	r0, r4
   32dec:	bl	13ce4 <fputs@plt+0x2930>
   32df0:	ldr	r1, [r4, #424]	; 0x1a8
   32df4:	cmp	r1, #0
   32df8:	bne	32de0 <fputs@plt+0x21a2c>
   32dfc:	mov	r0, #0
   32e00:	str	r0, [r4, #432]	; 0x1b0
   32e04:	str	r0, [r4, #436]	; 0x1b4
   32e08:	strb	r0, [r4, #75]	; 0x4b
   32e0c:	pop	{r4, sl, fp, pc}
   32e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32e14:	add	fp, sp, #28
   32e18:	sub	sp, sp, #4
   32e1c:	ldr	r4, [r0]
   32e20:	mov	r9, r1
   32e24:	mov	r7, #0
   32e28:	ldr	r1, [r4, #436]	; 0x1b4
   32e2c:	cmp	r1, #0
   32e30:	beq	32f38 <fputs@plt+0x21b84>
   32e34:	mov	r8, r0
   32e38:	ldr	r0, [r0, #104]	; 0x68
   32e3c:	cmp	r0, #0
   32e40:	beq	32f38 <fputs@plt+0x21b84>
   32e44:	sub	sl, r0, #1
   32e48:	ldr	r0, [r4, #20]
   32e4c:	cmp	r0, #0
   32e50:	ble	32ed8 <fputs@plt+0x21b24>
   32e54:	mov	r7, #0
   32e58:	mov	r5, #0
   32e5c:	ldr	r1, [r4, #16]
   32e60:	add	r1, r1, r5, lsl #4
   32e64:	ldr	r6, [r1, #4]
   32e68:	cmp	r6, #0
   32e6c:	beq	32eac <fputs@plt+0x21af8>
   32e70:	cmp	r9, #2
   32e74:	bne	32e90 <fputs@plt+0x21adc>
   32e78:	mov	r0, r6
   32e7c:	mov	r1, #2
   32e80:	mov	r2, sl
   32e84:	bl	337ac <fputs@plt+0x223f8>
   32e88:	cmp	r0, #0
   32e8c:	bne	32ea0 <fputs@plt+0x21aec>
   32e90:	mov	r0, r6
   32e94:	mov	r1, #1
   32e98:	mov	r2, sl
   32e9c:	bl	337ac <fputs@plt+0x223f8>
   32ea0:	cmp	r7, #0
   32ea4:	moveq	r7, r0
   32ea8:	ldr	r0, [r4, #20]
   32eac:	add	r5, r5, #1
   32eb0:	cmp	r5, r0
   32eb4:	blt	32e5c <fputs@plt+0x21aa8>
   32eb8:	ldr	r0, [r4, #436]	; 0x1b4
   32ebc:	cmp	r7, #0
   32ec0:	sub	r0, r0, #1
   32ec4:	str	r0, [r4, #436]	; 0x1b4
   32ec8:	mov	r0, #0
   32ecc:	str	r0, [r8, #104]	; 0x68
   32ed0:	bne	32f20 <fputs@plt+0x21b6c>
   32ed4:	b	32ee8 <fputs@plt+0x21b34>
   32ed8:	sub	r0, r1, #1
   32edc:	str	r0, [r4, #436]	; 0x1b4
   32ee0:	mov	r0, #0
   32ee4:	str	r0, [r8, #104]	; 0x68
   32ee8:	cmp	r9, #2
   32eec:	bne	32f0c <fputs@plt+0x21b58>
   32ef0:	mov	r0, r4
   32ef4:	mov	r1, #2
   32ef8:	mov	r2, sl
   32efc:	bl	33828 <fputs@plt+0x22474>
   32f00:	mov	r7, r0
   32f04:	cmp	r0, #0
   32f08:	bne	32f28 <fputs@plt+0x21b74>
   32f0c:	mov	r0, r4
   32f10:	mov	r1, #1
   32f14:	mov	r2, sl
   32f18:	bl	33828 <fputs@plt+0x22474>
   32f1c:	mov	r7, r0
   32f20:	cmp	r9, #2
   32f24:	bne	32f38 <fputs@plt+0x21b84>
   32f28:	add	r0, r8, #152	; 0x98
   32f2c:	vld1.64	{d16-d17}, [r0]
   32f30:	add	r0, r4, #440	; 0x1b8
   32f34:	vst1.64	{d16-d17}, [r0]
   32f38:	mov	r0, r7
   32f3c:	sub	sp, fp, #28
   32f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32f44:	push	{r4, r5, r6, sl, fp, lr}
   32f48:	add	fp, sp, #16
   32f4c:	ldr	r5, [r0]
   32f50:	mov	r4, r0
   32f54:	mov	r0, r5
   32f58:	bl	32fe0 <fputs@plt+0x21c2c>
   32f5c:	ldr	r0, [r4, #20]
   32f60:	mov	r6, #0
   32f64:	str	r0, [r5, #200]	; 0xc8
   32f68:	ldr	r0, [r4, #60]	; 0x3c
   32f6c:	str	r0, [r5, #196]	; 0xc4
   32f70:	ldr	r0, [r4, #8]
   32f74:	str	r0, [r5, #4]
   32f78:	ldr	r0, [r4, #52]	; 0x34
   32f7c:	str	r0, [r5, #32]
   32f80:	ldr	r0, [r4, #16]
   32f84:	str	r0, [r5, #8]
   32f88:	ldr	r0, [r4, #56]	; 0x38
   32f8c:	str	r0, [r5, #28]
   32f90:	ldr	r0, [r4, #24]
   32f94:	str	r0, [r5, #56]	; 0x38
   32f98:	ldr	r0, [r4, #44]	; 0x2c
   32f9c:	str	r0, [r5, #36]	; 0x24
   32fa0:	ldr	r0, [r5]
   32fa4:	ldrd	r2, [r4, #32]
   32fa8:	strd	r2, [r0, #32]
   32fac:	mvn	r2, #0
   32fb0:	mov	r3, #0
   32fb4:	ldr	r1, [r4, #72]	; 0x48
   32fb8:	str	r1, [r5, #92]	; 0x5c
   32fbc:	ldr	r1, [r4, #76]	; 0x4c
   32fc0:	str	r1, [r0, #84]	; 0x54
   32fc4:	add	r1, r5, #204	; 0xcc
   32fc8:	bl	33044 <fputs@plt+0x21c90>
   32fcc:	ldr	r0, [r4, #40]	; 0x28
   32fd0:	str	r0, [r5, #204]	; 0xcc
   32fd4:	str	r6, [r4, #40]	; 0x28
   32fd8:	ldr	r0, [r4, #48]	; 0x30
   32fdc:	pop	{r4, r5, r6, sl, fp, pc}
   32fe0:	push	{r4, r5, r6, sl, fp, lr}
   32fe4:	add	fp, sp, #16
   32fe8:	ldr	r1, [r0, #56]	; 0x38
   32fec:	cmp	r1, #0
   32ff0:	beq	33040 <fputs@plt+0x21c8c>
   32ff4:	mov	r4, r0
   32ff8:	ldr	r0, [r0, #36]	; 0x24
   32ffc:	cmp	r0, #1
   33000:	blt	33040 <fputs@plt+0x21c8c>
   33004:	mov	r5, #0
   33008:	mov	r6, #0
   3300c:	ldr	r1, [r1, r6, lsl #2]
   33010:	cmp	r1, #0
   33014:	beq	3302c <fputs@plt+0x21c78>
   33018:	mov	r0, r4
   3301c:	bl	330d4 <fputs@plt+0x21d20>
   33020:	ldr	r0, [r4, #56]	; 0x38
   33024:	str	r5, [r0, r6, lsl #2]
   33028:	ldr	r0, [r4, #36]	; 0x24
   3302c:	add	r6, r6, #1
   33030:	cmp	r6, r0
   33034:	popge	{r4, r5, r6, sl, fp, pc}
   33038:	ldr	r1, [r4, #56]	; 0x38
   3303c:	b	3300c <fputs@plt+0x21c58>
   33040:	pop	{r4, r5, r6, sl, fp, pc}
   33044:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   33048:	add	fp, sp, #24
   3304c:	ldr	r4, [r1]
   33050:	cmp	r4, #0
   33054:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   33058:	mov	r8, r3
   3305c:	mov	r5, r2
   33060:	mov	r7, r1
   33064:	mov	r6, r0
   33068:	mov	r9, #1
   3306c:	cmp	r5, #0
   33070:	blt	3309c <fputs@plt+0x21ce8>
   33074:	ldr	r0, [r4]
   33078:	cmp	r0, r5
   3307c:	bne	33094 <fputs@plt+0x21ce0>
   33080:	ldr	r0, [r4, #4]
   33084:	cmp	r0, #31
   33088:	bgt	3309c <fputs@plt+0x21ce8>
   3308c:	tst	r8, r9, lsl r0
   33090:	beq	3309c <fputs@plt+0x21ce8>
   33094:	add	r7, r4, #16
   33098:	b	330c4 <fputs@plt+0x21d10>
   3309c:	ldr	r1, [r4, #12]
   330a0:	cmp	r1, #0
   330a4:	beq	330b0 <fputs@plt+0x21cfc>
   330a8:	ldr	r0, [r4, #8]
   330ac:	blx	r1
   330b0:	ldr	r0, [r4, #16]
   330b4:	mov	r1, r4
   330b8:	str	r0, [r7]
   330bc:	mov	r0, r6
   330c0:	bl	13ce4 <fputs@plt+0x2930>
   330c4:	ldr	r4, [r7]
   330c8:	cmp	r4, #0
   330cc:	bne	3306c <fputs@plt+0x21cb8>
   330d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   330d4:	push	{r4, r5, r6, sl, fp, lr}
   330d8:	add	fp, sp, #16
   330dc:	cmp	r1, #0
   330e0:	beq	3313c <fputs@plt+0x21d88>
   330e4:	mov	r4, r1
   330e8:	ldrb	r1, [r1]
   330ec:	cmp	r1, #0
   330f0:	beq	33140 <fputs@plt+0x21d8c>
   330f4:	cmp	r1, #2
   330f8:	beq	33154 <fputs@plt+0x21da0>
   330fc:	cmp	r1, #1
   33100:	bne	3313c <fputs@plt+0x21d88>
   33104:	ldr	r5, [r4, #16]
   33108:	cmp	r5, #0
   3310c:	popeq	{r4, r5, r6, sl, fp, pc}
   33110:	ldr	r6, [r0]
   33114:	mov	r1, r5
   33118:	mov	r0, r6
   3311c:	bl	33398 <fputs@plt+0x21fe4>
   33120:	ldr	r0, [r5, #40]	; 0x28
   33124:	bl	14400 <fputs@plt+0x304c>
   33128:	mov	r0, r6
   3312c:	mov	r1, r5
   33130:	bl	13ce4 <fputs@plt+0x2930>
   33134:	mov	r0, #0
   33138:	str	r0, [r4, #16]
   3313c:	pop	{r4, r5, r6, sl, fp, pc}
   33140:	ldr	r0, [r4, #20]
   33144:	cmp	r0, #0
   33148:	beq	33174 <fputs@plt+0x21dc0>
   3314c:	pop	{r4, r5, r6, sl, fp, lr}
   33150:	b	33180 <fputs@plt+0x21dcc>
   33154:	ldr	r0, [r4, #16]
   33158:	ldr	r1, [r0]
   3315c:	ldm	r1, {r2, r3}
   33160:	sub	r3, r3, #1
   33164:	str	r3, [r1, #4]
   33168:	ldr	r1, [r2, #28]
   3316c:	pop	{r4, r5, r6, sl, fp, lr}
   33170:	bx	r1
   33174:	ldr	r0, [r4, #16]
   33178:	pop	{r4, r5, r6, sl, fp, lr}
   3317c:	b	332ac <fputs@plt+0x21ef8>
   33180:	push	{r4, r5, r6, sl, fp, lr}
   33184:	add	fp, sp, #16
   33188:	mov	r4, r0
   3318c:	ldr	r0, [r0]
   33190:	ldr	r5, [r4, #4]
   33194:	str	r0, [r5, #4]
   33198:	ldr	r0, [r5, #8]
   3319c:	cmp	r0, #0
   331a0:	beq	331c0 <fputs@plt+0x21e0c>
   331a4:	ldr	r1, [r0]
   331a8:	ldr	r6, [r0, #8]
   331ac:	cmp	r1, r4
   331b0:	bleq	332ac <fputs@plt+0x21ef8>
   331b4:	cmp	r6, #0
   331b8:	mov	r0, r6
   331bc:	bne	331a4 <fputs@plt+0x21df0>
   331c0:	mov	r0, r4
   331c4:	mov	r1, #0
   331c8:	mov	r2, #0
   331cc:	bl	1957c <fputs@plt+0x81c8>
   331d0:	ldrb	r0, [r4, #9]
   331d4:	cmp	r0, #0
   331d8:	beq	3322c <fputs@plt+0x21e78>
   331dc:	ldr	r0, [r5, #64]	; 0x40
   331e0:	subs	r0, r0, #1
   331e4:	str	r0, [r5, #64]	; 0x40
   331e8:	bgt	33284 <fputs@plt+0x21ed0>
   331ec:	movw	r0, #35308	; 0x89ec
   331f0:	movt	r0, #10
   331f4:	ldr	r1, [r0]
   331f8:	cmp	r1, r5
   331fc:	beq	33224 <fputs@plt+0x21e70>
   33200:	cmp	r1, #0
   33204:	beq	3322c <fputs@plt+0x21e78>
   33208:	mov	r0, r1
   3320c:	ldr	r1, [r1, #68]	; 0x44
   33210:	cmp	r1, r5
   33214:	bne	33200 <fputs@plt+0x21e4c>
   33218:	ldr	r1, [r5, #68]	; 0x44
   3321c:	str	r1, [r0, #68]	; 0x44
   33220:	b	3322c <fputs@plt+0x21e78>
   33224:	ldr	r1, [r5, #68]	; 0x44
   33228:	str	r1, [r0]
   3322c:	ldr	r0, [r5]
   33230:	bl	270b0 <fputs@plt+0x15cfc>
   33234:	ldr	r1, [r5, #52]	; 0x34
   33238:	cmp	r1, #0
   3323c:	beq	33250 <fputs@plt+0x21e9c>
   33240:	ldr	r0, [r5, #48]	; 0x30
   33244:	cmp	r0, #0
   33248:	beq	3325c <fputs@plt+0x21ea8>
   3324c:	blx	r1
   33250:	ldr	r0, [r5, #48]	; 0x30
   33254:	cmp	r0, #0
   33258:	blne	14400 <fputs@plt+0x304c>
   3325c:	ldr	r0, [r5, #80]	; 0x50
   33260:	cmp	r0, #0
   33264:	beq	3327c <fputs@plt+0x21ec8>
   33268:	sub	r0, r0, #4
   3326c:	str	r0, [r5, #80]	; 0x50
   33270:	bl	2a700 <fputs@plt+0x1934c>
   33274:	mov	r0, #0
   33278:	str	r0, [r5, #80]	; 0x50
   3327c:	mov	r0, r5
   33280:	bl	14400 <fputs@plt+0x304c>
   33284:	ldr	r0, [r4, #28]
   33288:	cmp	r0, #0
   3328c:	ldrne	r1, [r4, #24]
   33290:	strne	r1, [r0, #24]
   33294:	ldr	r1, [r4, #24]
   33298:	cmp	r1, #0
   3329c:	strne	r0, [r1, #28]
   332a0:	mov	r0, r4
   332a4:	pop	{r4, r5, r6, sl, fp, lr}
   332a8:	b	14400 <fputs@plt+0x304c>
   332ac:	push	{r4, r5, r6, sl, fp, lr}
   332b0:	add	fp, sp, #16
   332b4:	mov	r4, r0
   332b8:	ldr	r0, [r0]
   332bc:	cmp	r0, #0
   332c0:	popeq	{r4, r5, r6, sl, fp, pc}
   332c4:	ldr	r1, [r0]
   332c8:	ldr	r0, [r0, #4]
   332cc:	ldr	r5, [r4, #4]
   332d0:	str	r1, [r0, #4]
   332d4:	ldr	r0, [r4, #48]	; 0x30
   332d8:	bl	14400 <fputs@plt+0x304c>
   332dc:	mov	r0, #0
   332e0:	strb	r0, [r4, #66]	; 0x42
   332e4:	str	r0, [r4, #48]	; 0x30
   332e8:	ldr	r0, [r5, #8]
   332ec:	cmp	r0, r4
   332f0:	beq	33310 <fputs@plt+0x21f5c>
   332f4:	ldr	r1, [r0, #8]
   332f8:	cmp	r1, r4
   332fc:	beq	3331c <fputs@plt+0x21f68>
   33300:	cmp	r1, #0
   33304:	mov	r0, r1
   33308:	bne	332f4 <fputs@plt+0x21f40>
   3330c:	b	33324 <fputs@plt+0x21f70>
   33310:	ldr	r0, [r4, #8]
   33314:	str	r0, [r5, #8]
   33318:	b	33324 <fputs@plt+0x21f70>
   3331c:	ldr	r1, [r4, #8]
   33320:	str	r1, [r0, #8]
   33324:	ldrsb	r0, [r4, #68]	; 0x44
   33328:	cmp	r0, #0
   3332c:	blt	33364 <fputs@plt+0x21fb0>
   33330:	mov	r6, #30
   33334:	ldr	r1, [r4, r6, lsl #2]
   33338:	cmp	r1, #0
   3333c:	beq	3334c <fputs@plt+0x21f98>
   33340:	ldr	r0, [r1, #72]	; 0x48
   33344:	bl	2df48 <fputs@plt+0x1cb94>
   33348:	ldrb	r0, [r4, #68]	; 0x44
   3334c:	add	r1, r6, #1
   33350:	sub	r3, r6, #30
   33354:	sxtb	r2, r0
   33358:	cmp	r3, r2
   3335c:	mov	r6, r1
   33360:	blt	33334 <fputs@plt+0x21f80>
   33364:	ldrb	r0, [r5, #20]
   33368:	cmp	r0, #0
   3336c:	bne	3338c <fputs@plt+0x21fd8>
   33370:	ldr	r0, [r5, #12]
   33374:	cmp	r0, #0
   33378:	beq	3338c <fputs@plt+0x21fd8>
   3337c:	mov	r1, #0
   33380:	str	r1, [r5, #12]
   33384:	ldr	r0, [r0, #72]	; 0x48
   33388:	bl	2df48 <fputs@plt+0x1cb94>
   3338c:	ldr	r0, [r4, #12]
   33390:	pop	{r4, r5, r6, sl, fp, lr}
   33394:	b	14400 <fputs@plt+0x304c>
   33398:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3339c:	add	fp, sp, #28
   333a0:	sub	sp, sp, #4
   333a4:	mov	r9, r0
   333a8:	ldr	r0, [r1, #20]
   333ac:	mov	sl, r1
   333b0:	bl	334e4 <fputs@plt+0x22130>
   333b4:	mov	r8, #0
   333b8:	str	r8, [sl, #20]
   333bc:	ldrb	r0, [sl, #59]	; 0x3b
   333c0:	cmp	r0, #0
   333c4:	beq	33488 <fputs@plt+0x220d4>
   333c8:	mov	r5, #0
   333cc:	add	r0, r5, r5, lsl #3
   333d0:	add	r4, sl, r0, lsl #3
   333d4:	mov	r0, r9
   333d8:	ldr	r1, [r4, #76]	; 0x4c
   333dc:	bl	13ce4 <fputs@plt+0x2930>
   333e0:	ldr	r0, [r4, #80]	; 0x50
   333e4:	cmp	r0, #0
   333e8:	beq	33400 <fputs@plt+0x2204c>
   333ec:	ldr	r6, [r0, #4]
   333f0:	bl	14400 <fputs@plt+0x304c>
   333f4:	cmp	r6, #0
   333f8:	mov	r0, r6
   333fc:	bne	333ec <fputs@plt+0x22038>
   33400:	ldr	r6, [r4, #104]	; 0x68
   33404:	cmp	r6, #0
   33408:	beq	33430 <fputs@plt+0x2207c>
   3340c:	ldr	r0, [r6]
   33410:	cmp	r0, #0
   33414:	beq	33428 <fputs@plt+0x22074>
   33418:	ldr	r1, [r0, #4]
   3341c:	mov	r0, r6
   33420:	blx	r1
   33424:	str	r8, [r6]
   33428:	mov	r0, r6
   3342c:	bl	14400 <fputs@plt+0x304c>
   33430:	ldr	r7, [r4, #120]	; 0x78
   33434:	add	r6, r4, #64	; 0x40
   33438:	cmp	r7, #0
   3343c:	beq	33464 <fputs@plt+0x220b0>
   33440:	ldr	r0, [r7]
   33444:	cmp	r0, #0
   33448:	beq	3345c <fputs@plt+0x220a8>
   3344c:	ldr	r1, [r0, #4]
   33450:	mov	r0, r7
   33454:	blx	r1
   33458:	str	r8, [r7]
   3345c:	mov	r0, r7
   33460:	bl	14400 <fputs@plt+0x304c>
   33464:	mov	r0, r6
   33468:	mov	r1, #0
   3346c:	mov	r2, #72	; 0x48
   33470:	bl	11174 <memset@plt>
   33474:	str	sl, [r4, #72]	; 0x48
   33478:	add	r5, r5, #1
   3347c:	ldrb	r0, [sl, #59]	; 0x3b
   33480:	cmp	r5, r0
   33484:	bcc	333cc <fputs@plt+0x22018>
   33488:	ldr	r0, [sl, #40]	; 0x28
   3348c:	cmp	r0, #0
   33490:	bne	334b4 <fputs@plt+0x22100>
   33494:	ldr	r0, [sl, #36]	; 0x24
   33498:	cmp	r0, #0
   3349c:	beq	334b4 <fputs@plt+0x22100>
   334a0:	ldr	r4, [r0, #4]
   334a4:	bl	14400 <fputs@plt+0x304c>
   334a8:	cmp	r4, #0
   334ac:	mov	r0, r4
   334b0:	bne	334a0 <fputs@plt+0x220ec>
   334b4:	mov	r4, #0
   334b8:	mov	r0, r9
   334bc:	str	r4, [sl, #36]	; 0x24
   334c0:	strb	r4, [sl, #56]	; 0x38
   334c4:	str	r4, [sl, #44]	; 0x2c
   334c8:	str	r4, [sl, #48]	; 0x30
   334cc:	str	r4, [sl, #8]
   334d0:	ldr	r1, [sl, #32]
   334d4:	bl	13ce4 <fputs@plt+0x2930>
   334d8:	str	r4, [sl, #32]
   334dc:	sub	sp, fp, #28
   334e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   334e4:	push	{r4, r5, r6, sl, fp, lr}
   334e8:	add	fp, sp, #16
   334ec:	mov	r4, r0
   334f0:	cmp	r0, #0
   334f4:	beq	3352c <fputs@plt+0x22178>
   334f8:	ldr	r0, [r4]
   334fc:	cmp	r0, #1
   33500:	blt	3352c <fputs@plt+0x22178>
   33504:	mov	r5, #0
   33508:	mov	r6, #0
   3350c:	ldr	r0, [r4, #12]
   33510:	add	r0, r0, r5
   33514:	bl	33538 <fputs@plt+0x22184>
   33518:	ldr	r0, [r4]
   3351c:	add	r6, r6, #1
   33520:	add	r5, r5, #56	; 0x38
   33524:	cmp	r6, r0
   33528:	blt	3350c <fputs@plt+0x22158>
   3352c:	mov	r0, r4
   33530:	pop	{r4, r5, r6, sl, fp, lr}
   33534:	b	14400 <fputs@plt+0x304c>
   33538:	push	{r4, sl, fp, lr}
   3353c:	add	fp, sp, #8
   33540:	sub	sp, sp, #8
   33544:	mov	r4, r0
   33548:	ldr	r0, [r0, #28]
   3354c:	bl	14400 <fputs@plt+0x304c>
   33550:	ldr	r0, [r4, #36]	; 0x24
   33554:	bl	14400 <fputs@plt+0x304c>
   33558:	ldr	r1, [r4, #44]	; 0x2c
   3355c:	cmp	r1, #0
   33560:	beq	33580 <fputs@plt+0x221cc>
   33564:	ldr	r0, [r4, #24]
   33568:	mov	r3, #0
   3356c:	ldr	r2, [r0]
   33570:	ldr	ip, [r2, #72]	; 0x48
   33574:	mov	r2, #0
   33578:	str	r1, [sp]
   3357c:	blx	ip
   33580:	ldr	r0, [r4, #48]	; 0x30
   33584:	bl	335b8 <fputs@plt+0x22204>
   33588:	vmov.i32	q8, #0	; 0x00000000
   3358c:	add	r1, r4, #32
   33590:	mov	r0, #0
   33594:	vst1.64	{d16-d17}, [r1]
   33598:	add	r1, r4, #16
   3359c:	str	r0, [r4, #48]	; 0x30
   335a0:	vst1.64	{d16-d17}, [r1]
   335a4:	mov	r1, #52	; 0x34
   335a8:	vst1.64	{d16-d17}, [r4], r1
   335ac:	str	r0, [r4]
   335b0:	sub	sp, fp, #8
   335b4:	pop	{r4, sl, fp, pc}
   335b8:	cmp	r0, #0
   335bc:	bxeq	lr
   335c0:	push	{r4, sl, fp, lr}
   335c4:	add	fp, sp, #8
   335c8:	mov	r4, r0
   335cc:	ldr	r0, [r0, #4]
   335d0:	bl	334e4 <fputs@plt+0x22130>
   335d4:	mov	r0, r4
   335d8:	pop	{r4, sl, fp, lr}
   335dc:	b	14400 <fputs@plt+0x304c>
   335e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   335e4:	add	fp, sp, #24
   335e8:	ldr	r5, [r0, #340]	; 0x154
   335ec:	cmp	r5, #0
   335f0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   335f4:	mov	r8, #0
   335f8:	mov	r4, r0
   335fc:	str	r8, [r0, #340]	; 0x154
   33600:	ldr	r0, [r0, #316]	; 0x13c
   33604:	cmp	r0, #1
   33608:	blt	33654 <fputs@plt+0x222a0>
   3360c:	mov	r9, r1
   33610:	mov	r6, #0
   33614:	ldr	r7, [r5, r6, lsl #2]
   33618:	ldr	r0, [r7, #8]
   3361c:	cmp	r0, #0
   33620:	beq	33638 <fputs@plt+0x22284>
   33624:	ldr	r1, [r0]
   33628:	ldr	r1, [r1, r9]
   3362c:	cmp	r1, #0
   33630:	beq	33638 <fputs@plt+0x22284>
   33634:	blx	r1
   33638:	mov	r0, r7
   3363c:	str	r8, [r7, #20]
   33640:	bl	31e6c <fputs@plt+0x20ab8>
   33644:	ldr	r0, [r4, #316]	; 0x13c
   33648:	add	r6, r6, #1
   3364c:	cmp	r6, r0
   33650:	blt	33614 <fputs@plt+0x22260>
   33654:	mov	r0, r4
   33658:	mov	r1, r5
   3365c:	bl	13ce4 <fputs@plt+0x2930>
   33660:	str	r8, [r4, #316]	; 0x13c
   33664:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   33668:	sub	sp, sp, #8
   3366c:	push	{r4, r5, fp, lr}
   33670:	add	fp, sp, #8
   33674:	sub	sp, sp, #8
   33678:	mov	r5, r0
   3367c:	str	r3, [fp, #12]
   33680:	str	r2, [fp, #8]
   33684:	mov	r4, r1
   33688:	ldr	r0, [r0]
   3368c:	ldr	r1, [r5, #44]	; 0x2c
   33690:	bl	13ce4 <fputs@plt+0x2930>
   33694:	add	r2, fp, #8
   33698:	mov	r1, r4
   3369c:	str	r2, [sp, #4]
   336a0:	ldr	r0, [r5]
   336a4:	bl	26054 <fputs@plt+0x14ca0>
   336a8:	str	r0, [r5, #44]	; 0x2c
   336ac:	sub	sp, fp, #8
   336b0:	pop	{r4, r5, fp, lr}
   336b4:	add	sp, sp, #8
   336b8:	bx	lr
   336bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   336c0:	add	fp, sp, #28
   336c4:	sub	sp, sp, #4
   336c8:	ldr	r6, [r0, #4]
   336cc:	mov	r9, r1
   336d0:	mov	r4, r0
   336d4:	mov	r7, r3
   336d8:	mov	r8, r2
   336dc:	asr	r1, r6, #31
   336e0:	mov	r0, r6
   336e4:	bl	142d0 <fputs@plt+0x2f1c>
   336e8:	cmp	r0, #0
   336ec:	beq	33740 <fputs@plt+0x2238c>
   336f0:	ldr	sl, [fp, #8]
   336f4:	mov	r1, #0
   336f8:	mov	r2, r6
   336fc:	mov	r5, r0
   33700:	bl	11174 <memset@plt>
   33704:	ldr	r6, [r4, #24]
   33708:	movw	r0, #32639	; 0x7f7f
   3370c:	mov	r1, r9
   33710:	mov	r2, r5
   33714:	str	sl, [sp]
   33718:	movt	r0, #8
   3371c:	and	r3, r7, r0
   33720:	mov	r0, r4
   33724:	blx	r6
   33728:	cmp	r0, #0
   3372c:	beq	33748 <fputs@plt+0x22394>
   33730:	mov	r4, r0
   33734:	mov	r0, r5
   33738:	bl	14400 <fputs@plt+0x304c>
   3373c:	b	33750 <fputs@plt+0x2239c>
   33740:	mov	r4, #7
   33744:	b	33750 <fputs@plt+0x2239c>
   33748:	mov	r4, #0
   3374c:	str	r5, [r8]
   33750:	mov	r0, r4
   33754:	sub	sp, fp, #28
   33758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3375c:	push	{r4, r5, r6, sl, fp, lr}
   33760:	add	fp, sp, #16
   33764:	mov	r5, r0
   33768:	ldr	r0, [r1, #8]
   3376c:	cmp	r0, #0
   33770:	popeq	{r4, r5, r6, sl, fp, pc}
   33774:	ldr	r6, [r5]
   33778:	mov	r4, r1
   3377c:	ldr	r1, [r5, #44]	; 0x2c
   33780:	mov	r0, r6
   33784:	bl	13ce4 <fputs@plt+0x2930>
   33788:	ldr	r1, [r4, #8]
   3378c:	mov	r0, r6
   33790:	bl	1b704 <fputs@plt+0xa350>
   33794:	str	r0, [r5, #44]	; 0x2c
   33798:	ldr	r0, [r4, #8]
   3379c:	bl	14400 <fputs@plt+0x304c>
   337a0:	mov	r0, #0
   337a4:	str	r0, [r4, #8]
   337a8:	pop	{r4, r5, r6, sl, fp, pc}
   337ac:	push	{r4, r5, fp, lr}
   337b0:	add	fp, sp, #8
   337b4:	mov	r5, r2
   337b8:	mov	r2, r0
   337bc:	mov	r0, #0
   337c0:	cmp	r2, #0
   337c4:	beq	33824 <fputs@plt+0x22470>
   337c8:	ldrb	r3, [r2, #8]
   337cc:	cmp	r3, #2
   337d0:	bne	33824 <fputs@plt+0x22470>
   337d4:	ldm	r2, {r0, r4}
   337d8:	mov	r2, r5
   337dc:	str	r0, [r4, #4]
   337e0:	ldr	r0, [r4]
   337e4:	bl	2c988 <fputs@plt+0x1b5d4>
   337e8:	cmp	r0, #0
   337ec:	popne	{r4, r5, fp, pc}
   337f0:	cmn	r5, #1
   337f4:	bgt	33808 <fputs@plt+0x22454>
   337f8:	ldrb	r0, [r4, #22]
   337fc:	tst	r0, #8
   33800:	movne	r0, #0
   33804:	strne	r0, [r4, #44]	; 0x2c
   33808:	mov	r0, r4
   3380c:	bl	2e620 <fputs@plt+0x1d26c>
   33810:	ldr	r1, [r4, #12]
   33814:	ldr	r1, [r1, #56]	; 0x38
   33818:	ldr	r1, [r1, #28]
   3381c:	rev	r1, r1
   33820:	str	r1, [r4, #44]	; 0x2c
   33824:	pop	{r4, r5, fp, pc}
   33828:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3382c:	add	fp, sp, #24
   33830:	mov	r6, r0
   33834:	ldr	r0, [r0, #340]	; 0x154
   33838:	cmp	r0, #0
   3383c:	beq	338e0 <fputs@plt+0x2252c>
   33840:	mov	r9, r2
   33844:	mov	r5, r1
   33848:	add	r8, r2, #1
   3384c:	mov	r7, #0
   33850:	b	338d4 <fputs@plt+0x22520>
   33854:	ldr	r0, [r6, #340]	; 0x154
   33858:	ldr	r2, [r0, r7, lsl #2]
   3385c:	mov	r0, #0
   33860:	ldr	r1, [r2, #8]
   33864:	cmp	r1, #0
   33868:	beq	338c8 <fputs@plt+0x22514>
   3386c:	ldr	r3, [r2, #4]
   33870:	ldr	r3, [r3]
   33874:	ldr	r4, [r3]
   33878:	cmp	r4, #2
   3387c:	blt	338c8 <fputs@plt+0x22514>
   33880:	cmp	r5, #2
   33884:	beq	3389c <fputs@plt+0x224e8>
   33888:	cmp	r5, #0
   3388c:	bne	338a4 <fputs@plt+0x224f0>
   33890:	ldr	r3, [r3, #80]	; 0x50
   33894:	str	r8, [r2, #20]
   33898:	b	338a8 <fputs@plt+0x224f4>
   3389c:	ldr	r3, [r3, #88]	; 0x58
   338a0:	b	338a8 <fputs@plt+0x224f4>
   338a4:	ldr	r3, [r3, #84]	; 0x54
   338a8:	cmp	r3, #0
   338ac:	beq	338c8 <fputs@plt+0x22514>
   338b0:	ldr	r2, [r2, #20]
   338b4:	cmp	r2, r9
   338b8:	ble	338c8 <fputs@plt+0x22514>
   338bc:	mov	r0, r1
   338c0:	mov	r1, r9
   338c4:	blx	r3
   338c8:	add	r7, r7, #1
   338cc:	cmp	r0, #0
   338d0:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   338d4:	ldr	r0, [r6, #316]	; 0x13c
   338d8:	cmp	r7, r0
   338dc:	blt	33854 <fputs@plt+0x224a0>
   338e0:	mov	r0, #0
   338e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   338e8:	push	{r4, sl, fp, lr}
   338ec:	add	fp, sp, #8
   338f0:	mov	r4, r0
   338f4:	ldrh	r0, [r0, #8]
   338f8:	movw	r1, #9312	; 0x2460
   338fc:	tst	r0, r1
   33900:	movne	r0, r4
   33904:	blne	33934 <fputs@plt+0x22580>
   33908:	ldr	r0, [r4, #24]
   3390c:	cmp	r0, #0
   33910:	beq	33928 <fputs@plt+0x22574>
   33914:	ldr	r1, [r4, #20]
   33918:	ldr	r0, [r4, #32]
   3391c:	bl	13ce4 <fputs@plt+0x2930>
   33920:	mov	r0, #0
   33924:	str	r0, [r4, #24]
   33928:	mov	r0, #0
   3392c:	str	r0, [r4, #16]
   33930:	pop	{r4, sl, fp, pc}
   33934:	push	{r4, sl, fp, lr}
   33938:	add	fp, sp, #8
   3393c:	mov	r4, r0
   33940:	ldrh	r0, [r0, #8]
   33944:	tst	r0, #8192	; 0x2000
   33948:	beq	3395c <fputs@plt+0x225a8>
   3394c:	ldr	r1, [r4]
   33950:	mov	r0, r4
   33954:	bl	339b0 <fputs@plt+0x225fc>
   33958:	ldrh	r0, [r4, #8]
   3395c:	tst	r0, #1024	; 0x400
   33960:	bne	3398c <fputs@plt+0x225d8>
   33964:	tst	r0, #32
   33968:	bne	3399c <fputs@plt+0x225e8>
   3396c:	tst	r0, #64	; 0x40
   33970:	beq	339a4 <fputs@plt+0x225f0>
   33974:	ldr	r0, [r4]
   33978:	ldr	r1, [r0]
   3397c:	ldr	r2, [r1, #180]	; 0xb4
   33980:	str	r2, [r0, #4]
   33984:	str	r0, [r1, #180]	; 0xb4
   33988:	b	339a4 <fputs@plt+0x225f0>
   3398c:	ldr	r0, [r4, #16]
   33990:	ldr	r1, [r4, #36]	; 0x24
   33994:	blx	r1
   33998:	b	339a4 <fputs@plt+0x225f0>
   3399c:	ldr	r0, [r4]
   339a0:	bl	33a60 <fputs@plt+0x226ac>
   339a4:	mov	r0, #1
   339a8:	strh	r0, [r4, #8]
   339ac:	pop	{r4, sl, fp, pc}
   339b0:	push	{r4, r5, r6, sl, fp, lr}
   339b4:	add	fp, sp, #16
   339b8:	sub	sp, sp, #72	; 0x48
   339bc:	cmp	r1, #0
   339c0:	mov	r4, r0
   339c4:	mov	r0, #0
   339c8:	ldrne	r2, [r1, #16]
   339cc:	cmpne	r2, #0
   339d0:	beq	33a58 <fputs@plt+0x226a4>
   339d4:	add	r0, sp, #40	; 0x28
   339d8:	mov	r6, sp
   339dc:	vmov.i32	q8, #0	; 0x00000000
   339e0:	add	r3, r0, #12
   339e4:	mov	r5, r6
   339e8:	vst1.32	{d16-d17}, [r3]
   339ec:	add	r3, r6, #16
   339f0:	vst1.64	{d16-d17}, [r3]
   339f4:	mov	r3, #36	; 0x24
   339f8:	vst1.64	{d16-d17}, [r5], r3
   339fc:	mov	r3, #0
   33a00:	str	r3, [r5]
   33a04:	str	r3, [sp, #68]	; 0x44
   33a08:	str	r3, [sp, #32]
   33a0c:	mov	r3, #1
   33a10:	strh	r3, [sp, #8]
   33a14:	ldr	r3, [r4, #32]
   33a18:	str	r6, [sp, #40]	; 0x28
   33a1c:	str	r4, [sp, #48]	; 0x30
   33a20:	str	r1, [sp, #44]	; 0x2c
   33a24:	str	r3, [sp, #32]
   33a28:	blx	r2
   33a2c:	ldr	r0, [r4, #24]
   33a30:	cmp	r0, #1
   33a34:	blt	33a44 <fputs@plt+0x22690>
   33a38:	ldr	r1, [r4, #20]
   33a3c:	ldr	r0, [r4, #32]
   33a40:	bl	13ce4 <fputs@plt+0x2930>
   33a44:	ldm	r6!, {r0, r1, r2, r3, r5}
   33a48:	stmia	r4!, {r0, r1, r2, r3, r5}
   33a4c:	ldm	r6, {r0, r1, r2, r3, r5}
   33a50:	stm	r4, {r0, r1, r2, r3, r5}
   33a54:	ldr	r0, [sp, #60]	; 0x3c
   33a58:	sub	sp, fp, #16
   33a5c:	pop	{r4, r5, r6, sl, fp, pc}
   33a60:	push	{r4, r5, fp, lr}
   33a64:	add	fp, sp, #8
   33a68:	ldr	r1, [r0]
   33a6c:	mov	r4, r0
   33a70:	cmp	r1, #0
   33a74:	beq	33a90 <fputs@plt+0x226dc>
   33a78:	ldr	r0, [r4, #4]
   33a7c:	ldr	r5, [r1]
   33a80:	bl	13ce4 <fputs@plt+0x2930>
   33a84:	cmp	r5, #0
   33a88:	mov	r1, r5
   33a8c:	bne	33a78 <fputs@plt+0x226c4>
   33a90:	mov	r0, #0
   33a94:	mov	r1, #65536	; 0x10000
   33a98:	str	r0, [r4]
   33a9c:	str	r0, [r4, #8]
   33aa0:	str	r0, [r4, #12]
   33aa4:	str	r0, [r4, #20]
   33aa8:	str	r1, [r4, #24]
   33aac:	pop	{r4, r5, fp, pc}
   33ab0:	push	{r4, r5, r6, sl, fp, lr}
   33ab4:	add	fp, sp, #16
   33ab8:	mov	r4, r0
   33abc:	ldr	r0, [r0, #24]
   33ac0:	mov	r5, r2
   33ac4:	cmp	r0, r1
   33ac8:	bge	33ba4 <fputs@plt+0x227f0>
   33acc:	mov	r6, r1
   33ad0:	cmp	r1, #32
   33ad4:	movle	r6, #32
   33ad8:	cmp	r5, #0
   33adc:	beq	33b18 <fputs@plt+0x22764>
   33ae0:	cmp	r0, #1
   33ae4:	blt	33b2c <fputs@plt+0x22778>
   33ae8:	ldr	r2, [r4, #16]
   33aec:	ldr	r1, [r4, #20]
   33af0:	cmp	r2, r1
   33af4:	bne	33b24 <fputs@plt+0x22770>
   33af8:	ldr	r0, [r4, #32]
   33afc:	mov	r1, r2
   33b00:	mov	r2, r6
   33b04:	mov	r3, #0
   33b08:	mov	r5, #0
   33b0c:	bl	33c44 <fputs@plt+0x22890>
   33b10:	str	r0, [r4, #16]
   33b14:	b	33b54 <fputs@plt+0x227a0>
   33b18:	cmp	r0, #1
   33b1c:	blt	33b2c <fputs@plt+0x22778>
   33b20:	ldr	r1, [r4, #20]
   33b24:	ldr	r0, [r4, #32]
   33b28:	bl	13ce4 <fputs@plt+0x2930>
   33b2c:	ldr	r0, [r4, #32]
   33b30:	cmp	r0, #0
   33b34:	beq	33b48 <fputs@plt+0x22794>
   33b38:	mov	r2, r6
   33b3c:	mov	r3, #0
   33b40:	bl	238bc <fputs@plt+0x12508>
   33b44:	b	33b54 <fputs@plt+0x227a0>
   33b48:	mov	r0, r6
   33b4c:	mov	r1, #0
   33b50:	bl	142d0 <fputs@plt+0x2f1c>
   33b54:	cmp	r0, #0
   33b58:	str	r0, [r4, #20]
   33b5c:	beq	33c0c <fputs@plt+0x22858>
   33b60:	ldr	r1, [r4, #32]
   33b64:	cmp	r1, #0
   33b68:	beq	33b90 <fputs@plt+0x227dc>
   33b6c:	ldr	r2, [r1, #288]	; 0x120
   33b70:	cmp	r2, r0
   33b74:	bhi	33b90 <fputs@plt+0x227dc>
   33b78:	ldr	r2, [r1, #292]	; 0x124
   33b7c:	cmp	r2, r0
   33b80:	bls	33b90 <fputs@plt+0x227dc>
   33b84:	mov	r0, #260	; 0x104
   33b88:	ldrh	r0, [r1, r0]
   33b8c:	b	33ba0 <fputs@plt+0x227ec>
   33b90:	movw	r1, #16696	; 0x4138
   33b94:	movt	r1, #10
   33b98:	ldr	r1, [r1, #52]	; 0x34
   33b9c:	blx	r1
   33ba0:	str	r0, [r4, #24]
   33ba4:	cmp	r5, #0
   33ba8:	beq	33bc8 <fputs@plt+0x22814>
   33bac:	ldr	r1, [r4, #16]
   33bb0:	cmp	r1, #0
   33bb4:	ldrne	r0, [r4, #20]
   33bb8:	cmpne	r1, r0
   33bbc:	beq	33bc8 <fputs@plt+0x22814>
   33bc0:	ldr	r2, [r4, #12]
   33bc4:	bl	1121c <memcpy@plt>
   33bc8:	ldrh	r0, [r4, #8]
   33bcc:	tst	r0, #1024	; 0x400
   33bd0:	bne	33bdc <fputs@plt+0x22828>
   33bd4:	add	r5, r4, #16
   33bd8:	b	33bf0 <fputs@plt+0x2283c>
   33bdc:	mov	r5, r4
   33be0:	ldr	r0, [r5, #16]!
   33be4:	ldr	r1, [r5, #20]
   33be8:	blx	r1
   33bec:	ldrh	r0, [r5, #-8]
   33bf0:	ldr	r1, [r4, #20]
   33bf4:	str	r1, [r5]
   33bf8:	movw	r1, #58367	; 0xe3ff
   33bfc:	and	r0, r0, r1
   33c00:	strh	r0, [r4, #8]
   33c04:	mov	r0, #0
   33c08:	pop	{r4, r5, r6, sl, fp, pc}
   33c0c:	ldrh	r0, [r4, #8]
   33c10:	movw	r1, #9312	; 0x2460
   33c14:	tst	r0, r1
   33c18:	beq	33c28 <fputs@plt+0x22874>
   33c1c:	mov	r0, r4
   33c20:	bl	33934 <fputs@plt+0x22580>
   33c24:	b	33c30 <fputs@plt+0x2287c>
   33c28:	mov	r0, #1
   33c2c:	strh	r0, [r4, #8]
   33c30:	mov	r0, #0
   33c34:	str	r0, [r4, #24]
   33c38:	str	r0, [r4, #16]
   33c3c:	mov	r0, #7
   33c40:	pop	{r4, r5, r6, sl, fp, pc}
   33c44:	push	{r4, r5, r6, sl, fp, lr}
   33c48:	add	fp, sp, #16
   33c4c:	mov	r4, r1
   33c50:	mov	r5, r0
   33c54:	bl	2387c <fputs@plt+0x124c8>
   33c58:	mov	r6, r0
   33c5c:	cmp	r0, #0
   33c60:	bne	33c70 <fputs@plt+0x228bc>
   33c64:	mov	r0, r5
   33c68:	mov	r1, r4
   33c6c:	bl	13ce4 <fputs@plt+0x2930>
   33c70:	mov	r0, r6
   33c74:	pop	{r4, r5, r6, sl, fp, pc}
   33c78:	push	{r4, sl, fp, lr}
   33c7c:	add	fp, sp, #8
   33c80:	mov	r4, r0
   33c84:	bl	33c98 <fputs@plt+0x228e4>
   33c88:	cmp	r0, #0
   33c8c:	ldrne	r0, [r4, #12]
   33c90:	moveq	r0, #0
   33c94:	pop	{r4, sl, fp, pc}
   33c98:	push	{r4, r5, r6, sl, fp, lr}
   33c9c:	add	fp, sp, #16
   33ca0:	mov	r4, r0
   33ca4:	ldrh	r0, [r0, #8]
   33ca8:	mov	r5, r1
   33cac:	tst	r0, #18
   33cb0:	beq	33d18 <fputs@plt+0x22964>
   33cb4:	tst	r0, #16384	; 0x4000
   33cb8:	orr	r1, r0, #2
   33cbc:	movne	r0, r4
   33cc0:	strh	r1, [r4, #8]
   33cc4:	blne	19ca8 <fputs@plt+0x88f4>
   33cc8:	mov	r6, r4
   33ccc:	and	r1, r5, #247	; 0xf7
   33cd0:	ldrb	r0, [r6, #10]!
   33cd4:	cmp	r1, r0
   33cd8:	ldrbne	r0, [r4, #8]
   33cdc:	tstne	r0, #2
   33ce0:	movne	r0, r4
   33ce4:	blne	33e5c <fputs@plt+0x22aa8>
   33ce8:	tst	r5, #8
   33cec:	ldrbne	r0, [r4, #16]
   33cf0:	tstne	r0, #1
   33cf4:	bne	33d44 <fputs@plt+0x22990>
   33cf8:	ldrh	r0, [r4, #8]
   33cfc:	movw	r1, #514	; 0x202
   33d00:	and	r0, r0, r1
   33d04:	cmp	r0, #2
   33d08:	bne	33d2c <fputs@plt+0x22978>
   33d0c:	mov	r0, r4
   33d10:	bl	34448 <fputs@plt+0x23094>
   33d14:	b	33d2c <fputs@plt+0x22978>
   33d18:	mov	r0, r4
   33d1c:	mov	r1, r5
   33d20:	mov	r2, #0
   33d24:	bl	33d60 <fputs@plt+0x229ac>
   33d28:	add	r6, r4, #10
   33d2c:	ldrb	r1, [r6]
   33d30:	and	r2, r5, #247	; 0xf7
   33d34:	mov	r0, #0
   33d38:	cmp	r1, r2
   33d3c:	ldreq	r0, [r4, #16]
   33d40:	pop	{r4, r5, r6, sl, fp, pc}
   33d44:	mov	r0, r4
   33d48:	bl	1a04c <fputs@plt+0x8c98>
   33d4c:	mov	r1, r0
   33d50:	mov	r0, #0
   33d54:	cmp	r1, #0
   33d58:	popne	{r4, r5, r6, sl, fp, pc}
   33d5c:	b	33cf8 <fputs@plt+0x22944>
   33d60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33d64:	add	fp, sp, #24
   33d68:	sub	sp, sp, #8
   33d6c:	mov	r5, r0
   33d70:	ldrh	r6, [r0, #8]
   33d74:	ldr	r0, [r0, #24]
   33d78:	mov	r8, r2
   33d7c:	mov	r4, r1
   33d80:	cmp	r0, #32
   33d84:	bge	33db0 <fputs@plt+0x229fc>
   33d88:	mov	r0, r5
   33d8c:	mov	r1, #32
   33d90:	mov	r2, #0
   33d94:	bl	33ab0 <fputs@plt+0x226fc>
   33d98:	mov	r7, #7
   33d9c:	cmp	r0, #0
   33da0:	bne	33e50 <fputs@plt+0x22a9c>
   33da4:	mov	r7, r5
   33da8:	ldr	r1, [r7, #16]!
   33dac:	b	33dc4 <fputs@plt+0x22a10>
   33db0:	and	r0, r6, #13
   33db4:	add	r7, r5, #16
   33db8:	strh	r0, [r5, #8]
   33dbc:	ldr	r1, [r5, #20]
   33dc0:	str	r1, [r5, #16]
   33dc4:	tst	r6, #4
   33dc8:	bne	33de0 <fputs@plt+0x22a2c>
   33dcc:	vldr	d16, [r5]
   33dd0:	movw	r2, #64839	; 0xfd47
   33dd4:	movt	r2, #8
   33dd8:	vstr	d16, [sp]
   33ddc:	b	33df0 <fputs@plt+0x22a3c>
   33de0:	ldm	r5, {r0, r3}
   33de4:	movw	r2, #3682	; 0xe62
   33de8:	movt	r2, #9
   33dec:	stm	sp, {r0, r3}
   33df0:	mov	r0, #32
   33df4:	bl	15d40 <fputs@plt+0x498c>
   33df8:	ldr	r0, [r7]
   33dfc:	mov	r7, #0
   33e00:	mov	r1, #0
   33e04:	cmp	r0, #0
   33e08:	beq	33e14 <fputs@plt+0x22a60>
   33e0c:	bl	111f8 <strlen@plt>
   33e10:	bic	r1, r0, #-1073741824	; 0xc0000000
   33e14:	mov	r0, #1
   33e18:	cmp	r8, #0
   33e1c:	strb	r0, [r5, #10]
   33e20:	str	r1, [r5, #12]
   33e24:	movw	r1, #514	; 0x202
   33e28:	ldrh	r0, [r5, #8]
   33e2c:	orr	r0, r0, r1
   33e30:	movw	r1, #65523	; 0xfff3
   33e34:	andne	r0, r0, r1
   33e38:	cmp	r4, #1
   33e3c:	strh	r0, [r5, #8]
   33e40:	beq	33e50 <fputs@plt+0x22a9c>
   33e44:	mov	r0, r5
   33e48:	mov	r1, r4
   33e4c:	bl	33e5c <fputs@plt+0x22aa8>
   33e50:	mov	r0, r7
   33e54:	sub	sp, fp, #24
   33e58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   33e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33e60:	add	fp, sp, #28
   33e64:	sub	sp, sp, #4
   33e68:	mov	r4, r0
   33e6c:	cmp	r1, #1
   33e70:	mov	r8, r1
   33e74:	ldrbne	r0, [r4, #10]
   33e78:	cmpne	r0, #1
   33e7c:	bne	33ea0 <fputs@plt+0x22aec>
   33e80:	ldr	r5, [r4, #12]
   33e84:	cmp	r8, #1
   33e88:	bne	33ef4 <fputs@plt+0x22b40>
   33e8c:	bic	r5, r5, #1
   33e90:	mov	r0, #1
   33e94:	str	r5, [r4, #12]
   33e98:	orr	r2, r0, r5, lsl #1
   33e9c:	b	33efc <fputs@plt+0x22b48>
   33ea0:	mov	r0, r4
   33ea4:	bl	1a04c <fputs@plt+0x8c98>
   33ea8:	mov	r1, r0
   33eac:	mov	r0, #7
   33eb0:	cmp	r1, #0
   33eb4:	bne	34440 <fputs@plt+0x2308c>
   33eb8:	ldr	r0, [r4, #12]
   33ebc:	bic	r1, r0, #1
   33ec0:	cmp	r1, #1
   33ec4:	blt	33eec <fputs@plt+0x22b38>
   33ec8:	ldr	r0, [r4, #16]
   33ecc:	add	r1, r0, r1
   33ed0:	ldrb	r2, [r0]
   33ed4:	ldrb	r3, [r0, #1]
   33ed8:	strb	r3, [r0]
   33edc:	strb	r2, [r0, #1]
   33ee0:	add	r0, r0, #2
   33ee4:	cmp	r0, r1
   33ee8:	bcc	33ed0 <fputs@plt+0x22b1c>
   33eec:	strb	r8, [r4, #10]
   33ef0:	b	3443c <fputs@plt+0x23088>
   33ef4:	mov	r0, #2
   33ef8:	add	r2, r0, r5, lsl #1
   33efc:	ldr	r0, [r4, #32]
   33f00:	ldr	r7, [r4, #16]
   33f04:	cmp	r0, #0
   33f08:	beq	33f18 <fputs@plt+0x22b64>
   33f0c:	asr	r3, r2, #31
   33f10:	bl	238bc <fputs@plt+0x12508>
   33f14:	b	33f24 <fputs@plt+0x22b70>
   33f18:	asr	r1, r2, #31
   33f1c:	mov	r0, r2
   33f20:	bl	142d0 <fputs@plt+0x2f1c>
   33f24:	mov	r9, r0
   33f28:	cmp	r0, #0
   33f2c:	beq	34068 <fputs@plt+0x22cb4>
   33f30:	ldrb	r1, [r4, #10]
   33f34:	add	r0, r7, r5
   33f38:	cmp	r1, #1
   33f3c:	beq	34070 <fputs@plt+0x22cbc>
   33f40:	cmp	r1, #2
   33f44:	bne	34178 <fputs@plt+0x22dc4>
   33f48:	cmp	r5, #1
   33f4c:	mov	r6, r9
   33f50:	blt	34294 <fputs@plt+0x22ee0>
   33f54:	mov	ip, #0
   33f58:	mov	r2, #2
   33f5c:	mov	r6, r9
   33f60:	ldrb	r1, [r7]
   33f64:	ldrb	lr, [r7, #1]
   33f68:	add	sl, r7, #2
   33f6c:	cmp	sl, r0
   33f70:	orr	r5, r1, lr, lsl #8
   33f74:	bcs	33fb4 <fputs@plt+0x22c00>
   33f78:	and	r3, lr, #248	; 0xf8
   33f7c:	cmp	r3, #216	; 0xd8
   33f80:	bne	33fb4 <fputs@plt+0x22c00>
   33f84:	mov	r3, #983040	; 0xf0000
   33f88:	and	r1, r1, #63	; 0x3f
   33f8c:	and	r3, r3, r5, lsl #10
   33f90:	ldrb	r5, [r7, #3]
   33f94:	add	r3, r3, #65536	; 0x10000
   33f98:	orr	r1, r3, r1, lsl #10
   33f9c:	ldrb	r3, [r7, #2]
   33fa0:	add	r7, r7, #4
   33fa4:	orr	r1, r1, r3
   33fa8:	and	r3, r5, #3
   33fac:	orr	r5, r1, r3, lsl #8
   33fb0:	b	33fb8 <fputs@plt+0x22c04>
   33fb4:	mov	r7, sl
   33fb8:	cmp	r5, #127	; 0x7f
   33fbc:	bhi	33fc8 <fputs@plt+0x22c14>
   33fc0:	strb	r5, [r6], #1
   33fc4:	b	3405c <fputs@plt+0x22ca8>
   33fc8:	cmp	ip, r5, lsr #11
   33fcc:	bne	33ff0 <fputs@plt+0x22c3c>
   33fd0:	lsr	r1, r5, #6
   33fd4:	mov	r3, #6
   33fd8:	bfi	r5, r2, #6, #26
   33fdc:	bfi	r1, r3, #5, #27
   33fe0:	strb	r5, [r6, #1]
   33fe4:	strb	r1, [r6]
   33fe8:	add	r6, r6, #2
   33fec:	b	3405c <fputs@plt+0x22ca8>
   33ff0:	cmp	ip, r5, lsr #16
   33ff4:	bne	34028 <fputs@plt+0x22c74>
   33ff8:	mov	r1, r5
   33ffc:	mov	r3, #14
   34000:	bfi	r1, r2, #6, #26
   34004:	strb	r1, [r6, #2]
   34008:	lsr	r1, r5, #6
   3400c:	bfi	r1, r2, #6, #26
   34010:	strb	r1, [r6, #1]
   34014:	lsr	r1, r5, #12
   34018:	bfi	r1, r3, #4, #28
   3401c:	strb	r1, [r6]
   34020:	add	r6, r6, #3
   34024:	b	3405c <fputs@plt+0x22ca8>
   34028:	mov	r1, #240	; 0xf0
   3402c:	orr	r1, r1, r5, lsr #18
   34030:	strb	r1, [r6]
   34034:	mov	r1, r5
   34038:	bfi	r1, r2, #6, #26
   3403c:	strb	r1, [r6, #3]
   34040:	lsr	r1, r5, #12
   34044:	bfi	r1, r2, #6, #26
   34048:	strb	r1, [r6, #1]
   3404c:	lsr	r1, r5, #6
   34050:	bfi	r1, r2, #6, #26
   34054:	strb	r1, [r6, #2]
   34058:	add	r6, r6, #4
   3405c:	cmp	r7, r0
   34060:	bcc	33f60 <fputs@plt+0x22bac>
   34064:	b	34294 <fputs@plt+0x22ee0>
   34068:	mov	r0, #7
   3406c:	b	34440 <fputs@plt+0x2308c>
   34070:	cmp	r8, #2
   34074:	bne	342a0 <fputs@plt+0x22eec>
   34078:	cmp	r5, #1
   3407c:	mov	r6, r9
   34080:	blt	34398 <fputs@plt+0x22fe4>
   34084:	movw	sl, #50536	; 0xc568
   34088:	movw	ip, #65534	; 0xfffe
   3408c:	mov	r3, #0
   34090:	mov	r6, r9
   34094:	movt	sl, #8
   34098:	b	340e4 <fputs@plt+0x22d30>
   3409c:	lsr	r1, r5, #8
   340a0:	mov	r2, #55	; 0x37
   340a4:	strb	r5, [r6, #2]
   340a8:	mov	r3, #54	; 0x36
   340ac:	bfi	r1, r2, #2, #30
   340b0:	strb	r1, [r6, #3]
   340b4:	sub	r1, r5, #65536	; 0x10000
   340b8:	lsr	r2, r1, #18
   340bc:	bfi	r2, r3, #2, #30
   340c0:	mov	r3, #0
   340c4:	strb	r2, [r6, #1]
   340c8:	mov	r2, #192	; 0xc0
   340cc:	and	r1, r2, r1, lsr #10
   340d0:	ubfx	r2, r5, #10, #6
   340d4:	orr	r1, r1, r2
   340d8:	strb	r1, [r6]
   340dc:	add	r6, r6, #4
   340e0:	b	3416c <fputs@plt+0x22db8>
   340e4:	ldrb	lr, [r7], #1
   340e8:	cmp	lr, #192	; 0xc0
   340ec:	bcc	3415c <fputs@plt+0x22da8>
   340f0:	add	r1, sl, lr
   340f4:	cmp	r7, r0
   340f8:	ldrb	r5, [r1, #-192]	; 0xffffff40
   340fc:	beq	34124 <fputs@plt+0x22d70>
   34100:	ldrb	r1, [r7]
   34104:	and	r2, r1, #192	; 0xc0
   34108:	cmp	r2, #128	; 0x80
   3410c:	bne	34128 <fputs@plt+0x22d74>
   34110:	and	r1, r1, #63	; 0x3f
   34114:	add	r7, r7, #1
   34118:	orr	r5, r1, r5, lsl #6
   3411c:	cmp	r0, r7
   34120:	bne	34100 <fputs@plt+0x22d4c>
   34124:	mov	r7, r0
   34128:	bic	r1, r5, #1
   3412c:	movw	lr, #65533	; 0xfffd
   34130:	cmp	r1, ip
   34134:	beq	3415c <fputs@plt+0x22da8>
   34138:	cmp	r5, #128	; 0x80
   3413c:	bcc	3415c <fputs@plt+0x22da8>
   34140:	mov	r1, r5
   34144:	bfc	r1, #0, #11
   34148:	cmp	r1, #55296	; 0xd800
   3414c:	beq	3415c <fputs@plt+0x22da8>
   34150:	cmp	r3, r5, lsr #16
   34154:	bne	3409c <fputs@plt+0x22ce8>
   34158:	mov	lr, r5
   3415c:	lsr	r1, lr, #8
   34160:	strb	lr, [r6]
   34164:	strb	r1, [r6, #1]
   34168:	add	r6, r6, #2
   3416c:	cmp	r7, r0
   34170:	bcc	340e4 <fputs@plt+0x22d30>
   34174:	b	34398 <fputs@plt+0x22fe4>
   34178:	cmp	r5, #1
   3417c:	mov	r6, r9
   34180:	blt	34294 <fputs@plt+0x22ee0>
   34184:	mov	ip, #0
   34188:	mov	r2, #2
   3418c:	mov	r6, r9
   34190:	ldrb	lr, [r7]
   34194:	ldrb	r1, [r7, #1]
   34198:	add	sl, r7, #2
   3419c:	cmp	sl, r0
   341a0:	orr	r5, r1, lr, lsl #8
   341a4:	bcs	341e4 <fputs@plt+0x22e30>
   341a8:	and	r3, lr, #248	; 0xf8
   341ac:	cmp	r3, #216	; 0xd8
   341b0:	bne	341e4 <fputs@plt+0x22e30>
   341b4:	mov	r3, #983040	; 0xf0000
   341b8:	and	r1, r1, #63	; 0x3f
   341bc:	and	r3, r3, r5, lsl #10
   341c0:	ldrb	r5, [r7, #3]
   341c4:	add	r3, r3, #65536	; 0x10000
   341c8:	orr	r1, r3, r1, lsl #10
   341cc:	ldrb	r3, [r7, #2]
   341d0:	add	r7, r7, #4
   341d4:	orr	r1, r1, r5
   341d8:	and	r3, r3, #3
   341dc:	orr	r5, r1, r3, lsl #8
   341e0:	b	341e8 <fputs@plt+0x22e34>
   341e4:	mov	r7, sl
   341e8:	cmp	r5, #127	; 0x7f
   341ec:	bhi	341f8 <fputs@plt+0x22e44>
   341f0:	strb	r5, [r6], #1
   341f4:	b	3428c <fputs@plt+0x22ed8>
   341f8:	cmp	ip, r5, lsr #11
   341fc:	bne	34220 <fputs@plt+0x22e6c>
   34200:	lsr	r1, r5, #6
   34204:	mov	r3, #6
   34208:	bfi	r5, r2, #6, #26
   3420c:	bfi	r1, r3, #5, #27
   34210:	strb	r5, [r6, #1]
   34214:	strb	r1, [r6]
   34218:	add	r6, r6, #2
   3421c:	b	3428c <fputs@plt+0x22ed8>
   34220:	cmp	ip, r5, lsr #16
   34224:	bne	34258 <fputs@plt+0x22ea4>
   34228:	mov	r1, r5
   3422c:	mov	r3, #14
   34230:	bfi	r1, r2, #6, #26
   34234:	strb	r1, [r6, #2]
   34238:	lsr	r1, r5, #6
   3423c:	bfi	r1, r2, #6, #26
   34240:	strb	r1, [r6, #1]
   34244:	lsr	r1, r5, #12
   34248:	bfi	r1, r3, #4, #28
   3424c:	strb	r1, [r6]
   34250:	add	r6, r6, #3
   34254:	b	3428c <fputs@plt+0x22ed8>
   34258:	mov	r1, #240	; 0xf0
   3425c:	orr	r1, r1, r5, lsr #18
   34260:	strb	r1, [r6]
   34264:	mov	r1, r5
   34268:	bfi	r1, r2, #6, #26
   3426c:	strb	r1, [r6, #3]
   34270:	lsr	r1, r5, #12
   34274:	bfi	r1, r2, #6, #26
   34278:	strb	r1, [r6, #1]
   3427c:	lsr	r1, r5, #6
   34280:	bfi	r1, r2, #6, #26
   34284:	strb	r1, [r6, #2]
   34288:	add	r6, r6, #4
   3428c:	cmp	r7, r0
   34290:	bcc	34190 <fputs@plt+0x22ddc>
   34294:	sub	r0, r6, r9
   34298:	str	r0, [r4, #12]
   3429c:	b	343a8 <fputs@plt+0x22ff4>
   342a0:	cmp	r5, #1
   342a4:	mov	r6, r9
   342a8:	blt	34398 <fputs@plt+0x22fe4>
   342ac:	movw	sl, #50536	; 0xc568
   342b0:	movw	r3, #65534	; 0xfffe
   342b4:	mov	ip, #0
   342b8:	mov	r6, r9
   342bc:	movt	sl, #8
   342c0:	ldrb	r2, [r7], #1
   342c4:	cmp	r2, #192	; 0xc0
   342c8:	bcc	34378 <fputs@plt+0x22fc4>
   342cc:	add	r1, sl, r2
   342d0:	cmp	r7, r0
   342d4:	ldrb	r2, [r1, #-192]	; 0xffffff40
   342d8:	beq	34300 <fputs@plt+0x22f4c>
   342dc:	ldrb	r1, [r7]
   342e0:	and	r5, r1, #192	; 0xc0
   342e4:	cmp	r5, #128	; 0x80
   342e8:	bne	34304 <fputs@plt+0x22f50>
   342ec:	and	r1, r1, #63	; 0x3f
   342f0:	add	r7, r7, #1
   342f4:	orr	r2, r1, r2, lsl #6
   342f8:	cmp	r0, r7
   342fc:	bne	342dc <fputs@plt+0x22f28>
   34300:	mov	r7, r0
   34304:	bic	r1, r2, #1
   34308:	cmp	r1, r3
   3430c:	beq	34374 <fputs@plt+0x22fc0>
   34310:	cmp	r2, #128	; 0x80
   34314:	bcc	34374 <fputs@plt+0x22fc0>
   34318:	mov	r1, r2
   3431c:	bfc	r1, #0, #11
   34320:	cmp	r1, #55296	; 0xd800
   34324:	beq	34374 <fputs@plt+0x22fc0>
   34328:	cmp	ip, r2, lsr #16
   3432c:	beq	34378 <fputs@plt+0x22fc4>
   34330:	lsr	r1, r2, #8
   34334:	mov	r5, #55	; 0x37
   34338:	bfi	r1, r5, #2, #30
   3433c:	mov	r5, #192	; 0xc0
   34340:	strb	r1, [r6, #2]
   34344:	sub	r1, r2, #65536	; 0x10000
   34348:	ubfx	lr, r2, #10, #6
   3434c:	and	r5, r5, r1, lsr #10
   34350:	lsr	r1, r1, #18
   34354:	orr	r5, r5, lr
   34358:	strb	r5, [r6, #1]
   3435c:	mov	r5, #54	; 0x36
   34360:	bfi	r1, r5, #2, #30
   34364:	mov	r5, #4
   34368:	strb	r1, [r6]
   3436c:	add	r1, r6, #3
   34370:	b	34388 <fputs@plt+0x22fd4>
   34374:	movw	r2, #65533	; 0xfffd
   34378:	lsr	r5, r2, #8
   3437c:	mov	r1, r6
   34380:	strb	r5, [r1], #1
   34384:	mov	r5, #2
   34388:	add	r6, r6, r5
   3438c:	cmp	r7, r0
   34390:	strb	r2, [r1]
   34394:	bcc	342c0 <fputs@plt+0x22f0c>
   34398:	sub	r0, r6, r9
   3439c:	str	r0, [r4, #12]
   343a0:	mov	r0, #0
   343a4:	strb	r0, [r6], #1
   343a8:	mov	r0, #0
   343ac:	strb	r0, [r6]
   343b0:	movw	r0, #9312	; 0x2460
   343b4:	ldrh	r5, [r4, #8]
   343b8:	tst	r5, r0
   343bc:	bne	343cc <fputs@plt+0x23018>
   343c0:	ldr	r0, [r4, #24]
   343c4:	cmp	r0, #0
   343c8:	beq	343d4 <fputs@plt+0x23020>
   343cc:	mov	r0, r4
   343d0:	bl	338e8 <fputs@plt+0x22534>
   343d4:	movw	r0, #32797	; 0x801d
   343d8:	movw	r1, #514	; 0x202
   343dc:	strb	r8, [r4, #10]
   343e0:	str	r9, [r4, #16]
   343e4:	str	r9, [r4, #20]
   343e8:	and	r0, r5, r0
   343ec:	orr	r0, r0, r1
   343f0:	strh	r0, [r4, #8]
   343f4:	ldr	r0, [r4, #32]
   343f8:	cmp	r0, #0
   343fc:	beq	34424 <fputs@plt+0x23070>
   34400:	ldr	r1, [r0, #288]	; 0x120
   34404:	cmp	r1, r9
   34408:	bhi	34424 <fputs@plt+0x23070>
   3440c:	ldr	r1, [r0, #292]	; 0x124
   34410:	cmp	r1, r9
   34414:	bls	34424 <fputs@plt+0x23070>
   34418:	mov	r1, #260	; 0x104
   3441c:	ldrh	r0, [r0, r1]
   34420:	b	34438 <fputs@plt+0x23084>
   34424:	movw	r0, #16696	; 0x4138
   34428:	movt	r0, #10
   3442c:	ldr	r1, [r0, #52]	; 0x34
   34430:	mov	r0, r9
   34434:	blx	r1
   34438:	str	r0, [r4, #24]
   3443c:	mov	r0, #0
   34440:	sub	sp, fp, #28
   34444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34448:	push	{r4, sl, fp, lr}
   3444c:	add	fp, sp, #8
   34450:	mov	r4, r0
   34454:	ldr	r0, [r0, #12]
   34458:	mov	r2, #1
   3445c:	add	r1, r0, #2
   34460:	mov	r0, r4
   34464:	bl	33ab0 <fputs@plt+0x226fc>
   34468:	mov	r1, r0
   3446c:	mov	r0, #7
   34470:	cmp	r1, #0
   34474:	popne	{r4, sl, fp, pc}
   34478:	ldr	r1, [r4, #12]
   3447c:	ldr	r2, [r4, #16]
   34480:	mov	r0, #0
   34484:	strb	r0, [r2, r1]
   34488:	ldr	r1, [r4, #12]
   3448c:	ldr	r2, [r4, #16]
   34490:	add	r1, r2, r1
   34494:	strb	r0, [r1, #1]
   34498:	ldrh	r1, [r4, #8]
   3449c:	orr	r1, r1, #512	; 0x200
   344a0:	strh	r1, [r4, #8]
   344a4:	pop	{r4, sl, fp, pc}
   344a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   344ac:	add	fp, sp, #28
   344b0:	sub	sp, sp, #4
   344b4:	vpush	{d8}
   344b8:	sub	sp, sp, #24
   344bc:	mov	r7, #0
   344c0:	cmp	r3, #1
   344c4:	str	r7, [r1]
   344c8:	str	r7, [r1, #4]
   344cc:	bne	344e4 <fputs@plt+0x23130>
   344d0:	add	sl, r0, r2
   344d4:	mov	r8, #1
   344d8:	mov	r4, r0
   344dc:	mov	r6, #1
   344e0:	b	34528 <fputs@plt+0x23174>
   344e4:	rsb	r5, r3, #3
   344e8:	mov	r6, #1
   344ec:	b	34500 <fputs@plt+0x2314c>
   344f0:	ldrb	r7, [r0, r5]
   344f4:	cmp	r7, #0
   344f8:	bne	3450c <fputs@plt+0x23158>
   344fc:	add	r5, r5, #2
   34500:	cmp	r5, r2
   34504:	blt	344f0 <fputs@plt+0x2313c>
   34508:	b	34510 <fputs@plt+0x2315c>
   3450c:	mov	r6, #0
   34510:	and	r2, r3, #1
   34514:	mov	r8, #2
   34518:	add	r4, r0, r2
   3451c:	add	r0, r0, r5
   34520:	add	r0, r0, r3
   34524:	sub	sl, r0, #3
   34528:	cmp	r4, sl
   3452c:	bcs	34554 <fputs@plt+0x231a0>
   34530:	movw	r9, #49548	; 0xc18c
   34534:	movt	r9, #8
   34538:	ldrb	r0, [r4]
   3453c:	ldrb	r2, [r9, r0]
   34540:	tst	r2, #1
   34544:	beq	3455c <fputs@plt+0x231a8>
   34548:	add	r4, r4, r8
   3454c:	cmp	r4, sl
   34550:	bcc	34538 <fputs@plt+0x23184>
   34554:	mov	r6, #0
   34558:	b	349ec <fputs@plt+0x23638>
   3455c:	cmp	r0, #43	; 0x2b
   34560:	str	r6, [sp, #12]
   34564:	beq	3457c <fputs@plt+0x231c8>
   34568:	cmp	r0, #45	; 0x2d
   3456c:	bne	34580 <fputs@plt+0x231cc>
   34570:	add	r4, r4, r8
   34574:	mvn	r0, #0
   34578:	b	34584 <fputs@plt+0x231d0>
   3457c:	add	r4, r4, r8
   34580:	mov	r0, #1
   34584:	mov	r6, #0
   34588:	mov	r5, #0
   3458c:	str	r0, [sp, #16]
   34590:	str	r1, [sp, #20]
   34594:	b	345ac <fputs@plt+0x231f8>
   34598:	ldrb	r0, [r4]
   3459c:	cmp	r0, #48	; 0x30
   345a0:	bne	345b4 <fputs@plt+0x23200>
   345a4:	add	r4, r4, r8
   345a8:	add	r5, r5, #1
   345ac:	cmp	r4, sl
   345b0:	bcc	34598 <fputs@plt+0x231e4>
   345b4:	cmp	r4, sl
   345b8:	bcs	3461c <fputs@plt+0x23268>
   345bc:	movw	ip, #52428	; 0xcccc
   345c0:	movw	r3, #52427	; 0xcccb
   345c4:	mov	r6, #0
   345c8:	mov	lr, #10
   345cc:	mov	r7, #0
   345d0:	movt	ip, #3276	; 0xccc
   345d4:	movt	r3, #52428	; 0xcccc
   345d8:	subs	r2, r6, r3
   345dc:	sbcs	r2, r7, ip
   345e0:	bge	34620 <fputs@plt+0x2326c>
   345e4:	ldrb	r2, [r4]
   345e8:	sub	r2, r2, #48	; 0x30
   345ec:	cmp	r2, #9
   345f0:	bhi	34620 <fputs@plt+0x2326c>
   345f4:	umull	r6, r0, r6, lr
   345f8:	add	r7, r7, r7, lsl #2
   345fc:	add	r4, r4, r8
   34600:	add	r5, r5, #1
   34604:	add	r0, r0, r7, lsl #1
   34608:	adds	r6, r6, r2
   3460c:	adc	r7, r0, r2, asr #31
   34610:	cmp	r4, sl
   34614:	bcc	345d8 <fputs@plt+0x23224>
   34618:	b	34620 <fputs@plt+0x2326c>
   3461c:	mov	r7, #0
   34620:	mov	lr, #1
   34624:	mov	r2, #0
   34628:	cmp	r4, sl
   3462c:	bcs	34658 <fputs@plt+0x232a4>
   34630:	mov	r2, #0
   34634:	ldrb	r0, [r4]
   34638:	sub	r3, r0, #48	; 0x30
   3463c:	cmp	r3, #9
   34640:	bhi	34714 <fputs@plt+0x23360>
   34644:	add	r4, r4, r8
   34648:	add	r2, r2, #1
   3464c:	cmp	r4, sl
   34650:	bcc	34634 <fputs@plt+0x23280>
   34654:	add	r5, r5, r2
   34658:	mov	ip, #0
   3465c:	mov	r1, #1
   34660:	mla	r3, ip, lr, r2
   34664:	cmp	r3, #0
   34668:	mov	r9, r3
   3466c:	rsbmi	r9, r3, #0
   34670:	orrs	r0, r6, r7
   34674:	beq	346ec <fputs@plt+0x23338>
   34678:	cmp	r3, #0
   3467c:	str	r1, [sp, #8]
   34680:	str	r3, [sp, #4]
   34684:	blt	347fc <fputs@plt+0x23448>
   34688:	movw	ip, #52427	; 0xcccb
   3468c:	movw	lr, #52428	; 0xcccc
   34690:	movt	ip, #52428	; 0xcccc
   34694:	movt	lr, #3276	; 0xccc
   34698:	add	r0, ip, #1
   3469c:	subs	r0, r6, r0
   346a0:	sbcs	r0, r7, lr
   346a4:	bge	3486c <fputs@plt+0x234b8>
   346a8:	cmp	r9, #1
   346ac:	blt	3486c <fputs@plt+0x234b8>
   346b0:	mov	r8, #10
   346b4:	mov	r2, r3
   346b8:	adds	r1, ip, #1
   346bc:	umull	r6, r3, r6, r8
   346c0:	add	r7, r7, r7, lsl #2
   346c4:	add	r7, r3, r7, lsl #1
   346c8:	adc	r0, lr, #0
   346cc:	subs	r1, r6, r1
   346d0:	sub	r3, r2, #1
   346d4:	sbcs	r0, r7, r0
   346d8:	bge	3486c <fputs@plt+0x234b8>
   346dc:	cmp	r2, #1
   346e0:	mov	r2, r3
   346e4:	bgt	346b8 <fputs@plt+0x23304>
   346e8:	b	3486c <fputs@plt+0x234b8>
   346ec:	add	r0, pc, #1012	; 0x3f4
   346f0:	cmp	r5, #0
   346f4:	ldr	r6, [sp, #12]
   346f8:	vmov.i32	d17, #0	; 0x00000000
   346fc:	addne	r0, r0, #8
   34700:	vldr	d16, [r0]
   34704:	ldr	r0, [sp, #16]
   34708:	cmp	r0, #0
   3470c:	vselge.f64	d16, d17, d16
   34710:	b	349c8 <fputs@plt+0x23614>
   34714:	add	r5, r5, r2
   34718:	cmp	r0, #46	; 0x2e
   3471c:	bne	347ac <fputs@plt+0x233f8>
   34720:	add	r4, r4, r8
   34724:	cmp	r4, sl
   34728:	bcs	34784 <fputs@plt+0x233d0>
   3472c:	movw	lr, #52428	; 0xcccc
   34730:	movw	r3, #52427	; 0xcccb
   34734:	mov	r1, #10
   34738:	movt	lr, #3276	; 0xccc
   3473c:	movt	r3, #52428	; 0xcccc
   34740:	subs	r0, r6, r3
   34744:	sbcs	r0, r7, lr
   34748:	bge	34784 <fputs@plt+0x233d0>
   3474c:	ldrb	r0, [r4]
   34750:	sub	r0, r0, #48	; 0x30
   34754:	cmp	r0, #9
   34758:	bhi	34784 <fputs@plt+0x233d0>
   3475c:	umull	r6, ip, r6, r1
   34760:	add	r7, r7, r7, lsl #2
   34764:	add	r4, r4, r8
   34768:	sub	r2, r2, #1
   3476c:	add	r5, r5, #1
   34770:	add	r7, ip, r7, lsl #1
   34774:	adds	r6, r6, r0
   34778:	adc	r7, r7, r0, asr #31
   3477c:	cmp	r4, sl
   34780:	bcc	34740 <fputs@plt+0x2338c>
   34784:	mov	lr, #1
   34788:	b	347a4 <fputs@plt+0x233f0>
   3478c:	ldrb	r0, [r4]
   34790:	sub	r0, r0, #48	; 0x30
   34794:	cmp	r0, #9
   34798:	bhi	347ac <fputs@plt+0x233f8>
   3479c:	add	r4, r4, r8
   347a0:	add	r5, r5, #1
   347a4:	cmp	r4, sl
   347a8:	bcc	3478c <fputs@plt+0x233d8>
   347ac:	mov	ip, #0
   347b0:	cmp	r4, sl
   347b4:	bcs	3465c <fputs@plt+0x232a8>
   347b8:	ldrb	r0, [r4]
   347bc:	orr	r0, r0, #32
   347c0:	cmp	r0, #101	; 0x65
   347c4:	bne	34a00 <fputs@plt+0x2364c>
   347c8:	add	r4, r4, r8
   347cc:	mov	ip, #0
   347d0:	mov	lr, #1
   347d4:	cmp	r4, sl
   347d8:	bcs	34aa8 <fputs@plt+0x236f4>
   347dc:	ldrb	r0, [r4]
   347e0:	mov	lr, #1
   347e4:	cmp	r0, #43	; 0x2b
   347e8:	beq	34a3c <fputs@plt+0x23688>
   347ec:	cmp	r0, #45	; 0x2d
   347f0:	addeq	r4, r4, r8
   347f4:	mvneq	lr, #0
   347f8:	b	34a40 <fputs@plt+0x2368c>
   347fc:	rsb	r8, r3, #0
   34800:	mov	r0, r6
   34804:	mov	r1, r7
   34808:	mov	r2, #10
   3480c:	mov	r3, #0
   34810:	bl	8905c <fputs@plt+0x77ca8>
   34814:	orrs	r0, r2, r3
   34818:	bne	34868 <fputs@plt+0x234b4>
   3481c:	cmp	r9, #1
   34820:	blt	34868 <fputs@plt+0x234b4>
   34824:	mov	r0, r6
   34828:	mov	r1, r7
   3482c:	mov	r2, #10
   34830:	mov	r3, #0
   34834:	bl	8905c <fputs@plt+0x77ca8>
   34838:	mov	r2, #10
   3483c:	mov	r3, #0
   34840:	mov	r6, r0
   34844:	mov	r7, r1
   34848:	bl	8905c <fputs@plt+0x77ca8>
   3484c:	orrs	r0, r2, r3
   34850:	sub	r3, r8, #1
   34854:	bne	3486c <fputs@plt+0x234b8>
   34858:	cmp	r8, #1
   3485c:	mov	r8, r3
   34860:	bgt	34824 <fputs@plt+0x23470>
   34864:	b	3486c <fputs@plt+0x234b8>
   34868:	mov	r3, r8
   3486c:	ldr	r2, [sp, #16]
   34870:	rsbs	r0, r6, #0
   34874:	rsc	r1, r7, #0
   34878:	cmp	r2, #0
   3487c:	movge	r0, r6
   34880:	movge	r1, r7
   34884:	cmp	r3, #0
   34888:	beq	3490c <fputs@plt+0x23558>
   3488c:	sub	r2, r3, #308	; 0x134
   34890:	cmp	r2, #33	; 0x21
   34894:	bhi	34918 <fputs@plt+0x23564>
   34898:	movw	lr, #57025	; 0xdec1
   3489c:	uxth	ip, r3
   348a0:	vmov.f64	d8, #112	; 0x3f800000  1.0
   348a4:	movt	lr, #13617	; 0x3531
   348a8:	umull	r7, r6, ip, lr
   348ac:	lsr	r6, r6, #6
   348b0:	mov	r7, #308	; 0x134
   348b4:	mls	r6, r6, r7, ip
   348b8:	cmp	r6, #0
   348bc:	beq	348e8 <fputs@plt+0x23534>
   348c0:	sub	r3, r3, #1
   348c4:	vmov.f64	d16, #36	; 0x41200000  10.0
   348c8:	smmul	r6, r3, lr
   348cc:	vmul.f64	d8, d8, d16
   348d0:	asr	r2, r6, #6
   348d4:	add	r2, r2, r6, lsr #31
   348d8:	mls	r2, r2, r7, r3
   348dc:	sub	r3, r3, #1
   348e0:	cmp	r2, #0
   348e4:	bne	348c8 <fputs@plt+0x23514>
   348e8:	bl	88ffc <fputs@plt+0x77c48>
   348ec:	vmov	d16, r0, r1
   348f0:	ldr	r0, [sp, #4]
   348f4:	vldr	d17, [pc, #524]	; 34b08 <fputs@plt+0x23754>
   348f8:	cmn	r0, #1
   348fc:	ble	349b8 <fputs@plt+0x23604>
   34900:	vmul.f64	d16, d8, d16
   34904:	vmul.f64	d16, d16, d17
   34908:	b	349c0 <fputs@plt+0x2360c>
   3490c:	bl	88ffc <fputs@plt+0x77c48>
   34910:	vmov	d16, r0, r1
   34914:	b	349c0 <fputs@plt+0x2360c>
   34918:	movw	r2, #341	; 0x155
   3491c:	cmp	r3, r2
   34920:	ble	34944 <fputs@plt+0x23590>
   34924:	bl	88ffc <fputs@plt+0x77c48>
   34928:	vmov	d16, r0, r1
   3492c:	ldr	r0, [sp, #4]
   34930:	ldr	r6, [sp, #12]
   34934:	cmn	r0, #1
   34938:	ble	34a10 <fputs@plt+0x2365c>
   3493c:	vldr	d17, [pc, #444]	; 34b00 <fputs@plt+0x2374c>
   34940:	b	34a14 <fputs@plt+0x23660>
   34944:	movw	ip, #41705	; 0xa2e9
   34948:	vmov.f64	d8, #112	; 0x3f800000  1.0
   3494c:	movt	ip, #11915	; 0x2e8b
   34950:	smmul	r7, r3, ip
   34954:	asr	r6, r7, #2
   34958:	add	r6, r6, r7, lsr #31
   3495c:	mov	r7, #22
   34960:	mls	r6, r6, r7, r3
   34964:	cmp	r6, #0
   34968:	beq	34990 <fputs@plt+0x235dc>
   3496c:	vmov.f64	d16, #36	; 0x41200000  10.0
   34970:	sub	r3, r3, #1
   34974:	vmul.f64	d8, d8, d16
   34978:	smmul	r6, r3, ip
   3497c:	asr	r2, r6, #2
   34980:	add	r2, r2, r6, lsr #31
   34984:	mls	r2, r2, r7, r3
   34988:	cmp	r2, #0
   3498c:	bne	34970 <fputs@plt+0x235bc>
   34990:	cmp	r3, #1
   34994:	blt	34a1c <fputs@plt+0x23668>
   34998:	vldr	d16, [pc, #344]	; 34af8 <fputs@plt+0x23744>
   3499c:	ldr	r6, [sp, #12]
   349a0:	add	r2, r3, #22
   349a4:	sub	r2, r2, #22
   349a8:	vmul.f64	d8, d8, d16
   349ac:	cmp	r2, #22
   349b0:	bgt	349a4 <fputs@plt+0x235f0>
   349b4:	b	34a20 <fputs@plt+0x2366c>
   349b8:	vdiv.f64	d16, d16, d8
   349bc:	vdiv.f64	d16, d16, d17
   349c0:	ldr	r6, [sp, #12]
   349c4:	ldr	r1, [sp, #8]
   349c8:	ldr	r0, [sp, #20]
   349cc:	cmp	r5, #0
   349d0:	vstr	d16, [r0]
   349d4:	mov	r0, #0
   349d8:	movle	r6, r0
   349dc:	cmp	r4, sl
   349e0:	movcc	r6, r0
   349e4:	cmp	r1, #0
   349e8:	moveq	r6, r1
   349ec:	mov	r0, r6
   349f0:	sub	sp, fp, #40	; 0x28
   349f4:	vpop	{d8}
   349f8:	add	sp, sp, #4
   349fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34a00:	mov	ip, #0
   34a04:	mov	lr, #1
   34a08:	mov	r1, #1
   34a0c:	b	34ab4 <fputs@plt+0x23700>
   34a10:	vmov.i32	d17, #0	; 0x00000000
   34a14:	vmul.f64	d16, d16, d17
   34a18:	b	349c4 <fputs@plt+0x23610>
   34a1c:	ldr	r6, [sp, #12]
   34a20:	bl	88ffc <fputs@plt+0x77c48>
   34a24:	vmov	d16, r0, r1
   34a28:	ldr	r0, [sp, #4]
   34a2c:	cmn	r0, #1
   34a30:	vmulgt.f64	d16, d8, d16
   34a34:	vdivle.f64	d16, d16, d8
   34a38:	b	349c4 <fputs@plt+0x23610>
   34a3c:	add	r4, r4, r8
   34a40:	cmp	r4, sl
   34a44:	bcs	34aa8 <fputs@plt+0x236f4>
   34a48:	ldrb	r0, [r4]
   34a4c:	mov	ip, #0
   34a50:	sub	r0, r0, #48	; 0x30
   34a54:	cmp	r0, #9
   34a58:	bhi	34ab0 <fputs@plt+0x236fc>
   34a5c:	str	lr, [sp, #8]
   34a60:	add	r3, r4, r8
   34a64:	mov	ip, #0
   34a68:	movw	lr, #10000	; 0x2710
   34a6c:	mov	r1, #1
   34a70:	mov	r4, r3
   34a74:	add	r3, ip, ip, lsl #2
   34a78:	cmp	ip, lr
   34a7c:	movw	ip, #10000	; 0x2710
   34a80:	addlt	ip, r0, r3, lsl #1
   34a84:	cmp	r4, sl
   34a88:	bcs	34aa0 <fputs@plt+0x236ec>
   34a8c:	mov	r3, r4
   34a90:	ldrb	r0, [r3], r8
   34a94:	sub	r0, r0, #48	; 0x30
   34a98:	cmp	r0, #9
   34a9c:	bls	34a70 <fputs@plt+0x236bc>
   34aa0:	ldr	lr, [sp, #8]
   34aa4:	b	34ab4 <fputs@plt+0x23700>
   34aa8:	mov	r1, #0
   34aac:	b	34660 <fputs@plt+0x232ac>
   34ab0:	mov	r1, #0
   34ab4:	cmp	r5, #0
   34ab8:	cmpne	r1, #0
   34abc:	beq	34660 <fputs@plt+0x232ac>
   34ac0:	b	34ad8 <fputs@plt+0x23724>
   34ac4:	ldrb	r0, [r4]
   34ac8:	ldrb	r0, [r9, r0]
   34acc:	tst	r0, #1
   34ad0:	beq	34660 <fputs@plt+0x232ac>
   34ad4:	add	r4, r4, r8
   34ad8:	cmp	r4, sl
   34adc:	bcc	34ac4 <fputs@plt+0x23710>
   34ae0:	b	34660 <fputs@plt+0x232ac>
   34ae4:	nop	{0}
	...
   34af4:	andhi	r0, r0, r0
   34af8:			; <UNDEFINED> instruction: 0x064dd592
   34afc:	strmi	pc, [r0], #207	; 0xcf
   34b00:	andeq	r0, r0, r0
   34b04:	svcvc	0x00f00000	; IMB
   34b08:	strbhi	ip, [fp, #2208]!	; 0x8a0
   34b0c:	svcvc	0x00e1ccf3
   34b10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34b14:	add	fp, sp, #28
   34b18:	sub	sp, sp, #8
   34b1c:	cmp	r3, #1
   34b20:	bne	34b38 <fputs@plt+0x23784>
   34b24:	add	r6, r0, r2
   34b28:	mov	ip, #0
   34b2c:	mov	r3, #1
   34b30:	mov	lr, r0
   34b34:	b	34b7c <fputs@plt+0x237c8>
   34b38:	rsb	r4, r3, #3
   34b3c:	mov	ip, #0
   34b40:	b	34b54 <fputs@plt+0x237a0>
   34b44:	ldrb	r7, [r0, r4]
   34b48:	cmp	r7, #0
   34b4c:	bne	34b60 <fputs@plt+0x237ac>
   34b50:	add	r4, r4, #2
   34b54:	cmp	r4, r2
   34b58:	blt	34b44 <fputs@plt+0x23790>
   34b5c:	b	34b64 <fputs@plt+0x237b0>
   34b60:	mov	ip, #1
   34b64:	and	r2, r3, #1
   34b68:	add	lr, r0, r2
   34b6c:	add	r0, r0, r4
   34b70:	add	r0, r0, r3
   34b74:	mov	r3, #2
   34b78:	sub	r6, r0, #3
   34b7c:	mov	r5, #0
   34b80:	cmp	lr, r6
   34b84:	bcs	34bcc <fputs@plt+0x23818>
   34b88:	movw	r0, #49548	; 0xc18c
   34b8c:	movt	r0, #8
   34b90:	ldrb	r2, [lr]
   34b94:	ldrb	r4, [r0, r2]
   34b98:	tst	r4, #1
   34b9c:	beq	34bb0 <fputs@plt+0x237fc>
   34ba0:	add	lr, lr, r3
   34ba4:	cmp	lr, r6
   34ba8:	bcc	34b90 <fputs@plt+0x237dc>
   34bac:	b	34bcc <fputs@plt+0x23818>
   34bb0:	cmp	r2, #43	; 0x2b
   34bb4:	beq	34bc8 <fputs@plt+0x23814>
   34bb8:	cmp	r2, #45	; 0x2d
   34bbc:	addeq	lr, lr, r3
   34bc0:	moveq	r5, #1
   34bc4:	b	34bcc <fputs@plt+0x23818>
   34bc8:	add	lr, lr, r3
   34bcc:	cmp	lr, r6
   34bd0:	mov	r2, lr
   34bd4:	bcs	34bf4 <fputs@plt+0x23840>
   34bd8:	mov	r2, lr
   34bdc:	ldrb	r0, [r2]
   34be0:	cmp	r0, #48	; 0x30
   34be4:	bne	34bf4 <fputs@plt+0x23840>
   34be8:	add	r2, r2, r3
   34bec:	cmp	r2, r6
   34bf0:	bcc	34bdc <fputs@plt+0x23828>
   34bf4:	cmp	r2, r6
   34bf8:	bcs	34c64 <fputs@plt+0x238b0>
   34bfc:	str	r5, [sp]
   34c00:	str	r1, [sp, #4]
   34c04:	mov	r1, ip
   34c08:	mov	r8, #10
   34c0c:	mov	r5, #0
   34c10:	mov	r0, #0
   34c14:	mov	r9, #0
   34c18:	ldrb	sl, [r2, r5]
   34c1c:	sub	ip, sl, #48	; 0x30
   34c20:	uxtb	r4, ip
   34c24:	cmp	r4, #9
   34c28:	bhi	34c94 <fputs@plt+0x238e0>
   34c2c:	add	r4, r9, r9, lsl #2
   34c30:	mov	r7, sl
   34c34:	add	r5, r5, r3
   34c38:	lsl	r4, r4, #1
   34c3c:	umlal	r7, r4, r0, r8
   34c40:	subs	r0, r7, #48	; 0x30
   34c44:	add	r7, r2, r5
   34c48:	sbc	r9, r4, #0
   34c4c:	cmp	r7, r6
   34c50:	bcc	34c18 <fputs@plt+0x23864>
   34c54:	mov	ip, r1
   34c58:	ldr	r1, [sp, #4]
   34c5c:	mov	r8, #1
   34c60:	b	34ca0 <fputs@plt+0x238ec>
   34c64:	cmp	r5, #0
   34c68:	mov	r0, #0
   34c6c:	mov	r8, #1
   34c70:	mov	r9, #0
   34c74:	mov	r5, #0
   34c78:	mov	sl, #0
   34c7c:	beq	34cb4 <fputs@plt+0x23900>
   34c80:	rsbs	r0, r0, #0
   34c84:	rsc	r7, r9, #0
   34c88:	stm	r1, {r0, r7}
   34c8c:	mov	r0, #0
   34c90:	b	34ce8 <fputs@plt+0x23934>
   34c94:	mov	ip, r1
   34c98:	ldr	r1, [sp, #4]
   34c9c:	mov	r8, #0
   34ca0:	cmn	r9, #1
   34ca4:	ble	34cc0 <fputs@plt+0x2390c>
   34ca8:	ldr	r4, [sp]
   34cac:	cmp	r4, #0
   34cb0:	bne	34c80 <fputs@plt+0x238cc>
   34cb4:	stm	r1, {r0, r9}
   34cb8:	mov	r0, #2
   34cbc:	b	34ce8 <fputs@plt+0x23934>
   34cc0:	ldr	r4, [sp]
   34cc4:	mvn	r7, #-2147483648	; 0x80000000
   34cc8:	mvn	r6, #0
   34ccc:	mov	r0, #2
   34cd0:	cmp	r4, #0
   34cd4:	movne	r7, #-2147483648	; 0x80000000
   34cd8:	movwne	r6, #0
   34cdc:	cmp	r4, #0
   34ce0:	strd	r6, [r1]
   34ce4:	movwne	r0, #0
   34ce8:	mov	r1, #1
   34cec:	cmp	sl, #0
   34cf0:	beq	34cfc <fputs@plt+0x23948>
   34cf4:	cmp	r8, #0
   34cf8:	beq	34d90 <fputs@plt+0x239dc>
   34cfc:	cmp	lr, r2
   34d00:	cmpeq	r5, #0
   34d04:	beq	34d90 <fputs@plt+0x239dc>
   34d08:	cmp	ip, #0
   34d0c:	bne	34d90 <fputs@plt+0x239dc>
   34d10:	mov	r7, #19
   34d14:	smulbb	r7, r3, r7
   34d18:	cmp	r5, r7
   34d1c:	bhi	34d90 <fputs@plt+0x239dc>
   34d20:	mov	r1, #0
   34d24:	bcc	34d90 <fputs@plt+0x239dc>
   34d28:	movw	r7, #64846	; 0xfd4e
   34d2c:	mov	r1, #0
   34d30:	mov	r6, r2
   34d34:	movt	r7, #8
   34d38:	ldrb	r5, [r7, r1]
   34d3c:	ldrb	r4, [r6], r3
   34d40:	add	r1, r1, #1
   34d44:	cmp	r1, #17
   34d48:	sub	r5, r4, r5
   34d4c:	bhi	34d58 <fputs@plt+0x239a4>
   34d50:	cmp	r5, #0
   34d54:	beq	34d38 <fputs@plt+0x23984>
   34d58:	cmp	r5, #0
   34d5c:	beq	34d6c <fputs@plt+0x239b8>
   34d60:	add	r1, r5, r5, lsl #2
   34d64:	lsl	r1, r1, #1
   34d68:	b	34d78 <fputs@plt+0x239c4>
   34d6c:	add	r1, r3, r3, lsl #3
   34d70:	ldrb	r1, [r2, r1, lsl #1]
   34d74:	sub	r1, r1, #56	; 0x38
   34d78:	cmp	r1, #0
   34d7c:	blt	34d8c <fputs@plt+0x239d8>
   34d80:	movne	r0, #1
   34d84:	sub	sp, fp, #28
   34d88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34d8c:	mov	r1, #0
   34d90:	mov	r0, r1
   34d94:	sub	sp, fp, #28
   34d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34d9c:	push	{r4, r5, r6, sl, fp, lr}
   34da0:	add	fp, sp, #16
   34da4:	mov	r4, r0
   34da8:	ldrh	r0, [r0, #8]
   34dac:	movw	r1, #9312	; 0x2460
   34db0:	mov	r5, r3
   34db4:	mov	r6, r2
   34db8:	tst	r0, r1
   34dbc:	beq	34dcc <fputs@plt+0x23a18>
   34dc0:	mov	r0, r4
   34dc4:	bl	33934 <fputs@plt+0x22580>
   34dc8:	b	34dd4 <fputs@plt+0x23a20>
   34dcc:	mov	r0, #1
   34dd0:	strh	r0, [r4, #8]
   34dd4:	mov	r0, #4
   34dd8:	strh	r0, [r4, #8]
   34ddc:	str	r6, [r4]
   34de0:	str	r5, [r4, #4]
   34de4:	pop	{r4, r5, r6, sl, fp, pc}
   34de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34dec:	add	fp, sp, #28
   34df0:	sub	sp, sp, #4
   34df4:	vpush	{d8-d9}
   34df8:	sub	sp, sp, #464	; 0x1d0
   34dfc:	mov	r4, r0
   34e00:	mov	r9, r0
   34e04:	ldr	r5, [r4, #8]!
   34e08:	ldr	r8, [r0]
   34e0c:	ldr	r0, [r0, #4]
   34e10:	str	r0, [sp, #156]	; 0x9c
   34e14:	ldr	r0, [r8, #36]	; 0x24
   34e18:	str	r0, [sp, #140]	; 0x8c
   34e1c:	mov	r0, r8
   34e20:	ldr	r1, [r0, #32]!
   34e24:	str	r0, [sp, #132]	; 0x84
   34e28:	ldrb	r0, [r8, #66]	; 0x42
   34e2c:	str	r1, [sp, #136]	; 0x88
   34e30:	str	r0, [sp, #116]	; 0x74
   34e34:	mov	r0, r9
   34e38:	bl	32be4 <fputs@plt+0x21830>
   34e3c:	ldr	r0, [r9, #80]	; 0x50
   34e40:	cmp	r0, #7
   34e44:	bne	34ebc <fputs@plt+0x23b08>
   34e48:	ldr	r5, [sp, #156]	; 0x9c
   34e4c:	mov	r1, #0
   34e50:	add	r0, r8, #69	; 0x45
   34e54:	mov	r4, #0
   34e58:	str	r1, [sp, #144]	; 0x90
   34e5c:	ldr	sl, [sp, #140]	; 0x8c
   34e60:	str	r0, [sp, #128]	; 0x80
   34e64:	ldrb	r0, [r0]
   34e68:	str	r4, [sp, #160]	; 0xa0
   34e6c:	cmp	r0, #0
   34e70:	bne	34ea0 <fputs@plt+0x23aec>
   34e74:	ldrb	r0, [r8, #70]	; 0x46
   34e78:	cmp	r0, #0
   34e7c:	bne	34ea0 <fputs@plt+0x23aec>
   34e80:	mov	r0, #1
   34e84:	strb	r0, [r8, #69]	; 0x45
   34e88:	ldr	r1, [r8, #164]	; 0xa4
   34e8c:	cmp	r1, #1
   34e90:	strge	r0, [r8, #248]	; 0xf8
   34e94:	ldr	r0, [r8, #256]	; 0x100
   34e98:	add	r0, r0, #1
   34e9c:	str	r0, [r8, #256]	; 0x100
   34ea0:	movw	r1, #64431	; 0xfbaf
   34ea4:	mov	r0, r9
   34ea8:	movt	r1, #8
   34eac:	bl	33668 <fputs@plt+0x222b4>
   34eb0:	mov	lr, #7
   34eb4:	ldr	r0, [sp, #128]	; 0x80
   34eb8:	b	34f38 <fputs@plt+0x23b84>
   34ebc:	mov	r0, #0
   34ec0:	mov	r1, #0
   34ec4:	str	r5, [sp, #152]	; 0x98
   34ec8:	str	r0, [r9, #136]	; 0x88
   34ecc:	str	r0, [r9, #140]	; 0x8c
   34ed0:	str	r0, [r9, #80]	; 0x50
   34ed4:	str	r0, [r9, #20]
   34ed8:	str	r1, [sp, #160]	; 0xa0
   34edc:	str	r0, [r8, #388]	; 0x184
   34ee0:	ldr	r0, [r8, #248]	; 0xf8
   34ee4:	cmp	r0, #0
   34ee8:	beq	3507c <fputs@plt+0x23cc8>
   34eec:	ldr	r5, [sp, #156]	; 0x9c
   34ef0:	add	r4, r8, #69	; 0x45
   34ef4:	mov	r0, #0
   34ef8:	str	r0, [sp, #144]	; 0x90
   34efc:	ldrb	r0, [r4]
   34f00:	mov	r6, #7
   34f04:	movw	r1, #64280	; 0xfb18
   34f08:	movt	r1, #8
   34f0c:	cmp	r0, #0
   34f10:	movw	r0, #62388	; 0xf3b4
   34f14:	movweq	r6, #9
   34f18:	movt	r0, #8
   34f1c:	ldr	r2, [r0, r6, lsl #2]
   34f20:	mov	r0, r9
   34f24:	str	r6, [r9, #80]	; 0x50
   34f28:	bl	33668 <fputs@plt+0x222b4>
   34f2c:	mov	lr, r6
   34f30:	mov	r0, r4
   34f34:	ldr	sl, [sp, #140]	; 0x8c
   34f38:	mov	r4, r0
   34f3c:	ldrb	r0, [r0]
   34f40:	cmp	r0, #0
   34f44:	ldr	r0, [r9, #44]	; 0x2c
   34f48:	movne	lr, #7
   34f4c:	cmp	r0, #0
   34f50:	bne	34f78 <fputs@plt+0x23bc4>
   34f54:	movw	r1, #3082	; 0xc0a
   34f58:	cmp	lr, r1
   34f5c:	beq	34f78 <fputs@plt+0x23bc4>
   34f60:	cmp	lr, #516	; 0x204
   34f64:	bne	35000 <fputs@plt+0x23c4c>
   34f68:	movw	r2, #14916	; 0x3a44
   34f6c:	mov	r4, lr
   34f70:	movt	r2, #9
   34f74:	b	35028 <fputs@plt+0x23c74>
   34f78:	movw	r1, #3082	; 0xc0a
   34f7c:	str	lr, [r9, #80]	; 0x50
   34f80:	cmp	lr, r1
   34f84:	bne	35040 <fputs@plt+0x23c8c>
   34f88:	ldr	r3, [r9, #168]	; 0xa8
   34f8c:	str	r0, [sp]
   34f90:	ldr	r0, [sp, #156]	; 0x9c
   34f94:	movw	r1, #52429	; 0xcccd
   34f98:	movt	r1, #52428	; 0xcccc
   34f9c:	sub	r0, r5, r0
   34fa0:	asr	r0, r0, #2
   34fa4:	mul	r2, r0, r1
   34fa8:	movw	r1, #1337	; 0x539
   34fac:	movw	r0, #3082	; 0xc0a
   34fb0:	movt	r1, #9
   34fb4:	bl	15d70 <fputs@plt+0x49bc>
   34fb8:	mov	r0, r9
   34fbc:	bl	31fd4 <fputs@plt+0x20c20>
   34fc0:	ldrb	r0, [r4]
   34fc4:	ldr	r4, [sp, #160]	; 0xa0
   34fc8:	cmp	r0, #0
   34fcc:	bne	350ec <fputs@plt+0x23d38>
   34fd0:	ldrb	r0, [r8, #70]	; 0x46
   34fd4:	cmp	r0, #0
   34fd8:	bne	350ec <fputs@plt+0x23d38>
   34fdc:	mov	r0, #1
   34fe0:	strb	r0, [r8, #69]	; 0x45
   34fe4:	ldr	r1, [r8, #164]	; 0xa4
   34fe8:	cmp	r1, #1
   34fec:	strge	r0, [r8, #248]	; 0xf8
   34ff0:	ldr	r0, [r8, #256]	; 0x100
   34ff4:	add	r0, r0, #1
   34ff8:	str	r0, [r8, #256]	; 0x100
   34ffc:	b	350ec <fputs@plt+0x23d38>
   35000:	movw	r2, #14902	; 0x3a36
   35004:	uxtb	r0, lr
   35008:	mov	r4, lr
   3500c:	movt	r2, #9
   35010:	cmp	r0, #26
   35014:	bhi	35028 <fputs@plt+0x23c74>
   35018:	cmp	r0, #2
   3501c:	movwne	r1, #62388	; 0xf3b4
   35020:	movtne	r1, #8
   35024:	ldrne	r2, [r1, r0, lsl #2]
   35028:	movw	r1, #64280	; 0xfb18
   3502c:	mov	r0, r9
   35030:	movt	r1, #8
   35034:	bl	33668 <fputs@plt+0x222b4>
   35038:	mov	lr, r4
   3503c:	str	r4, [r9, #80]	; 0x50
   35040:	ldr	r4, [sp, #160]	; 0xa0
   35044:	and	r0, lr, #251	; 0xfb
   35048:	orr	r0, r0, #4
   3504c:	cmp	r0, #14
   35050:	bne	350b0 <fputs@plt+0x23cfc>
   35054:	ldr	r0, [r8]
   35058:	ldr	r3, [r0, #68]	; 0x44
   3505c:	cmp	r3, #0
   35060:	beq	350a8 <fputs@plt+0x23cf4>
   35064:	mov	r1, #0
   35068:	mov	r2, #0
   3506c:	mov	r7, lr
   35070:	blx	r3
   35074:	mov	lr, r7
   35078:	b	350ac <fputs@plt+0x23cf8>
   3507c:	ldr	r0, [r8, #304]	; 0x130
   35080:	str	r4, [sp, #100]	; 0x64
   35084:	cmp	r0, #0
   35088:	beq	35140 <fputs@plt+0x23d8c>
   3508c:	ldr	r0, [r8, #312]	; 0x138
   35090:	ldr	r1, [r9, #124]	; 0x7c
   35094:	udiv	r2, r1, r0
   35098:	mul	r2, r2, r0
   3509c:	sub	r1, r2, r1
   350a0:	add	r0, r0, r1
   350a4:	b	35144 <fputs@plt+0x23d90>
   350a8:	mov	r0, #0
   350ac:	str	r0, [r8, #60]	; 0x3c
   350b0:	ldr	r0, [r9, #44]	; 0x2c
   350b4:	ldr	r3, [r9, #168]	; 0xa8
   350b8:	movw	r1, #52429	; 0xcccd
   350bc:	movt	r1, #52428	; 0xcccc
   350c0:	str	r0, [sp]
   350c4:	ldr	r0, [sp, #156]	; 0x9c
   350c8:	sub	r0, r5, r0
   350cc:	asr	r0, r0, #2
   350d0:	mul	r2, r0, r1
   350d4:	movw	r1, #1337	; 0x539
   350d8:	mov	r0, lr
   350dc:	movt	r1, #9
   350e0:	bl	15d70 <fputs@plt+0x49bc>
   350e4:	mov	r0, r9
   350e8:	bl	31fd4 <fputs@plt+0x20c20>
   350ec:	ldr	r0, [sp, #144]	; 0x90
   350f0:	mov	lr, #1
   350f4:	tst	r0, #255	; 0xff
   350f8:	beq	35114 <fputs@plt+0x23d60>
   350fc:	ldr	r1, [sp, #144]	; 0x90
   35100:	mvn	r0, #0
   35104:	uxtab	r1, r0, r1
   35108:	mov	r0, r8
   3510c:	bl	3ecfc <fputs@plt+0x2d948>
   35110:	mov	lr, #1
   35114:	ldr	r0, [sp, #132]	; 0x84
   35118:	ldr	r1, [sp, #136]	; 0x88
   3511c:	stm	r0, {r1, sl}
   35120:	ldr	r0, [r9, #124]	; 0x7c
   35124:	add	r0, r0, r4
   35128:	str	r0, [r9, #124]	; 0x7c
   3512c:	mov	r0, lr
   35130:	sub	sp, fp, #48	; 0x30
   35134:	vpop	{d8-d9}
   35138:	add	sp, sp, #4
   3513c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35140:	mov	r0, #0
   35144:	str	r0, [sp, #92]	; 0x5c
   35148:	ldr	r0, [r9, #76]	; 0x4c
   3514c:	ldr	r1, [sp, #156]	; 0x9c
   35150:	mov	r4, #0
   35154:	str	r9, [sp, #120]	; 0x78
   35158:	str	r8, [sp, #112]	; 0x70
   3515c:	add	r0, r0, r0, lsl #2
   35160:	add	r5, r1, r0, lsl #2
   35164:	add	r1, sp, #168	; 0xa8
   35168:	add	r0, r1, #4
   3516c:	str	r0, [sp, #68]	; 0x44
   35170:	add	r0, r8, #69	; 0x45
   35174:	str	r0, [sp, #128]	; 0x80
   35178:	add	r0, r8, #320	; 0x140
   3517c:	str	r0, [sp, #44]	; 0x2c
   35180:	add	r0, r8, #440	; 0x1b8
   35184:	str	r0, [sp, #72]	; 0x48
   35188:	add	r0, r8, #448	; 0x1c0
   3518c:	str	r0, [sp, #48]	; 0x30
   35190:	add	r0, r1, #8
   35194:	str	r0, [sp, #60]	; 0x3c
   35198:	sub	r0, fp, #128	; 0x80
   3519c:	add	r1, r0, #40	; 0x28
   351a0:	add	r0, r0, #20
   351a4:	str	r0, [sp, #52]	; 0x34
   351a8:	add	r0, r9, #152	; 0x98
   351ac:	str	r1, [sp, #56]	; 0x38
   351b0:	str	r0, [sp, #32]
   351b4:	add	r0, r9, #204	; 0xcc
   351b8:	str	r0, [sp, #64]	; 0x40
   351bc:	add	r0, r9, #144	; 0x90
   351c0:	str	r0, [sp, #80]	; 0x50
   351c4:	add	r0, r9, #44	; 0x2c
   351c8:	str	r0, [sp, #88]	; 0x58
   351cc:	add	r0, r9, #56	; 0x38
   351d0:	str	r0, [sp, #108]	; 0x6c
   351d4:	mov	r0, #0
   351d8:	str	r0, [sp, #84]	; 0x54
   351dc:	mov	r0, #0
   351e0:	str	r0, [sp, #76]	; 0x4c
   351e4:	mov	r0, #0
   351e8:	str	r0, [sp, #144]	; 0x90
   351ec:	mov	r0, #0
   351f0:	str	r0, [sp, #124]	; 0x7c
   351f4:	ldrb	r7, [r5]
   351f8:	add	r4, r4, #1
   351fc:	cmp	r7, #158	; 0x9e
   35200:	bhi	3cf9c <fputs@plt+0x2bbe8>
   35204:	add	r0, pc, #0
   35208:	ldr	pc, [r0, r7, lsl #2]
   3520c:	andeq	r6, r3, r0, ror pc
   35210:	andeq	sp, r3, ip, ror #19
   35214:	andeq	r6, r3, ip, asr #31
   35218:	strdeq	r6, [r3], -r8
   3521c:	muleq	r3, r4, fp
   35220:	muleq	r3, r4, fp
   35224:	andeq	r5, r3, ip, lsr #23
   35228:	andeq	r5, r3, ip, lsr #23
   3522c:	andeq	r7, r3, r0, ror r0
   35230:	andeq	r7, r3, ip, lsr r1
   35234:	andeq	r7, r3, r8, ror r1
   35238:	andeq	r6, r3, r8, asr #26
   3523c:	andeq	r7, r3, r8, lsr #23
   35240:	andeq	fp, r3, ip, asr #18
   35244:	andeq	r7, r3, r8, ror r3
   35248:			; <UNDEFINED> instruction: 0x000373b4
   3524c:	andeq	r7, r3, r8, lsl #25
   35250:	ldrdeq	r7, [r3], -ip
   35254:	andeq	r6, r3, ip, lsl #28
   35258:	andeq	r6, r3, r0, asr lr
   3525c:			; <UNDEFINED> instruction: 0x00037cb8
   35260:	ldrdeq	r7, [r3], -r4
   35264:	andeq	r7, r3, r0, ror sp
   35268:	andeq	r6, r3, r0, lsr r8
   3526c:	andeq	r6, r3, ip, lsl #29
   35270:	andeq	r7, r3, r0, lsr #27
   35274:	andeq	r6, r3, r0, ror #16
   35278:	andeq	r6, r3, r8, lsl #17
   3527c:	ldrdeq	r7, [r3], -ip
   35280:	andeq	r7, r3, r0, asr lr
   35284:	andeq	r7, r3, r4, lsl pc
   35288:	andeq	r6, r3, r0, asr #17
   3528c:	andeq	r7, r3, r0, lsl r4
   35290:	andeq	sp, r3, ip, lsr sl
   35294:	andeq	r6, r3, r0, ror #17
   35298:	strdeq	r8, [r3], -ip
   3529c:	andeq	r6, r3, r0, lsr #29
   352a0:	andeq	r8, r3, r8, ror #9
   352a4:	andeq	r7, r3, r0, asr r4
   352a8:	andeq	r8, r3, ip, asr #10
   352ac:	muleq	r3, r8, r5
   352b0:	andeq	r6, r3, r4, lsl r9
   352b4:	strdeq	r8, [r3], -r0
   352b8:	muleq	r3, r4, r6
   352bc:			; <UNDEFINED> instruction: 0x00036eb0
   352c0:	andeq	r5, r3, r8, asr #25
   352c4:	andeq	r5, r3, r8, asr #25
   352c8:	ldrdeq	r8, [r3], -r0
   352cc:	andeq	r6, r3, r0, lsr #18
   352d0:	andeq	r6, r3, r0, lsl #19
   352d4:	andeq	r7, r3, r0, lsr #9
   352d8:	andeq	r7, r3, r4, lsl #31
   352dc:	andeq	r6, r3, r4, lsr r7
   352e0:	andeq	r6, r3, r4, asr #23
   352e4:	strdeq	r6, [r3], -ip
   352e8:	strdeq	r6, [r3], -ip
   352ec:	andeq	r5, r3, ip, lsl sp
   352f0:	andeq	r5, r3, ip, lsl sp
   352f4:	ldrdeq	r7, [r3], -r8
   352f8:	andeq	r8, r3, ip, lsr #22
   352fc:	ldrdeq	r6, [r3], -r0
   35300:			; <UNDEFINED> instruction: 0x000386b0
   35304:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   35308:	andeq	r5, r3, ip, lsr r5
   3530c:	andeq	r5, r3, ip, lsr r5
   35310:	andeq	r5, r3, ip, lsr r5
   35314:	andeq	r5, r3, ip, lsr r5
   35318:	andeq	r5, r3, r0, lsr #15
   3531c:	andeq	r5, r3, r0, lsr #15
   35320:	andeq	r5, r3, r0, lsr #15
   35324:	ldrdeq	r7, [r3], -r0
   35328:	andeq	r5, r3, r0, lsl ip
   3532c:	andeq	r5, r3, r0, lsl ip
   35330:	andeq	r6, r3, r0, lsl #15
   35334:			; <UNDEFINED> instruction: 0x000367b8
   35338:	andeq	r5, r3, r0, asr #16
   3533c:	ldrdeq	r7, [r3], -ip
   35340:	andeq	r6, r3, ip, lsl #30
   35344:	andeq	r5, r3, r8, lsl #9
   35348:	andeq	r5, r3, r8, lsl #9
   3534c:	andeq	r5, r3, r8, lsl #9
   35350:	andeq	r5, r3, r8, lsl #9
   35354:	andeq	r5, r3, r8, lsl #9
   35358:	andeq	r5, r3, r8, lsl #9
   3535c:	andeq	r5, r3, r0, asr #16
   35360:	strdeq	r5, [r3], -r0
   35364:	strdeq	r5, [r3], -r0
   35368:	strdeq	r5, [r3], -r0
   3536c:	strdeq	r5, [r3], -r0
   35370:	andeq	r5, r3, r0, lsl r5
   35374:	andeq	r5, r3, r0, lsl r5
   35378:	andeq	r5, r3, r0, lsl r5
   3537c:	andeq	r5, r3, r0, lsl r5
   35380:	andeq	r5, r3, r0, lsl r5
   35384:	strdeq	r7, [r3], -ip
   35388:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   3538c:	andeq	r8, r3, ip, lsl ip
   35390:	andeq	r9, r3, r4, lsr #2
   35394:	andeq	r7, r3, r8, lsr #17
   35398:	andeq	r9, r3, ip, ror #2
   3539c:	andeq	r8, r3, r0, rrx
   353a0:	andeq	r5, r3, ip, lsl #28
   353a4:	andeq	r5, r3, ip, lsl #28
   353a8:	andeq	r8, r3, r8, ror #22
   353ac:	andeq	r6, r3, r4, asr r5
   353b0:	andeq	r8, r3, r8, asr ip
   353b4:	andeq	r5, r3, r0, lsl #17
   353b8:	andeq	r5, r3, r0, lsl #17
   353bc:	andeq	r5, r3, ip, lsl #17
   353c0:	andeq	r5, r3, r4, asr lr
   353c4:	andeq	r5, r3, r4, asr lr
   353c8:	andeq	r8, r3, r8, asr #1
   353cc:	andeq	r5, r3, r0, ror #29
   353d0:	andeq	r5, r3, r0, ror #29
   353d4:	andeq	r5, r3, r4, ror #12
   353d8:	andeq	r5, r3, r4, ror #12
   353dc:	andeq	r5, r3, r4, ror #12
   353e0:	andeq	r5, r3, r4, ror #12
   353e4:	andeq	r6, r3, r4, ror r2
   353e8:	andeq	r8, r3, r8, asr #25
   353ec:	andeq	r6, r3, ip, asr #25
   353f0:	andeq	r5, r3, ip, asr #30
   353f4:	andeq	r5, r3, ip, asr #30
   353f8:	andeq	r8, r3, r8, ror r1
   353fc:	andeq	r6, r3, ip, lsr #30
   35400:	andeq	r6, r3, r0, asr #30
   35404:	andeq	r8, r3, r4, lsr #23
   35408:	andeq	r9, r3, r4, lsl #4
   3540c:	andeq	r8, r3, ip, asr #26
   35410:	strheq	r9, [r3], -r8
   35414:	andeq	r7, r3, r4, asr #17
   35418:	andeq	r9, r3, ip, lsl r4
   3541c:	andeq	r6, r3, ip, lsr #5
   35420:	andeq	r6, r3, r0, lsl #16
   35424:	andeq	r9, r3, r4, lsl r5
   35428:	andeq	r8, r3, ip, asr #4
   3542c:	andeq	r8, r3, r0, ror r2
   35430:	andeq	r8, r3, r0, lsr #5
   35434:	andeq	r6, r3, r8, ror #8
   35438:	andeq	r8, r3, r8, lsl r7
   3543c:	andeq	r7, r3, r4, lsl #19
   35440:	andeq	r9, r3, r4, asr #10
   35444:	andeq	r9, r3, r8, ror r6
   35448:	andeq	r8, r3, ip, asr r7
   3544c:	andeq	r8, r3, r8, asr #6
   35450:	andeq	r6, r3, ip, lsl #9
   35454:	andeq	r8, r3, ip, lsr r8
   35458:	andeq	r9, r3, r0, lsl #8
   3545c:	andeq	r7, r3, r4, asr #19
   35460:	muleq	r3, ip, r2
   35464:	andeq	r8, r3, r0, lsl #19
   35468:	andeq	r7, r3, r8, ror #20
   3546c:	andeq	r8, r3, r8, asr r3
   35470:	andeq	r7, r3, r8, asr fp
   35474:	andeq	r8, r3, ip, asr #20
   35478:	andeq	r9, r3, r4, lsl #7
   3547c:	andeq	r6, r3, r4, lsr #10
   35480:	andeq	r9, r3, r8, lsr #13
   35484:			; <UNDEFINED> instruction: 0x000365b0
   35488:	ldr	r0, [r5, #4]
   3548c:	ldr	r1, [sp, #152]	; 0x98
   35490:	str	r4, [sp, #160]	; 0xa0
   35494:	add	r0, r0, r0, lsl #2
   35498:	add	sl, r1, r0, lsl #3
   3549c:	ldr	r0, [r5, #12]
   354a0:	mov	r8, sl
   354a4:	ldrh	r4, [r8, #8]!
   354a8:	add	r0, r0, r0, lsl #2
   354ac:	add	r6, r1, r0, lsl #3
   354b0:	mov	r0, r5
   354b4:	mov	r9, r6
   354b8:	str	r0, [sp, #148]	; 0x94
   354bc:	ldrb	r0, [r0, #3]
   354c0:	ldrh	r5, [r9, #8]!
   354c4:	orr	r1, r5, r4
   354c8:	tst	r1, #1
   354cc:	bne	35774 <fputs@plt+0x243c0>
   354d0:	and	r0, r0, #71	; 0x47
   354d4:	cmp	r0, #67	; 0x43
   354d8:	bcc	36030 <fputs@plt+0x24c7c>
   354dc:	and	r0, r4, #14
   354e0:	cmp	r0, #2
   354e4:	bne	354f4 <fputs@plt+0x24140>
   354e8:	mov	r0, sl
   354ec:	mov	r1, #0
   354f0:	bl	1c8f4 <fputs@plt+0xb540>
   354f4:	and	r0, r5, #14
   354f8:	cmp	r0, #2
   354fc:	bne	360a0 <fputs@plt+0x24cec>
   35500:	mov	r0, r6
   35504:	mov	r1, #0
   35508:	bl	1c8f4 <fputs@plt+0xb540>
   3550c:	b	360a0 <fputs@plt+0x24cec>
   35510:	ldr	r0, [r5, #4]
   35514:	ldr	r6, [sp, #152]	; 0x98
   35518:	str	r4, [sp, #160]	; 0xa0
   3551c:	add	r0, r0, r0, lsl #2
   35520:	add	r9, r6, r0, lsl #3
   35524:	mov	r4, r9
   35528:	ldrh	r0, [r4, #8]!
   3552c:	ands	r2, r0, #12
   35530:	beq	35fa8 <fputs@plt+0x24bf4>
   35534:	ldr	r7, [sp, #140]	; 0x8c
   35538:	b	39ab0 <fputs@plt+0x286fc>
   3553c:	ldr	r1, [sp, #108]	; 0x6c
   35540:	ldr	r0, [r5, #4]
   35544:	str	r4, [sp, #160]	; 0xa0
   35548:	str	r5, [sp, #148]	; 0x94
   3554c:	ldr	r1, [r1]
   35550:	ldr	r8, [r1, r0, lsl #2]
   35554:	mov	r0, #0
   35558:	strb	r0, [r8, #2]
   3555c:	ldrb	r0, [r8, #4]
   35560:	cmp	r0, #0
   35564:	beq	360ec <fputs@plt+0x24d38>
   35568:	ldr	r0, [r5, #12]
   3556c:	ldr	r1, [sp, #152]	; 0x98
   35570:	mov	sl, r9
   35574:	add	r0, r0, r0, lsl #2
   35578:	add	r6, r1, r0, lsl #3
   3557c:	mov	r4, r6
   35580:	ldrh	r0, [r4, #8]!
   35584:	and	r0, r0, #14
   35588:	cmp	r0, #2
   3558c:	bne	3559c <fputs@plt+0x241e8>
   35590:	mov	r0, r6
   35594:	mov	r1, #0
   35598:	bl	1c8f4 <fputs@plt+0xb540>
   3559c:	mov	r0, r6
   355a0:	bl	19e28 <fputs@plt+0x8a74>
   355a4:	mov	r5, r0
   355a8:	ldrh	r0, [r4]
   355ac:	mov	r9, r1
   355b0:	tst	r0, #4
   355b4:	bne	3b198 <fputs@plt+0x29de4>
   355b8:	tst	r0, #8
   355bc:	beq	3b298 <fputs@plt+0x29ee4>
   355c0:	mov	r0, r5
   355c4:	mov	r1, r9
   355c8:	bl	88ffc <fputs@plt+0x77c48>
   355cc:	vldr	d16, [r6]
   355d0:	vmov	d17, r0, r1
   355d4:	vcmpe.f64	d16, d17
   355d8:	vmrs	APSR_nzcv, fpscr
   355dc:	bpl	3b188 <fputs@plt+0x29dd4>
   355e0:	and	r0, r7, #1
   355e4:	add	r0, r7, r0
   355e8:	sub	r7, r0, #1
   355ec:	b	3b198 <fputs@plt+0x29de4>
   355f0:	str	r4, [sp, #160]	; 0xa0
   355f4:	ldmib	r5, {r0, r1, r2}
   355f8:	ldr	r7, [sp, #152]	; 0x98
   355fc:	add	r0, r0, r0, lsl #2
   35600:	add	r2, r2, r2, lsl #2
   35604:	add	r4, r7, r0, lsl #3
   35608:	add	r0, r1, r1, lsl #2
   3560c:	add	r0, r7, r0, lsl #3
   35610:	ldrh	r3, [r4, #8]
   35614:	add	r7, r7, r2, lsl #3
   35618:	ldrh	r1, [r0, #8]
   3561c:	orr	r1, r1, r3
   35620:	tst	r1, #1
   35624:	bne	35f88 <fputs@plt+0x24bd4>
   35628:	mov	sl, r9
   3562c:	bl	19e28 <fputs@plt+0x8a74>
   35630:	mov	r6, r0
   35634:	mov	r0, r4
   35638:	mov	r9, r1
   3563c:	bl	19e28 <fputs@plt+0x8a74>
   35640:	ldrb	r2, [r5]
   35644:	mov	ip, r5
   35648:	cmp	r2, #86	; 0x56
   3564c:	beq	39c58 <fputs@plt+0x288a4>
   35650:	cmp	r2, #85	; 0x55
   35654:	bne	39c64 <fputs@plt+0x288b0>
   35658:	and	r6, r0, r6
   3565c:	and	r9, r1, r9
   35660:	b	3d13c <fputs@plt+0x2bd88>
   35664:	ldr	r1, [sp, #108]	; 0x6c
   35668:	ldr	r0, [r5, #4]
   3566c:	mov	r3, r5
   35670:	cmp	r7, #116	; 0x74
   35674:	mov	sl, r4
   35678:	mov	r5, #0
   3567c:	mov	r6, r3
   35680:	ldr	r1, [r1]
   35684:	ldr	r0, [r1, r0, lsl #2]
   35688:	ldr	r1, [r0, #24]
   3568c:	str	r1, [fp, #-128]	; 0xffffff80
   35690:	mov	r1, #0
   35694:	ldr	r2, [r3, #12]
   35698:	mvncc	r1, #0
   3569c:	ldr	r3, [r3, #16]
   356a0:	strb	r1, [fp, #-118]	; 0xffffff8a
   356a4:	add	r1, r2, r2, lsl #2
   356a8:	ldr	r2, [sp, #152]	; 0x98
   356ac:	strh	r3, [fp, #-120]	; 0xffffff88
   356b0:	add	r1, r2, r1, lsl #3
   356b4:	str	r1, [fp, #-124]	; 0xffffff84
   356b8:	ldr	r4, [r0, #16]
   356bc:	mov	r0, r4
   356c0:	bl	300c8 <fputs@plt+0x1ed14>
   356c4:	ldrd	r2, [r4, #16]
   356c8:	subs	r0, r2, #1
   356cc:	sbc	r1, r3, #0
   356d0:	mvn	r3, #-2147483648	; 0x80000000
   356d4:	subs	r0, r0, r3
   356d8:	sbcs	r0, r1, #0
   356dc:	bcs	3dd40 <fputs@plt+0x2c98c>
   356e0:	add	r0, sp, #168	; 0xa8
   356e4:	mov	r1, #0
   356e8:	mov	r3, #1
   356ec:	str	r8, [sp, #200]	; 0xc8
   356f0:	strh	r5, [sp, #176]	; 0xb0
   356f4:	str	r5, [sp, #192]	; 0xc0
   356f8:	str	r0, [sp]
   356fc:	mov	r0, r4
   35700:	bl	3eb0c <fputs@plt+0x2d758>
   35704:	cmp	r0, #0
   35708:	bne	3dd7c <fputs@plt+0x2c9c8>
   3570c:	ldr	r0, [sp, #180]	; 0xb4
   35710:	ldr	r1, [sp, #184]	; 0xb8
   35714:	sub	r2, fp, #128	; 0x80
   35718:	mov	r3, #0
   3571c:	bl	41bc4 <fputs@plt+0x30810>
   35720:	mov	r4, r0
   35724:	ldrh	r0, [sp, #176]	; 0xb0
   35728:	movw	r1, #9312	; 0x2460
   3572c:	mov	r5, r6
   35730:	tst	r0, r1
   35734:	ldreq	r0, [sp, #192]	; 0xc0
   35738:	cmpeq	r0, #0
   3573c:	beq	35748 <fputs@plt+0x24394>
   35740:	add	r0, sp, #168	; 0xa8
   35744:	bl	338e8 <fputs@plt+0x22534>
   35748:	ldrb	r0, [r5]
   3574c:	ldr	r9, [sp, #120]	; 0x78
   35750:	add	r1, r4, #1
   35754:	tst	r0, #1
   35758:	mov	r0, #0
   3575c:	rsbeq	r1, r4, #0
   35760:	mov	r4, sl
   35764:	str	r0, [sp, #124]	; 0x7c
   35768:	cmp	r1, #0
   3576c:	bgt	3b8b8 <fputs@plt+0x2a504>
   35770:	b	3cf9c <fputs@plt+0x2bbe8>
   35774:	tst	r0, #128	; 0x80
   35778:	bne	36188 <fputs@plt+0x24dd4>
   3577c:	ldr	r9, [sp, #120]	; 0x78
   35780:	tst	r0, #32
   35784:	bne	3992c <fputs@plt+0x28578>
   35788:	ldr	r4, [sp, #160]	; 0xa0
   3578c:	ldr	r8, [sp, #112]	; 0x70
   35790:	ldr	r5, [sp, #148]	; 0x94
   35794:	tst	r0, #16
   35798:	bne	3b8b8 <fputs@plt+0x2a504>
   3579c:	b	3cf9c <fputs@plt+0x2bbe8>
   357a0:	ldr	r3, [sp, #108]	; 0x6c
   357a4:	ldr	r0, [r5, #4]
   357a8:	ldr	r2, [r5, #12]
   357ac:	ldr	r1, [r5, #16]
   357b0:	str	r5, [sp, #148]	; 0x94
   357b4:	mov	r9, r4
   357b8:	ldr	r3, [r3]
   357bc:	add	r7, r2, r2, lsl #2
   357c0:	cmp	r1, #1
   357c4:	ldr	r6, [r3, r0, lsl #2]
   357c8:	mov	r0, #0
   357cc:	str	r0, [fp, #-56]	; 0xffffffc8
   357d0:	ldr	r0, [sp, #152]	; 0x98
   357d4:	add	r5, r0, r7, lsl #3
   357d8:	ldr	r0, [r6, #24]
   357dc:	blt	361d0 <fputs@plt+0x24e1c>
   357e0:	strh	r1, [fp, #-120]	; 0xffffff88
   357e4:	str	r0, [fp, #-128]	; 0xffffff80
   357e8:	movw	r0, #65535	; 0xffff
   357ec:	sub	r4, fp, #128	; 0x80
   357f0:	str	r5, [fp, #-124]	; 0xffffff84
   357f4:	tst	r1, r0
   357f8:	beq	36218 <fputs@plt+0x24e64>
   357fc:	mov	r4, #0
   35800:	mov	r7, #1
   35804:	b	35814 <fputs@plt+0x24460>
   35808:	ldr	r5, [fp, #-124]	; 0xffffff84
   3580c:	add	r7, r7, #1
   35810:	add	r4, r4, #40	; 0x28
   35814:	add	r0, r5, r4
   35818:	ldrb	r2, [r0, #9]
   3581c:	tst	r2, #64	; 0x40
   35820:	beq	3582c <fputs@plt+0x24478>
   35824:	bl	19ca8 <fputs@plt+0x88f4>
   35828:	ldrh	r1, [fp, #-120]	; 0xffffff88
   3582c:	uxth	r0, r1
   35830:	cmp	r7, r0
   35834:	bcc	35808 <fputs@plt+0x24454>
   35838:	sub	r4, fp, #128	; 0x80
   3583c:	b	36218 <fputs@plt+0x24e64>
   35840:	ldr	r2, [sp, #108]	; 0x6c
   35844:	ldr	r1, [r5, #4]
   35848:	str	r4, [sp, #160]	; 0xa0
   3584c:	ldr	r3, [sp, #152]	; 0x98
   35850:	ldr	r0, [r5, #8]
   35854:	str	r5, [sp, #148]	; 0x94
   35858:	ldr	r4, [r5, #12]
   3585c:	cmp	r7, #75	; 0x4b
   35860:	ldr	r2, [r2]
   35864:	ldr	r5, [r2, r1, lsl #2]
   35868:	bne	3956c <fputs@plt+0x281b8>
   3586c:	add	r1, r4, r4, lsl #2
   35870:	mov	r2, r3
   35874:	ldr	r4, [r2, r1, lsl #3]!
   35878:	ldr	r9, [r2, #4]
   3587c:	b	39570 <fputs@plt+0x281bc>
   35880:	ldr	r0, [r9, #116]	; 0x74
   35884:	add	r0, r0, #1
   35888:	str	r0, [r9, #116]	; 0x74
   3588c:	ldr	r1, [sp, #108]	; 0x6c
   35890:	ldr	r0, [r5, #4]
   35894:	ldr	r1, [r1]
   35898:	ldr	sl, [r1, r0, lsl #2]
   3589c:	ldrb	r0, [sl]
   358a0:	cmp	r0, #1
   358a4:	bne	35ff0 <fputs@plt+0x24c3c>
   358a8:	ldr	r0, [sl, #16]
   358ac:	ldrb	r1, [r0, #56]	; 0x38
   358b0:	cmp	r1, #0
   358b4:	beq	39c98 <fputs@plt+0x288e4>
   358b8:	str	r4, [sp, #160]	; 0xa0
   358bc:	mov	r4, r0
   358c0:	bl	45ba0 <fputs@plt+0x347ec>
   358c4:	cmp	r0, #0
   358c8:	bne	3dcf0 <fputs@plt+0x2c93c>
   358cc:	ldrb	r0, [r4, #59]	; 0x3b
   358d0:	mov	r1, r4
   358d4:	cmp	r0, #0
   358d8:	beq	3afc0 <fputs@plt+0x29c0c>
   358dc:	mov	r2, #0
   358e0:	mov	r0, #0
   358e4:	str	r5, [sp, #148]	; 0x94
   358e8:	str	sl, [sp, #24]
   358ec:	str	r1, [sp, #28]
   358f0:	str	r0, [sp, #36]	; 0x24
   358f4:	mov	r0, #0
   358f8:	str	r2, [sp, #96]	; 0x60
   358fc:	str	r0, [fp, #-160]	; 0xffffff60
   35900:	add	r0, r2, r2, lsl #3
   35904:	add	r0, r1, r0, lsl #3
   35908:	ldr	r1, [r0, #92]!	; 0x5c
   3590c:	str	r0, [sp, #104]	; 0x68
   35910:	sub	r0, r0, #28
   35914:	cmp	r1, #17
   35918:	str	r0, [sp, #124]	; 0x7c
   3591c:	mov	r0, #0
   35920:	blt	35b48 <fputs@plt+0x24794>
   35924:	mov	r2, #16
   35928:	mvn	r4, #0
   3592c:	mov	r3, #0
   35930:	mov	r5, r0
   35934:	lsl	r0, r3, #4
   35938:	lsl	r7, r2, #4
   3593c:	add	r4, r4, #1
   35940:	orr	r3, r0, r2, lsr #28
   35944:	rsbs	r2, r1, r2, lsl #4
   35948:	add	r0, r5, #1
   3594c:	sbcs	r2, r3, r1, asr #31
   35950:	mov	r2, r7
   35954:	blt	35930 <fputs@plt+0x2457c>
   35958:	mov	r0, #0
   3595c:	cmp	r1, #16
   35960:	str	r0, [sp, #172]	; 0xac
   35964:	str	r0, [sp, #168]	; 0xa8
   35968:	ble	35b50 <fputs@plt+0x2479c>
   3596c:	mov	r0, #16
   35970:	bl	46760 <fputs@plt+0x353ac>
   35974:	mov	r6, r0
   35978:	str	r0, [fp, #-160]	; 0xffffff60
   3597c:	cmp	r0, #0
   35980:	ldr	r0, [sp, #104]	; 0x68
   35984:	mov	r1, #0
   35988:	movweq	r1, #7
   3598c:	ldr	r0, [r0]
   35990:	cmp	r0, #1
   35994:	blt	35b68 <fputs@plt+0x247b4>
   35998:	cmp	r6, #0
   3599c:	beq	35b68 <fputs@plt+0x247b4>
   359a0:	str	r6, [sp, #40]	; 0x28
   359a4:	ldr	r6, [sp, #124]	; 0x7c
   359a8:	ldr	r7, [sp, #104]	; 0x68
   359ac:	mov	r9, #0
   359b0:	mov	r8, #0
   359b4:	mov	sl, #0
   359b8:	sub	r1, r0, sl
   359bc:	add	r2, sp, #168	; 0xa8
   359c0:	sub	r3, fp, #56	; 0x38
   359c4:	mov	r0, r6
   359c8:	str	r9, [fp, #-56]	; 0xffffffc8
   359cc:	cmp	r1, #16
   359d0:	movge	r1, #16
   359d4:	bl	46610 <fputs@plt+0x3525c>
   359d8:	cmp	r0, #0
   359dc:	beq	359e8 <fputs@plt+0x24634>
   359e0:	mov	r1, r0
   359e4:	b	35b1c <fputs@plt+0x24768>
   359e8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   359ec:	sub	r2, fp, #128	; 0x80
   359f0:	mov	r0, r6
   359f4:	bl	470a8 <fputs@plt+0x35cf4>
   359f8:	mov	r2, r0
   359fc:	cmp	r4, #0
   35a00:	beq	35a28 <fputs@plt+0x24674>
   35a04:	mov	r7, #1
   35a08:	mov	r0, r5
   35a0c:	subs	r0, r0, #1
   35a10:	lsl	r7, r7, #4
   35a14:	bne	35a0c <fputs@plt+0x24658>
   35a18:	cmp	r2, #0
   35a1c:	beq	35a3c <fputs@plt+0x24688>
   35a20:	ldr	r0, [fp, #-128]	; 0xffffff80
   35a24:	b	35b04 <fputs@plt+0x24750>
   35a28:	ldr	r0, [fp, #-128]	; 0xffffff80
   35a2c:	ldr	r1, [sp, #40]	; 0x28
   35a30:	cmp	r2, #0
   35a34:	bne	35b04 <fputs@plt+0x24750>
   35a38:	b	35ac8 <fputs@plt+0x24714>
   35a3c:	ldr	r1, [sp, #40]	; 0x28
   35a40:	mov	r9, #0
   35a44:	sdiv	r0, r8, r7
   35a48:	ldr	r1, [r1, #12]
   35a4c:	asr	r2, r0, #31
   35a50:	add	r2, r0, r2, lsr #28
   35a54:	bic	r2, r2, #15
   35a58:	sub	r0, r0, r2
   35a5c:	rsb	r0, r0, r0, lsl #3
   35a60:	add	r6, r1, r0, lsl #3
   35a64:	ldr	r0, [r6, #48]!	; 0x30
   35a68:	cmp	r0, #0
   35a6c:	bne	35a9c <fputs@plt+0x246e8>
   35a70:	mov	r0, #16
   35a74:	bl	46760 <fputs@plt+0x353ac>
   35a78:	cmp	r0, #0
   35a7c:	beq	35af0 <fputs@plt+0x2473c>
   35a80:	mov	r1, r0
   35a84:	ldr	r0, [sp, #124]	; 0x7c
   35a88:	mov	r2, r6
   35a8c:	bl	470a8 <fputs@plt+0x35cf4>
   35a90:	cmp	r0, #0
   35a94:	bne	35af8 <fputs@plt+0x24744>
   35a98:	ldr	r0, [r6]
   35a9c:	asr	r1, r7, #31
   35aa0:	add	r9, r9, #1
   35aa4:	add	r1, r7, r1, lsr #28
   35aa8:	cmp	r9, r4
   35aac:	asr	r7, r1, #4
   35ab0:	ldr	r1, [r0, #4]
   35ab4:	bcc	35a44 <fputs@plt+0x24690>
   35ab8:	ldr	r0, [fp, #-128]	; 0xffffff80
   35abc:	ldr	r6, [sp, #124]	; 0x7c
   35ac0:	ldr	r7, [sp, #104]	; 0x68
   35ac4:	mov	r9, #0
   35ac8:	asr	r2, r8, #31
   35acc:	ldr	r1, [r1, #12]
   35ad0:	add	r2, r8, r2, lsr #28
   35ad4:	bic	r2, r2, #15
   35ad8:	sub	r2, r8, r2
   35adc:	rsb	r2, r2, r2, lsl #3
   35ae0:	add	r1, r1, r2, lsl #3
   35ae4:	str	r0, [r1, #48]	; 0x30
   35ae8:	mov	r1, #0
   35aec:	b	35b18 <fputs@plt+0x24764>
   35af0:	mov	r2, #7
   35af4:	b	35afc <fputs@plt+0x24748>
   35af8:	mov	r2, r0
   35afc:	ldr	r0, [fp, #-128]	; 0xffffff80
   35b00:	mov	r9, #0
   35b04:	mov	r6, r2
   35b08:	bl	335b8 <fputs@plt+0x22204>
   35b0c:	mov	r1, r6
   35b10:	ldr	r7, [sp, #104]	; 0x68
   35b14:	ldr	r6, [sp, #124]	; 0x7c
   35b18:	add	r8, r8, #1
   35b1c:	cmp	r1, #0
   35b20:	bne	35b34 <fputs@plt+0x24780>
   35b24:	ldr	r0, [r7]
   35b28:	add	sl, sl, #16
   35b2c:	cmp	r0, sl
   35b30:	bgt	359b8 <fputs@plt+0x24604>
   35b34:	ldr	r9, [sp, #120]	; 0x78
   35b38:	ldr	r8, [sp, #112]	; 0x70
   35b3c:	ldr	sl, [sp, #24]
   35b40:	ldr	r6, [sp, #40]	; 0x28
   35b44:	b	35b68 <fputs@plt+0x247b4>
   35b48:	str	r0, [sp, #172]	; 0xac
   35b4c:	str	r0, [sp, #168]	; 0xa8
   35b50:	ldr	r0, [sp, #124]	; 0x7c
   35b54:	add	r2, sp, #168	; 0xa8
   35b58:	sub	r3, fp, #160	; 0xa0
   35b5c:	bl	46610 <fputs@plt+0x3525c>
   35b60:	ldr	r6, [fp, #-160]	; 0xffffff60
   35b64:	mov	r1, r0
   35b68:	ldr	r5, [sp, #148]	; 0x94
   35b6c:	ldr	r2, [sp, #96]	; 0x60
   35b70:	cmp	r1, #0
   35b74:	bne	3dca8 <fputs@plt+0x2c8f4>
   35b78:	ldr	r1, [sp, #28]
   35b7c:	add	r2, r2, #1
   35b80:	ldrb	r0, [r1, #59]	; 0x3b
   35b84:	cmp	r2, r0
   35b88:	mov	r0, r6
   35b8c:	bcc	358f0 <fputs@plt+0x2453c>
   35b90:	b	3afc4 <fputs@plt+0x29c10>
   35b94:	ldr	r1, [sp, #108]	; 0x6c
   35b98:	ldr	r0, [r5, #4]
   35b9c:	ldr	r1, [r1]
   35ba0:	ldr	r0, [r1, r0, lsl #2]
   35ba4:	cmp	r0, #0
   35ba8:	beq	3cf9c <fputs@plt+0x2bbe8>
   35bac:	ldr	r3, [sp, #108]	; 0x6c
   35bb0:	ldr	r0, [r5, #4]
   35bb4:	ldr	r1, [r5, #12]
   35bb8:	str	r4, [sp, #160]	; 0xa0
   35bbc:	ldr	r2, [r5, #16]
   35bc0:	ldr	r3, [r3]
   35bc4:	ldr	r4, [r3, r0, lsl #2]
   35bc8:	str	r1, [sp, #164]	; 0xa4
   35bcc:	add	r1, sp, #164	; 0xa4
   35bd0:	ldr	r0, [r4, #16]
   35bd4:	blx	r2
   35bd8:	mov	lr, r0
   35bdc:	mov	r0, #0
   35be0:	cmp	lr, #0
   35be4:	str	r0, [r4, #56]	; 0x38
   35be8:	bne	3e308 <fputs@plt+0x2cf54>
   35bec:	ldr	r0, [sp, #164]	; 0xa4
   35bf0:	cmp	r0, #0
   35bf4:	beq	35fc4 <fputs@plt+0x24c10>
   35bf8:	mov	r0, #1
   35bfc:	strb	r0, [r4, #2]
   35c00:	ldr	r4, [sp, #160]	; 0xa0
   35c04:	mov	r0, #0
   35c08:	str	r0, [sp, #124]	; 0x7c
   35c0c:	b	3b960 <fputs@plt+0x2a5ac>
   35c10:	ldr	r0, [r5, #4]
   35c14:	ldr	r1, [sp, #152]	; 0x98
   35c18:	mov	r7, r4
   35c1c:	mov	r6, r5
   35c20:	mov	r4, #2
   35c24:	mov	r5, #2
   35c28:	add	r0, r0, r0, lsl #2
   35c2c:	add	r0, r1, r0, lsl #3
   35c30:	ldrb	r1, [r0, #8]
   35c34:	tst	r1, #1
   35c38:	bne	35c48 <fputs@plt+0x24894>
   35c3c:	bl	19e28 <fputs@plt+0x8a74>
   35c40:	orrs	r5, r0, r1
   35c44:	movwne	r5, #1
   35c48:	ldr	r0, [r6, #8]
   35c4c:	ldr	r1, [sp, #152]	; 0x98
   35c50:	add	r0, r0, r0, lsl #2
   35c54:	add	r0, r1, r0, lsl #3
   35c58:	ldrb	r1, [r0, #8]
   35c5c:	tst	r1, #1
   35c60:	bne	35c70 <fputs@plt+0x248bc>
   35c64:	bl	19e28 <fputs@plt+0x8a74>
   35c68:	orrs	r4, r0, r1
   35c6c:	movwne	r4, #1
   35c70:	ldrb	r0, [r6]
   35c74:	movw	r1, #51272	; 0xc848
   35c78:	movw	r2, #51281	; 0xc851
   35c7c:	movt	r1, #8
   35c80:	movt	r2, #8
   35c84:	cmp	r0, #72	; 0x48
   35c88:	add	r0, r5, r5, lsl #1
   35c8c:	mov	r5, r6
   35c90:	moveq	r2, r1
   35c94:	add	r0, r4, r0
   35c98:	ldr	r1, [r6, #12]
   35c9c:	ldrb	r0, [r2, r0]
   35ca0:	cmp	r0, #2
   35ca4:	bne	396d8 <fputs@plt+0x28324>
   35ca8:	add	r0, r1, r1, lsl #2
   35cac:	ldr	r1, [sp, #152]	; 0x98
   35cb0:	add	r0, r1, r0, lsl #3
   35cb4:	ldrh	r1, [r0, #8]
   35cb8:	and	r1, r1, #15872	; 0x3e00
   35cbc:	orr	r1, r1, #1
   35cc0:	strh	r1, [r0, #8]
   35cc4:	b	3b4d8 <fputs@plt+0x2a124>
   35cc8:	ldr	r0, [r5, #4]
   35ccc:	ldr	r1, [sp, #152]	; 0x98
   35cd0:	add	r0, r0, r0, lsl #2
   35cd4:	add	r0, r1, r0, lsl #3
   35cd8:	ldrb	r1, [r0, #8]
   35cdc:	tst	r1, #1
   35ce0:	bne	39700 <fputs@plt+0x2834c>
   35ce4:	bl	19da4 <fputs@plt+0x89f0>
   35ce8:	ldrb	r2, [r5]
   35cec:	vcmp.f64	d0, #0.0
   35cf0:	mov	r1, #0
   35cf4:	mov	r0, #0
   35cf8:	vmrs	APSR_nzcv, fpscr
   35cfc:	movwne	r1, #1
   35d00:	cmp	r2, #46	; 0x2e
   35d04:	bne	39704 <fputs@plt+0x28350>
   35d08:	vcmp.f64	d0, #0.0
   35d0c:	vmrs	APSR_nzcv, fpscr
   35d10:	movweq	r0, #1
   35d14:	mov	r1, r0
   35d18:	b	39704 <fputs@plt+0x28350>
   35d1c:	ldmib	r5, {r1, r2}
   35d20:	mov	r3, #0
   35d24:	mov	r0, r9
   35d28:	mov	r9, r4
   35d2c:	str	r3, [sp]
   35d30:	mvn	r3, #0
   35d34:	bl	3ed34 <fputs@plt+0x2d980>
   35d38:	cmp	r0, #0
   35d3c:	beq	3de04 <fputs@plt+0x2ca50>
   35d40:	mov	r4, r0
   35d44:	mov	r0, #1
   35d48:	movw	r3, #1054	; 0x41e
   35d4c:	mov	r2, r8
   35d50:	str	r9, [sp, #160]	; 0xa0
   35d54:	strb	r0, [r4, #2]
   35d58:	add	r6, r4, #20
   35d5c:	ldrb	r0, [r4, #5]
   35d60:	orr	r0, r0, #1
   35d64:	strb	r0, [r4, #5]
   35d68:	ldrb	r1, [r5, #3]
   35d6c:	ldr	r0, [r8]
   35d70:	orr	r1, r1, #5
   35d74:	stm	sp, {r1, r3}
   35d78:	mov	r1, #0
   35d7c:	mov	r3, r6
   35d80:	bl	26268 <fputs@plt+0x14eb4>
   35d84:	cmp	r0, #0
   35d88:	bne	3de34 <fputs@plt+0x2ca80>
   35d8c:	ldr	r0, [r6]
   35d90:	mov	r1, #1
   35d94:	bl	17a24 <fputs@plt+0x6670>
   35d98:	ldr	r9, [sp, #120]	; 0x78
   35d9c:	cmp	r0, #0
   35da0:	bne	3dcf0 <fputs@plt+0x2c93c>
   35da4:	mov	r1, r5
   35da8:	ldr	r5, [r5, #16]
   35dac:	cmp	r5, #0
   35db0:	beq	39c00 <fputs@plt+0x2884c>
   35db4:	ldr	r0, [r6]
   35db8:	mov	r6, r1
   35dbc:	ldrb	r1, [r1, #3]
   35dc0:	orr	r2, r1, #2
   35dc4:	add	r1, sp, #168	; 0xa8
   35dc8:	bl	3efa8 <fputs@plt+0x2dbf4>
   35dcc:	mov	lr, r0
   35dd0:	cmp	r0, #0
   35dd4:	bne	35e00 <fputs@plt+0x24a4c>
   35dd8:	str	r5, [r4, #24]
   35ddc:	mov	r2, #4
   35de0:	ldr	r0, [r4, #16]
   35de4:	ldr	r3, [r4, #20]
   35de8:	ldr	r1, [sp, #168]	; 0xa8
   35dec:	str	r0, [sp]
   35df0:	mov	r0, r3
   35df4:	mov	r3, r5
   35df8:	bl	3ee58 <fputs@plt+0x2daa4>
   35dfc:	mov	lr, r0
   35e00:	mov	r0, #0
   35e04:	strb	r0, [r4, #4]
   35e08:	b	39c2c <fputs@plt+0x28878>
   35e0c:	ldr	r1, [sp, #108]	; 0x6c
   35e10:	ldr	r0, [r5, #4]
   35e14:	str	r4, [sp, #160]	; 0xa0
   35e18:	str	r5, [sp, #148]	; 0x94
   35e1c:	ldr	r5, [r5, #8]
   35e20:	ldr	r1, [r1]
   35e24:	ldr	r7, [r1, r0, lsl #2]
   35e28:	ldr	r4, [r7, #16]
   35e2c:	ldrb	r6, [r7, #4]
   35e30:	mov	r0, r4
   35e34:	bl	300c8 <fputs@plt+0x1ed14>
   35e38:	cmp	r6, #0
   35e3c:	beq	39830 <fputs@plt+0x2847c>
   35e40:	ldr	r6, [r4, #28]
   35e44:	ldr	r0, [r8, #92]	; 0x5c
   35e48:	cmp	r6, r0
   35e4c:	bls	39848 <fputs@plt+0x28494>
   35e50:	b	3de28 <fputs@plt+0x2ca74>
   35e54:	str	r4, [sp, #160]	; 0xa0
   35e58:	ldmib	r5, {r0, r1}
   35e5c:	ldr	r2, [sp, #108]	; 0x6c
   35e60:	ldr	r2, [r2]
   35e64:	ldr	r4, [r2, r0, lsl #2]
   35e68:	ldr	r2, [sp, #152]	; 0x98
   35e6c:	add	r0, r1, r1, lsl #2
   35e70:	mov	r1, r5
   35e74:	str	r1, [sp, #148]	; 0x94
   35e78:	add	r5, r2, r0, lsl #3
   35e7c:	ldrb	r0, [r1, #3]
   35e80:	tst	r0, #1
   35e84:	ldrne	r0, [r9, #92]	; 0x5c
   35e88:	addne	r0, r0, #1
   35e8c:	strne	r0, [r9, #92]	; 0x5c
   35e90:	ldrb	r0, [r5, #9]
   35e94:	tst	r0, #64	; 0x40
   35e98:	beq	35eb4 <fputs@plt+0x24b00>
   35e9c:	mov	r0, r5
   35ea0:	bl	19ca8 <fputs@plt+0x88f4>
   35ea4:	cmp	r0, #0
   35ea8:	bne	3e56c <fputs@plt+0x2d1b8>
   35eac:	ldr	r0, [sp, #148]	; 0x94
   35eb0:	ldrb	r7, [r0]
   35eb4:	cmp	r7, #109	; 0x6d
   35eb8:	bne	39710 <fputs@plt+0x2835c>
   35ebc:	mov	r9, r5
   35ec0:	ldr	r4, [r4, #16]
   35ec4:	ldr	r0, [r9, #16]!
   35ec8:	ldrsb	r1, [r0, #1]!
   35ecc:	cmp	r1, #0
   35ed0:	blt	3adb4 <fputs@plt+0x29a00>
   35ed4:	uxtb	r0, r1
   35ed8:	str	r0, [sp, #168]	; 0xa8
   35edc:	b	3adc0 <fputs@plt+0x29a0c>
   35ee0:	ldr	r1, [sp, #108]	; 0x6c
   35ee4:	ldr	r0, [r5, #4]
   35ee8:	str	r4, [sp, #160]	; 0xa0
   35eec:	ldr	r1, [r1]
   35ef0:	ldr	r4, [r1, r0, lsl #2]
   35ef4:	ldr	r0, [r4, #16]
   35ef8:	ldrb	r0, [r0, #66]	; 0x42
   35efc:	cmp	r0, #1
   35f00:	beq	35f14 <fputs@plt+0x24b60>
   35f04:	mov	r0, r4
   35f08:	bl	41044 <fputs@plt+0x2fc90>
   35f0c:	cmp	r0, #0
   35f10:	bne	3dcf0 <fputs@plt+0x2c93c>
   35f14:	ldrb	r0, [r4, #2]
   35f18:	cmp	r0, #0
   35f1c:	beq	39a20 <fputs@plt+0x2866c>
   35f20:	ldr	r0, [r5, #8]
   35f24:	ldr	r1, [sp, #152]	; 0x98
   35f28:	movw	r3, #9312	; 0x2460
   35f2c:	add	r0, r0, r0, lsl #2
   35f30:	add	r0, r1, r0, lsl #3
   35f34:	mov	r1, r0
   35f38:	ldrh	r2, [r1, #8]!
   35f3c:	tst	r2, r3
   35f40:	beq	3a0b4 <fputs@plt+0x28d00>
   35f44:	bl	33934 <fputs@plt+0x22580>
   35f48:	b	3cf90 <fputs@plt+0x2bbdc>
   35f4c:	ldr	r0, [sp, #100]	; 0x64
   35f50:	ldr	r1, [r5, #8]
   35f54:	str	r4, [sp, #160]	; 0xa0
   35f58:	movw	r2, #9312	; 0x2460
   35f5c:	ldr	r0, [r0]
   35f60:	add	r1, r1, r1, lsl #2
   35f64:	add	r4, r0, r1, lsl #3
   35f68:	mov	r0, r4
   35f6c:	ldrh	r1, [r0, #8]!
   35f70:	tst	r1, r2
   35f74:	beq	398d8 <fputs@plt+0x28524>
   35f78:	mov	r0, r4
   35f7c:	bl	40c0c <fputs@plt+0x2f858>
   35f80:	ldrb	r7, [r5]
   35f84:	b	398e0 <fputs@plt+0x2852c>
   35f88:	mov	r0, r7
   35f8c:	movw	r2, #9312	; 0x2460
   35f90:	ldrh	r1, [r0, #8]!
   35f94:	tst	r1, r2
   35f98:	beq	39a00 <fputs@plt+0x2864c>
   35f9c:	mov	r0, r7
   35fa0:	bl	33934 <fputs@plt+0x22580>
   35fa4:	b	3cf98 <fputs@plt+0x2bbe4>
   35fa8:	ldr	r7, [sp, #140]	; 0x8c
   35fac:	tst	r0, #18
   35fb0:	beq	39aac <fputs@plt+0x286f8>
   35fb4:	mov	r0, r9
   35fb8:	bl	40c78 <fputs@plt+0x2f8c4>
   35fbc:	mov	r2, r0
   35fc0:	b	39ab0 <fputs@plt+0x286fc>
   35fc4:	mov	r1, #0
   35fc8:	mov	r0, #0
   35fcc:	strb	r1, [r4, #2]
   35fd0:	str	r0, [sp, #124]	; 0x7c
   35fd4:	ldr	r4, [sp, #160]	; 0xa0
   35fd8:	ldrb	r0, [r5, #3]
   35fdc:	add	r0, r9, r0, lsl #2
   35fe0:	ldr	r1, [r0, #108]	; 0x6c
   35fe4:	add	r1, r1, #1
   35fe8:	str	r1, [r0, #108]	; 0x6c
   35fec:	b	3b94c <fputs@plt+0x2a598>
   35ff0:	mov	r7, r4
   35ff4:	ldr	r4, [sl, #16]
   35ff8:	mov	r0, r4
   35ffc:	bl	4146c <fputs@plt+0x300b8>
   36000:	mov	lr, r0
   36004:	mov	r0, #1
   36008:	cmp	lr, #0
   3600c:	bne	3b88c <fputs@plt+0x2a4d8>
   36010:	ldrb	r1, [r4, #66]	; 0x42
   36014:	cmp	r1, #0
   36018:	beq	3b888 <fputs@plt+0x2a4d4>
   3601c:	mov	r0, r4
   36020:	bl	422d8 <fputs@plt+0x30f24>
   36024:	mov	lr, r0
   36028:	mov	r0, #0
   3602c:	b	3b88c <fputs@plt+0x2a4d8>
   36030:	cmp	r0, #66	; 0x42
   36034:	bne	360a0 <fputs@plt+0x24cec>
   36038:	tst	r4, #2
   3603c:	bne	3606c <fputs@plt+0x24cb8>
   36040:	ands	r0, r4, #12
   36044:	beq	3606c <fputs@plt+0x24cb8>
   36048:	ldr	r1, [sp, #116]	; 0x74
   3604c:	mov	r0, sl
   36050:	mov	r2, #1
   36054:	bl	33d60 <fputs@plt+0x229ac>
   36058:	ldrh	r1, [r8]
   3605c:	movw	r0, #33279	; 0x81ff
   36060:	and	r0, r4, r0
   36064:	and	r1, r1, #32256	; 0x7e00
   36068:	orr	r4, r1, r0
   3606c:	tst	r5, #2
   36070:	bne	360a0 <fputs@plt+0x24cec>
   36074:	ands	r0, r5, #12
   36078:	beq	360a0 <fputs@plt+0x24cec>
   3607c:	ldr	r1, [sp, #116]	; 0x74
   36080:	mov	r0, r6
   36084:	mov	r2, #1
   36088:	bl	33d60 <fputs@plt+0x229ac>
   3608c:	ldrh	r1, [r9]
   36090:	movw	r0, #33279	; 0x81ff
   36094:	and	r0, r5, r0
   36098:	and	r1, r1, #32256	; 0x7e00
   3609c:	orr	r5, r1, r0
   360a0:	tst	r4, #16384	; 0x4000
   360a4:	beq	360b8 <fputs@plt+0x24d04>
   360a8:	mov	r0, sl
   360ac:	bl	19ca8 <fputs@plt+0x88f4>
   360b0:	movw	r0, #49151	; 0xbfff
   360b4:	and	r4, r4, r0
   360b8:	tst	r5, #16384	; 0x4000
   360bc:	beq	360d0 <fputs@plt+0x24d1c>
   360c0:	mov	r0, r6
   360c4:	bl	19ca8 <fputs@plt+0x88f4>
   360c8:	movw	r0, #49151	; 0xbfff
   360cc:	and	r5, r5, r0
   360d0:	ldr	r7, [sp, #148]	; 0x94
   360d4:	mov	r0, r6
   360d8:	mov	r1, sl
   360dc:	ldr	r2, [r7, #16]
   360e0:	bl	3e954 <fputs@plt+0x2d5a0>
   360e4:	ldrb	r7, [r7]
   360e8:	b	36198 <fputs@plt+0x24de4>
   360ec:	ldr	r0, [r8, #16]
   360f0:	ldr	r1, [r8, #24]
   360f4:	ldr	r6, [r5, #16]
   360f8:	ldr	r3, [r5, #12]
   360fc:	tst	r7, #1
   36100:	ldrb	r2, [r0, #67]	; 0x43
   36104:	strh	r6, [sp, #176]	; 0xb0
   36108:	str	r1, [sp, #168]	; 0xa8
   3610c:	mov	r1, #1
   36110:	mvneq	r1, #0
   36114:	strb	r1, [sp, #178]	; 0xb2
   36118:	add	r1, r3, r3, lsl #2
   3611c:	ldr	r3, [sp, #152]	; 0x98
   36120:	add	r1, r3, r1, lsl #3
   36124:	str	r1, [sp, #172]	; 0xac
   36128:	ldrb	r3, [r1, #9]
   3612c:	ubfx	r4, r2, #1, #1
   36130:	tst	r3, #64	; 0x40
   36134:	beq	36144 <fputs@plt+0x24d90>
   36138:	mov	r0, r1
   3613c:	bl	19ca8 <fputs@plt+0x88f4>
   36140:	ldr	r0, [r8, #16]
   36144:	mov	r1, #0
   36148:	sub	r2, fp, #128	; 0x80
   3614c:	mov	r3, #0
   36150:	strb	r1, [sp, #182]	; 0xb6
   36154:	stm	sp, {r1, r2}
   36158:	add	r1, sp, #168	; 0xa8
   3615c:	mov	r2, #0
   36160:	bl	3f30c <fputs@plt+0x2df58>
   36164:	cmp	r0, #0
   36168:	bne	3dd98 <fputs@plt+0x2c9e4>
   3616c:	cmp	r4, #0
   36170:	beq	3b1d0 <fputs@plt+0x29e1c>
   36174:	ldrb	r1, [sp, #182]	; 0xb6
   36178:	mov	r0, #1
   3617c:	cmp	r1, #0
   36180:	beq	3b280 <fputs@plt+0x29ecc>
   36184:	b	3b1d0 <fputs@plt+0x29e1c>
   36188:	and	r0, r4, r5
   3618c:	mvn	r0, r0
   36190:	orr	r0, r0, r5, lsr #8
   36194:	and	r0, r0, #1
   36198:	ldr	r3, [sp, #120]	; 0x78
   3619c:	sub	r1, r7, #78	; 0x4e
   361a0:	cmp	r1, #4
   361a4:	bhi	39958 <fputs@plt+0x285a4>
   361a8:	add	r2, pc, #0
   361ac:	ldr	pc, [r2, r1, lsl #2]
   361b0:	andeq	r6, r3, r4, asr #3
   361b4:	andeq	r9, r3, r4, ror #18
   361b8:	andeq	r9, r3, r0, ror r9
   361bc:	andeq	r9, r3, r0, lsl #19
   361c0:	muleq	r3, r4, r9
   361c4:	cmp	r0, #0
   361c8:	movwne	r0, #1
   361cc:	b	39998 <fputs@plt+0x285e4>
   361d0:	add	r1, sp, #168	; 0xa8
   361d4:	sub	r3, fp, #56	; 0x38
   361d8:	mov	r2, #183	; 0xb7
   361dc:	bl	3f95c <fputs@plt+0x2e5a8>
   361e0:	cmp	r0, #0
   361e4:	beq	3df64 <fputs@plt+0x2cbb0>
   361e8:	mov	r4, r0
   361ec:	ldr	r0, [sp, #152]	; 0x98
   361f0:	add	r7, r0, r7, lsl #3
   361f4:	ldrb	r0, [r7, #9]
   361f8:	tst	r0, #64	; 0x40
   361fc:	movne	r0, r5
   36200:	blne	19ca8 <fputs@plt+0x88f4>
   36204:	ldr	r1, [r7, #12]
   36208:	ldr	r2, [r7, #16]
   3620c:	ldr	r0, [r6, #24]
   36210:	mov	r3, r4
   36214:	bl	3f9f4 <fputs@plt+0x2e640>
   36218:	ldr	r0, [sp, #148]	; 0x94
   3621c:	mov	r1, #0
   36220:	mov	r5, #0
   36224:	strb	r1, [r4, #10]
   36228:	ldrb	r0, [r0]
   3622c:	cmp	r0, #67	; 0x43
   36230:	bne	39d28 <fputs@plt+0x28974>
   36234:	ldrh	r0, [r4, #8]
   36238:	mov	r5, #0
   3623c:	cmp	r0, #0
   36240:	beq	39d28 <fputs@plt+0x28974>
   36244:	ldr	r2, [r4, #4]
   36248:	mov	r3, #0
   3624c:	add	r2, r2, #8
   36250:	ldrb	r7, [r2]
   36254:	tst	r7, #1
   36258:	bne	39d24 <fputs@plt+0x28970>
   3625c:	add	r3, r3, #1
   36260:	add	r2, r2, #40	; 0x28
   36264:	cmp	r3, r0
   36268:	bcc	36250 <fputs@plt+0x24e9c>
   3626c:	mov	r5, #0
   36270:	b	39d28 <fputs@plt+0x28974>
   36274:	ldr	r0, [sp, #100]	; 0x64
   36278:	ldr	r1, [r5, #8]
   3627c:	movw	r2, #9312	; 0x2460
   36280:	str	r4, [sp, #160]	; 0xa0
   36284:	ldr	r0, [r0]
   36288:	add	r1, r1, r1, lsl #2
   3628c:	add	r0, r0, r1, lsl #3
   36290:	mov	r3, r0
   36294:	ldrh	r1, [r3, #8]!
   36298:	tst	r1, r2
   3629c:	beq	3a2b0 <fputs@plt+0x28efc>
   362a0:	mov	r4, r0
   362a4:	bl	40c0c <fputs@plt+0x2f858>
   362a8:	b	3a2b8 <fputs@plt+0x28f04>
   362ac:	ldrb	r1, [r5, #3]
   362b0:	ldr	r0, [r5, #12]
   362b4:	ldr	r7, [r5, #16]
   362b8:	cmp	r1, #0
   362bc:	ldrne	r1, [r9, #176]	; 0xb0
   362c0:	cmpne	r1, #0
   362c4:	bne	3b4f4 <fputs@plt+0x2a140>
   362c8:	ldr	r1, [r8, #132]	; 0x84
   362cc:	ldr	r2, [r9, #184]	; 0xb8
   362d0:	str	r4, [sp, #160]	; 0xa0
   362d4:	cmp	r2, r1
   362d8:	bge	3e110 <fputs@plt+0x2cd5c>
   362dc:	ldr	r1, [sp, #152]	; 0x98
   362e0:	add	r0, r0, r0, lsl #2
   362e4:	add	sl, r1, r0, lsl #3
   362e8:	mov	r4, sl
   362ec:	ldrb	r0, [r4, #8]!
   362f0:	tst	r0, #64	; 0x40
   362f4:	bne	3a0d0 <fputs@plt+0x28d1c>
   362f8:	mov	r0, r8
   362fc:	ldr	r8, [r7, #12]
   36300:	ldr	r1, [r7, #8]
   36304:	ldr	r3, [r7, #16]
   36308:	str	r5, [sp, #148]	; 0x94
   3630c:	clz	r2, r8
   36310:	str	r1, [sp, #104]	; 0x68
   36314:	add	r1, r8, r1
   36318:	lsr	r2, r2, #5
   3631c:	add	r9, r1, r2
   36320:	str	r2, [sp, #96]	; 0x60
   36324:	add	r1, r3, r8, lsl #2
   36328:	add	r2, r9, r9, lsl #2
   3632c:	add	r1, r1, r2, lsl #3
   36330:	str	r2, [sp, #152]	; 0x98
   36334:	add	r6, r1, #80	; 0x50
   36338:	asr	r3, r6, #31
   3633c:	mov	r2, r6
   36340:	bl	238bc <fputs@plt+0x12508>
   36344:	cmp	r0, #0
   36348:	beq	3dcc8 <fputs@plt+0x2c914>
   3634c:	mov	r1, #0
   36350:	mov	r2, r6
   36354:	mov	r5, r0
   36358:	bl	11174 <memset@plt>
   3635c:	ldrh	r0, [r4]
   36360:	movw	r1, #9312	; 0x2460
   36364:	tst	r0, r1
   36368:	bne	36378 <fputs@plt+0x24fc4>
   3636c:	ldr	r0, [sl, #24]
   36370:	cmp	r0, #0
   36374:	beq	36380 <fputs@plt+0x24fcc>
   36378:	mov	r0, sl
   3637c:	bl	338e8 <fputs@plt+0x22534>
   36380:	mov	r0, #64	; 0x40
   36384:	ldr	r1, [sp, #148]	; 0x94
   36388:	add	r6, r5, #80	; 0x50
   3638c:	strh	r0, [r4]
   36390:	ldr	r0, [sp, #156]	; 0x9c
   36394:	str	r5, [sl]
   36398:	str	r9, [r5, #64]	; 0x40
   3639c:	ldr	r9, [sp, #120]	; 0x78
   363a0:	sub	r0, r1, r0
   363a4:	movw	r1, #52429	; 0xcccd
   363a8:	str	r9, [r5]
   363ac:	asr	r0, r0, #2
   363b0:	movt	r1, #52428	; 0xcccc
   363b4:	mul	r0, r0, r1
   363b8:	ldr	r1, [r7, #12]
   363bc:	str	r0, [r5, #48]	; 0x30
   363c0:	str	r1, [r5, #68]	; 0x44
   363c4:	ldr	r1, [sp, #152]	; 0x98
   363c8:	ldr	r0, [r9, #8]
   363cc:	str	r0, [r5, #16]
   363d0:	ldr	r0, [r9, #28]
   363d4:	str	r0, [r5, #56]	; 0x38
   363d8:	ldr	r0, [r9, #56]	; 0x38
   363dc:	str	r0, [r5, #24]
   363e0:	ldr	r0, [r9, #36]	; 0x24
   363e4:	str	r0, [r5, #44]	; 0x2c
   363e8:	ldr	r0, [r9, #4]
   363ec:	str	r0, [r5, #8]
   363f0:	ldr	r0, [r9, #32]
   363f4:	str	r0, [r5, #52]	; 0x34
   363f8:	ldr	r0, [r7, #20]
   363fc:	str	r0, [r5, #28]
   36400:	ldr	r0, [r9, #200]	; 0xc8
   36404:	str	r0, [r5, #20]
   36408:	ldr	r0, [r9, #196]	; 0xc4
   3640c:	str	r0, [r5, #60]	; 0x3c
   36410:	mov	r0, #0
   36414:	cmp	r0, r1, lsl #3
   36418:	beq	3bc60 <fputs@plt+0x2a8ac>
   3641c:	ldr	r2, [sp, #96]	; 0x60
   36420:	ldr	r1, [sp, #104]	; 0x68
   36424:	ldr	r4, [sp, #160]	; 0xa0
   36428:	add	r2, r2, r2, lsl #2
   3642c:	add	r1, r1, r1, lsl #2
   36430:	lsl	r2, r2, #3
   36434:	add	r1, r2, r1, lsl #3
   36438:	add	r2, r8, r8, lsl #2
   3643c:	ldr	r8, [sp, #112]	; 0x70
   36440:	add	r1, r1, r2, lsl #3
   36444:	add	r2, r5, r0
   36448:	add	r0, r0, #40	; 0x28
   3644c:	mov	r3, #128	; 0x80
   36450:	cmp	r1, r0
   36454:	str	r8, [r2, #112]	; 0x70
   36458:	strh	r3, [r2, #88]	; 0x58
   3645c:	bne	36444 <fputs@plt+0x25090>
   36460:	ldr	r3, [sp, #140]	; 0x8c
   36464:	b	3bc6c <fputs@plt+0x2a8b8>
   36468:	ldr	r0, [r5, #4]
   3646c:	add	r1, r0, r0, lsl #2
   36470:	ldr	r0, [sp, #152]	; 0x98
   36474:	ldr	r1, [r0, r1, lsl #3]!
   36478:	ldr	r2, [r0, #4]
   3647c:	subs	r3, r1, #1
   36480:	sbcs	r3, r2, #0
   36484:	bge	379a0 <fputs@plt+0x265ec>
   36488:	b	3cf9c <fputs@plt+0x2bbe8>
   3648c:	ldr	r0, [r5, #4]
   36490:	ldr	r2, [sp, #152]	; 0x98
   36494:	ldr	r1, [r5, #16]
   36498:	str	r4, [sp, #160]	; 0xa0
   3649c:	add	r0, r0, r0, lsl #2
   364a0:	add	r4, r2, r0, lsl #3
   364a4:	mov	r0, r4
   364a8:	bl	339b0 <fputs@plt+0x225fc>
   364ac:	cmp	r0, #0
   364b0:	bne	3df78 <fputs@plt+0x2cbc4>
   364b4:	mov	r6, r5
   364b8:	mov	r5, r4
   364bc:	ldr	r7, [sp, #160]	; 0xa0
   364c0:	ldrh	r0, [r5, #8]!
   364c4:	tst	r0, #2
   364c8:	beq	364ec <fputs@plt+0x25138>
   364cc:	ldrb	r1, [r4, #10]
   364d0:	ldr	r2, [sp, #116]	; 0x74
   364d4:	cmp	r1, r2
   364d8:	beq	364ec <fputs@plt+0x25138>
   364dc:	ldr	r1, [sp, #116]	; 0x74
   364e0:	mov	r0, r4
   364e4:	bl	33e5c <fputs@plt+0x22aa8>
   364e8:	ldrh	r0, [r5]
   364ec:	mov	r1, #0
   364f0:	tst	r0, #18
   364f4:	str	r1, [sp, #124]	; 0x7c
   364f8:	beq	38590 <fputs@plt+0x271dc>
   364fc:	tst	r0, #16384	; 0x4000
   36500:	ldr	r1, [r4, #12]
   36504:	mov	r5, r6
   36508:	ldrne	r0, [r4]
   3650c:	addne	r1, r0, r1
   36510:	ldr	r0, [r4, #32]
   36514:	ldr	r0, [r0, #92]	; 0x5c
   36518:	cmp	r1, r0
   3651c:	ble	3cf98 <fputs@plt+0x2bbe4>
   36520:	b	3de2c <fputs@plt+0x2ca78>
   36524:	ldr	r0, [sp, #100]	; 0x64
   36528:	ldr	r1, [r5, #8]
   3652c:	movw	r3, #9312	; 0x2460
   36530:	ldr	r0, [r0]
   36534:	add	r1, r1, r1, lsl #2
   36538:	add	r0, r0, r1, lsl #3
   3653c:	mov	r1, r0
   36540:	ldrh	r2, [r1, #8]!
   36544:	tst	r2, r3
   36548:	beq	3a3c4 <fputs@plt+0x29010>
   3654c:	bl	40c0c <fputs@plt+0x2f858>
   36550:	b	3a3cc <fputs@plt+0x29018>
   36554:	ldr	r1, [sp, #108]	; 0x6c
   36558:	ldr	r0, [r5, #4]
   3655c:	mov	r7, r9
   36560:	mov	r9, r4
   36564:	mov	r4, #0
   36568:	ldr	r1, [r1]
   3656c:	ldr	r0, [r1, r0, lsl #2]
   36570:	mov	r1, #1
   36574:	str	r4, [r0, #56]	; 0x38
   36578:	strb	r1, [r0, #2]
   3657c:	ldrb	r1, [r0]
   36580:	cmp	r1, #0
   36584:	bne	365a4 <fputs@plt+0x251f0>
   36588:	mov	r6, r5
   3658c:	ldr	r5, [r0, #16]
   36590:	ldr	r0, [r5, #48]	; 0x30
   36594:	bl	14400 <fputs@plt+0x304c>
   36598:	strb	r4, [r5, #66]	; 0x42
   3659c:	str	r4, [r5, #48]	; 0x30
   365a0:	mov	r5, r6
   365a4:	mov	r4, r9
   365a8:	mov	r9, r7
   365ac:	b	3cf9c <fputs@plt+0x2bbe8>
   365b0:	ldr	r0, [r8, #180]	; 0xb4
   365b4:	cmp	r0, #0
   365b8:	beq	37cb0 <fputs@plt+0x268fc>
   365bc:	ldrb	r0, [r9, #87]	; 0x57
   365c0:	tst	r0, #2
   365c4:	bne	37cb0 <fputs@plt+0x268fc>
   365c8:	ldr	r7, [r5, #16]
   365cc:	cmp	r7, #0
   365d0:	bne	365e0 <fputs@plt+0x2522c>
   365d4:	ldr	r7, [r9, #168]	; 0xa8
   365d8:	cmp	r7, #0
   365dc:	beq	37cb0 <fputs@plt+0x268fc>
   365e0:	mov	r0, #0
   365e4:	add	r2, sp, #168	; 0xa8
   365e8:	str	r4, [sp, #160]	; 0xa0
   365ec:	str	r5, [sp, #148]	; 0x94
   365f0:	str	r0, [fp, #-56]	; 0xffffffc8
   365f4:	ldr	r3, [r9]
   365f8:	ldr	r1, [r3, #92]	; 0x5c
   365fc:	str	r2, [fp, #-152]	; 0xffffff68
   36600:	str	r2, [fp, #-156]	; 0xffffff64
   36604:	mov	r2, #100	; 0x64
   36608:	str	r3, [fp, #-160]	; 0xffffff60
   3660c:	str	r0, [fp, #-148]	; 0xffffff6c
   36610:	str	r2, [fp, #-144]	; 0xffffff70
   36614:	strh	r0, [fp, #-136]	; 0xffffff78
   36618:	str	r1, [fp, #-140]	; 0xffffff74
   3661c:	ldr	r0, [r3, #164]	; 0xa4
   36620:	cmp	r0, #2
   36624:	bge	366f0 <fputs@plt+0x2533c>
   36628:	ldrh	r0, [r9, #68]	; 0x44
   3662c:	cmp	r0, #0
   36630:	beq	3cfa4 <fputs@plt+0x2bbf0>
   36634:	ldrb	r0, [r7]
   36638:	str	r3, [sp, #104]	; 0x68
   3663c:	cmp	r0, #0
   36640:	beq	366fc <fputs@plt+0x25348>
   36644:	mov	r9, #1
   36648:	b	3d354 <fputs@plt+0x2bfa0>
   3664c:	mov	r4, r7
   36650:	add	r1, r7, #1
   36654:	uxtb	r0, r0
   36658:	mov	r7, r1
   3665c:	cmp	r0, #10
   36660:	movne	r1, r7
   36664:	ldrbne	r0, [r1], #1
   36668:	cmpne	r0, #0
   3666c:	bne	36654 <fputs@plt+0x252a0>
   36670:	ldr	r0, [fp, #-148]	; 0xffffff6c
   36674:	ldr	r2, [fp, #-144]	; 0xffffff70
   36678:	add	r1, r0, #3
   3667c:	cmp	r1, r2
   36680:	bcs	366a0 <fputs@plt+0x252ec>
   36684:	str	r1, [fp, #-148]	; 0xffffff6c
   36688:	movw	r2, #11565	; 0x2d2d
   3668c:	ldr	r1, [fp, #-152]	; 0xffffff68
   36690:	strh	r2, [r1, r0]!
   36694:	mov	r0, #32
   36698:	strb	r0, [r1, #2]
   3669c:	b	366b4 <fputs@plt+0x25300>
   366a0:	movw	r1, #3556	; 0xde4
   366a4:	sub	r0, fp, #160	; 0xa0
   366a8:	mov	r2, #3
   366ac:	movt	r1, #9
   366b0:	bl	2363c <fputs@plt+0x12288>
   366b4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   366b8:	ldr	r3, [fp, #-144]	; 0xffffff70
   366bc:	sub	r2, r7, r4
   366c0:	add	r1, r0, r2
   366c4:	cmp	r1, r3
   366c8:	bcs	366e4 <fputs@plt+0x25330>
   366cc:	str	r1, [fp, #-148]	; 0xffffff6c
   366d0:	ldr	r1, [fp, #-152]	; 0xffffff68
   366d4:	add	r0, r1, r0
   366d8:	mov	r1, r4
   366dc:	bl	1121c <memcpy@plt>
   366e0:	b	366f0 <fputs@plt+0x2533c>
   366e4:	sub	r0, fp, #160	; 0xa0
   366e8:	mov	r1, r4
   366ec:	bl	2363c <fputs@plt+0x12288>
   366f0:	ldrb	r0, [r7]
   366f4:	cmp	r0, #0
   366f8:	bne	3664c <fputs@plt+0x25298>
   366fc:	sub	r0, fp, #160	; 0xa0
   36700:	bl	15be0 <fputs@plt+0x482c>
   36704:	mov	r4, r0
   36708:	ldr	r2, [r8, #180]	; 0xb4
   3670c:	ldr	r0, [r8, #184]	; 0xb8
   36710:	mov	r1, r4
   36714:	blx	r2
   36718:	mov	r0, r8
   3671c:	mov	r1, r4
   36720:	bl	13ce4 <fputs@plt+0x2930>
   36724:	ldr	r9, [sp, #120]	; 0x78
   36728:	ldr	r4, [sp, #160]	; 0xa0
   3672c:	ldr	r5, [sp, #148]	; 0x94
   36730:	b	37cb0 <fputs@plt+0x268fc>
   36734:	str	r4, [sp, #160]	; 0xa0
   36738:	ldmib	r5, {r0, r1, r2}
   3673c:	ldr	r3, [r8, #16]
   36740:	add	r4, r3, r0, lsl #4
   36744:	ldr	r0, [r4, #4]
   36748:	bl	189a0 <fputs@plt+0x75ec>
   3674c:	mov	lr, r0
   36750:	ldr	r0, [r5, #8]
   36754:	cmp	r0, #2
   36758:	beq	3aff8 <fputs@plt+0x29c44>
   3675c:	cmp	r0, #1
   36760:	bne	3b004 <fputs@plt+0x29c50>
   36764:	ldr	r0, [r4, #12]
   36768:	ldr	r1, [r5, #12]
   3676c:	str	r1, [r0]
   36770:	ldr	r0, [r8, #24]
   36774:	orr	r0, r0, #2
   36778:	str	r0, [r8, #24]
   3677c:	b	3b004 <fputs@plt+0x29c50>
   36780:	ldr	r0, [sp, #100]	; 0x64
   36784:	ldr	r1, [r5, #8]
   36788:	movw	r3, #9312	; 0x2460
   3678c:	mov	sl, r9
   36790:	mov	r9, r4
   36794:	ldr	r0, [r0]
   36798:	add	r1, r1, r1, lsl #2
   3679c:	add	r0, r0, r1, lsl #3
   367a0:	mov	r1, r0
   367a4:	ldrh	r2, [r1, #8]!
   367a8:	tst	r2, r3
   367ac:	beq	3a3ec <fputs@plt+0x29038>
   367b0:	bl	40c0c <fputs@plt+0x2f858>
   367b4:	b	3a3f4 <fputs@plt+0x29040>
   367b8:	mov	r0, #0
   367bc:	movw	r2, #9312	; 0x2460
   367c0:	str	r4, [sp, #160]	; 0xa0
   367c4:	str	r0, [sp, #172]	; 0xac
   367c8:	str	r0, [sp, #168]	; 0xa8
   367cc:	str	r0, [fp, #-128]	; 0xffffff80
   367d0:	ldr	r0, [sp, #100]	; 0x64
   367d4:	ldr	r1, [r5, #8]
   367d8:	ldr	r0, [r0]
   367dc:	add	r1, r1, r1, lsl #2
   367e0:	add	sl, r0, r1, lsl #3
   367e4:	mov	r0, sl
   367e8:	ldrh	r1, [r0, #8]!
   367ec:	tst	r1, r2
   367f0:	beq	3a42c <fputs@plt+0x29078>
   367f4:	mov	r0, sl
   367f8:	bl	40c0c <fputs@plt+0x2f858>
   367fc:	b	3a434 <fputs@plt+0x29080>
   36800:	ldr	r0, [sp, #100]	; 0x64
   36804:	ldr	r1, [r5, #8]
   36808:	movw	r3, #9312	; 0x2460
   3680c:	ldr	r0, [r0]
   36810:	add	r1, r1, r1, lsl #2
   36814:	add	r0, r0, r1, lsl #3
   36818:	mov	r1, r0
   3681c:	ldrh	r2, [r1, #8]!
   36820:	tst	r2, r3
   36824:	beq	3a48c <fputs@plt+0x290d8>
   36828:	bl	40c0c <fputs@plt+0x2f858>
   3682c:	b	3a494 <fputs@plt+0x290e0>
   36830:	ldr	r0, [sp, #100]	; 0x64
   36834:	ldr	r1, [r5, #8]
   36838:	movw	r3, #9312	; 0x2460
   3683c:	ldr	r0, [r0]
   36840:	add	r1, r1, r1, lsl #2
   36844:	add	r0, r0, r1, lsl #3
   36848:	mov	r1, r0
   3684c:	ldrh	r2, [r1, #8]!
   36850:	tst	r2, r3
   36854:	beq	3a4ac <fputs@plt+0x290f8>
   36858:	bl	40c0c <fputs@plt+0x2f858>
   3685c:	b	3a4b4 <fputs@plt+0x29100>
   36860:	ldr	r0, [r5, #4]
   36864:	ldr	r1, [sp, #152]	; 0x98
   36868:	movw	r2, #65406	; 0xff7e
   3686c:	add	r0, r0, r0, lsl #2
   36870:	add	r0, r1, r0, lsl #3
   36874:	ldrh	r1, [r0, #8]
   36878:	and	r1, r1, r2
   3687c:	orr	r1, r1, #1
   36880:	strh	r1, [r0, #8]
   36884:	b	3cf9c <fputs@plt+0x2bbe8>
   36888:	ldr	r0, [sp, #100]	; 0x64
   3688c:	ldr	r1, [r5, #8]
   36890:	mov	r7, r4
   36894:	movw	r2, #9312	; 0x2460
   36898:	ldr	r0, [r0]
   3689c:	add	r1, r1, r1, lsl #2
   368a0:	add	r4, r0, r1, lsl #3
   368a4:	mov	r0, r4
   368a8:	ldrh	r1, [r0, #8]!
   368ac:	tst	r1, r2
   368b0:	beq	3a4c0 <fputs@plt+0x2910c>
   368b4:	mov	r0, r4
   368b8:	bl	40c0c <fputs@plt+0x2f858>
   368bc:	b	3a4c8 <fputs@plt+0x29114>
   368c0:	ldr	r1, [r5, #4]
   368c4:	ldr	r0, [r5, #8]
   368c8:	ldr	r2, [sp, #152]	; 0x98
   368cc:	add	r0, r0, r0, lsl #2
   368d0:	add	r1, r1, r1, lsl #2
   368d4:	add	r0, r2, r0, lsl #3
   368d8:	add	r1, r2, r1, lsl #3
   368dc:	b	3acb0 <fputs@plt+0x298fc>
   368e0:	ldr	r0, [r5, #4]
   368e4:	cmp	r0, #0
   368e8:	beq	3cf9c <fputs@plt+0x2bbe8>
   368ec:	ldr	r1, [sp, #152]	; 0x98
   368f0:	add	r0, r0, r0, lsl #2
   368f4:	movw	r3, #9312	; 0x2460
   368f8:	add	r0, r1, r0, lsl #3
   368fc:	mov	r1, r0
   36900:	ldrh	r2, [r1, #8]!
   36904:	tst	r2, r3
   36908:	beq	3b674 <fputs@plt+0x2a2c0>
   3690c:	mov	r2, #0
   36910:	b	3a0a8 <fputs@plt+0x28cf4>
   36914:	ldr	r0, [r5, #16]
   36918:	add	r0, r0, #4
   3691c:	b	3a988 <fputs@plt+0x295d4>
   36920:	ldr	r1, [r5, #16]
   36924:	ldrb	r0, [r1]
   36928:	cmp	r0, #0
   3692c:	beq	3cf9c <fputs@plt+0x2bbe8>
   36930:	ldr	r2, [r5, #4]
   36934:	ldr	r3, [sp, #152]	; 0x98
   36938:	mov	sl, r9
   3693c:	ldr	r9, [sp, #116]	; 0x74
   36940:	mov	r6, r5
   36944:	mov	r7, r4
   36948:	add	r5, r1, #1
   3694c:	add	r2, r2, r2, lsl #2
   36950:	add	r4, r3, r2, lsl #3
   36954:	uxtb	r1, r0
   36958:	mov	r0, r4
   3695c:	mov	r2, r9
   36960:	bl	3e7e8 <fputs@plt+0x2d434>
   36964:	ldrb	r0, [r5], #1
   36968:	add	r4, r4, #40	; 0x28
   3696c:	cmp	r0, #0
   36970:	bne	36954 <fputs@plt+0x255a0>
   36974:	mov	r5, r6
   36978:	mov	r4, r7
   3697c:	b	3a424 <fputs@plt+0x29070>
   36980:	str	r4, [sp, #160]	; 0xa0
   36984:	ldmib	r5, {r0, r1, r2}
   36988:	ldr	r6, [r5, #16]
   3698c:	str	r5, [sp, #148]	; 0x94
   36990:	ldr	r5, [sp, #116]	; 0x74
   36994:	add	r8, r2, r2, lsl #2
   36998:	ldr	r2, [sp, #152]	; 0x98
   3699c:	add	r0, r0, r0, lsl #2
   369a0:	cmp	r6, #0
   369a4:	add	r7, r2, r0, lsl #3
   369a8:	add	r0, r1, r1, lsl #2
   369ac:	mov	r1, r9
   369b0:	add	r9, r7, r0, lsl #3
   369b4:	ldrb	r0, [r1, #88]	; 0x58
   369b8:	str	r0, [sp, #28]
   369bc:	beq	369e8 <fputs@plt+0x25634>
   369c0:	ldrb	r0, [r6], #1
   369c4:	mov	r4, r7
   369c8:	uxtb	r1, r0
   369cc:	mov	r0, r4
   369d0:	mov	r2, r5
   369d4:	bl	3e7e8 <fputs@plt+0x2d434>
   369d8:	ldrb	r0, [r6], #1
   369dc:	add	r4, r4, #40	; 0x28
   369e0:	cmp	r0, #0
   369e4:	bne	369c8 <fputs@plt+0x25614>
   369e8:	ldr	r0, [sp, #152]	; 0x98
   369ec:	sub	r5, r9, #40	; 0x28
   369f0:	mov	r2, #0
   369f4:	mov	r9, #0
   369f8:	str	r7, [sp, #104]	; 0x68
   369fc:	str	r5, [sp, #96]	; 0x60
   36a00:	add	r0, r0, r8, lsl #3
   36a04:	mov	r8, #0
   36a08:	str	r0, [sp, #24]
   36a0c:	mov	r0, #0
   36a10:	str	r0, [sp, #40]	; 0x28
   36a14:	mov	r0, #0
   36a18:	str	r0, [sp, #36]	; 0x24
   36a1c:	ldrh	r0, [r5, #8]
   36a20:	mov	ip, r2
   36a24:	mov	r4, #0
   36a28:	mov	sl, #0
   36a2c:	tst	r0, #1
   36a30:	bne	36b08 <fputs@plt+0x25754>
   36a34:	tst	r0, #4
   36a38:	bne	36a64 <fputs@plt+0x256b0>
   36a3c:	tst	r0, #8
   36a40:	bne	36aa4 <fputs@plt+0x256f0>
   36a44:	tst	r0, #16384	; 0x4000
   36a48:	ldr	r4, [r5, #12]
   36a4c:	ldrne	r1, [r5]
   36a50:	ubfx	r2, r0, #1, #1
   36a54:	addne	r4, r1, r4
   36a58:	add	r1, r4, #6
   36a5c:	orr	sl, r2, r1, lsl #1
   36a60:	b	36b08 <fputs@plt+0x25754>
   36a64:	ldrd	r2, [r5]
   36a68:	eor	r1, r2, r3, asr #31
   36a6c:	eor	r6, r3, r3, asr #31
   36a70:	rsbs	r4, r1, #127	; 0x7f
   36a74:	rscs	r4, r6, #0
   36a78:	bcc	36ab0 <fputs@plt+0x256fc>
   36a7c:	ldr	r6, [sp, #28]
   36a80:	mov	r4, #1
   36a84:	cmp	r6, #4
   36a88:	bcc	36b04 <fputs@plt+0x25750>
   36a8c:	rsbs	r2, r2, #1
   36a90:	mov	sl, #1
   36a94:	rscs	r2, r3, #0
   36a98:	addcs	sl, r1, #8
   36a9c:	movcs	r4, #0
   36aa0:	b	36b08 <fputs@plt+0x25754>
   36aa4:	mov	sl, #7
   36aa8:	mov	r4, #8
   36aac:	b	36b08 <fputs@plt+0x25754>
   36ab0:	subs	r2, r1, #32768	; 0x8000
   36ab4:	mov	r4, #2
   36ab8:	mov	sl, #2
   36abc:	sbcs	r2, r6, #0
   36ac0:	bcc	36b08 <fputs@plt+0x25754>
   36ac4:	subs	r2, r1, #8388608	; 0x800000
   36ac8:	mov	r4, #3
   36acc:	mov	sl, #3
   36ad0:	sbcs	r2, r6, #0
   36ad4:	bcc	36b08 <fputs@plt+0x25754>
   36ad8:	subs	r1, r1, #-2147483648	; 0x80000000
   36adc:	mov	r4, #4
   36ae0:	mov	sl, #4
   36ae4:	sbcs	r1, r6, #0
   36ae8:	bcc	36b08 <fputs@plt+0x25754>
   36aec:	mov	sl, #6
   36af0:	cmp	r6, #32768	; 0x8000
   36af4:	mov	r4, #8
   36af8:	movwcc	sl, #5
   36afc:	movwcc	r4, #6
   36b00:	b	36b08 <fputs@plt+0x25754>
   36b04:	mov	sl, #1
   36b08:	tst	r0, #16384	; 0x4000
   36b0c:	str	sl, [r5, #28]
   36b10:	beq	36b64 <fputs@plt+0x257b0>
   36b14:	ldr	r7, [sp, #156]	; 0x9c
   36b18:	orrs	r0, r8, r9
   36b1c:	beq	36b44 <fputs@plt+0x25790>
   36b20:	mov	r0, r5
   36b24:	mov	r6, r8
   36b28:	mov	r8, ip
   36b2c:	bl	19ca8 <fputs@plt+0x88f4>
   36b30:	mov	ip, r8
   36b34:	mov	r8, r6
   36b38:	cmp	r0, #0
   36b3c:	beq	36b64 <fputs@plt+0x257b0>
   36b40:	b	3dcc4 <fputs@plt+0x2c910>
   36b44:	ldr	r0, [r5]
   36b48:	ldr	r1, [sp, #40]	; 0x28
   36b4c:	adds	r1, r1, r0
   36b50:	sub	r4, r4, r0
   36b54:	str	r1, [sp, #40]	; 0x28
   36b58:	ldr	r1, [sp, #36]	; 0x24
   36b5c:	adc	r1, r1, r0, asr #31
   36b60:	str	r1, [sp, #36]	; 0x24
   36b64:	adds	r8, r8, r4
   36b68:	mov	r0, #1
   36b6c:	adc	r9, r9, #0
   36b70:	cmp	sl, #128	; 0x80
   36b74:	bcc	36b9c <fputs@plt+0x257e8>
   36b78:	mov	r0, #0
   36b7c:	mov	r1, #0
   36b80:	lsr	r2, sl, #7
   36b84:	add	r0, r0, #1
   36b88:	orr	sl, r2, r1, lsl #25
   36b8c:	orr	r2, sl, r1, lsr #7
   36b90:	lsr	r1, r1, #7
   36b94:	cmp	r2, #0
   36b98:	bne	36b80 <fputs@plt+0x257cc>
   36b9c:	ldr	r7, [sp, #104]	; 0x68
   36ba0:	sub	r5, r5, #40	; 0x28
   36ba4:	add	r2, r0, ip
   36ba8:	cmp	r5, r7
   36bac:	bcs	36a1c <fputs@plt+0x25668>
   36bb0:	cmp	r2, #126	; 0x7e
   36bb4:	bhi	3a1e8 <fputs@plt+0x28e34>
   36bb8:	ldr	r4, [sp, #40]	; 0x28
   36bbc:	add	r5, r2, #1
   36bc0:	b	3a248 <fputs@plt+0x28e94>
   36bc4:	ldr	r1, [sp, #108]	; 0x6c
   36bc8:	ldr	r0, [r5, #4]
   36bcc:	ldr	r1, [r1]
   36bd0:	ldr	r0, [r1, r0, lsl #2]
   36bd4:	cmp	r0, #0
   36bd8:	beq	36bfc <fputs@plt+0x25848>
   36bdc:	ldr	r1, [r5, #8]
   36be0:	ldr	r2, [r0, #8]
   36be4:	cmp	r2, r1
   36be8:	bne	36bfc <fputs@plt+0x25848>
   36bec:	ldr	lr, [sp, #124]	; 0x7c
   36bf0:	add	r6, r5, #3
   36bf4:	add	r7, r0, #16
   36bf8:	b	397fc <fputs@plt+0x28448>
   36bfc:	ldrb	r0, [r9, #87]	; 0x57
   36c00:	str	r4, [sp, #160]	; 0xa0
   36c04:	tst	r0, #1
   36c08:	bne	3dddc <fputs@plt+0x2ca28>
   36c0c:	mov	r6, r5
   36c10:	ldr	r1, [r8, #16]
   36c14:	mov	sl, r5
   36c18:	mov	r5, #0
   36c1c:	cmp	r7, #55	; 0x37
   36c20:	ldrb	r0, [r6, #3]!
   36c24:	ldr	r8, [r6, #9]
   36c28:	ldr	r9, [r6, #5]
   36c2c:	add	r1, r1, r8, lsl #4
   36c30:	ldr	r2, [r1, #4]
   36c34:	str	r2, [sp, #124]	; 0x7c
   36c38:	bne	36c5c <fputs@plt+0x258a8>
   36c3c:	ldr	r1, [r1, #12]
   36c40:	ldr	r3, [sp, #120]	; 0x78
   36c44:	and	r2, r0, #8
   36c48:	orr	r5, r2, #4
   36c4c:	ldrb	r1, [r1, #76]	; 0x4c
   36c50:	ldrb	r2, [r3, #88]	; 0x58
   36c54:	cmp	r1, r2
   36c58:	strbcc	r1, [r3, #88]	; 0x58
   36c5c:	tst	r0, #16
   36c60:	str	r5, [sp, #104]	; 0x68
   36c64:	beq	36c98 <fputs@plt+0x258e4>
   36c68:	ldr	r5, [sp, #152]	; 0x98
   36c6c:	add	r7, r9, r9, lsl #2
   36c70:	add	r4, r5, r7, lsl #3
   36c74:	mov	r0, r4
   36c78:	bl	19e28 <fputs@plt+0x8a74>
   36c7c:	str	r0, [r5, r7, lsl #3]
   36c80:	str	r1, [r4, #4]
   36c84:	mov	r9, r0
   36c88:	ldrh	r0, [r4, #8]
   36c8c:	and	r0, r0, #15872	; 0x3e00
   36c90:	orr	r0, r0, #4
   36c94:	strh	r0, [r4, #8]
   36c98:	ldrb	r0, [sl, #1]
   36c9c:	cmp	r0, #242	; 0xf2
   36ca0:	beq	39774 <fputs@plt+0x283c0>
   36ca4:	mov	r4, #0
   36ca8:	cmp	r0, #250	; 0xfa
   36cac:	mov	r2, #0
   36cb0:	mov	r5, sl
   36cb4:	bne	39780 <fputs@plt+0x283cc>
   36cb8:	ldr	r4, [r5, #16]
   36cbc:	ldrh	r0, [r4, #6]
   36cc0:	ldrh	r1, [r4, #8]
   36cc4:	add	r2, r1, r0
   36cc8:	b	39780 <fputs@plt+0x283cc>
   36ccc:	ldr	r1, [sp, #108]	; 0x6c
   36cd0:	ldr	r0, [r5, #4]
   36cd4:	ldr	r1, [r1]
   36cd8:	ldr	r0, [r1, r0, lsl #2]
   36cdc:	ldrb	r1, [r0]
   36ce0:	cmp	r1, #1
   36ce4:	bne	39cc0 <fputs@plt+0x2890c>
   36ce8:	ldr	r1, [r0, #16]
   36cec:	mov	r0, r8
   36cf0:	bl	33398 <fputs@plt+0x21fe4>
   36cf4:	b	3cf9c <fputs@plt+0x2bbe8>
   36cf8:	ldr	r1, [sp, #108]	; 0x6c
   36cfc:	ldr	r0, [r5, #4]
   36d00:	mov	r9, r4
   36d04:	mov	r6, r5
   36d08:	str	r9, [sp, #160]	; 0xa0
   36d0c:	ldr	r1, [r1]
   36d10:	ldr	r4, [r1, r0, lsl #2]
   36d14:	mov	r0, #0
   36d18:	str	r0, [sp, #164]	; 0xa4
   36d1c:	ldr	r5, [r4, #16]
   36d20:	ldrb	r1, [r5, #56]	; 0x38
   36d24:	cmp	r1, #0
   36d28:	beq	3a4f0 <fputs@plt+0x2913c>
   36d2c:	ldr	r0, [r5, #20]
   36d30:	add	r1, sp, #164	; 0xa4
   36d34:	bl	46f10 <fputs@plt+0x35b5c>
   36d38:	ldr	r9, [sp, #120]	; 0x78
   36d3c:	mov	lr, r0
   36d40:	mov	r5, r6
   36d44:	b	35bdc <fputs@plt+0x24828>
   36d48:	ldr	r2, [r5, #4]
   36d4c:	ldr	r7, [r9, #56]	; 0x38
   36d50:	ldr	r0, [r5, #12]
   36d54:	ldr	r3, [sp, #152]	; 0x98
   36d58:	str	r4, [sp, #160]	; 0xa0
   36d5c:	str	r5, [sp, #148]	; 0x94
   36d60:	ldr	r6, [r9, #12]
   36d64:	ldr	r8, [r7, r2, lsl #2]
   36d68:	add	r0, r0, r0, lsl #2
   36d6c:	ldr	r1, [r3, r0, lsl #3]!
   36d70:	ldr	r4, [r8, #16]
   36d74:	ldr	r3, [r3, #40]	; 0x28
   36d78:	ldr	r5, [r4]
   36d7c:	cmp	r3, #1
   36d80:	ldr	r9, [r5]
   36d84:	blt	36dac <fputs@plt+0x259f8>
   36d88:	ldr	r2, [sp, #152]	; 0x98
   36d8c:	mov	r7, r3
   36d90:	add	r0, r2, r0, lsl #3
   36d94:	add	r2, r0, #80	; 0x50
   36d98:	mov	r0, r6
   36d9c:	str	r2, [r0], #4
   36da0:	add	r2, r2, #40	; 0x28
   36da4:	subs	r7, r7, #1
   36da8:	bne	36d9c <fputs@plt+0x259e8>
   36dac:	ldr	r0, [sp, #148]	; 0x94
   36db0:	ldr	r7, [r9, #32]
   36db4:	ldr	r2, [r0, #16]
   36db8:	mov	r0, r4
   36dbc:	str	r6, [sp]
   36dc0:	blx	r7
   36dc4:	mov	r6, r0
   36dc8:	ldr	r0, [sp, #120]	; 0x78
   36dcc:	mov	r1, r5
   36dd0:	bl	3375c <fputs@plt+0x223a8>
   36dd4:	cmp	r6, #0
   36dd8:	bne	3dfa4 <fputs@plt+0x2cbf0>
   36ddc:	ldr	r1, [r9, #40]	; 0x28
   36de0:	mov	r0, r4
   36de4:	blx	r1
   36de8:	mov	r2, #0
   36dec:	ldr	r4, [sp, #160]	; 0xa0
   36df0:	ldr	r5, [sp, #148]	; 0x94
   36df4:	mov	r1, #0
   36df8:	cmp	r0, #0
   36dfc:	strb	r2, [r8, #2]
   36e00:	ldr	r8, [sp, #112]	; 0x70
   36e04:	str	r1, [sp, #124]	; 0x7c
   36e08:	b	3ada8 <fputs@plt+0x299f4>
   36e0c:	ldr	r0, [r5, #4]
   36e10:	ldr	r7, [sp, #156]	; 0x9c
   36e14:	ldr	r1, [sp, #152]	; 0x98
   36e18:	movw	r3, #52429	; 0xcccd
   36e1c:	movt	r3, #52428	; 0xcccc
   36e20:	add	r0, r0, r0, lsl #2
   36e24:	sub	r2, r5, r7
   36e28:	ldr	r0, [r1, r0, lsl #3]!
   36e2c:	asr	r2, r2, #2
   36e30:	mul	r2, r2, r3
   36e34:	asr	r3, r2, #31
   36e38:	strd	r2, [r1]
   36e3c:	mov	r2, #4
   36e40:	add	r0, r0, r0, lsl #2
   36e44:	strh	r2, [r1, #8]
   36e48:	add	r5, r7, r0, lsl #2
   36e4c:	b	3cf9c <fputs@plt+0x2bbe8>
   36e50:	ldr	r0, [r5, #8]
   36e54:	ldr	r1, [sp, #152]	; 0x98
   36e58:	str	r4, [sp, #160]	; 0xa0
   36e5c:	ldr	r6, [r5, #4]
   36e60:	mov	r7, r5
   36e64:	add	r0, r0, r0, lsl #2
   36e68:	add	r4, r1, r0, lsl #3
   36e6c:	movw	r1, #9312	; 0x2460
   36e70:	mov	r5, r4
   36e74:	ldrh	r0, [r5, #8]!
   36e78:	tst	r0, r1
   36e7c:	beq	3a53c <fputs@plt+0x29188>
   36e80:	mov	r0, r4
   36e84:	bl	33934 <fputs@plt+0x22580>
   36e88:	b	3a544 <fputs@plt+0x29190>
   36e8c:	ldr	r9, [sp, #116]	; 0x74
   36e90:	ldr	r7, [sp, #156]	; 0x9c
   36e94:	add	r6, r5, #8
   36e98:	str	r4, [sp, #160]	; 0xa0
   36e9c:	b	3abc8 <fputs@plt+0x29814>
   36ea0:	mov	r3, r5
   36ea4:	ldr	r5, [r5, #16]
   36ea8:	str	r4, [sp, #160]	; 0xa0
   36eac:	b	38470 <fputs@plt+0x270bc>
   36eb0:	ldr	r0, [r5, #4]
   36eb4:	ldr	r1, [r9, #200]	; 0xc8
   36eb8:	ldrb	r2, [r1, r0]
   36ebc:	cmp	r2, #0
   36ec0:	bne	3b8b8 <fputs@plt+0x2a504>
   36ec4:	mov	r2, #1
   36ec8:	strb	r2, [r1, r0]
   36ecc:	b	3cf9c <fputs@plt+0x2bbe8>
   36ed0:	ldr	r1, [r5, #4]
   36ed4:	ldr	r2, [r5, #12]
   36ed8:	mov	r0, #3
   36edc:	mvn	r3, #0
   36ee0:	str	r0, [sp]
   36ee4:	mov	r0, r9
   36ee8:	bl	3ed34 <fputs@plt+0x2d980>
   36eec:	cmp	r0, #0
   36ef0:	beq	3e058 <fputs@plt+0x2cca4>
   36ef4:	mov	r1, #1
   36ef8:	strb	r1, [r0, #2]
   36efc:	ldr	r2, [r5, #8]
   36f00:	strb	r1, [r0, #4]
   36f04:	str	r2, [r0, #16]
   36f08:	b	3cf9c <fputs@plt+0x2bbe8>
   36f0c:	ldr	r0, [r5, #4]
   36f10:	ldr	r1, [sp, #152]	; 0x98
   36f14:	add	r0, r0, r0, lsl #2
   36f18:	add	r0, r1, r0, lsl #3
   36f1c:	ldrb	r0, [r0, #8]
   36f20:	tst	r0, #1
   36f24:	beq	3b8b8 <fputs@plt+0x2a504>
   36f28:	b	3cf9c <fputs@plt+0x2bbe8>
   36f2c:	ldr	r1, [r5, #4]
   36f30:	mov	r0, r8
   36f34:	bl	4081c <fputs@plt+0x2f468>
   36f38:	mov	lr, r0
   36f3c:	b	3980c <fputs@plt+0x28458>
   36f40:	ldr	r0, [r5, #4]
   36f44:	ldr	r2, [r8, #16]
   36f48:	ldr	r1, [r5, #16]
   36f4c:	add	r0, r2, r0, lsl #4
   36f50:	mov	r2, #0
   36f54:	ldr	r0, [r0, #12]
   36f58:	add	r0, r0, #8
   36f5c:	bl	47ca0 <fputs@plt+0x368ec>
   36f60:	mov	r1, r0
   36f64:	mov	r0, r8
   36f68:	bl	13a8c <fputs@plt+0x26d8>
   36f6c:	b	38c0c <fputs@plt+0x27858>
   36f70:	mov	r0, r5
   36f74:	ldr	r5, [r5, #4]
   36f78:	str	r4, [sp, #160]	; 0xa0
   36f7c:	ldr	r7, [r0, #16]
   36f80:	str	r0, [sp, #148]	; 0x94
   36f84:	cmp	r5, #0
   36f88:	beq	3a584 <fputs@plt+0x291d0>
   36f8c:	ldr	r6, [r8, #424]	; 0x1a8
   36f90:	ldr	sl, [sp, #140]	; 0x8c
   36f94:	mov	r0, r8
   36f98:	cmp	r6, #0
   36f9c:	beq	3dc38 <fputs@plt+0x2c884>
   36fa0:	mov	r4, #1
   36fa4:	ldr	r0, [r6]
   36fa8:	mov	r1, r7
   36fac:	bl	15fac <fputs@plt+0x4bf8>
   36fb0:	cmp	r0, #0
   36fb4:	beq	3b300 <fputs@plt+0x29f4c>
   36fb8:	ldr	r6, [r6, #24]
   36fbc:	add	r4, r4, #1
   36fc0:	cmp	r6, #0
   36fc4:	bne	36fa4 <fputs@plt+0x25bf0>
   36fc8:	b	3dc38 <fputs@plt+0x2c884>
   36fcc:	ldr	r1, [r5, #8]
   36fd0:	str	r4, [sp, #160]	; 0xa0
   36fd4:	cmp	r1, #0
   36fd8:	ldrbne	r0, [r8, #27]
   36fdc:	tstne	r0, #2
   36fe0:	bne	3e1d0 <fputs@plt+0x2ce1c>
   36fe4:	ldr	r0, [r5, #4]
   36fe8:	ldr	r2, [r8, #16]
   36fec:	str	r5, [sp, #148]	; 0x94
   36ff0:	add	r0, r2, r0, lsl #4
   36ff4:	ldr	r5, [r0, #4]
   36ff8:	cmp	r5, #0
   36ffc:	beq	3ae2c <fputs@plt+0x29a78>
   37000:	mov	r0, r5
   37004:	bl	17a24 <fputs@plt+0x6670>
   37008:	mov	lr, r0
   3700c:	uxtb	r0, r0
   37010:	cmp	r0, #5
   37014:	beq	3e1d8 <fputs@plt+0x2ce24>
   37018:	cmp	lr, #0
   3701c:	bne	3e570 <fputs@plt+0x2d1bc>
   37020:	ldr	r0, [sp, #148]	; 0x94
   37024:	mov	lr, #0
   37028:	ldr	r0, [r0, #8]
   3702c:	cmp	r0, #0
   37030:	ldrbne	r0, [r9, #89]	; 0x59
   37034:	tstne	r0, #16
   37038:	bne	3c018 <fputs@plt+0x2ac64>
   3703c:	ldm	r5, {r0, r1}
   37040:	ldr	r5, [sp, #148]	; 0x94
   37044:	str	r0, [r1, #4]
   37048:	ldr	r1, [r1, #12]
   3704c:	ldr	r0, [r5, #4]
   37050:	ldr	r2, [r8, #16]
   37054:	add	r0, r2, r0, lsl #4
   37058:	ldr	r1, [r1, #56]	; 0x38
   3705c:	ldr	r0, [r0, #12]
   37060:	ldr	r1, [r1, #40]	; 0x28
   37064:	ldr	r0, [r0, #4]
   37068:	rev	r4, r1
   3706c:	b	3ae3c <fputs@plt+0x29a88>
   37070:	str	r4, [sp, #160]	; 0xa0
   37074:	mvn	r0, #0
   37078:	mov	r4, #0
   3707c:	str	r0, [sp, #176]	; 0xb0
   37080:	str	r4, [sp, #168]	; 0xa8
   37084:	str	r0, [sp, #172]	; 0xac
   37088:	ldmib	r5, {r1, r2}
   3708c:	ldr	r0, [sp, #60]	; 0x3c
   37090:	ldr	r3, [sp, #68]	; 0x44
   37094:	str	r0, [sp]
   37098:	mov	r0, r8
   3709c:	bl	215b8 <fputs@plt+0x10204>
   370a0:	cmp	r0, #0
   370a4:	beq	370bc <fputs@plt+0x25d08>
   370a8:	mov	lr, r0
   370ac:	cmp	r0, #5
   370b0:	bne	3e308 <fputs@plt+0x2cf54>
   370b4:	mov	r0, #1
   370b8:	str	r0, [sp, #168]	; 0xa8
   370bc:	ldr	r0, [r5, #12]
   370c0:	mov	sl, r9
   370c4:	ldr	r9, [sp, #160]	; 0xa0
   370c8:	mov	r8, r5
   370cc:	add	r7, sp, #168	; 0xa8
   370d0:	add	r0, r0, r0, lsl #2
   370d4:	lsl	r5, r0, #3
   370d8:	ldr	r6, [sp, #152]	; 0x98
   370dc:	ldr	r2, [r7, r4, lsl #2]
   370e0:	movw	r3, #9312	; 0x2460
   370e4:	add	r0, r6, r5
   370e8:	ldrh	r1, [r0, #8]
   370ec:	tst	r1, r3
   370f0:	beq	37100 <fputs@plt+0x25d4c>
   370f4:	asr	r3, r2, #31
   370f8:	bl	34d9c <fputs@plt+0x239e8>
   370fc:	b	37118 <fputs@plt+0x25d64>
   37100:	mov	r1, r6
   37104:	str	r2, [r1, r5]!
   37108:	asr	r2, r2, #31
   3710c:	str	r2, [r1, #4]
   37110:	mov	r1, #4
   37114:	strh	r1, [r0, #8]
   37118:	add	r4, r4, #1
   3711c:	add	r5, r5, #40	; 0x28
   37120:	cmp	r4, #3
   37124:	bne	370d8 <fputs@plt+0x25d24>
   37128:	mov	r0, #0
   3712c:	mov	r5, r8
   37130:	mov	r4, r9
   37134:	str	r0, [sp, #124]	; 0x7c
   37138:	b	3a6f0 <fputs@plt+0x2933c>
   3713c:	ldr	r0, [sp, #100]	; 0x64
   37140:	ldr	r1, [r5, #8]
   37144:	movw	r2, #9312	; 0x2460
   37148:	str	r5, [sp, #148]	; 0x94
   3714c:	str	r4, [sp, #160]	; 0xa0
   37150:	ldr	r0, [r0]
   37154:	add	r1, r1, r1, lsl #2
   37158:	add	r9, r0, r1, lsl #3
   3715c:	mov	r0, r9
   37160:	ldrh	r1, [r0, #8]!
   37164:	tst	r1, r2
   37168:	beq	3a5a8 <fputs@plt+0x291f4>
   3716c:	mov	r0, r9
   37170:	bl	40c0c <fputs@plt+0x2f858>
   37174:	b	3a5b0 <fputs@plt+0x291fc>
   37178:	ldrb	r0, [r8, #67]	; 0x43
   3717c:	str	r4, [sp, #160]	; 0xa0
   37180:	cmp	r0, #0
   37184:	beq	3dfd8 <fputs@plt+0x2cc24>
   37188:	ldr	r0, [r8, #152]	; 0x98
   3718c:	cmp	r0, #2
   37190:	bge	3dffc <fputs@plt+0x2cc48>
   37194:	mov	sl, #0
   37198:	ldr	r9, [r8, #180]	; 0xb4
   3719c:	movw	r1, #55295	; 0xd7ff
   371a0:	str	r5, [sp, #148]	; 0x94
   371a4:	movw	r3, #2298	; 0x8fa
   371a8:	movw	r2, #2330	; 0x91a
   371ac:	str	sl, [r8, #180]	; 0xb4
   371b0:	movt	r1, #65493	; 0xffd5
   371b4:	movt	r3, #9
   371b8:	movt	r2, #9
   371bc:	ldr	r4, [r8, #24]
   371c0:	ldr	r0, [r8, #16]
   371c4:	ldr	r7, [r8, #20]
   371c8:	and	r1, r4, r1
   371cc:	orr	r1, r1, #10240	; 0x2800
   371d0:	orr	r1, r1, #2097152	; 0x200000
   371d4:	str	r1, [r8, #24]
   371d8:	ldr	r5, [r0, #4]
   371dc:	ldrb	r1, [r8, #68]	; 0x44
   371e0:	ldr	r6, [r8, #84]	; 0x54
   371e4:	ldr	r0, [r5, #4]
   371e8:	cmp	r1, #2
   371ec:	ldr	r1, [sp, #88]	; 0x58
   371f0:	moveq	r2, r3
   371f4:	ldr	r0, [r0]
   371f8:	ldrb	r0, [r0, #16]
   371fc:	str	r0, [sp, #96]	; 0x60
   37200:	ldr	r0, [r8, #88]	; 0x58
   37204:	str	r0, [sp, #124]	; 0x7c
   37208:	mov	r0, r8
   3720c:	bl	49388 <fputs@plt+0x37fd4>
   37210:	mov	r2, r0
   37214:	ldr	r0, [r8, #20]
   37218:	cmp	r0, r7
   3721c:	ldrgt	r1, [r8, #16]
   37220:	addgt	r1, r1, r0, lsl #4
   37224:	subgt	sl, r1, #16
   37228:	cmp	r2, #0
   3722c:	bne	3d898 <fputs@plt+0x2c4e4>
   37230:	str	r9, [sp, #40]	; 0x28
   37234:	ldr	r9, [sp, #112]	; 0x70
   37238:	str	r4, [sp, #36]	; 0x24
   3723c:	str	r5, [sp, #104]	; 0x68
   37240:	str	r6, [sp, #28]
   37244:	ldr	r1, [r9, #16]
   37248:	add	r0, r1, r0, lsl #4
   3724c:	ldr	r0, [r0, #-12]
   37250:	str	r0, [sp, #24]
   37254:	bl	49430 <fputs@plt+0x3807c>
   37258:	ldr	r0, [sp, #104]	; 0x68
   3725c:	ldr	r1, [sp, #104]	; 0x68
   37260:	ldr	r6, [sp, #28]
   37264:	ldr	r5, [sp, #104]	; 0x68
   37268:	ldr	r4, [sp, #36]	; 0x24
   3726c:	movw	r2, #2354	; 0x932
   37270:	movt	r2, #9
   37274:	ldr	r0, [r0]
   37278:	ldr	r1, [r1, #4]
   3727c:	str	r0, [r1, #4]
   37280:	mov	r0, r9
   37284:	ldr	r9, [sp, #40]	; 0x28
   37288:	ldr	r7, [r1, #32]
   3728c:	ldr	r8, [r1, #36]	; 0x24
   37290:	ldr	r1, [sp, #88]	; 0x58
   37294:	bl	49388 <fputs@plt+0x37fd4>
   37298:	mov	r2, r0
   3729c:	cmp	r0, #0
   372a0:	bne	3d898 <fputs@plt+0x2c4e4>
   372a4:	ldr	r0, [sp, #112]	; 0x70
   372a8:	ldr	r1, [sp, #88]	; 0x58
   372ac:	movw	r2, #2387	; 0x953
   372b0:	movt	r2, #9
   372b4:	bl	49388 <fputs@plt+0x37fd4>
   372b8:	mov	r2, r0
   372bc:	cmp	r0, #0
   372c0:	bne	3d898 <fputs@plt+0x2c4e4>
   372c4:	mov	r0, r5
   372c8:	mov	r1, #2
   372cc:	bl	17a24 <fputs@plt+0x6670>
   372d0:	mov	r2, r0
   372d4:	cmp	r0, #0
   372d8:	bne	3d898 <fputs@plt+0x2c4e4>
   372dc:	ldr	r0, [r5, #4]
   372e0:	sub	r8, r7, r8
   372e4:	mov	r3, #0
   372e8:	ldr	r1, [r0]
   372ec:	ldrb	r1, [r1, #5]
   372f0:	cmp	r1, #5
   372f4:	ldreq	r2, [sp, #112]	; 0x70
   372f8:	moveq	r1, #0
   372fc:	streq	r1, [r2, #76]	; 0x4c
   37300:	mov	r2, r8
   37304:	ldr	r1, [r0, #32]
   37308:	ldr	r0, [sp, #24]
   3730c:	bl	23064 <fputs@plt+0x11cb0>
   37310:	mov	r2, #7
   37314:	cmp	r0, #0
   37318:	bne	3d898 <fputs@plt+0x2c4e4>
   3731c:	ldr	r0, [sp, #96]	; 0x60
   37320:	cmp	r0, #0
   37324:	beq	3d570 <fputs@plt+0x2c1bc>
   37328:	ldr	r0, [sp, #128]	; 0x80
   3732c:	ldrb	r0, [r0]
   37330:	cmp	r0, #0
   37334:	bne	3d898 <fputs@plt+0x2c4e4>
   37338:	ldr	r0, [sp, #112]	; 0x70
   3733c:	ldrsb	r1, [r0, #72]	; 0x48
   37340:	cmp	r1, #0
   37344:	bge	3d5d4 <fputs@plt+0x2c220>
   37348:	ldr	r0, [sp, #104]	; 0x68
   3734c:	ldr	r1, [r0]
   37350:	ldr	r0, [r0, #4]
   37354:	str	r1, [r0, #4]
   37358:	ldrb	r1, [r0, #17]
   3735c:	cmp	r1, #0
   37360:	beq	3d5d0 <fputs@plt+0x2c21c>
   37364:	ldrb	r0, [r0, #18]
   37368:	mov	r1, #2
   3736c:	cmp	r0, #0
   37370:	movweq	r1, #1
   37374:	b	3d5d4 <fputs@plt+0x2c220>
   37378:	ldr	r0, [sp, #156]	; 0x9c
   3737c:	movw	r1, #52429	; 0xcccd
   37380:	ldr	r2, [sp, #152]	; 0x98
   37384:	movt	r1, #52428	; 0xcccc
   37388:	sub	r0, r5, r0
   3738c:	asr	r0, r0, #2
   37390:	mul	r0, r0, r1
   37394:	ldr	r1, [r5, #4]
   37398:	add	r1, r1, r1, lsl #2
   3739c:	str	r0, [r2, r1, lsl #3]!
   373a0:	asr	r0, r0, #31
   373a4:	str	r0, [r2, #4]
   373a8:	mov	r0, #4
   373ac:	strh	r0, [r2, #8]
   373b0:	b	3b8b8 <fputs@plt+0x2a504>
   373b4:	ldr	r0, [r5, #4]
   373b8:	ldr	r1, [sp, #152]	; 0x98
   373bc:	mov	r2, #128	; 0x80
   373c0:	add	r0, r0, r0, lsl #2
   373c4:	ldr	r0, [r1, r0, lsl #3]!
   373c8:	strh	r2, [r1, #8]
   373cc:	ldr	r1, [sp, #156]	; 0x9c
   373d0:	add	r0, r0, r0, lsl #2
   373d4:	add	r5, r1, r0, lsl #2
   373d8:	b	3cf9c <fputs@plt+0x2bbe8>
   373dc:	ldr	r0, [r5, #4]
   373e0:	ldr	r1, [sp, #152]	; 0x98
   373e4:	ldr	r3, [sp, #156]	; 0x9c
   373e8:	mov	r2, #128	; 0x80
   373ec:	add	r0, r0, r0, lsl #2
   373f0:	ldr	r0, [r1, r0, lsl #3]!
   373f4:	add	r0, r0, r0, lsl #2
   373f8:	add	r0, r3, r0, lsl #2
   373fc:	ldr	r0, [r0, #8]
   37400:	strh	r2, [r1, #8]
   37404:	add	r0, r0, r0, lsl #2
   37408:	add	r0, r3, r0, lsl #2
   3740c:	b	3b8c8 <fputs@plt+0x2a514>
   37410:	ldr	r2, [r5, #4]
   37414:	ldr	r0, [r5, #8]
   37418:	ldr	r3, [sp, #152]	; 0x98
   3741c:	movw	r6, #9312	; 0x2460
   37420:	mov	sl, r9
   37424:	add	r0, r0, r0, lsl #2
   37428:	add	r2, r2, r2, lsl #2
   3742c:	add	r0, r3, r0, lsl #3
   37430:	ldr	r2, [r3, r2, lsl #3]!
   37434:	mov	r1, r0
   37438:	ldrh	r7, [r1, #8]!
   3743c:	ldr	r3, [r3, #4]
   37440:	tst	r7, r6
   37444:	beq	3a6e4 <fputs@plt+0x29330>
   37448:	bl	34d9c <fputs@plt+0x239e8>
   3744c:	b	3a6f0 <fputs@plt+0x2933c>
   37450:	ldr	r0, [r5, #4]
   37454:	ldr	r1, [sp, #152]	; 0x98
   37458:	str	r4, [sp, #160]	; 0xa0
   3745c:	add	r0, r0, r0, lsl #2
   37460:	add	r0, r1, r0, lsl #3
   37464:	mov	r4, r0
   37468:	ldrh	r1, [r4, #8]!
   3746c:	tst	r1, #4
   37470:	bne	39820 <fputs@plt+0x2846c>
   37474:	ldr	r2, [sp, #116]	; 0x74
   37478:	mov	r1, #67	; 0x43
   3747c:	bl	3e7e8 <fputs@plt+0x2d434>
   37480:	ldrh	r1, [r4]
   37484:	tst	r1, #4
   37488:	bne	39820 <fputs@plt+0x2846c>
   3748c:	ldr	r0, [r5, #8]
   37490:	ldr	r4, [sp, #160]	; 0xa0
   37494:	cmp	r0, #0
   37498:	bne	3b8b8 <fputs@plt+0x2a504>
   3749c:	b	3e4c4 <fputs@plt+0x2d110>
   374a0:	ldr	r1, [sp, #108]	; 0x6c
   374a4:	ldr	r0, [r5, #4]
   374a8:	str	r4, [sp, #160]	; 0xa0
   374ac:	ldr	r1, [r1]
   374b0:	ldr	r0, [r1, r0, lsl #2]
   374b4:	ldr	r4, [r0, #16]
   374b8:	ldr	r0, [r4, #52]	; 0x34
   374bc:	cmp	r0, #0
   374c0:	beq	3a6f8 <fputs@plt+0x29344>
   374c4:	mov	r0, r4
   374c8:	bl	4146c <fputs@plt+0x300b8>
   374cc:	cmp	r0, #0
   374d0:	bne	3e134 <fputs@plt+0x2cd80>
   374d4:	mov	sl, #0
   374d8:	mov	r7, #0
   374dc:	ldrsb	r1, [r4, #68]	; 0x44
   374e0:	add	r0, r4, r1, lsl #2
   374e4:	ldr	r0, [r0, #120]	; 0x78
   374e8:	ldrb	r2, [r0, #4]
   374ec:	cmp	r2, #0
   374f0:	beq	37568 <fputs@plt+0x261b4>
   374f4:	uxtb	r2, r1
   374f8:	ldrh	r1, [r0, #18]
   374fc:	mov	r8, r5
   37500:	adds	sl, sl, r1
   37504:	adc	r7, r7, #0
   37508:	tst	r2, #255	; 0xff
   3750c:	beq	39c80 <fputs@plt+0x288cc>
   37510:	mov	r1, #0
   37514:	strh	r1, [r4, #34]	; 0x22
   37518:	sub	r1, r2, #1
   3751c:	strb	r1, [r4, #68]	; 0x44
   37520:	ldrb	r1, [r4, #64]	; 0x40
   37524:	and	r1, r1, #249	; 0xf9
   37528:	strb	r1, [r4, #64]	; 0x40
   3752c:	ldr	r0, [r0, #72]	; 0x48
   37530:	bl	2df48 <fputs@plt+0x1cb94>
   37534:	ldrsb	r1, [r4, #68]	; 0x44
   37538:	add	r0, r4, r1, lsl #2
   3753c:	add	r3, r4, r1, lsl #1
   37540:	uxtb	r2, r1
   37544:	ldr	r0, [r0, #120]	; 0x78
   37548:	ldrh	r5, [r3, #80]!	; 0x50
   3754c:	ldrh	r6, [r0, #18]
   37550:	cmp	r5, r6
   37554:	bcs	37508 <fputs@plt+0x26154>
   37558:	add	r2, r5, #1
   3755c:	mov	r5, r8
   37560:	strh	r2, [r3]
   37564:	b	37580 <fputs@plt+0x261cc>
   37568:	ldrb	r2, [r0, #2]
   3756c:	cmp	r2, #0
   37570:	bne	37580 <fputs@plt+0x261cc>
   37574:	ldrh	r2, [r0, #18]
   37578:	adds	sl, sl, r2
   3757c:	adc	r7, r7, #0
   37580:	add	r1, r4, r1, lsl #1
   37584:	ldrh	r3, [r0, #18]
   37588:	ldrh	r2, [r1, #80]	; 0x50
   3758c:	ldr	r1, [r0, #56]	; 0x38
   37590:	cmp	r2, r3
   37594:	bne	375a4 <fputs@plt+0x261f0>
   37598:	ldrb	r0, [r0, #5]
   3759c:	add	r0, r0, #8
   375a0:	b	375bc <fputs@plt+0x26208>
   375a4:	ldr	r3, [r0, #64]	; 0x40
   375a8:	ldrh	r0, [r0, #20]
   375ac:	ldrb	r2, [r3, r2, lsl #1]!
   375b0:	ldrb	r3, [r3, #1]
   375b4:	orr	r2, r3, r2, lsl #8
   375b8:	and	r0, r2, r0
   375bc:	ldr	r0, [r1, r0]
   375c0:	rev	r1, r0
   375c4:	mov	r0, r4
   375c8:	bl	4162c <fputs@plt+0x30278>
   375cc:	cmp	r0, #0
   375d0:	beq	374dc <fputs@plt+0x26128>
   375d4:	b	3ddfc <fputs@plt+0x2ca48>
   375d8:	ldmib	r5, {r1, r2}
   375dc:	mov	r0, #1
   375e0:	mvn	r3, #0
   375e4:	str	r0, [sp]
   375e8:	mov	r0, r9
   375ec:	bl	3ed34 <fputs@plt+0x2d980>
   375f0:	mov	r2, r5
   375f4:	cmp	r0, #0
   375f8:	beq	3dfac <fputs@plt+0x2cbf8>
   375fc:	ldr	r1, [r2, #16]
   37600:	mov	r5, r0
   37604:	mov	r0, r8
   37608:	ldr	r8, [sp, #140]	; 0x8c
   3760c:	str	r2, [sp, #148]	; 0x94
   37610:	mov	r3, #0
   37614:	str	r4, [sp, #160]	; 0xa0
   37618:	mov	sl, #0
   3761c:	str	r1, [r5, #24]
   37620:	ldrh	r7, [r1, #6]
   37624:	mov	r1, #156	; 0x9c
   37628:	ldr	r9, [r2, #12]
   3762c:	add	r6, r1, r7, lsl #2
   37630:	mov	r2, r6
   37634:	bl	238bc <fputs@plt+0x12508>
   37638:	cmp	r0, #0
   3763c:	beq	3e024 <fputs@plt+0x2cc70>
   37640:	mov	r1, #0
   37644:	mov	r2, r6
   37648:	mov	r4, r0
   3764c:	lsl	r7, r7, #2
   37650:	bl	11174 <memset@plt>
   37654:	add	r0, r4, #136	; 0x88
   37658:	str	r4, [r5, #16]
   3765c:	add	r2, r7, #20
   37660:	str	r0, [r4, #28]
   37664:	ldr	r1, [r5, #24]
   37668:	bl	1121c <memcpy@plt>
   3766c:	cmp	r9, #0
   37670:	str	sl, [r4, #148]	; 0x94
   37674:	beq	37690 <fputs@plt+0x262dc>
   37678:	ldrh	r0, [r4, #142]	; 0x8e
   3767c:	strh	r9, [r4, #142]	; 0x8e
   37680:	ldrh	r1, [r4, #144]	; 0x90
   37684:	sub	r0, r0, r9
   37688:	add	r0, r0, r1
   3768c:	strh	r0, [r4, #144]	; 0x90
   37690:	ldr	r3, [sp, #112]	; 0x70
   37694:	mov	r2, #1
   37698:	ldr	r5, [sp, #148]	; 0x94
   3769c:	mov	lr, #0
   376a0:	ldr	r1, [r3, #16]
   376a4:	ldr	r0, [r1, #4]
   376a8:	ldr	r0, [r0, #4]
   376ac:	ldr	r0, [r0, #32]
   376b0:	strb	r2, [r4, #59]	; 0x3b
   376b4:	mov	r2, #65280	; 0xff00
   376b8:	strh	r2, [r4, #57]	; 0x39
   376bc:	str	r3, [r4, #24]
   376c0:	str	r0, [r4, #12]
   376c4:	str	r4, [r4, #72]	; 0x48
   376c8:	ldrb	r2, [r3, #68]	; 0x44
   376cc:	cmp	r2, #2
   376d0:	bne	39dc8 <fputs@plt+0x28a14>
   376d4:	ldr	r9, [sp, #120]	; 0x78
   376d8:	b	39e2c <fputs@plt+0x28a78>
   376dc:	ldr	r0, [r5, #4]
   376e0:	ldr	r1, [sp, #152]	; 0x98
   376e4:	add	r0, r0, r0, lsl #2
   376e8:	add	r0, r1, r0, lsl #3
   376ec:	ldrb	r0, [r0, #8]
   376f0:	tst	r0, #1
   376f4:	bne	3b8b8 <fputs@plt+0x2a504>
   376f8:	b	3cf9c <fputs@plt+0x2bbe8>
   376fc:	str	r4, [sp, #160]	; 0xa0
   37700:	ldmib	r5, {r0, r2}
   37704:	ldr	r9, [r5, #12]
   37708:	ldr	r8, [sp, #152]	; 0x98
   3770c:	str	r5, [sp, #148]	; 0x94
   37710:	add	r0, r0, r0, lsl #2
   37714:	add	r1, r9, r9, lsl #2
   37718:	str	r2, [sp, #104]	; 0x68
   3771c:	add	r5, r8, r0, lsl #3
   37720:	add	r0, r2, r2, lsl #2
   37724:	add	sl, r8, r1, lsl #3
   37728:	add	r8, r8, r0, lsl #3
   3772c:	mov	r6, r5
   37730:	mov	r4, r8
   37734:	ldrh	r1, [r6, #8]!
   37738:	ldrh	r0, [r4, #8]!
   3773c:	orr	r2, r0, r1
   37740:	tst	r2, #1
   37744:	bne	39ce8 <fputs@plt+0x28934>
   37748:	tst	r1, #16384	; 0x4000
   3774c:	beq	37764 <fputs@plt+0x263b0>
   37750:	mov	r0, r5
   37754:	bl	19ca8 <fputs@plt+0x88f4>
   37758:	cmp	r0, #0
   3775c:	bne	3e0f4 <fputs@plt+0x2cd40>
   37760:	ldrh	r0, [r4]
   37764:	tst	r0, #16384	; 0x4000
   37768:	beq	3777c <fputs@plt+0x263c8>
   3776c:	mov	r0, r8
   37770:	bl	19ca8 <fputs@plt+0x88f4>
   37774:	cmp	r0, #0
   37778:	bne	3e0f4 <fputs@plt+0x2cd40>
   3777c:	ldrb	r0, [r6]
   37780:	tst	r0, #18
   37784:	bne	377a0 <fputs@plt+0x263ec>
   37788:	ldr	r1, [sp, #116]	; 0x74
   3778c:	mov	r0, r5
   37790:	mov	r2, #0
   37794:	bl	33d60 <fputs@plt+0x229ac>
   37798:	cmp	r0, #0
   3779c:	bne	3e0f4 <fputs@plt+0x2cd40>
   377a0:	ldrb	r0, [r4]
   377a4:	str	r5, [sp, #96]	; 0x60
   377a8:	tst	r0, #18
   377ac:	bne	377c8 <fputs@plt+0x26414>
   377b0:	ldr	r1, [sp, #116]	; 0x74
   377b4:	mov	r0, r8
   377b8:	mov	r2, #0
   377bc:	bl	33d60 <fputs@plt+0x229ac>
   377c0:	cmp	r0, #0
   377c4:	bne	3e0f4 <fputs@plt+0x2cd40>
   377c8:	ldr	r6, [sp, #96]	; 0x60
   377cc:	mov	r7, r8
   377d0:	ldr	r1, [r7, #12]!
   377d4:	ldr	r0, [r6, #12]!
   377d8:	add	r4, r1, r0
   377dc:	ldr	r0, [sp, #112]	; 0x70
   377e0:	ldr	r0, [r0, #92]	; 0x5c
   377e4:	cmp	r4, r0
   377e8:	bgt	3e33c <fputs@plt+0x2cf88>
   377ec:	ldr	r0, [sp, #104]	; 0x68
   377f0:	add	r1, r4, #2
   377f4:	mov	r5, r8
   377f8:	mov	r8, r9
   377fc:	sub	r0, r9, r0
   37800:	clz	r0, r0
   37804:	lsr	r2, r0, #5
   37808:	mov	r0, sl
   3780c:	bl	33ab0 <fputs@plt+0x226fc>
   37810:	ldr	r9, [sp, #120]	; 0x78
   37814:	cmp	r0, #0
   37818:	bne	3e390 <fputs@plt+0x2cfdc>
   3781c:	mov	r9, sl
   37820:	str	sl, [sp, #40]	; 0x28
   37824:	ldrh	r0, [r9, #8]!
   37828:	and	r0, r0, #15872	; 0x3e00
   3782c:	add	sl, r9, #8
   37830:	orr	r0, r0, #2
   37834:	strh	r0, [r9]
   37838:	ldr	r0, [sp, #104]	; 0x68
   3783c:	cmp	r8, r0
   37840:	beq	37854 <fputs@plt+0x264a0>
   37844:	ldr	r1, [r5, #16]
   37848:	ldr	r2, [r7]
   3784c:	ldr	r0, [sl]
   37850:	bl	1121c <memcpy@plt>
   37854:	ldr	r0, [r7]
   37858:	ldr	r1, [sl]
   3785c:	ldr	r2, [r6]
   37860:	add	r0, r1, r0
   37864:	ldr	r1, [sp, #96]	; 0x60
   37868:	ldr	r1, [r1, #16]
   3786c:	bl	1121c <memcpy@plt>
   37870:	ldr	r0, [sl]
   37874:	mov	r1, #0
   37878:	strb	r1, [r0, r4]
   3787c:	ldr	r0, [sl]
   37880:	add	r0, r0, r4
   37884:	strb	r1, [r0, #1]
   37888:	ldr	r1, [sp, #40]	; 0x28
   3788c:	ldrh	r0, [r9]
   37890:	orr	r0, r0, #512	; 0x200
   37894:	strh	r0, [r9]
   37898:	ldr	r0, [sp, #116]	; 0x74
   3789c:	strb	r0, [r1, #10]
   378a0:	str	r4, [r1, #12]
   378a4:	b	3b4e0 <fputs@plt+0x2a12c>
   378a8:	ldr	r0, [r9, #92]	; 0x5c
   378ac:	str	r0, [r8, #84]	; 0x54
   378b0:	ldr	r1, [r8, #88]	; 0x58
   378b4:	add	r0, r1, r0
   378b8:	str	r0, [r8, #88]	; 0x58
   378bc:	mov	r0, #0
   378c0:	b	3a198 <fputs@plt+0x28de4>
   378c4:	ldr	r0, [r5, #4]
   378c8:	ldr	r1, [sp, #152]	; 0x98
   378cc:	mov	sl, r4
   378d0:	ldr	r9, [sp, #136]	; 0x88
   378d4:	add	r0, r0, r0, lsl #2
   378d8:	add	r4, r1, r0, lsl #3
   378dc:	mov	r6, r4
   378e0:	ldrh	r0, [r6, #8]!
   378e4:	tst	r0, #32
   378e8:	beq	3b918 <fputs@plt+0x2a564>
   378ec:	str	r5, [sp, #148]	; 0x94
   378f0:	ldr	r5, [r4]
   378f4:	ldrh	r0, [r5, #26]
   378f8:	tst	r0, #2
   378fc:	bne	37920 <fputs@plt+0x2656c>
   37900:	tst	r0, #1
   37904:	bne	37918 <fputs@plt+0x26564>
   37908:	ldr	r0, [r5, #8]
   3790c:	bl	490d8 <fputs@plt+0x37d24>
   37910:	str	r0, [r5, #8]
   37914:	ldrh	r0, [r5, #26]
   37918:	orr	r0, r0, #2
   3791c:	strh	r0, [r5, #26]
   37920:	ldr	r0, [r5, #8]
   37924:	cmp	r0, #0
   37928:	beq	3b90c <fputs@plt+0x2a558>
   3792c:	ldm	r0, {r7, r9}
   37930:	ldr	r0, [r0, #8]
   37934:	cmp	r0, #0
   37938:	str	r0, [r5, #8]
   3793c:	bne	37948 <fputs@plt+0x26594>
   37940:	mov	r0, r5
   37944:	bl	33a60 <fputs@plt+0x226ac>
   37948:	ldr	r5, [sp, #148]	; 0x94
   3794c:	ldr	r1, [sp, #152]	; 0x98
   37950:	movw	r3, #9312	; 0x2460
   37954:	mov	r4, sl
   37958:	ldr	r0, [r5, #12]
   3795c:	add	r0, r0, r0, lsl #2
   37960:	add	r0, r1, r0, lsl #3
   37964:	mov	r1, r0
   37968:	ldrh	r2, [r1, #8]!
   3796c:	tst	r2, r3
   37970:	beq	3c17c <fputs@plt+0x2adc8>
   37974:	mov	r2, r7
   37978:	mov	r3, r9
   3797c:	bl	34d9c <fputs@plt+0x239e8>
   37980:	b	3c188 <fputs@plt+0x2add4>
   37984:	ldr	r0, [r5, #4]
   37988:	add	r1, r0, r0, lsl #2
   3798c:	ldr	r0, [sp, #152]	; 0x98
   37990:	ldr	r1, [r0, r1, lsl #3]!
   37994:	ldr	r2, [r0, #4]
   37998:	orrs	r3, r1, r2
   3799c:	beq	3cf9c <fputs@plt+0x2bbe8>
   379a0:	ldr	r3, [r5, #12]
   379a4:	mov	r7, r4
   379a8:	subs	r4, r1, r3
   379ac:	mov	r1, r5
   379b0:	sbc	r5, r2, r3, asr #31
   379b4:	strd	r4, [r0]
   379b8:	mov	r4, r7
   379bc:	mov	r5, r1
   379c0:	b	3b8b8 <fputs@plt+0x2a504>
   379c4:	ldrb	r0, [r5, #12]
   379c8:	cmp	r0, #0
   379cc:	bne	379dc <fputs@plt+0x26628>
   379d0:	ldrb	r1, [r8, #25]
   379d4:	tst	r1, #64	; 0x40
   379d8:	bne	3cf9c <fputs@plt+0x2bbe8>
   379dc:	ldr	r1, [r5, #4]
   379e0:	ldr	r2, [r8, #16]
   379e4:	mov	r3, #0
   379e8:	str	r3, [sp, #124]	; 0x7c
   379ec:	add	r1, r2, r1, lsl #4
   379f0:	mov	r2, r5
   379f4:	ldr	r5, [r1, #4]
   379f8:	ldrb	r1, [r5, #9]
   379fc:	cmp	r1, #0
   37a00:	beq	3b3a0 <fputs@plt+0x29fec>
   37a04:	str	r2, [sp, #148]	; 0x94
   37a08:	ldr	r6, [r2, #8]
   37a0c:	add	r8, r0, #1
   37a10:	mov	r9, r4
   37a14:	mov	r0, r5
   37a18:	ldm	r5, {r1, r2}
   37a1c:	uxtb	r4, r8
   37a20:	str	r1, [r2, #4]
   37a24:	mov	r1, r6
   37a28:	mov	r2, r4
   37a2c:	bl	2e590 <fputs@plt+0x1d1dc>
   37a30:	cmp	r0, #0
   37a34:	bne	3e28c <fputs@plt+0x2ced8>
   37a38:	ldr	r7, [r5, #4]
   37a3c:	ldr	r0, [r7, #72]	; 0x48
   37a40:	b	37a48 <fputs@plt+0x26694>
   37a44:	ldr	r0, [r0, #12]
   37a48:	cmp	r0, #0
   37a4c:	beq	3a1a0 <fputs@plt+0x28dec>
   37a50:	ldr	r1, [r0, #4]
   37a54:	cmp	r1, r6
   37a58:	ldreq	r1, [r0]
   37a5c:	cmpeq	r1, r5
   37a60:	bne	37a44 <fputs@plt+0x26690>
   37a64:	b	3a1cc <fputs@plt+0x28e18>
   37a68:	ldr	r1, [r8, #168]	; 0xa8
   37a6c:	ldr	r0, [r8, #16]
   37a70:	str	r4, [sp, #160]	; 0xa0
   37a74:	add	r1, r1, #1
   37a78:	str	r1, [r8, #168]	; 0xa8
   37a7c:	ldr	r2, [r5, #4]
   37a80:	ldr	r1, [r5, #16]
   37a84:	ldr	r2, [r0, r2, lsl #4]
   37a88:	mov	r0, r8
   37a8c:	bl	22808 <fputs@plt+0x11454>
   37a90:	cmp	r0, #0
   37a94:	beq	37b48 <fputs@plt+0x26794>
   37a98:	mov	r4, r0
   37a9c:	ldr	r0, [r0, #56]	; 0x38
   37aa0:	cmp	r0, #0
   37aa4:	beq	37b48 <fputs@plt+0x26794>
   37aa8:	mov	r1, r0
   37aac:	ldr	r2, [r1, #8]
   37ab0:	ldr	r2, [r2, #4]
   37ab4:	cmp	r2, #0
   37ab8:	bgt	3dcf8 <fputs@plt+0x2c944>
   37abc:	ldr	r1, [r1, #24]
   37ac0:	cmp	r1, #0
   37ac4:	bne	37aac <fputs@plt+0x266f8>
   37ac8:	mov	r9, r5
   37acc:	mov	r5, #0
   37ad0:	str	r5, [r4, #56]	; 0x38
   37ad4:	ldr	r2, [r0]
   37ad8:	ldr	r1, [r0, #24]
   37adc:	cmp	r2, r8
   37ae0:	beq	37af4 <fputs@plt+0x26740>
   37ae4:	ldr	r3, [r2, #344]	; 0x158
   37ae8:	str	r3, [r0, #24]
   37aec:	str	r0, [r2, #344]	; 0x158
   37af0:	b	37b04 <fputs@plt+0x26750>
   37af4:	mov	r2, #0
   37af8:	str	r0, [r4, #56]	; 0x38
   37afc:	mov	r5, r0
   37b00:	str	r2, [r0, #24]
   37b04:	cmp	r1, #0
   37b08:	mov	r0, r1
   37b0c:	bne	37ad4 <fputs@plt+0x26720>
   37b10:	ldr	r1, [r5, #4]
   37b14:	ldr	r0, [r5, #8]
   37b18:	ldr	r1, [r1]
   37b1c:	ldr	r1, [r1, #20]
   37b20:	blx	r1
   37b24:	cmp	r0, #0
   37b28:	bne	3e538 <fputs@plt+0x2d184>
   37b2c:	mov	r0, #0
   37b30:	str	r0, [r5, #8]
   37b34:	str	r0, [r4, #56]	; 0x38
   37b38:	mov	r0, r5
   37b3c:	bl	31e6c <fputs@plt+0x20ab8>
   37b40:	mov	r5, r9
   37b44:	ldr	r9, [sp, #120]	; 0x78
   37b48:	ldr	r0, [r8, #168]	; 0xa8
   37b4c:	sub	r0, r0, #1
   37b50:	str	r0, [r8, #168]	; 0xa8
   37b54:	b	3cf90 <fputs@plt+0x2bbdc>
   37b58:	ldr	r1, [r5, #12]
   37b5c:	ldr	r2, [sp, #152]	; 0x98
   37b60:	ldr	r0, [r5, #4]
   37b64:	mov	r8, r4
   37b68:	add	r1, r1, r1, lsl #2
   37b6c:	add	r6, r2, r1, lsl #3
   37b70:	ldr	r1, [sp, #108]	; 0x6c
   37b74:	ldr	r1, [r1]
   37b78:	ldr	r0, [r1, r0, lsl #2]
   37b7c:	ldrb	r1, [r0, #2]
   37b80:	cmp	r1, #0
   37b84:	beq	3a730 <fputs@plt+0x2937c>
   37b88:	mov	r0, r6
   37b8c:	movw	r2, #9312	; 0x2460
   37b90:	ldrh	r1, [r0, #8]!
   37b94:	tst	r1, r2
   37b98:	beq	3b684 <fputs@plt+0x2a2d0>
   37b9c:	mov	r0, r6
   37ba0:	bl	33934 <fputs@plt+0x22580>
   37ba4:	b	3b68c <fputs@plt+0x2a2d8>
   37ba8:	ldr	r0, [r5, #16]
   37bac:	str	r4, [sp, #160]	; 0xa0
   37bb0:	ldr	r4, [r0, #8]
   37bb4:	cmp	r4, #0
   37bb8:	ldrne	r0, [r4]
   37bbc:	cmpne	r0, #0
   37bc0:	beq	3dbc8 <fputs@plt+0x2c814>
   37bc4:	ldr	r7, [r0, #52]	; 0x34
   37bc8:	cmp	r7, #0
   37bcc:	beq	3cf98 <fputs@plt+0x2bbe4>
   37bd0:	ldr	r1, [r5, #8]
   37bd4:	mov	r6, r5
   37bd8:	ldr	r2, [r9, #12]
   37bdc:	ldrb	r5, [r8, #74]	; 0x4a
   37be0:	cmp	r1, #1
   37be4:	blt	37c1c <fputs@plt+0x26868>
   37be8:	ldr	r3, [r6, #12]
   37bec:	mov	lr, r6
   37bf0:	ldr	r6, [sp, #152]	; 0x98
   37bf4:	mov	r7, r1
   37bf8:	add	r3, r3, r3, lsl #2
   37bfc:	add	r3, r6, r3, lsl #3
   37c00:	mov	r6, r2
   37c04:	str	r3, [r6], #4
   37c08:	subs	r7, r7, #1
   37c0c:	add	r3, r3, #40	; 0x28
   37c10:	bne	37c04 <fputs@plt+0x26850>
   37c14:	ldr	r7, [r0, #52]	; 0x34
   37c18:	mov	r6, lr
   37c1c:	ldrb	r0, [r6, #3]
   37c20:	ldr	r8, [sp, #112]	; 0x70
   37c24:	add	r3, sp, #168	; 0xa8
   37c28:	strb	r0, [r8, #74]	; 0x4a
   37c2c:	mov	r0, r4
   37c30:	blx	r7
   37c34:	mov	r7, r0
   37c38:	mov	r0, r9
   37c3c:	mov	r1, r4
   37c40:	strb	r5, [r8, #74]	; 0x4a
   37c44:	bl	3375c <fputs@plt+0x223a8>
   37c48:	cmp	r7, #0
   37c4c:	beq	3c194 <fputs@plt+0x2ade0>
   37c50:	uxtb	r0, r7
   37c54:	mov	lr, r7
   37c58:	mov	r5, r6
   37c5c:	cmp	r0, #19
   37c60:	bne	3e3f8 <fputs@plt+0x2d044>
   37c64:	ldr	r0, [r5, #16]
   37c68:	ldrb	r0, [r0, #16]
   37c6c:	cmp	r0, #0
   37c70:	beq	3e3f8 <fputs@plt+0x2d044>
   37c74:	ldrb	r0, [r5, #3]
   37c78:	ldr	r4, [sp, #160]	; 0xa0
   37c7c:	cmp	r0, #4
   37c80:	beq	3afb4 <fputs@plt+0x29c00>
   37c84:	b	3e54c <fputs@plt+0x2d198>
   37c88:	ldr	r0, [r5, #4]
   37c8c:	ldr	r1, [r5, #12]
   37c90:	ldr	r2, [sp, #152]	; 0x98
   37c94:	add	r0, r0, r0, lsl #2
   37c98:	sub	r1, r1, #1
   37c9c:	str	r1, [r2, r0, lsl #3]!
   37ca0:	asr	r0, r1, #31
   37ca4:	str	r0, [r2, #4]
   37ca8:	mov	r0, #4
   37cac:	strh	r0, [r2, #8]
   37cb0:	ldr	r0, [r5, #8]
   37cb4:	b	3b8b0 <fputs@plt+0x2a4fc>
   37cb8:	ldr	r0, [r5, #12]
   37cbc:	ldr	r1, [sp, #152]	; 0x98
   37cc0:	add	r0, r0, r0, lsl #2
   37cc4:	add	r0, r1, r0, lsl #3
   37cc8:	ldrb	r0, [r0, #8]
   37ccc:	tst	r0, #1
   37cd0:	beq	3cf9c <fputs@plt+0x2bbe8>
   37cd4:	ldr	r0, [r5, #4]
   37cd8:	cmp	r0, #0
   37cdc:	bne	3de40 <fputs@plt+0x2ca8c>
   37ce0:	ldr	r0, [r9, #176]	; 0xb0
   37ce4:	cmp	r0, #0
   37ce8:	beq	3deac <fputs@plt+0x2caf8>
   37cec:	ldr	r1, [r0, #4]
   37cf0:	str	r1, [r9, #176]	; 0xb0
   37cf4:	ldr	r2, [r9, #184]	; 0xb8
   37cf8:	ldr	r1, [r9, #92]	; 0x5c
   37cfc:	sub	r2, r2, #1
   37d00:	str	r2, [r9, #184]	; 0xb8
   37d04:	str	r1, [r8, #84]	; 0x54
   37d08:	ldr	r2, [r8, #88]	; 0x58
   37d0c:	add	r1, r2, r1
   37d10:	str	r1, [r8, #88]	; 0x58
   37d14:	bl	32f44 <fputs@plt+0x21b90>
   37d18:	ldr	r1, [sp, #132]	; 0x84
   37d1c:	ldr	r2, [r1]
   37d20:	ldr	r1, [r1, #4]
   37d24:	str	r1, [sp, #140]	; 0x8c
   37d28:	ldr	r1, [r9, #4]
   37d2c:	str	r2, [sp, #136]	; 0x88
   37d30:	str	r1, [sp, #156]	; 0x9c
   37d34:	ldr	r1, [r5, #8]
   37d38:	cmp	r1, #4
   37d3c:	bne	37d54 <fputs@plt+0x269a0>
   37d40:	ldr	r1, [sp, #156]	; 0x9c
   37d44:	add	r0, r0, r0, lsl #2
   37d48:	add	r0, r1, r0, lsl #2
   37d4c:	ldr	r0, [r0, #8]
   37d50:	sub	r0, r0, #1
   37d54:	ldr	r1, [sp, #156]	; 0x9c
   37d58:	add	r0, r0, r0, lsl #2
   37d5c:	add	r5, r1, r0, lsl #2
   37d60:	ldr	r0, [sp, #100]	; 0x64
   37d64:	ldr	r0, [r0]
   37d68:	str	r0, [sp, #152]	; 0x98
   37d6c:	b	3cf9c <fputs@plt+0x2bbe8>
   37d70:	ldr	r0, [sp, #100]	; 0x64
   37d74:	ldr	r1, [r5, #8]
   37d78:	movw	r3, #9312	; 0x2460
   37d7c:	ldr	r0, [r0]
   37d80:	add	r1, r1, r1, lsl #2
   37d84:	add	r0, r0, r1, lsl #3
   37d88:	mov	r1, r0
   37d8c:	ldrh	r2, [r1, #8]!
   37d90:	tst	r2, r3
   37d94:	beq	3a810 <fputs@plt+0x2945c>
   37d98:	bl	40c0c <fputs@plt+0x2f858>
   37d9c:	b	3a818 <fputs@plt+0x29464>
   37da0:	ldr	r0, [sp, #100]	; 0x64
   37da4:	ldr	r1, [r5, #8]
   37da8:	movw	r7, #9312	; 0x2460
   37dac:	ldr	r0, [r0]
   37db0:	add	r2, r1, r1, lsl #2
   37db4:	add	r0, r0, r2, lsl #3
   37db8:	mov	r2, r0
   37dbc:	ldrh	r3, [r2, #8]!
   37dc0:	tst	r3, r7
   37dc4:	beq	3a820 <fputs@plt+0x2946c>
   37dc8:	ldr	r9, [sp, #136]	; 0x88
   37dcc:	mov	r7, r4
   37dd0:	bl	40c0c <fputs@plt+0x2f858>
   37dd4:	ldr	r1, [r5, #8]
   37dd8:	b	3a830 <fputs@plt+0x2947c>
   37ddc:	ldr	r1, [r5, #4]
   37de0:	ldr	r0, [r9, #60]	; 0x3c
   37de4:	str	r4, [sp, #160]	; 0xa0
   37de8:	sub	r1, r1, #1
   37dec:	add	r1, r1, r1, lsl #2
   37df0:	add	r4, r0, r1, lsl #3
   37df4:	ldrh	r1, [r4, #8]
   37df8:	tst	r1, #18
   37dfc:	beq	37e20 <fputs@plt+0x26a6c>
   37e00:	tst	r1, #16384	; 0x4000
   37e04:	ldr	r0, [r4, #12]
   37e08:	ldrne	r1, [r4]
   37e0c:	addne	r0, r1, r0
   37e10:	ldr	r1, [r4, #32]
   37e14:	ldr	r1, [r1, #92]	; 0x5c
   37e18:	cmp	r0, r1
   37e1c:	bgt	3de2c <fputs@plt+0x2ca78>
   37e20:	ldr	r0, [sp, #100]	; 0x64
   37e24:	ldr	r1, [r5, #8]
   37e28:	movw	r3, #9312	; 0x2460
   37e2c:	ldr	r0, [r0]
   37e30:	add	r1, r1, r1, lsl #2
   37e34:	add	r0, r0, r1, lsl #3
   37e38:	mov	r1, r0
   37e3c:	ldrh	r2, [r1, #8]!
   37e40:	tst	r2, r3
   37e44:	beq	3ae74 <fputs@plt+0x29ac0>
   37e48:	bl	40c0c <fputs@plt+0x2f858>
   37e4c:	b	3ae7c <fputs@plt+0x29ac8>
   37e50:	str	r4, [sp, #160]	; 0xa0
   37e54:	ldmib	r5, {r0, r1, r2}
   37e58:	ldr	r8, [sp, #152]	; 0x98
   37e5c:	str	r5, [sp, #148]	; 0x94
   37e60:	add	r0, r0, r0, lsl #2
   37e64:	add	r1, r1, r1, lsl #2
   37e68:	str	r8, [sp, #152]	; 0x98
   37e6c:	rsb	r0, r0, #0
   37e70:	lsl	r9, r1, #3
   37e74:	lsl	sl, r0, #3
   37e78:	add	r8, r8, r9
   37e7c:	movw	r1, #9312	; 0x2460
   37e80:	str	r2, [sp, #104]	; 0x68
   37e84:	ldrh	r0, [r8, #8]
   37e88:	tst	r0, r1
   37e8c:	bne	37e9c <fputs@plt+0x26ae8>
   37e90:	ldr	r0, [r8, #24]
   37e94:	cmp	r0, #0
   37e98:	beq	37ea4 <fputs@plt+0x26af0>
   37e9c:	mov	r0, r8
   37ea0:	bl	338e8 <fputs@plt+0x22534>
   37ea4:	ldr	r0, [sp, #152]	; 0x98
   37ea8:	mov	r1, r8
   37eac:	sub	r0, r0, sl
   37eb0:	mov	r2, r0
   37eb4:	ldm	r2!, {r3, r4, r5, r6, r7}
   37eb8:	stmia	r1!, {r3, r4, r5, r6, r7}
   37ebc:	ldm	r2, {r3, r4, r5, r6, r7}
   37ec0:	stm	r1, {r3, r4, r5, r6, r7}
   37ec4:	mov	r1, #0
   37ec8:	str	r1, [r0, #24]
   37ecc:	mov	r1, #1
   37ed0:	strh	r1, [r0, #8]
   37ed4:	ldrb	r0, [r8, #9]
   37ed8:	tst	r0, #16
   37edc:	beq	37ef0 <fputs@plt+0x26b3c>
   37ee0:	mov	r0, r8
   37ee4:	bl	1a04c <fputs@plt+0x8c98>
   37ee8:	cmp	r0, #0
   37eec:	bne	3dcc8 <fputs@plt+0x2c914>
   37ef0:	ldr	r2, [sp, #104]	; 0x68
   37ef4:	ldr	r5, [sp, #148]	; 0x94
   37ef8:	ldr	r8, [sp, #152]	; 0x98
   37efc:	sub	sl, sl, #40	; 0x28
   37f00:	add	r9, r9, #40	; 0x28
   37f04:	subs	r2, r2, #1
   37f08:	bne	37e78 <fputs@plt+0x26ac4>
   37f0c:	ldr	r9, [sp, #120]	; 0x78
   37f10:	b	39950 <fputs@plt+0x2859c>
   37f14:	str	r4, [sp, #160]	; 0xa0
   37f18:	mov	r8, r9
   37f1c:	mov	r9, r5
   37f20:	ldmib	r5, {r0, r1}
   37f24:	ldr	r2, [sp, #152]	; 0x98
   37f28:	ldr	r6, [r5, #12]
   37f2c:	add	r1, r1, r1, lsl #2
   37f30:	add	r0, r0, r0, lsl #2
   37f34:	add	r4, r2, r1, lsl #3
   37f38:	add	r5, r2, r0, lsl #3
   37f3c:	b	37f4c <fputs@plt+0x26b98>
   37f40:	add	r5, r5, #40	; 0x28
   37f44:	add	r4, r4, #40	; 0x28
   37f48:	sub	r6, r6, #1
   37f4c:	mov	r0, r4
   37f50:	mov	r1, r5
   37f54:	mov	r2, #4096	; 0x1000
   37f58:	bl	3e690 <fputs@plt+0x2d2dc>
   37f5c:	ldrb	r0, [r4, #9]
   37f60:	tst	r0, #16
   37f64:	beq	37f78 <fputs@plt+0x26bc4>
   37f68:	mov	r0, r4
   37f6c:	bl	1a04c <fputs@plt+0x8c98>
   37f70:	cmp	r0, #0
   37f74:	bne	3dbd0 <fputs@plt+0x2c81c>
   37f78:	cmp	r6, #0
   37f7c:	bne	37f40 <fputs@plt+0x26b8c>
   37f80:	b	39114 <fputs@plt+0x27d60>
   37f84:	ldr	r0, [r5, #4]
   37f88:	ldr	r2, [r8, #16]
   37f8c:	ldr	r1, [r5, #12]
   37f90:	add	r0, r2, r0, lsl #4
   37f94:	add	r2, sp, #168	; 0xa8
   37f98:	ldr	r0, [r0, #4]
   37f9c:	bl	18220 <fputs@plt+0x6e6c>
   37fa0:	ldr	r0, [sp, #100]	; 0x64
   37fa4:	ldr	r1, [r5, #8]
   37fa8:	movw	r3, #9312	; 0x2460
   37fac:	ldr	r0, [r0]
   37fb0:	add	r1, r1, r1, lsl #2
   37fb4:	add	r0, r0, r1, lsl #3
   37fb8:	mov	r1, r0
   37fbc:	ldrh	r2, [r1, #8]!
   37fc0:	tst	r2, r3
   37fc4:	beq	3a8ac <fputs@plt+0x294f8>
   37fc8:	bl	40c0c <fputs@plt+0x2f858>
   37fcc:	b	3a8b4 <fputs@plt+0x29500>
   37fd0:	ldr	r2, [sp, #108]	; 0x6c
   37fd4:	ldr	r0, [r5, #4]
   37fd8:	ldr	r1, [r5, #12]
   37fdc:	str	r4, [sp, #160]	; 0xa0
   37fe0:	mov	r9, r5
   37fe4:	mov	r5, #0
   37fe8:	ldr	r2, [r2]
   37fec:	add	r1, r1, r1, lsl #2
   37ff0:	ldr	r4, [r2, r0, lsl #2]
   37ff4:	ldr	r2, [sp, #152]	; 0x98
   37ff8:	ldr	r0, [r4, #16]
   37ffc:	str	r5, [sp, #168]	; 0xa8
   38000:	ldr	r6, [r2, r1, lsl #3]!
   38004:	add	r1, sp, #168	; 0xa8
   38008:	ldr	r7, [r2, #4]
   3800c:	str	r1, [sp, #4]
   38010:	mov	r1, #0
   38014:	mov	r2, r6
   38018:	str	r5, [sp]
   3801c:	mov	r3, r7
   38020:	bl	3f30c <fputs@plt+0x2df58>
   38024:	strd	r6, [r4, #40]	; 0x28
   38028:	str	r5, [r4, #56]	; 0x38
   3802c:	strh	r5, [r4, #2]
   38030:	mov	sl, r0
   38034:	ldr	r0, [sp, #168]	; 0xa8
   38038:	cmp	r0, #0
   3803c:	str	r0, [r4, #28]
   38040:	beq	3a8bc <fputs@plt+0x29508>
   38044:	ldr	r0, [r9, #8]
   38048:	mov	r5, r9
   3804c:	str	sl, [sp, #124]	; 0x7c
   38050:	cmp	r0, #0
   38054:	beq	3e140 <fputs@plt+0x2cd8c>
   38058:	ldr	r4, [sp, #160]	; 0xa0
   3805c:	b	3b87c <fputs@plt+0x2a4c8>
   38060:	ldr	r1, [r5, #8]
   38064:	ldr	r2, [sp, #152]	; 0x98
   38068:	mov	r3, r4
   3806c:	ldr	r0, [r5, #4]
   38070:	ldr	sl, [sp, #140]	; 0x8c
   38074:	str	r5, [sp, #148]	; 0x94
   38078:	mov	r9, r3
   3807c:	add	r1, r1, r1, lsl #2
   38080:	add	r4, r2, r1, lsl #3
   38084:	ldr	r1, [sp, #108]	; 0x6c
   38088:	ldr	r1, [r1]
   3808c:	ldr	r0, [r1, r0, lsl #2]
   38090:	ldr	r0, [r0, #16]
   38094:	ldrb	r1, [r0, #56]	; 0x38
   38098:	cmp	r1, #0
   3809c:	beq	3a8d8 <fputs@plt+0x29524>
   380a0:	ldr	r0, [r0, #20]
   380a4:	ldr	r7, [sp, #156]	; 0x9c
   380a8:	ldr	r1, [r0, #8]
   380ac:	ldr	r0, [r0, #12]
   380b0:	ldr	r1, [r1, #4]
   380b4:	rsb	r1, r1, r1, lsl #3
   380b8:	add	r1, r0, r1, lsl #3
   380bc:	ldr	r5, [r1, #32]
   380c0:	add	r0, r1, #20
   380c4:	b	3a8e4 <fputs@plt+0x29530>
   380c8:	ldr	r1, [sp, #108]	; 0x6c
   380cc:	ldr	r0, [r5, #4]
   380d0:	mov	r2, r5
   380d4:	mov	r9, r4
   380d8:	ldr	sl, [sp, #140]	; 0x8c
   380dc:	mov	r3, #0
   380e0:	mov	r6, r2
   380e4:	ldr	r1, [r1]
   380e8:	ldr	r5, [r1, r0, lsl #2]
   380ec:	mov	r1, #0
   380f0:	ldr	r0, [r5, #24]
   380f4:	ldr	r4, [r5, #16]
   380f8:	str	r0, [sp, #168]	; 0xa8
   380fc:	ldr	r0, [r2, #12]
   38100:	strb	r1, [sp, #178]	; 0xb2
   38104:	strh	r0, [sp, #176]	; 0xb0
   38108:	ldr	r0, [r2, #8]
   3810c:	ldr	r2, [sp, #152]	; 0x98
   38110:	str	r1, [sp]
   38114:	add	r1, sp, #168	; 0xa8
   38118:	add	r0, r0, r0, lsl #2
   3811c:	add	r0, r2, r0, lsl #3
   38120:	mov	r2, #0
   38124:	str	r0, [sp, #172]	; 0xac
   38128:	sub	r0, fp, #128	; 0x80
   3812c:	str	r0, [sp, #4]
   38130:	mov	r0, r4
   38134:	bl	3f30c <fputs@plt+0x2df58>
   38138:	cmp	r0, #0
   3813c:	bne	3dee0 <fputs@plt+0x2cb2c>
   38140:	ldr	r0, [fp, #-128]	; 0xffffff80
   38144:	cmp	r0, #0
   38148:	bne	38160 <fputs@plt+0x26dac>
   3814c:	mov	r0, r4
   38150:	mov	r1, #4
   38154:	bl	401d4 <fputs@plt+0x2ee20>
   38158:	cmp	r0, #0
   3815c:	bne	3dee0 <fputs@plt+0x2cb2c>
   38160:	mov	r1, #0
   38164:	mov	r0, #0
   38168:	str	r1, [r5, #56]	; 0x38
   3816c:	mov	r5, r6
   38170:	str	r0, [sp, #124]	; 0x7c
   38174:	b	3a978 <fputs@plt+0x295c4>
   38178:	ldr	r0, [r5, #4]
   3817c:	ldr	r1, [sp, #88]	; 0x58
   38180:	str	r8, [sp, #168]	; 0xa8
   38184:	movw	r3, #1129	; 0x469
   38188:	mov	r7, r4
   3818c:	movt	r3, #9
   38190:	str	r1, [sp, #172]	; 0xac
   38194:	str	r0, [sp, #176]	; 0xb0
   38198:	cmp	r0, #1
   3819c:	ldr	r1, [r8, #16]
   381a0:	ldr	r2, [r1, r0, lsl #4]
   381a4:	ldr	r1, [r5, #16]
   381a8:	mov	r0, r8
   381ac:	str	r1, [sp]
   381b0:	movw	r1, #1110	; 0x456
   381b4:	movt	r1, #9
   381b8:	moveq	r3, r1
   381bc:	movw	r1, #1143	; 0x477
   381c0:	movt	r1, #9
   381c4:	bl	1d380 <fputs@plt+0xbfcc>
   381c8:	cmp	r0, #0
   381cc:	beq	3dfb8 <fputs@plt+0x2cc04>
   381d0:	mov	r4, r0
   381d4:	mov	r0, #1
   381d8:	movw	r2, #1568	; 0x620
   381dc:	add	r3, sp, #168	; 0xa8
   381e0:	mov	sl, r9
   381e4:	mov	r9, r7
   381e8:	mov	r6, r5
   381ec:	strb	r0, [r8, #149]	; 0x95
   381f0:	mov	r0, #0
   381f4:	movt	r2, #4
   381f8:	mov	r1, r4
   381fc:	str	r0, [sp, #180]	; 0xb4
   38200:	str	r0, [sp]
   38204:	mov	r0, r8
   38208:	bl	1e418 <fputs@plt+0xd064>
   3820c:	ldr	r7, [sp, #180]	; 0xb4
   38210:	mov	r5, r0
   38214:	mov	r0, r8
   38218:	mov	r1, r4
   3821c:	bl	13ce4 <fputs@plt+0x2930>
   38220:	mov	r1, r7
   38224:	cmp	r5, #0
   38228:	mov	r0, #0
   3822c:	movne	r1, r5
   38230:	str	r0, [sp, #124]	; 0x7c
   38234:	mov	r0, #0
   38238:	cmp	r1, #0
   3823c:	strb	r0, [r8, #149]	; 0x95
   38240:	bne	3e034 <fputs@plt+0x2cc80>
   38244:	mov	r5, r6
   38248:	b	3a420 <fputs@plt+0x2906c>
   3824c:	ldrb	r0, [r8, #27]
   38250:	tst	r0, #1
   38254:	bne	39d08 <fputs@plt+0x28954>
   38258:	ldr	r1, [r5, #4]
   3825c:	ldr	r0, [r5, #8]
   38260:	cmp	r1, #0
   38264:	ldrne	r1, [sp, #72]	; 0x48
   38268:	ldreq	r1, [sp, #80]	; 0x50
   3826c:	b	39d10 <fputs@plt+0x2895c>
   38270:	ldr	r0, [r5, #4]
   38274:	cmp	r0, #0
   38278:	ldrne	r0, [sp, #72]	; 0x48
   3827c:	ldreq	r0, [sp, #80]	; 0x50
   38280:	ldrd	r0, [r0]
   38284:	orrs	r0, r0, r1
   38288:	bne	3cf9c <fputs@plt+0x2bbe8>
   3828c:	ldr	r0, [sp, #48]	; 0x30
   38290:	ldrd	r0, [r0]
   38294:	orrs	r0, r0, r1
   38298:	bne	3cf9c <fputs@plt+0x2bbe8>
   3829c:	b	3b8b8 <fputs@plt+0x2a504>
   382a0:	ldr	r0, [r9, #176]	; 0xb0
   382a4:	ldr	r6, [sp, #152]	; 0x98
   382a8:	cmp	r0, #0
   382ac:	beq	382c4 <fputs@plt+0x26f10>
   382b0:	mov	r1, r0
   382b4:	ldr	r0, [r0, #4]
   382b8:	cmp	r0, #0
   382bc:	bne	382b0 <fputs@plt+0x26efc>
   382c0:	ldr	r6, [r1, #16]
   382c4:	ldr	r0, [r5, #4]
   382c8:	str	r4, [sp, #160]	; 0xa0
   382cc:	mov	sl, r9
   382d0:	add	r8, r0, r0, lsl #2
   382d4:	add	r4, r6, r8, lsl #3
   382d8:	mov	r0, r4
   382dc:	bl	19e28 <fputs@plt+0x8a74>
   382e0:	str	r0, [r6, r8, lsl #3]
   382e4:	str	r1, [r4, #4]
   382e8:	ldr	r9, [sp, #152]	; 0x98
   382ec:	str	r5, [sp, #148]	; 0x94
   382f0:	ldrh	r0, [r4, #8]
   382f4:	and	r0, r0, #15872	; 0x3e00
   382f8:	orr	r0, r0, #4
   382fc:	strh	r0, [r4, #8]
   38300:	ldr	r0, [r5, #8]
   38304:	add	r7, r0, r0, lsl #2
   38308:	add	r5, r9, r7, lsl #3
   3830c:	mov	r0, r5
   38310:	bl	19e28 <fputs@plt+0x8a74>
   38314:	str	r0, [r9, r7, lsl #3]
   38318:	str	r1, [r5, #4]
   3831c:	mov	r9, sl
   38320:	ldrh	r2, [r5, #8]
   38324:	and	r2, r2, #15872	; 0x3e00
   38328:	orr	r2, r2, #4
   3832c:	strh	r2, [r5, #8]
   38330:	ldr	r3, [r6, r8, lsl #3]
   38334:	ldr	r2, [r4, #4]
   38338:	subs	r3, r3, r0
   3833c:	sbcs	r2, r2, r1
   38340:	strdlt	r0, [r4]
   38344:	b	3b4e4 <fputs@plt+0x2a130>
   38348:	mov	r3, r5
   3834c:	ldr	r5, [r5, #16]
   38350:	str	r4, [sp, #160]	; 0xa0
   38354:	b	387d0 <fputs@plt+0x2741c>
   38358:	mov	r0, #0
   3835c:	str	r4, [sp, #160]	; 0xa0
   38360:	str	r5, [sp, #148]	; 0x94
   38364:	mov	lr, #6
   38368:	str	r0, [sp, #168]	; 0xa8
   3836c:	ldr	r0, [r5, #16]
   38370:	ldr	r4, [r0, #8]
   38374:	cmp	r4, #0
   38378:	ldrne	r5, [r4]
   3837c:	cmpne	r5, #0
   38380:	beq	3e570 <fputs@plt+0x2d1bc>
   38384:	ldr	r2, [r5, #24]
   38388:	add	r1, sp, #168	; 0xa8
   3838c:	mov	r0, r4
   38390:	blx	r2
   38394:	mov	r6, r0
   38398:	mov	r0, r9
   3839c:	mov	r1, r4
   383a0:	bl	3375c <fputs@plt+0x223a8>
   383a4:	cmp	r6, #0
   383a8:	bne	3e334 <fputs@plt+0x2cf80>
   383ac:	ldr	r0, [sp, #168]	; 0xa8
   383b0:	mov	r2, #0
   383b4:	mvn	r3, #0
   383b8:	str	r4, [r0]
   383bc:	ldr	r0, [sp, #148]	; 0x94
   383c0:	ldr	r1, [r0, #4]
   383c4:	mov	r0, #2
   383c8:	str	r0, [sp]
   383cc:	mov	r0, #0
   383d0:	str	r0, [sp, #124]	; 0x7c
   383d4:	mov	r0, r9
   383d8:	bl	3ed34 <fputs@plt+0x2d980>
   383dc:	cmp	r0, #0
   383e0:	beq	3e364 <fputs@plt+0x2cfb0>
   383e4:	ldr	r1, [sp, #168]	; 0xa8
   383e8:	str	r1, [r0, #16]
   383ec:	ldr	r0, [r4, #4]
   383f0:	add	r0, r0, #1
   383f4:	str	r0, [r4, #4]
   383f8:	b	393f8 <fputs@plt+0x28044>
   383fc:	mov	r6, r4
   38400:	ldrb	r4, [r5, #3]
   38404:	ldr	r7, [sp, #156]	; 0x9c
   38408:	mov	r1, #28
   3840c:	mov	r0, r8
   38410:	mov	r3, #0
   38414:	mov	sl, #0
   38418:	add	r2, r1, r4, lsl #2
   3841c:	bl	238bc <fputs@plt+0x12508>
   38420:	mov	r3, r5
   38424:	cmp	r0, #0
   38428:	beq	3de10 <fputs@plt+0x2ca5c>
   3842c:	str	sl, [r0]
   38430:	mov	r5, r0
   38434:	mov	r1, r7
   38438:	movw	r2, #52429	; 0xcccd
   3843c:	str	r6, [sp, #160]	; 0xa0
   38440:	ldr	r0, [r3, #16]
   38444:	sub	r1, r3, r7
   38448:	movt	r2, #52428	; 0xcccc
   3844c:	strb	r4, [r5, #26]
   38450:	str	r9, [r5, #12]
   38454:	asr	r1, r1, #2
   38458:	mul	r1, r1, r2
   3845c:	str	r1, [r5, #16]
   38460:	str	r0, [r5, #4]
   38464:	movw	r0, #60452	; 0xec24
   38468:	str	r5, [r3, #16]
   3846c:	strh	r0, [r3]
   38470:	ldr	r0, [r3, #12]
   38474:	ldr	r1, [r5]
   38478:	str	r3, [sp, #148]	; 0x94
   3847c:	add	r4, r0, r0, lsl #2
   38480:	ldr	r0, [sp, #152]	; 0x98
   38484:	add	r0, r0, r4, lsl #3
   38488:	cmp	r1, r0
   3848c:	beq	39a0c <fputs@plt+0x28658>
   38490:	str	r0, [r5]
   38494:	ldrb	r1, [r5, #26]
   38498:	cmp	r1, #0
   3849c:	beq	39e64 <fputs@plt+0x28ab0>
   384a0:	ldr	r0, [sp, #148]	; 0x94
   384a4:	ldr	r2, [sp, #152]	; 0x98
   384a8:	ldr	r0, [r0, #8]
   384ac:	add	r0, r0, r1
   384b0:	add	r0, r0, r0, lsl #2
   384b4:	add	r0, r2, r0, lsl #3
   384b8:	add	r2, r1, #6
   384bc:	sub	r0, r0, #40	; 0x28
   384c0:	str	r0, [r5, r2, lsl #2]
   384c4:	sub	r3, r2, #1
   384c8:	sub	r2, r2, #6
   384cc:	sub	r0, r0, #40	; 0x28
   384d0:	cmp	r2, #1
   384d4:	mov	r2, r3
   384d8:	bgt	384c0 <fputs@plt+0x2710c>
   384dc:	ldr	r3, [sp, #136]	; 0x88
   384e0:	ldr	r0, [r5]
   384e4:	b	39e6c <fputs@plt+0x28ab8>
   384e8:	ldr	r0, [r5, #4]
   384ec:	mov	r7, r9
   384f0:	ldr	r9, [sp, #152]	; 0x98
   384f4:	mov	r6, r5
   384f8:	str	r4, [sp, #160]	; 0xa0
   384fc:	add	r5, r0, r0, lsl #2
   38500:	add	r4, r9, r5, lsl #3
   38504:	mov	r0, r4
   38508:	bl	19e28 <fputs@plt+0x8a74>
   3850c:	str	r0, [r9, r5, lsl #3]
   38510:	str	r1, [r4, #4]
   38514:	ldr	r3, [sp, #160]	; 0xa0
   38518:	ldrh	r2, [r4, #8]
   3851c:	and	r2, r2, #15872	; 0x3e00
   38520:	orr	r2, r2, #4
   38524:	strh	r2, [r4, #8]
   38528:	ldr	r2, [r6, #8]
   3852c:	adds	r0, r0, r2
   38530:	str	r0, [r9, r5, lsl #3]
   38534:	adc	r0, r1, r2, asr #31
   38538:	mov	r9, r7
   3853c:	mov	r5, r6
   38540:	str	r0, [r4, #4]
   38544:	mov	r4, r3
   38548:	b	3cf9c <fputs@plt+0x2bbe8>
   3854c:	ldr	r0, [r5, #4]
   38550:	ldr	r1, [sp, #152]	; 0x98
   38554:	mov	r7, r4
   38558:	mov	r6, r5
   3855c:	add	r0, r0, r0, lsl #2
   38560:	add	r4, r1, r0, lsl #3
   38564:	mov	r5, r4
   38568:	ldrb	r0, [r5, #8]!
   3856c:	tst	r0, #4
   38570:	beq	38590 <fputs@plt+0x271dc>
   38574:	mov	r0, r4
   38578:	bl	19da4 <fputs@plt+0x89f0>
   3857c:	vstr	d0, [r4]
   38580:	ldrh	r0, [r5]
   38584:	and	r0, r0, #15872	; 0x3e00
   38588:	orr	r0, r0, #8
   3858c:	strh	r0, [r5]
   38590:	mov	r5, r6
   38594:	b	3b4d8 <fputs@plt+0x2a124>
   38598:	ldr	r0, [r5, #4]
   3859c:	ldr	r1, [sp, #152]	; 0x98
   385a0:	str	r4, [sp, #160]	; 0xa0
   385a4:	mov	r3, #0
   385a8:	add	r0, r0, r0, lsl #2
   385ac:	add	r4, r1, r0, lsl #3
   385b0:	mov	r1, #0
   385b4:	ldrb	r0, [r4, #9]
   385b8:	str	r1, [sp, #124]	; 0x7c
   385bc:	tst	r0, #64	; 0x40
   385c0:	beq	385d0 <fputs@plt+0x2721c>
   385c4:	mov	r0, r4
   385c8:	bl	19ca8 <fputs@plt+0x88f4>
   385cc:	mov	r3, r0
   385d0:	ldrb	r1, [r5, #8]
   385d4:	ldr	r2, [sp, #116]	; 0x74
   385d8:	mov	r0, r4
   385dc:	mov	r4, r3
   385e0:	bl	3e874 <fputs@plt+0x2d4c0>
   385e4:	mov	lr, r4
   385e8:	cmp	r4, #0
   385ec:	b	3ae68 <fputs@plt+0x29ab4>
   385f0:	ldr	r0, [r5, #12]
   385f4:	cmp	r0, #1
   385f8:	str	r0, [sp, #104]	; 0x68
   385fc:	blt	3a984 <fputs@plt+0x295d0>
   38600:	ldrb	r0, [r5, #3]
   38604:	str	r4, [sp, #160]	; 0xa0
   38608:	mov	r1, r5
   3860c:	ldr	r2, [sp, #84]	; 0x54
   38610:	mov	r7, #0
   38614:	ldmib	r1, {r9, sl}
   38618:	ldr	r4, [r1, #16]
   3861c:	str	r1, [sp, #148]	; 0x94
   38620:	and	r0, r0, #1
   38624:	rsb	r0, r0, #0
   38628:	add	r6, r4, #20
   3862c:	and	r5, r0, r2
   38630:	cmp	r5, #0
   38634:	mov	r1, r7
   38638:	ldr	r0, [r4, #16]
   3863c:	ldr	r3, [sp, #152]	; 0x98
   38640:	ldr	r2, [r6, r7, lsl #2]
   38644:	ldrne	r1, [r5, r7, lsl #2]
   38648:	ldrb	r8, [r0, r7]
   3864c:	add	r0, r1, r9
   38650:	add	r1, r1, sl
   38654:	add	r0, r0, r0, lsl #2
   38658:	add	r1, r1, r1, lsl #2
   3865c:	add	r0, r3, r0, lsl #3
   38660:	add	r1, r3, r1, lsl #3
   38664:	bl	3e954 <fputs@plt+0x2d5a0>
   38668:	cmp	r0, #0
   3866c:	bne	3b084 <fputs@plt+0x29cd0>
   38670:	ldr	r0, [sp, #104]	; 0x68
   38674:	add	r7, r7, #1
   38678:	cmp	r7, r0
   3867c:	blt	38630 <fputs@plt+0x2727c>
   38680:	mov	r0, #0
   38684:	str	r0, [sp, #84]	; 0x54
   38688:	mov	r0, #0
   3868c:	str	r0, [sp, #76]	; 0x4c
   38690:	b	3b4e0 <fputs@plt+0x2a12c>
   38694:	ldr	r0, [sp, #76]	; 0x4c
   38698:	cmn	r0, #1
   3869c:	ble	3a9a4 <fputs@plt+0x295f0>
   386a0:	cmp	r0, #0
   386a4:	beq	3b698 <fputs@plt+0x2a2e4>
   386a8:	ldr	r0, [r5, #12]
   386ac:	b	3b8bc <fputs@plt+0x2a508>
   386b0:	ldr	r0, [r5, #4]
   386b4:	ldr	r1, [r9, #56]	; 0x38
   386b8:	ldr	r1, [r1, r0, lsl #2]
   386bc:	mov	r0, r9
   386c0:	bl	330d4 <fputs@plt+0x21d20>
   386c4:	ldr	r0, [r5, #4]
   386c8:	ldr	r1, [r9, #56]	; 0x38
   386cc:	mov	r2, #0
   386d0:	str	r2, [r1, r0, lsl #2]
   386d4:	b	3cf9c <fputs@plt+0x2bbe8>
   386d8:	ldr	r1, [sp, #108]	; 0x6c
   386dc:	ldr	r0, [r5, #4]
   386e0:	mov	r7, r5
   386e4:	mov	r9, r4
   386e8:	mov	r2, r8
   386ec:	str	r7, [sp, #148]	; 0x94
   386f0:	ldr	r1, [r1]
   386f4:	ldr	r5, [r1, r0, lsl #2]
   386f8:	ldr	r0, [r8, #216]	; 0xd8
   386fc:	cmp	r0, #0
   38700:	ldrne	r0, [r7, #16]
   38704:	cmpne	r0, #0
   38708:	bne	3a0e8 <fputs@plt+0x28d34>
   3870c:	add	r7, r7, #3
   38710:	mov	r6, #0
   38714:	b	3a11c <fputs@plt+0x28d68>
   38718:	ldr	r0, [sp, #100]	; 0x64
   3871c:	mov	r2, r5
   38720:	mov	r9, r4
   38724:	ldr	r5, [r5, #4]
   38728:	movw	r3, #9312	; 0x2460
   3872c:	ldr	r1, [r2, #8]
   38730:	mov	r8, r2
   38734:	ldr	r4, [r2, #12]
   38738:	ldr	r0, [r0]
   3873c:	add	r1, r1, r1, lsl #2
   38740:	add	r0, r0, r1, lsl #3
   38744:	mov	r1, r0
   38748:	ldrh	r2, [r1, #8]!
   3874c:	tst	r2, r3
   38750:	beq	3a9ac <fputs@plt+0x295f8>
   38754:	bl	40c0c <fputs@plt+0x2f858>
   38758:	b	3a9b4 <fputs@plt+0x29600>
   3875c:	mov	r6, r4
   38760:	ldrb	r4, [r5, #3]
   38764:	ldr	r7, [sp, #156]	; 0x9c
   38768:	mov	r1, #28
   3876c:	mov	r0, r8
   38770:	mov	r3, #0
   38774:	mov	sl, #0
   38778:	add	r2, r1, r4, lsl #2
   3877c:	bl	238bc <fputs@plt+0x12508>
   38780:	mov	r3, r5
   38784:	cmp	r0, #0
   38788:	beq	3de10 <fputs@plt+0x2ca5c>
   3878c:	str	sl, [r0, #8]
   38790:	mov	r5, r0
   38794:	mov	r1, r7
   38798:	movw	r2, #52429	; 0xcccd
   3879c:	str	r6, [sp, #160]	; 0xa0
   387a0:	ldr	r0, [r3, #16]
   387a4:	sub	r1, r3, r7
   387a8:	movt	r2, #52428	; 0xcccc
   387ac:	str	r9, [r5, #12]
   387b0:	strb	r4, [r5, #26]
   387b4:	asr	r1, r1, #2
   387b8:	mul	r1, r1, r2
   387bc:	str	r1, [r5, #16]
   387c0:	str	r0, [r5, #4]
   387c4:	movw	r0, #60560	; 0xec90
   387c8:	str	r5, [r3, #16]
   387cc:	strh	r0, [r3]
   387d0:	ldr	r0, [r3, #12]
   387d4:	ldr	r1, [sp, #152]	; 0x98
   387d8:	mov	r9, r3
   387dc:	add	r0, r0, r0, lsl #2
   387e0:	add	r0, r1, r0, lsl #3
   387e4:	ldr	r1, [r5, #8]
   387e8:	cmp	r1, r0
   387ec:	beq	39a18 <fputs@plt+0x28664>
   387f0:	str	r0, [r5, #8]
   387f4:	ldrb	r1, [r5, #26]
   387f8:	cmp	r1, #0
   387fc:	beq	39fa8 <fputs@plt+0x28bf4>
   38800:	ldr	r2, [r9, #8]
   38804:	ldr	r3, [sp, #152]	; 0x98
   38808:	add	r2, r2, r1
   3880c:	add	r2, r2, r2, lsl #2
   38810:	add	r2, r3, r2, lsl #3
   38814:	add	r3, r1, #6
   38818:	sub	r2, r2, #40	; 0x28
   3881c:	str	r2, [r5, r3, lsl #2]
   38820:	sub	r7, r3, #1
   38824:	sub	r3, r3, #6
   38828:	sub	r2, r2, #40	; 0x28
   3882c:	cmp	r3, #1
   38830:	mov	r3, r7
   38834:	bgt	3881c <fputs@plt+0x27468>
   38838:	b	39fac <fputs@plt+0x28bf8>
   3883c:	ldr	r0, [r5, #4]
   38840:	ldr	r1, [r8, #16]
   38844:	str	r5, [sp, #148]	; 0x94
   38848:	add	r0, r1, r0, lsl #4
   3884c:	ldr	r0, [r0, #4]
   38850:	ldm	r0, {r1, r5}
   38854:	str	r1, [r5, #4]
   38858:	mov	r1, #0
   3885c:	ldrb	r0, [r5, #17]
   38860:	str	r1, [sp, #124]	; 0x7c
   38864:	cmp	r0, #0
   38868:	beq	3a990 <fputs@plt+0x295dc>
   3886c:	ldr	r0, [r5, #12]
   38870:	mov	r8, r4
   38874:	ldr	r4, [r5, #44]	; 0x2c
   38878:	ldr	sl, [sp, #140]	; 0x8c
   3887c:	ldr	r0, [r0, #56]	; 0x38
   38880:	mov	r1, r4
   38884:	ldr	r0, [r0, #36]	; 0x24
   38888:	rev	r7, r0
   3888c:	mov	r0, r5
   38890:	mov	r2, r7
   38894:	bl	2faf0 <fputs@plt+0x1e73c>
   38898:	cmp	r4, r0
   3889c:	bcc	3e184 <fputs@plt+0x2cdd0>
   388a0:	cmp	r7, #0
   388a4:	beq	3b874 <fputs@plt+0x2a4c0>
   388a8:	mov	r6, r0
   388ac:	ldr	r0, [r5, #8]
   388b0:	ldr	r9, [sp, #136]	; 0x88
   388b4:	ldr	r7, [sp, #120]	; 0x78
   388b8:	str	r8, [sp, #160]	; 0xa0
   388bc:	cmp	r0, #0
   388c0:	beq	388fc <fputs@plt+0x27548>
   388c4:	mov	r1, #0
   388c8:	mov	r2, #0
   388cc:	bl	2ff10 <fputs@plt+0x1eb5c>
   388d0:	mov	lr, r0
   388d4:	cmp	r0, #0
   388d8:	bne	38954 <fputs@plt+0x275a0>
   388dc:	ldr	r0, [r5, #8]
   388e0:	b	388f4 <fputs@plt+0x27540>
   388e4:	ldrb	r1, [r0, #64]	; 0x40
   388e8:	and	r1, r1, #251	; 0xfb
   388ec:	strb	r1, [r0, #64]	; 0x40
   388f0:	ldr	r0, [r0, #8]
   388f4:	cmp	r0, #0
   388f8:	bne	388e4 <fputs@plt+0x27530>
   388fc:	mov	r0, r5
   38900:	mov	r1, r6
   38904:	mov	r2, r4
   38908:	mov	r3, #0
   3890c:	bl	2fc2c <fputs@plt+0x1e878>
   38910:	mov	lr, r0
   38914:	cmp	r0, #0
   38918:	bne	38954 <fputs@plt+0x275a0>
   3891c:	ldr	r0, [r5, #12]
   38920:	ldr	r0, [r0, #72]	; 0x48
   38924:	bl	18b3c <fputs@plt+0x7788>
   38928:	mov	lr, r0
   3892c:	ldr	r0, [r5, #12]
   38930:	ldr	r1, [r5, #44]	; 0x2c
   38934:	ldr	r0, [r0, #56]	; 0x38
   38938:	lsr	r2, r1, #16
   3893c:	strb	r2, [r0, #29]
   38940:	lsr	r2, r1, #24
   38944:	strb	r2, [r0, #28]
   38948:	lsr	r2, r1, #8
   3894c:	strb	r2, [r0, #30]
   38950:	strb	r1, [r0, #31]
   38954:	ldr	r4, [sp, #160]	; 0xa0
   38958:	ldr	r8, [sp, #112]	; 0x70
   3895c:	ldr	r5, [sp, #148]	; 0x94
   38960:	str	r9, [sp, #136]	; 0x88
   38964:	cmp	lr, #101	; 0x65
   38968:	mov	r9, r7
   3896c:	beq	3b8b8 <fputs@plt+0x2a504>
   38970:	cmp	lr, #0
   38974:	str	lr, [sp, #124]	; 0x7c
   38978:	beq	3cf9c <fputs@plt+0x2bbe8>
   3897c:	b	3e308 <fputs@plt+0x2cf54>
   38980:	str	r4, [sp, #160]	; 0xa0
   38984:	add	r4, sp, #168	; 0xa8
   38988:	vmov.i32	q8, #0	; 0x00000000
   3898c:	mov	r0, #36	; 0x24
   38990:	mov	r1, r4
   38994:	vst1.64	{d16-d17}, [r1], r0
   38998:	mov	r0, #0
   3899c:	str	r0, [r1]
   389a0:	add	r0, r4, #16
   389a4:	ldr	r1, [sp, #152]	; 0x98
   389a8:	vst1.64	{d16-d17}, [r0]
   389ac:	str	r8, [sp, #200]	; 0xc8
   389b0:	ldr	r0, [r5, #8]
   389b4:	add	r0, r0, r0, lsl #2
   389b8:	add	r1, r1, r0, lsl #3
   389bc:	mov	r0, r4
   389c0:	bl	1a7ac <fputs@plt+0x93f8>
   389c4:	mov	r7, r0
   389c8:	mov	r0, r4
   389cc:	mov	r1, #1
   389d0:	bl	19f04 <fputs@plt+0x8b50>
   389d4:	cmp	r0, #0
   389d8:	beq	3aa08 <fputs@plt+0x29654>
   389dc:	mov	r1, r0
   389e0:	ldr	r0, [r5, #4]
   389e4:	ldr	r2, [r8, #16]
   389e8:	mov	r7, r5
   389ec:	ldr	r2, [r2, r0, lsl #4]
   389f0:	mov	r0, r8
   389f4:	bl	22808 <fputs@plt+0x11454>
   389f8:	mov	r4, r0
   389fc:	ldr	r0, [r0, #52]	; 0x34
   38a00:	sub	r2, fp, #128	; 0x80
   38a04:	ldr	r5, [r0]
   38a08:	ldr	r0, [sp, #44]	; 0x2c
   38a0c:	mov	r1, r5
   38a10:	bl	47784 <fputs@plt+0x363d0>
   38a14:	cmp	r0, #0
   38a18:	ldrne	r2, [r0, #8]
   38a1c:	cmpne	r2, #0
   38a20:	bne	3ba4c <fputs@plt+0x2a698>
   38a24:	movw	r1, #3412	; 0xd54
   38a28:	mov	r0, r8
   38a2c:	mov	r2, r5
   38a30:	movt	r1, #9
   38a34:	bl	1d380 <fputs@plt+0xbfcc>
   38a38:	ldr	r1, [sp, #88]	; 0x58
   38a3c:	mov	lr, #1
   38a40:	mov	r5, r7
   38a44:	str	r0, [r1]
   38a48:	b	3aa0c <fputs@plt+0x29658>
   38a4c:	ldr	r1, [sp, #108]	; 0x6c
   38a50:	ldr	r0, [r5, #4]
   38a54:	mov	r8, r9
   38a58:	mov	r9, r5
   38a5c:	ldr	r1, [r1]
   38a60:	ldr	r5, [r1, r0, lsl #2]
   38a64:	ldrb	r0, [r5, #2]
   38a68:	cmp	r0, #0
   38a6c:	bne	39118 <fputs@plt+0x27d64>
   38a70:	ldr	r0, [r5, #16]
   38a74:	str	r4, [sp, #160]	; 0xa0
   38a78:	ldr	r4, [r0]
   38a7c:	ldr	r6, [r4]
   38a80:	ldr	r1, [r6, #36]	; 0x24
   38a84:	blx	r1
   38a88:	mov	r7, r0
   38a8c:	mov	r0, r8
   38a90:	mov	r1, r4
   38a94:	bl	3375c <fputs@plt+0x223a8>
   38a98:	cmp	r7, #0
   38a9c:	bne	3e3b8 <fputs@plt+0x2d004>
   38aa0:	ldr	r0, [r5, #16]
   38aa4:	ldr	r1, [r6, #40]	; 0x28
   38aa8:	blx	r1
   38aac:	mov	r5, r9
   38ab0:	mov	r9, r8
   38ab4:	ldr	r4, [sp, #160]	; 0xa0
   38ab8:	ldr	r8, [sp, #112]	; 0x70
   38abc:	mov	r1, #0
   38ac0:	cmp	r0, #0
   38ac4:	str	r1, [sp, #124]	; 0x7c
   38ac8:	bne	3b960 <fputs@plt+0x2a5ac>
   38acc:	b	3b94c <fputs@plt+0x2a598>
   38ad0:	ldmib	r5, {r0, ip}
   38ad4:	ldr	r1, [sp, #108]	; 0x6c
   38ad8:	mov	lr, #0
   38adc:	ldr	r1, [r1]
   38ae0:	ldr	r0, [r1, r0, lsl #2]
   38ae4:	ldrb	r1, [r0]
   38ae8:	str	r0, [sp, #124]	; 0x7c
   38aec:	cmp	r1, #0
   38af0:	bne	3bea4 <fputs@plt+0x2aaf0>
   38af4:	ldrb	r1, [r0, #3]
   38af8:	cmp	r1, #0
   38afc:	beq	3be84 <fputs@plt+0x2aad0>
   38b00:	ldr	r1, [r0, #52]	; 0x34
   38b04:	cmp	r1, #0
   38b08:	beq	3be78 <fputs@plt+0x2aac4>
   38b0c:	add	r1, r1, ip, lsl #2
   38b10:	ldr	r1, [r1, #4]
   38b14:	cmp	r1, #1
   38b18:	blt	3be78 <fputs@plt+0x2aac4>
   38b1c:	ldr	r0, [r0, #48]	; 0x30
   38b20:	sub	ip, r1, #1
   38b24:	str	r0, [sp, #124]	; 0x7c
   38b28:	b	3bea4 <fputs@plt+0x2aaf0>
   38b2c:	ldr	r1, [sp, #108]	; 0x6c
   38b30:	ldr	r0, [r5, #4]
   38b34:	mov	r7, r4
   38b38:	ldr	r1, [r1]
   38b3c:	ldr	r0, [r1, r0, lsl #2]
   38b40:	mov	r1, r5
   38b44:	ldrd	r2, [r0, #32]
   38b48:	adds	r4, r2, #1
   38b4c:	adc	r5, r3, #0
   38b50:	strd	r4, [r0, #32]
   38b54:	mov	r4, r7
   38b58:	mov	r5, r1
   38b5c:	orrs	r0, r2, r3
   38b60:	bne	3cf9c <fputs@plt+0x2bbe8>
   38b64:	b	3b8b8 <fputs@plt+0x2a504>
   38b68:	ldr	r0, [sp, #100]	; 0x64
   38b6c:	ldr	r1, [r5, #8]
   38b70:	str	r5, [sp, #148]	; 0x94
   38b74:	movw	r2, #9312	; 0x2460
   38b78:	mov	r7, r4
   38b7c:	ldr	r0, [r0]
   38b80:	add	r1, r1, r1, lsl #2
   38b84:	add	r5, r0, r1, lsl #3
   38b88:	mov	r0, r5
   38b8c:	ldrh	r1, [r0, #8]!
   38b90:	tst	r1, r2
   38b94:	beq	3aa38 <fputs@plt+0x29684>
   38b98:	mov	r0, r5
   38b9c:	bl	40c0c <fputs@plt+0x2f858>
   38ba0:	b	3aa40 <fputs@plt+0x2968c>
   38ba4:	ldr	r0, [r5, #4]
   38ba8:	ldr	r2, [r8, #16]
   38bac:	ldr	r1, [r5, #16]
   38bb0:	add	r0, r2, r0, lsl #4
   38bb4:	mov	r2, #0
   38bb8:	ldr	r0, [r0, #12]
   38bbc:	add	r0, r0, #24
   38bc0:	bl	47ca0 <fputs@plt+0x368ec>
   38bc4:	cmp	r0, #0
   38bc8:	beq	38c0c <fputs@plt+0x27858>
   38bcc:	ldr	r2, [r0, #12]
   38bd0:	mov	r1, r0
   38bd4:	ldr	r0, [r2, #8]!
   38bd8:	cmp	r0, r1
   38bdc:	beq	38bfc <fputs@plt+0x27848>
   38be0:	cmp	r0, #0
   38be4:	beq	38c04 <fputs@plt+0x27850>
   38be8:	mov	r2, r0
   38bec:	ldr	r0, [r0, #20]
   38bf0:	cmp	r0, r1
   38bf4:	bne	38be0 <fputs@plt+0x2782c>
   38bf8:	add	r2, r2, #20
   38bfc:	ldr	r0, [r1, #20]
   38c00:	str	r0, [r2]
   38c04:	mov	r0, r8
   38c08:	bl	47fb0 <fputs@plt+0x36bfc>
   38c0c:	ldr	r0, [r8, #24]
   38c10:	orr	r0, r0, #2
   38c14:	str	r0, [r8, #24]
   38c18:	b	3cf9c <fputs@plt+0x2bbe8>
   38c1c:	ldr	r0, [r5, #8]
   38c20:	ldr	r1, [sp, #152]	; 0x98
   38c24:	str	r4, [sp, #160]	; 0xa0
   38c28:	ldr	r6, [r5, #4]
   38c2c:	mov	r7, r5
   38c30:	add	r0, r0, r0, lsl #2
   38c34:	add	r4, r1, r0, lsl #3
   38c38:	movw	r1, #9312	; 0x2460
   38c3c:	mov	r5, r4
   38c40:	ldrh	r0, [r5, #8]!
   38c44:	tst	r0, r1
   38c48:	beq	3aa6c <fputs@plt+0x296b8>
   38c4c:	mov	r0, r4
   38c50:	bl	33934 <fputs@plt+0x22580>
   38c54:	b	3aa74 <fputs@plt+0x296c0>
   38c58:	ldr	r1, [sp, #108]	; 0x6c
   38c5c:	ldr	r0, [r5, #4]
   38c60:	str	r4, [sp, #160]	; 0xa0
   38c64:	mov	r7, #0
   38c68:	ldr	r1, [r1]
   38c6c:	ldr	r4, [r1, r0, lsl #2]
   38c70:	add	r1, sp, #168	; 0xa8
   38c74:	ldr	r0, [r4, #16]
   38c78:	str	r7, [sp, #168]	; 0xa8
   38c7c:	bl	3faec <fputs@plt+0x2e738>
   38c80:	mov	lr, r0
   38c84:	ldr	r0, [sp, #168]	; 0xa8
   38c88:	strb	r7, [r4, #3]
   38c8c:	mov	r1, #0
   38c90:	str	r7, [r4, #56]	; 0x38
   38c94:	str	r1, [sp, #124]	; 0x7c
   38c98:	cmp	lr, #0
   38c9c:	strb	r0, [r4, #2]
   38ca0:	ldr	r1, [r5, #12]
   38ca4:	str	r1, [r4, #28]
   38ca8:	bne	3e308 <fputs@plt+0x2cf54>
   38cac:	cmp	r0, #0
   38cb0:	beq	3cf98 <fputs@plt+0x2bbe4>
   38cb4:	ldr	r0, [r5, #8]
   38cb8:	ldr	r4, [sp, #160]	; 0xa0
   38cbc:	cmp	r0, #0
   38cc0:	bgt	3b8b8 <fputs@plt+0x2a504>
   38cc4:	b	3cf9c <fputs@plt+0x2bbe8>
   38cc8:	mov	r1, #0
   38ccc:	mov	r0, #0
   38cd0:	add	r3, sp, #168	; 0xa8
   38cd4:	str	r1, [sp, #168]	; 0xa8
   38cd8:	str	r0, [sp, #124]	; 0x7c
   38cdc:	ldr	r2, [r5, #12]
   38ce0:	ldr	r0, [r5, #8]
   38ce4:	ldr	r1, [r5, #4]
   38ce8:	cmp	r2, #0
   38cec:	movne	r2, r3
   38cf0:	ldr	r3, [r8, #16]
   38cf4:	add	r0, r3, r0, lsl #4
   38cf8:	ldr	r0, [r0, #4]
   38cfc:	bl	40590 <fputs@plt+0x2f1dc>
   38d00:	mov	lr, r0
   38d04:	ldr	r0, [r5, #12]
   38d08:	cmp	r0, #0
   38d0c:	beq	39814 <fputs@plt+0x28460>
   38d10:	ldr	r2, [r9, #92]	; 0x5c
   38d14:	ldr	r1, [sp, #168]	; 0xa8
   38d18:	cmp	r0, #1
   38d1c:	add	r2, r2, r1
   38d20:	str	r2, [r9, #92]	; 0x5c
   38d24:	blt	39814 <fputs@plt+0x28460>
   38d28:	ldr	r2, [sp, #152]	; 0x98
   38d2c:	add	r0, r0, r0, lsl #2
   38d30:	ldr	r0, [r2, r0, lsl #3]!
   38d34:	adds	r0, r0, r1
   38d38:	str	r0, [r2]
   38d3c:	ldr	r0, [r2, #4]
   38d40:	adc	r0, r0, r1, asr #31
   38d44:	str	r0, [r2, #4]
   38d48:	b	39814 <fputs@plt+0x28460>
   38d4c:	ldr	r0, [r5, #4]
   38d50:	ldr	r2, [sp, #152]	; 0x98
   38d54:	str	r4, [sp, #160]	; 0xa0
   38d58:	str	r5, [sp, #148]	; 0x94
   38d5c:	ldr	r6, [r5, #8]
   38d60:	ldr	r9, [r5, #16]
   38d64:	vmov.i32	q8, #0	; 0x00000000
   38d68:	str	r0, [sp, #96]	; 0x60
   38d6c:	ldr	r0, [r5, #12]
   38d70:	add	r0, r0, r0, lsl #2
   38d74:	ldr	r1, [r2, r0, lsl #3]!
   38d78:	ldrb	r0, [r5, #3]
   38d7c:	str	r2, [sp, #104]	; 0x68
   38d80:	ldr	r2, [r8, #16]
   38d84:	add	r0, r2, r0, lsl #4
   38d88:	ldr	r0, [r0, #4]
   38d8c:	ldm	r0, {r2, sl}
   38d90:	ldr	r0, [sl, #4]
   38d94:	ldr	r3, [r0, #24]
   38d98:	str	r2, [sl, #4]
   38d9c:	str	sl, [fp, #-128]	; 0xffffff80
   38da0:	ldr	r2, [sp, #52]	; 0x34
   38da4:	ldr	r0, [sl]
   38da8:	str	r0, [fp, #-124]	; 0xffffff84
   38dac:	ldr	r0, [sl, #44]	; 0x2c
   38db0:	str	r1, [fp, #-112]	; 0xffffff90
   38db4:	mov	r1, #0
   38db8:	str	r1, [fp, #-120]	; 0xffffff88
   38dbc:	str	r1, [fp, #-60]	; 0xffffffc4
   38dc0:	str	r0, [fp, #-116]	; 0xffffff8c
   38dc4:	vst1.32	{d16-d17}, [r2]!
   38dc8:	cmp	r0, #0
   38dcc:	str	r1, [r2]
   38dd0:	add	r2, sp, #168	; 0xa8
   38dd4:	str	r2, [fp, #-80]	; 0xffffffb0
   38dd8:	str	r2, [fp, #-84]	; 0xffffffac
   38ddc:	str	r1, [fp, #-88]	; 0xffffffa8
   38de0:	str	r1, [fp, #-76]	; 0xffffffb4
   38de4:	mov	r1, #100	; 0x64
   38de8:	str	r1, [fp, #-72]	; 0xffffffb8
   38dec:	movw	r1, #51712	; 0xca00
   38df0:	movt	r1, #15258	; 0x3b9a
   38df4:	str	r1, [fp, #-68]	; 0xffffffbc
   38df8:	mov	r1, #256	; 0x100
   38dfc:	strh	r1, [fp, #-64]	; 0xffffffc0
   38e00:	beq	3bd20 <fputs@plt+0x2a96c>
   38e04:	mov	r8, #1
   38e08:	mov	r1, #0
   38e0c:	str	r3, [sp, #40]	; 0x28
   38e10:	mov	r7, #0
   38e14:	add	r4, r8, r0, lsr #3
   38e18:	mov	r0, r4
   38e1c:	bl	142d0 <fputs@plt+0x2f1c>
   38e20:	cmp	r0, #0
   38e24:	beq	3b6b8 <fputs@plt+0x2a304>
   38e28:	mov	r1, #0
   38e2c:	mov	r2, r4
   38e30:	mov	r5, r0
   38e34:	bl	11174 <memset@plt>
   38e38:	str	r5, [fp, #-120]	; 0xffffff88
   38e3c:	ldr	r0, [sl, #32]
   38e40:	bl	2b0d0 <fputs@plt+0x19d1c>
   38e44:	cmp	r0, #0
   38e48:	str	r0, [fp, #-60]	; 0xffffffc4
   38e4c:	beq	3bd18 <fputs@plt+0x2a964>
   38e50:	movw	r8, #17320	; 0x43a8
   38e54:	ldr	r0, [sl, #32]
   38e58:	movt	r8, #10
   38e5c:	ldr	r1, [r8]
   38e60:	udiv	r0, r1, r0
   38e64:	ldr	r1, [fp, #-116]	; 0xffffff8c
   38e68:	add	r0, r0, #1
   38e6c:	cmp	r0, r1
   38e70:	bhi	38e8c <fputs@plt+0x27ad8>
   38e74:	ldr	r1, [fp, #-120]	; 0xffffff88
   38e78:	and	r3, r0, #7
   38e7c:	mov	r5, #1
   38e80:	ldrb	r2, [r1, r0, lsr #3]
   38e84:	orr	r2, r2, r5, lsl r3
   38e88:	strb	r2, [r1, r0, lsr #3]
   38e8c:	movw	r0, #1507	; 0x5e3
   38e90:	movt	r0, #9
   38e94:	str	r0, [fp, #-100]	; 0xffffff9c
   38e98:	ldr	r0, [sl, #12]
   38e9c:	ldr	r0, [r0, #56]	; 0x38
   38ea0:	ldr	r1, [r0, #32]
   38ea4:	ldr	r0, [r0, #36]	; 0x24
   38ea8:	rev	r2, r1
   38eac:	rev	r3, r0
   38eb0:	sub	r0, fp, #128	; 0x80
   38eb4:	mov	r1, #1
   38eb8:	bl	48390 <fputs@plt+0x36fdc>
   38ebc:	mov	r0, #0
   38ec0:	ldr	r4, [sp, #40]	; 0x28
   38ec4:	cmp	r6, #1
   38ec8:	str	r0, [fp, #-100]	; 0xffffff9c
   38ecc:	ldr	r1, [sl, #4]
   38ed0:	ldr	r0, [r1, #24]!
   38ed4:	bic	r0, r0, #268435456	; 0x10000000
   38ed8:	str	r0, [r1]
   38edc:	ldr	r0, [fp, #-112]	; 0xffffff90
   38ee0:	blt	38f60 <fputs@plt+0x27bac>
   38ee4:	cmp	r0, #0
   38ee8:	beq	38f60 <fputs@plt+0x27bac>
   38eec:	mov	r5, #0
   38ef0:	ldr	r1, [r9, r5, lsl #2]
   38ef4:	cmp	r1, #0
   38ef8:	beq	38f44 <fputs@plt+0x27b90>
   38efc:	cmp	r1, #2
   38f00:	blt	38f24 <fputs@plt+0x27b70>
   38f04:	ldrb	r0, [sl, #17]
   38f08:	cmp	r0, #0
   38f0c:	beq	38f24 <fputs@plt+0x27b70>
   38f10:	sub	r0, fp, #128	; 0x80
   38f14:	mov	r2, #1
   38f18:	mov	r3, #0
   38f1c:	bl	485bc <fputs@plt+0x37208>
   38f20:	ldr	r1, [r9, r5, lsl #2]
   38f24:	mvn	r0, #-2147483648	; 0x80000000
   38f28:	mvn	r2, #0
   38f2c:	str	r2, [sp]
   38f30:	str	r0, [sp, #4]
   38f34:	sub	r0, fp, #128	; 0x80
   38f38:	sub	r2, fp, #160	; 0xa0
   38f3c:	bl	48660 <fputs@plt+0x372ac>
   38f40:	ldr	r0, [fp, #-112]	; 0xffffff90
   38f44:	add	r5, r5, #1
   38f48:	cmp	r5, r6
   38f4c:	bge	38f58 <fputs@plt+0x27ba4>
   38f50:	cmp	r0, #0
   38f54:	bne	38ef0 <fputs@plt+0x27b3c>
   38f58:	ldr	r1, [sl, #4]
   38f5c:	add	r1, r1, #24
   38f60:	str	r4, [r1]
   38f64:	cmp	r0, #0
   38f68:	ldrne	r0, [fp, #-116]	; 0xffffff8c
   38f6c:	cmpne	r0, #0
   38f70:	beq	3bd20 <fputs@plt+0x2a96c>
   38f74:	mvn	r6, #0
   38f78:	ldr	r2, [fp, #-120]	; 0xffffff88
   38f7c:	add	r5, r6, #2
   38f80:	mov	r1, #1
   38f84:	and	r0, r5, #7
   38f88:	ldrb	r2, [r2, r5, lsr #3]
   38f8c:	tst	r2, r1, lsl r0
   38f90:	bne	39020 <fputs@plt+0x27c6c>
   38f94:	mov	r2, #0
   38f98:	cmp	r5, #2
   38f9c:	bcc	38fe0 <fputs@plt+0x27c2c>
   38fa0:	ldr	r3, [sl, #36]	; 0x24
   38fa4:	movw	r4, #52429	; 0xcccd
   38fa8:	ldr	ip, [sl, #32]
   38fac:	ldr	r7, [r8]
   38fb0:	movt	r4, #52428	; 0xcccc
   38fb4:	umull	r3, r4, r3, r4
   38fb8:	udiv	r7, r7, ip
   38fbc:	mov	r3, #1
   38fc0:	add	r3, r3, r4, lsr #2
   38fc4:	udiv	r4, r6, r3
   38fc8:	mul	r2, r4, r3
   38fcc:	add	lr, r2, #1
   38fd0:	mov	r2, #2
   38fd4:	cmp	lr, r7
   38fd8:	movweq	r2, #3
   38fdc:	mla	r2, r4, r3, r2
   38fe0:	cmp	r5, r2
   38fe4:	bne	38ff4 <fputs@plt+0x27c40>
   38fe8:	ldrb	r2, [sl, #17]
   38fec:	cmp	r2, #0
   38ff0:	bne	39094 <fputs@plt+0x27ce0>
   38ff4:	lsl	r4, r1, r0
   38ff8:	movw	r1, #1523	; 0x5f3
   38ffc:	sub	r0, fp, #128	; 0x80
   39000:	mov	r2, r5
   39004:	lsr	r7, r5, #3
   39008:	movt	r1, #9
   3900c:	bl	48f14 <fputs@plt+0x37b60>
   39010:	ldr	r0, [fp, #-120]	; 0xffffff88
   39014:	ldrb	r0, [r0, r7]
   39018:	tst	r4, r0
   3901c:	beq	39094 <fputs@plt+0x27ce0>
   39020:	mov	r0, #0
   39024:	cmp	r5, #2
   39028:	bcc	3906c <fputs@plt+0x27cb8>
   3902c:	ldr	r1, [sl, #36]	; 0x24
   39030:	movw	r2, #52429	; 0xcccd
   39034:	ldr	r0, [sl, #32]
   39038:	ldr	r7, [r8]
   3903c:	movt	r2, #52428	; 0xcccc
   39040:	umull	r1, r2, r1, r2
   39044:	udiv	r0, r7, r0
   39048:	mov	r7, #2
   3904c:	mov	r1, #1
   39050:	add	r1, r1, r2, lsr #2
   39054:	udiv	r2, r6, r1
   39058:	mul	r3, r2, r1
   3905c:	add	r3, r3, #1
   39060:	cmp	r3, r0
   39064:	movweq	r7, #3
   39068:	mla	r0, r2, r1, r7
   3906c:	cmp	r5, r0
   39070:	bne	39094 <fputs@plt+0x27ce0>
   39074:	ldrb	r0, [sl, #17]
   39078:	cmp	r0, #0
   3907c:	beq	39094 <fputs@plt+0x27ce0>
   39080:	movw	r1, #1545	; 0x609
   39084:	sub	r0, fp, #128	; 0x80
   39088:	mov	r2, r5
   3908c:	movt	r1, #9
   39090:	bl	48f14 <fputs@plt+0x37b60>
   39094:	ldr	r1, [fp, #-116]	; 0xffffff8c
   39098:	add	r0, r6, #3
   3909c:	cmp	r0, r1
   390a0:	bhi	3bd20 <fputs@plt+0x2a96c>
   390a4:	ldr	r0, [fp, #-112]	; 0xffffff90
   390a8:	add	r6, r6, #1
   390ac:	cmp	r0, #0
   390b0:	bne	38f78 <fputs@plt+0x27bc4>
   390b4:	b	3bd20 <fputs@plt+0x2a96c>
   390b8:	ldr	r0, [r5, #4]
   390bc:	ldr	r1, [sp, #152]	; 0x98
   390c0:	str	r4, [sp, #160]	; 0xa0
   390c4:	mov	r8, r9
   390c8:	mov	r9, r5
   390cc:	ldr	r5, [r5, #8]
   390d0:	add	r0, r0, r0, lsl #2
   390d4:	add	r4, r1, r0, lsl #3
   390d8:	mov	r6, r4
   390dc:	ldrb	r0, [r6, #8]!
   390e0:	tst	r0, #32
   390e4:	bne	390fc <fputs@plt+0x27d48>
   390e8:	mov	r0, r4
   390ec:	bl	40930 <fputs@plt+0x2f57c>
   390f0:	ldrb	r0, [r6]
   390f4:	tst	r0, #32
   390f8:	beq	3dbd0 <fputs@plt+0x2c81c>
   390fc:	ldr	r1, [sp, #152]	; 0x98
   39100:	add	r0, r5, r5, lsl #2
   39104:	ldr	r2, [r1, r0, lsl #3]!
   39108:	ldr	r0, [r4]
   3910c:	ldr	r3, [r1, #4]
   39110:	bl	40a1c <fputs@plt+0x2f668>
   39114:	ldr	r4, [sp, #160]	; 0xa0
   39118:	mov	r5, r9
   3911c:	mov	r9, r8
   39120:	b	3b690 <fputs@plt+0x2a2dc>
   39124:	ldr	r0, [sp, #100]	; 0x64
   39128:	mov	r6, r5
   3912c:	str	r5, [sp, #148]	; 0x94
   39130:	ldr	r9, [sp, #116]	; 0x74
   39134:	ldr	r7, [sp, #156]	; 0x9c
   39138:	movw	r2, #9312	; 0x2460
   3913c:	str	r4, [sp, #160]	; 0xa0
   39140:	ldr	r1, [r6, #8]!
   39144:	ldr	r0, [r0]
   39148:	add	r1, r1, r1, lsl #2
   3914c:	add	r5, r0, r1, lsl #3
   39150:	mov	r0, r5
   39154:	ldrh	r1, [r0, #8]!
   39158:	tst	r1, r2
   3915c:	beq	3aab0 <fputs@plt+0x296fc>
   39160:	mov	r0, r5
   39164:	bl	40c0c <fputs@plt+0x2f858>
   39168:	b	3aab8 <fputs@plt+0x29704>
   3916c:	ldr	r1, [sp, #108]	; 0x6c
   39170:	ldr	r0, [r5, #4]
   39174:	mov	r9, r4
   39178:	ldr	sl, [r5, #12]
   3917c:	str	r5, [sp, #148]	; 0x94
   39180:	ldr	r7, [r5, #16]
   39184:	str	r9, [sp, #160]	; 0xa0
   39188:	ldr	r1, [r1]
   3918c:	ldr	r0, [r1, r0, lsl #2]
   39190:	ldr	r6, [r0, #16]
   39194:	ldr	r5, [r0, #24]
   39198:	ldr	r4, [r6, #32]
   3919c:	cmp	r4, #0
   391a0:	bne	391cc <fputs@plt+0x27e18>
   391a4:	add	r3, sp, #168	; 0xa8
   391a8:	mov	r0, r5
   391ac:	mov	r1, #0
   391b0:	mov	r2, #0
   391b4:	bl	3f95c <fputs@plt+0x2e5a8>
   391b8:	cmp	r0, #0
   391bc:	str	r0, [r6, #32]
   391c0:	beq	3e3ec <fputs@plt+0x2d038>
   391c4:	mov	r4, r0
   391c8:	strh	r7, [r0, #8]
   391cc:	ldrb	r0, [r6, #56]	; 0x38
   391d0:	ldr	r8, [sp, #152]	; 0x98
   391d4:	cmp	r0, #0
   391d8:	beq	3ad1c <fputs@plt+0x29968>
   391dc:	ldr	r0, [r6, #20]
   391e0:	ldr	r9, [sp, #136]	; 0x88
   391e4:	ldr	r1, [r0, #8]
   391e8:	ldr	r0, [r0, #12]
   391ec:	ldr	r1, [r1, #4]
   391f0:	rsb	r1, r1, r1, lsl #3
   391f4:	add	r1, r0, r1, lsl #3
   391f8:	ldr	r2, [r1, #32]
   391fc:	add	r0, r1, #20
   39200:	b	3ad28 <fputs@plt+0x29974>
   39204:	ldr	r0, [r5, #4]
   39208:	ldr	r2, [r8, #16]
   3920c:	ldr	r1, [r5, #16]
   39210:	mov	r7, r4
   39214:	add	r0, r2, r0, lsl #4
   39218:	mov	r2, #0
   3921c:	ldr	r0, [r0, #12]
   39220:	add	r0, r0, #40	; 0x28
   39224:	bl	47ca0 <fputs@plt+0x368ec>
   39228:	cmp	r0, #0
   3922c:	beq	3b4d8 <fputs@plt+0x2a124>
   39230:	mov	r4, r0
   39234:	ldr	r0, [r0, #20]
   39238:	ldr	r1, [r4, #24]
   3923c:	cmp	r0, r1
   39240:	bne	39280 <fputs@plt+0x27ecc>
   39244:	ldr	r1, [r4, #4]
   39248:	add	r0, r0, #8
   3924c:	add	r2, sp, #168	; 0xa8
   39250:	bl	47784 <fputs@plt+0x363d0>
   39254:	cmp	r0, #0
   39258:	ldrne	r0, [r0, #8]
   3925c:	moveq	r0, #0
   39260:	add	r1, r0, #60	; 0x3c
   39264:	ldr	r2, [r1]
   39268:	mov	r0, r1
   3926c:	add	r1, r2, #32
   39270:	cmp	r2, r4
   39274:	bne	39264 <fputs@plt+0x27eb0>
   39278:	ldr	r1, [r1]
   3927c:	str	r1, [r0]
   39280:	mov	r0, r8
   39284:	mov	r1, r4
   39288:	bl	13a2c <fputs@plt+0x2678>
   3928c:	ldr	r0, [r8, #24]
   39290:	orr	r0, r0, #2
   39294:	str	r0, [r8, #24]
   39298:	b	3b4d8 <fputs@plt+0x2a124>
   3929c:	ldr	r0, [r8, #316]	; 0x13c
   392a0:	str	r5, [sp, #148]	; 0x94
   392a4:	ldr	r5, [r5, #16]
   392a8:	cmp	r0, #1
   392ac:	blt	392bc <fputs@plt+0x27f08>
   392b0:	ldr	r1, [r8, #340]	; 0x154
   392b4:	cmp	r1, #0
   392b8:	beq	3b6c4 <fputs@plt+0x2a310>
   392bc:	cmp	r5, #0
   392c0:	beq	39a9c <fputs@plt+0x286e8>
   392c4:	mov	r8, r5
   392c8:	str	r4, [sp, #160]	; 0xa0
   392cc:	ldr	r1, [r8, #8]!
   392d0:	ldr	r6, [r1]
   392d4:	ldr	r1, [r6, #56]	; 0x38
   392d8:	cmp	r1, #0
   392dc:	beq	3ba20 <fputs@plt+0x2a66c>
   392e0:	cmp	r0, #1
   392e4:	blt	39310 <fputs@plt+0x27f5c>
   392e8:	ldr	r1, [sp, #112]	; 0x70
   392ec:	mov	lr, #0
   392f0:	mov	r2, #0
   392f4:	ldr	r1, [r1, #340]	; 0x154
   392f8:	ldr	r3, [r1, r2, lsl #2]
   392fc:	cmp	r3, r5
   39300:	beq	3b6cc <fputs@plt+0x2a318>
   39304:	add	r2, r2, #1
   39308:	cmp	r2, r0
   3930c:	blt	392f8 <fputs@plt+0x27f44>
   39310:	ldr	r0, [sp, #112]	; 0x70
   39314:	bl	49574 <fputs@plt+0x381c0>
   39318:	mov	lr, r0
   3931c:	cmp	r0, #0
   39320:	bne	3b6cc <fputs@plt+0x2a318>
   39324:	ldr	r0, [r8]
   39328:	ldr	r1, [r6, #56]	; 0x38
   3932c:	blx	r1
   39330:	mov	sl, r9
   39334:	cmp	r0, #0
   39338:	bne	3937c <fputs@plt+0x27fc8>
   3933c:	ldr	r0, [sp, #112]	; 0x70
   39340:	ldr	r6, [r0, #316]	; 0x13c
   39344:	ldr	r1, [r0, #340]	; 0x154
   39348:	ldr	r2, [r0, #432]	; 0x1b0
   3934c:	ldr	r3, [r0, #436]	; 0x1b4
   39350:	add	r7, r6, #1
   39354:	str	r7, [r0, #316]	; 0x13c
   39358:	str	r5, [r1, r6, lsl #2]
   3935c:	ldr	r1, [r5, #12]
   39360:	add	r1, r1, #1
   39364:	str	r1, [r5, #12]
   39368:	adds	r1, r2, r3
   3936c:	beq	3ba24 <fputs@plt+0x2a670>
   39370:	sub	r2, r1, #1
   39374:	mov	r1, #0
   39378:	bl	33828 <fputs@plt+0x22474>
   3937c:	mov	r9, r0
   39380:	b	3ba28 <fputs@plt+0x2a674>
   39384:	ldr	r0, [r5, #4]
   39388:	ldr	r2, [sp, #152]	; 0x98
   3938c:	str	r5, [sp, #148]	; 0x94
   39390:	ldr	r1, [r5, #16]
   39394:	str	r4, [sp, #160]	; 0xa0
   39398:	add	r0, r0, r0, lsl #2
   3939c:	ldr	r4, [r1, #8]
   393a0:	add	r5, r2, r0, lsl #3
   393a4:	ldrb	r0, [r5, #8]
   393a8:	tst	r0, #2
   393ac:	ldrbne	r0, [r5, #10]
   393b0:	cmpne	r0, #1
   393b4:	bne	3b8f4 <fputs@plt+0x2a540>
   393b8:	ldr	r0, [r4]
   393bc:	ldr	r1, [r5, #16]
   393c0:	ldr	r2, [r0, #76]	; 0x4c
   393c4:	mov	r0, r4
   393c8:	blx	r2
   393cc:	mov	r5, r0
   393d0:	mov	r0, r9
   393d4:	mov	r1, r4
   393d8:	bl	3375c <fputs@plt+0x223a8>
   393dc:	ldrb	r0, [r9, #87]	; 0x57
   393e0:	cmp	r5, #0
   393e4:	and	r0, r0, #254	; 0xfe
   393e8:	strb	r0, [r9, #87]	; 0x57
   393ec:	mov	r0, #0
   393f0:	str	r0, [sp, #124]	; 0x7c
   393f4:	bne	3dff4 <fputs@plt+0x2cc40>
   393f8:	ldr	r5, [sp, #148]	; 0x94
   393fc:	b	3cf98 <fputs@plt+0x2bbe4>
   39400:	ldr	r0, [r5, #4]
   39404:	cmp	r0, #0
   39408:	beq	3ac58 <fputs@plt+0x298a4>
   3940c:	ldrb	r0, [r9, #87]	; 0x57
   39410:	orr	r0, r0, #1
   39414:	strb	r0, [r9, #87]	; 0x57
   39418:	b	3cf9c <fputs@plt+0x2bbe8>
   3941c:	ldr	r0, [r5, #4]
   39420:	ldr	r1, [sp, #152]	; 0x98
   39424:	mov	r9, r4
   39428:	ldr	r4, [r5, #12]
   3942c:	str	r5, [sp, #148]	; 0x94
   39430:	ldr	r8, [r5, #16]
   39434:	add	r0, r0, r0, lsl #2
   39438:	add	sl, r1, r0, lsl #3
   3943c:	mov	r5, sl
   39440:	ldrb	r0, [r5, #8]!
   39444:	tst	r0, #32
   39448:	bne	39460 <fputs@plt+0x280ac>
   3944c:	mov	r0, sl
   39450:	bl	40930 <fputs@plt+0x2f57c>
   39454:	ldrb	r0, [r5]
   39458:	tst	r0, #32
   3945c:	beq	3e2e0 <fputs@plt+0x2cf2c>
   39460:	ldr	r1, [sp, #152]	; 0x98
   39464:	add	r0, r4, r4, lsl #2
   39468:	cmp	r8, #0
   3946c:	add	ip, r1, r0, lsl #3
   39470:	beq	3c798 <fputs@plt+0x2b3e4>
   39474:	ldr	r6, [sl]
   39478:	ldrd	r4, [ip]
   3947c:	mov	r1, r9
   39480:	ldr	r0, [r6, #28]
   39484:	cmp	r0, r8
   39488:	beq	3c734 <fputs@plt+0x2b380>
   3948c:	ldr	r9, [r6, #8]
   39490:	str	r1, [sp, #160]	; 0xa0
   39494:	cmp	r9, #0
   39498:	beq	3c72c <fputs@plt+0x2b378>
   3949c:	ldrb	r0, [r6, #26]
   394a0:	add	r7, r6, #20
   394a4:	str	ip, [sp, #104]	; 0x68
   394a8:	tst	r0, #1
   394ac:	bne	394bc <fputs@plt+0x28108>
   394b0:	mov	r0, r9
   394b4:	bl	490d8 <fputs@plt+0x37d24>
   394b8:	mov	r9, r0
   394bc:	ldr	r0, [r7]
   394c0:	cmp	r0, #0
   394c4:	beq	3c6d4 <fputs@plt+0x2b320>
   394c8:	mov	r7, r0
   394cc:	ldr	r0, [r0, #12]
   394d0:	cmp	r0, #0
   394d4:	beq	3c704 <fputs@plt+0x2b350>
   394d8:	add	r1, sp, #168	; 0xa8
   394dc:	sub	r2, fp, #128	; 0x80
   394e0:	bl	492ac <fputs@plt+0x37ef8>
   394e4:	mov	r0, #0
   394e8:	mov	r1, r9
   394ec:	str	r0, [r7, #12]
   394f0:	ldr	r0, [sp, #168]	; 0xa8
   394f4:	bl	49178 <fputs@plt+0x37dc4>
   394f8:	mov	r9, r0
   394fc:	ldr	r0, [r7, #8]
   39500:	cmp	r0, #0
   39504:	bne	394c8 <fputs@plt+0x28114>
   39508:	add	r0, r7, #8
   3950c:	str	r0, [sp, #96]	; 0x60
   39510:	b	3c6d8 <fputs@plt+0x2b324>
   39514:	ldr	r0, [sp, #100]	; 0x64
   39518:	ldr	r1, [r5, #8]
   3951c:	movw	r3, #9312	; 0x2460
   39520:	ldr	r0, [r0]
   39524:	add	r1, r1, r1, lsl #2
   39528:	add	r0, r0, r1, lsl #3
   3952c:	mov	r1, r0
   39530:	ldrh	r2, [r1, #8]!
   39534:	tst	r2, r3
   39538:	beq	3ac7c <fputs@plt+0x298c8>
   3953c:	bl	40c0c <fputs@plt+0x2f858>
   39540:	b	3ac84 <fputs@plt+0x298d0>
   39544:	ldr	r0, [r5, #4]
   39548:	ldr	r1, [sp, #152]	; 0x98
   3954c:	add	r0, r0, r0, lsl #2
   39550:	ldr	r0, [r1, r0, lsl #3]!
   39554:	ldr	r2, [r1, #4]
   39558:	subs	r0, r0, #1
   3955c:	str	r0, [r1]
   39560:	sbc	r2, r2, #0
   39564:	str	r2, [r1, #4]
   39568:	b	3969c <fputs@plt+0x282e8>
   3956c:	asr	r9, r4, #31
   39570:	ldr	r1, [sp, #148]	; 0x94
   39574:	add	r0, r0, r0, lsl #2
   39578:	add	r0, r3, r0, lsl #3
   3957c:	mov	r3, #0
   39580:	ldrb	r1, [r1, #3]
   39584:	tst	r1, #1
   39588:	ldrne	r7, [sp, #120]	; 0x78
   3958c:	ldrne	r2, [r7, #92]	; 0x5c
   39590:	addne	r2, r2, #1
   39594:	strne	r2, [r7, #92]	; 0x5c
   39598:	tst	r1, #2
   3959c:	ldrne	r2, [sp, #132]	; 0x84
   395a0:	stmne	r2, {r4, r9}
   395a4:	strne	r4, [sp, #136]	; 0x88
   395a8:	strne	r9, [sp, #140]	; 0x8c
   395ac:	ldrh	r6, [r0, #8]
   395b0:	tst	r6, #1
   395b4:	movne	r2, #0
   395b8:	strne	r2, [r0, #12]
   395bc:	strne	r2, [r0, #16]
   395c0:	tst	r1, #16
   395c4:	mov	r2, #0
   395c8:	ldrne	r3, [r5, #28]
   395cc:	tst	r6, #16384	; 0x4000
   395d0:	ldr	r6, [r0, #12]
   395d4:	ldr	r7, [r0, #16]
   395d8:	ldrne	r2, [r0]
   395dc:	ldr	r0, [r5, #16]
   395e0:	str	r3, [sp, #16]
   395e4:	ubfx	r1, r1, #3, #1
   395e8:	mov	r3, r9
   395ec:	str	r6, [sp, #4]
   395f0:	str	r7, [sp]
   395f4:	mov	r6, #0
   395f8:	str	r1, [sp, #12]
   395fc:	str	r2, [sp, #8]
   39600:	mov	r1, #0
   39604:	mov	r2, r4
   39608:	bl	3fb88 <fputs@plt+0x2e7d4>
   3960c:	cmp	r0, #0
   39610:	strb	r6, [r5, #3]
   39614:	str	r6, [r5, #56]	; 0x38
   39618:	bne	3de20 <fputs@plt+0x2ca6c>
   3961c:	mov	r0, #0
   39620:	str	r0, [sp, #124]	; 0x7c
   39624:	ldr	r0, [sp, #112]	; 0x70
   39628:	ldr	r6, [r0, #216]	; 0xd8
   3962c:	cmp	r6, #0
   39630:	beq	3af8c <fputs@plt+0x29bd8>
   39634:	ldr	r7, [sp, #148]	; 0x94
   39638:	ldr	r3, [r7, #16]
   3963c:	cmp	r3, #0
   39640:	beq	3a0c0 <fputs@plt+0x28d0c>
   39644:	ldr	r8, [sp, #112]	; 0x70
   39648:	ldrsb	r1, [r5, #1]
   3964c:	ldrb	ip, [r7, #3]
   39650:	ldr	r2, [r8, #16]
   39654:	ldr	r0, [r8, #212]	; 0xd4
   39658:	tst	ip, #4
   3965c:	ldr	r2, [r2, r1, lsl #4]
   39660:	mov	r1, #23
   39664:	stm	sp, {r4, r9}
   39668:	movweq	r1, #18
   3966c:	blx	r6
   39670:	ldr	r4, [sp, #160]	; 0xa0
   39674:	b	3a0c8 <fputs@plt+0x28d14>
   39678:	ldr	r0, [r5, #4]
   3967c:	ldr	r1, [sp, #152]	; 0x98
   39680:	add	r0, r0, r0, lsl #2
   39684:	ldr	r0, [r1, r0, lsl #3]!
   39688:	adds	r2, r0, #1
   3968c:	str	r2, [r1]
   39690:	ldr	r2, [r1, #4]
   39694:	adc	r3, r2, #0
   39698:	str	r3, [r1, #4]
   3969c:	orrs	r0, r0, r2
   396a0:	bne	3cf9c <fputs@plt+0x2bbe8>
   396a4:	b	3b8b8 <fputs@plt+0x2a504>
   396a8:	ldr	r0, [sp, #100]	; 0x64
   396ac:	ldr	r1, [r5, #8]
   396b0:	movw	r3, #9312	; 0x2460
   396b4:	ldr	r0, [r0]
   396b8:	add	r1, r1, r1, lsl #2
   396bc:	add	r0, r0, r1, lsl #3
   396c0:	mov	r1, r0
   396c4:	ldrh	r2, [r1, #8]!
   396c8:	tst	r2, r3
   396cc:	beq	3acbc <fputs@plt+0x29908>
   396d0:	bl	40c0c <fputs@plt+0x2f858>
   396d4:	b	3acc4 <fputs@plt+0x29910>
   396d8:	ldr	r2, [sp, #152]	; 0x98
   396dc:	add	r1, r1, r1, lsl #2
   396e0:	str	r0, [r2, r1, lsl #3]!
   396e4:	mov	r0, #0
   396e8:	str	r0, [r2, #4]
   396ec:	ldrh	r0, [r2, #8]
   396f0:	and	r0, r0, #15872	; 0x3e00
   396f4:	orr	r0, r0, #4
   396f8:	strh	r0, [r2, #8]
   396fc:	b	3b4d8 <fputs@plt+0x2a124>
   39700:	ldr	r1, [r5, #12]
   39704:	cmp	r1, #0
   39708:	bne	3b8b8 <fputs@plt+0x2a504>
   3970c:	b	3cf9c <fputs@plt+0x2bbe8>
   39710:	ldr	r7, [sp, #148]	; 0x94
   39714:	ldr	r2, [r5, #12]
   39718:	ldr	r1, [r5, #16]
   3971c:	ldr	r0, [r4, #16]
   39720:	ldr	sl, [sp, #140]	; 0x8c
   39724:	movw	r6, #39819	; 0x9b8b
   39728:	mov	r5, #0
   3972c:	movt	r6, #8
   39730:	ldr	r3, [r7, #12]
   39734:	ldrb	r7, [r7, #3]
   39738:	tst	r7, #16
   3973c:	mov	r7, #0
   39740:	ldrne	r7, [r4, #28]
   39744:	str	r3, [sp, #12]
   39748:	asr	r3, r2, #31
   3974c:	str	r6, [sp]
   39750:	str	r5, [sp, #4]
   39754:	str	r5, [sp, #8]
   39758:	str	r7, [sp, #16]
   3975c:	bl	3fb88 <fputs@plt+0x2e7d4>
   39760:	str	r5, [r4, #56]	; 0x38
   39764:	ldr	r5, [sp, #148]	; 0x94
   39768:	ldr	r4, [sp, #160]	; 0xa0
   3976c:	mov	lr, r0
   39770:	b	3b85c <fputs@plt+0x2a4a8>
   39774:	ldr	r2, [sl, #16]
   39778:	mov	r5, sl
   3977c:	mov	r4, #0
   39780:	mov	r0, #0
   39784:	ldr	r1, [r5, #4]
   39788:	mov	r3, r8
   3978c:	str	r0, [sp]
   39790:	ldr	r0, [sp, #120]	; 0x78
   39794:	bl	3ed34 <fputs@plt+0x2d980>
   39798:	cmp	r0, #0
   3979c:	beq	3dde4 <fputs@plt+0x2ca30>
   397a0:	mov	r7, r0
   397a4:	mov	r1, #1
   397a8:	ldr	r2, [sp, #104]	; 0x68
   397ac:	mov	r3, r4
   397b0:	ldr	r0, [r7, #16]!
   397b4:	strb	r1, [r7, #-14]
   397b8:	str	r9, [r7, #-8]
   397bc:	ldrb	r1, [r7, #-11]
   397c0:	orr	r1, r1, #4
   397c4:	strb	r1, [r7, #-11]
   397c8:	str	r0, [sp]
   397cc:	ldr	r0, [sp, #124]	; 0x7c
   397d0:	mov	r1, r9
   397d4:	bl	3ee58 <fputs@plt+0x2daa4>
   397d8:	str	r4, [r7, #8]
   397dc:	mov	lr, r0
   397e0:	ldr	r9, [sp, #120]	; 0x78
   397e4:	ldr	r4, [sp, #160]	; 0xa0
   397e8:	ldr	r8, [sp, #112]	; 0x70
   397ec:	ldrb	r0, [r5, #1]
   397f0:	subs	r0, r0, #250	; 0xfa
   397f4:	movwne	r0, #1
   397f8:	strb	r0, [r7, #-12]
   397fc:	ldrb	r1, [r6]
   39800:	ldr	r0, [r7]
   39804:	and	r1, r1, #3
   39808:	strb	r1, [r0, #67]	; 0x43
   3980c:	mov	r0, #0
   39810:	str	r0, [sp, #124]	; 0x7c
   39814:	cmp	lr, #0
   39818:	beq	3cf9c <fputs@plt+0x2bbe8>
   3981c:	b	3e304 <fputs@plt+0x2cf50>
   39820:	and	r0, r1, #15872	; 0x3e00
   39824:	orr	r0, r0, #4
   39828:	strh	r0, [r4]
   3982c:	b	3cf98 <fputs@plt+0x2bbe4>
   39830:	ldr	r6, [r4, #16]
   39834:	ldr	r1, [r4, #20]
   39838:	ldr	r0, [r8, #92]	; 0x5c
   3983c:	subs	r2, r0, r6
   39840:	rscs	r0, r1, r0, asr #31
   39844:	blt	3de28 <fputs@plt+0x2ca74>
   39848:	ldr	r1, [sp, #152]	; 0x98
   3984c:	add	r0, r5, r5, lsl #2
   39850:	cmp	r6, #32
   39854:	add	r5, r1, r0, lsl #3
   39858:	mov	r1, r6
   3985c:	ldr	r0, [r5, #24]
   39860:	movls	r1, #32
   39864:	cmp	r0, r1
   39868:	bge	39890 <fputs@plt+0x284dc>
   3986c:	mov	r0, r5
   39870:	mov	r2, #0
   39874:	bl	33ab0 <fputs@plt+0x226fc>
   39878:	cmp	r0, #0
   3987c:	bne	3e5b8 <fputs@plt+0x2d204>
   39880:	mov	r0, r5
   39884:	ldrh	r1, [r0, #8]!
   39888:	ldr	r3, [r0, #8]
   3988c:	b	398a8 <fputs@plt+0x284f4>
   39890:	mov	r0, r5
   39894:	ldrh	r1, [r0, #8]!
   39898:	and	r1, r1, #13
   3989c:	strh	r1, [r0]
   398a0:	ldr	r3, [r0, #12]
   398a4:	str	r3, [r0, #8]
   398a8:	and	r1, r1, #15872	; 0x3e00
   398ac:	str	r6, [r5, #12]
   398b0:	orr	r1, r1, #16
   398b4:	strh	r1, [r0]
   398b8:	ldrb	r0, [r7, #4]
   398bc:	cmp	r0, #0
   398c0:	beq	39a6c <fputs@plt+0x286b8>
   398c4:	mov	r0, r4
   398c8:	mov	r1, #0
   398cc:	mov	r2, r6
   398d0:	bl	1dcfc <fputs@plt+0xc948>
   398d4:	b	39a84 <fputs@plt+0x286d0>
   398d8:	mov	r1, #4
   398dc:	strh	r1, [r0]
   398e0:	mov	r1, #0
   398e4:	mov	r0, #0
   398e8:	mov	r2, #2
   398ec:	cmp	r7, #122	; 0x7a
   398f0:	str	r1, [sp, #168]	; 0xa8
   398f4:	str	r0, [sp, #124]	; 0x7c
   398f8:	movweq	r2, #1
   398fc:	ldr	r0, [r5, #4]
   39900:	ldr	r1, [r8, #16]
   39904:	add	r0, r1, r0, lsl #4
   39908:	add	r1, sp, #168	; 0xa8
   3990c:	ldr	r0, [r0, #4]
   39910:	bl	3efa8 <fputs@plt+0x2dbf4>
   39914:	cmp	r0, #0
   39918:	bne	3dcf0 <fputs@plt+0x2c93c>
   3991c:	ldr	r0, [sp, #168]	; 0xa8
   39920:	asr	r1, r0, #31
   39924:	strd	r0, [r4]
   39928:	b	3cf98 <fputs@plt+0x2bbe4>
   3992c:	ldr	r5, [sp, #148]	; 0x94
   39930:	ldr	r1, [sp, #152]	; 0x98
   39934:	ldr	r0, [r5, #8]
   39938:	add	r0, r0, r0, lsl #2
   3993c:	add	r0, r1, r0, lsl #3
   39940:	ldrh	r1, [r0, #8]
   39944:	and	r1, r1, #15872	; 0x3e00
   39948:	orr	r1, r1, #1
   3994c:	strh	r1, [r0, #8]
   39950:	ldr	r4, [sp, #160]	; 0xa0
   39954:	b	3b690 <fputs@plt+0x2a2dc>
   39958:	mov	r1, #0
   3995c:	cmn	r0, #1
   39960:	b	39978 <fputs@plt+0x285c4>
   39964:	clz	r0, r0
   39968:	lsr	r0, r0, #5
   3996c:	b	39998 <fputs@plt+0x285e4>
   39970:	mov	r1, #0
   39974:	cmp	r0, #0
   39978:	movwgt	r1, #1
   3997c:	b	3998c <fputs@plt+0x285d8>
   39980:	mov	r1, #0
   39984:	cmp	r0, #1
   39988:	movwlt	r1, #1
   3998c:	mov	r0, r1
   39990:	b	39998 <fputs@plt+0x285e4>
   39994:	lsr	r0, r0, #31
   39998:	strh	r4, [r8]
   3999c:	strh	r5, [r9]
   399a0:	ldr	r5, [sp, #148]	; 0x94
   399a4:	ldrb	r1, [r5, #3]
   399a8:	tst	r1, #32
   399ac:	bne	399c8 <fputs@plt+0x28614>
   399b0:	ldr	r4, [sp, #160]	; 0xa0
   399b4:	ldr	r8, [sp, #112]	; 0x70
   399b8:	cmp	r0, #0
   399bc:	mov	r9, r3
   399c0:	bne	3b8b8 <fputs@plt+0x2a504>
   399c4:	b	3cf9c <fputs@plt+0x2bbe8>
   399c8:	ldr	r1, [r5, #8]
   399cc:	ldr	r2, [sp, #152]	; 0x98
   399d0:	mov	r9, r3
   399d4:	add	r1, r1, r1, lsl #2
   399d8:	str	r0, [r2, r1, lsl #3]!
   399dc:	mov	r0, #0
   399e0:	str	r0, [r2, #4]
   399e4:	ldr	r4, [sp, #160]	; 0xa0
   399e8:	ldr	r8, [sp, #112]	; 0x70
   399ec:	ldrh	r0, [r2, #8]
   399f0:	and	r0, r0, #15872	; 0x3e00
   399f4:	orr	r0, r0, #4
   399f8:	strh	r0, [r2, #8]
   399fc:	b	3cf9c <fputs@plt+0x2bbe8>
   39a00:	mov	r1, #1
   39a04:	strh	r1, [r0]
   39a08:	b	3cf98 <fputs@plt+0x2bbe4>
   39a0c:	ldr	r3, [sp, #136]	; 0x88
   39a10:	ldrb	r1, [r5, #26]
   39a14:	b	39e6c <fputs@plt+0x28ab8>
   39a18:	ldrb	r1, [r5, #26]
   39a1c:	b	39fac <fputs@plt+0x28bf8>
   39a20:	str	r5, [sp, #148]	; 0x94
   39a24:	ldr	r5, [r4, #16]
   39a28:	mov	r0, r5
   39a2c:	bl	300c8 <fputs@plt+0x1ed14>
   39a30:	ldr	r2, [r5, #16]
   39a34:	add	r0, sp, #168	; 0xa8
   39a38:	mov	r6, #0
   39a3c:	mov	r1, #0
   39a40:	mov	r3, #1
   39a44:	str	r8, [sp, #200]	; 0xc8
   39a48:	str	r0, [sp]
   39a4c:	mov	r0, r5
   39a50:	strh	r6, [sp, #176]	; 0xb0
   39a54:	str	r6, [sp, #192]	; 0xc0
   39a58:	bl	3eb0c <fputs@plt+0x2d758>
   39a5c:	cmp	r0, #0
   39a60:	beq	3b514 <fputs@plt+0x2a160>
   39a64:	mov	lr, r0
   39a68:	b	3cf00 <fputs@plt+0x2bb4c>
   39a6c:	mov	r0, #0
   39a70:	mov	r1, #0
   39a74:	mov	r2, r6
   39a78:	str	r0, [sp]
   39a7c:	mov	r0, r4
   39a80:	bl	30130 <fputs@plt+0x1ed7c>
   39a84:	ldr	r4, [sp, #160]	; 0xa0
   39a88:	mov	lr, r0
   39a8c:	cmp	r0, #0
   39a90:	bne	3e570 <fputs@plt+0x2d1bc>
   39a94:	mov	r0, #1
   39a98:	strb	r0, [r5, #10]
   39a9c:	ldr	r5, [sp, #148]	; 0x94
   39aa0:	mov	r0, #0
   39aa4:	str	r0, [sp, #124]	; 0x7c
   39aa8:	b	3cf9c <fputs@plt+0x2bbe8>
   39aac:	mov	r2, #0
   39ab0:	ldr	r0, [r5, #8]
   39ab4:	mov	r8, r6
   39ab8:	str	r5, [sp, #148]	; 0x94
   39abc:	str	r7, [sp, #140]	; 0x8c
   39ac0:	add	r0, r0, r0, lsl #2
   39ac4:	add	sl, r6, r0, lsl #3
   39ac8:	mov	r6, sl
   39acc:	ldrh	r0, [r6, #8]!
   39ad0:	ands	r5, r0, #12
   39ad4:	bne	39b00 <fputs@plt+0x2874c>
   39ad8:	tst	r0, #18
   39adc:	beq	39afc <fputs@plt+0x28748>
   39ae0:	mov	r0, sl
   39ae4:	mov	r5, r2
   39ae8:	bl	40c78 <fputs@plt+0x2f8c4>
   39aec:	mov	r2, r5
   39af0:	mov	r5, r0
   39af4:	ldrh	r0, [r6]
   39af8:	b	39b00 <fputs@plt+0x2874c>
   39afc:	mov	r5, #0
   39b00:	ldr	r1, [sp, #148]	; 0x94
   39b04:	ldr	r1, [r1, #12]
   39b08:	add	r1, r1, r1, lsl #2
   39b0c:	add	r6, r8, r1, lsl #3
   39b10:	ldrh	r1, [r4]
   39b14:	orr	r0, r0, r1
   39b18:	tst	r0, #1
   39b1c:	bne	3b498 <fputs@plt+0x2a0e4>
   39b20:	and	r0, r2, r5
   39b24:	tst	r0, #4
   39b28:	beq	39ba4 <fputs@plt+0x287f0>
   39b2c:	ldr	r7, [sl]
   39b30:	ldr	r1, [sl, #4]
   39b34:	ldr	r8, [r9]
   39b38:	ldr	r3, [r9, #4]
   39b3c:	ldr	r0, [sp, #148]	; 0x94
   39b40:	ldrb	r4, [r0]
   39b44:	sub	r4, r4, #89	; 0x59
   39b48:	cmp	r4, #3
   39b4c:	bhi	3b2d0 <fputs@plt+0x29f1c>
   39b50:	add	r0, pc, #4
   39b54:	str	r2, [sp, #104]	; 0x68
   39b58:	ldr	pc, [r0, r4, lsl #2]
   39b5c:	andeq	r9, r3, ip, ror #22
   39b60:	andeq	fp, r3, ip, lsr #1
   39b64:	ldrdeq	fp, [r3], -r8
   39b68:	andeq	fp, r3, ip, asr #2
   39b6c:	cmp	r3, #0
   39b70:	blt	3bb18 <fputs@plt+0x2a764>
   39b74:	subs	r0, r7, #1
   39b78:	mov	r2, r7
   39b7c:	sbcs	r0, r1, #0
   39b80:	blt	3bb4c <fputs@plt+0x2a798>
   39b84:	mvn	r0, #-2147483648	; 0x80000000
   39b88:	mvn	r4, r2
   39b8c:	mov	r7, #1
   39b90:	sub	r0, r0, r1
   39b94:	subs	r4, r4, r8
   39b98:	sbcs	r0, r0, r3
   39b9c:	blt	39bac <fputs@plt+0x287f8>
   39ba0:	b	3bb4c <fputs@plt+0x2a798>
   39ba4:	str	r2, [sp, #104]	; 0x68
   39ba8:	mov	r7, #0
   39bac:	mov	r0, r9
   39bb0:	bl	19da4 <fputs@plt+0x89f0>
   39bb4:	mov	r0, sl
   39bb8:	vmov.f64	d9, d0
   39bbc:	bl	19da4 <fputs@plt+0x89f0>
   39bc0:	ldr	r0, [sp, #148]	; 0x94
   39bc4:	vmov.f64	d8, d0
   39bc8:	mov	r9, r7
   39bcc:	ldrb	r0, [r0]
   39bd0:	sub	r0, r0, #89	; 0x59
   39bd4:	cmp	r0, #3
   39bd8:	bhi	3b3a8 <fputs@plt+0x29ff4>
   39bdc:	add	r1, pc, #0
   39be0:	ldr	pc, [r1, r0, lsl #2]
   39be4:	strdeq	r9, [r3], -r4
   39be8:	strdeq	fp, [r3], -ip
   39bec:	andeq	fp, r3, r8, lsl #8
   39bf0:	andeq	fp, r3, r4, lsl r4
   39bf4:	ldr	r8, [sp, #104]	; 0x68
   39bf8:	vadd.f64	d16, d9, d8
   39bfc:	b	3b428 <fputs@plt+0x2a074>
   39c00:	mov	r6, r1
   39c04:	ldrd	r0, [r4, #16]
   39c08:	mov	r2, #4
   39c0c:	mov	r3, #0
   39c10:	mov	r5, #1
   39c14:	str	r0, [sp]
   39c18:	mov	r0, r1
   39c1c:	mov	r1, #1
   39c20:	bl	3ee58 <fputs@plt+0x2daa4>
   39c24:	mov	lr, r0
   39c28:	strb	r5, [r4, #4]
   39c2c:	cmp	lr, #0
   39c30:	mov	r5, r6
   39c34:	bne	3e308 <fputs@plt+0x2cf54>
   39c38:	ldrb	r0, [r5, #3]
   39c3c:	ldrb	r1, [r4, #5]
   39c40:	subs	r0, r0, #8
   39c44:	and	r1, r1, #251	; 0xfb
   39c48:	movwne	r0, #1
   39c4c:	orr	r0, r1, r0, lsl #2
   39c50:	strb	r0, [r4, #5]
   39c54:	b	3cf90 <fputs@plt+0x2bbdc>
   39c58:	orr	r6, r0, r6
   39c5c:	orr	r9, r1, r9
   39c60:	b	3d13c <fputs@plt+0x2bd88>
   39c64:	orrs	r3, r0, r1
   39c68:	beq	3d13c <fputs@plt+0x2bd88>
   39c6c:	cmn	r1, #1
   39c70:	ble	3bbcc <fputs@plt+0x2a818>
   39c74:	mov	r3, r0
   39c78:	mov	r4, r1
   39c7c:	b	3bbf4 <fputs@plt+0x2a840>
   39c80:	mov	r0, r4
   39c84:	bl	4146c <fputs@plt+0x300b8>
   39c88:	cmp	r0, #0
   39c8c:	mov	r5, r8
   39c90:	beq	3a700 <fputs@plt+0x2934c>
   39c94:	b	3ddfc <fputs@plt+0x2ca48>
   39c98:	mov	r1, r0
   39c9c:	mov	r2, r0
   39ca0:	ldr	r0, [r1, #36]!	; 0x24
   39ca4:	cmp	r0, #0
   39ca8:	beq	3b8d0 <fputs@plt+0x2a51c>
   39cac:	add	r0, r2, #64	; 0x40
   39cb0:	bl	459a4 <fputs@plt+0x345f0>
   39cb4:	mov	lr, r0
   39cb8:	mov	r0, #0
   39cbc:	b	3b89c <fputs@plt+0x2a4e8>
   39cc0:	ldr	r1, [r0, #16]
   39cc4:	mov	r2, #0
   39cc8:	str	r2, [sp, #124]	; 0x7c
   39ccc:	mov	r2, #0
   39cd0:	ldr	r0, [r1]
   39cd4:	ldr	r1, [r1, #52]	; 0x34
   39cd8:	bl	40590 <fputs@plt+0x2f1dc>
   39cdc:	cmp	r0, #0
   39ce0:	beq	3cf9c <fputs@plt+0x2bbe8>
   39ce4:	b	3e300 <fputs@plt+0x2cf4c>
   39ce8:	mov	r0, sl
   39cec:	movw	r2, #9312	; 0x2460
   39cf0:	ldrh	r1, [r0, #8]!
   39cf4:	tst	r1, r2
   39cf8:	beq	3b9c8 <fputs@plt+0x2a614>
   39cfc:	mov	r0, sl
   39d00:	bl	33934 <fputs@plt+0x22580>
   39d04:	b	3b9d0 <fputs@plt+0x2a61c>
   39d08:	ldr	r0, [r5, #8]
   39d0c:	ldr	r1, [sp, #48]	; 0x30
   39d10:	ldrd	r2, [r1]
   39d14:	adds	r2, r2, r0
   39d18:	adc	r3, r3, r0, asr #31
   39d1c:	strd	r2, [r1]
   39d20:	b	3cf9c <fputs@plt+0x2bbe8>
   39d24:	mov	r5, #1
   39d28:	ldr	r0, [r6, #16]
   39d2c:	sub	r2, fp, #160	; 0xa0
   39d30:	mov	r3, #0
   39d34:	stm	sp, {r1, r2}
   39d38:	mov	r1, r4
   39d3c:	mov	r2, #0
   39d40:	bl	3f30c <fputs@plt+0x2df58>
   39d44:	ldr	r1, [fp, #-56]	; 0xffffffc8
   39d48:	mov	r4, r0
   39d4c:	mov	r0, r8
   39d50:	bl	13ce4 <fputs@plt+0x2930>
   39d54:	cmp	r4, #0
   39d58:	bne	3ddb0 <fputs@plt+0x2c9fc>
   39d5c:	ldr	r0, [fp, #-160]	; 0xffffff60
   39d60:	mov	r1, #0
   39d64:	strb	r1, [r6, #3]
   39d68:	str	r1, [r6, #56]	; 0x38
   39d6c:	cmp	r0, #0
   39d70:	mov	r1, r0
   39d74:	str	r0, [r6, #28]
   39d78:	movwne	r1, #1
   39d7c:	strb	r1, [r6, #2]
   39d80:	ldr	r1, [sp, #148]	; 0x94
   39d84:	ldrb	r1, [r1]
   39d88:	cmp	r1, #69	; 0x45
   39d8c:	bne	39da8 <fputs@plt+0x289f4>
   39d90:	cmp	r0, #0
   39d94:	mov	r4, r9
   39d98:	beq	39db4 <fputs@plt+0x28a00>
   39d9c:	mov	r0, #0
   39da0:	str	r0, [sp, #124]	; 0x7c
   39da4:	b	3af94 <fputs@plt+0x29be0>
   39da8:	orrs	r0, r0, r5
   39dac:	mov	r4, r9
   39db0:	beq	39d9c <fputs@plt+0x289e8>
   39db4:	ldr	r5, [sp, #148]	; 0x94
   39db8:	ldr	r9, [sp, #120]	; 0x78
   39dbc:	mov	r0, #0
   39dc0:	str	r0, [sp, #124]	; 0x7c
   39dc4:	b	3b8b8 <fputs@plt+0x2a504>
   39dc8:	movw	r2, #16696	; 0x4138
   39dcc:	ldr	r9, [sp, #120]	; 0x78
   39dd0:	movt	r2, #10
   39dd4:	ldr	r3, [r2, #224]	; 0xe0
   39dd8:	mul	r7, r3, r0
   39ddc:	str	r7, [r4]
   39de0:	ldr	r1, [r1, #12]
   39de4:	ldr	r1, [r1, #80]	; 0x50
   39de8:	cmp	r1, r3
   39dec:	movlt	r1, r3
   39df0:	smull	r3, r1, r1, r0
   39df4:	subs	r7, r3, #536870912	; 0x20000000
   39df8:	sbcs	r1, r1, #0
   39dfc:	movge	r3, #536870912	; 0x20000000
   39e00:	str	r3, [r4, #4]
   39e04:	ldr	r1, [r2, #192]	; 0xc0
   39e08:	cmp	r1, #0
   39e0c:	bne	39e2c <fputs@plt+0x28a78>
   39e10:	asr	r1, r0, #31
   39e14:	str	r0, [r4, #52]	; 0x34
   39e18:	bl	142d0 <fputs@plt+0x2f1c>
   39e1c:	mov	lr, #0
   39e20:	cmp	r0, #0
   39e24:	str	r0, [r4, #40]	; 0x28
   39e28:	movweq	lr, #7
   39e2c:	ldrh	r0, [r4, #142]	; 0x8e
   39e30:	ldrh	r1, [r4, #144]	; 0x90
   39e34:	ldr	r8, [sp, #112]	; 0x70
   39e38:	add	r0, r1, r0
   39e3c:	cmp	r0, #12
   39e40:	bhi	3ae5c <fputs@plt+0x29aa8>
   39e44:	ldr	r0, [r4, #156]	; 0x9c
   39e48:	cmp	r0, #0
   39e4c:	ldrne	r1, [r8, #8]
   39e50:	cmpne	r0, r1
   39e54:	bne	3ae5c <fputs@plt+0x29aa8>
   39e58:	mov	r0, #3
   39e5c:	strb	r0, [r4, #60]	; 0x3c
   39e60:	b	3ae5c <fputs@plt+0x29aa8>
   39e64:	ldr	r3, [sp, #136]	; 0x88
   39e68:	mov	r1, #0
   39e6c:	ldrh	r2, [r0, #8]
   39e70:	ldr	r7, [sp, #132]	; 0x84
   39e74:	ldr	r9, [sp, #116]	; 0x74
   39e78:	and	r2, r2, #15872	; 0x3e00
   39e7c:	orr	r2, r2, #1
   39e80:	strh	r2, [r0, #8]
   39e84:	mov	r0, #0
   39e88:	add	r2, r5, #28
   39e8c:	strb	r0, [r5, #25]
   39e90:	ldr	r0, [sp, #140]	; 0x8c
   39e94:	str	r3, [r7]
   39e98:	str	r0, [r7, #4]
   39e9c:	ldr	r0, [r5, #4]
   39ea0:	ldr	r3, [r0, #12]
   39ea4:	mov	r0, r5
   39ea8:	blx	r3
   39eac:	ldr	r1, [r7]
   39eb0:	ldr	r0, [r7, #4]
   39eb4:	str	r0, [sp, #140]	; 0x8c
   39eb8:	ldrb	r0, [r5, #25]
   39ebc:	str	r1, [sp, #136]	; 0x88
   39ec0:	cmp	r0, #0
   39ec4:	beq	39f2c <fputs@plt+0x28b78>
   39ec8:	ldr	r0, [r5, #20]
   39ecc:	ldr	r7, [sp, #156]	; 0x9c
   39ed0:	cmp	r0, #0
   39ed4:	beq	39f00 <fputs@plt+0x28b4c>
   39ed8:	ldr	r0, [r5]
   39edc:	mov	r1, #1
   39ee0:	bl	19f04 <fputs@plt+0x8b50>
   39ee4:	mov	r2, r0
   39ee8:	ldr	r0, [sp, #120]	; 0x78
   39eec:	movw	r1, #64280	; 0xfb18
   39ef0:	movt	r1, #8
   39ef4:	bl	33668 <fputs@plt+0x222b4>
   39ef8:	ldr	r0, [r5, #20]
   39efc:	str	r0, [sp, #124]	; 0x7c
   39f00:	ldr	r0, [sp, #148]	; 0x94
   39f04:	ldr	r2, [r5, #16]
   39f08:	ldr	r1, [sp, #64]	; 0x40
   39f0c:	ldr	r3, [r0, #4]
   39f10:	mov	r0, r8
   39f14:	bl	33044 <fputs@plt+0x21c90>
   39f18:	ldr	lr, [sp, #124]	; 0x7c
   39f1c:	mov	r6, #0
   39f20:	cmp	lr, #0
   39f24:	beq	39f34 <fputs@plt+0x28b80>
   39f28:	b	3def0 <fputs@plt+0x2cb3c>
   39f2c:	ldr	r7, [sp, #156]	; 0x9c
   39f30:	ldr	r6, [sp, #124]	; 0x7c
   39f34:	ldr	r0, [sp, #152]	; 0x98
   39f38:	str	r7, [sp, #156]	; 0x9c
   39f3c:	add	r0, r0, r4, lsl #3
   39f40:	ldrb	r0, [r0, #8]
   39f44:	tst	r0, #18
   39f48:	beq	39f9c <fputs@plt+0x28be8>
   39f4c:	ldr	r0, [r5]
   39f50:	ldrh	r3, [r0, #8]
   39f54:	tst	r3, #2
   39f58:	ldrbne	r2, [r0, #10]
   39f5c:	cmpne	r2, r9
   39f60:	bne	3b660 <fputs@plt+0x2a2ac>
   39f64:	ldr	r9, [sp, #120]	; 0x78
   39f68:	ldr	r5, [sp, #148]	; 0x94
   39f6c:	tst	r3, #18
   39f70:	beq	39f94 <fputs@plt+0x28be0>
   39f74:	tst	r3, #16384	; 0x4000
   39f78:	ldr	r2, [r0, #12]
   39f7c:	ldrne	r1, [r0]
   39f80:	ldr	r0, [r0, #32]
   39f84:	ldr	r0, [r0, #92]	; 0x5c
   39f88:	addne	r2, r1, r2
   39f8c:	cmp	r2, r0
   39f90:	bgt	3de2c <fputs@plt+0x2ca78>
   39f94:	str	r6, [sp, #124]	; 0x7c
   39f98:	b	3cf98 <fputs@plt+0x2bbe4>
   39f9c:	ldr	r5, [sp, #148]	; 0x94
   39fa0:	str	r6, [sp, #124]	; 0x7c
   39fa4:	b	3aaa8 <fputs@plt+0x296f4>
   39fa8:	mov	r1, #0
   39fac:	ldr	r2, [r0, #12]
   39fb0:	add	r2, r2, #1
   39fb4:	str	r2, [r0, #12]
   39fb8:	mov	r0, #1
   39fbc:	str	r8, [sp, #200]	; 0xc8
   39fc0:	add	r2, sp, #168	; 0xa8
   39fc4:	strh	r0, [sp, #176]	; 0xb0
   39fc8:	mov	r0, #0
   39fcc:	str	r0, [sp, #192]	; 0xc0
   39fd0:	str	r2, [r5]
   39fd4:	strh	r0, [r5, #24]
   39fd8:	add	r2, r5, #28
   39fdc:	ldr	r0, [r5, #4]
   39fe0:	ldr	r3, [r0, #12]
   39fe4:	mov	r0, r5
   39fe8:	blx	r3
   39fec:	ldrb	r0, [r5, #25]
   39ff0:	cmp	r0, #0
   39ff4:	beq	3a064 <fputs@plt+0x28cb0>
   39ff8:	ldr	r0, [r5, #20]
   39ffc:	ldr	lr, [sp, #124]	; 0x7c
   3a000:	cmp	r0, #0
   3a004:	beq	3a02c <fputs@plt+0x28c78>
   3a008:	add	r0, sp, #168	; 0xa8
   3a00c:	mov	r1, #1
   3a010:	bl	19f04 <fputs@plt+0x8b50>
   3a014:	mov	r2, r0
   3a018:	ldr	r0, [sp, #120]	; 0x78
   3a01c:	movw	r1, #64280	; 0xfb18
   3a020:	movt	r1, #8
   3a024:	bl	33668 <fputs@plt+0x222b4>
   3a028:	ldr	lr, [r5, #20]
   3a02c:	ldrh	r0, [sp, #176]	; 0xb0
   3a030:	movw	r1, #9312	; 0x2460
   3a034:	tst	r0, r1
   3a038:	ldreq	r0, [sp, #192]	; 0xc0
   3a03c:	cmpeq	r0, #0
   3a040:	beq	3a054 <fputs@plt+0x28ca0>
   3a044:	add	r0, sp, #168	; 0xa8
   3a048:	mov	r6, lr
   3a04c:	bl	338e8 <fputs@plt+0x22534>
   3a050:	mov	lr, r6
   3a054:	mov	r0, #0
   3a058:	cmp	lr, #0
   3a05c:	str	r0, [sp, #124]	; 0x7c
   3a060:	bne	3defc <fputs@plt+0x2cb48>
   3a064:	ldrb	r0, [r5, #24]
   3a068:	mov	r5, r9
   3a06c:	ldr	r4, [sp, #160]	; 0xa0
   3a070:	ldr	r9, [sp, #120]	; 0x78
   3a074:	cmp	r0, #0
   3a078:	ldrne	r0, [r5, #-16]
   3a07c:	cmpne	r0, #0
   3a080:	beq	3cf9c <fputs@plt+0x2bbe8>
   3a084:	ldr	r1, [sp, #152]	; 0x98
   3a088:	add	r0, r0, r0, lsl #2
   3a08c:	movw	r3, #9312	; 0x2460
   3a090:	add	r0, r1, r0, lsl #3
   3a094:	mov	r1, r0
   3a098:	ldrh	r2, [r1, #8]!
   3a09c:	tst	r2, r3
   3a0a0:	beq	3b8dc <fputs@plt+0x2a528>
   3a0a4:	mov	r2, #1
   3a0a8:	mov	r3, #0
   3a0ac:	bl	34d9c <fputs@plt+0x239e8>
   3a0b0:	b	3cf9c <fputs@plt+0x2bbe8>
   3a0b4:	mov	r0, #1
   3a0b8:	strh	r0, [r1]
   3a0bc:	b	3cf90 <fputs@plt+0x2bbdc>
   3a0c0:	ldr	r4, [sp, #160]	; 0xa0
   3a0c4:	ldr	r8, [sp, #112]	; 0x70
   3a0c8:	mov	r5, r7
   3a0cc:	b	3af98 <fputs@plt+0x29be4>
   3a0d0:	ldr	r5, [sl]
   3a0d4:	ldr	r9, [sp, #120]	; 0x78
   3a0d8:	ldr	r3, [sp, #140]	; 0x8c
   3a0dc:	ldr	r4, [sp, #160]	; 0xa0
   3a0e0:	add	r2, r5, #80	; 0x50
   3a0e4:	b	3bc70 <fputs@plt+0x2a8bc>
   3a0e8:	ldrb	r0, [r5, #4]
   3a0ec:	ldrb	r1, [r7, #3]!
   3a0f0:	cmp	r0, #0
   3a0f4:	mov	r6, r0
   3a0f8:	movwne	r6, #1
   3a0fc:	cmp	r1, #0
   3a100:	cmpne	r0, #0
   3a104:	beq	3a11c <fputs@plt+0x28d68>
   3a108:	ldr	r4, [r5, #16]
   3a10c:	mov	r0, r4
   3a110:	bl	300c8 <fputs@plt+0x1ed14>
   3a114:	ldrd	r0, [r4, #16]
   3a118:	strd	r0, [r5, #40]	; 0x28
   3a11c:	ldrb	r1, [r7]
   3a120:	ldr	r0, [r5, #16]
   3a124:	bl	401d4 <fputs@plt+0x2ee20>
   3a128:	mov	lr, r0
   3a12c:	mov	r0, #0
   3a130:	cmp	lr, #0
   3a134:	str	r0, [r5, #56]	; 0x38
   3a138:	bne	3ddb4 <fputs@plt+0x2ca00>
   3a13c:	cmp	r6, #0
   3a140:	beq	3a170 <fputs@plt+0x28dbc>
   3a144:	ldrsb	r1, [r5, #1]
   3a148:	ldr	r2, [r8, #16]
   3a14c:	ldr	r0, [r8, #212]	; 0xd4
   3a150:	ldr	r7, [r8, #216]	; 0xd8
   3a154:	ldrd	r4, [r5, #40]	; 0x28
   3a158:	ldr	r2, [r2, r1, lsl #4]
   3a15c:	ldr	r1, [sp, #148]	; 0x94
   3a160:	ldr	r3, [r1, #16]
   3a164:	mov	r1, #9
   3a168:	stm	sp, {r4, r5}
   3a16c:	blx	r7
   3a170:	ldr	r5, [sp, #148]	; 0x94
   3a174:	mov	r1, #0
   3a178:	mov	r4, r9
   3a17c:	str	r1, [sp, #124]	; 0x7c
   3a180:	ldrb	r0, [r5, #8]
   3a184:	tst	r0, #1
   3a188:	beq	3af98 <fputs@plt+0x29be4>
   3a18c:	ldr	r9, [sp, #120]	; 0x78
   3a190:	ldr	r0, [r9, #92]	; 0x5c
   3a194:	add	r0, r0, #1
   3a198:	str	r0, [r9, #92]	; 0x5c
   3a19c:	b	3cf9c <fputs@plt+0x2bbe8>
   3a1a0:	mov	r0, #16
   3a1a4:	mov	r1, #0
   3a1a8:	mov	sl, #0
   3a1ac:	bl	142d0 <fputs@plt+0x2f1c>
   3a1b0:	cmp	r0, #0
   3a1b4:	beq	3e3a8 <fputs@plt+0x2cff4>
   3a1b8:	str	sl, [r0, #8]
   3a1bc:	stm	r0, {r5, r6}
   3a1c0:	ldr	r1, [r7, #72]	; 0x48
   3a1c4:	str	r1, [r0, #12]
   3a1c8:	str	r0, [r7, #72]	; 0x48
   3a1cc:	ldrb	r1, [r0, #8]
   3a1d0:	ldr	r5, [sp, #148]	; 0x94
   3a1d4:	cmp	r1, r4
   3a1d8:	mov	r4, r9
   3a1dc:	strbcc	r8, [r0, #8]
   3a1e0:	ldr	r8, [sp, #112]	; 0x70
   3a1e4:	b	3af98 <fputs@plt+0x29be4>
   3a1e8:	ldr	r4, [sp, #40]	; 0x28
   3a1ec:	mov	r1, #0
   3a1f0:	mov	r3, #0
   3a1f4:	lsr	r2, r2, #7
   3a1f8:	add	r1, r1, #1
   3a1fc:	orr	r2, r2, r3, lsl #25
   3a200:	orr	r6, r2, r3, lsr #7
   3a204:	lsr	r3, r3, #7
   3a208:	cmp	r6, #0
   3a20c:	bne	3a1f4 <fputs@plt+0x28e40>
   3a210:	add	r0, r0, ip
   3a214:	mov	r2, #0
   3a218:	mov	r5, #0
   3a21c:	add	r3, r0, r1
   3a220:	lsr	r3, r3, #7
   3a224:	add	r2, r2, #1
   3a228:	orr	r3, r3, r5, lsl #25
   3a22c:	orr	r6, r3, r5, lsr #7
   3a230:	lsr	r5, r5, #7
   3a234:	cmp	r6, #0
   3a238:	bne	3a220 <fputs@plt+0x28e6c>
   3a23c:	cmp	r1, r2
   3a240:	addcc	r0, r0, #1
   3a244:	add	r5, r0, r1
   3a248:	adds	r3, r8, r5
   3a24c:	ldr	r2, [sp, #36]	; 0x24
   3a250:	ldr	r8, [sp, #112]	; 0x70
   3a254:	ldr	r6, [sp, #24]
   3a258:	adc	r0, r9, r5, asr #31
   3a25c:	adds	r1, r3, r4
   3a260:	adc	r0, r0, r2
   3a264:	ldr	r2, [r8, #92]	; 0x5c
   3a268:	subs	r1, r2, r1
   3a26c:	rscs	r0, r0, r2, asr #31
   3a270:	blt	3e12c <fputs@plt+0x2cd78>
   3a274:	ldr	r0, [r6, #24]
   3a278:	ldr	sl, [sp, #140]	; 0x8c
   3a27c:	ldr	r4, [sp, #160]	; 0xa0
   3a280:	ldr	r9, [sp, #120]	; 0x78
   3a284:	str	r3, [sp, #28]
   3a288:	cmp	r0, r3
   3a28c:	bge	3adfc <fputs@plt+0x29a48>
   3a290:	mov	r1, r3
   3a294:	mov	r0, r6
   3a298:	mov	r2, #0
   3a29c:	bl	33ab0 <fputs@plt+0x226fc>
   3a2a0:	cmp	r0, #0
   3a2a4:	bne	3dcd8 <fputs@plt+0x2c924>
   3a2a8:	ldr	r6, [r6, #16]
   3a2ac:	b	3ae14 <fputs@plt+0x29a60>
   3a2b0:	mov	r1, #4
   3a2b4:	strh	r1, [r3]
   3a2b8:	mov	r1, #1
   3a2bc:	ldr	sl, [sp, #140]	; 0x8c
   3a2c0:	strh	r1, [r0, #8]
   3a2c4:	ldr	r1, [r8, #168]	; 0xa8
   3a2c8:	ldr	r2, [r8, #156]	; 0x9c
   3a2cc:	add	r1, r1, #1
   3a2d0:	cmp	r2, r1
   3a2d4:	bgt	3dfc8 <fputs@plt+0x2cc14>
   3a2d8:	str	sl, [sp, #140]	; 0x8c
   3a2dc:	ldr	sl, [r5, #12]
   3a2e0:	ldr	r1, [r8, #16]
   3a2e4:	ldr	r7, [r5, #4]
   3a2e8:	mov	r6, #0
   3a2ec:	add	r1, r1, sl, lsl #4
   3a2f0:	ldr	r4, [r1, #4]
   3a2f4:	ldm	r4, {r1, r9}
   3a2f8:	str	r1, [r9, #4]
   3a2fc:	str	r6, [sp, #168]	; 0xa8
   3a300:	ldr	r1, [r9, #8]
   3a304:	cmp	r1, #0
   3a308:	bne	3e060 <fputs@plt+0x2ccac>
   3a30c:	cmp	r7, #1
   3a310:	str	r0, [sp, #124]	; 0x7c
   3a314:	bls	3e074 <fputs@plt+0x2ccc0>
   3a318:	add	r2, sp, #168	; 0xa8
   3a31c:	mov	r0, r9
   3a320:	mov	r1, r7
   3a324:	mov	r3, #0
   3a328:	bl	2edf8 <fputs@plt+0x1da44>
   3a32c:	cmp	r0, #0
   3a330:	bne	3e0b0 <fputs@plt+0x2ccfc>
   3a334:	mov	r0, r4
   3a338:	mov	r1, r7
   3a33c:	mov	r2, #0
   3a340:	bl	40590 <fputs@plt+0x2f1dc>
   3a344:	cmp	r0, #0
   3a348:	bne	3e0c0 <fputs@plt+0x2cd0c>
   3a34c:	ldrb	r0, [r9, #17]
   3a350:	cmp	r0, #0
   3a354:	beq	3b04c <fputs@plt+0x29c98>
   3a358:	ldm	r4, {r0, r1}
   3a35c:	str	r4, [sp, #104]	; 0x68
   3a360:	str	r0, [r1, #4]
   3a364:	ldr	r0, [r1, #12]
   3a368:	ldr	r0, [r0, #56]	; 0x38
   3a36c:	ldr	r0, [r0, #52]	; 0x34
   3a370:	rev	r1, r0
   3a374:	cmp	r1, r7
   3a378:	bne	3b530 <fputs@plt+0x2a17c>
   3a37c:	ldr	r7, [sp, #168]	; 0xa8
   3a380:	str	r1, [sp, #96]	; 0x60
   3a384:	ldr	r0, [r7, #52]	; 0x34
   3a388:	ldr	r2, [r7, #84]	; 0x54
   3a38c:	mov	r1, r7
   3a390:	bl	44a28 <fputs@plt+0x33674>
   3a394:	mov	lr, r0
   3a398:	cmp	r7, #0
   3a39c:	beq	3a3b0 <fputs@plt+0x28ffc>
   3a3a0:	ldr	r0, [r7, #72]	; 0x48
   3a3a4:	mov	r4, lr
   3a3a8:	bl	2df48 <fputs@plt+0x1cb94>
   3a3ac:	mov	lr, r4
   3a3b0:	ldr	r2, [sp, #96]	; 0x60
   3a3b4:	mov	r8, #0
   3a3b8:	cmp	lr, #0
   3a3bc:	beq	3c330 <fputs@plt+0x2af7c>
   3a3c0:	b	3e0b4 <fputs@plt+0x2cd00>
   3a3c4:	mov	r2, #4
   3a3c8:	strh	r2, [r1]
   3a3cc:	ldr	r1, [r5, #4]
   3a3d0:	ldr	r2, [r8, #16]
   3a3d4:	mov	r3, #0
   3a3d8:	add	r1, r2, r1, lsl #4
   3a3dc:	ldr	r1, [r1, #4]
   3a3e0:	ldr	r1, [r1, #4]
   3a3e4:	ldr	r2, [r1, #44]	; 0x2c
   3a3e8:	b	3ad14 <fputs@plt+0x29960>
   3a3ec:	mov	r2, #4
   3a3f0:	strh	r2, [r1]
   3a3f4:	ldr	r2, [sp, #108]	; 0x6c
   3a3f8:	ldr	r1, [r5, #4]
   3a3fc:	mov	r7, r5
   3a400:	ldr	r2, [r2]
   3a404:	ldr	r1, [r2, r1, lsl #2]
   3a408:	ldrd	r2, [r1, #32]
   3a40c:	adds	r4, r2, #1
   3a410:	adc	r5, r3, #0
   3a414:	strd	r4, [r1, #32]
   3a418:	mov	r5, r7
   3a41c:	strd	r2, [r0]
   3a420:	mov	r4, r9
   3a424:	mov	r9, sl
   3a428:	b	3cf9c <fputs@plt+0x2bbe8>
   3a42c:	mov	r1, #4
   3a430:	strh	r1, [r0]
   3a434:	ldr	r1, [sp, #108]	; 0x6c
   3a438:	ldr	r0, [r5, #4]
   3a43c:	ldr	r1, [r1]
   3a440:	ldr	r6, [r1, r0, lsl #2]
   3a444:	ldrb	r0, [r6, #5]
   3a448:	tst	r0, #2
   3a44c:	bne	3c488 <fputs@plt+0x2b0d4>
   3a450:	ldr	r0, [r6, #16]
   3a454:	sub	r1, fp, #128	; 0x80
   3a458:	bl	3faec <fputs@plt+0x2e738>
   3a45c:	cmp	r0, #0
   3a460:	bne	3ddfc <fputs@plt+0x2ca48>
   3a464:	ldr	r0, [fp, #-128]	; 0xffffff80
   3a468:	cmp	r0, #0
   3a46c:	beq	3b9e4 <fputs@plt+0x2a630>
   3a470:	mov	r0, #0
   3a474:	mov	r1, #0
   3a478:	str	r0, [sp, #124]	; 0x7c
   3a47c:	mov	r0, #1
   3a480:	str	r1, [sp, #172]	; 0xac
   3a484:	str	r0, [sp, #168]	; 0xa8
   3a488:	b	3c488 <fputs@plt+0x2b0d4>
   3a48c:	mov	r2, #4
   3a490:	strh	r2, [r1]
   3a494:	mov	r1, #8
   3a498:	strh	r1, [r0, #8]
   3a49c:	ldr	r1, [r5, #16]
   3a4a0:	vldr	d16, [r1]
   3a4a4:	vstr	d16, [r0]
   3a4a8:	b	3cf9c <fputs@plt+0x2bbe8>
   3a4ac:	mov	r2, #4
   3a4b0:	strh	r2, [r1]
   3a4b4:	ldr	r1, [r5, #16]
   3a4b8:	ldrd	r2, [r1]
   3a4bc:	b	3ad14 <fputs@plt+0x29960>
   3a4c0:	mov	r1, #4
   3a4c4:	strh	r1, [r0]
   3a4c8:	ldr	r2, [r5, #4]
   3a4cc:	ldr	r1, [r5, #16]
   3a4d0:	mov	r0, #0
   3a4d4:	mov	r3, #0
   3a4d8:	str	r0, [sp]
   3a4dc:	mov	r0, r4
   3a4e0:	bl	1a2f4 <fputs@plt+0x8f40>
   3a4e4:	ldr	r0, [sp, #116]	; 0x74
   3a4e8:	strb	r0, [r4, #10]
   3a4ec:	b	3b4d8 <fputs@plt+0x2a124>
   3a4f0:	ldr	r1, [r5, #36]	; 0x24
   3a4f4:	ldr	r2, [r1, #4]
   3a4f8:	cmp	r1, #0
   3a4fc:	str	r2, [r5, #36]	; 0x24
   3a500:	str	r0, [r1, #4]
   3a504:	beq	3a518 <fputs@plt+0x29164>
   3a508:	ldr	r0, [r5, #40]	; 0x28
   3a50c:	cmp	r0, #0
   3a510:	moveq	r0, r8
   3a514:	bleq	13ce4 <fputs@plt+0x2930>
   3a518:	ldr	r0, [r5, #36]	; 0x24
   3a51c:	ldr	r9, [sp, #120]	; 0x78
   3a520:	mov	r1, #0
   3a524:	mov	r5, r6
   3a528:	clz	r0, r0
   3a52c:	lsr	r0, r0, #5
   3a530:	str	r0, [sp, #164]	; 0xa4
   3a534:	str	r1, [r4, #56]	; 0x38
   3a538:	b	35bf0 <fputs@plt+0x2483c>
   3a53c:	mov	r0, #1
   3a540:	strh	r0, [r5]
   3a544:	ldr	r1, [sp, #152]	; 0x98
   3a548:	add	r0, r6, r6, lsl #2
   3a54c:	add	r0, r1, r0, lsl #3
   3a550:	ldrb	r1, [r0, #8]
   3a554:	tst	r1, #1
   3a558:	bne	3a57c <fputs@plt+0x291c8>
   3a55c:	mov	r1, #4
   3a560:	strh	r1, [r5]
   3a564:	bl	19e28 <fputs@plt+0x8a74>
   3a568:	orr	r0, r0, r1
   3a56c:	mov	r3, #0
   3a570:	clz	r0, r0
   3a574:	lsr	r2, r0, #5
   3a578:	strd	r2, [r4]
   3a57c:	mov	r5, r7
   3a580:	b	3a8a4 <fputs@plt+0x294f0>
   3a584:	ldr	r0, [r8, #160]	; 0xa0
   3a588:	cmp	r0, #1
   3a58c:	bge	3e3d4 <fputs@plt+0x2d020>
   3a590:	cmp	r7, #0
   3a594:	beq	3c0a8 <fputs@plt+0x2acf4>
   3a598:	mov	r0, r7
   3a59c:	bl	111f8 <strlen@plt>
   3a5a0:	bic	r5, r0, #-1073741824	; 0xc0000000
   3a5a4:	b	3c0ac <fputs@plt+0x2acf8>
   3a5a8:	mov	r1, #4
   3a5ac:	strh	r1, [r0]
   3a5b0:	ldr	r1, [sp, #148]	; 0x94
   3a5b4:	ldr	r6, [r1, #12]
   3a5b8:	ldr	r0, [r1, #4]
   3a5bc:	ldr	r1, [r8, #16]
   3a5c0:	add	r0, r1, r0, lsl #4
   3a5c4:	cmn	r6, #1
   3a5c8:	ldr	sl, [r0, #4]
   3a5cc:	ldr	r0, [sl, #4]
   3a5d0:	ldr	r7, [r0]
   3a5d4:	ldrb	r4, [r7, #5]
   3a5d8:	ldrb	r0, [r7, #17]
   3a5dc:	moveq	r6, r4
   3a5e0:	cmp	r0, #2
   3a5e4:	bls	3a5f0 <fputs@plt+0x2923c>
   3a5e8:	mov	r6, r4
   3a5ec:	b	3a610 <fputs@plt+0x2925c>
   3a5f0:	ldr	r0, [r7, #68]	; 0x44
   3a5f4:	ldr	r0, [r0]
   3a5f8:	cmp	r0, #0
   3a5fc:	beq	3a610 <fputs@plt+0x2925c>
   3a600:	ldrd	r0, [r7, #80]	; 0x50
   3a604:	subs	r0, r0, #1
   3a608:	sbcs	r0, r1, #0
   3a60c:	movge	r6, r4
   3a610:	ldrb	r0, [r7, #16]
   3a614:	cmp	r0, #0
   3a618:	ldreq	r0, [r7, #176]	; 0xb0
   3a61c:	movwne	r0, #39819	; 0x9b8b
   3a620:	movtne	r0, #8
   3a624:	cmp	r6, #5
   3a628:	bne	3a65c <fputs@plt+0x292a8>
   3a62c:	cmp	r0, #0
   3a630:	beq	3d180 <fputs@plt+0x2bdcc>
   3a634:	bl	111f8 <strlen@plt>
   3a638:	mvn	r1, #-1073741824	; 0xc0000000
   3a63c:	tst	r0, r1
   3a640:	beq	3d180 <fputs@plt+0x2bdcc>
   3a644:	ldrb	r0, [r7, #14]
   3a648:	cmp	r0, #0
   3a64c:	bne	3d180 <fputs@plt+0x2bdcc>
   3a650:	ldrb	r0, [r7, #4]
   3a654:	cmp	r0, #0
   3a658:	beq	3d160 <fputs@plt+0x2bdac>
   3a65c:	cmp	r6, r4
   3a660:	beq	3d180 <fputs@plt+0x2bdcc>
   3a664:	cmp	r4, #5
   3a668:	cmpne	r6, #5
   3a66c:	bne	3d184 <fputs@plt+0x2bdd0>
   3a670:	ldrb	r0, [r8, #67]	; 0x43
   3a674:	cmp	r0, #0
   3a678:	beq	3e408 <fputs@plt+0x2d054>
   3a67c:	ldr	r0, [r8, #156]	; 0x9c
   3a680:	cmp	r0, #2
   3a684:	bge	3e408 <fputs@plt+0x2d054>
   3a688:	cmp	r4, #5
   3a68c:	bne	3c5e4 <fputs@plt+0x2b230>
   3a690:	ldr	r0, [r7, #216]	; 0xd8
   3a694:	cmp	r0, #0
   3a698:	beq	3d090 <fputs@plt+0x2bcdc>
   3a69c:	mov	r0, r7
   3a6a0:	bl	2f168 <fputs@plt+0x1ddb4>
   3a6a4:	cmp	r0, #0
   3a6a8:	bne	3d188 <fputs@plt+0x2bdd4>
   3a6ac:	ldr	r3, [r7, #208]	; 0xd0
   3a6b0:	ldr	r2, [r7, #160]	; 0xa0
   3a6b4:	ldrb	r1, [r7, #10]
   3a6b8:	ldr	r0, [r7, #216]	; 0xd8
   3a6bc:	bl	2b278 <fputs@plt+0x19ec4>
   3a6c0:	mov	r5, r0
   3a6c4:	mov	r0, #0
   3a6c8:	str	r0, [r7, #216]	; 0xd8
   3a6cc:	mov	r0, r7
   3a6d0:	bl	2b034 <fputs@plt+0x19c80>
   3a6d4:	cmp	r5, #0
   3a6d8:	beq	3d0f0 <fputs@plt+0x2bd3c>
   3a6dc:	mov	r0, r5
   3a6e0:	b	3d188 <fputs@plt+0x2bdd4>
   3a6e4:	strd	r2, [r0]
   3a6e8:	mov	r0, #4
   3a6ec:	strh	r0, [r1]
   3a6f0:	mov	r9, sl
   3a6f4:	b	3b690 <fputs@plt+0x2a2dc>
   3a6f8:	mov	sl, #0
   3a6fc:	mov	r7, #0
   3a700:	ldr	r0, [sp, #100]	; 0x64
   3a704:	ldr	r1, [r5, #8]
   3a708:	movw	r3, #9312	; 0x2460
   3a70c:	ldr	r0, [r0]
   3a710:	add	r1, r1, r1, lsl #2
   3a714:	add	r0, r0, r1, lsl #3
   3a718:	mov	r1, r0
   3a71c:	ldrh	r2, [r1, #8]!
   3a720:	tst	r2, r3
   3a724:	beq	3afa0 <fputs@plt+0x29bec>
   3a728:	bl	40c0c <fputs@plt+0x2f858>
   3a72c:	b	3afa8 <fputs@plt+0x29bf4>
   3a730:	ldr	r1, [r0, #16]
   3a734:	ldr	r3, [sp, #68]	; 0x44
   3a738:	vmov.i32	q8, #0	; 0x00000000
   3a73c:	mov	r2, #12
   3a740:	mov	r7, r6
   3a744:	str	r5, [sp, #148]	; 0x94
   3a748:	ldr	r4, [r1]
   3a74c:	ldr	r1, [r4]
   3a750:	vst1.32	{d16-d17}, [r3], r2
   3a754:	vst1.32	{d16-d17}, [r3]
   3a758:	str	r6, [sp, #168]	; 0xa8
   3a75c:	ldrh	r2, [r7, #8]!
   3a760:	and	r2, r2, #15872	; 0x3e00
   3a764:	orr	r2, r2, #1
   3a768:	strh	r2, [r7]
   3a76c:	ldr	r3, [r1, #44]	; 0x2c
   3a770:	ldr	r2, [r5, #8]
   3a774:	ldr	r0, [r0, #16]
   3a778:	add	r1, sp, #168	; 0xa8
   3a77c:	blx	r3
   3a780:	mov	r5, r0
   3a784:	mov	r0, r9
   3a788:	mov	r1, r4
   3a78c:	bl	3375c <fputs@plt+0x223a8>
   3a790:	ldr	r0, [sp, #188]	; 0xbc
   3a794:	mov	lr, r5
   3a798:	cmp	r0, #0
   3a79c:	movne	lr, r0
   3a7a0:	ldrh	r0, [r7]
   3a7a4:	tst	r0, #2
   3a7a8:	beq	3a7d4 <fputs@plt+0x29420>
   3a7ac:	ldrb	r1, [r6, #10]
   3a7b0:	ldr	r2, [sp, #116]	; 0x74
   3a7b4:	cmp	r1, r2
   3a7b8:	beq	3a7d4 <fputs@plt+0x29420>
   3a7bc:	ldr	r1, [sp, #116]	; 0x74
   3a7c0:	mov	r0, r6
   3a7c4:	mov	r4, lr
   3a7c8:	bl	33e5c <fputs@plt+0x22aa8>
   3a7cc:	ldrh	r0, [r7]
   3a7d0:	mov	lr, r4
   3a7d4:	tst	r0, #18
   3a7d8:	beq	3a7fc <fputs@plt+0x29448>
   3a7dc:	tst	r0, #16384	; 0x4000
   3a7e0:	ldr	r1, [r6, #12]
   3a7e4:	ldrne	r0, [r6]
   3a7e8:	addne	r1, r0, r1
   3a7ec:	ldr	r0, [r6, #32]
   3a7f0:	ldr	r0, [r0, #92]	; 0x5c
   3a7f4:	cmp	r1, r0
   3a7f8:	bgt	3e4cc <fputs@plt+0x2d118>
   3a7fc:	mov	r4, r8
   3a800:	ldr	r5, [sp, #148]	; 0x94
   3a804:	ldr	r8, [sp, #112]	; 0x70
   3a808:	ldr	r9, [sp, #120]	; 0x78
   3a80c:	b	3bb04 <fputs@plt+0x2a750>
   3a810:	mov	r2, #4
   3a814:	strh	r2, [r1]
   3a818:	ldr	r2, [r5, #4]
   3a81c:	b	3ad10 <fputs@plt+0x2995c>
   3a820:	ldr	r9, [sp, #136]	; 0x88
   3a824:	mov	r7, r4
   3a828:	mov	r3, #4
   3a82c:	strh	r3, [r2]
   3a830:	ldr	r3, [r5, #4]
   3a834:	ldr	r2, [r5, #12]
   3a838:	movw	r4, #257	; 0x101
   3a83c:	str	r9, [sp, #136]	; 0x88
   3a840:	cmp	r3, #0
   3a844:	sub	r3, r2, r1
   3a848:	movweq	r4, #1
   3a84c:	cmp	r3, #1
   3a850:	strh	r4, [r0, #8]
   3a854:	blt	3a998 <fputs@plt+0x295e4>
   3a858:	add	r2, r2, #1
   3a85c:	str	r5, [sp, #148]	; 0x94
   3a860:	add	r6, r0, #48	; 0x30
   3a864:	str	r7, [sp, #160]	; 0xa0
   3a868:	sub	r5, r2, r1
   3a86c:	mov	r0, r6
   3a870:	movw	r2, #9312	; 0x2460
   3a874:	ldrh	r1, [r0], #-8
   3a878:	tst	r1, r2
   3a87c:	beq	3a888 <fputs@plt+0x294d4>
   3a880:	bl	33934 <fputs@plt+0x22580>
   3a884:	b	3a890 <fputs@plt+0x294dc>
   3a888:	mov	r0, #1
   3a88c:	strh	r0, [r6]
   3a890:	sub	r5, r5, #1
   3a894:	strh	r4, [r6], #40	; 0x28
   3a898:	cmp	r5, #1
   3a89c:	bgt	3a86c <fputs@plt+0x294b8>
   3a8a0:	ldr	r5, [sp, #148]	; 0x94
   3a8a4:	ldr	r4, [sp, #160]	; 0xa0
   3a8a8:	b	3a97c <fputs@plt+0x295c8>
   3a8ac:	mov	r2, #4
   3a8b0:	strh	r2, [r1]
   3a8b4:	ldr	r2, [sp, #168]	; 0xa8
   3a8b8:	b	3ad10 <fputs@plt+0x2995c>
   3a8bc:	ldr	r4, [sp, #160]	; 0xa0
   3a8c0:	cmp	sl, #0
   3a8c4:	mov	r5, r9
   3a8c8:	bne	3e174 <fputs@plt+0x2cdc0>
   3a8cc:	mov	r0, #0
   3a8d0:	str	r0, [sp, #124]	; 0x7c
   3a8d4:	b	3a97c <fputs@plt+0x295c8>
   3a8d8:	ldr	r0, [r0, #36]	; 0x24
   3a8dc:	ldr	r7, [sp, #156]	; 0x9c
   3a8e0:	add	r5, r0, #8
   3a8e4:	ldr	r1, [r4, #24]
   3a8e8:	ldr	r6, [r0]
   3a8ec:	str	r7, [sp, #156]	; 0x9c
   3a8f0:	cmp	r1, r6
   3a8f4:	bge	3a920 <fputs@plt+0x2956c>
   3a8f8:	mov	r0, r4
   3a8fc:	mov	r1, r6
   3a900:	mov	r2, #0
   3a904:	bl	33ab0 <fputs@plt+0x226fc>
   3a908:	cmp	r0, #0
   3a90c:	bne	3e310 <fputs@plt+0x2cf5c>
   3a910:	mov	r1, r4
   3a914:	ldrh	r2, [r1, #8]!
   3a918:	ldr	r0, [r1, #8]
   3a91c:	b	3a938 <fputs@plt+0x29584>
   3a920:	mov	r1, r4
   3a924:	ldrh	r0, [r1, #8]!
   3a928:	and	r2, r0, #13
   3a92c:	strh	r2, [r1]
   3a930:	ldr	r0, [r1, #12]
   3a934:	str	r0, [r1, #8]
   3a938:	and	r2, r2, #15872	; 0x3e00
   3a93c:	str	r6, [r4, #12]
   3a940:	orr	r2, r2, #16
   3a944:	strh	r2, [r1]
   3a948:	mov	r1, r5
   3a94c:	mov	r2, r6
   3a950:	bl	1121c <memcpy@plt>
   3a954:	ldr	r1, [sp, #108]	; 0x6c
   3a958:	ldr	r5, [sp, #148]	; 0x94
   3a95c:	mov	r2, #0
   3a960:	ldr	r0, [r5, #12]
   3a964:	ldr	r1, [r1]
   3a968:	ldr	r0, [r1, r0, lsl #2]
   3a96c:	mov	r1, #0
   3a970:	str	r1, [sp, #124]	; 0x7c
   3a974:	str	r2, [r0, #56]	; 0x38
   3a978:	mov	r4, r9
   3a97c:	ldr	r9, [sp, #120]	; 0x78
   3a980:	b	3b690 <fputs@plt+0x2a2dc>
   3a984:	mov	r0, #0
   3a988:	str	r0, [sp, #84]	; 0x54
   3a98c:	b	3cf9c <fputs@plt+0x2bbe8>
   3a990:	ldr	r5, [sp, #148]	; 0x94
   3a994:	b	3b8b8 <fputs@plt+0x2a504>
   3a998:	ldr	r9, [sp, #120]	; 0x78
   3a99c:	ldr	r8, [sp, #112]	; 0x70
   3a9a0:	b	3b4d8 <fputs@plt+0x2a124>
   3a9a4:	ldr	r0, [r5, #4]
   3a9a8:	b	3b8bc <fputs@plt+0x2a508>
   3a9ac:	mov	r2, #4
   3a9b0:	strh	r2, [r1]
   3a9b4:	ldr	r7, [sp, #152]	; 0x98
   3a9b8:	add	r1, r5, r5, lsl #2
   3a9bc:	mov	r2, r7
   3a9c0:	ldr	r1, [r2, r1, lsl #3]!
   3a9c4:	ldr	r3, [r2, #4]
   3a9c8:	subs	r2, r1, #1
   3a9cc:	sbcs	r2, r3, #0
   3a9d0:	blt	3aae0 <fputs@plt+0x2972c>
   3a9d4:	add	r2, r4, r4, lsl #2
   3a9d8:	mov	r4, #0
   3a9dc:	ldr	r6, [r7, r2, lsl #3]!
   3a9e0:	ldr	r7, [r7, #4]
   3a9e4:	adds	r2, r1, r6
   3a9e8:	adc	r5, r3, r7
   3a9ec:	rsbs	r6, r6, #0
   3a9f0:	rscs	r7, r7, #0
   3a9f4:	movwlt	r4, #1
   3a9f8:	cmp	r4, #0
   3a9fc:	moveq	r5, r3
   3aa00:	moveq	r2, r1
   3aa04:	b	3aae8 <fputs@plt+0x29734>
   3aa08:	mov	lr, r7
   3aa0c:	ldrh	r0, [sp, #176]	; 0xb0
   3aa10:	movw	r1, #9312	; 0x2460
   3aa14:	tst	r0, r1
   3aa18:	ldreq	r0, [sp, #192]	; 0xc0
   3aa1c:	cmpeq	r0, #0
   3aa20:	beq	3ae5c <fputs@plt+0x29aa8>
   3aa24:	add	r0, sp, #168	; 0xa8
   3aa28:	mov	r4, lr
   3aa2c:	bl	338e8 <fputs@plt+0x22534>
   3aa30:	mov	lr, r4
   3aa34:	b	3ae5c <fputs@plt+0x29aa8>
   3aa38:	mov	r1, #4
   3aa3c:	strh	r1, [r0]
   3aa40:	ldr	r0, [sp, #148]	; 0x94
   3aa44:	ldr	r1, [sp, #108]	; 0x6c
   3aa48:	ldr	r0, [r0, #4]
   3aa4c:	ldr	r1, [r1]
   3aa50:	ldr	r4, [r1, r0, lsl #2]
   3aa54:	ldrb	r0, [r4, #2]
   3aa58:	cmp	r0, #0
   3aa5c:	beq	3aafc <fputs@plt+0x29748>
   3aa60:	mov	r0, #1
   3aa64:	strh	r0, [r5, #8]
   3aa68:	b	3b4d4 <fputs@plt+0x2a120>
   3aa6c:	mov	r0, #1
   3aa70:	strh	r0, [r5]
   3aa74:	ldr	r1, [sp, #152]	; 0x98
   3aa78:	add	r0, r6, r6, lsl #2
   3aa7c:	add	r0, r1, r0, lsl #3
   3aa80:	ldrb	r1, [r0, #8]
   3aa84:	tst	r1, #1
   3aa88:	bne	3aaa4 <fputs@plt+0x296f0>
   3aa8c:	mov	r1, #4
   3aa90:	strh	r1, [r5]
   3aa94:	bl	19e28 <fputs@plt+0x8a74>
   3aa98:	mvn	r1, r1
   3aa9c:	mvn	r0, r0
   3aaa0:	strd	r0, [r4]
   3aaa4:	mov	r5, r7
   3aaa8:	ldr	r4, [sp, #160]	; 0xa0
   3aaac:	b	3af98 <fputs@plt+0x29be4>
   3aab0:	mov	r1, #4
   3aab4:	strh	r1, [r0]
   3aab8:	ldr	r1, [sp, #148]	; 0x94
   3aabc:	mov	r0, #24
   3aac0:	strb	r0, [r1]
   3aac4:	ldr	r4, [r1, #16]
   3aac8:	cmp	r4, #0
   3aacc:	beq	3ab20 <fputs@plt+0x2976c>
   3aad0:	mov	r0, r4
   3aad4:	bl	111f8 <strlen@plt>
   3aad8:	bic	r0, r0, #-1073741824	; 0xc0000000
   3aadc:	b	3ab24 <fputs@plt+0x29770>
   3aae0:	mvn	r2, #0
   3aae4:	mvn	r5, #0
   3aae8:	stm	r0, {r2, r5}
   3aaec:	mov	r5, r8
   3aaf0:	ldr	r0, [sp, #120]	; 0x78
   3aaf4:	ldr	r8, [sp, #112]	; 0x70
   3aaf8:	b	3c7b0 <fputs@plt+0x2b3fc>
   3aafc:	ldrb	r0, [r4, #3]
   3ab00:	cmp	r0, #0
   3ab04:	beq	3bfb8 <fputs@plt+0x2ac04>
   3ab08:	ldrd	r0, [r4, #40]	; 0x28
   3ab0c:	str	r1, [sp, #172]	; 0xac
   3ab10:	str	r0, [sp, #168]	; 0xa8
   3ab14:	mov	r4, r7
   3ab18:	strd	r0, [r5]
   3ab1c:	b	3b4ec <fputs@plt+0x2a138>
   3ab20:	mov	r0, #0
   3ab24:	ldr	r1, [sp, #148]	; 0x94
   3ab28:	cmp	r9, #1
   3ab2c:	str	r0, [r1, #4]
   3ab30:	beq	3abb8 <fputs@plt+0x29804>
   3ab34:	mov	r0, #0
   3ab38:	mov	r1, r4
   3ab3c:	mvn	r2, #0
   3ab40:	mov	r3, #1
   3ab44:	str	r0, [sp]
   3ab48:	mov	r0, r5
   3ab4c:	bl	1a2f4 <fputs@plt+0x8f40>
   3ab50:	cmp	r0, #0
   3ab54:	bne	3e328 <fputs@plt+0x2cf74>
   3ab58:	ldrh	r0, [r5, #8]
   3ab5c:	tst	r0, #2
   3ab60:	ldrbne	r1, [r5, #10]
   3ab64:	cmpne	r1, r9
   3ab68:	bne	3c2e0 <fputs@plt+0x2af2c>
   3ab6c:	ldr	r4, [sp, #148]	; 0x94
   3ab70:	mov	r2, #0
   3ab74:	orr	r0, r0, #2048	; 0x800
   3ab78:	mov	r1, #0
   3ab7c:	str	r2, [r5, #24]
   3ab80:	strh	r0, [r5, #8]
   3ab84:	str	r1, [sp, #124]	; 0x7c
   3ab88:	ldrb	r0, [r4, #1]
   3ab8c:	cmp	r0, #255	; 0xff
   3ab90:	bne	3aba0 <fputs@plt+0x297ec>
   3ab94:	ldr	r1, [r4, #16]
   3ab98:	mov	r0, r8
   3ab9c:	bl	13ce4 <fputs@plt+0x2930>
   3aba0:	mov	r0, #255	; 0xff
   3aba4:	strb	r0, [r4, #1]
   3aba8:	ldr	r0, [r5, #16]
   3abac:	str	r0, [r4, #16]
   3abb0:	ldr	r0, [r5, #12]
   3abb4:	str	r0, [r4, #4]
   3abb8:	ldr	r1, [r8, #92]	; 0x5c
   3abbc:	ldr	r5, [sp, #148]	; 0x94
   3abc0:	cmp	r0, r1
   3abc4:	bgt	3e32c <fputs@plt+0x2cf78>
   3abc8:	ldr	r0, [sp, #100]	; 0x64
   3abcc:	ldr	r1, [r6]
   3abd0:	movw	r3, #9312	; 0x2460
   3abd4:	str	r7, [sp, #156]	; 0x9c
   3abd8:	ldr	r0, [r0]
   3abdc:	add	r1, r1, r1, lsl #2
   3abe0:	add	r0, r0, r1, lsl #3
   3abe4:	mov	r1, r0
   3abe8:	ldrh	r2, [r1, #8]!
   3abec:	tst	r2, r3
   3abf0:	beq	3abfc <fputs@plt+0x29848>
   3abf4:	bl	40c0c <fputs@plt+0x2f858>
   3abf8:	b	3ac04 <fputs@plt+0x29850>
   3abfc:	mov	r2, #4
   3ac00:	strh	r2, [r1]
   3ac04:	movw	r1, #2562	; 0xa02
   3ac08:	ldr	r4, [sp, #160]	; 0xa0
   3ac0c:	strh	r1, [r0, #8]
   3ac10:	ldr	r1, [r5, #16]
   3ac14:	str	r1, [r0, #16]
   3ac18:	ldr	r1, [r5, #4]
   3ac1c:	strb	r9, [r0, #10]
   3ac20:	str	r1, [r0, #12]
   3ac24:	ldrb	r1, [r5, #3]
   3ac28:	cmp	r1, #0
   3ac2c:	beq	3af98 <fputs@plt+0x29be4>
   3ac30:	ldr	r1, [r5, #12]
   3ac34:	ldr	r2, [sp, #152]	; 0x98
   3ac38:	ldr	r9, [sp, #120]	; 0x78
   3ac3c:	add	r1, r1, r1, lsl #2
   3ac40:	ldr	r1, [r2, r1, lsl #3]!
   3ac44:	ldr	r2, [r2, #4]
   3ac48:	orrs	r1, r1, r2
   3ac4c:	movne	r1, #2576	; 0xa10
   3ac50:	strhne	r1, [r0, #8]
   3ac54:	b	3cf9c <fputs@plt+0x2bbe8>
   3ac58:	ldr	r0, [r8, #4]
   3ac5c:	b	3ac70 <fputs@plt+0x298bc>
   3ac60:	ldrb	r1, [r0, #87]	; 0x57
   3ac64:	orr	r1, r1, #1
   3ac68:	strb	r1, [r0, #87]	; 0x57
   3ac6c:	ldr	r0, [r0, #52]	; 0x34
   3ac70:	cmp	r0, #0
   3ac74:	bne	3ac60 <fputs@plt+0x298ac>
   3ac78:	b	3cf9c <fputs@plt+0x2bbe8>
   3ac7c:	mov	r2, #4
   3ac80:	strh	r2, [r1]
   3ac84:	ldr	r1, [r9, #176]	; 0xb0
   3ac88:	ldr	r2, [r1, #8]
   3ac8c:	ldr	r3, [r1, #16]
   3ac90:	ldr	r1, [r1, #48]	; 0x30
   3ac94:	add	r1, r1, r1, lsl #2
   3ac98:	add	r1, r2, r1, lsl #2
   3ac9c:	ldr	r2, [r5, #4]
   3aca0:	ldr	r1, [r1, #4]
   3aca4:	add	r1, r1, r2
   3aca8:	add	r1, r1, r1, lsl #2
   3acac:	add	r1, r3, r1, lsl #3
   3acb0:	mov	r2, #4096	; 0x1000
   3acb4:	bl	3e690 <fputs@plt+0x2d2dc>
   3acb8:	b	3cf9c <fputs@plt+0x2bbe8>
   3acbc:	mov	r2, #4
   3acc0:	strh	r2, [r1]
   3acc4:	ldr	r1, [r5, #4]
   3acc8:	ldr	r2, [r8, #16]
   3accc:	ldr	r7, [r5, #12]
   3acd0:	add	r1, r2, r1, lsl #4
   3acd4:	cmp	r7, #0
   3acd8:	ldr	r3, [r1, #4]
   3acdc:	ldr	r1, [r3, #4]
   3ace0:	beq	3acf4 <fputs@plt+0x29940>
   3ace4:	ldr	r2, [r1, #44]	; 0x2c
   3ace8:	cmp	r2, r7
   3acec:	movcc	r2, r7
   3acf0:	b	3acf8 <fputs@plt+0x29944>
   3acf4:	mov	r2, #0
   3acf8:	ldr	r3, [r3]
   3acfc:	cmp	r2, #0
   3ad00:	str	r3, [r1, #4]
   3ad04:	ldr	r1, [r1]
   3ad08:	strgt	r2, [r1, #164]	; 0xa4
   3ad0c:	ldrle	r2, [r1, #164]	; 0xa4
   3ad10:	asr	r3, r2, #31
   3ad14:	strd	r2, [r0]
   3ad18:	b	3cf9c <fputs@plt+0x2bbe8>
   3ad1c:	ldr	r0, [r6, #36]	; 0x24
   3ad20:	ldr	r9, [sp, #136]	; 0x88
   3ad24:	add	r2, r0, #8
   3ad28:	ldr	r1, [r0]
   3ad2c:	mov	r0, r5
   3ad30:	mov	r3, r4
   3ad34:	bl	3f9f4 <fputs@plt+0x2e640>
   3ad38:	ldr	r5, [sp, #148]	; 0x94
   3ad3c:	cmp	r7, #1
   3ad40:	str	r9, [sp, #136]	; 0x88
   3ad44:	blt	3ad78 <fputs@plt+0x299c4>
   3ad48:	ldr	r0, [r4, #4]
   3ad4c:	mov	r1, #0
   3ad50:	str	r1, [sp, #124]	; 0x7c
   3ad54:	mov	r1, #0
   3ad58:	add	r0, r0, #8
   3ad5c:	ldrb	r2, [r0]
   3ad60:	tst	r2, #1
   3ad64:	bne	3b09c <fputs@plt+0x29ce8>
   3ad68:	add	r1, r1, #1
   3ad6c:	add	r0, r0, #40	; 0x28
   3ad70:	cmp	r1, r7
   3ad74:	blt	3ad5c <fputs@plt+0x299a8>
   3ad78:	add	r0, sl, sl, lsl #2
   3ad7c:	mov	r2, #0
   3ad80:	mov	r3, #0
   3ad84:	add	r1, r8, r0, lsl #3
   3ad88:	str	r2, [sp, #124]	; 0x7c
   3ad8c:	mov	r2, r4
   3ad90:	ldr	r0, [r1, #12]
   3ad94:	ldr	r1, [r1, #16]
   3ad98:	bl	41bc4 <fputs@plt+0x30810>
   3ad9c:	ldr	r4, [sp, #160]	; 0xa0
   3ada0:	ldr	r8, [sp, #112]	; 0x70
   3ada4:	cmp	r0, #0
   3ada8:	ldr	r9, [sp, #120]	; 0x78
   3adac:	bne	3b8b8 <fputs@plt+0x2a504>
   3adb0:	b	3cf9c <fputs@plt+0x2bbe8>
   3adb4:	add	r1, sp, #168	; 0xa8
   3adb8:	bl	3ea80 <fputs@plt+0x2d6cc>
   3adbc:	ldr	r0, [sp, #168]	; 0xa8
   3adc0:	cmp	r0, #7
   3adc4:	beq	3ade0 <fputs@plt+0x29a2c>
   3adc8:	sub	r1, r0, #1
   3adcc:	cmp	r1, #8
   3add0:	bhi	3ade0 <fputs@plt+0x29a2c>
   3add4:	ldrb	r0, [r4, #60]	; 0x3c
   3add8:	and	r0, r0, #1
   3addc:	b	3b5f4 <fputs@plt+0x2a240>
   3ade0:	cmp	r0, #11
   3ade4:	blt	3b5f0 <fputs@plt+0x2a23c>
   3ade8:	ands	r0, r0, #1
   3adec:	beq	3b5f0 <fputs@plt+0x2a23c>
   3adf0:	ldrb	r0, [r4, #60]	; 0x3c
   3adf4:	and	r0, r0, #2
   3adf8:	b	3b5f4 <fputs@plt+0x2a240>
   3adfc:	mov	r1, r6
   3ae00:	ldr	r6, [r6, #20]
   3ae04:	str	r6, [r1, #16]
   3ae08:	ldrh	r0, [r1, #8]
   3ae0c:	and	r0, r0, #13
   3ae10:	strh	r0, [r1, #8]
   3ae14:	ldr	sl, [sp, #40]	; 0x28
   3ae18:	cmp	r5, #127	; 0x7f
   3ae1c:	bhi	3ae8c <fputs@plt+0x29ad8>
   3ae20:	strb	r5, [r6]
   3ae24:	mov	r0, #1
   3ae28:	b	3ae9c <fputs@plt+0x29ae8>
   3ae2c:	ldr	lr, [sp, #124]	; 0x7c
   3ae30:	ldr	r5, [sp, #148]	; 0x94
   3ae34:	mov	r4, #0
   3ae38:	mov	r0, #0
   3ae3c:	ldrb	r1, [r5, #3]
   3ae40:	cmp	r1, #0
   3ae44:	beq	3ae5c <fputs@plt+0x29aa8>
   3ae48:	ldr	r1, [r5, #12]
   3ae4c:	cmp	r4, r1
   3ae50:	ldreq	r1, [r5, #16]
   3ae54:	cmpeq	r0, r1
   3ae58:	bne	3df0c <fputs@plt+0x2cb58>
   3ae5c:	mov	r0, #0
   3ae60:	cmp	lr, #0
   3ae64:	str	r0, [sp, #124]	; 0x7c
   3ae68:	ldr	r4, [sp, #160]	; 0xa0
   3ae6c:	beq	3cf9c <fputs@plt+0x2bbe8>
   3ae70:	b	3e308 <fputs@plt+0x2cf54>
   3ae74:	mov	r2, #4
   3ae78:	strh	r2, [r1]
   3ae7c:	mov	r1, r4
   3ae80:	mov	r2, #2048	; 0x800
   3ae84:	bl	3e690 <fputs@plt+0x2d2dc>
   3ae88:	b	3cf98 <fputs@plt+0x2bbe4>
   3ae8c:	asr	r3, r5, #31
   3ae90:	mov	r0, r6
   3ae94:	mov	r2, r5
   3ae98:	bl	3ecb0 <fputs@plt+0x2d8fc>
   3ae9c:	sub	r8, r6, #1
   3aea0:	uxtb	r9, r0
   3aea4:	ldr	r2, [r7, #28]
   3aea8:	cmp	r2, #128	; 0x80
   3aeac:	bcs	3aef8 <fputs@plt+0x29b44>
   3aeb0:	sub	r0, r2, #1
   3aeb4:	strb	r2, [r6, r9]
   3aeb8:	add	r9, r9, #1
   3aebc:	cmp	r0, #6
   3aec0:	bhi	3af2c <fputs@plt+0x29b78>
   3aec4:	movw	r1, #51290	; 0xc85a
   3aec8:	add	r0, r8, r5
   3aecc:	movt	r1, #8
   3aed0:	ldrb	r4, [r1, r2]
   3aed4:	ldrd	r2, [r7]
   3aed8:	rsb	r1, r4, #0
   3aedc:	strb	r2, [r0, -r1]
   3aee0:	lsr	r2, r2, #8
   3aee4:	adds	r1, r1, #1
   3aee8:	orr	r2, r2, r3, lsl #24
   3aeec:	lsr	r3, r3, #8
   3aef0:	bne	3aedc <fputs@plt+0x29b28>
   3aef4:	b	3af44 <fputs@plt+0x29b90>
   3aef8:	add	r0, r6, r9
   3aefc:	mov	r3, #0
   3af00:	bl	3ecb0 <fputs@plt+0x2d8fc>
   3af04:	mov	r1, r0
   3af08:	add	r0, r6, r5
   3af0c:	uxtab	r9, r9, r1
   3af10:	ldr	r4, [r7, #12]
   3af14:	cmp	r4, #0
   3af18:	beq	3af40 <fputs@plt+0x29b8c>
   3af1c:	ldr	r1, [r7, #16]
   3af20:	mov	r2, r4
   3af24:	bl	1121c <memcpy@plt>
   3af28:	b	3af44 <fputs@plt+0x29b90>
   3af2c:	mov	r4, #0
   3af30:	cmp	r2, #12
   3af34:	bcc	3af44 <fputs@plt+0x29b90>
   3af38:	add	r0, r6, r5
   3af3c:	b	3af10 <fputs@plt+0x29b5c>
   3af40:	mov	r4, #0
   3af44:	ldr	r0, [sp, #96]	; 0x60
   3af48:	add	r7, r7, #40	; 0x28
   3af4c:	add	r5, r4, r5
   3af50:	cmp	r7, r0
   3af54:	bls	3aea4 <fputs@plt+0x29af0>
   3af58:	ldr	r2, [sp, #24]
   3af5c:	mov	r1, #16
   3af60:	mov	r0, r2
   3af64:	strh	r1, [r0, #8]!
   3af68:	ldr	r1, [sp, #28]
   3af6c:	str	r1, [r0, #4]
   3af70:	ldr	r1, [sp, #36]	; 0x24
   3af74:	orrs	r1, sl, r1
   3af78:	movwne	r1, #16400	; 0x4010
   3af7c:	strne	sl, [r2]
   3af80:	strhne	r1, [r0]
   3af84:	mov	r0, #1
   3af88:	strb	r0, [r2, #10]
   3af8c:	ldr	r4, [sp, #160]	; 0xa0
   3af90:	ldr	r8, [sp, #112]	; 0x70
   3af94:	ldr	r5, [sp, #148]	; 0x94
   3af98:	ldr	r9, [sp, #120]	; 0x78
   3af9c:	b	3cf9c <fputs@plt+0x2bbe8>
   3afa0:	mov	r2, #4
   3afa4:	strh	r2, [r1]
   3afa8:	ldr	r4, [sp, #160]	; 0xa0
   3afac:	str	sl, [r0]
   3afb0:	str	r7, [r0, #4]
   3afb4:	mov	r0, #0
   3afb8:	str	r0, [sp, #124]	; 0x7c
   3afbc:	b	3b690 <fputs@plt+0x2a2dc>
   3afc0:	mov	r6, #0
   3afc4:	add	r0, r1, #64	; 0x40
   3afc8:	mov	r4, r1
   3afcc:	mov	r1, r6
   3afd0:	bl	464bc <fputs@plt+0x35108>
   3afd4:	str	r6, [r4, #20]
   3afd8:	ldr	r4, [sp, #160]	; 0xa0
   3afdc:	cmp	r0, #0
   3afe0:	bne	3dcf0 <fputs@plt+0x2c93c>
   3afe4:	mov	r1, #0
   3afe8:	mov	r0, #0
   3afec:	str	r0, [sp, #124]	; 0x7c
   3aff0:	strb	r1, [sl, #2]
   3aff4:	b	3cf9c <fputs@plt+0x2bbe8>
   3aff8:	ldr	r0, [r4, #12]
   3affc:	ldr	r1, [r5, #12]
   3b000:	strb	r1, [r0, #76]	; 0x4c
   3b004:	ldr	r0, [r5, #4]
   3b008:	ldr	r4, [sp, #160]	; 0xa0
   3b00c:	cmp	r0, #1
   3b010:	bne	3b040 <fputs@plt+0x29c8c>
   3b014:	ldr	r0, [r8, #4]
   3b018:	b	3b02c <fputs@plt+0x29c78>
   3b01c:	ldrb	r1, [r0, #87]	; 0x57
   3b020:	orr	r1, r1, #1
   3b024:	strb	r1, [r0, #87]	; 0x57
   3b028:	ldr	r0, [r0, #52]	; 0x34
   3b02c:	cmp	r0, #0
   3b030:	bne	3b01c <fputs@plt+0x29c68>
   3b034:	ldrb	r0, [r9, #87]	; 0x57
   3b038:	and	r0, r0, #254	; 0xfe
   3b03c:	strb	r0, [r9, #87]	; 0x57
   3b040:	mov	r0, #0
   3b044:	cmp	lr, #0
   3b048:	b	3d214 <fputs@plt+0x2be60>
   3b04c:	ldr	r4, [sp, #168]	; 0xa8
   3b050:	ldr	r0, [r4, #52]	; 0x34
   3b054:	ldr	r2, [r4, #84]	; 0x54
   3b058:	mov	r1, r4
   3b05c:	bl	44a28 <fputs@plt+0x33674>
   3b060:	mov	lr, r0
   3b064:	mov	r8, #0
   3b068:	cmp	r4, #0
   3b06c:	beq	3c3c0 <fputs@plt+0x2b00c>
   3b070:	ldr	r0, [r4, #72]	; 0x48
   3b074:	mov	r4, lr
   3b078:	bl	2df48 <fputs@plt+0x1cb94>
   3b07c:	mov	lr, r4
   3b080:	b	3c3c0 <fputs@plt+0x2b00c>
   3b084:	cmp	r8, #0
   3b088:	rsbne	r0, r0, #0
   3b08c:	str	r0, [sp, #76]	; 0x4c
   3b090:	mov	r0, #0
   3b094:	str	r0, [sp, #84]	; 0x54
   3b098:	b	3b4e0 <fputs@plt+0x2a12c>
   3b09c:	ldr	r4, [sp, #160]	; 0xa0
   3b0a0:	ldr	r8, [sp, #112]	; 0x70
   3b0a4:	ldr	r9, [sp, #120]	; 0x78
   3b0a8:	b	3b8b8 <fputs@plt+0x2a504>
   3b0ac:	eor	r0, r3, #-2147483648	; 0x80000000
   3b0b0:	mov	r4, #-2147483648	; 0x80000000
   3b0b4:	orrs	r0, r8, r0
   3b0b8:	bne	3bb58 <fputs@plt+0x2a7a4>
   3b0bc:	mov	r0, r7
   3b0c0:	mov	r7, #1
   3b0c4:	cmn	r1, #1
   3b0c8:	bgt	39bac <fputs@plt+0x287f8>
   3b0cc:	eor	r5, r1, r4
   3b0d0:	mov	r4, r0
   3b0d4:	b	3d014 <fputs@plt+0x2bc60>
   3b0d8:	subs	r0, r8, #1
   3b0dc:	mvn	r2, #1
   3b0e0:	str	r0, [sp, #40]	; 0x28
   3b0e4:	adc	r0, r3, #0
   3b0e8:	adds	r4, r8, r3, asr #31
   3b0ec:	adc	r4, r3, #0
   3b0f0:	str	r0, [sp, #96]	; 0x60
   3b0f4:	sub	r0, r3, r4
   3b0f8:	str	r0, [sp, #36]	; 0x24
   3b0fc:	adds	r0, r7, r1, asr #31
   3b100:	adc	lr, r1, #0
   3b104:	sub	r0, r1, lr
   3b108:	str	r0, [sp, #28]
   3b10c:	subs	r0, r7, #1
   3b110:	adc	ip, r1, #0
   3b114:	subs	r0, r2, r0
   3b118:	rscs	r0, ip, #1
   3b11c:	bcc	3bb94 <fputs@plt+0x2a7e0>
   3b120:	ldr	r0, [sp, #40]	; 0x28
   3b124:	mvn	r2, #1
   3b128:	ldr	ip, [sp, #36]	; 0x24
   3b12c:	subs	r0, r2, r0
   3b130:	ldr	r0, [sp, #96]	; 0x60
   3b134:	rscs	r0, r0, #1
   3b138:	bcc	3c668 <fputs@plt+0x2b2b4>
   3b13c:	umull	r4, r0, r7, r8
   3b140:	mla	r0, r7, r3, r0
   3b144:	mla	r5, r1, r8, r0
   3b148:	b	3d014 <fputs@plt+0x2bc60>
   3b14c:	orrs	r0, r8, r3
   3b150:	beq	3b498 <fputs@plt+0x2a0e4>
   3b154:	and	r2, r8, r3
   3b158:	mov	r0, r7
   3b15c:	cmn	r2, #1
   3b160:	moveq	r2, #-2147483648	; 0x80000000
   3b164:	moveq	r7, #1
   3b168:	eoreq	r2, r1, r2
   3b16c:	orrseq	r2, r0, r2
   3b170:	beq	39bac <fputs@plt+0x287f8>
   3b174:	mov	r2, r8
   3b178:	bl	8905c <fputs@plt+0x77ca8>
   3b17c:	mov	r4, r0
   3b180:	mov	r5, r1
   3b184:	b	3d014 <fputs@plt+0x2bc60>
   3b188:	mov	r0, #0
   3b18c:	movwgt	r0, #1
   3b190:	and	r0, r7, r0
   3b194:	add	r7, r0, r7
   3b198:	ldr	r0, [r8, #16]
   3b19c:	sub	r1, fp, #128	; 0x80
   3b1a0:	mov	r4, #0
   3b1a4:	mov	r2, r5
   3b1a8:	mov	r3, r9
   3b1ac:	str	r1, [sp, #4]
   3b1b0:	mov	r1, #0
   3b1b4:	str	r4, [sp]
   3b1b8:	bl	3f30c <fputs@plt+0x2df58>
   3b1bc:	str	r5, [r8, #40]	; 0x28
   3b1c0:	str	r9, [r8, #44]	; 0x2c
   3b1c4:	cmp	r0, #0
   3b1c8:	mov	r9, sl
   3b1cc:	bne	3dd98 <fputs@plt+0x2c9e4>
   3b1d0:	mov	r0, #0
   3b1d4:	cmp	r7, #65	; 0x41
   3b1d8:	str	r0, [r8, #56]	; 0x38
   3b1dc:	strb	r0, [r8, #3]
   3b1e0:	ldr	r0, [fp, #-128]	; 0xffffff80
   3b1e4:	blt	3b210 <fputs@plt+0x29e5c>
   3b1e8:	cmp	r0, #0
   3b1ec:	blt	3b25c <fputs@plt+0x29ea8>
   3b1f0:	cmp	r7, #66	; 0x42
   3b1f4:	cmpeq	r0, #0
   3b1f8:	beq	3b25c <fputs@plt+0x29ea8>
   3b1fc:	mov	r0, #0
   3b200:	mov	sl, r9
   3b204:	str	r0, [fp, #-128]	; 0xffffff80
   3b208:	mov	r0, r4
   3b20c:	b	3b2ac <fputs@plt+0x29ef8>
   3b210:	cmp	r0, #0
   3b214:	bgt	3b244 <fputs@plt+0x29e90>
   3b218:	cmp	r7, #63	; 0x3f
   3b21c:	cmpeq	r0, #0
   3b220:	beq	3b244 <fputs@plt+0x29e90>
   3b224:	ldr	r0, [r8, #16]
   3b228:	mov	sl, r9
   3b22c:	ldrb	r0, [r0, #66]	; 0x42
   3b230:	subs	r1, r0, #1
   3b234:	mov	r0, r4
   3b238:	movwne	r1, #1
   3b23c:	str	r1, [fp, #-128]	; 0xffffff80
   3b240:	b	3b288 <fputs@plt+0x29ed4>
   3b244:	mov	r0, #0
   3b248:	sub	r1, fp, #128	; 0x80
   3b24c:	str	r0, [fp, #-128]	; 0xffffff80
   3b250:	ldr	r0, [r8, #16]
   3b254:	bl	3f900 <fputs@plt+0x2e54c>
   3b258:	b	3b270 <fputs@plt+0x29ebc>
   3b25c:	mov	r0, #0
   3b260:	sub	r1, fp, #128	; 0x80
   3b264:	str	r0, [fp, #-128]	; 0xffffff80
   3b268:	ldr	r0, [r8, #16]
   3b26c:	bl	3f884 <fputs@plt+0x2e4d0>
   3b270:	mov	lr, r0
   3b274:	cmp	r0, #0
   3b278:	mov	r0, r4
   3b27c:	bne	3dd9c <fputs@plt+0x2c9e8>
   3b280:	ldr	r1, [fp, #-128]	; 0xffffff80
   3b284:	mov	sl, r9
   3b288:	mov	r2, #0
   3b28c:	cmp	r1, #0
   3b290:	str	r2, [sp, #124]	; 0x7c
   3b294:	beq	3b2ac <fputs@plt+0x29ef8>
   3b298:	ldr	r4, [sp, #160]	; 0xa0
   3b29c:	ldr	r8, [sp, #112]	; 0x70
   3b2a0:	ldr	r5, [sp, #148]	; 0x94
   3b2a4:	mov	r9, sl
   3b2a8:	b	3b8b8 <fputs@plt+0x2a504>
   3b2ac:	ldr	r5, [sp, #148]	; 0x94
   3b2b0:	ldr	r4, [sp, #160]	; 0xa0
   3b2b4:	ldr	r8, [sp, #112]	; 0x70
   3b2b8:	cmp	r0, #0
   3b2bc:	mov	r0, #0
   3b2c0:	mov	r9, sl
   3b2c4:	str	r0, [sp, #124]	; 0x7c
   3b2c8:	addne	r5, r5, #20
   3b2cc:	b	3cf9c <fputs@plt+0x2bbe8>
   3b2d0:	orrs	r0, r8, r3
   3b2d4:	beq	3b498 <fputs@plt+0x2a0e4>
   3b2d8:	and	r0, r8, r3
   3b2dc:	cmn	r0, #1
   3b2e0:	mov	r0, r7
   3b2e4:	moveq	r8, #1
   3b2e8:	moveq	r3, #0
   3b2ec:	mov	r2, r8
   3b2f0:	bl	8905c <fputs@plt+0x77ca8>
   3b2f4:	mov	r4, r2
   3b2f8:	mov	r5, r3
   3b2fc:	b	3d014 <fputs@plt+0x2bc60>
   3b300:	cmp	r5, #1
   3b304:	bne	3b318 <fputs@plt+0x29f64>
   3b308:	ldr	r0, [sp, #112]	; 0x70
   3b30c:	ldr	r0, [r0, #160]	; 0xa0
   3b310:	cmp	r0, #1
   3b314:	bge	3e480 <fputs@plt+0x2d0cc>
   3b318:	ldr	r0, [r6, #24]
   3b31c:	mov	r8, #0
   3b320:	cmp	r0, #0
   3b324:	beq	3c1d8 <fputs@plt+0x2ae24>
   3b328:	ldr	r1, [sp, #112]	; 0x70
   3b32c:	cmp	r5, #2
   3b330:	ldr	r0, [r1, #432]	; 0x1b0
   3b334:	sub	r9, r0, r4
   3b338:	bne	3c124 <fputs@plt+0x2ad70>
   3b33c:	ldr	r0, [r1, #20]
   3b340:	ldr	r1, [r1, #24]
   3b344:	ubfx	sl, r1, #1, #1
   3b348:	cmp	r0, #1
   3b34c:	blt	3c254 <fputs@plt+0x2aea0>
   3b350:	str	r8, [sp, #104]	; 0x68
   3b354:	ldr	r8, [sp, #112]	; 0x70
   3b358:	eor	r4, sl, #1
   3b35c:	mov	r7, #0
   3b360:	ldr	r0, [r8, #16]
   3b364:	mov	r1, #516	; 0x204
   3b368:	mov	r2, r4
   3b36c:	add	r0, r0, r7, lsl #4
   3b370:	ldr	r0, [r0, #4]
   3b374:	bl	31b18 <fputs@plt+0x20764>
   3b378:	cmp	r0, #0
   3b37c:	bne	3ddc4 <fputs@plt+0x2ca10>
   3b380:	ldr	r0, [r8, #20]
   3b384:	add	r7, r7, #1
   3b388:	cmp	r7, r0
   3b38c:	blt	3b360 <fputs@plt+0x29fac>
   3b390:	ldr	r8, [sp, #104]	; 0x68
   3b394:	mov	r1, #0
   3b398:	str	r1, [sp, #124]	; 0x7c
   3b39c:	b	3c12c <fputs@plt+0x2ad78>
   3b3a0:	mov	r5, r2
   3b3a4:	b	3cf9c <fputs@plt+0x2bbe8>
   3b3a8:	vmov	r0, r1, d9
   3b3ac:	bl	8917c <fputs@plt+0x77dc8>
   3b3b0:	mov	r7, r0
   3b3b4:	mov	r4, r1
   3b3b8:	vmov	r0, r1, d8
   3b3bc:	bl	8917c <fputs@plt+0x77dc8>
   3b3c0:	ldr	r8, [sp, #104]	; 0x68
   3b3c4:	orrs	r2, r7, r4
   3b3c8:	beq	3b498 <fputs@plt+0x2a0e4>
   3b3cc:	and	r2, r7, r4
   3b3d0:	cmn	r2, #1
   3b3d4:	moveq	r4, #0
   3b3d8:	moveq	r7, #1
   3b3dc:	mov	r2, r7
   3b3e0:	mov	r3, r4
   3b3e4:	bl	8905c <fputs@plt+0x77ca8>
   3b3e8:	mov	r0, r2
   3b3ec:	mov	r1, r3
   3b3f0:	bl	88ffc <fputs@plt+0x77c48>
   3b3f4:	vmov	d16, r0, r1
   3b3f8:	b	3b428 <fputs@plt+0x2a074>
   3b3fc:	ldr	r8, [sp, #104]	; 0x68
   3b400:	vsub.f64	d16, d8, d9
   3b404:	b	3b428 <fputs@plt+0x2a074>
   3b408:	ldr	r8, [sp, #104]	; 0x68
   3b40c:	vmul.f64	d16, d9, d8
   3b410:	b	3b428 <fputs@plt+0x2a074>
   3b414:	ldr	r8, [sp, #104]	; 0x68
   3b418:	vcmp.f64	d9, #0.0
   3b41c:	vmrs	APSR_nzcv, fpscr
   3b420:	beq	3b498 <fputs@plt+0x2a0e4>
   3b424:	vdiv.f64	d16, d8, d9
   3b428:	vstr	d16, [sp, #168]	; 0xa8
   3b42c:	vldr	d17, [sp, #168]	; 0xa8
   3b430:	vstr	d17, [fp, #-128]	; 0xffffff80
   3b434:	vldr	d17, [sp, #168]	; 0xa8
   3b438:	vldr	d18, [fp, #-128]	; 0xffffff80
   3b43c:	vcmp.f64	d17, d18
   3b440:	vmrs	APSR_nzcv, fpscr
   3b444:	bne	3b498 <fputs@plt+0x2a0e4>
   3b448:	vstr	d16, [r6]
   3b44c:	ldrh	r0, [r6, #8]
   3b450:	and	r0, r0, #15872	; 0x3e00
   3b454:	orr	r0, r0, #8
   3b458:	strh	r0, [r6, #8]
   3b45c:	orr	r0, r5, r8
   3b460:	tst	r0, #8
   3b464:	bne	3b4e0 <fputs@plt+0x2a12c>
   3b468:	ldr	r4, [sp, #136]	; 0x88
   3b46c:	ldr	r7, [sp, #160]	; 0xa0
   3b470:	ldr	r5, [sp, #148]	; 0x94
   3b474:	cmp	r9, #0
   3b478:	str	r4, [sp, #136]	; 0x88
   3b47c:	bne	3b488 <fputs@plt+0x2a0d4>
   3b480:	mov	r0, r6
   3b484:	bl	3e750 <fputs@plt+0x2d39c>
   3b488:	ldr	r0, [sp, #112]	; 0x70
   3b48c:	mov	r4, r7
   3b490:	mov	r8, r0
   3b494:	b	3af98 <fputs@plt+0x29be4>
   3b498:	mov	r0, r6
   3b49c:	ldr	r4, [sp, #136]	; 0x88
   3b4a0:	ldr	r7, [sp, #160]	; 0xa0
   3b4a4:	movw	r2, #9312	; 0x2460
   3b4a8:	ldrh	r1, [r0, #8]!
   3b4ac:	str	r4, [sp, #136]	; 0x88
   3b4b0:	tst	r1, r2
   3b4b4:	beq	3b4c4 <fputs@plt+0x2a110>
   3b4b8:	mov	r0, r6
   3b4bc:	bl	33934 <fputs@plt+0x22580>
   3b4c0:	b	3b4cc <fputs@plt+0x2a118>
   3b4c4:	mov	r1, #1
   3b4c8:	strh	r1, [r0]
   3b4cc:	ldr	r9, [sp, #120]	; 0x78
   3b4d0:	ldr	r8, [sp, #112]	; 0x70
   3b4d4:	ldr	r5, [sp, #148]	; 0x94
   3b4d8:	mov	r4, r7
   3b4dc:	b	3cf9c <fputs@plt+0x2bbe8>
   3b4e0:	ldr	r9, [sp, #120]	; 0x78
   3b4e4:	ldr	r4, [sp, #160]	; 0xa0
   3b4e8:	ldr	r8, [sp, #112]	; 0x70
   3b4ec:	ldr	r5, [sp, #148]	; 0x94
   3b4f0:	b	3cf9c <fputs@plt+0x2bbe8>
   3b4f4:	ldr	r2, [r7, #20]
   3b4f8:	ldr	r3, [r1, #28]
   3b4fc:	cmp	r3, r2
   3b500:	beq	3cf9c <fputs@plt+0x2bbe8>
   3b504:	ldr	r1, [r1, #4]
   3b508:	cmp	r1, #0
   3b50c:	bne	3b4f8 <fputs@plt+0x2a144>
   3b510:	b	362c8 <fputs@plt+0x24f14>
   3b514:	ldr	r0, [sp, #184]	; 0xb8
   3b518:	ldrsb	r1, [r0]
   3b51c:	cmp	r1, #0
   3b520:	blt	3c2a0 <fputs@plt+0x2aeec>
   3b524:	uxtb	r5, r1
   3b528:	str	r5, [fp, #-160]	; 0xffffff60
   3b52c:	b	3c2ac <fputs@plt+0x2aef8>
   3b530:	ldr	r0, [sp, #168]	; 0xa8
   3b534:	cmp	r0, #0
   3b538:	beq	3b54c <fputs@plt+0x2a198>
   3b53c:	ldr	r0, [r0, #72]	; 0x48
   3b540:	mov	r6, r1
   3b544:	bl	2df48 <fputs@plt+0x1cb94>
   3b548:	mov	r1, r6
   3b54c:	sub	r2, fp, #128	; 0x80
   3b550:	mov	r0, r9
   3b554:	mov	r3, #0
   3b558:	mov	r6, #0
   3b55c:	mov	r8, r1
   3b560:	bl	2edf8 <fputs@plt+0x1da44>
   3b564:	cmp	r0, #0
   3b568:	bne	3e498 <fputs@plt+0x2d0e4>
   3b56c:	str	sl, [sp, #96]	; 0x60
   3b570:	ldr	sl, [fp, #-128]	; 0xffffff80
   3b574:	mov	r0, r9
   3b578:	mov	r2, #1
   3b57c:	mov	r3, #0
   3b580:	str	r7, [sp]
   3b584:	str	r6, [sp, #4]
   3b588:	mov	r1, sl
   3b58c:	bl	31144 <fputs@plt+0x1fd90>
   3b590:	mov	lr, r0
   3b594:	cmp	sl, #0
   3b598:	beq	3b5ac <fputs@plt+0x2a1f8>
   3b59c:	ldr	r0, [sl, #72]	; 0x48
   3b5a0:	mov	r7, lr
   3b5a4:	bl	2df48 <fputs@plt+0x1cb94>
   3b5a8:	mov	lr, r7
   3b5ac:	cmp	lr, #0
   3b5b0:	bne	3e49c <fputs@plt+0x2d0e8>
   3b5b4:	mov	r0, #0
   3b5b8:	sub	r2, fp, #128	; 0x80
   3b5bc:	mov	r1, r8
   3b5c0:	mov	r3, #0
   3b5c4:	str	r0, [fp, #-128]	; 0xffffff80
   3b5c8:	mov	r0, r9
   3b5cc:	bl	2edf8 <fputs@plt+0x1da44>
   3b5d0:	ldr	r7, [fp, #-128]	; 0xffffff80
   3b5d4:	cmp	r0, #0
   3b5d8:	beq	3c2fc <fputs@plt+0x2af48>
   3b5dc:	ldr	sl, [sp, #96]	; 0x60
   3b5e0:	mov	lr, r0
   3b5e4:	cmp	r7, #0
   3b5e8:	bne	3c314 <fputs@plt+0x2af60>
   3b5ec:	b	3e49c <fputs@plt+0x2d0e8>
   3b5f0:	mov	r0, #0
   3b5f4:	strb	r0, [r4, #60]	; 0x3c
   3b5f8:	ldr	sl, [r5, #12]!
   3b5fc:	asr	r0, sl, #31
   3b600:	mov	r7, sl
   3b604:	mov	r1, sl
   3b608:	lsr	r1, r1, #7
   3b60c:	add	r7, r7, #1
   3b610:	orr	r1, r1, r0, lsl #25
   3b614:	orr	r2, r1, r0, lsr #7
   3b618:	lsr	r0, r0, #7
   3b61c:	cmp	r2, #0
   3b620:	bne	3b608 <fputs@plt+0x2a254>
   3b624:	ldr	r2, [r4, #4]
   3b628:	add	r6, sl, #8
   3b62c:	mov	r0, #0
   3b630:	cmp	r2, #0
   3b634:	beq	3b724 <fputs@plt+0x2a370>
   3b638:	ldr	r1, [r4, #40]	; 0x28
   3b63c:	cmp	r1, #0
   3b640:	beq	3b6e4 <fputs@plt+0x2a330>
   3b644:	ldr	r1, [r4, #48]	; 0x30
   3b648:	cmp	r1, #0
   3b64c:	beq	3b724 <fputs@plt+0x2a370>
   3b650:	add	r1, r1, r6
   3b654:	cmp	r1, r2
   3b658:	bgt	3b710 <fputs@plt+0x2a35c>
   3b65c:	b	3b724 <fputs@plt+0x2a370>
   3b660:	mov	r1, r9
   3b664:	bl	33e5c <fputs@plt+0x22aa8>
   3b668:	ldr	r0, [r5]
   3b66c:	ldrh	r3, [r0, #8]
   3b670:	b	39f64 <fputs@plt+0x28bb0>
   3b674:	mov	r2, #0
   3b678:	str	r2, [r0]
   3b67c:	str	r2, [r0, #4]
   3b680:	b	3b8e8 <fputs@plt+0x2a534>
   3b684:	mov	r1, #1
   3b688:	strh	r1, [r0]
   3b68c:	mov	r4, r8
   3b690:	ldr	r8, [sp, #112]	; 0x70
   3b694:	b	3cf9c <fputs@plt+0x2bbe8>
   3b698:	ldr	r0, [r5, #8]
   3b69c:	ldr	r1, [sp, #156]	; 0x9c
   3b6a0:	add	r0, r0, r0, lsl #2
   3b6a4:	add	r0, r1, r0, lsl #2
   3b6a8:	sub	r5, r0, #20
   3b6ac:	mov	r0, #0
   3b6b0:	str	r0, [sp, #76]	; 0x4c
   3b6b4:	b	3cf9c <fputs@plt+0x2bbe8>
   3b6b8:	str	r8, [fp, #-104]	; 0xffffff98
   3b6bc:	str	r7, [fp, #-120]	; 0xffffff88
   3b6c0:	b	3bd20 <fputs@plt+0x2a96c>
   3b6c4:	mov	lr, #6
   3b6c8:	str	r4, [sp, #160]	; 0xa0
   3b6cc:	cmp	r5, #0
   3b6d0:	beq	3baf8 <fputs@plt+0x2a744>
   3b6d4:	mov	sl, r9
   3b6d8:	mov	r9, lr
   3b6dc:	add	r8, r5, #8
   3b6e0:	b	3ba28 <fputs@plt+0x2a674>
   3b6e4:	ldr	r1, [r4, #44]	; 0x2c
   3b6e8:	cmp	r1, r2
   3b6ec:	bgt	3b710 <fputs@plt+0x2a35c>
   3b6f0:	ldr	r2, [r4]
   3b6f4:	cmp	r1, r2
   3b6f8:	ble	3b724 <fputs@plt+0x2a370>
   3b6fc:	movw	r1, #34800	; 0x87f0
   3b700:	movt	r1, #10
   3b704:	ldr	r1, [r1, #28]
   3b708:	cmp	r1, #0
   3b70c:	beq	3b724 <fputs@plt+0x2a370>
   3b710:	mov	r0, r4
   3b714:	bl	45ba0 <fputs@plt+0x347ec>
   3b718:	mov	r1, #0
   3b71c:	str	r1, [r4, #44]	; 0x2c
   3b720:	str	r1, [r4, #48]	; 0x30
   3b724:	ldr	r1, [r4, #44]	; 0x2c
   3b728:	ldr	r2, [r4, #8]
   3b72c:	add	r8, r4, #36	; 0x24
   3b730:	str	r0, [sp, #124]	; 0x7c
   3b734:	add	r1, r1, r7
   3b738:	cmp	r7, r2
   3b73c:	str	r1, [r4, #44]	; 0x2c
   3b740:	strgt	r7, [r4, #8]
   3b744:	ldr	r7, [r4, #40]	; 0x28
   3b748:	cmp	r7, #0
   3b74c:	beq	3b7cc <fputs@plt+0x2a418>
   3b750:	ldrd	r2, [r4, #48]	; 0x30
   3b754:	add	r1, r2, r6
   3b758:	cmp	r1, r3
   3b75c:	ble	3b7f8 <fputs@plt+0x2a444>
   3b760:	ldr	r0, [r8]
   3b764:	str	r0, [sp, #104]	; 0x68
   3b768:	lsl	r6, r3, #1
   3b76c:	cmp	r1, r3, lsl #1
   3b770:	mov	r3, r6
   3b774:	bgt	3b768 <fputs@plt+0x2a3b4>
   3b778:	ldr	r0, [r4, #4]
   3b77c:	cmp	r6, r0
   3b780:	movgt	r6, r0
   3b784:	mov	r0, r7
   3b788:	cmp	r6, r1
   3b78c:	movlt	r6, r1
   3b790:	asr	r3, r6, #31
   3b794:	mov	r2, r6
   3b798:	bl	144a8 <fputs@plt+0x30f4>
   3b79c:	cmp	r0, #0
   3b7a0:	beq	3b84c <fputs@plt+0x2a498>
   3b7a4:	ldr	r1, [sp, #104]	; 0x68
   3b7a8:	str	r6, [r4, #52]	; 0x34
   3b7ac:	mov	r3, r9
   3b7b0:	sub	r1, r1, r7
   3b7b4:	mov	r7, r0
   3b7b8:	add	r1, r0, r1
   3b7bc:	str	r1, [r4, #36]	; 0x24
   3b7c0:	str	r0, [r4, #40]	; 0x28
   3b7c4:	ldr	r2, [r4, #48]	; 0x30
   3b7c8:	b	3b800 <fputs@plt+0x2a44c>
   3b7cc:	asr	r1, r6, #31
   3b7d0:	mov	r0, r6
   3b7d4:	bl	142d0 <fputs@plt+0x2f1c>
   3b7d8:	cmp	r0, #0
   3b7dc:	beq	3b84c <fputs@plt+0x2a498>
   3b7e0:	mov	r4, r0
   3b7e4:	ldr	r0, [r8]
   3b7e8:	mov	r3, r9
   3b7ec:	ldr	r9, [sp, #160]	; 0xa0
   3b7f0:	str	r0, [r4, #4]
   3b7f4:	b	3b824 <fputs@plt+0x2a470>
   3b7f8:	ldr	r1, [r8]
   3b7fc:	mov	r3, r9
   3b800:	add	r0, sl, #15
   3b804:	ldr	r9, [sp, #160]	; 0xa0
   3b808:	cmp	r1, #0
   3b80c:	bic	r0, r0, #7
   3b810:	add	r0, r2, r0
   3b814:	str	r0, [r4, #48]	; 0x30
   3b818:	add	r4, r7, r2
   3b81c:	subne	r0, r1, r7
   3b820:	strne	r0, [r4, #4]
   3b824:	ldr	r2, [r5]
   3b828:	ldr	r1, [r3]
   3b82c:	add	r0, r4, #8
   3b830:	bl	1121c <memcpy@plt>
   3b834:	ldr	r0, [r5]
   3b838:	ldr	lr, [sp, #124]	; 0x7c
   3b83c:	str	r0, [r4]
   3b840:	str	r4, [r8]
   3b844:	mov	r4, r9
   3b848:	b	3b854 <fputs@plt+0x2a4a0>
   3b84c:	ldr	r4, [sp, #160]	; 0xa0
   3b850:	mov	lr, #7
   3b854:	ldr	sl, [sp, #140]	; 0x8c
   3b858:	ldr	r5, [sp, #148]	; 0x94
   3b85c:	ldr	r9, [sp, #120]	; 0x78
   3b860:	ldr	r8, [sp, #112]	; 0x70
   3b864:	mov	r0, #0
   3b868:	cmp	lr, #0
   3b86c:	str	sl, [sp, #140]	; 0x8c
   3b870:	b	3d214 <fputs@plt+0x2be60>
   3b874:	ldr	r5, [sp, #148]	; 0x94
   3b878:	mov	r4, r8
   3b87c:	ldr	r9, [sp, #120]	; 0x78
   3b880:	ldr	r8, [sp, #112]	; 0x70
   3b884:	b	3b8b8 <fputs@plt+0x2a504>
   3b888:	mov	lr, #0
   3b88c:	mov	r4, r7
   3b890:	mov	r1, #0
   3b894:	str	r1, [sl, #56]	; 0x38
   3b898:	strb	r1, [sl, #3]
   3b89c:	cmp	lr, #0
   3b8a0:	bne	3e304 <fputs@plt+0x2cf50>
   3b8a4:	mov	r1, #0
   3b8a8:	strb	r0, [sl, #2]
   3b8ac:	str	r1, [sp, #124]	; 0x7c
   3b8b0:	cmp	r0, #0
   3b8b4:	beq	3cf9c <fputs@plt+0x2bbe8>
   3b8b8:	ldr	r0, [r5, #8]
   3b8bc:	ldr	r1, [sp, #156]	; 0x9c
   3b8c0:	add	r0, r0, r0, lsl #2
   3b8c4:	add	r0, r1, r0, lsl #2
   3b8c8:	sub	r5, r0, #20
   3b8cc:	b	3cf9c <fputs@plt+0x2bbe8>
   3b8d0:	mov	r0, #1
   3b8d4:	strb	r0, [sl, #2]
   3b8d8:	b	39dbc <fputs@plt+0x28a08>
   3b8dc:	mov	r3, #0
   3b8e0:	mov	r2, #1
   3b8e4:	strd	r2, [r0]
   3b8e8:	mov	r0, #4
   3b8ec:	strh	r0, [r1]
   3b8f0:	b	3cf9c <fputs@plt+0x2bbe8>
   3b8f4:	mov	r0, r5
   3b8f8:	mov	r1, #1
   3b8fc:	bl	33e5c <fputs@plt+0x22aa8>
   3b900:	cmp	r0, #0
   3b904:	beq	393b8 <fputs@plt+0x28004>
   3b908:	b	3e56c <fputs@plt+0x2d1b8>
   3b90c:	ldrh	r0, [r6]
   3b910:	ldr	r5, [sp, #148]	; 0x94
   3b914:	ldr	r9, [sp, #136]	; 0x88
   3b918:	movw	r1, #9312	; 0x2460
   3b91c:	str	r9, [sp, #136]	; 0x88
   3b920:	tst	r0, r1
   3b924:	beq	3b934 <fputs@plt+0x2a580>
   3b928:	mov	r0, r4
   3b92c:	bl	33934 <fputs@plt+0x22580>
   3b930:	b	3b93c <fputs@plt+0x2a588>
   3b934:	mov	r0, #1
   3b938:	strh	r0, [r6]
   3b93c:	ldr	r0, [sp, #120]	; 0x78
   3b940:	ldr	r8, [sp, #112]	; 0x70
   3b944:	mov	r4, sl
   3b948:	mov	r9, r0
   3b94c:	ldr	r0, [r5, #8]
   3b950:	ldr	r1, [sp, #156]	; 0x9c
   3b954:	add	r0, r0, r0, lsl #2
   3b958:	add	r0, r1, r0, lsl #2
   3b95c:	sub	r5, r0, #20
   3b960:	ldr	r0, [r8, #248]	; 0xf8
   3b964:	cmp	r0, #0
   3b968:	bne	3dce4 <fputs@plt+0x2c930>
   3b96c:	ldr	r0, [sp, #92]	; 0x5c
   3b970:	cmp	r4, r0
   3b974:	bcc	3cf9c <fputs@plt+0x2bbe8>
   3b978:	ldr	r1, [r8, #304]	; 0x130
   3b97c:	cmp	r1, #0
   3b980:	beq	3cf9c <fputs@plt+0x2bbe8>
   3b984:	ldr	r0, [r8, #308]	; 0x134
   3b988:	str	r4, [sp, #160]	; 0xa0
   3b98c:	ldr	r4, [r8, #312]	; 0x138
   3b990:	blx	r1
   3b994:	cmp	r0, #0
   3b998:	bne	3dda8 <fputs@plt+0x2c9f4>
   3b99c:	mov	r2, r9
   3b9a0:	ldr	r9, [sp, #160]	; 0xa0
   3b9a4:	udiv	r1, r9, r4
   3b9a8:	add	r0, r4, r9
   3b9ac:	mul	r1, r1, r4
   3b9b0:	mov	r4, r9
   3b9b4:	mov	r9, r2
   3b9b8:	sub	r1, r1, r4
   3b9bc:	add	r0, r0, r1
   3b9c0:	str	r0, [sp, #92]	; 0x5c
   3b9c4:	b	3cf9c <fputs@plt+0x2bbe8>
   3b9c8:	mov	r1, #1
   3b9cc:	strh	r1, [r0]
   3b9d0:	ldr	r0, [sp, #160]	; 0xa0
   3b9d4:	ldr	r8, [sp, #112]	; 0x70
   3b9d8:	ldr	r5, [sp, #148]	; 0x94
   3b9dc:	mov	r4, r0
   3b9e0:	b	3af98 <fputs@plt+0x29be4>
   3b9e4:	ldr	r4, [r6, #16]
   3b9e8:	mov	r0, r4
   3b9ec:	bl	300c8 <fputs@plt+0x1ed14>
   3b9f0:	ldrd	r0, [r4, #16]
   3b9f4:	mvn	r2, #-2147483648	; 0x80000000
   3b9f8:	eor	r2, r1, r2
   3b9fc:	mvn	r3, r0
   3ba00:	str	r1, [sp, #172]	; 0xac
   3ba04:	str	r0, [sp, #168]	; 0xa8
   3ba08:	orrs	r2, r3, r2
   3ba0c:	bne	3c470 <fputs@plt+0x2b0bc>
   3ba10:	ldrb	r0, [r6, #5]
   3ba14:	orr	r0, r0, #2
   3ba18:	strb	r0, [r6, #5]
   3ba1c:	b	3c480 <fputs@plt+0x2b0cc>
   3ba20:	mov	sl, r9
   3ba24:	mov	r9, #0
   3ba28:	ldr	r1, [r8]
   3ba2c:	ldr	r5, [sp, #148]	; 0x94
   3ba30:	ldr	r4, [sp, #160]	; 0xa0
   3ba34:	mov	r0, sl
   3ba38:	mov	r7, sl
   3ba3c:	bl	3375c <fputs@plt+0x223a8>
   3ba40:	mov	lr, r9
   3ba44:	mov	r9, sl
   3ba48:	b	3bb00 <fputs@plt+0x2a74c>
   3ba4c:	ldr	r0, [r2]
   3ba50:	ldr	r3, [r0, #4]
   3ba54:	cmp	r3, #0
   3ba58:	ldrne	r0, [r0, #20]
   3ba5c:	cmpne	r0, #0
   3ba60:	beq	38a24 <fputs@plt+0x27670>
   3ba64:	ldr	r0, [sp, #88]	; 0x58
   3ba68:	mov	r1, r4
   3ba6c:	str	r0, [sp]
   3ba70:	mov	r0, r8
   3ba74:	bl	495f0 <fputs@plt+0x3823c>
   3ba78:	mov	lr, r0
   3ba7c:	cmp	r0, #0
   3ba80:	mov	r5, r7
   3ba84:	bne	3aa0c <fputs@plt+0x29658>
   3ba88:	ldr	r0, [r4, #56]	; 0x38
   3ba8c:	mov	lr, #0
   3ba90:	b	3ba98 <fputs@plt+0x2a6e4>
   3ba94:	ldr	r0, [r0, #24]
   3ba98:	cmp	r0, #0
   3ba9c:	beq	3aa0c <fputs@plt+0x29658>
   3baa0:	ldr	r1, [r0]
   3baa4:	cmp	r1, r8
   3baa8:	bne	3ba94 <fputs@plt+0x2a6e0>
   3baac:	mov	r0, r8
   3bab0:	bl	49574 <fputs@plt+0x381c0>
   3bab4:	mov	lr, r0
   3bab8:	cmp	r0, #0
   3babc:	bne	3aa0c <fputs@plt+0x29658>
   3bac0:	ldr	r0, [r4, #56]	; 0x38
   3bac4:	mov	lr, #0
   3bac8:	mov	r1, #0
   3bacc:	cmp	r0, #0
   3bad0:	beq	3d5a8 <fputs@plt+0x2c1f4>
   3bad4:	ldr	r1, [r0]
   3bad8:	ldr	r2, [sp, #112]	; 0x70
   3badc:	cmp	r1, r2
   3bae0:	beq	3d598 <fputs@plt+0x2c1e4>
   3bae4:	ldr	r0, [r0, #24]
   3bae8:	cmp	r0, #0
   3baec:	bne	3bad4 <fputs@plt+0x2a720>
   3baf0:	mov	r1, #0
   3baf4:	b	3d59c <fputs@plt+0x2c1e8>
   3baf8:	ldr	r5, [sp, #148]	; 0x94
   3bafc:	ldr	r4, [sp, #160]	; 0xa0
   3bb00:	ldr	r8, [sp, #112]	; 0x70
   3bb04:	mov	r0, #0
   3bb08:	cmp	lr, #0
   3bb0c:	str	r0, [sp, #124]	; 0x7c
   3bb10:	beq	3cf9c <fputs@plt+0x2bbe8>
   3bb14:	b	3e304 <fputs@plt+0x2cf50>
   3bb18:	mov	r2, r7
   3bb1c:	cmn	r1, #1
   3bb20:	bgt	3bb4c <fputs@plt+0x2a798>
   3bb24:	mov	r0, #0
   3bb28:	adds	ip, r8, #1
   3bb2c:	mov	r7, #1
   3bb30:	add	r0, r0, #1
   3bb34:	adc	lr, r3, #0
   3bb38:	subs	r0, r0, r2
   3bb3c:	rsc	r4, r1, #-2147483648	; 0x80000000
   3bb40:	subs	r0, ip, r0
   3bb44:	sbcs	r0, lr, r4
   3bb48:	blt	39bac <fputs@plt+0x287f8>
   3bb4c:	adds	r4, r2, r8
   3bb50:	adc	r5, r1, r3
   3bb54:	b	3d014 <fputs@plt+0x2bc60>
   3bb58:	rsbs	r0, r8, #0
   3bb5c:	rscs	r0, r3, #0
   3bb60:	bge	3cd44 <fputs@plt+0x2b990>
   3bb64:	mov	r2, r7
   3bb68:	cmn	r1, #1
   3bb6c:	bgt	3cd78 <fputs@plt+0x2b9c4>
   3bb70:	rsbs	ip, r2, #1
   3bb74:	mov	r7, #1
   3bb78:	sbc	lr, r4, r1
   3bb7c:	rsbs	r0, r8, #1
   3bb80:	rsc	r4, r3, #0
   3bb84:	subs	r0, r0, ip
   3bb88:	sbcs	r0, r4, lr
   3bb8c:	blt	39bac <fputs@plt+0x287f8>
   3bb90:	b	3cd78 <fputs@plt+0x2b9c4>
   3bb94:	ldr	r0, [sp, #40]	; 0x28
   3bb98:	mvn	r3, #1
   3bb9c:	ldr	r1, [sp, #36]	; 0x24
   3bba0:	mov	r2, r7
   3bba4:	mov	r7, #1
   3bba8:	subs	r0, r3, r0
   3bbac:	ldr	r0, [sp, #96]	; 0x60
   3bbb0:	rscs	r0, r0, #1
   3bbb4:	bcc	39bac <fputs@plt+0x287f8>
   3bbb8:	umull	ip, r3, lr, r8
   3bbbc:	asr	r0, lr, #31
   3bbc0:	mla	r3, lr, r1, r3
   3bbc4:	mla	r3, r0, r8, r3
   3bbc8:	b	3c684 <fputs@plt+0x2b2d0>
   3bbcc:	mvn	r3, #80	; 0x50
   3bbd0:	mvn	r5, #0
   3bbd4:	sub	r2, r3, r2
   3bbd8:	rsbs	r3, r0, #0
   3bbdc:	rsc	r4, r1, #0
   3bbe0:	subs	lr, r5, #63	; 0x3f
   3bbe4:	sbc	r5, r5, #0
   3bbe8:	subs	r0, lr, r0
   3bbec:	sbcs	r0, r5, r1
   3bbf0:	bge	3bc00 <fputs@plt+0x2a84c>
   3bbf4:	subs	r0, r3, #64	; 0x40
   3bbf8:	sbcs	r0, r4, #0
   3bbfc:	blt	3bc30 <fputs@plt+0x2a87c>
   3bc00:	mvn	r0, #86	; 0x56
   3bc04:	uxtb	r1, r2
   3bc08:	cmp	r1, #87	; 0x57
   3bc0c:	uxtab	r0, r0, r2
   3bc10:	mov	r1, #0
   3bc14:	movwne	r0, #1
   3bc18:	cmp	r9, #0
   3bc1c:	movwlt	r1, #1
   3bc20:	and	r0, r1, r0
   3bc24:	rsb	r6, r0, #0
   3bc28:	mov	r9, r6
   3bc2c:	b	3d13c <fputs@plt+0x2bd88>
   3bc30:	uxtb	r0, r2
   3bc34:	cmp	r0, #87	; 0x57
   3bc38:	bne	3c608 <fputs@plt+0x2b254>
   3bc3c:	rsb	r0, r3, #32
   3bc40:	lsr	r0, r6, r0
   3bc44:	orr	r9, r0, r9, lsl r3
   3bc48:	sub	r0, r3, #32
   3bc4c:	cmp	r0, #0
   3bc50:	lslge	r9, r6, r0
   3bc54:	lsl	r6, r6, r3
   3bc58:	movwge	r6, #0
   3bc5c:	b	3d13c <fputs@plt+0x2bd88>
   3bc60:	ldr	r3, [sp, #140]	; 0x8c
   3bc64:	ldr	r4, [sp, #160]	; 0xa0
   3bc68:	ldr	r8, [sp, #112]	; 0x70
   3bc6c:	mov	r2, r6
   3bc70:	ldr	r1, [r9, #184]	; 0xb8
   3bc74:	ldr	r0, [r9, #176]	; 0xb0
   3bc78:	str	r2, [sp, #152]	; 0x98
   3bc7c:	str	r3, [sp, #140]	; 0x8c
   3bc80:	add	r1, r1, #1
   3bc84:	str	r1, [r9, #184]	; 0xb8
   3bc88:	ldr	r1, [sp, #136]	; 0x88
   3bc8c:	str	r3, [r5, #36]	; 0x24
   3bc90:	str	r1, [r5, #32]
   3bc94:	str	r0, [r5, #4]
   3bc98:	ldr	r0, [r9, #92]	; 0x5c
   3bc9c:	str	r0, [r5, #72]	; 0x48
   3bca0:	ldr	r0, [r9]
   3bca4:	ldr	r0, [r0, #84]	; 0x54
   3bca8:	str	r0, [r5, #76]	; 0x4c
   3bcac:	ldr	r0, [r9, #204]	; 0xcc
   3bcb0:	str	r0, [r5, #40]	; 0x28
   3bcb4:	mov	r0, #0
   3bcb8:	str	r0, [r9, #92]	; 0x5c
   3bcbc:	str	r0, [r9, #204]	; 0xcc
   3bcc0:	str	r5, [r9, #176]	; 0xb0
   3bcc4:	str	r2, [r9, #8]
   3bcc8:	ldr	r0, [r5, #64]	; 0x40
   3bccc:	str	r0, [r9, #28]
   3bcd0:	add	r0, r0, r0, lsl #2
   3bcd4:	ldrh	r1, [r5, #68]	; 0x44
   3bcd8:	add	r0, r2, r0, lsl #3
   3bcdc:	str	r0, [r9, #56]	; 0x38
   3bce0:	str	r1, [r9, #36]	; 0x24
   3bce4:	add	r0, r0, r1, lsl #2
   3bce8:	ldr	r5, [r7]
   3bcec:	str	r5, [r9, #4]
   3bcf0:	ldr	r1, [r7, #4]
   3bcf4:	str	r0, [r9, #200]	; 0xc8
   3bcf8:	str	r1, [r9, #32]
   3bcfc:	mov	r1, #0
   3bd00:	ldr	r2, [r7, #16]
   3bd04:	str	r2, [r9, #196]	; 0xc4
   3bd08:	bl	11174 <memset@plt>
   3bd0c:	str	r5, [sp, #156]	; 0x9c
   3bd10:	sub	r5, r5, #20
   3bd14:	b	3cf9c <fputs@plt+0x2bbe8>
   3bd18:	mov	r0, #1
   3bd1c:	str	r0, [fp, #-104]	; 0xffffff98
   3bd20:	ldr	r0, [sp, #96]	; 0x60
   3bd24:	add	r4, r0, r0, lsl #2
   3bd28:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3bd2c:	bl	2a700 <fputs@plt+0x1934c>
   3bd30:	ldr	r0, [fp, #-120]	; 0xffffff88
   3bd34:	bl	14400 <fputs@plt+0x304c>
   3bd38:	ldr	r0, [fp, #-104]	; 0xffffff98
   3bd3c:	cmp	r0, #0
   3bd40:	beq	3bd80 <fputs@plt+0x2a9cc>
   3bd44:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3bd48:	tst	r0, #4
   3bd4c:	beq	3bd68 <fputs@plt+0x2a9b4>
   3bd50:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3bd54:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3bd58:	bl	13ce4 <fputs@plt+0x2930>
   3bd5c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3bd60:	and	r0, r0, #251	; 0xfb
   3bd64:	strb	r0, [fp, #-63]	; 0xffffffc1
   3bd68:	mov	r0, #0
   3bd6c:	str	r0, [fp, #-80]	; 0xffffffb0
   3bd70:	ldr	r0, [fp, #-108]	; 0xffffff94
   3bd74:	add	r6, r0, #1
   3bd78:	str	r6, [fp, #-108]	; 0xffffff94
   3bd7c:	b	3bd84 <fputs@plt+0x2a9d0>
   3bd80:	ldr	r6, [fp, #-108]	; 0xffffff94
   3bd84:	ldr	r0, [sp, #152]	; 0x98
   3bd88:	ldr	sl, [sp, #140]	; 0x8c
   3bd8c:	ldr	r8, [sp, #112]	; 0x70
   3bd90:	cmp	r6, #0
   3bd94:	add	r4, r0, r4, lsl #3
   3bd98:	str	r0, [sp, #152]	; 0x98
   3bd9c:	bne	3bdcc <fputs@plt+0x2aa18>
   3bda0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3bda4:	tst	r0, #4
   3bda8:	beq	3bdc4 <fputs@plt+0x2aa10>
   3bdac:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3bdb0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3bdb4:	bl	13ce4 <fputs@plt+0x2930>
   3bdb8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3bdbc:	and	r0, r0, #251	; 0xfb
   3bdc0:	strb	r0, [fp, #-63]	; 0xffffffc1
   3bdc4:	mov	r0, #0
   3bdc8:	str	r0, [fp, #-80]	; 0xffffffb0
   3bdcc:	ldr	r0, [sp, #56]	; 0x38
   3bdd0:	bl	15be0 <fputs@plt+0x482c>
   3bdd4:	ldr	r2, [sp, #104]	; 0x68
   3bdd8:	mov	r5, r0
   3bddc:	mov	r7, r4
   3bde0:	ldrd	r0, [r2]
   3bde4:	subs	r0, r0, r6
   3bde8:	sbc	r1, r1, r6, asr #31
   3bdec:	strd	r0, [r2]
   3bdf0:	movw	r1, #9312	; 0x2460
   3bdf4:	ldrh	r0, [r7, #8]!
   3bdf8:	tst	r0, r1
   3bdfc:	beq	3be0c <fputs@plt+0x2aa58>
   3be00:	mov	r0, r4
   3be04:	bl	33934 <fputs@plt+0x22580>
   3be08:	b	3be14 <fputs@plt+0x2aa60>
   3be0c:	mov	r0, #1
   3be10:	strh	r0, [r7]
   3be14:	ldr	r9, [sp, #120]	; 0x78
   3be18:	cmp	r6, #0
   3be1c:	str	sl, [sp, #140]	; 0x8c
   3be20:	beq	3be4c <fputs@plt+0x2aa98>
   3be24:	cmp	r5, #0
   3be28:	beq	3e370 <fputs@plt+0x2cfbc>
   3be2c:	movw	r0, #17408	; 0x4400
   3be30:	mov	r1, r5
   3be34:	mvn	r2, #0
   3be38:	mov	r3, #1
   3be3c:	movt	r0, #1
   3be40:	str	r0, [sp]
   3be44:	mov	r0, r4
   3be48:	bl	1a2f4 <fputs@plt+0x8f40>
   3be4c:	ldrb	r0, [r7]
   3be50:	ldr	r5, [sp, #148]	; 0x94
   3be54:	tst	r0, #2
   3be58:	beq	3cf98 <fputs@plt+0x2bbe4>
   3be5c:	ldrb	r0, [r4, #10]
   3be60:	ldr	r1, [sp, #116]	; 0x74
   3be64:	cmp	r0, r1
   3be68:	beq	3cf98 <fputs@plt+0x2bbe4>
   3be6c:	mov	r0, r4
   3be70:	bl	33e5c <fputs@plt+0x22aa8>
   3be74:	b	3cf98 <fputs@plt+0x2bbe4>
   3be78:	mov	r7, ip
   3be7c:	bl	40fac <fputs@plt+0x2fbf8>
   3be80:	b	3be9c <fputs@plt+0x2aae8>
   3be84:	ldr	r1, [r0, #16]
   3be88:	ldrb	r1, [r1, #66]	; 0x42
   3be8c:	cmp	r1, #1
   3be90:	beq	3bea4 <fputs@plt+0x2aaf0>
   3be94:	mov	r7, ip
   3be98:	bl	41044 <fputs@plt+0x2fc90>
   3be9c:	mov	ip, r7
   3bea0:	mov	lr, r0
   3bea4:	ldr	r0, [sp, #128]	; 0x80
   3bea8:	cmp	lr, #0
   3beac:	str	r4, [sp, #160]	; 0xa0
   3beb0:	bne	34f34 <fputs@plt+0x23b80>
   3beb4:	ldr	r0, [r5, #12]
   3beb8:	ldr	r7, [sp, #124]	; 0x7c
   3bebc:	ldr	r1, [sp, #152]	; 0x98
   3bec0:	str	ip, [sp, #104]	; 0x68
   3bec4:	add	r0, r0, r0, lsl #2
   3bec8:	ldr	lr, [r7, #76]	; 0x4c
   3becc:	add	sl, r1, r0, lsl #3
   3bed0:	ldr	r0, [r7, #16]
   3bed4:	ldr	r1, [r7, #56]	; 0x38
   3bed8:	str	lr, [sp, #96]	; 0x60
   3bedc:	str	r0, [sp, #40]	; 0x28
   3bee0:	ldr	r0, [r9, #72]	; 0x48
   3bee4:	cmp	r1, r0
   3bee8:	bne	3bf10 <fputs@plt+0x2ab5c>
   3beec:	ldrh	r9, [r7, #14]
   3bef0:	ldr	r8, [sp, #140]	; 0x8c
   3bef4:	cmp	ip, r9
   3bef8:	bge	3bf58 <fputs@plt+0x2aba4>
   3befc:	add	r0, r7, ip, lsl #2
   3bf00:	ldr	r8, [sp, #112]	; 0x70
   3bf04:	ldr	r0, [r0, #80]	; 0x50
   3bf08:	str	r0, [fp, #-160]	; 0xffffff60
   3bf0c:	b	3cb20 <fputs@plt+0x2b76c>
   3bf10:	ldrb	r0, [r7, #2]
   3bf14:	cmp	r0, #0
   3bf18:	beq	3bf64 <fputs@plt+0x2abb0>
   3bf1c:	ldrb	r0, [r7]
   3bf20:	cmp	r0, #3
   3bf24:	bne	3bf98 <fputs@plt+0x2abe4>
   3bf28:	ldr	r0, [sp, #40]	; 0x28
   3bf2c:	ldr	r1, [sp, #152]	; 0x98
   3bf30:	mov	r9, sl
   3bf34:	ldr	sl, [sp, #140]	; 0x8c
   3bf38:	add	r0, r0, r0, lsl #2
   3bf3c:	add	r0, r1, r0, lsl #3
   3bf40:	ldr	r4, [r0, #12]
   3bf44:	str	r4, [r7, #60]	; 0x3c
   3bf48:	str	r4, [r7, #64]	; 0x40
   3bf4c:	ldr	r0, [r0, #16]
   3bf50:	str	r0, [r7, #72]	; 0x48
   3bf54:	b	3c874 <fputs@plt+0x2b4c0>
   3bf58:	ldr	r4, [sp, #152]	; 0x98
   3bf5c:	add	r2, r7, #68	; 0x44
   3bf60:	b	3c900 <fputs@plt+0x2b54c>
   3bf64:	ldr	r6, [sp, #40]	; 0x28
   3bf68:	ldrb	r4, [r7, #4]
   3bf6c:	mov	r9, sl
   3bf70:	mov	r0, r6
   3bf74:	bl	300c8 <fputs@plt+0x1ed14>
   3bf78:	cmp	r4, #0
   3bf7c:	beq	3c814 <fputs@plt+0x2b460>
   3bf80:	ldrsb	r0, [r6, #68]	; 0x44
   3bf84:	add	r0, r6, r0, lsl #2
   3bf88:	ldr	r0, [r0, #120]	; 0x78
   3bf8c:	ldr	r2, [r0, #60]	; 0x3c
   3bf90:	ldrd	r0, [r6, #24]
   3bf94:	b	3c82c <fputs@plt+0x2b478>
   3bf98:	mov	r0, sl
   3bf9c:	movw	r2, #9312	; 0x2460
   3bfa0:	ldrh	r1, [r0, #8]!
   3bfa4:	tst	r1, r2
   3bfa8:	beq	3ce5c <fputs@plt+0x2baa8>
   3bfac:	mov	r0, sl
   3bfb0:	bl	33934 <fputs@plt+0x22580>
   3bfb4:	b	3cbd0 <fputs@plt+0x2b81c>
   3bfb8:	ldrb	r0, [r4]
   3bfbc:	cmp	r0, #2
   3bfc0:	bne	3c7d4 <fputs@plt+0x2b420>
   3bfc4:	ldr	r0, [r4, #16]
   3bfc8:	ldr	r4, [r0]
   3bfcc:	ldr	r1, [r4]
   3bfd0:	ldr	r2, [r1, #48]	; 0x30
   3bfd4:	add	r1, sp, #168	; 0xa8
   3bfd8:	blx	r2
   3bfdc:	mov	r1, r9
   3bfe0:	mov	r9, r0
   3bfe4:	mov	sl, r1
   3bfe8:	mov	r0, r1
   3bfec:	mov	r1, r4
   3bff0:	bl	3375c <fputs@plt+0x223a8>
   3bff4:	cmp	r9, #0
   3bff8:	bne	3e5ac <fputs@plt+0x2d1f8>
   3bffc:	mov	r0, #0
   3c000:	ldr	r1, [sp, #172]	; 0xac
   3c004:	mov	r4, r7
   3c008:	mov	r9, sl
   3c00c:	str	r0, [sp, #124]	; 0x7c
   3c010:	ldr	r0, [sp, #168]	; 0xa8
   3c014:	b	3ab18 <fputs@plt+0x29764>
   3c018:	ldrb	r0, [r8, #67]	; 0x43
   3c01c:	cmp	r0, #0
   3c020:	beq	3c030 <fputs@plt+0x2ac7c>
   3c024:	ldr	r0, [r8, #156]	; 0x9c
   3c028:	cmp	r0, #2
   3c02c:	blt	3703c <fputs@plt+0x25c88>
   3c030:	ldr	r0, [r9, #104]	; 0x68
   3c034:	cmp	r0, #0
   3c038:	bne	3c054 <fputs@plt+0x2aca0>
   3c03c:	ldr	r1, [r8, #436]	; 0x1b4
   3c040:	ldr	r0, [r8, #432]	; 0x1b0
   3c044:	add	r1, r1, #1
   3c048:	add	r0, r0, r1
   3c04c:	str	r1, [r8, #436]	; 0x1b4
   3c050:	str	r0, [r9, #104]	; 0x68
   3c054:	sub	r2, r0, #1
   3c058:	mov	r0, r8
   3c05c:	mov	r1, #0
   3c060:	bl	33828 <fputs@plt+0x22474>
   3c064:	mov	lr, r0
   3c068:	cmp	r0, #0
   3c06c:	bne	3d55c <fputs@plt+0x2c1a8>
   3c070:	ldr	r1, [r9, #104]	; 0x68
   3c074:	ldm	r5, {r0, r2}
   3c078:	str	r0, [r2, #4]
   3c07c:	ldr	r0, [r2]
   3c080:	ldr	r2, [r0, #104]	; 0x68
   3c084:	cmp	r2, r1
   3c088:	bge	3d558 <fputs@plt+0x2c1a4>
   3c08c:	ldrb	r2, [r0, #6]
   3c090:	mov	lr, #0
   3c094:	cmp	r2, #0
   3c098:	beq	3d55c <fputs@plt+0x2c1a8>
   3c09c:	bl	2f298 <fputs@plt+0x1dee4>
   3c0a0:	mov	lr, r0
   3c0a4:	b	3d55c <fputs@plt+0x2c1a8>
   3c0a8:	mov	r5, #0
   3c0ac:	ldr	r0, [r8, #432]	; 0x1b0
   3c0b0:	ldr	r1, [r8, #436]	; 0x1b4
   3c0b4:	add	r2, r0, r1
   3c0b8:	mov	r0, #0
   3c0bc:	mov	r1, #0
   3c0c0:	str	r0, [sp, #124]	; 0x7c
   3c0c4:	mov	r0, r8
   3c0c8:	bl	33828 <fputs@plt+0x22474>
   3c0cc:	cmp	r0, #0
   3c0d0:	bne	3e56c <fputs@plt+0x2d1b8>
   3c0d4:	add	r2, r5, #33	; 0x21
   3c0d8:	mov	r0, r8
   3c0dc:	mov	r3, #0
   3c0e0:	bl	238bc <fputs@plt+0x12508>
   3c0e4:	cmp	r0, #0
   3c0e8:	beq	393f8 <fputs@plt+0x28044>
   3c0ec:	mov	r4, r0
   3c0f0:	add	r0, r0, #32
   3c0f4:	add	r2, r5, #1
   3c0f8:	mov	r1, r7
   3c0fc:	str	r0, [r4]
   3c100:	bl	1121c <memcpy@plt>
   3c104:	ldrb	r0, [r8, #67]	; 0x43
   3c108:	cmp	r0, #0
   3c10c:	beq	3c638 <fputs@plt+0x2b284>
   3c110:	mov	r0, #1
   3c114:	strb	r0, [r8, #75]	; 0x4b
   3c118:	mov	r0, #0
   3c11c:	strb	r0, [r8, #67]	; 0x43
   3c120:	b	3c644 <fputs@plt+0x2b290>
   3c124:	ldr	r0, [r1, #20]
   3c128:	mov	sl, #0
   3c12c:	cmp	r0, #1
   3c130:	blt	3c254 <fputs@plt+0x2aea0>
   3c134:	mov	r7, r8
   3c138:	ldr	r8, [sp, #112]	; 0x70
   3c13c:	mov	r4, #0
   3c140:	ldr	r0, [r8, #16]
   3c144:	mov	r1, r5
   3c148:	mov	r2, r9
   3c14c:	add	r0, r0, r4, lsl #4
   3c150:	ldr	r0, [r0, #4]
   3c154:	bl	337ac <fputs@plt+0x223f8>
   3c158:	cmp	r0, #0
   3c15c:	bne	3ddc4 <fputs@plt+0x2ca10>
   3c160:	ldr	r0, [r8, #20]
   3c164:	add	r4, r4, #1
   3c168:	cmp	r4, r0
   3c16c:	blt	3c140 <fputs@plt+0x2ad8c>
   3c170:	mov	r4, #0
   3c174:	mov	r8, r7
   3c178:	b	3c258 <fputs@plt+0x2aea4>
   3c17c:	stm	r0, {r7, r9}
   3c180:	mov	r0, #4
   3c184:	strh	r0, [r1]
   3c188:	ldr	r9, [sp, #120]	; 0x78
   3c18c:	ldr	r8, [sp, #112]	; 0x70
   3c190:	b	3b960 <fputs@plt+0x2a5ac>
   3c194:	ldr	r0, [r6, #4]
   3c198:	mov	r5, r6
   3c19c:	cmp	r0, #0
   3c1a0:	beq	3c1c0 <fputs@plt+0x2ae0c>
   3c1a4:	ldr	r2, [sp, #168]	; 0xa8
   3c1a8:	ldr	r0, [sp, #172]	; 0xac
   3c1ac:	ldr	r1, [sp, #132]	; 0x84
   3c1b0:	str	r0, [sp, #140]	; 0x8c
   3c1b4:	str	r2, [sp, #136]	; 0x88
   3c1b8:	str	r2, [r1]
   3c1bc:	str	r0, [r1, #4]
   3c1c0:	ldr	r0, [r9, #92]	; 0x5c
   3c1c4:	add	r0, r0, #1
   3c1c8:	str	r0, [r9, #92]	; 0x5c
   3c1cc:	mov	r0, #0
   3c1d0:	str	r0, [sp, #124]	; 0x7c
   3c1d4:	b	39950 <fputs@plt+0x2859c>
   3c1d8:	ldr	r0, [sp, #112]	; 0x70
   3c1dc:	ldrb	r0, [r0, #75]	; 0x4b
   3c1e0:	cmp	r0, #0
   3c1e4:	mov	r8, r0
   3c1e8:	movwne	r8, #1
   3c1ec:	cmp	r5, #1
   3c1f0:	bne	3b328 <fputs@plt+0x29f74>
   3c1f4:	cmp	r0, #0
   3c1f8:	beq	3b328 <fputs@plt+0x29f74>
   3c1fc:	ldr	r0, [r9]
   3c200:	add	r3, r0, #440	; 0x1b8
   3c204:	ldm	r3, {r1, r2, r3}
   3c208:	ldr	r0, [r0, #452]	; 0x1c4
   3c20c:	adds	r1, r3, r1
   3c210:	adc	r0, r0, r2
   3c214:	subs	r1, r1, #1
   3c218:	sbcs	r0, r0, #0
   3c21c:	bge	3e5c8 <fputs@plt+0x2d214>
   3c220:	ldr	r7, [sp, #112]	; 0x70
   3c224:	mov	r8, #1
   3c228:	mov	r0, r9
   3c22c:	strb	r8, [r7, #67]	; 0x43
   3c230:	bl	31fd4 <fputs@plt+0x20c20>
   3c234:	cmp	r0, #5
   3c238:	mov	r2, r9
   3c23c:	beq	3e5f0 <fputs@plt+0x2d23c>
   3c240:	mov	r0, #0
   3c244:	sub	r9, r4, #1
   3c248:	strb	r0, [r7, #75]	; 0x4b
   3c24c:	ldr	r4, [r2, #80]	; 0x50
   3c250:	b	3cd88 <fputs@plt+0x2b9d4>
   3c254:	ldr	r4, [sp, #124]	; 0x7c
   3c258:	cmp	sl, #0
   3c25c:	beq	3cd84 <fputs@plt+0x2b9d0>
   3c260:	ldr	r0, [sp, #112]	; 0x70
   3c264:	ldr	r0, [r0, #4]
   3c268:	b	3c27c <fputs@plt+0x2aec8>
   3c26c:	ldrb	r1, [r0, #87]	; 0x57
   3c270:	orr	r1, r1, #1
   3c274:	strb	r1, [r0, #87]	; 0x57
   3c278:	ldr	r0, [r0, #52]	; 0x34
   3c27c:	cmp	r0, #0
   3c280:	bne	3c26c <fputs@plt+0x2aeb8>
   3c284:	ldr	r7, [sp, #112]	; 0x70
   3c288:	mov	r0, r7
   3c28c:	bl	189fc <fputs@plt+0x7648>
   3c290:	ldr	r0, [r7, #24]
   3c294:	orr	r0, r0, #2
   3c298:	str	r0, [r7, #24]
   3c29c:	b	3cd88 <fputs@plt+0x2b9d4>
   3c2a0:	sub	r1, fp, #160	; 0xa0
   3c2a4:	bl	3ea80 <fputs@plt+0x2d6cc>
   3c2a8:	ldr	r5, [fp, #-160]	; 0xffffff60
   3c2ac:	cmp	r5, #3
   3c2b0:	bcc	3cea8 <fputs@plt+0x2baf4>
   3c2b4:	ldr	r0, [sp, #180]	; 0xb4
   3c2b8:	cmp	r5, r0
   3c2bc:	bgt	3cea8 <fputs@plt+0x2baf4>
   3c2c0:	ldr	r0, [sp, #184]	; 0xb8
   3c2c4:	add	r0, r0, r5
   3c2c8:	ldrsb	r1, [r0, #-1]!
   3c2cc:	cmp	r1, #0
   3c2d0:	blt	3ce6c <fputs@plt+0x2bab8>
   3c2d4:	uxtb	r1, r1
   3c2d8:	str	r1, [fp, #-56]	; 0xffffffc8
   3c2dc:	b	3ce78 <fputs@plt+0x2bac4>
   3c2e0:	mov	r0, r5
   3c2e4:	mov	r1, r9
   3c2e8:	bl	33e5c <fputs@plt+0x22aa8>
   3c2ec:	cmp	r0, #0
   3c2f0:	bne	3e590 <fputs@plt+0x2d1dc>
   3c2f4:	ldrh	r0, [r5, #8]
   3c2f8:	b	3ab6c <fputs@plt+0x297b8>
   3c2fc:	ldr	r0, [r7, #52]	; 0x34
   3c300:	ldr	r2, [r7, #84]	; 0x54
   3c304:	mov	r1, r7
   3c308:	bl	44a28 <fputs@plt+0x33674>
   3c30c:	ldr	sl, [sp, #96]	; 0x60
   3c310:	mov	lr, r0
   3c314:	ldr	r0, [r7, #72]	; 0x48
   3c318:	mov	r6, lr
   3c31c:	bl	2df48 <fputs@plt+0x1cb94>
   3c320:	mov	lr, r6
   3c324:	cmp	r6, #0
   3c328:	bne	3e49c <fputs@plt+0x2d0e8>
   3c32c:	mov	r2, r8
   3c330:	movw	r1, #17320	; 0x43a8
   3c334:	ldr	r0, [r9, #32]
   3c338:	sub	r3, r2, #3
   3c33c:	movt	r1, #10
   3c340:	ldr	r1, [r1]
   3c344:	udiv	ip, r1, r0
   3c348:	add	r1, ip, #1
   3c34c:	b	3c354 <fputs@plt+0x2afa0>
   3c350:	sub	r3, r3, #1
   3c354:	add	r2, r3, #2
   3c358:	cmp	r2, r1
   3c35c:	beq	3c350 <fputs@plt+0x2af9c>
   3c360:	mov	r6, #0
   3c364:	cmp	r2, #2
   3c368:	bcc	3c3a8 <fputs@plt+0x2aff4>
   3c36c:	ldr	r6, [r9, #36]	; 0x24
   3c370:	movw	r4, #52429	; 0xcccd
   3c374:	mov	r7, r5
   3c378:	mov	r0, #2
   3c37c:	movt	r4, #52428	; 0xcccc
   3c380:	umull	r6, r4, r6, r4
   3c384:	mov	r6, #1
   3c388:	add	r6, r6, r4, lsr #2
   3c38c:	udiv	r4, r3, r6
   3c390:	mul	r5, r4, r6
   3c394:	add	r5, r5, #1
   3c398:	cmp	r5, ip
   3c39c:	mov	r5, r7
   3c3a0:	movweq	r0, #3
   3c3a4:	mla	r6, r4, r6, r0
   3c3a8:	cmp	r2, r6
   3c3ac:	beq	3c350 <fputs@plt+0x2af9c>
   3c3b0:	ldr	r0, [sp, #104]	; 0x68
   3c3b4:	mov	r1, #4
   3c3b8:	bl	189a0 <fputs@plt+0x75ec>
   3c3bc:	mov	lr, r0
   3c3c0:	ldr	ip, [sp, #140]	; 0x8c
   3c3c4:	ldr	r4, [sp, #112]	; 0x70
   3c3c8:	ldr	r9, [sp, #120]	; 0x78
   3c3cc:	ldr	r2, [sp, #124]	; 0x7c
   3c3d0:	mov	r0, #4
   3c3d4:	cmp	lr, #0
   3c3d8:	asr	r1, r8, #31
   3c3dc:	strh	r0, [r2, #8]
   3c3e0:	str	r8, [r2]
   3c3e4:	str	r1, [r2, #4]
   3c3e8:	bne	3e11c <fputs@plt+0x2cd68>
   3c3ec:	mov	r0, #0
   3c3f0:	cmp	r8, #0
   3c3f4:	str	r0, [sp, #124]	; 0x7c
   3c3f8:	beq	3c468 <fputs@plt+0x2b0b4>
   3c3fc:	ldr	r0, [r4, #16]
   3c400:	ldr	r7, [sp, #160]	; 0xa0
   3c404:	add	r0, r0, sl, lsl #4
   3c408:	ldr	r1, [r0, #12]
   3c40c:	ldr	r0, [r5, #4]
   3c410:	ldr	r2, [r1, #16]
   3c414:	b	3c42c <fputs@plt+0x2b078>
   3c418:	ldr	r3, [r2, #8]
   3c41c:	ldr	r6, [r3, #28]
   3c420:	cmp	r6, r8
   3c424:	streq	r0, [r3, #28]
   3c428:	ldr	r2, [r2]
   3c42c:	cmp	r2, #0
   3c430:	bne	3c418 <fputs@plt+0x2b064>
   3c434:	ldr	r1, [r1, #32]
   3c438:	b	3c450 <fputs@plt+0x2b09c>
   3c43c:	ldr	r2, [r1, #8]
   3c440:	ldr	r3, [r2, #44]	; 0x2c
   3c444:	cmp	r3, r8
   3c448:	streq	r0, [r2, #44]	; 0x2c
   3c44c:	ldr	r1, [r1]
   3c450:	cmp	r1, #0
   3c454:	bne	3c43c <fputs@plt+0x2b088>
   3c458:	add	r0, sl, #1
   3c45c:	mov	r8, r4
   3c460:	str	r0, [sp, #144]	; 0x90
   3c464:	b	3b4d8 <fputs@plt+0x2a124>
   3c468:	mov	r8, r4
   3c46c:	b	3cf98 <fputs@plt+0x2bbe4>
   3c470:	adds	r0, r0, #1
   3c474:	str	r0, [sp, #168]	; 0xa8
   3c478:	adc	r0, r1, #0
   3c47c:	str	r0, [sp, #172]	; 0xac
   3c480:	mov	r0, #0
   3c484:	str	r0, [sp, #124]	; 0x7c
   3c488:	ldr	r0, [r5, #12]
   3c48c:	cmp	r0, #0
   3c490:	beq	3c53c <fputs@plt+0x2b188>
   3c494:	ldr	r1, [r9, #176]	; 0xb0
   3c498:	ldr	r7, [sp, #152]	; 0x98
   3c49c:	cmp	r1, #0
   3c4a0:	beq	3c4b8 <fputs@plt+0x2b104>
   3c4a4:	mov	r2, r1
   3c4a8:	ldr	r1, [r1, #4]
   3c4ac:	cmp	r1, #0
   3c4b0:	bne	3c4a4 <fputs@plt+0x2b0f0>
   3c4b4:	ldr	r7, [r2, #16]
   3c4b8:	mov	r8, r9
   3c4bc:	mov	r9, r5
   3c4c0:	add	r5, r0, r0, lsl #2
   3c4c4:	add	r4, r7, r5, lsl #3
   3c4c8:	mov	r0, r4
   3c4cc:	bl	19e28 <fputs@plt+0x8a74>
   3c4d0:	str	r0, [r7, r5, lsl #3]
   3c4d4:	str	r1, [r4, #4]
   3c4d8:	mvn	r3, r0
   3c4dc:	mov	lr, #13
   3c4e0:	ldrh	r2, [r4, #8]
   3c4e4:	and	r2, r2, #15872	; 0x3e00
   3c4e8:	orr	r2, r2, #4
   3c4ec:	strh	r2, [r4, #8]
   3c4f0:	mvn	r2, #-2147483648	; 0x80000000
   3c4f4:	eor	r2, r1, r2
   3c4f8:	orrs	r2, r3, r2
   3c4fc:	beq	3e1c4 <fputs@plt+0x2ce10>
   3c500:	ldrb	r2, [r6, #5]
   3c504:	mov	r5, r9
   3c508:	mov	r9, r8
   3c50c:	tst	r2, #2
   3c510:	bne	3e384 <fputs@plt+0x2cfd0>
   3c514:	ldr	r2, [sp, #168]	; 0xa8
   3c518:	ldr	r3, [sp, #172]	; 0xac
   3c51c:	subs	r7, r0, r2
   3c520:	sbcs	r7, r1, r3
   3c524:	blt	3c538 <fputs@plt+0x2b184>
   3c528:	adds	r2, r0, #1
   3c52c:	adc	r3, r1, #0
   3c530:	str	r2, [sp, #168]	; 0xa8
   3c534:	str	r3, [sp, #172]	; 0xac
   3c538:	strd	r2, [r4]
   3c53c:	ldrb	r0, [r6, #5]
   3c540:	tst	r0, #2
   3c544:	beq	3c5c4 <fputs@plt+0x2b210>
   3c548:	mov	r4, #0
   3c54c:	mov	r7, #0
   3c550:	add	r1, sp, #168	; 0xa8
   3c554:	mov	r0, #8
   3c558:	bl	15e10 <fputs@plt+0x4a5c>
   3c55c:	ldr	r0, [sp, #168]	; 0xa8
   3c560:	ldr	r1, [sp, #172]	; 0xac
   3c564:	adds	r2, r0, #1
   3c568:	bic	r0, r1, #-1073741824	; 0xc0000000
   3c56c:	sub	r1, fp, #128	; 0x80
   3c570:	adc	r3, r0, #0
   3c574:	str	r2, [sp, #168]	; 0xa8
   3c578:	str	r3, [sp, #172]	; 0xac
   3c57c:	ldr	r0, [r6, #16]
   3c580:	str	r1, [sp, #4]
   3c584:	mov	r1, #0
   3c588:	str	r4, [sp]
   3c58c:	bl	3f30c <fputs@plt+0x2df58>
   3c590:	mov	lr, r0
   3c594:	ldr	r0, [fp, #-128]	; 0xffffff80
   3c598:	orrs	r1, r0, lr
   3c59c:	bne	3c5ac <fputs@plt+0x2b1f8>
   3c5a0:	add	r7, r7, #1
   3c5a4:	cmp	r7, #100	; 0x64
   3c5a8:	bcc	3c550 <fputs@plt+0x2b19c>
   3c5ac:	cmp	lr, #0
   3c5b0:	bne	3e384 <fputs@plt+0x2cfd0>
   3c5b4:	mov	r1, #0
   3c5b8:	cmp	r0, #0
   3c5bc:	str	r1, [sp, #124]	; 0x7c
   3c5c0:	beq	3e380 <fputs@plt+0x2cfcc>
   3c5c4:	mov	r0, #0
   3c5c8:	str	r0, [r6, #56]	; 0x38
   3c5cc:	strb	r0, [r6, #3]
   3c5d0:	ldr	r0, [sp, #168]	; 0xa8
   3c5d4:	ldr	r1, [sp, #172]	; 0xac
   3c5d8:	strd	r0, [sl]
   3c5dc:	ldr	r8, [sp, #112]	; 0x70
   3c5e0:	b	3cf98 <fputs@plt+0x2bbe4>
   3c5e4:	cmp	r4, #4
   3c5e8:	bne	3c5f8 <fputs@plt+0x2b244>
   3c5ec:	mov	r0, r7
   3c5f0:	mov	r1, #2
   3c5f4:	bl	40a90 <fputs@plt+0x2f6dc>
   3c5f8:	ldr	r0, [sp, #124]	; 0x7c
   3c5fc:	cmp	r0, #0
   3c600:	bne	3d188 <fputs@plt+0x2bdd4>
   3c604:	b	3d0fc <fputs@plt+0x2bd48>
   3c608:	lsr	r1, r6, r3
   3c60c:	rsb	r0, r3, #32
   3c610:	orr	r6, r1, r9, lsl r0
   3c614:	sub	r1, r3, #32
   3c618:	cmp	r1, #0
   3c61c:	lsrge	r6, r9, r1
   3c620:	lsr	r1, r9, r3
   3c624:	movwge	r1, #0
   3c628:	cmn	r9, #1
   3c62c:	ble	3d114 <fputs@plt+0x2bd60>
   3c630:	mov	r9, r1
   3c634:	b	3d13c <fputs@plt+0x2bd88>
   3c638:	ldr	r0, [r8, #432]	; 0x1b0
   3c63c:	add	r0, r0, #1
   3c640:	str	r0, [r8, #432]	; 0x1b0
   3c644:	ldr	r0, [r8, #424]	; 0x1a8
   3c648:	ldr	r5, [sp, #148]	; 0x94
   3c64c:	str	r0, [r4, #24]
   3c650:	ldr	r0, [sp, #72]	; 0x48
   3c654:	str	r4, [r8, #424]	; 0x1a8
   3c658:	vld1.64	{d16-d17}, [r0]
   3c65c:	add	r0, r4, #8
   3c660:	vst1.64	{d16-d17}, [r0]
   3c664:	b	3cf98 <fputs@plt+0x2bbe4>
   3c668:	mov	r1, ip
   3c66c:	asr	r0, r4, #31
   3c670:	umull	ip, r3, r7, r4
   3c674:	mov	r2, r7
   3c678:	mla	r0, r7, r0, r3
   3c67c:	ldr	r3, [sp, #28]
   3c680:	mla	r3, r3, r4, r0
   3c684:	adds	r0, ip, #-2147483648	; 0x80000000
   3c688:	mov	r7, #1
   3c68c:	adcs	r0, r3, #0
   3c690:	bne	39bac <fputs@plt+0x287f8>
   3c694:	umull	r4, r0, r2, r8
   3c698:	mla	r0, r2, r1, r0
   3c69c:	ldr	r1, [sp, #28]
   3c6a0:	mla	r0, r1, r8, r0
   3c6a4:	cmp	r0, #0
   3c6a8:	blt	3cfe8 <fputs@plt+0x2bc34>
   3c6ac:	subs	r2, ip, #1
   3c6b0:	sbcs	r2, r3, #0
   3c6b4:	blt	3d010 <fputs@plt+0x2bc5c>
   3c6b8:	mvn	r2, #-2147483648	; 0x80000000
   3c6bc:	mvn	r3, #0
   3c6c0:	sub	r2, r2, ip
   3c6c4:	subs	r3, r3, r4
   3c6c8:	sbcs	r2, r2, r0
   3c6cc:	blt	39bac <fputs@plt+0x287f8>
   3c6d0:	b	3d010 <fputs@plt+0x2bc5c>
   3c6d4:	str	r7, [sp, #96]	; 0x60
   3c6d8:	mov	r0, r6
   3c6dc:	bl	49064 <fputs@plt+0x37cb0>
   3c6e0:	mov	r7, r0
   3c6e4:	ldr	r0, [sp, #96]	; 0x60
   3c6e8:	cmp	r7, #0
   3c6ec:	str	r7, [r0]
   3c6f0:	beq	3c710 <fputs@plt+0x2b35c>
   3c6f4:	mov	r0, #0
   3c6f8:	str	r0, [r7]
   3c6fc:	str	r0, [r7, #4]
   3c700:	str	r0, [r7, #8]
   3c704:	mov	r0, r9
   3c708:	bl	49234 <fputs@plt+0x37e80>
   3c70c:	str	r0, [r7, #12]
   3c710:	mov	r0, #0
   3c714:	ldr	ip, [sp, #104]	; 0x68
   3c718:	str	r0, [r6, #8]
   3c71c:	str	r0, [r6, #12]
   3c720:	ldrh	r0, [r6, #26]
   3c724:	orr	r0, r0, #1
   3c728:	strh	r0, [r6, #26]
   3c72c:	ldr	r1, [sp, #160]	; 0xa0
   3c730:	str	r8, [r6, #28]
   3c734:	ldr	r0, [r6, #20]
   3c738:	mov	r9, r1
   3c73c:	cmp	r0, #0
   3c740:	beq	3c790 <fputs@plt+0x2b3dc>
   3c744:	ldr	r1, [r0, #12]
   3c748:	b	3c754 <fputs@plt+0x2b3a0>
   3c74c:	add	r1, r1, #12
   3c750:	ldr	r1, [r1]
   3c754:	cmp	r1, #0
   3c758:	beq	3c784 <fputs@plt+0x2b3d0>
   3c75c:	ldrd	r2, [r1]
   3c760:	subs	r7, r2, r4
   3c764:	sbcs	r7, r3, r5
   3c768:	bge	3c774 <fputs@plt+0x2b3c0>
   3c76c:	add	r1, r1, #8
   3c770:	b	3c750 <fputs@plt+0x2b39c>
   3c774:	subs	r2, r4, r2
   3c778:	sbcs	r2, r5, r3
   3c77c:	blt	3c74c <fputs@plt+0x2b398>
   3c780:	b	3c7bc <fputs@plt+0x2b408>
   3c784:	ldr	r0, [r0, #8]
   3c788:	cmp	r0, #0
   3c78c:	bne	3c744 <fputs@plt+0x2b390>
   3c790:	cmp	r8, #0
   3c794:	blt	3c7a4 <fputs@plt+0x2b3f0>
   3c798:	ldrd	r2, [ip]
   3c79c:	ldr	r0, [sl]
   3c7a0:	bl	40a1c <fputs@plt+0x2f668>
   3c7a4:	ldr	r0, [sp, #120]	; 0x78
   3c7a8:	ldr	r8, [sp, #112]	; 0x70
   3c7ac:	ldr	r5, [sp, #148]	; 0x94
   3c7b0:	mov	r4, r9
   3c7b4:	mov	r9, r0
   3c7b8:	b	3cf9c <fputs@plt+0x2bbe8>
   3c7bc:	ldr	r0, [sp, #120]	; 0x78
   3c7c0:	ldr	r8, [sp, #112]	; 0x70
   3c7c4:	ldr	r5, [sp, #148]	; 0x94
   3c7c8:	mov	r4, r9
   3c7cc:	mov	r9, r0
   3c7d0:	b	3b8b8 <fputs@plt+0x2a504>
   3c7d4:	ldr	r0, [r4, #16]
   3c7d8:	ldrb	r0, [r0, #66]	; 0x42
   3c7dc:	cmp	r0, #1
   3c7e0:	beq	3cfcc <fputs@plt+0x2bc18>
   3c7e4:	mov	r0, r4
   3c7e8:	bl	41044 <fputs@plt+0x2fc90>
   3c7ec:	cmp	r0, #0
   3c7f0:	bne	3e630 <fputs@plt+0x2d27c>
   3c7f4:	ldrb	r0, [r4, #2]
   3c7f8:	cmp	r0, #0
   3c7fc:	beq	3cfcc <fputs@plt+0x2bc18>
   3c800:	mov	r0, #1
   3c804:	strh	r0, [r5, #8]
   3c808:	mov	r0, #0
   3c80c:	str	r0, [sp, #124]	; 0x7c
   3c810:	b	3b4d4 <fputs@plt+0x2a120>
   3c814:	ldrsb	r0, [r6, #68]	; 0x44
   3c818:	ldr	r1, [r6, #16]
   3c81c:	add	r0, r6, r0, lsl #2
   3c820:	ldr	r0, [r0, #120]	; 0x78
   3c824:	ldr	r2, [r0, #60]	; 0x3c
   3c828:	ldr	r0, [r6, #24]
   3c82c:	sub	r4, r2, r0
   3c830:	ldrh	r2, [r6, #32]
   3c834:	ldr	r7, [sp, #124]	; 0x7c
   3c838:	ldr	sl, [sp, #140]	; 0x8c
   3c83c:	ldr	ip, [sp, #104]	; 0x68
   3c840:	ldr	lr, [sp, #96]	; 0x60
   3c844:	cmp	r4, r2
   3c848:	str	r0, [r7, #72]	; 0x48
   3c84c:	str	r1, [r7, #60]	; 0x3c
   3c850:	movhi	r4, r2
   3c854:	cmp	r1, r4
   3c858:	bls	3c870 <fputs@plt+0x2b4bc>
   3c85c:	ldr	r2, [r8, #92]	; 0x5c
   3c860:	cmp	r1, r2
   3c864:	bhi	3e5a0 <fputs@plt+0x2d1ec>
   3c868:	str	r4, [r7, #64]	; 0x40
   3c86c:	b	3c874 <fputs@plt+0x2b4c0>
   3c870:	str	r1, [r7, #64]	; 0x40
   3c874:	ldr	r1, [sp, #120]	; 0x78
   3c878:	mov	r8, sl
   3c87c:	ldr	r1, [r1, #72]	; 0x48
   3c880:	str	r1, [r7, #56]	; 0x38
   3c884:	ldrsb	r1, [r0]
   3c888:	cmp	r1, #0
   3c88c:	blt	3c8a0 <fputs@plt+0x2b4ec>
   3c890:	uxtb	r1, r1
   3c894:	mov	r0, #1
   3c898:	str	r1, [fp, #-128]	; 0xffffff80
   3c89c:	b	3c8b8 <fputs@plt+0x2b504>
   3c8a0:	sub	r1, fp, #128	; 0x80
   3c8a4:	bl	3ea80 <fputs@plt+0x2d6cc>
   3c8a8:	ldr	lr, [sp, #96]	; 0x60
   3c8ac:	ldr	r7, [sp, #124]	; 0x7c
   3c8b0:	ldr	ip, [sp, #104]	; 0x68
   3c8b4:	ldr	r1, [fp, #-128]	; 0xffffff80
   3c8b8:	cmp	r4, r1
   3c8bc:	ldr	r4, [sp, #152]	; 0x98
   3c8c0:	mov	r2, r7
   3c8c4:	mov	sl, r9
   3c8c8:	mov	r9, #0
   3c8cc:	str	r0, [r2, #68]!	; 0x44
   3c8d0:	strh	r9, [r2, #-54]	; 0xffffffca
   3c8d4:	str	r1, [lr]
   3c8d8:	bcs	3c900 <fputs@plt+0x2b54c>
   3c8dc:	movw	r0, #32771	; 0x8003
   3c8e0:	mov	r9, #0
   3c8e4:	movt	r0, #1
   3c8e8:	str	r9, [r7, #64]	; 0x40
   3c8ec:	str	r9, [r7, #72]	; 0x48
   3c8f0:	cmp	r1, r0
   3c8f4:	ldrls	r0, [r7, #60]	; 0x3c
   3c8f8:	cmpls	r1, r0
   3c8fc:	bhi	3e43c <fputs@plt+0x2d088>
   3c900:	ldr	r0, [lr]
   3c904:	ldr	r1, [r2]
   3c908:	str	r8, [sp, #140]	; 0x8c
   3c90c:	cmp	r1, r0
   3c910:	bcs	3c938 <fputs@plt+0x2b584>
   3c914:	ldr	r3, [r7, #72]	; 0x48
   3c918:	str	r2, [sp, #36]	; 0x24
   3c91c:	str	r5, [sp, #148]	; 0x94
   3c920:	str	r4, [sp, #152]	; 0x98
   3c924:	cmp	r3, #0
   3c928:	beq	3c950 <fputs@plt+0x2b59c>
   3c92c:	add	r2, r7, #14
   3c930:	str	r2, [sp, #28]
   3c934:	b	3c9c4 <fputs@plt+0x2b610>
   3c938:	ldr	r4, [sp, #160]	; 0xa0
   3c93c:	ldr	r8, [sp, #112]	; 0x70
   3c940:	mov	r0, #0
   3c944:	str	r0, [fp, #-160]	; 0xffffff60
   3c948:	mov	r0, r9
   3c94c:	b	3cb14 <fputs@plt+0x2b760>
   3c950:	add	r3, sp, #168	; 0xa8
   3c954:	vmov.i32	q8, #0	; 0x00000000
   3c958:	mov	r0, #36	; 0x24
   3c95c:	mov	r6, lr
   3c960:	mov	r1, r3
   3c964:	vst1.64	{d16-d17}, [r1], r0
   3c968:	mov	r0, #0
   3c96c:	str	r0, [r1]
   3c970:	add	r1, r3, #16
   3c974:	str	r0, [sp, #200]	; 0xc8
   3c978:	vst1.64	{d16-d17}, [r1]
   3c97c:	mov	r1, #0
   3c980:	ldrb	r0, [r7, #4]
   3c984:	ldr	r2, [lr]
   3c988:	str	r3, [sp]
   3c98c:	clz	r0, r0
   3c990:	lsr	r3, r0, #5
   3c994:	ldr	r0, [sp, #40]	; 0x28
   3c998:	bl	3eb0c <fputs@plt+0x2d758>
   3c99c:	cmp	r0, #0
   3c9a0:	bne	3e57c <fputs@plt+0x2d1c8>
   3c9a4:	mov	r1, r7
   3c9a8:	ldr	r0, [r6]
   3c9ac:	ldr	r3, [sp, #184]	; 0xb8
   3c9b0:	ldr	ip, [sp, #104]	; 0x68
   3c9b4:	mov	lr, r6
   3c9b8:	ldrh	r9, [r1, #14]!
   3c9bc:	str	r1, [sp, #28]
   3c9c0:	ldr	r1, [r1, #54]	; 0x36
   3c9c4:	ldr	r8, [lr, r9, lsl #2]
   3c9c8:	add	r4, r3, r0
   3c9cc:	add	r5, r3, r1
   3c9d0:	mov	r6, #0
   3c9d4:	str	r3, [sp, #24]
   3c9d8:	ldrsb	r0, [r5]
   3c9dc:	uxtb	r1, r0
   3c9e0:	cmp	r0, #0
   3c9e4:	str	r1, [fp, #-160]	; 0xffffff60
   3c9e8:	blt	3ca00 <fputs@plt+0x2b64c>
   3c9ec:	movw	r0, #51290	; 0xc85a
   3c9f0:	add	r5, r5, #1
   3c9f4:	movt	r0, #8
   3c9f8:	ldrb	r2, [r0, r1]
   3c9fc:	b	3ca40 <fputs@plt+0x2b68c>
   3ca00:	sub	r1, fp, #160	; 0xa0
   3ca04:	mov	r0, r5
   3ca08:	bl	3ea80 <fputs@plt+0x2d6cc>
   3ca0c:	ldr	r1, [fp, #-160]	; 0xffffff60
   3ca10:	cmp	r1, #128	; 0x80
   3ca14:	bcc	3ca24 <fputs@plt+0x2b670>
   3ca18:	sub	r2, r1, #12
   3ca1c:	lsr	r2, r2, #1
   3ca20:	b	3ca30 <fputs@plt+0x2b67c>
   3ca24:	movw	r2, #51290	; 0xc85a
   3ca28:	movt	r2, #8
   3ca2c:	ldrb	r2, [r2, r1]
   3ca30:	ldr	ip, [sp, #104]	; 0x68
   3ca34:	ldr	r7, [sp, #124]	; 0x7c
   3ca38:	ldr	lr, [sp, #96]	; 0x60
   3ca3c:	add	r5, r5, r0
   3ca40:	add	r3, r7, r9, lsl #2
   3ca44:	mov	r0, #0
   3ca48:	adds	r8, r2, r8
   3ca4c:	adc	r6, r0, r6
   3ca50:	str	r1, [r3, #80]	; 0x50
   3ca54:	add	r1, lr, r9, lsl #2
   3ca58:	add	r0, r9, #1
   3ca5c:	cmp	r9, ip
   3ca60:	str	r8, [r1, #4]
   3ca64:	bge	3ca74 <fputs@plt+0x2b6c0>
   3ca68:	cmp	r5, r4
   3ca6c:	mov	r9, r0
   3ca70:	bcc	3c9d8 <fputs@plt+0x2b624>
   3ca74:	ldr	r1, [sp, #24]
   3ca78:	ldr	r9, [sp, #28]
   3ca7c:	ldr	r2, [sp, #36]	; 0x24
   3ca80:	cmp	r5, r4
   3ca84:	sub	r1, r5, r1
   3ca88:	strh	r0, [r9]
   3ca8c:	str	r1, [r2]
   3ca90:	bcs	3caa8 <fputs@plt+0x2b6f4>
   3ca94:	ldr	r1, [r7, #60]	; 0x3c
   3ca98:	ldr	r4, [sp, #160]	; 0xa0
   3ca9c:	ldr	r5, [sp, #148]	; 0x94
   3caa0:	mov	r2, #0
   3caa4:	b	3cac8 <fputs@plt+0x2b714>
   3caa8:	ldr	r4, [sp, #160]	; 0xa0
   3caac:	ldr	r5, [sp, #148]	; 0x94
   3cab0:	bhi	3e21c <fputs@plt+0x2ce68>
   3cab4:	ldr	r1, [r7, #60]	; 0x3c
   3cab8:	eor	r2, r8, r1
   3cabc:	orrs	r2, r2, r6
   3cac0:	mov	r2, #0
   3cac4:	bne	3e21c <fputs@plt+0x2ce68>
   3cac8:	subs	r1, r1, r8
   3cacc:	sbcs	r1, r2, r6
   3cad0:	bcc	3e21c <fputs@plt+0x2ce68>
   3cad4:	ldr	r1, [r7, #72]	; 0x48
   3cad8:	ldr	r8, [sp, #112]	; 0x70
   3cadc:	cmp	r1, #0
   3cae0:	bne	3cb14 <fputs@plt+0x2b760>
   3cae4:	ldrh	r1, [sp, #176]	; 0xb0
   3cae8:	movw	r2, #9312	; 0x2460
   3caec:	tst	r1, r2
   3caf0:	ldreq	r1, [sp, #192]	; 0xc0
   3caf4:	cmpeq	r1, #0
   3caf8:	beq	3cb14 <fputs@plt+0x2b760>
   3cafc:	add	r0, sp, #168	; 0xa8
   3cb00:	bl	338e8 <fputs@plt+0x22534>
   3cb04:	ldr	lr, [sp, #96]	; 0x60
   3cb08:	ldr	r7, [sp, #124]	; 0x7c
   3cb0c:	ldr	ip, [sp, #104]	; 0x68
   3cb10:	ldrh	r0, [r9]
   3cb14:	uxth	r0, r0
   3cb18:	cmp	ip, r0
   3cb1c:	bge	3cbb4 <fputs@plt+0x2b800>
   3cb20:	mov	r6, sl
   3cb24:	ldr	r4, [sp, #116]	; 0x74
   3cb28:	movw	r1, #9312	; 0x2460
   3cb2c:	ldrh	r0, [r6, #8]!
   3cb30:	tst	r0, r1
   3cb34:	beq	3cb4c <fputs@plt+0x2b798>
   3cb38:	mov	r0, sl
   3cb3c:	bl	33934 <fputs@plt+0x22580>
   3cb40:	ldr	lr, [sp, #96]	; 0x60
   3cb44:	ldr	r7, [sp, #124]	; 0x7c
   3cb48:	ldr	ip, [sp, #104]	; 0x68
   3cb4c:	strb	r4, [sl, #10]
   3cb50:	add	r0, lr, ip, lsl #2
   3cb54:	ldr	r0, [r0, #4]
   3cb58:	ldr	r1, [r7, #64]	; 0x40
   3cb5c:	cmp	r1, r0
   3cb60:	bcs	3cbd8 <fputs@plt+0x2b824>
   3cb64:	ldrb	r1, [r5, #3]
   3cb68:	str	r5, [sp, #148]	; 0x94
   3cb6c:	ldr	r5, [fp, #-160]	; 0xffffff60
   3cb70:	cmp	r1, #64	; 0x40
   3cb74:	bcc	3cba0 <fputs@plt+0x2b7ec>
   3cb78:	mov	r0, #0
   3cb7c:	cmp	r5, #11
   3cb80:	sxtb	r1, r1
   3cb84:	movwhi	r0, #1
   3cb88:	cmp	r1, #0
   3cb8c:	blt	3cccc <fputs@plt+0x2b918>
   3cb90:	mov	r1, #1
   3cb94:	bic	r1, r1, r5
   3cb98:	ands	r0, r0, r1
   3cb9c:	bne	3cccc <fputs@plt+0x2b918>
   3cba0:	cmp	r5, #128	; 0x80
   3cba4:	bcc	3cc70 <fputs@plt+0x2b8bc>
   3cba8:	sub	r0, r5, #12
   3cbac:	lsr	r2, r0, #1
   3cbb0:	b	3cc84 <fputs@plt+0x2b8d0>
   3cbb4:	ldrb	r0, [r5, #1]
   3cbb8:	cmp	r0, #248	; 0xf8
   3cbbc:	bne	3cc04 <fputs@plt+0x2b850>
   3cbc0:	ldr	r1, [r5, #16]
   3cbc4:	mov	r0, sl
   3cbc8:	mov	r2, #2048	; 0x800
   3cbcc:	bl	3e690 <fputs@plt+0x2d2dc>
   3cbd0:	ldr	r9, [sp, #120]	; 0x78
   3cbd4:	b	39aa0 <fputs@plt+0x286ec>
   3cbd8:	ldr	r0, [lr, ip, lsl #2]
   3cbdc:	ldr	r1, [r7, #72]	; 0x48
   3cbe0:	add	r7, r1, r0
   3cbe4:	ldr	r1, [fp, #-160]	; 0xffffff60
   3cbe8:	cmp	r1, #11
   3cbec:	bhi	3cc28 <fputs@plt+0x2b874>
   3cbf0:	mov	r0, r7
   3cbf4:	mov	r2, sl
   3cbf8:	bl	3eb6c <fputs@plt+0x2d7b8>
   3cbfc:	ldr	r9, [sp, #120]	; 0x78
   3cc00:	b	3cd3c <fputs@plt+0x2b988>
   3cc04:	mov	r0, sl
   3cc08:	ldr	r9, [sp, #120]	; 0x78
   3cc0c:	movw	r2, #9312	; 0x2460
   3cc10:	ldrh	r1, [r0, #8]!
   3cc14:	tst	r1, r2
   3cc18:	beq	3ce60 <fputs@plt+0x2baac>
   3cc1c:	mov	r0, sl
   3cc20:	bl	33934 <fputs@plt+0x22580>
   3cc24:	b	39aa0 <fputs@plt+0x286ec>
   3cc28:	sub	r0, r1, #12
   3cc2c:	str	r5, [sp, #148]	; 0x94
   3cc30:	mov	r1, #2
   3cc34:	lsr	r5, r0, #1
   3cc38:	add	r1, r1, r0, lsr #1
   3cc3c:	str	r5, [sl, #12]
   3cc40:	ldr	r0, [sl, #24]
   3cc44:	cmp	r0, r1
   3cc48:	bge	3cce8 <fputs@plt+0x2b934>
   3cc4c:	mov	r0, #1
   3cc50:	mov	r2, #0
   3cc54:	strh	r0, [r6]
   3cc58:	mov	r0, sl
   3cc5c:	bl	33ab0 <fputs@plt+0x226fc>
   3cc60:	cmp	r0, #0
   3cc64:	bne	3e5b4 <fputs@plt+0x2d200>
   3cc68:	ldr	r0, [sl, #16]!
   3cc6c:	b	3ccf4 <fputs@plt+0x2b940>
   3cc70:	movw	r0, #51290	; 0xc85a
   3cc74:	movt	r0, #8
   3cc78:	ldrb	r2, [r0, r5]
   3cc7c:	cmp	r2, #0
   3cc80:	beq	3cccc <fputs@plt+0x2b918>
   3cc84:	ldrb	r0, [r7, #4]
   3cc88:	ldr	r1, [lr, ip, lsl #2]
   3cc8c:	str	sl, [sp]
   3cc90:	clz	r0, r0
   3cc94:	lsr	r3, r0, #5
   3cc98:	ldr	r0, [sp, #40]	; 0x28
   3cc9c:	bl	3eb0c <fputs@plt+0x2d758>
   3cca0:	cmp	r0, #0
   3cca4:	bne	3e568 <fputs@plt+0x2d1b4>
   3cca8:	ldr	r0, [sl, #16]
   3ccac:	mov	r1, r5
   3ccb0:	mov	r2, sl
   3ccb4:	bl	3eb6c <fputs@plt+0x2d7b8>
   3ccb8:	ldrh	r0, [r6]
   3ccbc:	movw	r1, #61439	; 0xefff
   3ccc0:	and	r0, r0, r1
   3ccc4:	strh	r0, [r6]
   3ccc8:	b	3cce0 <fputs@plt+0x2b92c>
   3cccc:	movw	r0, #35312	; 0x89f0
   3ccd0:	mov	r1, r5
   3ccd4:	mov	r2, sl
   3ccd8:	movt	r0, #10
   3ccdc:	bl	3eb6c <fputs@plt+0x2d7b8>
   3cce0:	ldr	r9, [sp, #120]	; 0x78
   3cce4:	b	3cd38 <fputs@plt+0x2b984>
   3cce8:	ldr	r0, [sl, #20]
   3ccec:	str	r0, [sl, #16]
   3ccf0:	add	sl, sl, #16
   3ccf4:	ldr	r9, [sp, #120]	; 0x78
   3ccf8:	mov	r1, r7
   3ccfc:	mov	r2, r5
   3cd00:	bl	1121c <memcpy@plt>
   3cd04:	ldr	r0, [sl]
   3cd08:	mov	r1, #0
   3cd0c:	strb	r1, [r0, r5]
   3cd10:	ldr	r0, [sl]
   3cd14:	add	r0, r0, r5
   3cd18:	strb	r1, [r0, #1]
   3cd1c:	movw	r1, #15472	; 0x3c70
   3cd20:	ldr	r0, [fp, #-160]	; 0xffffff60
   3cd24:	movt	r1, #9
   3cd28:	and	r0, r0, #1
   3cd2c:	add	r0, r1, r0, lsl #1
   3cd30:	ldrh	r0, [r0]
   3cd34:	strh	r0, [r6]
   3cd38:	ldr	r5, [sp, #148]	; 0x94
   3cd3c:	ldr	r4, [sp, #160]	; 0xa0
   3cd40:	b	39aa0 <fputs@plt+0x286ec>
   3cd44:	rsbs	lr, r8, #0
   3cd48:	mov	r2, r7
   3cd4c:	rsc	ip, r3, #0
   3cd50:	subs	r0, r7, #1
   3cd54:	sbcs	r0, r1, #0
   3cd58:	blt	3cd78 <fputs@plt+0x2b9c4>
   3cd5c:	mvn	r0, #-2147483648	; 0x80000000
   3cd60:	mvn	r4, r2
   3cd64:	mov	r7, #1
   3cd68:	sub	r0, r0, r1
   3cd6c:	subs	r4, r4, lr
   3cd70:	sbcs	r0, r0, ip
   3cd74:	blt	39bac <fputs@plt+0x287f8>
   3cd78:	subs	r4, r2, r8
   3cd7c:	sbc	r5, r1, r3
   3cd80:	b	3d014 <fputs@plt+0x2bc60>
   3cd84:	ldr	r7, [sp, #112]	; 0x70
   3cd88:	ldr	r1, [r7, #424]	; 0x1a8
   3cd8c:	b	3cdb0 <fputs@plt+0x2b9fc>
   3cd90:	ldr	r0, [r1, #24]
   3cd94:	str	r0, [r7, #424]	; 0x1a8
   3cd98:	mov	r0, r7
   3cd9c:	bl	13ce4 <fputs@plt+0x2930>
   3cda0:	ldr	r0, [r7, #432]	; 0x1b0
   3cda4:	ldr	r1, [r7, #424]	; 0x1a8
   3cda8:	sub	r0, r0, #1
   3cdac:	str	r0, [r7, #432]	; 0x1b0
   3cdb0:	cmp	r1, r6
   3cdb4:	bne	3cd90 <fputs@plt+0x2b9dc>
   3cdb8:	cmp	r5, #1
   3cdbc:	bne	3cdf4 <fputs@plt+0x2ba40>
   3cdc0:	ldr	r1, [r6, #24]
   3cdc4:	ldr	r0, [sp, #112]	; 0x70
   3cdc8:	str	r1, [r0, #424]	; 0x1a8
   3cdcc:	mov	r1, r6
   3cdd0:	bl	13ce4 <fputs@plt+0x2930>
   3cdd4:	cmp	r8, #0
   3cdd8:	mov	lr, r4
   3cddc:	bne	3ce08 <fputs@plt+0x2ba54>
   3cde0:	ldr	r1, [sp, #112]	; 0x70
   3cde4:	ldr	r0, [r1, #432]	; 0x1b0
   3cde8:	sub	r0, r0, #1
   3cdec:	str	r0, [r1, #432]	; 0x1b0
   3cdf0:	b	3ce2c <fputs@plt+0x2ba78>
   3cdf4:	add	r0, r6, #8
   3cdf8:	mov	lr, r4
   3cdfc:	vld1.64	{d16-d17}, [r0]
   3ce00:	ldr	r0, [sp, #72]	; 0x48
   3ce04:	vst1.64	{d16-d17}, [r0]
   3ce08:	cmp	r5, #2
   3ce0c:	beq	3ce2c <fputs@plt+0x2ba78>
   3ce10:	eors	r0, r8, #1
   3ce14:	bne	3ce2c <fputs@plt+0x2ba78>
   3ce18:	ldr	r4, [sp, #160]	; 0xa0
   3ce1c:	ldr	r8, [sp, #112]	; 0x70
   3ce20:	ldr	r5, [sp, #148]	; 0x94
   3ce24:	ldr	r9, [sp, #120]	; 0x78
   3ce28:	b	3b040 <fputs@plt+0x29c8c>
   3ce2c:	ldr	r8, [sp, #112]	; 0x70
   3ce30:	mov	r1, r5
   3ce34:	mov	r2, r9
   3ce38:	mov	r0, r8
   3ce3c:	bl	33828 <fputs@plt+0x22474>
   3ce40:	mov	lr, r0
   3ce44:	mov	r0, #0
   3ce48:	cmp	lr, #0
   3ce4c:	str	r0, [sp, #124]	; 0x7c
   3ce50:	bne	3e3f0 <fputs@plt+0x2d03c>
   3ce54:	ldr	r4, [sp, #160]	; 0xa0
   3ce58:	b	3af94 <fputs@plt+0x29be0>
   3ce5c:	ldr	r9, [sp, #120]	; 0x78
   3ce60:	mov	r1, #1
   3ce64:	strh	r1, [r0]
   3ce68:	b	39aa0 <fputs@plt+0x286ec>
   3ce6c:	sub	r1, fp, #56	; 0x38
   3ce70:	bl	3ea80 <fputs@plt+0x2d6cc>
   3ce74:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3ce78:	cmp	r1, #7
   3ce7c:	beq	3cea8 <fputs@plt+0x2baf4>
   3ce80:	sub	r0, r1, #1
   3ce84:	cmp	r0, #8
   3ce88:	bhi	3cea8 <fputs@plt+0x2baf4>
   3ce8c:	movw	r0, #51290	; 0xc85a
   3ce90:	ldr	r2, [sp, #180]	; 0xb4
   3ce94:	movt	r0, #8
   3ce98:	ldrb	r0, [r0, r1]
   3ce9c:	add	r3, r5, r0
   3cea0:	cmp	r2, r3
   3cea4:	bcs	3d048 <fputs@plt+0x2bc94>
   3cea8:	ldrh	r0, [sp, #176]	; 0xb0
   3ceac:	movw	r1, #9312	; 0x2460
   3ceb0:	tst	r0, r1
   3ceb4:	ldreq	r0, [sp, #192]	; 0xc0
   3ceb8:	cmpeq	r0, #0
   3cebc:	beq	3cec8 <fputs@plt+0x2bb14>
   3cec0:	add	r0, sp, #168	; 0xa8
   3cec4:	bl	338e8 <fputs@plt+0x22534>
   3cec8:	movw	r0, #63693	; 0xf8cd
   3cecc:	movw	r1, #64300	; 0xfb2c
   3ced0:	movw	r2, #64598	; 0xfc56
   3ced4:	movw	r3, #6836	; 0x1ab4
   3ced8:	movt	r0, #8
   3cedc:	movt	r1, #8
   3cee0:	movt	r2, #8
   3cee4:	movt	r3, #1
   3cee8:	add	r0, r0, #20
   3ceec:	str	r0, [sp]
   3cef0:	mov	r0, #11
   3cef4:	bl	15d70 <fputs@plt+0x49bc>
   3cef8:	mov	lr, #11
   3cefc:	mov	r6, #0
   3cf00:	mov	r7, #0
   3cf04:	ldr	r5, [sp, #148]	; 0x94
   3cf08:	cmp	lr, #0
   3cf0c:	bne	3e308 <fputs@plt+0x2cf54>
   3cf10:	ldrb	r0, [r5]
   3cf14:	cmp	r0, #112	; 0x70
   3cf18:	bne	3cf4c <fputs@plt+0x2bb98>
   3cf1c:	ldr	r1, [sp, #108]	; 0x6c
   3cf20:	ldr	r0, [r5, #12]
   3cf24:	ldr	r1, [r1]
   3cf28:	ldr	r0, [r1, r0, lsl #2]
   3cf2c:	mov	r1, #256	; 0x100
   3cf30:	str	r7, [r0, #44]	; 0x2c
   3cf34:	str	r6, [r0, #40]	; 0x28
   3cf38:	strh	r1, [r0, #2]
   3cf3c:	ldr	r1, [r5, #16]
   3cf40:	str	r4, [r0, #48]	; 0x30
   3cf44:	str	r1, [r0, #52]	; 0x34
   3cf48:	b	3cf90 <fputs@plt+0x2bbdc>
   3cf4c:	ldr	r0, [sp, #100]	; 0x64
   3cf50:	ldr	r1, [r5, #8]
   3cf54:	movw	r3, #9312	; 0x2460
   3cf58:	ldr	r0, [r0]
   3cf5c:	add	r1, r1, r1, lsl #2
   3cf60:	add	r0, r0, r1, lsl #3
   3cf64:	mov	r1, r0
   3cf68:	ldrh	r2, [r1, #8]!
   3cf6c:	tst	r2, r3
   3cf70:	beq	3cf7c <fputs@plt+0x2bbc8>
   3cf74:	bl	40c0c <fputs@plt+0x2f858>
   3cf78:	b	3cf84 <fputs@plt+0x2bbd0>
   3cf7c:	mov	r2, #4
   3cf80:	strh	r2, [r1]
   3cf84:	mov	r1, #4
   3cf88:	strh	r1, [r0, #8]
   3cf8c:	strd	r6, [r0]
   3cf90:	mov	r0, #0
   3cf94:	str	r0, [sp, #124]	; 0x7c
   3cf98:	ldr	r4, [sp, #160]	; 0xa0
   3cf9c:	add	r5, r5, #20
   3cfa0:	b	351f4 <fputs@plt+0x23e40>
   3cfa4:	mov	r0, r7
   3cfa8:	bl	111f8 <strlen@plt>
   3cfac:	bic	r2, r0, #-1073741824	; 0xc0000000
   3cfb0:	cmp	r2, #100	; 0x64
   3cfb4:	bcs	3d548 <fputs@plt+0x2c194>
   3cfb8:	add	r0, sp, #168	; 0xa8
   3cfbc:	mov	r1, r7
   3cfc0:	str	r2, [fp, #-148]	; 0xffffff6c
   3cfc4:	bl	1121c <memcpy@plt>
   3cfc8:	b	366fc <fputs@plt+0x25348>
   3cfcc:	ldr	r4, [r4, #16]
   3cfd0:	mov	r0, r4
   3cfd4:	bl	300c8 <fputs@plt+0x1ed14>
   3cfd8:	ldrd	r0, [r4, #16]
   3cfdc:	mov	r2, #0
   3cfe0:	str	r2, [sp, #124]	; 0x7c
   3cfe4:	b	3ab0c <fputs@plt+0x29758>
   3cfe8:	cmn	r3, #1
   3cfec:	bgt	3d010 <fputs@plt+0x2bc5c>
   3cff0:	mov	r3, #0
   3cff4:	adds	r1, r4, #1
   3cff8:	rsb	r2, ip, #-2147483648	; 0x80000000
   3cffc:	add	r3, r3, #1
   3d000:	adc	lr, r0, #0
   3d004:	subs	r3, r1, r3
   3d008:	sbcs	r2, lr, r2
   3d00c:	blt	39bac <fputs@plt+0x287f8>
   3d010:	add	r5, ip, r0
   3d014:	ldr	r1, [sp, #136]	; 0x88
   3d018:	ldr	r9, [sp, #120]	; 0x78
   3d01c:	ldr	r2, [sp, #160]	; 0xa0
   3d020:	str	r1, [sp, #136]	; 0x88
   3d024:	strd	r4, [r6]
   3d028:	mov	r4, r2
   3d02c:	ldrh	r0, [r6, #8]
   3d030:	ldr	r8, [sp, #112]	; 0x70
   3d034:	ldr	r5, [sp, #148]	; 0x94
   3d038:	and	r0, r0, #15872	; 0x3e00
   3d03c:	orr	r0, r0, #4
   3d040:	strh	r0, [r6, #8]
   3d044:	b	3cf9c <fputs@plt+0x2bbe8>
   3d048:	sub	r0, r2, r0
   3d04c:	ldr	r2, [sp, #184]	; 0xb8
   3d050:	add	r0, r2, r0
   3d054:	sub	r2, fp, #128	; 0x80
   3d058:	bl	3eb6c <fputs@plt+0x2d7b8>
   3d05c:	ldrh	r0, [sp, #176]	; 0xb0
   3d060:	movw	r1, #9312	; 0x2460
   3d064:	ldr	r6, [fp, #-128]	; 0xffffff80
   3d068:	ldr	r7, [fp, #-124]	; 0xffffff84
   3d06c:	mov	lr, #0
   3d070:	tst	r0, r1
   3d074:	ldreq	r0, [sp, #192]	; 0xc0
   3d078:	cmpeq	r0, #0
   3d07c:	beq	3cf04 <fputs@plt+0x2bb50>
   3d080:	add	r0, sp, #168	; 0xa8
   3d084:	bl	338e8 <fputs@plt+0x22534>
   3d088:	mov	lr, #0
   3d08c:	b	3cf04 <fputs@plt+0x2bb50>
   3d090:	mov	r0, #0
   3d094:	mov	r1, #1
   3d098:	str	r0, [sp, #168]	; 0xa8
   3d09c:	mov	r0, r7
   3d0a0:	bl	2a5b4 <fputs@plt+0x19200>
   3d0a4:	cmp	r0, #0
   3d0a8:	bne	3d188 <fputs@plt+0x2bdd4>
   3d0ac:	ldr	r0, [r7]
   3d0b0:	ldr	r1, [r7, #220]	; 0xdc
   3d0b4:	add	r3, sp, #168	; 0xa8
   3d0b8:	mov	r2, #0
   3d0bc:	ldr	ip, [r0, #32]
   3d0c0:	blx	ip
   3d0c4:	cmp	r0, #0
   3d0c8:	bne	3d0dc <fputs@plt+0x2bd28>
   3d0cc:	ldr	r1, [sp, #168]	; 0xa8
   3d0d0:	cmp	r1, #0
   3d0d4:	movne	r0, r7
   3d0d8:	blne	2efe4 <fputs@plt+0x1dc30>
   3d0dc:	cmp	r0, #0
   3d0e0:	bne	3d188 <fputs@plt+0x2bdd4>
   3d0e4:	ldr	r0, [r7, #216]	; 0xd8
   3d0e8:	cmp	r0, #0
   3d0ec:	bne	3a69c <fputs@plt+0x292e8>
   3d0f0:	mov	r0, r7
   3d0f4:	mov	r1, r6
   3d0f8:	bl	40a90 <fputs@plt+0x2f6dc>
   3d0fc:	mov	r1, #1
   3d100:	cmp	r6, #5
   3d104:	mov	r0, sl
   3d108:	movweq	r1, #2
   3d10c:	bl	18a94 <fputs@plt+0x76e0>
   3d110:	b	3d188 <fputs@plt+0x2bdd4>
   3d114:	rsb	r2, r3, #64	; 0x40
   3d118:	mvn	r3, #0
   3d11c:	cmp	r0, #0
   3d120:	lsl	r5, r3, r2
   3d124:	rsb	r2, r2, #32
   3d128:	ror	r2, r3, r2
   3d12c:	movwge	r5, #0
   3d130:	lslge	r2, r3, r0
   3d134:	orr	r6, r5, r6
   3d138:	orr	r9, r2, r1
   3d13c:	stm	r7, {r6, r9}
   3d140:	mov	r5, ip
   3d144:	mov	r9, sl
   3d148:	ldrh	r0, [r7, #8]
   3d14c:	ldr	r4, [sp, #160]	; 0xa0
   3d150:	and	r0, r0, #15872	; 0x3e00
   3d154:	orr	r0, r0, #4
   3d158:	strh	r0, [r7, #8]
   3d15c:	b	3cf9c <fputs@plt+0x2bbe8>
   3d160:	ldr	r0, [r7, #64]	; 0x40
   3d164:	ldr	r0, [r0]
   3d168:	ldr	r1, [r0]
   3d16c:	cmp	r1, #2
   3d170:	blt	3d180 <fputs@plt+0x2bdcc>
   3d174:	ldr	r0, [r0, #52]	; 0x34
   3d178:	cmp	r0, #0
   3d17c:	bne	3a65c <fputs@plt+0x292a8>
   3d180:	mov	r6, r4
   3d184:	ldr	r0, [sp, #124]	; 0x7c
   3d188:	cmp	r0, #0
   3d18c:	mov	r5, r0
   3d190:	mov	r0, r7
   3d194:	movne	r6, r4
   3d198:	mov	r1, r6
   3d19c:	bl	40a90 <fputs@plt+0x2f6dc>
   3d1a0:	ldr	r7, [sp, #120]	; 0x78
   3d1a4:	movw	r1, #2562	; 0xa02
   3d1a8:	cmp	r0, #6
   3d1ac:	strh	r1, [r9, #8]
   3d1b0:	bne	3d1c0 <fputs@plt+0x2be0c>
   3d1b4:	mov	r0, #0
   3d1b8:	str	r0, [r9, #16]
   3d1bc:	b	3d1d8 <fputs@plt+0x2be24>
   3d1c0:	movw	r1, #51444	; 0xc8f4
   3d1c4:	movt	r1, #8
   3d1c8:	ldr	r0, [r1, r0, lsl #2]
   3d1cc:	str	r0, [r9, #16]
   3d1d0:	bl	111f8 <strlen@plt>
   3d1d4:	bic	r0, r0, #-1073741824	; 0xc0000000
   3d1d8:	mov	r1, #1
   3d1dc:	ldr	r4, [sp, #160]	; 0xa0
   3d1e0:	strb	r1, [r9, #10]
   3d1e4:	str	r0, [r9, #12]
   3d1e8:	ldr	r0, [sp, #116]	; 0x74
   3d1ec:	cmp	r0, #1
   3d1f0:	beq	3d200 <fputs@plt+0x2be4c>
   3d1f4:	ldr	r1, [sp, #116]	; 0x74
   3d1f8:	mov	r0, r9
   3d1fc:	bl	33e5c <fputs@plt+0x22aa8>
   3d200:	mov	lr, r5
   3d204:	cmp	r5, #0
   3d208:	ldr	r5, [sp, #148]	; 0x94
   3d20c:	mov	r0, #0
   3d210:	mov	r9, r7
   3d214:	str	r0, [sp, #124]	; 0x7c
   3d218:	beq	3cf9c <fputs@plt+0x2bbe8>
   3d21c:	b	3e308 <fputs@plt+0x2cf54>
   3d220:	ldr	r2, [r4]
   3d224:	movw	r1, #3567	; 0xdef
   3d228:	sub	r0, fp, #160	; 0xa0
   3d22c:	movt	r1, #9
   3d230:	bl	3e65c <fputs@plt+0x2d2a8>
   3d234:	b	3d534 <fputs@plt+0x2c180>
   3d238:	vmov.i32	q8, #0	; 0x00000000
   3d23c:	mov	r0, #36	; 0x24
   3d240:	mov	r1, sl
   3d244:	vst1.64	{d16-d17}, [r1], r0
   3d248:	mov	r0, #0
   3d24c:	str	r0, [r1]
   3d250:	add	r1, sl, #16
   3d254:	vst1.64	{d16-d17}, [r1]
   3d258:	str	r2, [fp, #-96]	; 0xffffffa0
   3d25c:	ldr	r2, [r4, #12]
   3d260:	ldr	r1, [r4, #16]
   3d264:	str	r0, [sp]
   3d268:	mov	r0, sl
   3d26c:	bl	1a2f4 <fputs@plt+0x8f40>
   3d270:	ldrb	r0, [fp, #-120]	; 0xffffff88
   3d274:	tst	r0, #2
   3d278:	ldrbne	r0, [fp, #-118]	; 0xffffff8a
   3d27c:	cmpne	r0, #1
   3d280:	beq	3d290 <fputs@plt+0x2bedc>
   3d284:	sub	r0, fp, #128	; 0x80
   3d288:	mov	r1, #1
   3d28c:	bl	33e5c <fputs@plt+0x22aa8>
   3d290:	ldr	r2, [fp, #-116]	; 0xffffff8c
   3d294:	ldr	r3, [fp, #-112]	; 0xffffff90
   3d298:	movw	r1, #3560	; 0xde8
   3d29c:	sub	r0, fp, #160	; 0xa0
   3d2a0:	movt	r1, #9
   3d2a4:	bl	3e65c <fputs@plt+0x2d2a8>
   3d2a8:	ldrh	r0, [fp, #-120]	; 0xffffff88
   3d2ac:	movw	r1, #9312	; 0x2460
   3d2b0:	tst	r0, r1
   3d2b4:	ldreq	r0, [fp, #-104]	; 0xffffff98
   3d2b8:	cmpeq	r0, #0
   3d2bc:	beq	3d534 <fputs@plt+0x2c180>
   3d2c0:	sub	r0, fp, #128	; 0x80
   3d2c4:	bl	338e8 <fputs@plt+0x22534>
   3d2c8:	b	3d534 <fputs@plt+0x2c180>
   3d2cc:	movw	r1, #7337	; 0x1ca9
   3d2d0:	sub	r0, fp, #160	; 0xa0
   3d2d4:	mov	r2, #2
   3d2d8:	movt	r1, #9
   3d2dc:	bl	2363c <fputs@plt+0x12288>
   3d2e0:	ldr	r5, [r4, #12]
   3d2e4:	cmp	r5, #1
   3d2e8:	blt	3d318 <fputs@plt+0x2bf64>
   3d2ec:	add	r4, r4, #16
   3d2f0:	mov	r6, #0
   3d2f4:	ldr	r0, [r4]
   3d2f8:	movw	r1, #3580	; 0xdfc
   3d2fc:	movt	r1, #9
   3d300:	ldrb	r2, [r0, r6]
   3d304:	sub	r0, fp, #160	; 0xa0
   3d308:	bl	3e65c <fputs@plt+0x2d2a8>
   3d30c:	add	r6, r6, #1
   3d310:	cmp	r5, r6
   3d314:	bne	3d2f4 <fputs@plt+0x2bf40>
   3d318:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3d31c:	ldr	r2, [fp, #-144]	; 0xffffff70
   3d320:	add	r1, r0, #1
   3d324:	cmp	r1, r2
   3d328:	bcs	3d340 <fputs@plt+0x2bf8c>
   3d32c:	str	r1, [fp, #-148]	; 0xffffff6c
   3d330:	mov	r2, #39	; 0x27
   3d334:	ldr	r1, [fp, #-152]	; 0xffffff68
   3d338:	strb	r2, [r1, r0]
   3d33c:	b	3d534 <fputs@plt+0x2c180>
   3d340:	movw	r1, #2762	; 0xaca
   3d344:	sub	r0, fp, #160	; 0xa0
   3d348:	mov	r2, #1
   3d34c:	movt	r1, #9
   3d350:	b	3d4ec <fputs@plt+0x2c138>
   3d354:	mov	r5, #0
   3d358:	mov	r6, r7
   3d35c:	sub	sl, fp, #128	; 0x80
   3d360:	mov	r0, r6
   3d364:	mov	r1, sl
   3d368:	bl	49a50 <fputs@plt+0x3869c>
   3d36c:	mov	r4, r0
   3d370:	ldr	r0, [fp, #-128]	; 0xffffff80
   3d374:	cmp	r0, #135	; 0x87
   3d378:	beq	3d390 <fputs@plt+0x2bfdc>
   3d37c:	ldrb	r0, [r6, r4]!
   3d380:	add	r5, r4, r5
   3d384:	cmp	r0, #0
   3d388:	bne	3d35c <fputs@plt+0x2bfa8>
   3d38c:	mov	r4, #0
   3d390:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3d394:	ldr	r2, [fp, #-144]	; 0xffffff70
   3d398:	add	r1, r0, r5
   3d39c:	cmp	r1, r2
   3d3a0:	bcs	3d3c0 <fputs@plt+0x2c00c>
   3d3a4:	str	r1, [fp, #-148]	; 0xffffff6c
   3d3a8:	mov	r2, r5
   3d3ac:	ldr	r1, [fp, #-152]	; 0xffffff68
   3d3b0:	add	r0, r1, r0
   3d3b4:	mov	r1, r7
   3d3b8:	bl	1121c <memcpy@plt>
   3d3bc:	b	3d3d0 <fputs@plt+0x2c01c>
   3d3c0:	sub	r0, fp, #160	; 0xa0
   3d3c4:	mov	r1, r7
   3d3c8:	mov	r2, r5
   3d3cc:	bl	2363c <fputs@plt+0x12288>
   3d3d0:	cmp	r4, #0
   3d3d4:	beq	366fc <fputs@plt+0x25348>
   3d3d8:	add	r5, r7, r5
   3d3dc:	ldrb	r0, [r5]
   3d3e0:	cmp	r0, #63	; 0x3f
   3d3e4:	bne	3d408 <fputs@plt+0x2c054>
   3d3e8:	cmp	r4, #2
   3d3ec:	blt	3d428 <fputs@plt+0x2c074>
   3d3f0:	add	r0, r5, #1
   3d3f4:	sub	r1, fp, #56	; 0x38
   3d3f8:	bl	475e4 <fputs@plt+0x36230>
   3d3fc:	ldr	r9, [fp, #-56]	; 0xffffffc8
   3d400:	ldr	r6, [sp, #120]	; 0x78
   3d404:	b	3d430 <fputs@plt+0x2c07c>
   3d408:	ldr	r6, [sp, #120]	; 0x78
   3d40c:	mov	r1, r5
   3d410:	mov	r2, r4
   3d414:	mov	r0, r6
   3d418:	bl	1c6e0 <fputs@plt+0xb32c>
   3d41c:	mov	r9, r0
   3d420:	str	r0, [fp, #-56]	; 0xffffffc8
   3d424:	b	3d430 <fputs@plt+0x2c07c>
   3d428:	ldr	r6, [sp, #120]	; 0x78
   3d42c:	str	r9, [fp, #-56]	; 0xffffffc8
   3d430:	ldr	r0, [r6, #60]	; 0x3c
   3d434:	sub	r1, r9, #1
   3d438:	add	r7, r5, r4
   3d43c:	add	r1, r1, r1, lsl #2
   3d440:	add	r4, r0, r1, lsl #3
   3d444:	ldrh	r0, [r4, #8]
   3d448:	tst	r0, #1
   3d44c:	bne	3d49c <fputs@plt+0x2c0e8>
   3d450:	tst	r0, #4
   3d454:	bne	3d4c8 <fputs@plt+0x2c114>
   3d458:	tst	r0, #8
   3d45c:	bne	3d4f4 <fputs@plt+0x2c140>
   3d460:	tst	r0, #2
   3d464:	bne	3d50c <fputs@plt+0x2c158>
   3d468:	tst	r0, #16384	; 0x4000
   3d46c:	bne	3d220 <fputs@plt+0x2be6c>
   3d470:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3d474:	ldr	r2, [fp, #-144]	; 0xffffff70
   3d478:	add	r1, r0, #2
   3d47c:	cmp	r1, r2
   3d480:	bcs	3d2cc <fputs@plt+0x2bf18>
   3d484:	str	r1, [fp, #-148]	; 0xffffff6c
   3d488:	ldr	r1, [fp, #-152]	; 0xffffff68
   3d48c:	add	r0, r1, r0
   3d490:	movw	r1, #10104	; 0x2778
   3d494:	strh	r1, [r0]
   3d498:	b	3d2e0 <fputs@plt+0x2bf2c>
   3d49c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3d4a0:	ldr	r2, [fp, #-144]	; 0xffffff70
   3d4a4:	add	r1, r0, #4
   3d4a8:	cmp	r1, r2
   3d4ac:	bcs	3d4dc <fputs@plt+0x2c128>
   3d4b0:	str	r1, [fp, #-148]	; 0xffffff6c
   3d4b4:	movw	r2, #21838	; 0x554e
   3d4b8:	ldr	r1, [fp, #-152]	; 0xffffff68
   3d4bc:	movt	r2, #19532	; 0x4c4c
   3d4c0:	str	r2, [r1, r0]
   3d4c4:	b	3d534 <fputs@plt+0x2c180>
   3d4c8:	ldrd	r2, [r4]
   3d4cc:	movw	r1, #3682	; 0xe62
   3d4d0:	sub	r0, fp, #160	; 0xa0
   3d4d4:	movt	r1, #9
   3d4d8:	b	3d530 <fputs@plt+0x2c17c>
   3d4dc:	movw	r1, #11005	; 0x2afd
   3d4e0:	sub	r0, fp, #160	; 0xa0
   3d4e4:	mov	r2, #4
   3d4e8:	movt	r1, #9
   3d4ec:	bl	2363c <fputs@plt+0x12288>
   3d4f0:	b	3d534 <fputs@plt+0x2c180>
   3d4f4:	vldr	d16, [r4]
   3d4f8:	movw	r1, #64839	; 0xfd47
   3d4fc:	sub	r0, fp, #160	; 0xa0
   3d500:	movt	r1, #8
   3d504:	vmov	r2, r3, d16
   3d508:	b	3d530 <fputs@plt+0x2c17c>
   3d50c:	ldr	r2, [sp, #104]	; 0x68
   3d510:	ldrb	r3, [r2, #66]	; 0x42
   3d514:	cmp	r3, #1
   3d518:	bne	3d238 <fputs@plt+0x2be84>
   3d51c:	ldr	r2, [r4, #12]
   3d520:	ldr	r3, [r4, #16]
   3d524:	movw	r1, #3560	; 0xde8
   3d528:	sub	r0, fp, #160	; 0xa0
   3d52c:	movt	r1, #9
   3d530:	bl	3e65c <fputs@plt+0x2d2a8>
   3d534:	ldrb	r0, [r7]
   3d538:	add	r9, r9, #1
   3d53c:	cmp	r0, #0
   3d540:	bne	3d354 <fputs@plt+0x2bfa0>
   3d544:	b	366fc <fputs@plt+0x25348>
   3d548:	sub	r0, fp, #160	; 0xa0
   3d54c:	mov	r1, r7
   3d550:	bl	2363c <fputs@plt+0x12288>
   3d554:	b	366fc <fputs@plt+0x25348>
   3d558:	mov	lr, #0
   3d55c:	ldr	r0, [sp, #72]	; 0x48
   3d560:	vld1.64	{d16-d17}, [r0]
   3d564:	ldr	r0, [sp, #32]
   3d568:	vst1.64	{d16-d17}, [r0]
   3d56c:	b	3703c <fputs@plt+0x25c88>
   3d570:	ldr	r0, [sp, #112]	; 0x70
   3d574:	mov	r2, r8
   3d578:	mov	r3, #0
   3d57c:	ldr	r1, [r0, #76]	; 0x4c
   3d580:	ldr	r0, [sp, #24]
   3d584:	bl	23064 <fputs@plt+0x11cb0>
   3d588:	mov	r2, #7
   3d58c:	cmp	r0, #0
   3d590:	bne	3d898 <fputs@plt+0x2c4e4>
   3d594:	b	37328 <fputs@plt+0x25f74>
   3d598:	mov	r1, r0
   3d59c:	ldr	r9, [sp, #120]	; 0x78
   3d5a0:	mov	r5, r7
   3d5a4:	mov	lr, #0
   3d5a8:	ldr	r8, [sp, #112]	; 0x70
   3d5ac:	ldr	r0, [r8, #316]	; 0x13c
   3d5b0:	ldr	r2, [r8, #340]	; 0x154
   3d5b4:	add	r3, r0, #1
   3d5b8:	str	r3, [r8, #316]	; 0x13c
   3d5bc:	str	r1, [r2, r0, lsl #2]
   3d5c0:	ldr	r0, [r1, #12]
   3d5c4:	add	r0, r0, #1
   3d5c8:	str	r0, [r1, #12]
   3d5cc:	b	3aa0c <fputs@plt+0x29658>
   3d5d0:	mov	r1, #0
   3d5d4:	ldr	r0, [sp, #24]
   3d5d8:	uxtb	r1, r1
   3d5dc:	ldr	r2, [r0]
   3d5e0:	ldr	r0, [r0, #4]
   3d5e4:	str	r2, [r0, #4]
   3d5e8:	ldrb	r2, [r0, #22]
   3d5ec:	tst	r2, #2
   3d5f0:	beq	3d60c <fputs@plt+0x2c258>
   3d5f4:	ldrb	r2, [r0, #17]
   3d5f8:	cmp	r1, #0
   3d5fc:	mov	r3, r1
   3d600:	movwne	r3, #1
   3d604:	cmp	r3, r2
   3d608:	bne	3d628 <fputs@plt+0x2c274>
   3d60c:	cmp	r1, #0
   3d610:	sub	r2, r1, #2
   3d614:	movwne	r1, #1
   3d618:	strb	r1, [r0, #17]
   3d61c:	clz	r1, r2
   3d620:	lsr	r1, r1, #5
   3d624:	strb	r1, [r0, #18]
   3d628:	ldr	r0, [sp, #112]	; 0x70
   3d62c:	ldr	r1, [sp, #88]	; 0x58
   3d630:	movw	r2, #2394	; 0x95a
   3d634:	movt	r2, #9
   3d638:	bl	4946c <fputs@plt+0x380b8>
   3d63c:	ldr	r9, [sp, #40]	; 0x28
   3d640:	ldr	r4, [sp, #36]	; 0x24
   3d644:	ldr	r5, [sp, #104]	; 0x68
   3d648:	ldr	r6, [sp, #28]
   3d64c:	mov	r2, r0
   3d650:	cmp	r0, #0
   3d654:	bne	3d898 <fputs@plt+0x2c4e4>
   3d658:	ldr	r0, [sp, #112]	; 0x70
   3d65c:	ldr	r1, [sp, #88]	; 0x58
   3d660:	movw	r2, #2542	; 0x9ee
   3d664:	movt	r2, #9
   3d668:	bl	4946c <fputs@plt+0x380b8>
   3d66c:	mov	r2, r0
   3d670:	cmp	r0, #0
   3d674:	bne	3d898 <fputs@plt+0x2c4e4>
   3d678:	ldr	r0, [sp, #112]	; 0x70
   3d67c:	ldr	r1, [sp, #88]	; 0x58
   3d680:	movw	r2, #2646	; 0xa56
   3d684:	movt	r2, #9
   3d688:	bl	4946c <fputs@plt+0x380b8>
   3d68c:	mov	r2, r0
   3d690:	cmp	r0, #0
   3d694:	bne	3d898 <fputs@plt+0x2c4e4>
   3d698:	ldr	r7, [sp, #112]	; 0x70
   3d69c:	ldr	r1, [sp, #88]	; 0x58
   3d6a0:	movw	r2, #2764	; 0xacc
   3d6a4:	movt	r2, #9
   3d6a8:	ldr	r0, [r7, #24]
   3d6ac:	orr	r0, r0, #134217728	; 0x8000000
   3d6b0:	str	r0, [r7, #24]
   3d6b4:	mov	r0, r7
   3d6b8:	bl	4946c <fputs@plt+0x380b8>
   3d6bc:	mov	r2, r0
   3d6c0:	ldr	r0, [r7, #24]
   3d6c4:	cmp	r2, #0
   3d6c8:	bic	r0, r0, #134217728	; 0x8000000
   3d6cc:	str	r0, [r7, #24]
   3d6d0:	bne	3d898 <fputs@plt+0x2c4e4>
   3d6d4:	ldr	r0, [sp, #112]	; 0x70
   3d6d8:	ldr	r1, [sp, #88]	; 0x58
   3d6dc:	movw	r2, #2960	; 0xb90
   3d6e0:	movt	r2, #9
   3d6e4:	bl	4946c <fputs@plt+0x380b8>
   3d6e8:	mov	r2, r0
   3d6ec:	cmp	r0, #0
   3d6f0:	bne	3d898 <fputs@plt+0x2c4e4>
   3d6f4:	ldr	r0, [sp, #112]	; 0x70
   3d6f8:	ldr	r1, [sp, #88]	; 0x58
   3d6fc:	movw	r2, #3073	; 0xc01
   3d700:	movt	r2, #9
   3d704:	bl	4946c <fputs@plt+0x380b8>
   3d708:	mov	r2, r0
   3d70c:	cmp	r0, #0
   3d710:	bne	3d898 <fputs@plt+0x2c4e4>
   3d714:	ldr	r0, [sp, #112]	; 0x70
   3d718:	ldr	r1, [sp, #88]	; 0x58
   3d71c:	movw	r2, #3228	; 0xc9c
   3d720:	movt	r2, #9
   3d724:	bl	49388 <fputs@plt+0x37fd4>
   3d728:	mov	r2, r0
   3d72c:	cmp	r0, #0
   3d730:	bne	3d898 <fputs@plt+0x2c4e4>
   3d734:	mov	r7, #0
   3d738:	movw	r4, #51468	; 0xc90c
   3d73c:	ldr	r0, [sp, #104]	; 0x68
   3d740:	sub	r2, fp, #160	; 0xa0
   3d744:	movt	r4, #8
   3d748:	ldrb	r5, [r4, r7]!
   3d74c:	mov	r1, r5
   3d750:	bl	18220 <fputs@plt+0x6e6c>
   3d754:	ldrb	r0, [r4, #1]
   3d758:	ldr	r1, [fp, #-160]	; 0xffffff60
   3d75c:	add	r2, r1, r0
   3d760:	ldr	r0, [sp, #24]
   3d764:	mov	r1, r5
   3d768:	bl	189a0 <fputs@plt+0x75ec>
   3d76c:	cmp	r0, #0
   3d770:	bne	3d880 <fputs@plt+0x2c4cc>
   3d774:	add	r7, r7, #2
   3d778:	cmp	r7, #9
   3d77c:	bls	3d738 <fputs@plt+0x2c384>
   3d780:	ldr	r1, [sp, #104]	; 0x68
   3d784:	ldm	r1, {r0, r2}
   3d788:	str	r0, [r2, #4]
   3d78c:	ldr	r0, [sp, #24]
   3d790:	ldm	r0, {r1, r3}
   3d794:	str	r1, [r3, #4]
   3d798:	ldr	r0, [r2]
   3d79c:	ldr	r0, [r0, #64]	; 0x40
   3d7a0:	ldr	r2, [r0]
   3d7a4:	cmp	r2, #0
   3d7a8:	beq	3d7f4 <fputs@plt+0x2c440>
   3d7ac:	ldr	r1, [r3, #32]
   3d7b0:	ldr	r3, [r3, #44]	; 0x2c
   3d7b4:	umull	r7, r4, r3, r1
   3d7b8:	asr	r1, r1, #31
   3d7bc:	mla	r1, r3, r1, r4
   3d7c0:	str	r7, [fp, #-128]	; 0xffffff80
   3d7c4:	str	r1, [fp, #-124]	; 0xffffff84
   3d7c8:	mov	r1, #11
   3d7cc:	ldr	r3, [r2, #40]	; 0x28
   3d7d0:	sub	r2, fp, #128	; 0x80
   3d7d4:	blx	r3
   3d7d8:	subs	r1, r0, #12
   3d7dc:	movne	r1, r0
   3d7e0:	mov	r4, r1
   3d7e4:	cmp	r1, #0
   3d7e8:	bne	3d884 <fputs@plt+0x2c4d0>
   3d7ec:	ldr	r0, [sp, #24]
   3d7f0:	ldr	r1, [r0]
   3d7f4:	add	r4, sp, #168	; 0xa8
   3d7f8:	vmov.i32	q8, #0	; 0x00000000
   3d7fc:	add	r0, r4, #16
   3d800:	mov	r2, r4
   3d804:	vst1.64	{d16-d17}, [r0]
   3d808:	add	r0, r4, #32
   3d80c:	vst1.64	{d16-d17}, [r0]
   3d810:	mov	r0, #24
   3d814:	vst1.64	{d16-d17}, [r2], r0
   3d818:	ldr	r0, [sp, #24]
   3d81c:	str	r0, [r2]
   3d820:	ldr	r0, [sp, #104]	; 0x68
   3d824:	str	r0, [sp, #172]	; 0xac
   3d828:	mov	r0, #1
   3d82c:	str	r1, [sp, #188]	; 0xbc
   3d830:	mvn	r1, #-2147483648	; 0x80000000
   3d834:	str	r0, [sp, #184]	; 0xb8
   3d838:	mov	r0, r4
   3d83c:	bl	17434 <fputs@plt+0x6080>
   3d840:	mov	r0, r4
   3d844:	bl	19498 <fputs@plt+0x80e4>
   3d848:	cmp	r0, #0
   3d84c:	beq	3d914 <fputs@plt+0x2c560>
   3d850:	mov	r4, r0
   3d854:	ldr	r0, [sp, #172]	; 0xac
   3d858:	ldr	r0, [r0, #4]
   3d85c:	ldr	r0, [r0]
   3d860:	ldrb	r1, [r0, #16]
   3d864:	cmp	r1, #0
   3d868:	bne	3d884 <fputs@plt+0x2c4d0>
   3d86c:	ldrb	r1, [r0, #13]
   3d870:	cmp	r1, #0
   3d874:	bne	3d884 <fputs@plt+0x2c4d0>
   3d878:	bl	2b098 <fputs@plt+0x19ce4>
   3d87c:	b	3d884 <fputs@plt+0x2c4d0>
   3d880:	mov	r4, r0
   3d884:	mov	r2, r4
   3d888:	ldr	r9, [sp, #40]	; 0x28
   3d88c:	ldr	r4, [sp, #36]	; 0x24
   3d890:	ldr	r5, [sp, #104]	; 0x68
   3d894:	ldr	r6, [sp, #28]
   3d898:	ldr	r8, [sp, #112]	; 0x70
   3d89c:	ldr	r0, [sp, #124]	; 0x7c
   3d8a0:	mov	r7, r2
   3d8a4:	mvn	r1, #0
   3d8a8:	mvn	r2, #0
   3d8ac:	mov	r3, #1
   3d8b0:	str	r4, [r8, #24]
   3d8b4:	str	r6, [r8, #84]	; 0x54
   3d8b8:	str	r0, [r8, #88]	; 0x58
   3d8bc:	mov	r0, r5
   3d8c0:	str	r9, [r8, #180]	; 0xb4
   3d8c4:	mov	r4, #1
   3d8c8:	bl	23064 <fputs@plt+0x11cb0>
   3d8cc:	cmp	sl, #0
   3d8d0:	strb	r4, [r8, #67]	; 0x43
   3d8d4:	beq	3d8ec <fputs@plt+0x2c538>
   3d8d8:	ldr	r0, [sl, #4]
   3d8dc:	bl	33180 <fputs@plt+0x21dcc>
   3d8e0:	mov	r0, #0
   3d8e4:	str	r0, [sl, #12]
   3d8e8:	str	r0, [sl, #4]
   3d8ec:	mov	r0, r8
   3d8f0:	bl	189fc <fputs@plt+0x7648>
   3d8f4:	ldr	r9, [sp, #120]	; 0x78
   3d8f8:	ldr	r4, [sp, #160]	; 0xa0
   3d8fc:	ldr	r5, [sp, #148]	; 0x94
   3d900:	mov	r0, #0
   3d904:	cmp	r7, #0
   3d908:	str	r0, [sp, #124]	; 0x7c
   3d90c:	beq	3cf9c <fputs@plt+0x2bbe8>
   3d910:	b	3e0a8 <fputs@plt+0x2ccf4>
   3d914:	ldr	r0, [sp, #104]	; 0x68
   3d918:	movw	r2, #65533	; 0xfffd
   3d91c:	ldr	r0, [r0, #4]
   3d920:	ldrh	r1, [r0, #22]
   3d924:	and	r1, r1, r2
   3d928:	strh	r1, [r0, #22]
   3d92c:	ldr	r0, [sp, #24]
   3d930:	bl	49430 <fputs@plt+0x3807c>
   3d934:	mov	r4, r0
   3d938:	cmp	r0, #0
   3d93c:	bne	3d884 <fputs@plt+0x2c4d0>
   3d940:	ldr	r0, [sp, #24]
   3d944:	ldr	r1, [r0]
   3d948:	ldr	r0, [r0, #4]
   3d94c:	str	r1, [r0, #4]
   3d950:	ldrb	r1, [r0, #17]
   3d954:	cmp	r1, #0
   3d958:	beq	3d970 <fputs@plt+0x2c5bc>
   3d95c:	ldrb	r2, [r0, #18]
   3d960:	mov	r7, #2
   3d964:	cmp	r2, #0
   3d968:	movweq	r7, #1
   3d96c:	b	3d974 <fputs@plt+0x2c5c0>
   3d970:	mov	r7, #0
   3d974:	ldr	r1, [sp, #104]	; 0x68
   3d978:	ldr	r3, [r1]
   3d97c:	ldr	r2, [r1, #4]
   3d980:	str	r3, [r2, #4]
   3d984:	ldrb	r3, [r2, #22]
   3d988:	tst	r3, #2
   3d98c:	beq	3d9a8 <fputs@plt+0x2c5f4>
   3d990:	ldrb	r3, [r2, #17]
   3d994:	cmp	r7, #0
   3d998:	mov	r1, r7
   3d99c:	movwne	r1, #1
   3d9a0:	cmp	r1, r3
   3d9a4:	bne	3d9c4 <fputs@plt+0x2c610>
   3d9a8:	sub	r1, r7, #2
   3d9ac:	cmp	r7, #0
   3d9b0:	clz	r1, r1
   3d9b4:	movwne	r7, #1
   3d9b8:	lsr	r1, r1, #5
   3d9bc:	strb	r7, [r2, #17]
   3d9c0:	strb	r1, [r2, #18]
   3d9c4:	ldr	r5, [sp, #104]	; 0x68
   3d9c8:	ldr	r1, [r0, #32]
   3d9cc:	mov	r2, r8
   3d9d0:	mov	r3, #1
   3d9d4:	mov	r0, r5
   3d9d8:	bl	23064 <fputs@plt+0x11cb0>
   3d9dc:	ldr	r9, [sp, #40]	; 0x28
   3d9e0:	ldr	r4, [sp, #36]	; 0x24
   3d9e4:	mov	r2, r0
   3d9e8:	b	3d894 <fputs@plt+0x2c4e0>
   3d9ec:	str	r4, [sp, #160]	; 0xa0
   3d9f0:	ldr	r4, [r5, #4]
   3d9f4:	ldrb	r1, [r8, #67]	; 0x43
   3d9f8:	ldr	r0, [r5, #8]
   3d9fc:	cmp	r4, r1
   3da00:	bne	3daac <fputs@plt+0x2c6f8>
   3da04:	movw	r1, #1041	; 0x411
   3da08:	movw	r2, #998	; 0x3e6
   3da0c:	cmp	r0, #0
   3da10:	movt	r1, #9
   3da14:	movt	r2, #9
   3da18:	moveq	r2, r1
   3da1c:	movw	r1, #950	; 0x3b6
   3da20:	cmp	r4, #0
   3da24:	movt	r1, #9
   3da28:	movne	r1, r2
   3da2c:	mov	r0, r9
   3da30:	bl	33668 <fputs@plt+0x222b4>
   3da34:	mov	lr, #1
   3da38:	b	3e308 <fputs@plt+0x2cf54>
   3da3c:	ldr	r0, [sp, #92]	; 0x5c
   3da40:	str	r4, [sp, #160]	; 0xa0
   3da44:	cmp	r4, r0
   3da48:	bcc	3da6c <fputs@plt+0x2c6b8>
   3da4c:	ldr	r1, [r8, #304]	; 0x130
   3da50:	cmp	r1, #0
   3da54:	beq	3da6c <fputs@plt+0x2c6b8>
   3da58:	ldr	r0, [r8, #308]	; 0x134
   3da5c:	blx	r1
   3da60:	mov	lr, #9
   3da64:	cmp	r0, #0
   3da68:	bne	3e308 <fputs@plt+0x2cf54>
   3da6c:	ldr	r0, [sp, #80]	; 0x50
   3da70:	ldr	sl, [sp, #140]	; 0x8c
   3da74:	ldrd	r0, [r0]
   3da78:	subs	r0, r0, #1
   3da7c:	sbcs	r0, r1, #0
   3da80:	blt	3db10 <fputs@plt+0x2c75c>
   3da84:	mov	r0, #2
   3da88:	movw	r1, #64751	; 0xfcef
   3da8c:	strb	r0, [r9, #86]	; 0x56
   3da90:	movw	r0, #787	; 0x313
   3da94:	movt	r1, #8
   3da98:	str	r0, [r9, #80]	; 0x50
   3da9c:	mov	r0, r9
   3daa0:	bl	33668 <fputs@plt+0x222b4>
   3daa4:	mov	lr, #1
   3daa8:	b	34eb4 <fputs@plt+0x23b00>
   3daac:	ldr	sl, [sp, #140]	; 0x8c
   3dab0:	cmp	r0, #0
   3dab4:	beq	3dbec <fputs@plt+0x2c838>
   3dab8:	mov	r0, r8
   3dabc:	mov	r1, #516	; 0x204
   3dac0:	bl	32c50 <fputs@plt+0x2189c>
   3dac4:	mov	r0, #1
   3dac8:	strb	r0, [r8, #67]	; 0x43
   3dacc:	mov	r0, r9
   3dad0:	bl	31fd4 <fputs@plt+0x20c20>
   3dad4:	cmp	r0, #5
   3dad8:	bne	3dc18 <fputs@plt+0x2c864>
   3dadc:	ldr	r0, [sp, #156]	; 0x9c
   3dae0:	movw	r1, #52429	; 0xcccd
   3dae4:	mov	lr, #5
   3dae8:	movt	r1, #52428	; 0xcccc
   3daec:	sub	r0, r5, r0
   3daf0:	asr	r0, r0, #2
   3daf4:	mul	r0, r0, r1
   3daf8:	str	r0, [r9, #76]	; 0x4c
   3dafc:	rsb	r0, r4, #1
   3db00:	ldr	r4, [sp, #160]	; 0xa0
   3db04:	strb	r0, [r8, #67]	; 0x43
   3db08:	str	lr, [r9, #80]	; 0x50
   3db0c:	b	35114 <fputs@plt+0x23d60>
   3db10:	ldr	sl, [sp, #156]	; 0x9c
   3db14:	mov	r0, r9
   3db18:	mov	r1, #1
   3db1c:	bl	32e10 <fputs@plt+0x21a5c>
   3db20:	ldr	r0, [r9, #72]	; 0x48
   3db24:	ldr	r1, [sp, #152]	; 0x98
   3db28:	mov	r8, r9
   3db2c:	add	r0, r0, #2
   3db30:	orr	r0, r0, #1
   3db34:	str	r0, [r9, #72]	; 0x48
   3db38:	ldr	r0, [r5, #4]
   3db3c:	add	r0, r0, r0, lsl #2
   3db40:	add	r4, r1, r0, lsl #3
   3db44:	str	r4, [r9, #20]
   3db48:	mov	r9, r5
   3db4c:	ldr	r0, [r5, #8]
   3db50:	cmp	r0, #1
   3db54:	blt	3dba4 <fputs@plt+0x2c7f0>
   3db58:	mov	r5, #0
   3db5c:	movw	r6, #514	; 0x202
   3db60:	ldrh	r0, [r4, #8]
   3db64:	tst	r0, #4096	; 0x1000
   3db68:	beq	3db80 <fputs@plt+0x2c7cc>
   3db6c:	mov	r0, r4
   3db70:	bl	1a04c <fputs@plt+0x8c98>
   3db74:	cmp	r0, #0
   3db78:	bne	3dbd0 <fputs@plt+0x2c81c>
   3db7c:	ldrh	r0, [r4, #8]
   3db80:	and	r0, r0, r6
   3db84:	cmp	r0, #2
   3db88:	moveq	r0, r4
   3db8c:	bleq	34448 <fputs@plt+0x23094>
   3db90:	ldr	r0, [r9, #8]
   3db94:	add	r5, r5, #1
   3db98:	add	r4, r4, #40	; 0x28
   3db9c:	cmp	r5, r0
   3dba0:	blt	3db60 <fputs@plt+0x2c7ac>
   3dba4:	ldr	r0, [sp, #128]	; 0x80
   3dba8:	ldrb	r0, [r0]
   3dbac:	cmp	r0, #0
   3dbb0:	beq	3dd10 <fputs@plt+0x2c95c>
   3dbb4:	mov	r5, r9
   3dbb8:	mov	r9, r8
   3dbbc:	ldr	sl, [sp, #140]	; 0x8c
   3dbc0:	ldr	r8, [sp, #112]	; 0x70
   3dbc4:	b	34ea0 <fputs@plt+0x23aec>
   3dbc8:	mov	lr, #6
   3dbcc:	b	3e308 <fputs@plt+0x2cf54>
   3dbd0:	mov	r5, r9
   3dbd4:	mov	r9, r8
   3dbd8:	ldr	r0, [sp, #128]	; 0x80
   3dbdc:	ldr	r4, [sp, #160]	; 0xa0
   3dbe0:	ldr	sl, [sp, #140]	; 0x8c
   3dbe4:	ldr	r8, [sp, #112]	; 0x70
   3dbe8:	b	34e60 <fputs@plt+0x23aac>
   3dbec:	cmp	r4, #0
   3dbf0:	beq	3dc5c <fputs@plt+0x2c8a8>
   3dbf4:	ldr	r0, [r8, #160]	; 0xa0
   3dbf8:	cmp	r0, #1
   3dbfc:	blt	3dc5c <fputs@plt+0x2c8a8>
   3dc00:	movw	r1, #895	; 0x37f
   3dc04:	mov	r0, r9
   3dc08:	movt	r1, #9
   3dc0c:	bl	33668 <fputs@plt+0x222b4>
   3dc10:	mov	lr, #5
   3dc14:	b	34eb4 <fputs@plt+0x23b00>
   3dc18:	mov	r0, r8
   3dc1c:	bl	32dcc <fputs@plt+0x21a18>
   3dc20:	ldr	r0, [r9, #80]	; 0x50
   3dc24:	ldr	r4, [sp, #160]	; 0xa0
   3dc28:	mov	lr, #1
   3dc2c:	cmp	r0, #0
   3dc30:	movweq	lr, #101	; 0x65
   3dc34:	b	35114 <fputs@plt+0x23d60>
   3dc38:	movw	r1, #819	; 0x333
   3dc3c:	mov	r0, r9
   3dc40:	mov	r2, r7
   3dc44:	movt	r1, #9
   3dc48:	bl	33668 <fputs@plt+0x222b4>
   3dc4c:	mov	lr, #1
   3dc50:	ldr	r0, [sp, #128]	; 0x80
   3dc54:	ldr	r5, [sp, #148]	; 0x94
   3dc58:	b	3e560 <fputs@plt+0x2d1ac>
   3dc5c:	ldr	r0, [r9]
   3dc60:	add	r3, r0, #440	; 0x1b8
   3dc64:	ldm	r3, {r1, r2, r3}
   3dc68:	ldr	r0, [r0, #452]	; 0x1c4
   3dc6c:	adds	r1, r3, r1
   3dc70:	adc	r0, r0, r2
   3dc74:	subs	r1, r1, #1
   3dc78:	sbcs	r0, r0, #0
   3dc7c:	blt	3dd90 <fputs@plt+0x2c9dc>
   3dc80:	mov	r0, #2
   3dc84:	movw	r1, #64751	; 0xfcef
   3dc88:	strb	r0, [r9, #86]	; 0x56
   3dc8c:	movw	r0, #787	; 0x313
   3dc90:	movt	r1, #8
   3dc94:	str	r0, [r9, #80]	; 0x50
   3dc98:	mov	r0, r9
   3dc9c:	bl	33668 <fputs@plt+0x222b4>
   3dca0:	ldr	r4, [sp, #160]	; 0xa0
   3dca4:	b	35110 <fputs@plt+0x23d5c>
   3dca8:	mov	r0, r6
   3dcac:	mov	r4, r1
   3dcb0:	bl	334e4 <fputs@plt+0x22130>
   3dcb4:	ldr	r0, [sp, #36]	; 0x24
   3dcb8:	bl	334e4 <fputs@plt+0x22130>
   3dcbc:	mov	lr, r4
   3dcc0:	b	3e308 <fputs@plt+0x2cf54>
   3dcc4:	str	r7, [sp, #156]	; 0x9c
   3dcc8:	ldr	r9, [sp, #120]	; 0x78
   3dccc:	ldr	sl, [sp, #140]	; 0x8c
   3dcd0:	ldr	r4, [sp, #160]	; 0xa0
   3dcd4:	ldr	r8, [sp, #112]	; 0x70
   3dcd8:	ldr	r0, [sp, #128]	; 0x80
   3dcdc:	ldr	r5, [sp, #148]	; 0x94
   3dce0:	b	34e60 <fputs@plt+0x23aac>
   3dce4:	str	r4, [sp, #160]	; 0xa0
   3dce8:	ldr	r4, [sp, #128]	; 0x80
   3dcec:	b	34efc <fputs@plt+0x23b48>
   3dcf0:	mov	lr, r0
   3dcf4:	b	3e308 <fputs@plt+0x2cf54>
   3dcf8:	ldr	sl, [sp, #140]	; 0x8c
   3dcfc:	mov	lr, #6
   3dd00:	ldr	r0, [r8, #168]	; 0xa8
   3dd04:	sub	r0, r0, #1
   3dd08:	str	r0, [r8, #168]	; 0xa8
   3dd0c:	b	34eb4 <fputs@plt+0x23b00>
   3dd10:	sub	r0, r9, sl
   3dd14:	movw	r1, #52429	; 0xcccd
   3dd18:	ldr	r4, [sp, #160]	; 0xa0
   3dd1c:	ldr	sl, [sp, #140]	; 0x8c
   3dd20:	mov	r9, r8
   3dd24:	mov	lr, #100	; 0x64
   3dd28:	asr	r0, r0, #2
   3dd2c:	movt	r1, #52428	; 0xcccc
   3dd30:	mul	r0, r0, r1
   3dd34:	add	r0, r0, #1
   3dd38:	str	r0, [r8, #76]	; 0x4c
   3dd3c:	b	35114 <fputs@plt+0x23d60>
   3dd40:	movw	r0, #63693	; 0xf8cd
   3dd44:	movw	r1, #64300	; 0xfb2c
   3dd48:	movw	r2, #64598	; 0xfc56
   3dd4c:	movt	r0, #8
   3dd50:	movt	r1, #8
   3dd54:	movt	r2, #8
   3dd58:	add	r0, r0, #20
   3dd5c:	str	r0, [sp]
   3dd60:	movw	r0, #6836	; 0x1ab4
   3dd64:	movt	r0, #1
   3dd68:	add	r3, r0, #34	; 0x22
   3dd6c:	mov	r0, #11
   3dd70:	bl	15d70 <fputs@plt+0x49bc>
   3dd74:	mov	lr, #11
   3dd78:	b	3dd80 <fputs@plt+0x2c9cc>
   3dd7c:	mov	lr, r0
   3dd80:	ldr	r0, [sp, #128]	; 0x80
   3dd84:	mov	r5, r6
   3dd88:	str	sl, [sp, #160]	; 0xa0
   3dd8c:	b	3df04 <fputs@plt+0x2cb50>
   3dd90:	mov	r0, r4
   3dd94:	b	3dac8 <fputs@plt+0x2c714>
   3dd98:	mov	lr, r0
   3dd9c:	ldr	r0, [sp, #128]	; 0x80
   3dda0:	ldr	r5, [sp, #148]	; 0x94
   3dda4:	b	3e55c <fputs@plt+0x2d1a8>
   3dda8:	mov	lr, #9
   3ddac:	b	3e308 <fputs@plt+0x2cf54>
   3ddb0:	mov	lr, r4
   3ddb4:	ldr	r0, [sp, #128]	; 0x80
   3ddb8:	ldr	r5, [sp, #148]	; 0x94
   3ddbc:	str	r9, [sp, #160]	; 0xa0
   3ddc0:	b	3df04 <fputs@plt+0x2cb50>
   3ddc4:	ldr	r9, [sp, #120]	; 0x78
   3ddc8:	ldr	sl, [sp, #140]	; 0x8c
   3ddcc:	mov	lr, r0
   3ddd0:	ldr	r0, [sp, #128]	; 0x80
   3ddd4:	ldr	r5, [sp, #148]	; 0x94
   3ddd8:	b	34f38 <fputs@plt+0x23b84>
   3dddc:	mov	lr, #516	; 0x204
   3dde0:	b	3e308 <fputs@plt+0x2cf54>
   3dde4:	ldr	r9, [sp, #120]	; 0x78
   3dde8:	ldr	sl, [sp, #140]	; 0x8c
   3ddec:	ldr	r4, [sp, #160]	; 0xa0
   3ddf0:	ldr	r8, [sp, #112]	; 0x70
   3ddf4:	ldr	r0, [sp, #128]	; 0x80
   3ddf8:	b	34e60 <fputs@plt+0x23aac>
   3ddfc:	mov	lr, r0
   3de00:	b	3e384 <fputs@plt+0x2cfd0>
   3de04:	mov	r4, r9
   3de08:	ldr	r0, [sp, #128]	; 0x80
   3de0c:	b	3df70 <fputs@plt+0x2cbbc>
   3de10:	ldr	r0, [sp, #128]	; 0x80
   3de14:	mov	r5, r3
   3de18:	mov	r4, r6
   3de1c:	b	34e5c <fputs@plt+0x23aa8>
   3de20:	mov	lr, r0
   3de24:	b	3e2c8 <fputs@plt+0x2cf14>
   3de28:	ldr	r5, [sp, #148]	; 0x94
   3de2c:	ldr	sl, [sp, #140]	; 0x8c
   3de30:	b	3e34c <fputs@plt+0x2cf98>
   3de34:	mov	lr, r0
   3de38:	ldr	r0, [sp, #128]	; 0x80
   3de3c:	b	3df04 <fputs@plt+0x2cb50>
   3de40:	str	r0, [r9, #80]	; 0x50
   3de44:	ldr	r0, [sp, #156]	; 0x9c
   3de48:	movw	r1, #52429	; 0xcccd
   3de4c:	mov	r7, r4
   3de50:	movt	r1, #52428	; 0xcccc
   3de54:	sub	r0, r5, r0
   3de58:	asr	r0, r0, #2
   3de5c:	mul	r4, r0, r1
   3de60:	ldr	r0, [r5, #8]
   3de64:	str	r4, [r9, #76]	; 0x4c
   3de68:	strb	r0, [r9, #86]	; 0x56
   3de6c:	ldrb	r0, [r5, #3]
   3de70:	cmp	r0, #0
   3de74:	beq	3e200 <fputs@plt+0x2ce4c>
   3de78:	movw	r1, #51256	; 0xc838
   3de7c:	ldr	r3, [r5, #16]
   3de80:	ldr	sl, [sp, #140]	; 0x8c
   3de84:	movt	r1, #8
   3de88:	add	r0, r1, r0, lsl #2
   3de8c:	ldr	r2, [r0, #-4]
   3de90:	cmp	r3, #0
   3de94:	beq	3e4e4 <fputs@plt+0x2d130>
   3de98:	movw	r1, #722	; 0x2d2
   3de9c:	mov	r0, r9
   3dea0:	movt	r1, #9
   3dea4:	bl	33668 <fputs@plt+0x222b4>
   3dea8:	b	3e4f4 <fputs@plt+0x2d140>
   3deac:	mov	r0, #0
   3deb0:	movw	r1, #52429	; 0xcccd
   3deb4:	ldr	sl, [sp, #140]	; 0x8c
   3deb8:	str	r0, [r9, #80]	; 0x50
   3debc:	ldr	r0, [sp, #156]	; 0x9c
   3dec0:	movt	r1, #52428	; 0xcccc
   3dec4:	sub	r0, r5, r0
   3dec8:	asr	r0, r0, #2
   3decc:	mul	r0, r0, r1
   3ded0:	ldr	r1, [r5, #8]
   3ded4:	str	r0, [r9, #76]	; 0x4c
   3ded8:	strb	r1, [r9, #86]	; 0x56
   3dedc:	b	3e518 <fputs@plt+0x2d164>
   3dee0:	mov	lr, r0
   3dee4:	ldr	r0, [sp, #128]	; 0x80
   3dee8:	mov	r5, r6
   3deec:	b	3e31c <fputs@plt+0x2cf68>
   3def0:	ldr	r0, [sp, #128]	; 0x80
   3def4:	ldr	r5, [sp, #148]	; 0x94
   3def8:	b	3df04 <fputs@plt+0x2cb50>
   3defc:	ldr	r0, [sp, #128]	; 0x80
   3df00:	mov	r5, r9
   3df04:	ldr	sl, [sp, #140]	; 0x8c
   3df08:	b	3e2d8 <fputs@plt+0x2cf24>
   3df0c:	ldr	r6, [sp, #88]	; 0x58
   3df10:	mov	r0, r8
   3df14:	ldr	r1, [r6]
   3df18:	bl	13ce4 <fputs@plt+0x2930>
   3df1c:	movw	r1, #1082	; 0x43a
   3df20:	mov	r0, r8
   3df24:	movt	r1, #9
   3df28:	bl	1b704 <fputs@plt+0xa350>
   3df2c:	str	r0, [r6]
   3df30:	ldr	r1, [r5, #4]
   3df34:	ldr	r0, [r8, #16]
   3df38:	add	r0, r0, r1, lsl #4
   3df3c:	ldr	r0, [r0, #12]
   3df40:	ldr	r0, [r0]
   3df44:	cmp	r0, r4
   3df48:	ldrne	r0, [sp, #112]	; 0x70
   3df4c:	blne	3ecfc <fputs@plt+0x2d948>
   3df50:	ldrb	r0, [r9, #87]	; 0x57
   3df54:	mov	lr, #17
   3df58:	orr	r0, r0, #1
   3df5c:	strb	r0, [r9, #87]	; 0x57
   3df60:	b	3e558 <fputs@plt+0x2d1a4>
   3df64:	ldr	r0, [sp, #128]	; 0x80
   3df68:	ldr	r5, [sp, #148]	; 0x94
   3df6c:	mov	r4, r9
   3df70:	ldr	sl, [sp, #140]	; 0x8c
   3df74:	b	3e108 <fputs@plt+0x2cd54>
   3df78:	mov	r2, r0
   3df7c:	mov	r0, r4
   3df80:	mov	r1, #1
   3df84:	mov	r4, r2
   3df88:	bl	19f04 <fputs@plt+0x8b50>
   3df8c:	movw	r1, #64280	; 0xfb18
   3df90:	mov	r2, r0
   3df94:	mov	r0, r9
   3df98:	movt	r1, #8
   3df9c:	bl	33668 <fputs@plt+0x222b4>
   3dfa0:	b	3dcbc <fputs@plt+0x2c908>
   3dfa4:	mov	lr, r6
   3dfa8:	b	3e2c8 <fputs@plt+0x2cf14>
   3dfac:	ldr	r0, [sp, #128]	; 0x80
   3dfb0:	mov	r5, r2
   3dfb4:	b	34e5c <fputs@plt+0x23aa8>
   3dfb8:	mov	r0, r8
   3dfbc:	bl	189fc <fputs@plt+0x7648>
   3dfc0:	mov	r4, r7
   3dfc4:	b	3e058 <fputs@plt+0x2cca4>
   3dfc8:	mov	r0, #2
   3dfcc:	mov	lr, #6
   3dfd0:	strb	r0, [r9, #86]	; 0x56
   3dfd4:	b	34eb4 <fputs@plt+0x23b00>
   3dfd8:	ldr	r4, [sp, #88]	; 0x58
   3dfdc:	mov	r0, r8
   3dfe0:	ldr	r1, [r4]
   3dfe4:	bl	13ce4 <fputs@plt+0x2930>
   3dfe8:	movw	r1, #2215	; 0x8a7
   3dfec:	movt	r1, #9
   3dff0:	b	3e014 <fputs@plt+0x2cc60>
   3dff4:	mov	lr, r5
   3dff8:	b	3e570 <fputs@plt+0x2d1bc>
   3dffc:	ldr	r4, [sp, #88]	; 0x58
   3e000:	mov	r0, r8
   3e004:	ldr	r1, [r4]
   3e008:	bl	13ce4 <fputs@plt+0x2930>
   3e00c:	movw	r1, #2255	; 0x8cf
   3e010:	movt	r1, #9
   3e014:	mov	r0, r8
   3e018:	bl	1b704 <fputs@plt+0xa350>
   3e01c:	str	r0, [r4]
   3e020:	b	3da34 <fputs@plt+0x2c680>
   3e024:	str	sl, [r5, #16]
   3e028:	mov	lr, #7
   3e02c:	mov	sl, r8
   3e030:	b	3e2cc <fputs@plt+0x2cf18>
   3e034:	mov	r0, r8
   3e038:	mov	r4, r1
   3e03c:	bl	189fc <fputs@plt+0x7648>
   3e040:	mov	lr, r4
   3e044:	cmp	r4, #7
   3e048:	mov	r4, r9
   3e04c:	mov	r5, r6
   3e050:	mov	r9, sl
   3e054:	bne	3e304 <fputs@plt+0x2cf50>
   3e058:	ldr	r0, [sp, #128]	; 0x80
   3e05c:	b	34e5c <fputs@plt+0x23aa8>
   3e060:	ldr	sl, [sp, #140]	; 0x8c
   3e064:	ldr	r8, [sp, #112]	; 0x70
   3e068:	ldr	r9, [sp, #120]	; 0x78
   3e06c:	movw	lr, #262	; 0x106
   3e070:	b	3e4b0 <fputs@plt+0x2d0fc>
   3e074:	movw	r0, #63693	; 0xf8cd
   3e078:	movw	r1, #64300	; 0xfb2c
   3e07c:	movw	r2, #64598	; 0xfc56
   3e080:	movw	r3, #64375	; 0xfb77
   3e084:	movt	r0, #8
   3e088:	movt	r1, #8
   3e08c:	movt	r2, #8
   3e090:	add	r0, r0, #20
   3e094:	str	r0, [sp]
   3e098:	mov	r0, #11
   3e09c:	bl	15d70 <fputs@plt+0x49bc>
   3e0a0:	mov	lr, #11
   3e0a4:	b	3e0b4 <fputs@plt+0x2cd00>
   3e0a8:	mov	lr, r7
   3e0ac:	b	3e308 <fputs@plt+0x2cf54>
   3e0b0:	mov	lr, r0
   3e0b4:	ldr	sl, [sp, #140]	; 0x8c
   3e0b8:	ldr	r8, [sp, #112]	; 0x70
   3e0bc:	b	3e0e8 <fputs@plt+0x2cd34>
   3e0c0:	mov	lr, r0
   3e0c4:	ldr	r0, [sp, #168]	; 0xa8
   3e0c8:	ldr	sl, [sp, #140]	; 0x8c
   3e0cc:	ldr	r8, [sp, #112]	; 0x70
   3e0d0:	cmp	r0, #0
   3e0d4:	beq	3e0e8 <fputs@plt+0x2cd34>
   3e0d8:	ldr	r0, [r0, #72]	; 0x48
   3e0dc:	mov	r9, lr
   3e0e0:	bl	2df48 <fputs@plt+0x1cb94>
   3e0e4:	mov	lr, r9
   3e0e8:	ldr	r9, [sp, #120]	; 0x78
   3e0ec:	ldr	r0, [sp, #124]	; 0x7c
   3e0f0:	b	3e4b0 <fputs@plt+0x2d0fc>
   3e0f4:	ldr	sl, [sp, #140]	; 0x8c
   3e0f8:	ldr	r8, [sp, #112]	; 0x70
   3e0fc:	ldr	r0, [sp, #128]	; 0x80
   3e100:	ldr	r5, [sp, #148]	; 0x94
   3e104:	ldr	r4, [sp, #160]	; 0xa0
   3e108:	ldr	r9, [sp, #120]	; 0x78
   3e10c:	b	34e60 <fputs@plt+0x23aac>
   3e110:	movw	r1, #1207	; 0x4b7
   3e114:	movt	r1, #9
   3e118:	b	3da2c <fputs@plt+0x2c678>
   3e11c:	ldr	r0, [sp, #128]	; 0x80
   3e120:	mov	sl, ip
   3e124:	mov	r8, r4
   3e128:	b	34f38 <fputs@plt+0x23b84>
   3e12c:	ldr	sl, [sp, #140]	; 0x8c
   3e130:	b	3e344 <fputs@plt+0x2cf90>
   3e134:	ldr	sl, [sp, #140]	; 0x8c
   3e138:	mov	lr, r0
   3e13c:	b	34eb4 <fputs@plt+0x23b00>
   3e140:	movw	r0, #63693	; 0xf8cd
   3e144:	movw	r1, #64300	; 0xfb2c
   3e148:	movw	r2, #64598	; 0xfc56
   3e14c:	movw	r3, #12999	; 0x32c7
   3e150:	mov	sl, #11
   3e154:	movt	r0, #8
   3e158:	movt	r1, #8
   3e15c:	movt	r2, #8
   3e160:	movt	r3, #1
   3e164:	add	r0, r0, #20
   3e168:	str	r0, [sp]
   3e16c:	mov	r0, #11
   3e170:	bl	15d70 <fputs@plt+0x49bc>
   3e174:	mov	lr, sl
   3e178:	ldr	r0, [sp, #128]	; 0x80
   3e17c:	ldr	sl, [sp, #140]	; 0x8c
   3e180:	b	3e320 <fputs@plt+0x2cf6c>
   3e184:	movw	r0, #63693	; 0xf8cd
   3e188:	movw	r1, #64300	; 0xfb2c
   3e18c:	movw	r2, #64598	; 0xfc56
   3e190:	movw	r3, #59412	; 0xe814
   3e194:	movt	r0, #8
   3e198:	movt	r1, #8
   3e19c:	movt	r2, #8
   3e1a0:	add	r0, r0, #20
   3e1a4:	str	r0, [sp]
   3e1a8:	mov	r0, #11
   3e1ac:	bl	15d70 <fputs@plt+0x49bc>
   3e1b0:	ldr	r0, [sp, #128]	; 0x80
   3e1b4:	ldr	r5, [sp, #148]	; 0x94
   3e1b8:	mov	lr, #11
   3e1bc:	str	r8, [sp, #160]	; 0xa0
   3e1c0:	b	3e320 <fputs@plt+0x2cf6c>
   3e1c4:	mov	r5, r9
   3e1c8:	mov	r9, r8
   3e1cc:	b	3e384 <fputs@plt+0x2cfd0>
   3e1d0:	mov	lr, #8
   3e1d4:	b	3e308 <fputs@plt+0x2cf54>
   3e1d8:	ldr	r0, [sp, #148]	; 0x94
   3e1dc:	ldr	r1, [sp, #156]	; 0x9c
   3e1e0:	ldr	sl, [sp, #140]	; 0x8c
   3e1e4:	sub	r0, r0, r1
   3e1e8:	movw	r1, #52429	; 0xcccd
   3e1ec:	asr	r0, r0, #2
   3e1f0:	movt	r1, #52428	; 0xcccc
   3e1f4:	mul	r0, r0, r1
   3e1f8:	str	r0, [r9, #76]	; 0x4c
   3e1fc:	b	3db08 <fputs@plt+0x2c754>
   3e200:	ldr	r2, [r5, #16]
   3e204:	ldr	sl, [sp, #140]	; 0x8c
   3e208:	cmp	r2, #0
   3e20c:	beq	3e4e0 <fputs@plt+0x2d12c>
   3e210:	movw	r1, #64280	; 0xfb18
   3e214:	movt	r1, #8
   3e218:	b	3e4ec <fputs@plt+0x2d138>
   3e21c:	ldr	r0, [r7, #72]	; 0x48
   3e220:	cmp	r0, #0
   3e224:	bne	3e248 <fputs@plt+0x2ce94>
   3e228:	ldrh	r0, [sp, #176]	; 0xb0
   3e22c:	movw	r1, #9312	; 0x2460
   3e230:	tst	r0, r1
   3e234:	ldreq	r0, [sp, #192]	; 0xc0
   3e238:	cmpeq	r0, #0
   3e23c:	beq	3e248 <fputs@plt+0x2ce94>
   3e240:	add	r0, sp, #168	; 0xa8
   3e244:	bl	338e8 <fputs@plt+0x22534>
   3e248:	movw	r0, #63693	; 0xf8cd
   3e24c:	movw	r1, #64300	; 0xfb2c
   3e250:	movw	r2, #64598	; 0xfc56
   3e254:	movt	r0, #8
   3e258:	movt	r1, #8
   3e25c:	movt	r2, #8
   3e260:	add	r0, r0, #20
   3e264:	str	r0, [sp]
   3e268:	movw	r0, #11413	; 0x2c95
   3e26c:	movt	r0, #1
   3e270:	add	r3, r0, #61	; 0x3d
   3e274:	mov	r0, #11
   3e278:	bl	15d70 <fputs@plt+0x49bc>
   3e27c:	ldr	r9, [sp, #120]	; 0x78
   3e280:	ldr	r8, [sp, #112]	; 0x70
   3e284:	mov	lr, #11
   3e288:	b	3e308 <fputs@plt+0x2cf54>
   3e28c:	mov	lr, r0
   3e290:	uxtb	r0, r0
   3e294:	str	r9, [sp, #160]	; 0xa0
   3e298:	cmp	r0, #6
   3e29c:	bne	3e2c8 <fputs@plt+0x2cf14>
   3e2a0:	ldr	r5, [sp, #148]	; 0x94
   3e2a4:	ldr	r9, [sp, #120]	; 0x78
   3e2a8:	movw	r1, #1308	; 0x51c
   3e2ac:	mov	r4, lr
   3e2b0:	movt	r1, #9
   3e2b4:	ldr	r2, [r5, #16]
   3e2b8:	mov	r0, r9
   3e2bc:	bl	33668 <fputs@plt+0x222b4>
   3e2c0:	mov	lr, r4
   3e2c4:	b	3e384 <fputs@plt+0x2cfd0>
   3e2c8:	ldr	sl, [sp, #140]	; 0x8c
   3e2cc:	ldr	r8, [sp, #112]	; 0x70
   3e2d0:	ldr	r0, [sp, #128]	; 0x80
   3e2d4:	ldr	r5, [sp, #148]	; 0x94
   3e2d8:	ldr	r9, [sp, #120]	; 0x78
   3e2dc:	b	34f38 <fputs@plt+0x23b84>
   3e2e0:	ldr	r1, [sp, #120]	; 0x78
   3e2e4:	ldr	sl, [sp, #140]	; 0x8c
   3e2e8:	ldr	r8, [sp, #112]	; 0x70
   3e2ec:	ldr	r0, [sp, #128]	; 0x80
   3e2f0:	ldr	r5, [sp, #148]	; 0x94
   3e2f4:	mov	r4, r9
   3e2f8:	mov	r9, r1
   3e2fc:	b	34e60 <fputs@plt+0x23aac>
   3e300:	mov	lr, r0
   3e304:	str	r4, [sp, #160]	; 0xa0
   3e308:	ldr	r0, [sp, #128]	; 0x80
   3e30c:	b	34f34 <fputs@plt+0x23b80>
   3e310:	ldr	r0, [sp, #128]	; 0x80
   3e314:	ldr	r5, [sp, #148]	; 0x94
   3e318:	mov	lr, #7
   3e31c:	str	r9, [sp, #160]	; 0xa0
   3e320:	ldr	r9, [sp, #120]	; 0x78
   3e324:	b	3e560 <fputs@plt+0x2d1ac>
   3e328:	ldr	r5, [sp, #148]	; 0x94
   3e32c:	ldr	sl, [sp, #140]	; 0x8c
   3e330:	b	3e348 <fputs@plt+0x2cf94>
   3e334:	mov	lr, r6
   3e338:	b	3e570 <fputs@plt+0x2d1bc>
   3e33c:	ldr	sl, [sp, #140]	; 0x8c
   3e340:	ldr	r8, [sp, #112]	; 0x70
   3e344:	ldr	r5, [sp, #148]	; 0x94
   3e348:	ldr	r9, [sp, #120]	; 0x78
   3e34c:	movw	r1, #63482	; 0xf7fa
   3e350:	mov	r0, r9
   3e354:	movt	r1, #8
   3e358:	bl	33668 <fputs@plt+0x222b4>
   3e35c:	mov	lr, #18
   3e360:	b	34eb4 <fputs@plt+0x23b00>
   3e364:	ldr	r1, [r5, #28]
   3e368:	ldr	r0, [sp, #168]	; 0xa8
   3e36c:	blx	r1
   3e370:	ldr	r0, [sp, #128]	; 0x80
   3e374:	ldr	r5, [sp, #148]	; 0x94
   3e378:	ldr	sl, [sp, #140]	; 0x8c
   3e37c:	b	3e3a0 <fputs@plt+0x2cfec>
   3e380:	mov	lr, #13
   3e384:	ldr	sl, [sp, #140]	; 0x8c
   3e388:	ldr	r8, [sp, #112]	; 0x70
   3e38c:	b	34eb4 <fputs@plt+0x23b00>
   3e390:	ldr	sl, [sp, #140]	; 0x8c
   3e394:	ldr	r8, [sp, #112]	; 0x70
   3e398:	ldr	r0, [sp, #128]	; 0x80
   3e39c:	ldr	r5, [sp, #148]	; 0x94
   3e3a0:	ldr	r4, [sp, #160]	; 0xa0
   3e3a4:	b	34e60 <fputs@plt+0x23aac>
   3e3a8:	ldr	sl, [sp, #140]	; 0x8c
   3e3ac:	mov	lr, #7
   3e3b0:	str	r9, [sp, #160]	; 0xa0
   3e3b4:	b	3e2cc <fputs@plt+0x2cf18>
   3e3b8:	mov	r5, r9
   3e3bc:	mov	r9, r8
   3e3c0:	ldr	r0, [sp, #128]	; 0x80
   3e3c4:	ldr	sl, [sp, #140]	; 0x8c
   3e3c8:	ldr	r8, [sp, #112]	; 0x70
   3e3cc:	mov	lr, r7
   3e3d0:	b	34f38 <fputs@plt+0x23b84>
   3e3d4:	movw	r1, #768	; 0x300
   3e3d8:	mov	r0, r9
   3e3dc:	movt	r1, #9
   3e3e0:	bl	33668 <fputs@plt+0x222b4>
   3e3e4:	mov	lr, #5
   3e3e8:	b	3e570 <fputs@plt+0x2d1bc>
   3e3ec:	mov	lr, #7
   3e3f0:	ldr	sl, [sp, #140]	; 0x8c
   3e3f4:	b	3e2d0 <fputs@plt+0x2cf1c>
   3e3f8:	ldr	r0, [r9, #92]	; 0x5c
   3e3fc:	add	r0, r0, #1
   3e400:	str	r0, [r9, #92]	; 0x5c
   3e404:	b	3e558 <fputs@plt+0x2d1a4>
   3e408:	ldr	r9, [sp, #120]	; 0x78
   3e40c:	movw	r0, #1296	; 0x510
   3e410:	movw	r2, #1301	; 0x515
   3e414:	movw	r1, #1244	; 0x4dc
   3e418:	cmp	r6, #5
   3e41c:	movt	r0, #9
   3e420:	movt	r2, #9
   3e424:	movt	r1, #9
   3e428:	moveq	r2, r0
   3e42c:	mov	r0, r9
   3e430:	bl	33668 <fputs@plt+0x222b4>
   3e434:	mov	lr, #1
   3e438:	b	3e570 <fputs@plt+0x2d1bc>
   3e43c:	movw	r0, #63693	; 0xf8cd
   3e440:	movw	r1, #64300	; 0xfb2c
   3e444:	movw	r2, #64598	; 0xfc56
   3e448:	movw	r3, #11413	; 0x2c95
   3e44c:	movt	r0, #8
   3e450:	movt	r1, #8
   3e454:	movt	r2, #8
   3e458:	movt	r3, #1
   3e45c:	add	r0, r0, #20
   3e460:	str	r0, [sp]
   3e464:	mov	r0, #11
   3e468:	bl	15d70 <fputs@plt+0x49bc>
   3e46c:	ldr	r9, [sp, #120]	; 0x78
   3e470:	ldr	r0, [sp, #128]	; 0x80
   3e474:	mov	lr, #11
   3e478:	str	r8, [sp, #140]	; 0x8c
   3e47c:	b	3e588 <fputs@plt+0x2d1d4>
   3e480:	movw	r1, #841	; 0x349
   3e484:	mov	r0, r9
   3e488:	movt	r1, #9
   3e48c:	bl	33668 <fputs@plt+0x222b4>
   3e490:	mov	lr, #5
   3e494:	b	3dc50 <fputs@plt+0x2c89c>
   3e498:	mov	lr, r0
   3e49c:	ldr	sl, [sp, #140]	; 0x8c
   3e4a0:	ldr	r8, [sp, #112]	; 0x70
   3e4a4:	ldr	r9, [sp, #120]	; 0x78
   3e4a8:	ldr	r0, [sp, #124]	; 0x7c
   3e4ac:	mov	r6, #0
   3e4b0:	mov	r1, #4
   3e4b4:	str	r6, [r0]
   3e4b8:	str	r6, [r0, #4]
   3e4bc:	strh	r1, [r0, #8]
   3e4c0:	b	34eb4 <fputs@plt+0x23b00>
   3e4c4:	mov	lr, #20
   3e4c8:	b	3e308 <fputs@plt+0x2cf54>
   3e4cc:	str	r8, [sp, #160]	; 0xa0
   3e4d0:	ldr	r5, [sp, #148]	; 0x94
   3e4d4:	ldr	sl, [sp, #140]	; 0x8c
   3e4d8:	ldr	r8, [sp, #112]	; 0x70
   3e4dc:	b	3e348 <fputs@plt+0x2cf94>
   3e4e0:	mov	r2, #0
   3e4e4:	movw	r1, #747	; 0x2eb
   3e4e8:	movt	r1, #9
   3e4ec:	mov	r0, r9
   3e4f0:	bl	33668 <fputs@plt+0x222b4>
   3e4f4:	ldr	r1, [r9, #44]	; 0x2c
   3e4f8:	ldr	r0, [r5, #4]
   3e4fc:	ldr	r3, [r9, #168]	; 0xa8
   3e500:	mov	r2, r4
   3e504:	str	r1, [sp]
   3e508:	movw	r1, #698	; 0x2ba
   3e50c:	movt	r1, #9
   3e510:	bl	15d70 <fputs@plt+0x49bc>
   3e514:	mov	r4, r7
   3e518:	mov	r0, r9
   3e51c:	bl	31fd4 <fputs@plt+0x20c20>
   3e520:	cmp	r0, #5
   3e524:	bne	3e530 <fputs@plt+0x2d17c>
   3e528:	mov	lr, #5
   3e52c:	b	3db08 <fputs@plt+0x2c754>
   3e530:	ldr	r0, [r9, #80]	; 0x50
   3e534:	b	3dc28 <fputs@plt+0x2c874>
   3e538:	mov	r5, r9
   3e53c:	ldr	sl, [sp, #140]	; 0x8c
   3e540:	ldr	r9, [sp, #120]	; 0x78
   3e544:	mov	lr, r0
   3e548:	b	3dd00 <fputs@plt+0x2c94c>
   3e54c:	cmp	r0, #5
   3e550:	moveq	r0, #2
   3e554:	strb	r0, [r9, #86]	; 0x56
   3e558:	ldr	r0, [sp, #128]	; 0x80
   3e55c:	ldr	sl, [sp, #140]	; 0x8c
   3e560:	ldr	r8, [sp, #112]	; 0x70
   3e564:	b	34f38 <fputs@plt+0x23b84>
   3e568:	ldr	r9, [sp, #120]	; 0x78
   3e56c:	mov	lr, r0
   3e570:	ldr	r0, [sp, #128]	; 0x80
   3e574:	ldr	r5, [sp, #148]	; 0x94
   3e578:	b	34f34 <fputs@plt+0x23b80>
   3e57c:	mov	lr, r0
   3e580:	ldr	r9, [sp, #120]	; 0x78
   3e584:	ldr	r0, [sp, #128]	; 0x80
   3e588:	ldr	r8, [sp, #112]	; 0x70
   3e58c:	b	34f34 <fputs@plt+0x23b80>
   3e590:	ldr	r0, [sp, #128]	; 0x80
   3e594:	ldr	r5, [sp, #148]	; 0x94
   3e598:	ldr	r4, [sp, #160]	; 0xa0
   3e59c:	b	3df70 <fputs@plt+0x2cbbc>
   3e5a0:	ldr	r9, [sp, #120]	; 0x78
   3e5a4:	ldr	r8, [sp, #112]	; 0x70
   3e5a8:	b	3e34c <fputs@plt+0x2cf98>
   3e5ac:	mov	lr, r9
   3e5b0:	b	3e634 <fputs@plt+0x2d280>
   3e5b4:	ldr	r9, [sp, #120]	; 0x78
   3e5b8:	ldr	r0, [sp, #128]	; 0x80
   3e5bc:	ldr	r5, [sp, #148]	; 0x94
   3e5c0:	ldr	r4, [sp, #160]	; 0xa0
   3e5c4:	b	34e5c <fputs@plt+0x23aa8>
   3e5c8:	mov	r0, #2
   3e5cc:	movw	r1, #64751	; 0xfcef
   3e5d0:	strb	r0, [r9, #86]	; 0x56
   3e5d4:	movw	r0, #787	; 0x313
   3e5d8:	movt	r1, #8
   3e5dc:	str	r0, [r9, #80]	; 0x50
   3e5e0:	mov	r0, r9
   3e5e4:	bl	33668 <fputs@plt+0x222b4>
   3e5e8:	ldr	sl, [sp, #140]	; 0x8c
   3e5ec:	b	3dca0 <fputs@plt+0x2c8ec>
   3e5f0:	ldr	r0, [sp, #156]	; 0x9c
   3e5f4:	ldr	r1, [sp, #148]	; 0x94
   3e5f8:	ldr	sl, [sp, #140]	; 0x8c
   3e5fc:	ldr	r4, [sp, #160]	; 0xa0
   3e600:	mov	lr, #5
   3e604:	mov	r9, r2
   3e608:	sub	r0, r1, r0
   3e60c:	movw	r1, #52429	; 0xcccd
   3e610:	asr	r0, r0, #2
   3e614:	movt	r1, #52428	; 0xcccc
   3e618:	mul	r0, r0, r1
   3e61c:	str	r0, [r2, #76]	; 0x4c
   3e620:	mov	r0, #0
   3e624:	strb	r0, [r7, #67]	; 0x43
   3e628:	str	lr, [r2, #80]	; 0x50
   3e62c:	b	35114 <fputs@plt+0x23d60>
   3e630:	mov	lr, r0
   3e634:	ldr	r1, [sp, #156]	; 0x9c
   3e638:	ldr	r2, [sp, #136]	; 0x88
   3e63c:	ldr	sl, [sp, #140]	; 0x8c
   3e640:	ldr	r9, [sp, #120]	; 0x78
   3e644:	ldr	r8, [sp, #112]	; 0x70
   3e648:	mov	r0, r7
   3e64c:	str	r7, [sp, #160]	; 0xa0
   3e650:	str	r2, [sp, #136]	; 0x88
   3e654:	str	r1, [sp, #156]	; 0x9c
   3e658:	b	3ddd0 <fputs@plt+0x2ca1c>
   3e65c:	sub	sp, sp, #8
   3e660:	push	{fp, lr}
   3e664:	mov	fp, sp
   3e668:	sub	sp, sp, #8
   3e66c:	str	r2, [fp, #8]
   3e670:	add	r2, fp, #8
   3e674:	str	r3, [fp, #12]
   3e678:	str	r2, [sp, #4]
   3e67c:	bl	146b8 <fputs@plt+0x3304>
   3e680:	mov	sp, fp
   3e684:	pop	{fp, lr}
   3e688:	add	sp, sp, #8
   3e68c:	bx	lr
   3e690:	ldrh	ip, [r0, #8]
   3e694:	movw	r3, #9312	; 0x2460
   3e698:	tst	ip, r3
   3e69c:	beq	3e6a4 <fputs@plt+0x2d2f0>
   3e6a0:	b	40c4c <fputs@plt+0x2f898>
   3e6a4:	push	{fp, lr}
   3e6a8:	mov	fp, sp
   3e6ac:	mov	ip, #9
   3e6b0:	mov	lr, r1
   3e6b4:	mov	r3, r0
   3e6b8:	vld1.64	{d16-d17}, [lr], ip
   3e6bc:	vst1.64	{d16-d17}, [r3]!
   3e6c0:	ldr	r1, [r1, #16]
   3e6c4:	str	r1, [r3]
   3e6c8:	ldrb	r1, [lr]
   3e6cc:	tst	r1, #8
   3e6d0:	pop	{fp, lr}
   3e6d4:	bxne	lr
   3e6d8:	ldrh	r1, [r0, #8]
   3e6dc:	movw	r3, #58367	; 0xe3ff
   3e6e0:	and	r1, r1, r3
   3e6e4:	orr	r1, r1, r2
   3e6e8:	strh	r1, [r0, #8]
   3e6ec:	bx	lr
   3e6f0:	push	{r4, r5, r6, r7, fp, lr}
   3e6f4:	add	fp, sp, #16
   3e6f8:	mov	r5, r0
   3e6fc:	ldrh	r0, [r0, #8]
   3e700:	mov	r7, r1
   3e704:	movw	r1, #9312	; 0x2460
   3e708:	tst	r0, r1
   3e70c:	bne	3e71c <fputs@plt+0x2d368>
   3e710:	ldr	r0, [r5, #24]
   3e714:	cmp	r0, #0
   3e718:	beq	3e724 <fputs@plt+0x2d370>
   3e71c:	mov	r0, r5
   3e720:	bl	338e8 <fputs@plt+0x22534>
   3e724:	mov	r0, r7
   3e728:	ldm	r0!, {r1, r2, r3, r4, r6}
   3e72c:	stmia	r5!, {r1, r2, r3, r4, r6}
   3e730:	ldm	r0, {r1, r2, r3, r4, r6}
   3e734:	mov	r0, #0
   3e738:	stm	r5, {r1, r2, r3, r4, r6}
   3e73c:	str	r0, [r7, #24]
   3e740:	mov	r0, #1
   3e744:	strh	r0, [r7, #8]
   3e748:	pop	{r4, r5, r6, r7, fp, pc}
   3e74c:	nop	{0}
   3e750:	push	{r4, r6, r7, sl, fp, lr}
   3e754:	add	fp, sp, #16
   3e758:	vpush	{d8}
   3e75c:	vldr	d16, [pc, #116]	; 3e7d8 <fputs@plt+0x2d424>
   3e760:	vldr	d8, [r0]
   3e764:	vcmpe.f64	d8, d16
   3e768:	vmrs	APSR_nzcv, fpscr
   3e76c:	bls	3e7cc <fputs@plt+0x2d418>
   3e770:	vldr	d16, [pc, #104]	; 3e7e0 <fputs@plt+0x2d42c>
   3e774:	vcmpe.f64	d8, d16
   3e778:	vmrs	APSR_nzcv, fpscr
   3e77c:	bge	3e7cc <fputs@plt+0x2d418>
   3e780:	mov	r4, r0
   3e784:	vmov	r0, r1, d8
   3e788:	bl	8917c <fputs@plt+0x77dc8>
   3e78c:	mov	r6, r0
   3e790:	mov	r7, r1
   3e794:	bl	88ffc <fputs@plt+0x77c48>
   3e798:	adds	r2, r6, #1
   3e79c:	adc	r3, r7, #-2147483648	; 0x80000000
   3e7a0:	subs	r2, r2, #2
   3e7a4:	sbcs	r2, r3, #0
   3e7a8:	bcc	3e7cc <fputs@plt+0x2d418>
   3e7ac:	vmov	d16, r0, r1
   3e7b0:	vcmp.f64	d8, d16
   3e7b4:	vmrs	APSR_nzcv, fpscr
   3e7b8:	strdeq	r6, [r4]
   3e7bc:	ldrheq	r0, [r4, #8]
   3e7c0:	andeq	r0, r0, #15872	; 0x3e00
   3e7c4:	orreq	r0, r0, #4
   3e7c8:	strheq	r0, [r4, #8]
   3e7cc:	vpop	{d8}
   3e7d0:	pop	{r4, r6, r7, sl, fp, pc}
   3e7d4:	nop	{0}
   3e7d8:	andeq	r0, r0, r0
   3e7dc:	mvngt	r0, #0
   3e7e0:	andeq	r0, r0, r0
   3e7e4:	mvnmi	r0, #0
   3e7e8:	push	{r4, sl, fp, lr}
   3e7ec:	add	fp, sp, #8
   3e7f0:	mov	r4, r0
   3e7f4:	cmp	r1, #67	; 0x43
   3e7f8:	bcc	3e828 <fputs@plt+0x2d474>
   3e7fc:	ldrh	r0, [r4, #8]
   3e800:	tst	r0, #4
   3e804:	bne	3e864 <fputs@plt+0x2d4b0>
   3e808:	tst	r0, #8
   3e80c:	bne	3e868 <fputs@plt+0x2d4b4>
   3e810:	tst	r0, #2
   3e814:	beq	3e864 <fputs@plt+0x2d4b0>
   3e818:	mov	r0, r4
   3e81c:	mov	r1, #1
   3e820:	pop	{r4, sl, fp, lr}
   3e824:	b	1c8f4 <fputs@plt+0xb540>
   3e828:	cmp	r1, #66	; 0x42
   3e82c:	popne	{r4, sl, fp, pc}
   3e830:	ldrh	r0, [r4, #8]
   3e834:	tst	r0, #2
   3e838:	bne	3e858 <fputs@plt+0x2d4a4>
   3e83c:	ands	r1, r0, #12
   3e840:	beq	3e858 <fputs@plt+0x2d4a4>
   3e844:	mov	r1, r2
   3e848:	mov	r0, r4
   3e84c:	mov	r2, #1
   3e850:	bl	33d60 <fputs@plt+0x229ac>
   3e854:	ldrh	r0, [r4, #8]
   3e858:	movw	r1, #65523	; 0xfff3
   3e85c:	and	r0, r0, r1
   3e860:	strh	r0, [r4, #8]
   3e864:	pop	{r4, sl, fp, pc}
   3e868:	mov	r0, r4
   3e86c:	pop	{r4, sl, fp, lr}
   3e870:	b	3e750 <fputs@plt+0x2d39c>
   3e874:	push	{r4, sl, fp, lr}
   3e878:	add	fp, sp, #8
   3e87c:	mov	r4, r0
   3e880:	ldrh	r0, [r0, #8]
   3e884:	tst	r0, #1
   3e888:	popne	{r4, sl, fp, pc}
   3e88c:	sub	r1, r1, #65	; 0x41
   3e890:	cmp	r1, #4
   3e894:	bhi	3e8f4 <fputs@plt+0x2d540>
   3e898:	add	r3, pc, #0
   3e89c:	ldr	pc, [r3, r1, lsl #2]
   3e8a0:			; <UNDEFINED> instruction: 0x0003e8b4
   3e8a4:	strdeq	lr, [r3], -r4
   3e8a8:	andeq	lr, r3, ip, lsl r9
   3e8ac:	ldrdeq	lr, [r3], -r8
   3e8b0:	andeq	lr, r3, r8, lsr #18
   3e8b4:	tst	r0, #16
   3e8b8:	bne	3e944 <fputs@plt+0x2d590>
   3e8bc:	mov	r0, r4
   3e8c0:	mov	r1, #66	; 0x42
   3e8c4:	bl	3e7e8 <fputs@plt+0x2d434>
   3e8c8:	ldrh	r0, [r4, #8]
   3e8cc:	and	r0, r0, #15872	; 0x3e00
   3e8d0:	orr	r0, r0, #16
   3e8d4:	b	3e94c <fputs@plt+0x2d598>
   3e8d8:	mov	r0, r4
   3e8dc:	bl	19e28 <fputs@plt+0x8a74>
   3e8e0:	strd	r0, [r4]
   3e8e4:	ldrh	r0, [r4, #8]
   3e8e8:	and	r0, r0, #15872	; 0x3e00
   3e8ec:	orr	r0, r0, #4
   3e8f0:	b	3e94c <fputs@plt+0x2d598>
   3e8f4:	mov	r1, #2
   3e8f8:	and	r1, r1, r0, lsr #3
   3e8fc:	orr	r0, r1, r0
   3e900:	mov	r1, #66	; 0x42
   3e904:	strh	r0, [r4, #8]
   3e908:	mov	r0, r4
   3e90c:	bl	3e7e8 <fputs@plt+0x2d434>
   3e910:	ldrh	r0, [r4, #8]
   3e914:	movw	r1, #49123	; 0xbfe3
   3e918:	b	3e948 <fputs@plt+0x2d594>
   3e91c:	mov	r0, r4
   3e920:	pop	{r4, sl, fp, lr}
   3e924:	b	40ccc <fputs@plt+0x2f918>
   3e928:	mov	r0, r4
   3e92c:	bl	19da4 <fputs@plt+0x89f0>
   3e930:	vstr	d0, [r4]
   3e934:	ldrh	r0, [r4, #8]
   3e938:	and	r0, r0, #15872	; 0x3e00
   3e93c:	orr	r0, r0, #8
   3e940:	b	3e94c <fputs@plt+0x2d598>
   3e944:	movw	r1, #32272	; 0x7e10
   3e948:	and	r0, r0, r1
   3e94c:	strh	r0, [r4, #8]
   3e950:	pop	{r4, sl, fp, pc}
   3e954:	push	{r4, sl, fp, lr}
   3e958:	add	fp, sp, #8
   3e95c:	ldrh	r4, [r0, #8]
   3e960:	ldrh	lr, [r1, #8]
   3e964:	orr	r3, lr, r4
   3e968:	tst	r3, #1
   3e96c:	bne	3e9c4 <fputs@plt+0x2d610>
   3e970:	tst	r3, #12
   3e974:	beq	3e9d8 <fputs@plt+0x2d624>
   3e978:	and	r2, lr, r4
   3e97c:	tst	r2, #4
   3e980:	bne	3e9e8 <fputs@plt+0x2d634>
   3e984:	tst	r2, #8
   3e988:	bne	3ea40 <fputs@plt+0x2d68c>
   3e98c:	tst	r4, #4
   3e990:	bne	3ea64 <fputs@plt+0x2d6b0>
   3e994:	mov	ip, #1
   3e998:	tst	r4, #8
   3e99c:	mvnne	ip, #0
   3e9a0:	tstne	lr, #4
   3e9a4:	beq	3e9d0 <fputs@plt+0x2d61c>
   3e9a8:	ldrd	r2, [r1]
   3e9ac:	vldr	d0, [r0]
   3e9b0:	mov	r0, r2
   3e9b4:	mov	r1, r3
   3e9b8:	bl	40d50 <fputs@plt+0x2f99c>
   3e9bc:	rsb	ip, r0, #0
   3e9c0:	b	3e9d0 <fputs@plt+0x2d61c>
   3e9c4:	and	r0, r4, #1
   3e9c8:	and	r1, lr, #1
   3e9cc:	sub	ip, r1, r0
   3e9d0:	mov	r0, ip
   3e9d4:	pop	{r4, sl, fp, pc}
   3e9d8:	tst	r3, #2
   3e9dc:	bne	3ea18 <fputs@plt+0x2d664>
   3e9e0:	pop	{r4, sl, fp, lr}
   3e9e4:	b	40f78 <fputs@plt+0x2fbc4>
   3e9e8:	ldr	r2, [r1]
   3e9ec:	ldr	r1, [r1, #4]
   3e9f0:	ldm	r0, {r0, r3}
   3e9f4:	mvn	ip, #0
   3e9f8:	subs	r4, r0, r2
   3e9fc:	sbcs	r4, r3, r1
   3ea00:	blt	3e9d0 <fputs@plt+0x2d61c>
   3ea04:	subs	r0, r2, r0
   3ea08:	mov	ip, #0
   3ea0c:	sbcs	r0, r1, r3
   3ea10:	movwlt	ip, #1
   3ea14:	b	3e9d0 <fputs@plt+0x2d61c>
   3ea18:	mov	ip, #1
   3ea1c:	tst	r4, #2
   3ea20:	mvnne	ip, #0
   3ea24:	tstne	lr, #2
   3ea28:	beq	3e9d0 <fputs@plt+0x2d61c>
   3ea2c:	cmp	r2, #0
   3ea30:	beq	3e9e0 <fputs@plt+0x2d62c>
   3ea34:	mov	r3, #0
   3ea38:	pop	{r4, sl, fp, lr}
   3ea3c:	b	40e18 <fputs@plt+0x2fa64>
   3ea40:	vldr	d16, [r1]
   3ea44:	vldr	d17, [r0]
   3ea48:	mvn	ip, #0
   3ea4c:	vcmpe.f64	d17, d16
   3ea50:	vmrs	APSR_nzcv, fpscr
   3ea54:	bmi	3e9d0 <fputs@plt+0x2d61c>
   3ea58:	mov	ip, #0
   3ea5c:	movwgt	ip, #1
   3ea60:	b	3e9d0 <fputs@plt+0x2d61c>
   3ea64:	mvn	ip, #0
   3ea68:	tst	lr, #8
   3ea6c:	beq	3e9d0 <fputs@plt+0x2d61c>
   3ea70:	vldr	d0, [r1]
   3ea74:	ldrd	r0, [r0]
   3ea78:	pop	{r4, sl, fp, lr}
   3ea7c:	b	40d50 <fputs@plt+0x2f99c>
   3ea80:	push	{r4, sl, fp, lr}
   3ea84:	add	fp, sp, #8
   3ea88:	sub	sp, sp, #8
   3ea8c:	mov	r4, r1
   3ea90:	ldrb	r1, [r0, #1]
   3ea94:	ldrb	r2, [r0]
   3ea98:	tst	r1, #128	; 0x80
   3ea9c:	bne	3eab4 <fputs@plt+0x2d700>
   3eaa0:	and	r0, r2, #127	; 0x7f
   3eaa4:	orr	r0, r1, r0, lsl #7
   3eaa8:	str	r0, [r4]
   3eaac:	mov	r0, #2
   3eab0:	b	3eb04 <fputs@plt+0x2d750>
   3eab4:	ldrb	r3, [r0, #2]
   3eab8:	tst	r3, #128	; 0x80
   3eabc:	bne	3eae4 <fputs@plt+0x2d730>
   3eac0:	orr	r0, r3, r2, lsl #14
   3eac4:	movw	r2, #49279	; 0xc07f
   3eac8:	and	r1, r1, #127	; 0x7f
   3eacc:	movt	r2, #31
   3ead0:	and	r0, r0, r2
   3ead4:	orr	r0, r0, r1, lsl #7
   3ead8:	str	r0, [r4]
   3eadc:	mov	r0, #3
   3eae0:	b	3eb04 <fputs@plt+0x2d750>
   3eae4:	mov	r1, sp
   3eae8:	bl	2aebc <fputs@plt+0x19b08>
   3eaec:	ldm	sp, {r1, ip}
   3eaf0:	mvn	r3, #0
   3eaf4:	subs	r2, r1, r3
   3eaf8:	sbcs	r2, ip, #0
   3eafc:	movcc	r3, r1
   3eb00:	str	r3, [r4]
   3eb04:	sub	sp, fp, #8
   3eb08:	pop	{r4, sl, fp, pc}
   3eb0c:	push	{r4, r5, fp, lr}
   3eb10:	add	fp, sp, #8
   3eb14:	ldrsb	ip, [r0, #68]	; 0x44
   3eb18:	ldrh	r5, [r0, #32]
   3eb1c:	add	lr, r2, r1
   3eb20:	add	ip, r0, ip, lsl #2
   3eb24:	ldr	ip, [ip, #120]	; 0x78
   3eb28:	ldr	r4, [ip, #60]	; 0x3c
   3eb2c:	ldr	ip, [r0, #24]
   3eb30:	sub	r4, r4, ip
   3eb34:	cmp	r4, r5
   3eb38:	movhi	r4, r5
   3eb3c:	cmp	lr, r4
   3eb40:	bls	3eb4c <fputs@plt+0x2d798>
   3eb44:	pop	{r4, r5, fp, lr}
   3eb48:	b	41258 <fputs@plt+0x2fea4>
   3eb4c:	ldr	r0, [fp, #8]
   3eb50:	movw	r3, #4112	; 0x1010
   3eb54:	add	r1, ip, r1
   3eb58:	strh	r3, [r0, #8]
   3eb5c:	str	r2, [r0, #12]
   3eb60:	str	r1, [r0, #16]
   3eb64:	mov	r0, #0
   3eb68:	pop	{r4, r5, fp, pc}
   3eb6c:	cmp	r1, #11
   3eb70:	bhi	3ec80 <fputs@plt+0x2d8cc>
   3eb74:	add	r3, pc, #0
   3eb78:	ldr	pc, [r3, r1, lsl #2]
   3eb7c:	andeq	lr, r3, ip, lsr #23
   3eb80:	andeq	lr, r3, r8, ror #23
   3eb84:	strdeq	lr, [r3], -ip
   3eb88:	andeq	lr, r3, r8, lsl ip
   3eb8c:	andeq	lr, r3, r0, asr #24
   3eb90:	andeq	lr, r3, r8, asr ip
   3eb94:			; <UNDEFINED> instruction: 0x0003ebb8
   3eb98:			; <UNDEFINED> instruction: 0x0003ebb8
   3eb9c:	ldrdeq	lr, [r3], -r0
   3eba0:	ldrdeq	lr, [r3], -r0
   3eba4:	andeq	lr, r3, ip, lsr #23
   3eba8:	andeq	lr, r3, ip, lsr #23
   3ebac:	mov	r0, #1
   3ebb0:	mov	r3, #0
   3ebb4:	b	3eca4 <fputs@plt+0x2d8f0>
   3ebb8:	push	{fp, lr}
   3ebbc:	mov	fp, sp
   3ebc0:	bl	41354 <fputs@plt+0x2ffa0>
   3ebc4:	mov	r3, #8
   3ebc8:	pop	{fp, lr}
   3ebcc:	b	3eca8 <fputs@plt+0x2d8f4>
   3ebd0:	mov	r0, #4
   3ebd4:	mov	r3, #0
   3ebd8:	strh	r0, [r2, #8]
   3ebdc:	sub	r0, r1, #8
   3ebe0:	stm	r2, {r0, r3}
   3ebe4:	b	3eca8 <fputs@plt+0x2d8f4>
   3ebe8:	ldrsb	r0, [r0]
   3ebec:	mov	r1, #4
   3ebf0:	mov	r3, #1
   3ebf4:	strh	r1, [r2, #8]
   3ebf8:	b	3ec50 <fputs@plt+0x2d89c>
   3ebfc:	ldrb	r1, [r0, #1]
   3ec00:	ldrsb	r0, [r0]
   3ec04:	mov	r3, #4
   3ec08:	strh	r3, [r2, #8]
   3ec0c:	mov	r3, #2
   3ec10:	orr	r0, r1, r0, lsl #8
   3ec14:	b	3ec50 <fputs@plt+0x2d89c>
   3ec18:	ldrb	r3, [r0, #1]
   3ec1c:	ldrsb	ip, [r0]
   3ec20:	ldrb	r0, [r0, #2]
   3ec24:	mov	r1, #4
   3ec28:	strh	r1, [r2, #8]
   3ec2c:	lsl	r1, r3, #8
   3ec30:	mov	r3, #3
   3ec34:	orr	r1, r1, ip, lsl #16
   3ec38:	orr	r0, r1, r0
   3ec3c:	b	3ec50 <fputs@plt+0x2d89c>
   3ec40:	ldr	r0, [r0]
   3ec44:	mov	r3, #4
   3ec48:	strh	r3, [r2, #8]
   3ec4c:	rev	r0, r0
   3ec50:	asr	r1, r0, #31
   3ec54:	b	3ec78 <fputs@plt+0x2d8c4>
   3ec58:	ldr	ip, [r0, #2]
   3ec5c:	ldrb	r3, [r0, #1]
   3ec60:	ldrsb	r0, [r0]
   3ec64:	mov	r1, #4
   3ec68:	strh	r1, [r2, #8]
   3ec6c:	orr	r1, r3, r0, lsl #8
   3ec70:	rev	r0, ip
   3ec74:	mov	r3, #6
   3ec78:	strd	r0, [r2]
   3ec7c:	b	3eca8 <fputs@plt+0x2d8f4>
   3ec80:	sub	r3, r1, #12
   3ec84:	lsr	r3, r3, #1
   3ec88:	str	r3, [r2, #12]
   3ec8c:	str	r0, [r2, #16]
   3ec90:	and	r0, r1, #1
   3ec94:	movw	r1, #15476	; 0x3c74
   3ec98:	movt	r1, #9
   3ec9c:	add	r0, r1, r0, lsl #1
   3eca0:	ldrh	r0, [r0]
   3eca4:	strh	r0, [r2, #8]
   3eca8:	mov	r0, r3
   3ecac:	bx	lr
   3ecb0:	rsbs	r1, r2, #127	; 0x7f
   3ecb4:	rscs	r1, r3, #0
   3ecb8:	andcs	r1, r2, #127	; 0x7f
   3ecbc:	strbcs	r1, [r0]
   3ecc0:	movcs	r0, #1
   3ecc4:	bxcs	lr
   3ecc8:	lsr	r1, r2, #14
   3eccc:	orr	r1, r1, r3, lsl #18
   3ecd0:	orr	r1, r1, r3, lsr #14
   3ecd4:	cmp	r1, #0
   3ecd8:	bne	3ecf8 <fputs@plt+0x2d944>
   3ecdc:	and	r1, r2, #127	; 0x7f
   3ece0:	strb	r1, [r0, #1]
   3ece4:	mov	r1, #128	; 0x80
   3ece8:	orr	r1, r1, r2, lsr #7
   3ecec:	strb	r1, [r0]
   3ecf0:	mov	r0, #2
   3ecf4:	bx	lr
   3ecf8:	b	413b8 <fputs@plt+0x30004>
   3ecfc:	push	{r4, r5, fp, lr}
   3ed00:	add	fp, sp, #8
   3ed04:	mov	r4, r0
   3ed08:	ldr	r0, [r0, #16]
   3ed0c:	mov	r5, r1
   3ed10:	add	r0, r0, r1, lsl #4
   3ed14:	ldr	r0, [r0, #12]
   3ed18:	bl	41844 <fputs@plt+0x30490>
   3ed1c:	cmp	r5, #1
   3ed20:	popeq	{r4, r5, fp, pc}
   3ed24:	ldr	r0, [r4, #16]
   3ed28:	ldr	r0, [r0, #28]
   3ed2c:	pop	{r4, r5, fp, lr}
   3ed30:	b	41844 <fputs@plt+0x30490>
   3ed34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ed38:	add	fp, sp, #28
   3ed3c:	sub	sp, sp, #4
   3ed40:	mov	r6, r0
   3ed44:	cmp	r1, #1
   3ed48:	ldr	r4, [r0, #8]
   3ed4c:	mov	r9, r2
   3ed50:	ldr	r2, [fp, #8]
   3ed54:	mov	sl, r1
   3ed58:	mov	r1, #88	; 0x58
   3ed5c:	str	r3, [sp]
   3ed60:	ldrge	r0, [r6, #28]
   3ed64:	add	r8, r1, r9, lsl #3
   3ed68:	mov	r7, r8
   3ed6c:	subge	r0, r0, sl
   3ed70:	addge	r0, r0, r0, lsl #2
   3ed74:	addge	r4, r4, r0, lsl #3
   3ed78:	mov	r0, #288	; 0x120
   3ed7c:	cmp	r2, #0
   3ed80:	addeq	r7, r0, r9, lsl #3
   3ed84:	ldr	r0, [r6, #56]	; 0x38
   3ed88:	ldr	r1, [r0, sl, lsl #2]
   3ed8c:	cmp	r1, #0
   3ed90:	beq	3eda8 <fputs@plt+0x2d9f4>
   3ed94:	mov	r0, r6
   3ed98:	bl	330d4 <fputs@plt+0x21d20>
   3ed9c:	ldr	r0, [r6, #56]	; 0x38
   3eda0:	mov	r1, #0
   3eda4:	str	r1, [r0, sl, lsl #2]
   3eda8:	ldr	r0, [r4, #24]
   3edac:	cmp	r0, r7
   3edb0:	bge	3edd8 <fputs@plt+0x2da24>
   3edb4:	mov	r0, r4
   3edb8:	mov	r1, r7
   3edbc:	mov	r2, #0
   3edc0:	mov	r5, #0
   3edc4:	bl	33ab0 <fputs@plt+0x226fc>
   3edc8:	cmp	r0, #0
   3edcc:	bne	3ee4c <fputs@plt+0x2da98>
   3edd0:	ldr	r5, [r4, #16]!
   3edd4:	b	3edf0 <fputs@plt+0x2da3c>
   3edd8:	ldr	r5, [r4, #20]
   3eddc:	str	r5, [r4, #16]
   3ede0:	ldrh	r0, [r4, #8]
   3ede4:	and	r0, r0, #13
   3ede8:	strh	r0, [r4, #8]
   3edec:	add	r4, r4, #16
   3edf0:	ldr	r0, [r6, #56]	; 0x38
   3edf4:	mov	r1, #0
   3edf8:	mov	r2, #88	; 0x58
   3edfc:	str	r5, [r0, sl, lsl #2]
   3ee00:	mov	r0, r5
   3ee04:	bl	11174 <memset@plt>
   3ee08:	ldr	r0, [fp, #8]
   3ee0c:	mov	r1, r0
   3ee10:	strb	r0, [r5]
   3ee14:	ldr	r0, [sp]
   3ee18:	cmp	r1, #0
   3ee1c:	strb	r0, [r5, #1]
   3ee20:	add	r0, r5, r9, lsl #2
   3ee24:	strh	r9, [r5, #12]
   3ee28:	add	r0, r0, #80	; 0x50
   3ee2c:	str	r0, [r5, #76]	; 0x4c
   3ee30:	bne	3ee4c <fputs@plt+0x2da98>
   3ee34:	ldr	r0, [r4]
   3ee38:	mov	r1, #0
   3ee3c:	mov	r2, #68	; 0x44
   3ee40:	add	r0, r0, r8
   3ee44:	str	r0, [r5, #16]
   3ee48:	bl	11174 <memset@plt>
   3ee4c:	mov	r0, r5
   3ee50:	sub	sp, fp, #28
   3ee54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ee58:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3ee5c:	add	fp, sp, #24
   3ee60:	sub	sp, sp, #8
   3ee64:	cmp	r1, #0
   3ee68:	ble	3ef64 <fputs@plt+0x2dbb0>
   3ee6c:	mov	r8, r0
   3ee70:	ldr	r0, [r0]
   3ee74:	mov	r6, r3
   3ee78:	mov	r5, r2
   3ee7c:	mov	r4, r1
   3ee80:	cmp	r2, #0
   3ee84:	ldr	r7, [r8, #4]
   3ee88:	str	r0, [r7, #4]
   3ee8c:	beq	3eec8 <fputs@plt+0x2db14>
   3ee90:	ldr	r0, [r7, #80]	; 0x50
   3ee94:	cmp	r0, #0
   3ee98:	bne	3eec8 <fputs@plt+0x2db14>
   3ee9c:	ldr	r0, [r7, #32]
   3eea0:	bl	2b0d0 <fputs@plt+0x19d1c>
   3eea4:	cmp	r0, #0
   3eea8:	str	r0, [r7, #80]	; 0x50
   3eeac:	beq	3efa0 <fputs@plt+0x2dbec>
   3eeb0:	mov	r1, #0
   3eeb4:	str	r1, [r0, #4]
   3eeb8:	str	r1, [r0]
   3eebc:	ldr	r0, [r7, #80]	; 0x50
   3eec0:	add	r0, r0, #4
   3eec4:	str	r0, [r7, #80]	; 0x50
   3eec8:	ldr	r0, [fp, #8]
   3eecc:	cmp	r4, #1
   3eed0:	bne	3eee0 <fputs@plt+0x2db2c>
   3eed4:	ldr	r4, [r7, #44]	; 0x2c
   3eed8:	cmp	r4, #0
   3eedc:	movwne	r4, #1
   3eee0:	mov	r1, #255	; 0xff
   3eee4:	cmp	r5, #0
   3eee8:	strb	r1, [r0, #68]	; 0x44
   3eeec:	mov	r1, #2
   3eef0:	movwne	r5, #1
   3eef4:	str	r4, [r0, #52]	; 0x34
   3eef8:	str	r6, [r0, #72]	; 0x48
   3eefc:	str	r8, [r0]
   3ef00:	str	r7, [r0, #4]
   3ef04:	movwne	r1, #0
   3ef08:	strb	r5, [r0, #64]	; 0x40
   3ef0c:	strb	r1, [r0, #65]	; 0x41
   3ef10:	ldr	r1, [r7, #8]
   3ef14:	cmp	r1, #0
   3ef18:	beq	3ef50 <fputs@plt+0x2db9c>
   3ef1c:	mov	r2, r1
   3ef20:	ldr	r3, [r2, #52]	; 0x34
   3ef24:	cmp	r3, r4
   3ef28:	bne	3ef44 <fputs@plt+0x2db90>
   3ef2c:	ldrb	r3, [r2, #64]	; 0x40
   3ef30:	orr	r3, r3, #32
   3ef34:	strb	r3, [r2, #64]	; 0x40
   3ef38:	ldrb	r3, [r0, #64]	; 0x40
   3ef3c:	orr	r3, r3, #32
   3ef40:	strb	r3, [r0, #64]	; 0x40
   3ef44:	ldr	r2, [r2, #8]
   3ef48:	cmp	r2, #0
   3ef4c:	bne	3ef20 <fputs@plt+0x2db6c>
   3ef50:	mov	r4, #0
   3ef54:	str	r1, [r0, #8]
   3ef58:	str	r0, [r7, #8]
   3ef5c:	strb	r4, [r0, #66]	; 0x42
   3ef60:	b	3ef94 <fputs@plt+0x2dbe0>
   3ef64:	movw	r0, #63693	; 0xf8cd
   3ef68:	movw	r1, #64300	; 0xfb2c
   3ef6c:	movw	r2, #64598	; 0xfc56
   3ef70:	movw	r3, #59956	; 0xea34
   3ef74:	mov	r4, #11
   3ef78:	movt	r0, #8
   3ef7c:	movt	r1, #8
   3ef80:	movt	r2, #8
   3ef84:	add	r0, r0, #20
   3ef88:	str	r0, [sp]
   3ef8c:	mov	r0, #11
   3ef90:	bl	15d70 <fputs@plt+0x49bc>
   3ef94:	mov	r0, r4
   3ef98:	sub	sp, fp, #24
   3ef9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3efa0:	mov	r4, #7
   3efa4:	b	3ef94 <fputs@plt+0x2dbe0>
   3efa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3efac:	add	fp, sp, #28
   3efb0:	sub	sp, sp, #44	; 0x2c
   3efb4:	mov	r8, r0
   3efb8:	ldr	r0, [r0]
   3efbc:	mov	sl, r1
   3efc0:	mov	r4, r2
   3efc4:	ldr	r9, [r8, #4]
   3efc8:	str	r0, [r9, #4]
   3efcc:	ldrb	r1, [r9, #17]
   3efd0:	cmp	r1, #0
   3efd4:	beq	3f12c <fputs@plt+0x2dd78>
   3efd8:	ldr	r1, [r9, #8]
   3efdc:	str	r4, [sp, #12]
   3efe0:	b	3eff4 <fputs@plt+0x2dc40>
   3efe4:	ldrb	r2, [r1, #64]	; 0x40
   3efe8:	and	r2, r2, #251	; 0xfb
   3efec:	strb	r2, [r1, #64]	; 0x40
   3eff0:	ldr	r1, [r1, #8]
   3eff4:	cmp	r1, #0
   3eff8:	bne	3efe4 <fputs@plt+0x2dc30>
   3effc:	str	r0, [r9, #4]
   3f000:	movw	r1, #17320	; 0x43a8
   3f004:	mov	r3, #1
   3f008:	ldr	r0, [r9, #12]
   3f00c:	movt	r1, #10
   3f010:	ldr	r1, [r1]
   3f014:	ldr	r0, [r0, #56]	; 0x38
   3f018:	ldr	r0, [r0, #52]	; 0x34
   3f01c:	rev	r0, r0
   3f020:	str	r0, [sp, #36]	; 0x24
   3f024:	ldr	r2, [r9, #32]
   3f028:	udiv	r1, r1, r2
   3f02c:	movw	r2, #52429	; 0xcccd
   3f030:	movt	r2, #52428	; 0xcccc
   3f034:	add	r4, r0, #1
   3f038:	mov	r5, #0
   3f03c:	cmp	r4, #2
   3f040:	bcc	3f070 <fputs@plt+0x2dcbc>
   3f044:	ldr	r5, [r9, #36]	; 0x24
   3f048:	umull	r5, r6, r5, r2
   3f04c:	add	r6, r3, r6, lsr #2
   3f050:	sub	r5, r0, #1
   3f054:	udiv	r5, r5, r6
   3f058:	mul	r7, r5, r6
   3f05c:	add	r7, r7, #1
   3f060:	cmp	r7, r1
   3f064:	mov	r7, #2
   3f068:	movweq	r7, #3
   3f06c:	mla	r5, r5, r6, r7
   3f070:	cmp	r0, r1
   3f074:	mov	r0, r4
   3f078:	beq	3f034 <fputs@plt+0x2dc80>
   3f07c:	cmp	r4, r5
   3f080:	mov	r0, r4
   3f084:	beq	3f034 <fputs@plt+0x2dc80>
   3f088:	mov	r0, #1
   3f08c:	add	r1, sp, #24
   3f090:	add	r2, sp, #28
   3f094:	mov	r3, r4
   3f098:	str	r4, [sp, #36]	; 0x24
   3f09c:	str	r0, [sp]
   3f0a0:	mov	r0, r9
   3f0a4:	bl	3078c <fputs@plt+0x1f3d8>
   3f0a8:	mov	r5, r0
   3f0ac:	cmp	r0, #0
   3f0b0:	str	r0, [sp, #32]
   3f0b4:	bne	3f1f8 <fputs@plt+0x2de44>
   3f0b8:	mov	r6, sl
   3f0bc:	ldr	sl, [sp, #28]
   3f0c0:	cmp	sl, r4
   3f0c4:	bne	3f190 <fputs@plt+0x2dddc>
   3f0c8:	ldr	sl, [sp, #24]
   3f0cc:	str	sl, [fp, #-32]	; 0xffffffe0
   3f0d0:	add	r0, sp, #32
   3f0d4:	mov	r1, r4
   3f0d8:	mov	r2, #1
   3f0dc:	mov	r3, #0
   3f0e0:	str	r0, [sp]
   3f0e4:	mov	r0, r9
   3f0e8:	bl	31798 <fputs@plt+0x203e4>
   3f0ec:	ldr	r5, [sp, #32]
   3f0f0:	cmp	r5, #0
   3f0f4:	bne	3f118 <fputs@plt+0x2dd64>
   3f0f8:	mov	r0, r8
   3f0fc:	mov	r1, #4
   3f100:	mov	r2, r4
   3f104:	bl	189a0 <fputs@plt+0x75ec>
   3f108:	cmp	r0, #0
   3f10c:	str	r0, [sp, #32]
   3f110:	beq	3f204 <fputs@plt+0x2de50>
   3f114:	mov	r5, r0
   3f118:	cmp	sl, #0
   3f11c:	beq	3f1f8 <fputs@plt+0x2de44>
   3f120:	ldr	r0, [sl, #72]	; 0x48
   3f124:	bl	2df48 <fputs@plt+0x1cb94>
   3f128:	b	3f1f8 <fputs@plt+0x2de44>
   3f12c:	mov	r0, #0
   3f130:	sub	r1, fp, #32
   3f134:	add	r2, sp, #36	; 0x24
   3f138:	mov	r3, #1
   3f13c:	str	r0, [sp]
   3f140:	mov	r0, r9
   3f144:	bl	3078c <fputs@plt+0x1f3d8>
   3f148:	mov	r5, r0
   3f14c:	cmp	r0, #0
   3f150:	str	r0, [sp, #32]
   3f154:	bne	3f1f8 <fputs@plt+0x2de44>
   3f158:	mov	r6, sl
   3f15c:	ldr	sl, [fp, #-32]	; 0xffffffe0
   3f160:	mov	r1, #13
   3f164:	tst	r4, #1
   3f168:	mov	r0, sl
   3f16c:	movweq	r1, #10
   3f170:	bl	2f1c8 <fputs@plt+0x1de14>
   3f174:	ldr	r0, [sl, #72]	; 0x48
   3f178:	cmp	r0, #0
   3f17c:	blne	2df48 <fputs@plt+0x1cb94>
   3f180:	ldr	r0, [sp, #36]	; 0x24
   3f184:	mov	r5, #0
   3f188:	str	r0, [r6]
   3f18c:	b	3f1f8 <fputs@plt+0x2de44>
   3f190:	mov	r5, #0
   3f194:	strb	r5, [sp, #23]
   3f198:	str	r5, [sp, #16]
   3f19c:	ldr	r0, [r9, #8]
   3f1a0:	cmp	r0, #0
   3f1a4:	beq	3f1b8 <fputs@plt+0x2de04>
   3f1a8:	mov	r1, #0
   3f1ac:	mov	r2, #0
   3f1b0:	bl	2ff10 <fputs@plt+0x1eb5c>
   3f1b4:	mov	r5, r0
   3f1b8:	ldr	r0, [sp, #24]
   3f1bc:	str	r5, [sp, #32]
   3f1c0:	cmp	r0, #0
   3f1c4:	ldrne	r0, [r0, #72]	; 0x48
   3f1c8:	blne	2df48 <fputs@plt+0x1cb94>
   3f1cc:	cmp	r5, #0
   3f1d0:	bne	3f1f8 <fputs@plt+0x2de44>
   3f1d4:	sub	r2, fp, #32
   3f1d8:	mov	r0, r9
   3f1dc:	mov	r1, r4
   3f1e0:	mov	r3, #0
   3f1e4:	bl	2edf8 <fputs@plt+0x1da44>
   3f1e8:	mov	r5, r0
   3f1ec:	cmp	r0, #0
   3f1f0:	str	r0, [sp, #32]
   3f1f4:	beq	3f20c <fputs@plt+0x2de58>
   3f1f8:	mov	r0, r5
   3f1fc:	sub	sp, fp, #28
   3f200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f204:	ldr	r4, [sp, #12]
   3f208:	b	3f160 <fputs@plt+0x2ddac>
   3f20c:	add	r2, sp, #23
   3f210:	add	r3, sp, #16
   3f214:	mov	r0, r9
   3f218:	mov	r1, r4
   3f21c:	bl	30648 <fputs@plt+0x1f294>
   3f220:	ldrb	r2, [sp, #23]
   3f224:	mov	r5, r0
   3f228:	str	r0, [sp, #32]
   3f22c:	sub	r0, r2, #1
   3f230:	uxtb	r0, r0
   3f234:	cmp	r0, #1
   3f238:	bhi	3f278 <fputs@plt+0x2dec4>
   3f23c:	movw	r0, #63693	; 0xf8cd
   3f240:	movw	r1, #64300	; 0xfb2c
   3f244:	movw	r2, #64598	; 0xfc56
   3f248:	movw	r3, #64159	; 0xfa9f
   3f24c:	mov	r5, #11
   3f250:	movt	r0, #8
   3f254:	movt	r1, #8
   3f258:	movt	r2, #8
   3f25c:	add	r0, r0, #20
   3f260:	str	r0, [sp]
   3f264:	mov	r0, #11
   3f268:	bl	15d70 <fputs@plt+0x49bc>
   3f26c:	ldr	r7, [fp, #-32]	; 0xffffffe0
   3f270:	str	r5, [sp, #32]
   3f274:	b	3f284 <fputs@plt+0x2ded0>
   3f278:	ldr	r7, [fp, #-32]	; 0xffffffe0
   3f27c:	cmp	r5, #0
   3f280:	beq	3f294 <fputs@plt+0x2dee0>
   3f284:	cmp	r7, #0
   3f288:	beq	3f1f8 <fputs@plt+0x2de44>
   3f28c:	ldr	r0, [r7, #72]	; 0x48
   3f290:	b	3f124 <fputs@plt+0x2dd70>
   3f294:	ldr	r3, [sp, #16]
   3f298:	mov	r0, #0
   3f29c:	mov	r1, r7
   3f2a0:	str	sl, [sp]
   3f2a4:	str	r0, [sp, #4]
   3f2a8:	mov	r0, r9
   3f2ac:	bl	31144 <fputs@plt+0x1fd90>
   3f2b0:	str	r0, [sp, #32]
   3f2b4:	cmp	r7, #0
   3f2b8:	mov	r5, r0
   3f2bc:	ldrne	r0, [r7, #72]	; 0x48
   3f2c0:	blne	2df48 <fputs@plt+0x1cb94>
   3f2c4:	cmp	r5, #0
   3f2c8:	bne	3f1f8 <fputs@plt+0x2de44>
   3f2cc:	sub	r2, fp, #32
   3f2d0:	mov	r0, r9
   3f2d4:	mov	r1, r4
   3f2d8:	mov	r3, #0
   3f2dc:	bl	2edf8 <fputs@plt+0x1da44>
   3f2e0:	mov	r5, r0
   3f2e4:	cmp	r0, #0
   3f2e8:	str	r0, [sp, #32]
   3f2ec:	bne	3f1f8 <fputs@plt+0x2de44>
   3f2f0:	ldr	sl, [fp, #-32]	; 0xffffffe0
   3f2f4:	ldr	r0, [sl, #72]	; 0x48
   3f2f8:	bl	18b3c <fputs@plt+0x7788>
   3f2fc:	cmp	r0, #0
   3f300:	str	r0, [sp, #32]
   3f304:	bne	3f114 <fputs@plt+0x2dd60>
   3f308:	b	3f0d0 <fputs@plt+0x2dd1c>
   3f30c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f310:	add	fp, sp, #28
   3f314:	sub	sp, sp, #52	; 0x34
   3f318:	mov	r9, r0
   3f31c:	ldrb	r0, [r0, #66]	; 0x42
   3f320:	ldr	sl, [fp, #12]
   3f324:	mov	r8, r3
   3f328:	mov	r6, r2
   3f32c:	cmp	r0, #1
   3f330:	bne	3f348 <fputs@plt+0x2df94>
   3f334:	ldrb	r0, [r9, #64]	; 0x40
   3f338:	tst	r0, #2
   3f33c:	ldrbne	r2, [r9, #69]	; 0x45
   3f340:	cmpne	r2, #0
   3f344:	bne	3f44c <fputs@plt+0x2e098>
   3f348:	cmp	r1, #0
   3f34c:	str	r1, [sp, #28]
   3f350:	beq	3f3d0 <fputs@plt+0x2e01c>
   3f354:	ldr	r0, [r1]
   3f358:	movw	ip, #7100	; 0x1bbc
   3f35c:	movt	ip, #4
   3f360:	ldrh	r3, [r0, #6]
   3f364:	ldrh	r2, [r0, #8]
   3f368:	add	r2, r2, r3
   3f36c:	cmp	r2, #13
   3f370:	bhi	3f3dc <fputs@plt+0x2e028>
   3f374:	ldr	r2, [r0, #16]
   3f378:	ldr	r7, [r1, #4]
   3f37c:	mov	r3, #1
   3f380:	ldrb	r2, [r2]
   3f384:	ldrh	r7, [r7, #8]
   3f388:	cmp	r2, #0
   3f38c:	mvneq	r3, #0
   3f390:	cmp	r2, #0
   3f394:	strb	r3, [r1, #12]
   3f398:	mvn	r3, #0
   3f39c:	movweq	r3, #1
   3f3a0:	tst	r7, #4
   3f3a4:	strb	r3, [r1, #13]
   3f3a8:	bne	3f3e4 <fputs@plt+0x2e030>
   3f3ac:	tst	r7, #25
   3f3b0:	str	ip, [sp, #36]	; 0x24
   3f3b4:	bne	3f3f0 <fputs@plt+0x2e03c>
   3f3b8:	ldr	r0, [r0, #20]
   3f3bc:	cmp	r0, #0
   3f3c0:	bne	3f3f0 <fputs@plt+0x2e03c>
   3f3c4:	movw	r0, #6800	; 0x1a90
   3f3c8:	movt	r0, #4
   3f3cc:	b	3f3ec <fputs@plt+0x2e038>
   3f3d0:	mov	r0, #0
   3f3d4:	str	r0, [sp, #36]	; 0x24
   3f3d8:	b	3f3f8 <fputs@plt+0x2e044>
   3f3dc:	str	ip, [sp, #36]	; 0x24
   3f3e0:	b	3f3f0 <fputs@plt+0x2e03c>
   3f3e4:	movw	r0, #6508	; 0x196c
   3f3e8:	movt	r0, #4
   3f3ec:	str	r0, [sp, #36]	; 0x24
   3f3f0:	mov	r0, #0
   3f3f4:	strb	r0, [r1, #11]
   3f3f8:	mov	r0, r9
   3f3fc:	bl	4146c <fputs@plt+0x300b8>
   3f400:	mov	r5, r0
   3f404:	cmp	r0, #0
   3f408:	bne	3f85c <fputs@plt+0x2e4a8>
   3f40c:	ldrb	r0, [r9, #66]	; 0x42
   3f410:	cmp	r0, #0
   3f414:	beq	3f484 <fputs@plt+0x2e0d0>
   3f418:	ldr	r0, [fp, #8]
   3f41c:	add	r1, r9, #16
   3f420:	mov	r5, #0
   3f424:	str	r9, [sp, #24]
   3f428:	str	r8, [sp, #16]
   3f42c:	str	r6, [sp, #12]
   3f430:	str	r1, [sp, #20]
   3f434:	rsb	r7, r0, #1
   3f438:	movw	r0, #63693	; 0xf8cd
   3f43c:	movt	r0, #8
   3f440:	add	r0, r0, #20
   3f444:	stmib	sp, {r0, r7}
   3f448:	b	3f4f0 <fputs@plt+0x2e13c>
   3f44c:	ldr	r2, [r9, #16]
   3f450:	ldr	r5, [r9, #20]
   3f454:	eor	r3, r5, r8
   3f458:	eor	r7, r2, r6
   3f45c:	orrs	r3, r7, r3
   3f460:	bne	3f470 <fputs@plt+0x2e0bc>
   3f464:	mov	r5, #0
   3f468:	str	r5, [sl]
   3f46c:	b	3f85c <fputs@plt+0x2e4a8>
   3f470:	tst	r0, #8
   3f474:	beq	3f348 <fputs@plt+0x2df94>
   3f478:	subs	r0, r2, r6
   3f47c:	sbcs	r0, r5, r8
   3f480:	bge	3f348 <fputs@plt+0x2df94>
   3f484:	mvn	r0, #0
   3f488:	mov	r5, #0
   3f48c:	str	r0, [sl]
   3f490:	b	3f85c <fputs@plt+0x2e4a8>
   3f494:	ldr	r9, [sp, #24]
   3f498:	ldrb	r2, [r9, #64]	; 0x40
   3f49c:	orr	r2, r2, #2
   3f4a0:	strb	r2, [r9, #64]	; 0x40
   3f4a4:	ldr	r2, [sp, #20]
   3f4a8:	strd	r0, [r2]
   3f4ac:	ldrsb	r0, [r9, #68]	; 0x44
   3f4b0:	add	r0, r9, r0, lsl #1
   3f4b4:	strh	r4, [r0, #80]	; 0x50
   3f4b8:	ldrb	r0, [sl, #4]
   3f4bc:	cmp	r0, #0
   3f4c0:	beq	3f4e4 <fputs@plt+0x2e130>
   3f4c4:	ldr	r0, [fp, #12]
   3f4c8:	ldr	r7, [sp, #8]
   3f4cc:	mov	r5, #0
   3f4d0:	str	r5, [r0]
   3f4d4:	mov	r0, #9
   3f4d8:	b	3f7b8 <fputs@plt+0x2e404>
   3f4dc:	mov	r7, #1
   3f4e0:	b	3f664 <fputs@plt+0x2e2b0>
   3f4e4:	ldr	r1, [sp, #8]
   3f4e8:	mov	r6, r4
   3f4ec:	b	3f678 <fputs@plt+0x2e2c4>
   3f4f0:	ldrsb	r0, [r9, #68]	; 0x44
   3f4f4:	mov	r6, #0
   3f4f8:	add	r1, r9, r0, lsl #1
   3f4fc:	add	r0, r9, r0, lsl #2
   3f500:	ldr	sl, [r0, #120]	; 0x78
   3f504:	ldrh	r0, [sl, #18]
   3f508:	sub	r9, r0, #1
   3f50c:	ldr	r0, [sp, #36]	; 0x24
   3f510:	asr	r4, r9, r7
   3f514:	strh	r4, [r1, #80]	; 0x50
   3f518:	cmp	r0, #0
   3f51c:	beq	3f6c8 <fputs@plt+0x2e314>
   3f520:	ldr	r8, [sp, #28]
   3f524:	ldr	r5, [sp, #36]	; 0x24
   3f528:	b	3f534 <fputs@plt+0x2e180>
   3f52c:	add	r0, r9, r6
   3f530:	asr	r4, r0, #1
   3f534:	ldr	r0, [sl, #64]	; 0x40
   3f538:	ldr	r2, [sl, #68]	; 0x44
   3f53c:	ldrb	r3, [sl, #7]
   3f540:	ldrb	r1, [r0, r4, lsl #1]!
   3f544:	ldrb	r0, [r0, #1]
   3f548:	orr	r0, r0, r1, lsl #8
   3f54c:	ldrh	r1, [sl, #20]
   3f550:	and	r0, r0, r1
   3f554:	ldrb	r0, [r2, r0]!
   3f558:	add	r1, r2, #1
   3f55c:	cmp	r0, r3
   3f560:	bls	3f634 <fputs@plt+0x2e280>
   3f564:	ldrb	r1, [r1]
   3f568:	tst	r1, #128	; 0x80
   3f56c:	bne	3f584 <fputs@plt+0x2e1d0>
   3f570:	and	r0, r0, #127	; 0x7f
   3f574:	add	r0, r1, r0, lsl #7
   3f578:	ldrh	r1, [sl, #10]
   3f57c:	cmp	r0, r1
   3f580:	bls	3f630 <fputs@plt+0x2e27c>
   3f584:	ldrb	r0, [sl, #6]
   3f588:	ldr	r5, [sp, #20]
   3f58c:	ldr	r3, [sl, #80]	; 0x50
   3f590:	sub	r1, r2, r0
   3f594:	mov	r0, sl
   3f598:	mov	r2, r5
   3f59c:	blx	r3
   3f5a0:	ldr	r7, [r5]
   3f5a4:	cmp	r7, #1
   3f5a8:	ble	3f800 <fputs@plt+0x2e44c>
   3f5ac:	add	r0, r7, #18
   3f5b0:	str	r6, [sp, #32]
   3f5b4:	asr	r1, r0, #31
   3f5b8:	bl	142d0 <fputs@plt+0x2f1c>
   3f5bc:	cmp	r0, #0
   3f5c0:	beq	3f82c <fputs@plt+0x2e478>
   3f5c4:	mov	r8, r0
   3f5c8:	ldr	r0, [sp, #24]
   3f5cc:	mov	r2, r7
   3f5d0:	mov	r3, r8
   3f5d4:	ldrsb	r1, [r0, #68]	; 0x44
   3f5d8:	add	r1, r0, r1, lsl #1
   3f5dc:	strh	r4, [r1, #80]	; 0x50
   3f5e0:	mov	r1, #2
   3f5e4:	str	r1, [sp]
   3f5e8:	mov	r1, #0
   3f5ec:	bl	30130 <fputs@plt+0x1ed7c>
   3f5f0:	cmp	r0, #0
   3f5f4:	bne	3f838 <fputs@plt+0x2e484>
   3f5f8:	mov	r6, r4
   3f5fc:	ldr	r4, [sp, #28]
   3f600:	ldr	r5, [sp, #36]	; 0x24
   3f604:	mov	r0, r7
   3f608:	mov	r1, r8
   3f60c:	mov	r2, r4
   3f610:	blx	r5
   3f614:	mov	r7, r0
   3f618:	mov	r0, r8
   3f61c:	mov	r8, r4
   3f620:	mov	r4, r6
   3f624:	bl	14400 <fputs@plt+0x304c>
   3f628:	ldr	r6, [sp, #32]
   3f62c:	b	3f640 <fputs@plt+0x2e28c>
   3f630:	add	r1, r2, #2
   3f634:	mov	r2, r8
   3f638:	blx	r5
   3f63c:	mov	r7, r0
   3f640:	cmn	r7, #1
   3f644:	ble	3f658 <fputs@plt+0x2e2a4>
   3f648:	cmp	r7, #0
   3f64c:	beq	3f7d4 <fputs@plt+0x2e420>
   3f650:	sub	r9, r4, #1
   3f654:	b	3f65c <fputs@plt+0x2e2a8>
   3f658:	add	r6, r4, #1
   3f65c:	cmp	r6, r9
   3f660:	ble	3f52c <fputs@plt+0x2e178>
   3f664:	ldrb	r0, [sl, #4]
   3f668:	ldr	r9, [sp, #24]
   3f66c:	ldr	r1, [sp, #8]
   3f670:	cmp	r0, #0
   3f674:	bne	3f868 <fputs@plt+0x2e4b4>
   3f678:	mov	r7, r1
   3f67c:	ldrh	r1, [sl, #18]
   3f680:	ldr	r0, [sl, #56]	; 0x38
   3f684:	cmp	r6, r1
   3f688:	bge	3f788 <fputs@plt+0x2e3d4>
   3f68c:	ldr	r1, [sl, #64]	; 0x40
   3f690:	ldrb	r2, [r1, r6, lsl #1]!
   3f694:	ldrb	r1, [r1, #1]
   3f698:	orr	r1, r1, r2, lsl #8
   3f69c:	ldrh	r2, [sl, #20]
   3f6a0:	and	r1, r1, r2
   3f6a4:	b	3f790 <fputs@plt+0x2e3dc>
   3f6a8:	subs	r2, r7, r0
   3f6ac:	sbcs	r2, r3, r1
   3f6b0:	bge	3f494 <fputs@plt+0x2e0e0>
   3f6b4:	cmp	r6, r4
   3f6b8:	bge	3f4dc <fputs@plt+0x2e128>
   3f6bc:	sub	r9, r4, #1
   3f6c0:	add	r0, r9, r6
   3f6c4:	asr	r4, r0, #1
   3f6c8:	ldr	r0, [sl, #64]	; 0x40
   3f6cc:	ldr	r1, [sl, #68]	; 0x44
   3f6d0:	ldrb	r2, [r0, r4, lsl #1]!
   3f6d4:	ldrb	r0, [r0, #1]
   3f6d8:	orr	r0, r0, r2, lsl #8
   3f6dc:	ldrh	r2, [sl, #20]
   3f6e0:	and	r0, r0, r2
   3f6e4:	add	r0, r1, r0
   3f6e8:	ldrb	r1, [sl, #3]
   3f6ec:	cmp	r1, #0
   3f6f0:	beq	3f71c <fputs@plt+0x2e368>
   3f6f4:	mov	r1, r0
   3f6f8:	ldrsb	r2, [r1], #1
   3f6fc:	cmn	r2, #1
   3f700:	bgt	3f718 <fputs@plt+0x2e364>
   3f704:	ldr	r0, [sl, #60]	; 0x3c
   3f708:	cmp	r1, r0
   3f70c:	mov	r0, r1
   3f710:	bcc	3f6f8 <fputs@plt+0x2e344>
   3f714:	b	3f754 <fputs@plt+0x2e3a0>
   3f718:	add	r0, r0, #1
   3f71c:	add	r1, sp, #40	; 0x28
   3f720:	bl	2aebc <fputs@plt+0x19b08>
   3f724:	ldr	r0, [sp, #40]	; 0x28
   3f728:	ldr	r7, [sp, #12]
   3f72c:	ldr	r1, [sp, #44]	; 0x2c
   3f730:	ldr	r3, [sp, #16]
   3f734:	subs	r2, r0, r7
   3f738:	sbcs	r2, r1, r3
   3f73c:	bge	3f6a8 <fputs@plt+0x2e2f4>
   3f740:	add	r6, r4, #1
   3f744:	cmp	r4, r9
   3f748:	blt	3f6c0 <fputs@plt+0x2e30c>
   3f74c:	mvn	r7, #0
   3f750:	b	3f664 <fputs@plt+0x2e2b0>
   3f754:	ldr	r0, [sp, #4]
   3f758:	movw	r1, #64300	; 0xfb2c
   3f75c:	movw	r2, #64598	; 0xfc56
   3f760:	movw	r3, #60948	; 0xee14
   3f764:	movt	r1, #8
   3f768:	movt	r2, #8
   3f76c:	str	r0, [sp]
   3f770:	mov	r0, #11
   3f774:	bl	15d70 <fputs@plt+0x49bc>
   3f778:	ldr	r9, [sp, #24]
   3f77c:	ldr	r7, [sp, #8]
   3f780:	mov	r0, #1
   3f784:	b	3f7b8 <fputs@plt+0x2e404>
   3f788:	ldrb	r1, [sl, #5]
   3f78c:	add	r1, r1, #8
   3f790:	ldr	r0, [r0, r1]
   3f794:	ldrsb	r1, [r9, #68]	; 0x44
   3f798:	add	r1, r9, r1, lsl #1
   3f79c:	strh	r6, [r1, #80]	; 0x50
   3f7a0:	rev	r1, r0
   3f7a4:	mov	r0, r9
   3f7a8:	bl	4162c <fputs@plt+0x30278>
   3f7ac:	cmp	r0, #0
   3f7b0:	mov	r5, r0
   3f7b4:	movwne	r0, #2
   3f7b8:	cmp	r0, #0
   3f7bc:	beq	3f4f0 <fputs@plt+0x2e13c>
   3f7c0:	cmp	r0, #9
   3f7c4:	cmpne	r0, #2
   3f7c8:	beq	3f848 <fputs@plt+0x2e494>
   3f7cc:	mov	r5, #11
   3f7d0:	b	3f85c <fputs@plt+0x2e4a8>
   3f7d4:	ldr	r1, [fp, #12]
   3f7d8:	ldr	r9, [sp, #24]
   3f7dc:	mov	r0, #0
   3f7e0:	str	r0, [r1]
   3f7e4:	ldrsb	r0, [r9, #68]	; 0x44
   3f7e8:	add	r0, r9, r0, lsl #1
   3f7ec:	strh	r4, [r0, #80]	; 0x50
   3f7f0:	ldrb	r5, [r8, #11]
   3f7f4:	cmp	r5, #0
   3f7f8:	movwne	r5, #11
   3f7fc:	b	3f848 <fputs@plt+0x2e494>
   3f800:	ldr	r0, [sp, #4]
   3f804:	movw	r1, #64300	; 0xfb2c
   3f808:	movw	r2, #64598	; 0xfc56
   3f80c:	movw	r3, #61021	; 0xee5d
   3f810:	mov	r5, #11
   3f814:	movt	r1, #8
   3f818:	movt	r2, #8
   3f81c:	str	r0, [sp]
   3f820:	mov	r0, #11
   3f824:	bl	15d70 <fputs@plt+0x49bc>
   3f828:	b	3f844 <fputs@plt+0x2e490>
   3f82c:	ldr	r9, [sp, #24]
   3f830:	mov	r5, #7
   3f834:	b	3f848 <fputs@plt+0x2e494>
   3f838:	mov	r5, r0
   3f83c:	mov	r0, r8
   3f840:	bl	14400 <fputs@plt+0x304c>
   3f844:	ldr	r9, [sp, #24]
   3f848:	mov	r0, #0
   3f84c:	strh	r0, [r9, #34]	; 0x22
   3f850:	ldrb	r0, [r9, #64]	; 0x40
   3f854:	and	r0, r0, #249	; 0xf9
   3f858:	strb	r0, [r9, #64]	; 0x40
   3f85c:	mov	r0, r5
   3f860:	sub	sp, fp, #28
   3f864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f868:	ldrsb	r0, [r9, #68]	; 0x44
   3f86c:	mov	r5, #0
   3f870:	add	r0, r9, r0, lsl #1
   3f874:	strh	r4, [r0, #80]	; 0x50
   3f878:	ldr	r0, [fp, #12]
   3f87c:	str	r7, [r0]
   3f880:	b	3f848 <fputs@plt+0x2e494>
   3f884:	push	{r4, sl, fp, lr}
   3f888:	add	fp, sp, #8
   3f88c:	mov	r2, #0
   3f890:	strh	r2, [r0, #34]	; 0x22
   3f894:	ldrb	r3, [r0, #64]	; 0x40
   3f898:	and	r3, r3, #249	; 0xf9
   3f89c:	strb	r3, [r0, #64]	; 0x40
   3f8a0:	str	r2, [r1]
   3f8a4:	ldrb	r2, [r0, #66]	; 0x42
   3f8a8:	cmp	r2, #1
   3f8ac:	bne	3f8f8 <fputs@plt+0x2e544>
   3f8b0:	ldrsb	r2, [r0, #68]	; 0x44
   3f8b4:	add	r3, r0, r2, lsl #2
   3f8b8:	ldr	ip, [r3, #120]	; 0x78
   3f8bc:	add	r3, r0, r2, lsl #1
   3f8c0:	ldrh	lr, [r3, #80]!	; 0x50
   3f8c4:	add	r2, lr, #1
   3f8c8:	strh	r2, [r3]
   3f8cc:	uxth	r2, r2
   3f8d0:	ldrh	r4, [ip, #18]
   3f8d4:	cmp	r2, r4
   3f8d8:	bcs	3f8f4 <fputs@plt+0x2e540>
   3f8dc:	ldrb	r1, [ip, #4]
   3f8e0:	cmp	r1, #0
   3f8e4:	movne	r0, #0
   3f8e8:	popne	{r4, sl, fp, pc}
   3f8ec:	pop	{r4, sl, fp, lr}
   3f8f0:	b	422d8 <fputs@plt+0x30f24>
   3f8f4:	strh	lr, [r3]
   3f8f8:	pop	{r4, sl, fp, lr}
   3f8fc:	b	42164 <fputs@plt+0x30db0>
   3f900:	mov	r2, #0
   3f904:	str	r2, [r1]
   3f908:	strh	r2, [r0, #34]	; 0x22
   3f90c:	ldrb	r2, [r0, #64]	; 0x40
   3f910:	ldrb	r3, [r0, #66]	; 0x42
   3f914:	and	r2, r2, #241	; 0xf1
   3f918:	cmp	r3, #1
   3f91c:	strb	r2, [r0, #64]	; 0x40
   3f920:	bne	3f958 <fputs@plt+0x2e5a4>
   3f924:	ldrsb	r3, [r0, #68]	; 0x44
   3f928:	add	r2, r0, r3, lsl #1
   3f92c:	ldrh	ip, [r2, #80]!	; 0x50
   3f930:	cmp	ip, #0
   3f934:	beq	3f958 <fputs@plt+0x2e5a4>
   3f938:	add	r3, r0, r3, lsl #2
   3f93c:	ldr	r3, [r3, #120]	; 0x78
   3f940:	ldrb	r3, [r3, #4]
   3f944:	cmp	r3, #0
   3f948:	subne	r0, ip, #1
   3f94c:	strhne	r0, [r2]
   3f950:	movne	r0, #0
   3f954:	bxne	lr
   3f958:	b	42340 <fputs@plt+0x30f8c>
   3f95c:	push	{r4, r5, r6, sl, fp, lr}
   3f960:	add	fp, sp, #16
   3f964:	ldrh	r5, [r0, #6]
   3f968:	mov	r6, r3
   3f96c:	mov	r3, r2
   3f970:	mov	r4, r0
   3f974:	mov	r2, #56	; 0x38
   3f978:	add	r0, r5, r5, lsl #2
   3f97c:	add	r2, r2, r0, lsl #3
   3f980:	rsb	r0, r1, #0
   3f984:	and	r0, r0, #7
   3f988:	add	r3, r0, r3
   3f98c:	cmp	r2, r3
   3f990:	ble	3f9ac <fputs@plt+0x2e5f8>
   3f994:	ldr	r0, [r4, #12]
   3f998:	cmp	r0, #0
   3f99c:	beq	3f9bc <fputs@plt+0x2e608>
   3f9a0:	mov	r3, #0
   3f9a4:	bl	238bc <fputs@plt+0x12508>
   3f9a8:	b	3f9c8 <fputs@plt+0x2e614>
   3f9ac:	mov	r2, #0
   3f9b0:	add	r0, r1, r0
   3f9b4:	str	r2, [r6]
   3f9b8:	b	3f9dc <fputs@plt+0x2e628>
   3f9bc:	mov	r0, r2
   3f9c0:	mov	r1, #0
   3f9c4:	bl	142d0 <fputs@plt+0x2f1c>
   3f9c8:	cmp	r0, #0
   3f9cc:	str	r0, [r6]
   3f9d0:	moveq	r0, #0
   3f9d4:	popeq	{r4, r5, r6, sl, fp, pc}
   3f9d8:	ldrh	r5, [r4, #6]
   3f9dc:	add	r1, r0, #16
   3f9e0:	str	r4, [r0]
   3f9e4:	str	r1, [r0, #4]
   3f9e8:	add	r1, r5, #1
   3f9ec:	strh	r1, [r0, #8]
   3f9f0:	pop	{r4, r5, r6, sl, fp, pc}
   3f9f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f9f8:	add	fp, sp, #28
   3f9fc:	sub	sp, sp, #20
   3fa00:	mov	r7, r0
   3fa04:	mov	r0, #0
   3fa08:	mov	r5, r2
   3fa0c:	str	r1, [sp, #4]
   3fa10:	str	r3, [sp, #8]
   3fa14:	strb	r0, [r3, #10]
   3fa18:	ldrsb	r0, [r2]
   3fa1c:	ldr	r6, [r3, #4]
   3fa20:	cmp	r0, #0
   3fa24:	blt	3fa38 <fputs@plt+0x2e684>
   3fa28:	uxtb	r9, r0
   3fa2c:	mov	r4, #1
   3fa30:	str	r9, [sp, #16]
   3fa34:	b	3fa4c <fputs@plt+0x2e698>
   3fa38:	add	r1, sp, #16
   3fa3c:	mov	r0, r5
   3fa40:	bl	3ea80 <fputs@plt+0x2d6cc>
   3fa44:	ldr	r9, [sp, #16]
   3fa48:	mov	r4, r0
   3fa4c:	mov	sl, r9
   3fa50:	mov	r8, #0
   3fa54:	ldr	r0, [sp, #4]
   3fa58:	cmp	sl, r0
   3fa5c:	bgt	3fadc <fputs@plt+0x2e728>
   3fa60:	cmp	r4, r9
   3fa64:	bcs	3fadc <fputs@plt+0x2e728>
   3fa68:	mov	r0, r5
   3fa6c:	ldrsb	r1, [r0, r4]!
   3fa70:	cmp	r1, #0
   3fa74:	blt	3fa88 <fputs@plt+0x2e6d4>
   3fa78:	uxtb	r1, r1
   3fa7c:	mov	r0, #1
   3fa80:	str	r1, [sp, #12]
   3fa84:	b	3fa94 <fputs@plt+0x2e6e0>
   3fa88:	add	r1, sp, #12
   3fa8c:	bl	3ea80 <fputs@plt+0x2d6cc>
   3fa90:	ldr	r1, [sp, #12]
   3fa94:	ldrb	r2, [r7, #4]
   3fa98:	mov	r3, #0
   3fa9c:	add	r4, r4, r0
   3faa0:	add	r0, r5, sl
   3faa4:	strb	r2, [r6, #10]
   3faa8:	ldr	r2, [r7, #12]
   3faac:	str	r3, [r6, #24]
   3fab0:	str	r2, [r6, #32]
   3fab4:	mov	r2, r6
   3fab8:	bl	3eb6c <fputs@plt+0x2d7b8>
   3fabc:	add	sl, r0, sl
   3fac0:	ldr	r0, [sp, #8]
   3fac4:	add	r8, r8, #1
   3fac8:	add	r6, r6, #40	; 0x28
   3facc:	uxth	r1, r8
   3fad0:	ldrh	r0, [r0, #8]
   3fad4:	cmp	r1, r0
   3fad8:	bcc	3fa54 <fputs@plt+0x2e6a0>
   3fadc:	ldr	r0, [sp, #8]
   3fae0:	strh	r8, [r0, #8]
   3fae4:	sub	sp, fp, #28
   3fae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3faec:	push	{r4, r5, r6, sl, fp, lr}
   3faf0:	add	fp, sp, #16
   3faf4:	mov	r4, r0
   3faf8:	ldrb	r0, [r0, #66]	; 0x42
   3fafc:	mov	r5, r1
   3fb00:	cmp	r0, #1
   3fb04:	bne	3fb18 <fputs@plt+0x2e764>
   3fb08:	ldrb	r0, [r4, #64]	; 0x40
   3fb0c:	mov	r6, #0
   3fb10:	tst	r0, #8
   3fb14:	bne	3fb2c <fputs@plt+0x2e778>
   3fb18:	mov	r0, r4
   3fb1c:	bl	4146c <fputs@plt+0x300b8>
   3fb20:	mov	r6, r0
   3fb24:	cmp	r0, #0
   3fb28:	beq	3fb34 <fputs@plt+0x2e780>
   3fb2c:	mov	r0, r6
   3fb30:	pop	{r4, r5, r6, sl, fp, pc}
   3fb34:	ldrb	r0, [r4, #66]	; 0x42
   3fb38:	cmp	r0, #0
   3fb3c:	beq	3fb6c <fputs@plt+0x2e7b8>
   3fb40:	mov	r6, #0
   3fb44:	mov	r0, r4
   3fb48:	str	r6, [r5]
   3fb4c:	bl	424c4 <fputs@plt+0x31110>
   3fb50:	ldrb	r1, [r4, #64]	; 0x40
   3fb54:	cmp	r0, #0
   3fb58:	beq	3fb7c <fputs@plt+0x2e7c8>
   3fb5c:	and	r1, r1, #247	; 0xf7
   3fb60:	mov	r6, r0
   3fb64:	strb	r1, [r4, #64]	; 0x40
   3fb68:	b	3fb2c <fputs@plt+0x2e778>
   3fb6c:	mov	r0, #1
   3fb70:	mov	r6, #0
   3fb74:	str	r0, [r5]
   3fb78:	b	3fb2c <fputs@plt+0x2e778>
   3fb7c:	orr	r0, r1, #8
   3fb80:	strb	r0, [r4, #64]	; 0x40
   3fb84:	b	3fb2c <fputs@plt+0x2e778>
   3fb88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fb8c:	add	fp, sp, #28
   3fb90:	sub	sp, sp, #68	; 0x44
   3fb94:	ldr	r7, [fp, #24]
   3fb98:	mov	r8, r0
   3fb9c:	str	r7, [sp, #48]	; 0x30
   3fba0:	ldrb	r0, [r0, #66]	; 0x42
   3fba4:	cmp	r0, #4
   3fba8:	bne	3fbb4 <fputs@plt+0x2e800>
   3fbac:	ldr	sl, [r8, #60]	; 0x3c
   3fbb0:	b	401c8 <fputs@plt+0x2ee14>
   3fbb4:	ldr	r6, [r8]
   3fbb8:	ldrb	r0, [r8, #64]	; 0x40
   3fbbc:	mov	r4, r3
   3fbc0:	mov	r9, r2
   3fbc4:	str	r1, [sp, #40]	; 0x28
   3fbc8:	ldr	r5, [r6, #4]
   3fbcc:	tst	r0, #32
   3fbd0:	beq	3fbf4 <fputs@plt+0x2e840>
   3fbd4:	ldr	r1, [r8, #52]	; 0x34
   3fbd8:	mov	r0, r5
   3fbdc:	mov	r2, r8
   3fbe0:	bl	2fbec <fputs@plt+0x1e838>
   3fbe4:	mov	sl, r0
   3fbe8:	cmp	r0, #0
   3fbec:	str	r0, [fp, #-44]	; 0xffffffd4
   3fbf0:	bne	401c8 <fputs@plt+0x2ee14>
   3fbf4:	ldr	r0, [r8, #72]	; 0x48
   3fbf8:	ldr	sl, [fp, #20]
   3fbfc:	str	r8, [sp, #20]
   3fc00:	cmp	r0, #0
   3fc04:	beq	3fc38 <fputs@plt+0x2e884>
   3fc08:	ldr	r6, [sp, #20]
   3fc0c:	cmp	r7, #0
   3fc10:	bne	3fce0 <fputs@plt+0x2e92c>
   3fc14:	ldr	r1, [sp, #40]	; 0x28
   3fc18:	add	r0, sp, #48	; 0x30
   3fc1c:	mov	r2, r9
   3fc20:	mov	r3, r4
   3fc24:	str	sl, [sp]
   3fc28:	str	r0, [sp, #4]
   3fc2c:	mov	r0, r6
   3fc30:	bl	4112c <fputs@plt+0x2fd78>
   3fc34:	b	3fcd0 <fputs@plt+0x2e91c>
   3fc38:	mov	r0, #0
   3fc3c:	mov	r2, r9
   3fc40:	mov	r3, r4
   3fc44:	mov	r8, r4
   3fc48:	str	r0, [sp]
   3fc4c:	mov	r0, r6
   3fc50:	bl	42534 <fputs@plt+0x31180>
   3fc54:	subs	r0, r9, #1
   3fc58:	sbcs	r0, r4, #0
   3fc5c:	blt	3fca0 <fputs@plt+0x2e8ec>
   3fc60:	ldr	r0, [sp, #20]
   3fc64:	ldrb	r0, [r0, #64]	; 0x40
   3fc68:	ands	r0, r0, #2
   3fc6c:	beq	3fca0 <fputs@plt+0x2e8ec>
   3fc70:	ldr	r2, [sp, #20]
   3fc74:	subs	r0, r9, #1
   3fc78:	sbc	r1, r4, #0
   3fc7c:	ldrd	r2, [r2, #16]
   3fc80:	eor	r1, r3, r1
   3fc84:	eor	r0, r2, r0
   3fc88:	orrs	r0, r0, r1
   3fc8c:	bne	3fca0 <fputs@plt+0x2e8ec>
   3fc90:	ldr	r6, [sp, #20]
   3fc94:	mvn	r0, #0
   3fc98:	str	r0, [sp, #48]	; 0x30
   3fc9c:	b	3fce0 <fputs@plt+0x2e92c>
   3fca0:	ldr	r6, [sp, #20]
   3fca4:	cmp	r7, #0
   3fca8:	bne	3fce0 <fputs@plt+0x2e92c>
   3fcac:	add	r0, sp, #48	; 0x30
   3fcb0:	mov	r1, #0
   3fcb4:	mov	r2, r9
   3fcb8:	mov	r3, r4
   3fcbc:	str	sl, [sp]
   3fcc0:	str	r0, [sp, #4]
   3fcc4:	mov	r0, r6
   3fcc8:	bl	3f30c <fputs@plt+0x2df58>
   3fccc:	mov	r4, r8
   3fcd0:	mov	sl, r0
   3fcd4:	cmp	r0, #0
   3fcd8:	str	r0, [fp, #-44]	; 0xffffffd4
   3fcdc:	bne	401c8 <fputs@plt+0x2ee14>
   3fce0:	ldrsb	r1, [r6, #68]	; 0x44
   3fce4:	ldr	r0, [fp, #16]
   3fce8:	ldr	r7, [fp, #12]
   3fcec:	mov	r2, #0
   3fcf0:	add	r1, r6, r1, lsl #2
   3fcf4:	add	r8, r0, r7
   3fcf8:	ldr	r6, [r1, #120]	; 0x78
   3fcfc:	ldr	r1, [r5, #80]	; 0x50
   3fd00:	str	r2, [fp, #-36]	; 0xffffffdc
   3fd04:	str	r1, [sp, #24]
   3fd08:	ldr	r1, [r6, #52]	; 0x34
   3fd0c:	str	r2, [fp, #-40]	; 0xffffffd8
   3fd10:	ldrb	r0, [r6, #3]
   3fd14:	ldrb	r5, [r6, #6]
   3fd18:	str	r1, [sp, #28]
   3fd1c:	mov	r1, #0
   3fd20:	cmp	r0, #0
   3fd24:	str	r1, [sp, #44]	; 0x2c
   3fd28:	beq	3fd44 <fputs@plt+0x2e990>
   3fd2c:	cmp	r8, #127	; 0x7f
   3fd30:	bhi	3fd4c <fputs@plt+0x2e998>
   3fd34:	ldr	r0, [sp, #24]
   3fd38:	strb	r8, [r0, r5]
   3fd3c:	mov	r0, #1
   3fd40:	b	3fd64 <fputs@plt+0x2e9b0>
   3fd44:	ldr	sl, [sp, #40]	; 0x28
   3fd48:	b	3fd6c <fputs@plt+0x2e9b8>
   3fd4c:	ldr	r0, [sp, #24]
   3fd50:	asr	r3, r8, #31
   3fd54:	mov	r2, r8
   3fd58:	add	r0, r0, r5
   3fd5c:	bl	3ecb0 <fputs@plt+0x2d8fc>
   3fd60:	uxtb	r0, r0
   3fd64:	ldr	sl, [sp, #40]	; 0x28
   3fd68:	add	r5, r0, r5
   3fd6c:	ldr	r0, [sp, #24]
   3fd70:	mov	r2, r9
   3fd74:	mov	r3, r4
   3fd78:	add	r0, r0, r5
   3fd7c:	bl	3ecb0 <fputs@plt+0x2d8fc>
   3fd80:	ldrb	r1, [r6, #2]
   3fd84:	add	r0, r0, r5
   3fd88:	str	r6, [sp, #16]
   3fd8c:	cmp	r1, #0
   3fd90:	ldr	r1, [sp, #44]	; 0x2c
   3fd94:	moveq	r8, r9
   3fd98:	moveq	r1, r7
   3fd9c:	moveq	r7, r9
   3fda0:	str	r1, [sp, #44]	; 0x2c
   3fda4:	ldr	r1, [fp, #8]
   3fda8:	movne	sl, r1
   3fdac:	ldrh	r1, [r6, #10]
   3fdb0:	cmp	r8, r1
   3fdb4:	ble	3fdf4 <fputs@plt+0x2ea40>
   3fdb8:	ldrh	r2, [r6, #12]
   3fdbc:	ldr	r6, [r6, #52]	; 0x34
   3fdc0:	ldr	r6, [r6, #36]	; 0x24
   3fdc4:	sub	r3, r8, r2
   3fdc8:	sub	r6, r6, #4
   3fdcc:	udiv	r5, r3, r6
   3fdd0:	mls	r3, r5, r6, r3
   3fdd4:	add	r6, r3, r2
   3fdd8:	cmp	r6, r1
   3fddc:	movgt	r6, r2
   3fde0:	ldr	r2, [sp, #24]
   3fde4:	add	r1, r6, r0
   3fde8:	add	r4, r2, r1
   3fdec:	add	r1, r1, #4
   3fdf0:	b	3fe08 <fputs@plt+0x2ea54>
   3fdf4:	add	r1, r8, r0
   3fdf8:	ldr	r4, [sp, #24]
   3fdfc:	mov	r6, r8
   3fe00:	cmp	r1, #4
   3fe04:	movle	r1, #4
   3fe08:	str	r1, [sp, #12]
   3fe0c:	ldr	r9, [fp, #8]
   3fe10:	cmp	r8, #1
   3fe14:	blt	40034 <fputs@plt+0x2ec80>
   3fe18:	ldr	r1, [sp, #24]
   3fe1c:	str	r4, [sp, #32]
   3fe20:	add	r4, r1, r0
   3fe24:	mov	r0, #0
   3fe28:	str	r0, [sp, #36]	; 0x24
   3fe2c:	mov	r0, #0
   3fe30:	str	r0, [sp, #40]	; 0x28
   3fe34:	cmp	r6, #0
   3fe38:	bne	3ffb0 <fputs@plt+0x2ebfc>
   3fe3c:	ldr	r4, [sp, #28]
   3fe40:	ldr	r9, [sp, #36]	; 0x24
   3fe44:	movw	ip, #52429	; 0xcccd
   3fe48:	mov	lr, #1
   3fe4c:	movt	ip, #52428	; 0xcccc
   3fe50:	ldrb	r0, [r4, #17]
   3fe54:	mov	r3, r9
   3fe58:	cmp	r0, #0
   3fe5c:	beq	3fed0 <fputs@plt+0x2eb1c>
   3fe60:	movw	r1, #17320	; 0x43a8
   3fe64:	ldr	r0, [r4, #32]
   3fe68:	movt	r1, #10
   3fe6c:	ldr	r1, [r1]
   3fe70:	udiv	r0, r1, r0
   3fe74:	mov	r1, r9
   3fe78:	add	r3, r1, #1
   3fe7c:	mov	r2, #0
   3fe80:	cmp	r3, #2
   3fe84:	bcc	3feb4 <fputs@plt+0x2eb00>
   3fe88:	ldr	r2, [r4, #36]	; 0x24
   3fe8c:	umull	r2, r6, r2, ip
   3fe90:	add	r2, lr, r6, lsr #2
   3fe94:	sub	r6, r1, #1
   3fe98:	udiv	r6, r6, r2
   3fe9c:	mul	r5, r6, r2
   3fea0:	add	r5, r5, #1
   3fea4:	cmp	r5, r0
   3fea8:	mov	r5, #2
   3feac:	movweq	r5, #3
   3feb0:	mla	r2, r6, r2, r5
   3feb4:	cmp	r1, r0
   3feb8:	mov	r1, r3
   3febc:	beq	3fe78 <fputs@plt+0x2eac4>
   3fec0:	cmp	r3, r2
   3fec4:	mov	r1, r3
   3fec8:	beq	3fe78 <fputs@plt+0x2eac4>
   3fecc:	str	r3, [fp, #-40]	; 0xffffffd8
   3fed0:	mov	r0, #0
   3fed4:	sub	r1, fp, #36	; 0x24
   3fed8:	sub	r2, fp, #40	; 0x28
   3fedc:	mov	r5, sl
   3fee0:	str	r0, [sp]
   3fee4:	mov	r0, r4
   3fee8:	bl	3078c <fputs@plt+0x1f3d8>
   3feec:	mov	sl, r0
   3fef0:	cmp	r0, #0
   3fef4:	str	r0, [fp, #-32]	; 0xffffffe0
   3fef8:	bne	3ff40 <fputs@plt+0x2eb8c>
   3fefc:	ldrb	r0, [r4, #17]
   3ff00:	cmp	r0, #0
   3ff04:	beq	3ff40 <fputs@plt+0x2eb8c>
   3ff08:	mov	r3, r9
   3ff0c:	ldr	r9, [fp, #-40]	; 0xffffffd8
   3ff10:	sub	r0, fp, #32
   3ff14:	mov	r2, #4
   3ff18:	cmp	r3, #0
   3ff1c:	str	r0, [sp]
   3ff20:	mov	r0, r4
   3ff24:	movweq	r2, #3
   3ff28:	mov	r1, r9
   3ff2c:	bl	31798 <fputs@plt+0x203e4>
   3ff30:	ldr	sl, [fp, #-32]	; 0xffffffe0
   3ff34:	cmp	sl, #0
   3ff38:	beq	3ff4c <fputs@plt+0x2eb98>
   3ff3c:	b	400f4 <fputs@plt+0x2ed40>
   3ff40:	cmp	sl, #0
   3ff44:	bne	40110 <fputs@plt+0x2ed5c>
   3ff48:	ldr	r9, [fp, #-40]	; 0xffffffd8
   3ff4c:	ldr	r1, [sp, #32]
   3ff50:	lsr	r0, r9, #16
   3ff54:	strb	r9, [r1, #3]
   3ff58:	strb	r0, [r1, #1]
   3ff5c:	lsr	r0, r9, #24
   3ff60:	strb	r0, [r1]
   3ff64:	lsr	r0, r9, #8
   3ff68:	strb	r0, [r1, #2]
   3ff6c:	ldr	r0, [sp, #40]	; 0x28
   3ff70:	cmp	r0, #0
   3ff74:	ldrne	r0, [r0, #72]	; 0x48
   3ff78:	blne	2df48 <fputs@plt+0x1cb94>
   3ff7c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3ff80:	mov	r2, #0
   3ff84:	str	r9, [sp, #36]	; 0x24
   3ff88:	ldr	r9, [fp, #8]
   3ff8c:	mov	sl, r5
   3ff90:	ldr	r0, [r1, #56]	; 0x38
   3ff94:	str	r1, [sp, #40]	; 0x28
   3ff98:	str	r2, [r0]
   3ff9c:	str	r0, [sp, #32]
   3ffa0:	ldr	r0, [r4, #36]	; 0x24
   3ffa4:	sub	r6, r0, #4
   3ffa8:	ldr	r0, [r1, #56]	; 0x38
   3ffac:	add	r4, r0, #4
   3ffb0:	cmp	r8, r6
   3ffb4:	mov	r5, r8
   3ffb8:	movgt	r5, r6
   3ffbc:	cmp	r7, #1
   3ffc0:	blt	3ffe0 <fputs@plt+0x2ec2c>
   3ffc4:	cmp	r5, r7
   3ffc8:	mov	r0, r4
   3ffcc:	mov	r1, sl
   3ffd0:	movgt	r5, r7
   3ffd4:	mov	r2, r5
   3ffd8:	bl	1121c <memcpy@plt>
   3ffdc:	b	3fff0 <fputs@plt+0x2ec3c>
   3ffe0:	mov	r0, r4
   3ffe4:	mov	r1, #0
   3ffe8:	mov	r2, r5
   3ffec:	bl	11174 <memset@plt>
   3fff0:	ldr	r1, [sp, #44]	; 0x2c
   3fff4:	subs	r7, r7, r5
   3fff8:	mov	r0, r9
   3fffc:	sub	r8, r8, r5
   40000:	sub	r6, r6, r5
   40004:	add	r4, r4, r5
   40008:	addne	r0, sl, r5
   4000c:	mov	sl, r0
   40010:	moveq	r7, r1
   40014:	cmp	r8, #0
   40018:	bgt	3fe34 <fputs@plt+0x2ea80>
   4001c:	ldr	r0, [sp, #40]	; 0x28
   40020:	mov	sl, #0
   40024:	cmp	r0, #0
   40028:	ldrne	r0, [r0, #72]	; 0x48
   4002c:	blne	2df48 <fputs@plt+0x1cb94>
   40030:	b	40038 <fputs@plt+0x2ec84>
   40034:	mov	sl, #0
   40038:	ldr	r7, [sp, #24]
   4003c:	ldr	r6, [sp, #20]
   40040:	cmp	sl, #0
   40044:	str	sl, [fp, #-44]	; 0xffffffd4
   40048:	bne	401c8 <fputs@plt+0x2ee14>
   4004c:	ldrsb	r0, [r6, #68]	; 0x44
   40050:	ldr	r1, [sp, #48]	; 0x30
   40054:	add	r0, r6, r0, lsl #1
   40058:	cmp	r1, #0
   4005c:	ldrh	r4, [r0, #80]!	; 0x50
   40060:	beq	40074 <fputs@plt+0x2ecc0>
   40064:	cmn	r1, #1
   40068:	ble	4012c <fputs@plt+0x2ed78>
   4006c:	ldr	r3, [sp, #12]
   40070:	b	40148 <fputs@plt+0x2ed94>
   40074:	ldr	r5, [sp, #16]
   40078:	ldr	r0, [r5, #72]	; 0x48
   4007c:	bl	18b3c <fputs@plt+0x7788>
   40080:	mov	sl, r0
   40084:	cmp	r0, #0
   40088:	str	r0, [fp, #-44]	; 0xffffffd4
   4008c:	bne	401c8 <fputs@plt+0x2ee14>
   40090:	ldr	r0, [r5, #64]	; 0x40
   40094:	sub	r2, fp, #32
   40098:	ldrb	r1, [r0, r4, lsl #1]!
   4009c:	ldrb	r0, [r0, #1]
   400a0:	orr	r0, r0, r1, lsl #8
   400a4:	ldrh	r1, [r5, #20]
   400a8:	and	r0, r0, r1
   400ac:	ldr	r1, [r5, #56]	; 0x38
   400b0:	add	r1, r1, r0
   400b4:	ldrb	r0, [r5, #4]
   400b8:	cmp	r0, #0
   400bc:	ldreq	r0, [r1]
   400c0:	streq	r0, [r7]
   400c4:	mov	r0, r5
   400c8:	bl	425ac <fputs@plt+0x311f8>
   400cc:	ldrh	r2, [fp, #-32]	; 0xffffffe0
   400d0:	str	r0, [fp, #-44]	; 0xffffffd4
   400d4:	sub	r3, fp, #44	; 0x2c
   400d8:	mov	r0, r5
   400dc:	mov	r1, r4
   400e0:	bl	42790 <fputs@plt+0x313dc>
   400e4:	ldr	sl, [fp, #-44]	; 0xffffffd4
   400e8:	cmp	sl, #0
   400ec:	bne	401c8 <fputs@plt+0x2ee14>
   400f0:	b	4006c <fputs@plt+0x2ecb8>
   400f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   400f8:	ldr	r7, [sp, #24]
   400fc:	cmp	r0, #0
   40100:	beq	40114 <fputs@plt+0x2ed60>
   40104:	ldr	r0, [r0, #72]	; 0x48
   40108:	bl	2df48 <fputs@plt+0x1cb94>
   4010c:	b	40114 <fputs@plt+0x2ed60>
   40110:	ldr	r7, [sp, #24]
   40114:	ldr	r0, [sp, #40]	; 0x28
   40118:	cmp	r0, #0
   4011c:	beq	4003c <fputs@plt+0x2ec88>
   40120:	ldr	r0, [r0, #72]	; 0x48
   40124:	bl	2df48 <fputs@plt+0x1cb94>
   40128:	b	4003c <fputs@plt+0x2ec88>
   4012c:	ldr	r1, [sp, #16]
   40130:	ldr	r3, [sp, #12]
   40134:	ldrh	r1, [r1, #18]
   40138:	cmp	r1, #0
   4013c:	addne	r1, r4, #1
   40140:	uxthne	r4, r1
   40144:	strhne	r1, [r0]
   40148:	sub	r0, fp, #44	; 0x2c
   4014c:	mov	r5, #0
   40150:	mov	r1, r4
   40154:	mov	r2, r7
   40158:	str	r0, [sp, #8]
   4015c:	ldr	r0, [sp, #16]
   40160:	str	r5, [sp]
   40164:	str	r5, [sp, #4]
   40168:	bl	428ec <fputs@plt+0x31538>
   4016c:	strh	r5, [r6, #34]	; 0x22
   40170:	ldr	sl, [fp, #-44]	; 0xffffffd4
   40174:	cmp	sl, #0
   40178:	bne	401c8 <fputs@plt+0x2ee14>
   4017c:	ldr	r0, [sp, #16]
   40180:	mov	sl, #0
   40184:	ldrb	r0, [r0, #1]
   40188:	cmp	r0, #0
   4018c:	beq	401c8 <fputs@plt+0x2ee14>
   40190:	ldrb	r0, [r6, #64]	; 0x40
   40194:	mov	r4, r6
   40198:	and	r0, r0, #253	; 0xfd
   4019c:	strb	r0, [r6, #64]	; 0x40
   401a0:	mov	r0, r6
   401a4:	bl	42bfc <fputs@plt+0x31848>
   401a8:	str	r0, [fp, #-44]	; 0xffffffd4
   401ac:	mov	sl, r0
   401b0:	mov	r1, #0
   401b4:	ldrsb	r0, [r6, #68]	; 0x44
   401b8:	add	r0, r6, r0, lsl #2
   401bc:	ldr	r0, [r0, #120]	; 0x78
   401c0:	strb	r1, [r0, #1]
   401c4:	strb	r1, [r6, #66]	; 0x42
   401c8:	mov	r0, sl
   401cc:	sub	sp, fp, #28
   401d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   401d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   401d8:	add	fp, sp, #28
   401dc:	sub	sp, sp, #52	; 0x34
   401e0:	ldr	r7, [r0]
   401e4:	mov	r4, r0
   401e8:	mov	r3, r1
   401ec:	ldrsb	r2, [r4, #68]	; 0x44
   401f0:	ldr	r0, [r7, #4]
   401f4:	str	r2, [sp, #24]
   401f8:	str	r0, [sp, #36]	; 0x24
   401fc:	add	r0, r4, r2, lsl #1
   40200:	ldrh	r1, [r0, #80]!	; 0x50
   40204:	str	r0, [sp, #16]
   40208:	add	r0, r4, r2, lsl #2
   4020c:	str	r1, [sp, #28]
   40210:	ldr	r6, [r0, #120]	; 0x78
   40214:	str	r0, [sp, #20]
   40218:	ldr	r0, [r6, #64]	; 0x40
   4021c:	ldrh	r9, [r6, #20]
   40220:	ldrb	sl, [r0, r1, lsl #1]!
   40224:	ldrb	r8, [r0, #1]
   40228:	ldr	r0, [r6, #56]	; 0x38
   4022c:	str	r0, [sp, #32]
   40230:	ldrb	r0, [r6, #4]
   40234:	cmp	r0, #0
   40238:	beq	4041c <fputs@plt+0x2f068>
   4023c:	ldrb	r0, [r4, #64]	; 0x40
   40240:	tst	r0, #32
   40244:	beq	40270 <fputs@plt+0x2eebc>
   40248:	ldr	r1, [r4, #52]	; 0x34
   4024c:	ldr	r0, [sp, #36]	; 0x24
   40250:	mov	r2, r4
   40254:	mov	r5, r3
   40258:	bl	2fbec <fputs@plt+0x1e838>
   4025c:	mov	r3, r5
   40260:	mov	r5, r0
   40264:	cmp	r0, #0
   40268:	str	r0, [fp, #-32]	; 0xffffffe0
   4026c:	bne	40448 <fputs@plt+0x2f094>
   40270:	orr	r0, r8, sl, lsl #8
   40274:	and	r8, r3, #2
   40278:	and	r5, r0, r9
   4027c:	ldr	r0, [r4, #72]	; 0x48
   40280:	cmp	r0, #0
   40284:	bne	4029c <fputs@plt+0x2eee8>
   40288:	ldrd	r2, [r4, #16]
   4028c:	mov	r0, #0
   40290:	str	r0, [sp]
   40294:	mov	r0, r7
   40298:	bl	42534 <fputs@plt+0x31180>
   4029c:	ldr	r0, [sp, #32]
   402a0:	mov	r9, #0
   402a4:	cmp	r8, #0
   402a8:	add	r7, r0, r5
   402ac:	beq	40314 <fputs@plt+0x2ef60>
   402b0:	ldrb	r0, [r6, #4]
   402b4:	cmp	r0, #0
   402b8:	beq	402f8 <fputs@plt+0x2ef44>
   402bc:	ldrh	r5, [r6, #16]
   402c0:	mov	r0, r6
   402c4:	mov	r1, r7
   402c8:	bl	2ab88 <fputs@plt+0x197d4>
   402cc:	ldr	r1, [sp, #36]	; 0x24
   402d0:	movw	r2, #43691	; 0xaaab
   402d4:	add	r0, r5, r0
   402d8:	mov	r9, #1
   402dc:	movt	r2, #43690	; 0xaaaa
   402e0:	add	r0, r0, #2
   402e4:	ldr	r1, [r1, #36]	; 0x24
   402e8:	lsl	r1, r1, #1
   402ec:	umull	r1, r2, r1, r2
   402f0:	cmp	r0, r2, lsr #1
   402f4:	ble	40314 <fputs@plt+0x2ef60>
   402f8:	mov	r0, r4
   402fc:	bl	30034 <fputs@plt+0x1ec80>
   40300:	mov	r5, r0
   40304:	cmp	r0, #0
   40308:	mov	r9, #0
   4030c:	str	r0, [fp, #-32]	; 0xffffffe0
   40310:	bne	40448 <fputs@plt+0x2f094>
   40314:	ldr	r0, [r6, #72]	; 0x48
   40318:	bl	18b3c <fputs@plt+0x7788>
   4031c:	mov	r5, r0
   40320:	cmp	r0, #0
   40324:	str	r0, [fp, #-32]	; 0xffffffe0
   40328:	bne	40448 <fputs@plt+0x2f094>
   4032c:	sub	r2, fp, #34	; 0x22
   40330:	mov	r0, r6
   40334:	mov	r1, r7
   40338:	bl	425ac <fputs@plt+0x311f8>
   4033c:	ldrh	r2, [fp, #-34]	; 0xffffffde
   40340:	ldr	r1, [sp, #28]
   40344:	sub	r7, fp, #32
   40348:	str	r0, [fp, #-32]	; 0xffffffe0
   4034c:	mov	r0, r6
   40350:	mov	r3, r7
   40354:	bl	42790 <fputs@plt+0x313dc>
   40358:	ldr	r5, [fp, #-32]	; 0xffffffe0
   4035c:	cmp	r5, #0
   40360:	bne	40448 <fputs@plt+0x2f094>
   40364:	ldrb	r0, [r6, #4]
   40368:	cmp	r0, #0
   4036c:	beq	40454 <fputs@plt+0x2f0a0>
   40370:	mov	r0, r4
   40374:	bl	42bfc <fputs@plt+0x31848>
   40378:	mov	r5, r0
   4037c:	cmp	r0, #0
   40380:	str	r0, [fp, #-32]	; 0xffffffe0
   40384:	bne	40448 <fputs@plt+0x2f094>
   40388:	ldrsb	r1, [r4, #68]	; 0x44
   4038c:	ldr	r0, [sp, #24]
   40390:	cmp	r1, r0
   40394:	ble	403ec <fputs@plt+0x2f038>
   40398:	ldr	r5, [sp, #24]
   4039c:	sub	r0, r1, #1
   403a0:	sxtb	r1, r1
   403a4:	strb	r0, [r4, #68]	; 0x44
   403a8:	add	r1, r4, r1, lsl #2
   403ac:	ldr	r1, [r1, #120]	; 0x78
   403b0:	cmp	r1, #0
   403b4:	beq	403c4 <fputs@plt+0x2f010>
   403b8:	ldr	r0, [r1, #72]	; 0x48
   403bc:	bl	2df48 <fputs@plt+0x1cb94>
   403c0:	ldrb	r0, [r4, #68]	; 0x44
   403c4:	sxtb	r1, r0
   403c8:	cmp	r1, r5
   403cc:	mov	r1, r0
   403d0:	bgt	4039c <fputs@plt+0x2efe8>
   403d4:	mov	r0, r4
   403d8:	bl	42bfc <fputs@plt+0x31848>
   403dc:	mov	r5, r0
   403e0:	cmp	r0, #0
   403e4:	str	r0, [fp, #-32]	; 0xffffffe0
   403e8:	bne	40448 <fputs@plt+0x2f094>
   403ec:	cmp	r9, #0
   403f0:	beq	40554 <fputs@plt+0x2f1a0>
   403f4:	mov	r0, #2
   403f8:	ldr	r1, [sp, #28]
   403fc:	strb	r0, [r4, #66]	; 0x42
   40400:	ldrh	r0, [r6, #18]
   40404:	cmp	r1, r0
   40408:	bcs	40574 <fputs@plt+0x2f1c0>
   4040c:	mov	r0, #1
   40410:	mov	r5, #0
   40414:	str	r0, [r4, #60]	; 0x3c
   40418:	b	40448 <fputs@plt+0x2f094>
   4041c:	mov	r0, #0
   40420:	add	r1, sp, #40	; 0x28
   40424:	mov	r5, r3
   40428:	str	r0, [sp, #40]	; 0x28
   4042c:	mov	r0, r4
   40430:	bl	3f900 <fputs@plt+0x2e54c>
   40434:	mov	r3, r5
   40438:	mov	r5, r0
   4043c:	cmp	r0, #0
   40440:	str	r0, [fp, #-32]	; 0xffffffe0
   40444:	beq	4023c <fputs@plt+0x2ee88>
   40448:	mov	r0, r5
   4044c:	sub	sp, fp, #28
   40450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40454:	ldrsb	r0, [r4, #68]	; 0x44
   40458:	add	r0, r4, r0, lsl #2
   4045c:	ldr	r5, [r0, #120]	; 0x78
   40460:	ldrh	r0, [r5, #18]
   40464:	ldr	r1, [r5, #64]	; 0x40
   40468:	add	r0, r1, r0, lsl #1
   4046c:	ldrb	r1, [r0, #-2]
   40470:	ldrb	r0, [r0, #-1]
   40474:	orr	r0, r0, r1, lsl #8
   40478:	ldrh	r1, [r5, #20]
   4047c:	and	r0, r0, r1
   40480:	cmp	r0, #3
   40484:	bhi	404bc <fputs@plt+0x2f108>
   40488:	movw	r0, #63693	; 0xf8cd
   4048c:	movw	r1, #64300	; 0xfb2c
   40490:	movw	r2, #64598	; 0xfc56
   40494:	movw	r3, #64012	; 0xfa0c
   40498:	mov	r5, #11
   4049c:	movt	r0, #8
   404a0:	movt	r1, #8
   404a4:	movt	r2, #8
   404a8:	add	r0, r0, #20
   404ac:	str	r0, [sp]
   404b0:	mov	r0, #11
   404b4:	bl	15d70 <fputs@plt+0x49bc>
   404b8:	b	40448 <fputs@plt+0x2f094>
   404bc:	ldr	r1, [r5, #56]	; 0x38
   404c0:	ldr	r2, [r5, #76]	; 0x4c
   404c4:	str	r8, [sp, #32]
   404c8:	add	r1, r1, r0
   404cc:	ldr	r0, [sp, #20]
   404d0:	str	r1, [sp, #12]
   404d4:	ldr	r0, [r0, #124]	; 0x7c
   404d8:	ldr	r0, [r0, #84]	; 0x54
   404dc:	str	r0, [sp, #20]
   404e0:	mov	r0, r5
   404e4:	blx	r2
   404e8:	mov	sl, r0
   404ec:	ldr	r0, [sp, #36]	; 0x24
   404f0:	ldr	r8, [r0, #80]	; 0x50
   404f4:	ldr	r0, [r5, #72]	; 0x48
   404f8:	bl	18b3c <fputs@plt+0x7788>
   404fc:	str	r0, [fp, #-32]	; 0xffffffe0
   40500:	ldr	r0, [sp, #20]
   40504:	ldr	r1, [sp, #28]
   40508:	str	r8, [sp]
   4050c:	ldr	r8, [sp, #32]
   40510:	add	r3, sl, #4
   40514:	str	r7, [sp, #8]
   40518:	str	r0, [sp, #4]
   4051c:	ldr	r0, [sp, #12]
   40520:	sub	r2, r0, #4
   40524:	mov	r0, r6
   40528:	bl	428ec <fputs@plt+0x31538>
   4052c:	ldrh	r0, [r5, #18]
   40530:	mov	r2, sl
   40534:	mov	r3, r7
   40538:	sub	r1, r0, #1
   4053c:	mov	r0, r5
   40540:	bl	42790 <fputs@plt+0x313dc>
   40544:	ldr	r5, [fp, #-32]	; 0xffffffe0
   40548:	cmp	r5, #0
   4054c:	bne	40448 <fputs@plt+0x2f094>
   40550:	b	40370 <fputs@plt+0x2efbc>
   40554:	mov	r0, r4
   40558:	bl	4146c <fputs@plt+0x300b8>
   4055c:	cmp	r8, #0
   40560:	mov	r5, r0
   40564:	str	r0, [fp, #-32]	; 0xffffffe0
   40568:	movne	r0, #3
   4056c:	strbne	r0, [r4, #66]	; 0x42
   40570:	b	40448 <fputs@plt+0x2f094>
   40574:	mvn	r1, #0
   40578:	sub	r0, r0, #1
   4057c:	mov	r5, #0
   40580:	str	r1, [r4, #60]	; 0x3c
   40584:	ldr	r1, [sp, #16]
   40588:	strh	r0, [r1]
   4058c:	b	40448 <fputs@plt+0x2f094>
   40590:	push	{r4, r5, r6, r7, fp, lr}
   40594:	add	fp, sp, #16
   40598:	mov	r7, r0
   4059c:	ldr	r0, [r0]
   405a0:	mov	r4, r2
   405a4:	mov	r2, #0
   405a8:	mov	r5, r1
   405ac:	ldr	r6, [r7, #4]
   405b0:	str	r0, [r6, #4]
   405b4:	mov	r0, r6
   405b8:	bl	2fbec <fputs@plt+0x1e838>
   405bc:	cmp	r0, #0
   405c0:	popne	{r4, r5, r6, r7, fp, pc}
   405c4:	ldrb	r0, [r7, #11]
   405c8:	cmp	r0, #0
   405cc:	beq	40608 <fputs@plt+0x2f254>
   405d0:	mov	r0, #0
   405d4:	strb	r0, [r7, #11]
   405d8:	ldr	r1, [r7, #4]
   405dc:	ldr	r1, [r1, #8]
   405e0:	cmp	r1, #0
   405e4:	beq	40608 <fputs@plt+0x2f254>
   405e8:	mov	r2, #1
   405ec:	ldrb	r3, [r1, #64]	; 0x40
   405f0:	tst	r3, #16
   405f4:	strbne	r2, [r7, #11]
   405f8:	strbne	r0, [r1, #66]	; 0x42
   405fc:	ldr	r1, [r1, #8]
   40600:	cmp	r1, #0
   40604:	bne	405ec <fputs@plt+0x2f238>
   40608:	mov	r0, r6
   4060c:	mov	r1, r5
   40610:	mov	r2, #0
   40614:	mov	r3, r4
   40618:	pop	{r4, r5, r6, r7, fp, lr}
   4061c:	b	4722c <fputs@plt+0x35e78>
   40620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40624:	add	fp, sp, #28
   40628:	sub	sp, sp, #28
   4062c:	ldr	r7, [r0]
   40630:	ldr	r4, [r0, #8]
   40634:	mov	r5, r0
   40638:	mov	r6, r2
   4063c:	movw	r2, #65531	; 0xfffb
   40640:	ldr	r9, [r7, #16]
   40644:	add	r0, r9, r4, lsl #4
   40648:	ldr	r0, [r0, #12]
   4064c:	ldrh	r1, [r0, #78]	; 0x4e
   40650:	and	r1, r1, r2
   40654:	strh	r1, [r0, #78]	; 0x4e
   40658:	ldrb	r0, [r7, #69]	; 0x45
   4065c:	cmp	r0, #0
   40660:	beq	40684 <fputs@plt+0x2f2d0>
   40664:	ldr	r1, [r6]
   40668:	mov	r0, r5
   4066c:	mov	r2, #0
   40670:	bl	47450 <fputs@plt+0x3609c>
   40674:	mov	sl, #1
   40678:	mov	r0, sl
   4067c:	sub	sp, fp, #28
   40680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40684:	mov	sl, #0
   40688:	cmp	r6, #0
   4068c:	beq	40678 <fputs@plt+0x2f2c4>
   40690:	ldr	r8, [r6, #4]
   40694:	cmp	r8, #0
   40698:	beq	4071c <fputs@plt+0x2f368>
   4069c:	ldr	r0, [r6, #8]
   406a0:	movw	r1, #1369	; 0x559
   406a4:	mov	r2, #7
   406a8:	movt	r1, #9
   406ac:	str	r0, [sp, #16]
   406b0:	bl	1343c <fputs@plt+0x2088>
   406b4:	cmp	r0, #0
   406b8:	beq	40734 <fputs@plt+0x2f380>
   406bc:	ldr	r1, [r6]
   406c0:	ldr	r0, [sp, #16]
   406c4:	cmp	r1, #0
   406c8:	beq	40720 <fputs@plt+0x2f36c>
   406cc:	cmp	r0, #0
   406d0:	ldrbne	r0, [r0]
   406d4:	cmpne	r0, #0
   406d8:	bne	40720 <fputs@plt+0x2f36c>
   406dc:	ldr	r2, [r9, r4, lsl #4]
   406e0:	mov	r0, r7
   406e4:	bl	47530 <fputs@plt+0x3617c>
   406e8:	cmp	r0, #0
   406ec:	beq	40678 <fputs@plt+0x2f2c4>
   406f0:	ldr	r2, [r6, #4]
   406f4:	add	r1, r0, #44	; 0x2c
   406f8:	mov	r0, r2
   406fc:	bl	475e4 <fputs@plt+0x36230>
   40700:	cmp	r0, #0
   40704:	bne	40678 <fputs@plt+0x2f2c4>
   40708:	ldr	r1, [r6]
   4070c:	movw	r2, #1377	; 0x561
   40710:	mov	r0, r5
   40714:	movt	r2, #9
   40718:	b	4072c <fputs@plt+0x2f378>
   4071c:	ldr	r1, [r6]
   40720:	mov	sl, #0
   40724:	mov	r0, r5
   40728:	mov	r2, #0
   4072c:	bl	47450 <fputs@plt+0x3609c>
   40730:	b	40678 <fputs@plt+0x2f2c4>
   40734:	mov	sl, #0
   40738:	add	r1, sp, #24
   4073c:	mov	r0, r8
   40740:	strb	r4, [r7, #148]	; 0x94
   40744:	str	sl, [sp, #24]
   40748:	bl	475e4 <fputs@plt+0x36230>
   4074c:	ldr	r0, [sp, #24]
   40750:	strb	sl, [r7, #150]	; 0x96
   40754:	mvn	r2, #0
   40758:	mov	r3, #0
   4075c:	str	r0, [r7, #144]	; 0x90
   40760:	add	r0, sp, #20
   40764:	ldr	r1, [r6, #8]
   40768:	str	sl, [sp]
   4076c:	stmib	sp, {r0, sl}
   40770:	mov	r0, r7
   40774:	bl	1eb14 <fputs@plt+0xd760>
   40778:	strb	sl, [r7, #148]	; 0x94
   4077c:	ldr	r0, [r7, #52]	; 0x34
   40780:	cmp	r0, #0
   40784:	beq	40794 <fputs@plt+0x2f3e0>
   40788:	ldrb	r1, [r7, #150]	; 0x96
   4078c:	cmp	r1, #0
   40790:	beq	407a0 <fputs@plt+0x2f3ec>
   40794:	ldr	r0, [sp, #20]
   40798:	bl	1989c <fputs@plt+0x84e8>
   4079c:	b	40678 <fputs@plt+0x2f2c4>
   407a0:	cmp	r0, #9
   407a4:	str	r0, [r5, #12]
   407a8:	beq	40794 <fputs@plt+0x2f3e0>
   407ac:	cmp	r0, #7
   407b0:	bne	407f0 <fputs@plt+0x2f43c>
   407b4:	ldrb	r0, [r7, #69]	; 0x45
   407b8:	cmp	r0, #0
   407bc:	bne	40794 <fputs@plt+0x2f3e0>
   407c0:	ldrb	r0, [r7, #70]	; 0x46
   407c4:	cmp	r0, #0
   407c8:	bne	40794 <fputs@plt+0x2f3e0>
   407cc:	mov	r0, #1
   407d0:	strb	r0, [r7, #69]	; 0x45
   407d4:	ldr	r1, [r7, #164]	; 0xa4
   407d8:	cmp	r1, #1
   407dc:	strge	r0, [r7, #248]	; 0xf8
   407e0:	ldr	r0, [r7, #256]	; 0x100
   407e4:	add	r0, r0, #1
   407e8:	str	r0, [r7, #256]	; 0x100
   407ec:	b	40794 <fputs@plt+0x2f3e0>
   407f0:	uxtb	r0, r0
   407f4:	cmp	r0, #6
   407f8:	beq	40794 <fputs@plt+0x2f3e0>
   407fc:	ldr	r6, [r6]
   40800:	mov	r0, r7
   40804:	bl	1e8b0 <fputs@plt+0xd4fc>
   40808:	mov	r2, r0
   4080c:	mov	r0, r5
   40810:	mov	r1, r6
   40814:	bl	47450 <fputs@plt+0x3609c>
   40818:	b	40794 <fputs@plt+0x2f3e0>
   4081c:	push	{r4, r5, r6, sl, fp, lr}
   40820:	add	fp, sp, #16
   40824:	sub	sp, sp, #16
   40828:	mov	r4, r0
   4082c:	ldr	r0, [r0, #16]
   40830:	mov	r5, r1
   40834:	add	r1, r0, r1, lsl #4
   40838:	ldr	r1, [r1, #12]
   4083c:	ldr	r6, [r1, #32]
   40840:	cmp	r6, #0
   40844:	beq	40860 <fputs@plt+0x2f4ac>
   40848:	ldr	r0, [r6, #8]
   4084c:	bl	47848 <fputs@plt+0x36494>
   40850:	ldr	r6, [r6]
   40854:	cmp	r6, #0
   40858:	bne	40848 <fputs@plt+0x2f494>
   4085c:	ldr	r0, [r4, #16]
   40860:	str	r4, [sp, #8]
   40864:	movw	r1, #1461	; 0x5b5
   40868:	ldr	r5, [r0, r5, lsl #4]
   4086c:	movt	r1, #9
   40870:	mov	r0, r4
   40874:	mov	r2, r5
   40878:	str	r5, [sp, #12]
   4087c:	bl	22808 <fputs@plt+0x11454>
   40880:	cmp	r0, #0
   40884:	beq	40920 <fputs@plt+0x2f56c>
   40888:	movw	r1, #1433	; 0x599
   4088c:	mov	r0, r4
   40890:	mov	r2, r5
   40894:	movt	r1, #9
   40898:	bl	1d380 <fputs@plt+0xbfcc>
   4089c:	cmp	r0, #0
   408a0:	beq	408e0 <fputs@plt+0x2f52c>
   408a4:	mov	r6, r0
   408a8:	movw	r2, #30932	; 0x78d4
   408ac:	mov	r0, #0
   408b0:	add	r3, sp, #8
   408b4:	str	r0, [sp]
   408b8:	movt	r2, #4
   408bc:	mov	r0, r4
   408c0:	mov	r1, r6
   408c4:	bl	1e418 <fputs@plt+0xd064>
   408c8:	mov	r5, r0
   408cc:	mov	r0, r4
   408d0:	mov	r1, r6
   408d4:	bl	13ce4 <fputs@plt+0x2930>
   408d8:	cmp	r5, #7
   408dc:	bne	40924 <fputs@plt+0x2f570>
   408e0:	ldrb	r0, [r4, #69]	; 0x45
   408e4:	mov	r5, #7
   408e8:	cmp	r0, #0
   408ec:	bne	40924 <fputs@plt+0x2f570>
   408f0:	ldrb	r0, [r4, #70]	; 0x46
   408f4:	cmp	r0, #0
   408f8:	bne	40924 <fputs@plt+0x2f570>
   408fc:	mov	r0, #1
   40900:	strb	r0, [r4, #69]	; 0x45
   40904:	ldr	r1, [r4, #164]	; 0xa4
   40908:	cmp	r1, #1
   4090c:	strge	r0, [r4, #248]	; 0xf8
   40910:	ldr	r0, [r4, #256]	; 0x100
   40914:	add	r0, r0, #1
   40918:	str	r0, [r4, #256]	; 0x100
   4091c:	b	40924 <fputs@plt+0x2f570>
   40920:	mov	r5, #1
   40924:	mov	r0, r5
   40928:	sub	sp, fp, #16
   4092c:	pop	{r4, r5, r6, sl, fp, pc}
   40930:	push	{r4, r5, r6, sl, fp, lr}
   40934:	add	fp, sp, #16
   40938:	mov	r4, r0
   4093c:	ldr	r5, [r0, #32]
   40940:	ldrh	r0, [r0, #8]
   40944:	movw	r1, #9312	; 0x2460
   40948:	tst	r0, r1
   4094c:	bne	4095c <fputs@plt+0x2f5a8>
   40950:	ldr	r0, [r4, #24]
   40954:	cmp	r0, #0
   40958:	beq	40964 <fputs@plt+0x2f5b0>
   4095c:	mov	r0, r4
   40960:	bl	338e8 <fputs@plt+0x22534>
   40964:	mov	r0, r5
   40968:	mov	r2, #64	; 0x40
   4096c:	mov	r3, #0
   40970:	mov	r6, #0
   40974:	bl	238bc <fputs@plt+0x12508>
   40978:	str	r0, [r4, #20]
   4097c:	ldrb	r1, [r5, #69]	; 0x45
   40980:	cmp	r1, #0
   40984:	movne	r0, #1
   40988:	strne	r6, [r4, #24]
   4098c:	strhne	r0, [r4, #8]
   40990:	popne	{r4, r5, r6, sl, fp, pc}
   40994:	ldr	r1, [r5, #288]	; 0x120
   40998:	cmp	r1, r0
   4099c:	bhi	409b8 <fputs@plt+0x2f604>
   409a0:	ldr	r1, [r5, #292]	; 0x124
   409a4:	cmp	r1, r0
   409a8:	bls	409b8 <fputs@plt+0x2f604>
   409ac:	mov	r1, #260	; 0x104
   409b0:	ldrh	r1, [r5, r1]
   409b4:	b	409d0 <fputs@plt+0x2f61c>
   409b8:	movw	r1, #16696	; 0x4138
   409bc:	movt	r1, #10
   409c0:	ldr	r1, [r1, #52]	; 0x34
   409c4:	blx	r1
   409c8:	mov	r1, r0
   409cc:	ldr	r0, [r4, #20]
   409d0:	str	r1, [r4, #24]
   409d4:	add	r1, r1, #4064	; 0xfe0
   409d8:	mov	r2, #0
   409dc:	add	r3, r0, #32
   409e0:	add	r1, r1, #1044480	; 0xff000
   409e4:	stm	r0, {r2, r5}
   409e8:	str	r2, [r0, #8]
   409ec:	str	r2, [r0, #12]
   409f0:	str	r3, [r0, #16]
   409f4:	mov	r3, #1
   409f8:	str	r2, [r0, #20]
   409fc:	lsr	r1, r1, #4
   40a00:	strh	r3, [r0, #26]
   40a04:	str	r2, [r0, #28]
   40a08:	strh	r1, [r0, #24]
   40a0c:	mov	r1, #32
   40a10:	strh	r1, [r4, #8]
   40a14:	str	r0, [r4]
   40a18:	pop	{r4, r5, r6, sl, fp, pc}
   40a1c:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   40a20:	add	fp, sp, #24
   40a24:	mov	r5, r3
   40a28:	mov	r6, r2
   40a2c:	mov	r4, r0
   40a30:	bl	49064 <fputs@plt+0x37cb0>
   40a34:	cmp	r0, #0
   40a38:	popeq	{r4, r5, r6, r8, r9, sl, fp, pc}
   40a3c:	mov	r1, #0
   40a40:	str	r6, [r0]
   40a44:	str	r5, [r0, #4]
   40a48:	str	r1, [r0, #8]
   40a4c:	ldr	r1, [r4, #12]
   40a50:	cmp	r1, #0
   40a54:	beq	40a84 <fputs@plt+0x2f6d0>
   40a58:	ldrh	r2, [r4, #26]
   40a5c:	tst	r2, #1
   40a60:	beq	40a7c <fputs@plt+0x2f6c8>
   40a64:	ldrd	r8, [r1]
   40a68:	subs	r3, r8, r6
   40a6c:	sbcs	r3, r9, r5
   40a70:	movwge	r3, #65534	; 0xfffe
   40a74:	andge	r2, r2, r3
   40a78:	strhge	r2, [r4, #26]
   40a7c:	str	r0, [r1, #8]
   40a80:	b	40a88 <fputs@plt+0x2f6d4>
   40a84:	str	r0, [r4, #8]
   40a88:	str	r0, [r4, #12]
   40a8c:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   40a90:	push	{r4, r5, fp, lr}
   40a94:	add	fp, sp, #8
   40a98:	mov	r4, r0
   40a9c:	ldrb	r0, [r0, #5]
   40aa0:	ldrb	r2, [r4, #16]
   40aa4:	cmp	r2, #0
   40aa8:	cmpne	r1, #4
   40aac:	bne	40b08 <fputs@plt+0x2f754>
   40ab0:	cmp	r0, r1
   40ab4:	beq	40c04 <fputs@plt+0x2f850>
   40ab8:	tst	r1, #1
   40abc:	strb	r1, [r4, #5]
   40ac0:	bne	40ad8 <fputs@plt+0x2f724>
   40ac4:	and	r0, r0, #5
   40ac8:	cmp	r0, #1
   40acc:	ldrbeq	r0, [r4, #4]
   40ad0:	cmpeq	r0, #0
   40ad4:	beq	40b14 <fputs@plt+0x2f760>
   40ad8:	cmp	r1, #2
   40adc:	bne	40c04 <fputs@plt+0x2f850>
   40ae0:	ldr	r5, [r4, #68]	; 0x44
   40ae4:	ldr	r0, [r5]
   40ae8:	cmp	r0, #0
   40aec:	beq	40c04 <fputs@plt+0x2f850>
   40af0:	ldr	r1, [r0, #4]
   40af4:	mov	r0, r5
   40af8:	blx	r1
   40afc:	mov	r0, #0
   40b00:	str	r0, [r5]
   40b04:	b	40c04 <fputs@plt+0x2f850>
   40b08:	cmp	r1, #2
   40b0c:	beq	40ab0 <fputs@plt+0x2f6fc>
   40b10:	b	40c04 <fputs@plt+0x2f850>
   40b14:	ldr	r5, [r4, #68]	; 0x44
   40b18:	ldr	r0, [r5]
   40b1c:	cmp	r0, #0
   40b20:	beq	40b38 <fputs@plt+0x2f784>
   40b24:	ldr	r1, [r0, #4]
   40b28:	mov	r0, r5
   40b2c:	blx	r1
   40b30:	mov	r0, #0
   40b34:	str	r0, [r5]
   40b38:	ldrb	r0, [r4, #18]
   40b3c:	cmp	r0, #2
   40b40:	bcc	40b5c <fputs@plt+0x2f7a8>
   40b44:	ldr	r0, [r4]
   40b48:	ldr	r1, [r4, #180]	; 0xb4
   40b4c:	mov	r2, #0
   40b50:	ldr	r3, [r0, #28]
   40b54:	blx	r3
   40b58:	b	40c04 <fputs@plt+0x2f850>
   40b5c:	ldrb	r5, [r4, #17]
   40b60:	cmp	r5, #0
   40b64:	beq	40b74 <fputs@plt+0x2f7c0>
   40b68:	mov	r0, #0
   40b6c:	mov	r1, r5
   40b70:	b	40b80 <fputs@plt+0x2f7cc>
   40b74:	mov	r0, r4
   40b78:	bl	2e70c <fputs@plt+0x1d358>
   40b7c:	ldrb	r1, [r4, #17]
   40b80:	cmp	r1, #1
   40b84:	bne	40b94 <fputs@plt+0x2f7e0>
   40b88:	mov	r0, r4
   40b8c:	mov	r1, #2
   40b90:	bl	2a5b4 <fputs@plt+0x19200>
   40b94:	cmp	r0, #0
   40b98:	bne	40bf4 <fputs@plt+0x2f840>
   40b9c:	ldr	r0, [r4]
   40ba0:	ldr	r1, [r4, #180]	; 0xb4
   40ba4:	mov	r2, #0
   40ba8:	ldr	r3, [r0, #28]
   40bac:	blx	r3
   40bb0:	cmp	r5, #1
   40bb4:	bne	40bf4 <fputs@plt+0x2f840>
   40bb8:	ldr	r0, [r4, #64]	; 0x40
   40bbc:	ldr	r1, [r0]
   40bc0:	cmp	r1, #0
   40bc4:	beq	40c04 <fputs@plt+0x2f850>
   40bc8:	ldrb	r2, [r4, #14]
   40bcc:	cmp	r2, #0
   40bd0:	bne	40be0 <fputs@plt+0x2f82c>
   40bd4:	ldr	r2, [r1, #32]
   40bd8:	mov	r1, #1
   40bdc:	blx	r2
   40be0:	ldrb	r0, [r4, #18]
   40be4:	cmp	r0, #5
   40be8:	movne	r0, #1
   40bec:	strbne	r0, [r4, #18]
   40bf0:	b	40c04 <fputs@plt+0x2f850>
   40bf4:	cmp	r5, #0
   40bf8:	bne	40c04 <fputs@plt+0x2f850>
   40bfc:	mov	r0, r4
   40c00:	bl	2b3fc <fputs@plt+0x1a048>
   40c04:	ldrb	r0, [r4, #5]
   40c08:	pop	{r4, r5, fp, pc}
   40c0c:	push	{r4, sl, fp, lr}
   40c10:	add	fp, sp, #8
   40c14:	mov	r4, r0
   40c18:	ldrh	r0, [r0, #8]
   40c1c:	movw	r1, #9312	; 0x2460
   40c20:	tst	r0, r1
   40c24:	beq	40c34 <fputs@plt+0x2f880>
   40c28:	mov	r0, r4
   40c2c:	bl	33934 <fputs@plt+0x22580>
   40c30:	b	40c3c <fputs@plt+0x2f888>
   40c34:	mov	r0, #1
   40c38:	strh	r0, [r4, #8]
   40c3c:	mov	r0, #4
   40c40:	strh	r0, [r4, #8]
   40c44:	mov	r0, r4
   40c48:	pop	{r4, sl, fp, pc}
   40c4c:	push	{r4, r5, r6, sl, fp, lr}
   40c50:	add	fp, sp, #16
   40c54:	mov	r4, r2
   40c58:	mov	r5, r1
   40c5c:	mov	r6, r0
   40c60:	bl	33934 <fputs@plt+0x22580>
   40c64:	mov	r0, r6
   40c68:	mov	r1, r5
   40c6c:	mov	r2, r4
   40c70:	pop	{r4, r5, r6, sl, fp, lr}
   40c74:	b	3e690 <fputs@plt+0x2d2dc>
   40c78:	push	{r4, sl, fp, lr}
   40c7c:	add	fp, sp, #8
   40c80:	mov	r4, r0
   40c84:	ldrb	r3, [r0, #10]
   40c88:	ldr	r2, [r0, #12]
   40c8c:	ldr	r0, [r0, #16]
   40c90:	mov	r1, r4
   40c94:	bl	344a8 <fputs@plt+0x230f4>
   40c98:	cmp	r0, #0
   40c9c:	moveq	r0, #0
   40ca0:	popeq	{r4, sl, fp, pc}
   40ca4:	ldrb	r3, [r4, #10]
   40ca8:	ldr	r2, [r4, #12]
   40cac:	ldr	r0, [r4, #16]
   40cb0:	mov	r1, r4
   40cb4:	bl	34b10 <fputs@plt+0x2375c>
   40cb8:	mov	r1, r0
   40cbc:	mov	r0, #8
   40cc0:	cmp	r1, #0
   40cc4:	movweq	r0, #4
   40cc8:	pop	{r4, sl, fp, pc}
   40ccc:	push	{r4, sl, fp, lr}
   40cd0:	add	fp, sp, #8
   40cd4:	mov	r4, r0
   40cd8:	ldrh	r0, [r0, #8]
   40cdc:	tst	r0, #13
   40ce0:	bne	40d3c <fputs@plt+0x2f988>
   40ce4:	ldrb	r3, [r4, #10]
   40ce8:	ldr	r2, [r4, #12]
   40cec:	ldr	r0, [r4, #16]
   40cf0:	mov	r1, r4
   40cf4:	bl	34b10 <fputs@plt+0x2375c>
   40cf8:	cmp	r0, #0
   40cfc:	beq	40d2c <fputs@plt+0x2f978>
   40d00:	mov	r0, r4
   40d04:	bl	19da4 <fputs@plt+0x89f0>
   40d08:	vstr	d0, [r4]
   40d0c:	ldrh	r0, [r4, #8]
   40d10:	and	r0, r0, #15872	; 0x3e00
   40d14:	orr	r0, r0, #8
   40d18:	strh	r0, [r4, #8]
   40d1c:	mov	r0, r4
   40d20:	bl	3e750 <fputs@plt+0x2d39c>
   40d24:	ldrh	r0, [r4, #8]
   40d28:	b	40d3c <fputs@plt+0x2f988>
   40d2c:	ldrh	r0, [r4, #8]
   40d30:	and	r0, r0, #15872	; 0x3e00
   40d34:	orr	r0, r0, #4
   40d38:	strh	r0, [r4, #8]
   40d3c:	movw	r1, #65517	; 0xffed
   40d40:	and	r0, r0, r1
   40d44:	strh	r0, [r4, #8]
   40d48:	pop	{r4, sl, fp, pc}
   40d4c:	nop	{0}
   40d50:	push	{r4, r5, r6, sl, fp, lr}
   40d54:	add	fp, sp, #16
   40d58:	vpush	{d8}
   40d5c:	vldr	d16, [pc, #164]	; 40e08 <fputs@plt+0x2fa54>
   40d60:	mov	r4, #1
   40d64:	vcmpe.f64	d0, d16
   40d68:	vmrs	APSR_nzcv, fpscr
   40d6c:	bmi	40df8 <fputs@plt+0x2fa44>
   40d70:	vldr	d16, [pc, #152]	; 40e10 <fputs@plt+0x2fa5c>
   40d74:	vmov.f64	d8, d0
   40d78:	mvn	r4, #0
   40d7c:	vcmpe.f64	d0, d16
   40d80:	vmrs	APSR_nzcv, fpscr
   40d84:	bgt	40df8 <fputs@plt+0x2fa44>
   40d88:	mov	r5, r1
   40d8c:	mov	r6, r0
   40d90:	vmov	r0, r1, d8
   40d94:	bl	8917c <fputs@plt+0x77dc8>
   40d98:	subs	r2, r6, r0
   40d9c:	sbcs	r2, r5, r1
   40da0:	blt	40df8 <fputs@plt+0x2fa44>
   40da4:	subs	r2, r0, r6
   40da8:	sbcs	r2, r1, r5
   40dac:	bge	40dd4 <fputs@plt+0x2fa20>
   40db0:	eor	r1, r1, #-2147483648	; 0x80000000
   40db4:	mov	r4, #1
   40db8:	vcmpe.f64	d8, #0.0
   40dbc:	orrs	r0, r0, r1
   40dc0:	mvneq	r4, #0
   40dc4:	mov	r0, #1
   40dc8:	vmrs	APSR_nzcv, fpscr
   40dcc:	movle	r4, r0
   40dd0:	b	40df8 <fputs@plt+0x2fa44>
   40dd4:	mov	r0, r6
   40dd8:	mov	r1, r5
   40ddc:	bl	88ffc <fputs@plt+0x77c48>
   40de0:	vmov	d16, r0, r1
   40de4:	vcmpe.f64	d16, d8
   40de8:	vmrs	APSR_nzcv, fpscr
   40dec:	bmi	40df8 <fputs@plt+0x2fa44>
   40df0:	mov	r4, #0
   40df4:	movwgt	r4, #1
   40df8:	mov	r0, r4
   40dfc:	vpop	{d8}
   40e00:	pop	{r4, r5, r6, sl, fp, pc}
   40e04:	nop	{0}
   40e08:	andeq	r0, r0, r0
   40e0c:	mvngt	r0, #0
   40e10:	andeq	r0, r0, r0
   40e14:	mvnmi	r0, #0
   40e18:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   40e1c:	add	fp, sp, #24
   40e20:	sub	sp, sp, #88	; 0x58
   40e24:	mov	r5, r2
   40e28:	mov	r2, r0
   40e2c:	mov	r6, r1
   40e30:	ldrb	r0, [r5, #4]
   40e34:	ldrb	r1, [r2, #10]
   40e38:	cmp	r1, r0
   40e3c:	bne	40e68 <fputs@plt+0x2fab4>
   40e40:	ldr	r1, [r2, #12]
   40e44:	ldr	r3, [r6, #12]
   40e48:	ldr	r2, [r2, #16]
   40e4c:	ldr	r0, [r5, #8]
   40e50:	ldr	r7, [r5, #12]
   40e54:	ldr	r6, [r6, #16]
   40e58:	str	r6, [sp]
   40e5c:	blx	r7
   40e60:	sub	sp, fp, #24
   40e64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   40e68:	ldr	r0, [r2, #32]
   40e6c:	mov	r1, #1
   40e70:	mov	r8, r3
   40e74:	mov	r3, #0
   40e78:	add	r7, sp, #48	; 0x30
   40e7c:	strh	r1, [sp, #56]	; 0x38
   40e80:	strh	r1, [sp, #16]
   40e84:	str	r3, [sp, #72]	; 0x48
   40e88:	str	r3, [sp, #32]
   40e8c:	mov	r1, r2
   40e90:	mov	r2, #4096	; 0x1000
   40e94:	str	r0, [sp, #80]	; 0x50
   40e98:	str	r0, [sp, #40]	; 0x28
   40e9c:	mov	r0, r7
   40ea0:	bl	3e690 <fputs@plt+0x2d2dc>
   40ea4:	add	r9, sp, #8
   40ea8:	mov	r1, r6
   40eac:	mov	r2, #4096	; 0x1000
   40eb0:	mov	r0, r9
   40eb4:	bl	3e690 <fputs@plt+0x2d2dc>
   40eb8:	ldrb	r1, [r5, #4]
   40ebc:	mov	r0, r7
   40ec0:	bl	19f04 <fputs@plt+0x8b50>
   40ec4:	ldrb	r1, [r5, #4]
   40ec8:	ldr	r4, [sp, #60]	; 0x3c
   40ecc:	mov	r6, r0
   40ed0:	mov	r0, r9
   40ed4:	bl	19f04 <fputs@plt+0x8b50>
   40ed8:	ldr	r3, [sp, #20]
   40edc:	mov	r7, r0
   40ee0:	ldr	r0, [r5, #8]
   40ee4:	ldr	r5, [r5, #12]
   40ee8:	cmp	r6, #0
   40eec:	mov	r2, r6
   40ef0:	moveq	r4, r6
   40ef4:	cmp	r7, #0
   40ef8:	str	r7, [sp]
   40efc:	mov	r1, r4
   40f00:	moveq	r3, r7
   40f04:	blx	r5
   40f08:	cmp	r8, #0
   40f0c:	mov	r5, r0
   40f10:	clzne	r0, r6
   40f14:	clzne	r1, r7
   40f18:	lsrne	r0, r0, #5
   40f1c:	lsrne	r1, r1, #5
   40f20:	orrsne	r0, r0, r1
   40f24:	movw	r1, #9312	; 0x2460
   40f28:	movne	r0, #7
   40f2c:	strbne	r0, [r8]
   40f30:	ldrh	r0, [sp, #56]	; 0x38
   40f34:	tst	r0, r1
   40f38:	ldreq	r0, [sp, #72]	; 0x48
   40f3c:	cmpeq	r0, #0
   40f40:	beq	40f4c <fputs@plt+0x2fb98>
   40f44:	add	r0, sp, #48	; 0x30
   40f48:	bl	338e8 <fputs@plt+0x22534>
   40f4c:	ldrh	r0, [sp, #16]
   40f50:	movw	r1, #9312	; 0x2460
   40f54:	tst	r0, r1
   40f58:	ldreq	r0, [sp, #32]
   40f5c:	cmpeq	r0, #0
   40f60:	beq	40f6c <fputs@plt+0x2fbb8>
   40f64:	add	r0, sp, #8
   40f68:	bl	338e8 <fputs@plt+0x22534>
   40f6c:	mov	r0, r5
   40f70:	sub	sp, fp, #24
   40f74:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   40f78:	push	{r4, r5, fp, lr}
   40f7c:	add	fp, sp, #8
   40f80:	ldr	r5, [r0, #12]
   40f84:	ldr	r4, [r1, #12]
   40f88:	ldr	r1, [r1, #16]
   40f8c:	ldr	r0, [r0, #16]
   40f90:	cmp	r5, r4
   40f94:	mov	r2, r5
   40f98:	movgt	r2, r4
   40f9c:	bl	110e4 <memcmp@plt>
   40fa0:	cmp	r0, #0
   40fa4:	subeq	r0, r5, r4
   40fa8:	pop	{r4, r5, fp, pc}
   40fac:	push	{r4, r5, fp, lr}
   40fb0:	add	fp, sp, #8
   40fb4:	sub	sp, sp, #16
   40fb8:	mov	r4, r0
   40fbc:	ldr	r0, [r0, #16]
   40fc0:	add	r1, sp, #12
   40fc4:	mov	r5, #0
   40fc8:	ldrd	r2, [r4, #40]	; 0x28
   40fcc:	str	r1, [sp, #4]
   40fd0:	mov	r1, #0
   40fd4:	str	r5, [sp]
   40fd8:	bl	3f30c <fputs@plt+0x2df58>
   40fdc:	mov	r5, r0
   40fe0:	cmp	r0, #0
   40fe4:	bne	41038 <fputs@plt+0x2fc84>
   40fe8:	ldr	r0, [sp, #12]
   40fec:	cmp	r0, #0
   40ff0:	beq	4102c <fputs@plt+0x2fc78>
   40ff4:	movw	r0, #63693	; 0xf8cd
   40ff8:	movw	r1, #64300	; 0xfb2c
   40ffc:	movw	r2, #64598	; 0xfc56
   41000:	movw	r3, #5479	; 0x1567
   41004:	mov	r5, #11
   41008:	movt	r0, #8
   4100c:	movt	r1, #8
   41010:	movt	r2, #8
   41014:	movt	r3, #1
   41018:	add	r0, r0, #20
   4101c:	str	r0, [sp]
   41020:	mov	r0, #11
   41024:	bl	15d70 <fputs@plt+0x49bc>
   41028:	b	41038 <fputs@plt+0x2fc84>
   4102c:	mov	r5, #0
   41030:	str	r5, [r4, #56]	; 0x38
   41034:	strb	r5, [r4, #3]
   41038:	mov	r0, r5
   4103c:	sub	sp, fp, #8
   41040:	pop	{r4, r5, fp, pc}
   41044:	push	{r4, r5, fp, lr}
   41048:	add	fp, sp, #8
   4104c:	ldr	r5, [r0, #16]
   41050:	mov	r4, r0
   41054:	ldrb	r1, [r5, #66]	; 0x42
   41058:	cmp	r1, #3
   4105c:	bcc	41080 <fputs@plt+0x2fccc>
   41060:	mov	r0, r5
   41064:	bl	4109c <fputs@plt+0x2fce8>
   41068:	cmp	r0, #0
   4106c:	beq	4107c <fputs@plt+0x2fcc8>
   41070:	mov	r1, #0
   41074:	str	r1, [r4, #56]	; 0x38
   41078:	b	41090 <fputs@plt+0x2fcdc>
   4107c:	ldrb	r1, [r5, #66]	; 0x42
   41080:	mov	r0, #0
   41084:	cmp	r1, #1
   41088:	str	r0, [r4, #56]	; 0x38
   4108c:	popeq	{r4, r5, fp, pc}
   41090:	mov	r1, #1
   41094:	strb	r1, [r4, #2]
   41098:	pop	{r4, r5, fp, pc}
   4109c:	push	{r4, r5, fp, lr}
   410a0:	add	fp, sp, #8
   410a4:	sub	sp, sp, #16
   410a8:	mov	r4, r0
   410ac:	ldrb	r0, [r0, #66]	; 0x42
   410b0:	cmp	r0, #4
   410b4:	bne	410c0 <fputs@plt+0x2fd0c>
   410b8:	ldr	r0, [r4, #60]	; 0x3c
   410bc:	b	41124 <fputs@plt+0x2fd70>
   410c0:	mov	r5, #0
   410c4:	add	r0, sp, #12
   410c8:	strb	r5, [r4, #66]	; 0x42
   410cc:	ldr	r2, [r4, #40]	; 0x28
   410d0:	ldr	r3, [r4, #44]	; 0x2c
   410d4:	ldr	r1, [r4, #48]	; 0x30
   410d8:	str	r0, [sp, #4]
   410dc:	mov	r0, r4
   410e0:	str	r5, [sp]
   410e4:	bl	4112c <fputs@plt+0x2fd78>
   410e8:	cmp	r0, #0
   410ec:	bne	41124 <fputs@plt+0x2fd70>
   410f0:	ldr	r0, [r4, #48]	; 0x30
   410f4:	bl	14400 <fputs@plt+0x304c>
   410f8:	str	r5, [r4, #48]	; 0x30
   410fc:	ldr	r0, [r4, #60]	; 0x3c
   41100:	ldr	r1, [sp, #12]
   41104:	orrs	r0, r0, r1
   41108:	str	r0, [r4, #60]	; 0x3c
   4110c:	beq	41120 <fputs@plt+0x2fd6c>
   41110:	ldrb	r0, [r4, #66]	; 0x42
   41114:	cmp	r0, #1
   41118:	moveq	r0, #2
   4111c:	strbeq	r0, [r4, #66]	; 0x42
   41120:	mov	r0, #0
   41124:	sub	sp, fp, #8
   41128:	pop	{r4, r5, fp, pc}
   4112c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41130:	add	fp, sp, #28
   41134:	sub	sp, sp, #220	; 0xdc
   41138:	ldr	r9, [fp, #12]
   4113c:	ldr	sl, [fp, #8]
   41140:	mov	r4, r0
   41144:	mov	r0, #0
   41148:	mov	r8, r3
   4114c:	mov	r6, r2
   41150:	cmp	r1, #0
   41154:	str	r0, [sp, #12]
   41158:	beq	411e0 <fputs@plt+0x2fe2c>
   4115c:	ldr	r0, [r4, #72]	; 0x48
   41160:	mov	r7, r1
   41164:	add	r1, sp, #16
   41168:	add	r3, sp, #12
   4116c:	mov	r2, #200	; 0xc8
   41170:	bl	3f95c <fputs@plt+0x2e5a8>
   41174:	cmp	r0, #0
   41178:	beq	41204 <fputs@plt+0x2fe50>
   4117c:	mov	r5, r0
   41180:	ldr	r0, [r4, #72]	; 0x48
   41184:	mov	r1, r6
   41188:	mov	r2, r7
   4118c:	mov	r3, r5
   41190:	bl	3f9f4 <fputs@plt+0x2e640>
   41194:	ldrh	r0, [r5, #8]
   41198:	cmp	r0, #0
   4119c:	beq	4120c <fputs@plt+0x2fe58>
   411a0:	ldr	r7, [sp, #12]
   411a4:	mov	r0, r4
   411a8:	mov	r1, r5
   411ac:	mov	r2, r6
   411b0:	mov	r3, r8
   411b4:	str	sl, [sp]
   411b8:	str	r9, [sp, #4]
   411bc:	bl	3f30c <fputs@plt+0x2df58>
   411c0:	mov	r5, r0
   411c4:	cmp	r7, #0
   411c8:	beq	4124c <fputs@plt+0x2fe98>
   411cc:	ldr	r0, [r4, #72]	; 0x48
   411d0:	mov	r1, r7
   411d4:	ldr	r0, [r0, #12]
   411d8:	bl	13ce4 <fputs@plt+0x2930>
   411dc:	b	4124c <fputs@plt+0x2fe98>
   411e0:	mov	r0, r4
   411e4:	mov	r1, #0
   411e8:	mov	r2, r6
   411ec:	mov	r3, r8
   411f0:	str	sl, [sp]
   411f4:	str	r9, [sp, #4]
   411f8:	bl	3f30c <fputs@plt+0x2df58>
   411fc:	mov	r5, r0
   41200:	b	4124c <fputs@plt+0x2fe98>
   41204:	mov	r5, #7
   41208:	b	4124c <fputs@plt+0x2fe98>
   4120c:	ldr	r0, [r4, #72]	; 0x48
   41210:	ldr	r1, [sp, #12]
   41214:	ldr	r0, [r0, #12]
   41218:	bl	13ce4 <fputs@plt+0x2930>
   4121c:	movw	r0, #63693	; 0xf8cd
   41220:	movw	r1, #64300	; 0xfb2c
   41224:	movw	r2, #64598	; 0xfc56
   41228:	movw	r3, #56571	; 0xdcfb
   4122c:	mov	r5, #11
   41230:	movt	r0, #8
   41234:	movt	r1, #8
   41238:	movt	r2, #8
   4123c:	add	r0, r0, #20
   41240:	str	r0, [sp]
   41244:	mov	r0, #11
   41248:	bl	15d70 <fputs@plt+0x49bc>
   4124c:	mov	r0, r5
   41250:	sub	sp, fp, #28
   41254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41258:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4125c:	add	fp, sp, #24
   41260:	sub	sp, sp, #8
   41264:	ldr	r4, [fp, #8]
   41268:	mov	r9, r0
   4126c:	mov	r0, #1
   41270:	mov	r8, r1
   41274:	mov	r5, r2
   41278:	add	r1, r2, #2
   4127c:	mov	r7, r3
   41280:	strh	r0, [r4, #8]
   41284:	ldr	r2, [r4, #24]
   41288:	cmp	r2, r1
   4128c:	bge	412b0 <fputs@plt+0x2fefc>
   41290:	mov	r0, r4
   41294:	mov	r2, #0
   41298:	bl	33ab0 <fputs@plt+0x226fc>
   4129c:	mov	r6, r0
   412a0:	cmp	r0, #0
   412a4:	bne	41348 <fputs@plt+0x2ff94>
   412a8:	ldr	r3, [r4, #16]
   412ac:	b	412bc <fputs@plt+0x2ff08>
   412b0:	strh	r0, [r4, #8]
   412b4:	ldr	r3, [r4, #20]
   412b8:	str	r3, [r4, #16]
   412bc:	cmp	r7, #0
   412c0:	beq	412e0 <fputs@plt+0x2ff2c>
   412c4:	mov	r0, #0
   412c8:	mov	r1, r8
   412cc:	mov	r2, r5
   412d0:	str	r0, [sp]
   412d4:	mov	r0, r9
   412d8:	bl	30130 <fputs@plt+0x1ed7c>
   412dc:	b	412f0 <fputs@plt+0x2ff3c>
   412e0:	mov	r0, r9
   412e4:	mov	r1, r8
   412e8:	mov	r2, r5
   412ec:	bl	1dcfc <fputs@plt+0xc948>
   412f0:	mov	r6, r0
   412f4:	cmp	r0, #0
   412f8:	beq	41324 <fputs@plt+0x2ff70>
   412fc:	ldrh	r0, [r4, #8]
   41300:	movw	r1, #9312	; 0x2460
   41304:	tst	r0, r1
   41308:	bne	41318 <fputs@plt+0x2ff64>
   4130c:	ldr	r0, [r4, #24]
   41310:	cmp	r0, #0
   41314:	beq	41348 <fputs@plt+0x2ff94>
   41318:	mov	r0, r4
   4131c:	bl	338e8 <fputs@plt+0x22534>
   41320:	b	41348 <fputs@plt+0x2ff94>
   41324:	ldr	r0, [r4, #16]
   41328:	mov	r6, #0
   4132c:	strb	r6, [r0, r5]
   41330:	ldr	r0, [r4, #16]
   41334:	add	r0, r0, r5
   41338:	strb	r6, [r0, #1]
   4133c:	mov	r0, #528	; 0x210
   41340:	str	r5, [r4, #12]
   41344:	strh	r0, [r4, #8]
   41348:	mov	r0, r6
   4134c:	sub	sp, fp, #24
   41350:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   41354:	push	{r4, sl, fp, lr}
   41358:	add	fp, sp, #8
   4135c:	sub	sp, sp, #16
   41360:	ldr	r3, [r0]
   41364:	ldr	r0, [r0, #4]
   41368:	cmp	r1, #6
   4136c:	rev	r4, r0
   41370:	rev	r3, r3
   41374:	mov	r0, #4
   41378:	str	r4, [r2]
   4137c:	str	r3, [r2, #4]
   41380:	beq	413ac <fputs@plt+0x2fff8>
   41384:	vmov	d16, r4, r3
   41388:	mov	r0, #1
   4138c:	vstr	d16, [sp, #8]
   41390:	vldr	d16, [sp, #8]
   41394:	vstr	d16, [sp]
   41398:	vldr	d16, [sp, #8]
   4139c:	vldr	d17, [sp]
   413a0:	vcmp.f64	d16, d17
   413a4:	vmrs	APSR_nzcv, fpscr
   413a8:	movweq	r0, #8
   413ac:	strh	r0, [r2, #8]
   413b0:	sub	sp, fp, #8
   413b4:	pop	{r4, sl, fp, pc}
   413b8:	push	{fp, lr}
   413bc:	mov	fp, sp
   413c0:	sub	sp, sp, #12
   413c4:	mov	lr, #0
   413c8:	cmp	lr, r3, lsr #24
   413cc:	beq	4140c <fputs@plt+0x30058>
   413d0:	lsr	r1, r2, #8
   413d4:	strb	r2, [r0, #8]
   413d8:	lsr	r2, r3, #8
   413dc:	orr	ip, r1, r3, lsl #24
   413e0:	mov	r3, #7
   413e4:	orr	r1, ip, #128	; 0x80
   413e8:	strb	r1, [r0, r3]
   413ec:	lsr	r1, ip, #7
   413f0:	sub	r3, r3, #1
   413f4:	orr	ip, r1, r2, lsl #25
   413f8:	lsr	r2, r2, #7
   413fc:	cmn	r3, #1
   41400:	bne	413e4 <fputs@plt+0x30030>
   41404:	mov	lr, #9
   41408:	b	41460 <fputs@plt+0x300ac>
   4140c:	add	ip, sp, #2
   41410:	orr	r1, r2, #128	; 0x80
   41414:	strb	r1, [ip, lr]
   41418:	lsr	r1, r2, #7
   4141c:	add	lr, lr, #1
   41420:	orr	r2, r1, r3, lsl #25
   41424:	orr	r1, r2, r3, lsr #7
   41428:	lsr	r3, r3, #7
   4142c:	cmp	r1, #0
   41430:	bne	41410 <fputs@plt+0x3005c>
   41434:	ldrb	r1, [sp, #2]
   41438:	add	r2, ip, lr
   4143c:	mov	r3, #0
   41440:	and	r1, r1, #127	; 0x7f
   41444:	strb	r1, [sp, #2]
   41448:	sub	r1, r2, r3
   4144c:	ldrb	r1, [r1, #-1]
   41450:	strb	r1, [r0, r3]
   41454:	add	r3, r3, #1
   41458:	cmp	lr, r3
   4145c:	bne	41448 <fputs@plt+0x30094>
   41460:	mov	r0, lr
   41464:	mov	sp, fp
   41468:	pop	{fp, pc}
   4146c:	push	{r4, r5, r6, sl, fp, lr}
   41470:	add	fp, sp, #16
   41474:	sub	sp, sp, #8
   41478:	mov	r4, r0
   4147c:	ldrb	r0, [r0, #66]	; 0x42
   41480:	cmp	r0, #3
   41484:	bcc	414ac <fputs@plt+0x300f8>
   41488:	cmp	r0, #4
   4148c:	bne	41498 <fputs@plt+0x300e4>
   41490:	ldr	r5, [r4, #60]	; 0x3c
   41494:	b	415d4 <fputs@plt+0x30220>
   41498:	ldr	r0, [r4, #48]	; 0x30
   4149c:	bl	14400 <fputs@plt+0x304c>
   414a0:	mov	r0, #0
   414a4:	strb	r0, [r4, #66]	; 0x42
   414a8:	str	r0, [r4, #48]	; 0x30
   414ac:	ldrsb	r0, [r4, #68]	; 0x44
   414b0:	cmp	r0, #0
   414b4:	bge	4151c <fputs@plt+0x30168>
   414b8:	ldr	r1, [r4, #52]	; 0x34
   414bc:	cmp	r1, #0
   414c0:	beq	415cc <fputs@plt+0x30218>
   414c4:	ldr	r0, [r4]
   414c8:	ldrb	r2, [r4, #65]	; 0x41
   414cc:	mov	r3, #0
   414d0:	mov	r6, #0
   414d4:	ldr	r0, [r0, #4]
   414d8:	str	r2, [sp]
   414dc:	add	r2, r4, #120	; 0x78
   414e0:	bl	416c8 <fputs@plt+0x30314>
   414e4:	cmp	r0, #0
   414e8:	beq	415ac <fputs@plt+0x301f8>
   414ec:	mov	r5, r0
   414f0:	strb	r6, [r4, #66]	; 0x42
   414f4:	b	415d4 <fputs@plt+0x30220>
   414f8:	sub	r1, r0, #1
   414fc:	sxtb	r0, r0
   41500:	strb	r1, [r4, #68]	; 0x44
   41504:	add	r0, r4, r0, lsl #2
   41508:	ldr	r0, [r0, #120]	; 0x78
   4150c:	ldr	r0, [r0, #72]	; 0x48
   41510:	bl	2df48 <fputs@plt+0x1cb94>
   41514:	ldrb	r0, [r4, #68]	; 0x44
   41518:	cmp	r0, #0
   4151c:	bne	414f8 <fputs@plt+0x30144>
   41520:	ldr	r0, [r4, #120]	; 0x78
   41524:	ldrb	r1, [r0]
   41528:	cmp	r1, #0
   4152c:	beq	41578 <fputs@plt+0x301c4>
   41530:	ldr	r2, [r4, #72]	; 0x48
   41534:	ldrb	r1, [r0, #2]
   41538:	clz	r2, r2
   4153c:	lsr	r2, r2, #5
   41540:	cmp	r2, r1
   41544:	bne	41578 <fputs@plt+0x301c4>
   41548:	mov	r5, #0
   4154c:	strh	r5, [r4, #34]	; 0x22
   41550:	strh	r5, [r4, #80]	; 0x50
   41554:	ldrb	r1, [r4, #64]	; 0x40
   41558:	and	r1, r1, #241	; 0xf1
   4155c:	strb	r1, [r4, #64]	; 0x40
   41560:	ldrh	r1, [r0, #18]
   41564:	cmp	r1, #0
   41568:	beq	415c0 <fputs@plt+0x3020c>
   4156c:	mov	r0, #1
   41570:	strb	r0, [r4, #66]	; 0x42
   41574:	b	415d4 <fputs@plt+0x30220>
   41578:	movw	r0, #63693	; 0xf8cd
   4157c:	movw	r1, #64300	; 0xfb2c
   41580:	movw	r2, #64598	; 0xfc56
   41584:	movw	r3, #60698	; 0xed1a
   41588:	mov	r5, #11
   4158c:	movt	r0, #8
   41590:	movt	r1, #8
   41594:	movt	r2, #8
   41598:	add	r0, r0, #20
   4159c:	str	r0, [sp]
   415a0:	mov	r0, #11
   415a4:	bl	15d70 <fputs@plt+0x49bc>
   415a8:	b	415d4 <fputs@plt+0x30220>
   415ac:	strb	r6, [r4, #68]	; 0x44
   415b0:	ldr	r0, [r4, #120]	; 0x78
   415b4:	ldrb	r0, [r0, #2]
   415b8:	strb	r0, [r4, #69]	; 0x45
   415bc:	b	41520 <fputs@plt+0x3016c>
   415c0:	ldrb	r1, [r0, #4]
   415c4:	cmp	r1, #0
   415c8:	beq	415e0 <fputs@plt+0x3022c>
   415cc:	mov	r5, #0
   415d0:	strb	r5, [r4, #66]	; 0x42
   415d4:	mov	r0, r5
   415d8:	sub	sp, fp, #16
   415dc:	pop	{r4, r5, r6, sl, fp, pc}
   415e0:	ldr	r1, [r0, #84]	; 0x54
   415e4:	cmp	r1, #1
   415e8:	bne	41618 <fputs@plt+0x30264>
   415ec:	ldrb	r1, [r0, #5]
   415f0:	ldr	r0, [r0, #56]	; 0x38
   415f4:	add	r0, r0, r1
   415f8:	mov	r1, #1
   415fc:	ldr	r0, [r0, #8]
   41600:	strb	r1, [r4, #66]	; 0x42
   41604:	rev	r1, r0
   41608:	mov	r0, r4
   4160c:	sub	sp, fp, #16
   41610:	pop	{r4, r5, r6, sl, fp, lr}
   41614:	b	4162c <fputs@plt+0x30278>
   41618:	movw	r0, #63693	; 0xf8cd
   4161c:	movw	r1, #64300	; 0xfb2c
   41620:	movw	r2, #64598	; 0xfc56
   41624:	movw	r3, #60709	; 0xed25
   41628:	b	41588 <fputs@plt+0x301d4>
   4162c:	push	{fp, lr}
   41630:	mov	fp, sp
   41634:	sub	sp, sp, #8
   41638:	mov	r3, r0
   4163c:	ldrsb	r0, [r0, #68]	; 0x44
   41640:	cmp	r0, #19
   41644:	blt	41680 <fputs@plt+0x302cc>
   41648:	movw	r0, #63693	; 0xf8cd
   4164c:	movw	r1, #64300	; 0xfb2c
   41650:	movw	r2, #64598	; 0xfc56
   41654:	movw	r3, #60571	; 0xec9b
   41658:	movt	r0, #8
   4165c:	movt	r1, #8
   41660:	movt	r2, #8
   41664:	add	r0, r0, #20
   41668:	str	r0, [sp]
   4166c:	mov	r0, #11
   41670:	bl	15d70 <fputs@plt+0x49bc>
   41674:	mov	r0, #11
   41678:	mov	sp, fp
   4167c:	pop	{fp, pc}
   41680:	mov	ip, #0
   41684:	add	r0, r0, #1
   41688:	strh	ip, [r3, #34]	; 0x22
   4168c:	strb	r0, [r3, #68]	; 0x44
   41690:	ldrb	r2, [r3, #64]	; 0x40
   41694:	and	r2, r2, #249	; 0xf9
   41698:	strb	r2, [r3, #64]	; 0x40
   4169c:	sxtb	r2, r0
   416a0:	add	lr, r3, r2, lsl #1
   416a4:	ldr	r0, [r3, #4]
   416a8:	add	r2, r3, r2, lsl #2
   416ac:	strh	ip, [lr, #80]	; 0x50
   416b0:	add	r2, r2, #120	; 0x78
   416b4:	ldrb	ip, [r3, #65]	; 0x41
   416b8:	str	ip, [sp]
   416bc:	bl	416c8 <fputs@plt+0x30314>
   416c0:	mov	sp, fp
   416c4:	pop	{fp, pc}
   416c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   416cc:	add	fp, sp, #24
   416d0:	sub	sp, sp, #8
   416d4:	mov	r7, r0
   416d8:	ldr	r0, [r0, #44]	; 0x2c
   416dc:	mov	r4, r3
   416e0:	cmp	r0, r1
   416e4:	bcs	4171c <fputs@plt+0x30368>
   416e8:	movw	r0, #63693	; 0xf8cd
   416ec:	movw	r1, #64300	; 0xfb2c
   416f0:	movw	r2, #64598	; 0xfc56
   416f4:	movw	r3, #57791	; 0xe1bf
   416f8:	mov	r6, #11
   416fc:	movt	r0, #8
   41700:	movt	r1, #8
   41704:	movt	r2, #8
   41708:	add	r0, r0, #20
   4170c:	str	r0, [sp]
   41710:	mov	r0, #11
   41714:	bl	15d70 <fputs@plt+0x49bc>
   41718:	b	41740 <fputs@plt+0x3038c>
   4171c:	ldr	r3, [fp, #8]
   41720:	ldr	r0, [r7]
   41724:	mov	r8, r2
   41728:	add	r2, sp, #4
   4172c:	mov	r5, r1
   41730:	bl	18264 <fputs@plt+0x6eb0>
   41734:	mov	r6, r0
   41738:	cmp	r0, #0
   4173c:	beq	41760 <fputs@plt+0x303ac>
   41740:	cmp	r4, #0
   41744:	beq	41754 <fputs@plt+0x303a0>
   41748:	ldrb	r0, [r4, #68]	; 0x44
   4174c:	sub	r0, r0, #1
   41750:	strb	r0, [r4, #68]	; 0x44
   41754:	mov	r0, r6
   41758:	sub	sp, fp, #24
   4175c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41760:	ldr	r1, [sp, #4]
   41764:	ldr	r0, [r1, #8]
   41768:	str	r0, [r8]
   4176c:	ldrb	r2, [r0]
   41770:	cmp	r2, #0
   41774:	beq	417e8 <fputs@plt+0x30434>
   41778:	mov	r6, #0
   4177c:	cmp	r4, #0
   41780:	beq	41754 <fputs@plt+0x303a0>
   41784:	ldr	r0, [r8]
   41788:	ldrh	r1, [r0, #18]
   4178c:	cmp	r1, #0
   41790:	beq	417a4 <fputs@plt+0x303f0>
   41794:	ldrb	r1, [r4, #69]	; 0x45
   41798:	ldrb	r0, [r0, #2]
   4179c:	cmp	r0, r1
   417a0:	beq	41754 <fputs@plt+0x303a0>
   417a4:	movw	r0, #63693	; 0xf8cd
   417a8:	movw	r1, #64300	; 0xfb2c
   417ac:	movw	r2, #64598	; 0xfc56
   417b0:	movw	r3, #57813	; 0xe1d5
   417b4:	mov	r6, #11
   417b8:	movt	r0, #8
   417bc:	movt	r1, #8
   417c0:	movt	r2, #8
   417c4:	add	r0, r0, #20
   417c8:	str	r0, [sp]
   417cc:	mov	r0, #11
   417d0:	bl	15d70 <fputs@plt+0x49bc>
   417d4:	ldr	r0, [r8]
   417d8:	cmp	r0, #0
   417dc:	ldrne	r0, [r0, #72]	; 0x48
   417e0:	blne	2df48 <fputs@plt+0x1cb94>
   417e4:	b	41748 <fputs@plt+0x30394>
   417e8:	ldr	r2, [r1, #8]
   417ec:	ldr	r3, [r2, #84]	; 0x54
   417f0:	cmp	r3, r5
   417f4:	beq	41820 <fputs@plt+0x3046c>
   417f8:	ldr	r0, [r1, #4]
   417fc:	str	r1, [r2, #72]	; 0x48
   41800:	mov	r1, #0
   41804:	cmp	r5, #1
   41808:	str	r5, [r2, #84]	; 0x54
   4180c:	movweq	r1, #100	; 0x64
   41810:	strb	r1, [r2, #5]
   41814:	str	r7, [r2, #52]	; 0x34
   41818:	str	r0, [r2, #56]	; 0x38
   4181c:	ldr	r0, [r8]
   41820:	bl	2a7ac <fputs@plt+0x193f8>
   41824:	cmp	r0, #0
   41828:	beq	41778 <fputs@plt+0x303c4>
   4182c:	mov	r6, r0
   41830:	ldr	r0, [r8]
   41834:	cmp	r0, #0
   41838:	ldrne	r0, [r0, #72]	; 0x48
   4183c:	blne	2df48 <fputs@plt+0x1cb94>
   41840:	b	41740 <fputs@plt+0x3038c>
   41844:	push	{r4, r5, r6, sl, fp, lr}
   41848:	add	fp, sp, #16
   4184c:	vpush	{d8-d9}
   41850:	sub	sp, sp, #32
   41854:	add	r5, r0, #8
   41858:	mov	r4, r0
   4185c:	add	r0, sp, #16
   41860:	mov	r1, #8
   41864:	mov	r6, sp
   41868:	vmov.i32	q4, #0	; 0x00000000
   4186c:	vld1.32	{d16-d17}, [r5]
   41870:	vst1.64	{d16-d17}, [r0]
   41874:	add	r0, r4, #40	; 0x28
   41878:	vld1.32	{d16-d17}, [r0]
   4187c:	vst1.64	{d16-d17}, [r6], r1
   41880:	vst1.32	{d8-d9}, [r0]
   41884:	add	r0, r4, #24
   41888:	bl	4191c <fputs@plt+0x30568>
   4188c:	b	4189c <fputs@plt+0x304e8>
   41890:	ldr	r1, [r6, #8]
   41894:	mov	r0, #0
   41898:	bl	13a2c <fputs@plt+0x2678>
   4189c:	ldr	r6, [r6]
   418a0:	cmp	r6, #0
   418a4:	bne	41890 <fputs@plt+0x304dc>
   418a8:	mov	r0, sp
   418ac:	bl	4191c <fputs@plt+0x30568>
   418b0:	vst1.32	{d8-d9}, [r5]
   418b4:	ldr	r5, [sp, #24]
   418b8:	b	418cc <fputs@plt+0x30518>
   418bc:	ldr	r1, [r5, #8]
   418c0:	mov	r0, #0
   418c4:	bl	13a8c <fputs@plt+0x26d8>
   418c8:	ldr	r5, [r5]
   418cc:	cmp	r5, #0
   418d0:	bne	418bc <fputs@plt+0x30508>
   418d4:	add	r0, sp, #16
   418d8:	bl	4191c <fputs@plt+0x30568>
   418dc:	add	r0, r4, #56	; 0x38
   418e0:	bl	4191c <fputs@plt+0x30568>
   418e4:	mov	r0, #0
   418e8:	str	r0, [r4, #72]	; 0x48
   418ec:	ldrh	r0, [r4, #78]	; 0x4e
   418f0:	tst	r0, #1
   418f4:	beq	41910 <fputs@plt+0x3055c>
   418f8:	movw	r1, #65534	; 0xfffe
   418fc:	and	r0, r0, r1
   41900:	strh	r0, [r4, #78]	; 0x4e
   41904:	ldr	r0, [r4, #4]
   41908:	add	r0, r0, #1
   4190c:	str	r0, [r4, #4]
   41910:	sub	sp, fp, #32
   41914:	vpop	{d8-d9}
   41918:	pop	{r4, r5, r6, sl, fp, pc}
   4191c:	push	{r4, r5, r6, r7, fp, lr}
   41920:	add	fp, sp, #16
   41924:	mov	r4, r0
   41928:	ldr	r5, [r0, #8]
   4192c:	ldr	r0, [r0, #12]
   41930:	mov	r6, #0
   41934:	str	r6, [r4, #8]
   41938:	bl	14400 <fputs@plt+0x304c>
   4193c:	cmp	r5, #0
   41940:	str	r6, [r4]
   41944:	str	r6, [r4, #12]
   41948:	beq	41964 <fputs@plt+0x305b0>
   4194c:	ldr	r7, [r5]
   41950:	mov	r0, r5
   41954:	bl	14400 <fputs@plt+0x304c>
   41958:	cmp	r7, #0
   4195c:	mov	r5, r7
   41960:	bne	4194c <fputs@plt+0x30598>
   41964:	str	r6, [r4, #4]
   41968:	pop	{r4, r5, r6, r7, fp, pc}
   4196c:	push	{r4, r5, r7, r8, r9, sl, fp, lr}
   41970:	add	fp, sp, #24
   41974:	ldrb	r4, [r1, #1]
   41978:	cmp	r4, #9
   4197c:	bhi	419cc <fputs@plt+0x30618>
   41980:	ldrb	r3, [r1]
   41984:	mov	ip, #0
   41988:	mov	r5, #0
   4198c:	and	r3, r3, #63	; 0x3f
   41990:	add	r7, r1, r3
   41994:	ldr	r3, [r2, #4]
   41998:	ldrd	r8, [r3]
   4199c:	add	r3, pc, #0
   419a0:	ldr	pc, [r3, r4, lsl #2]
   419a4:	andeq	r1, r4, ip, asr #19
   419a8:	ldrdeq	r1, [r4], -r8
   419ac:	andeq	r1, r4, r0, ror #19
   419b0:	strdeq	r1, [r4], -r0
   419b4:	andeq	r1, r4, ip, lsl #20
   419b8:	andeq	r1, r4, ip, lsl sl
   419bc:	andeq	r1, r4, ip, lsr sl
   419c0:	andeq	r1, r4, ip, asr #19
   419c4:	andeq	r1, r4, ip, asr #20
   419c8:	andeq	r1, r4, r4, lsr sl
   419cc:	mov	r3, #0
   419d0:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   419d4:	b	41bc4 <fputs@plt+0x30810>
   419d8:	ldrsb	r5, [r7]
   419dc:	b	41a14 <fputs@plt+0x30660>
   419e0:	ldrsb	r3, [r7]
   419e4:	ldrb	r7, [r7, #1]
   419e8:	orr	r5, r7, r3, lsl #8
   419ec:	b	41a14 <fputs@plt+0x30660>
   419f0:	ldrb	r5, [r7, #1]
   419f4:	ldrsb	r3, [r7]
   419f8:	ldrb	r7, [r7, #2]
   419fc:	lsl	r5, r5, #8
   41a00:	orr	r3, r5, r3, lsl #16
   41a04:	orr	r5, r3, r7
   41a08:	b	41a14 <fputs@plt+0x30660>
   41a0c:	ldr	r3, [r7]
   41a10:	rev	r5, r3
   41a14:	asr	ip, r5, #31
   41a18:	b	41a4c <fputs@plt+0x30698>
   41a1c:	ldrsb	r3, [r7]
   41a20:	ldrb	r5, [r7, #1]
   41a24:	orr	ip, r5, r3, lsl #8
   41a28:	ldr	r3, [r7, #2]
   41a2c:	rev	r5, r3
   41a30:	b	41a4c <fputs@plt+0x30698>
   41a34:	mov	r5, #1
   41a38:	b	41a4c <fputs@plt+0x30698>
   41a3c:	ldr	r3, [r7]
   41a40:	ldr	r7, [r7, #4]
   41a44:	rev	ip, r3
   41a48:	rev	r5, r7
   41a4c:	subs	r3, r5, r8
   41a50:	sbcs	r3, ip, r9
   41a54:	ldrsblt	r0, [r2, #12]
   41a58:	poplt	{r4, r5, r7, r8, r9, sl, fp, pc}
   41a5c:	subs	r3, r8, r5
   41a60:	sbcs	r3, r9, ip
   41a64:	ldrsblt	r0, [r2, #13]
   41a68:	poplt	{r4, r5, r7, r8, r9, sl, fp, pc}
   41a6c:	ldrh	r3, [r2, #8]
   41a70:	cmp	r3, #2
   41a74:	movcc	r0, #1
   41a78:	strbcc	r0, [r2, #14]
   41a7c:	ldrsbcc	r0, [r2, #10]
   41a80:	popcc	{r4, r5, r7, r8, r9, sl, fp, pc}
   41a84:	mov	r3, #1
   41a88:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   41a8c:	b	41bc4 <fputs@plt+0x30810>
   41a90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   41a94:	add	fp, sp, #24
   41a98:	sub	sp, sp, #8
   41a9c:	mov	r6, r0
   41aa0:	mov	r0, r1
   41aa4:	mov	r5, r1
   41aa8:	mov	r4, r2
   41aac:	ldrsb	r1, [r0, #1]!
   41ab0:	cmp	r1, #0
   41ab4:	blt	41ac4 <fputs@plt+0x30710>
   41ab8:	uxtb	r0, r1
   41abc:	str	r0, [sp, #4]
   41ac0:	b	41ad0 <fputs@plt+0x3071c>
   41ac4:	add	r1, sp, #4
   41ac8:	bl	3ea80 <fputs@plt+0x2d6cc>
   41acc:	ldr	r0, [sp, #4]
   41ad0:	cmp	r0, #11
   41ad4:	bgt	41ae0 <fputs@plt+0x3072c>
   41ad8:	ldrsb	r0, [r4, #12]
   41adc:	b	41b44 <fputs@plt+0x30790>
   41ae0:	tst	r0, #1
   41ae4:	bne	41af0 <fputs@plt+0x3073c>
   41ae8:	ldrsb	r0, [r4, #13]
   41aec:	b	41b44 <fputs@plt+0x30790>
   41af0:	ldrb	r1, [r5]
   41af4:	sub	r0, r0, #12
   41af8:	add	r0, r0, r0, lsr #31
   41afc:	add	r2, r1, r0, asr #1
   41b00:	cmp	r2, r6
   41b04:	ble	41b4c <fputs@plt+0x30798>
   41b08:	movw	r0, #63693	; 0xf8cd
   41b0c:	movw	r1, #64300	; 0xfb2c
   41b10:	movw	r2, #64598	; 0xfc56
   41b14:	movw	r3, #6687	; 0x1a1f
   41b18:	mov	r5, #11
   41b1c:	movt	r0, #8
   41b20:	movt	r1, #8
   41b24:	movt	r2, #8
   41b28:	movt	r3, #1
   41b2c:	add	r0, r0, #20
   41b30:	str	r0, [sp]
   41b34:	mov	r0, #11
   41b38:	bl	15d70 <fputs@plt+0x49bc>
   41b3c:	mov	r0, #0
   41b40:	strb	r5, [r4, #11]
   41b44:	sub	sp, fp, #24
   41b48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41b4c:	asr	r8, r0, #1
   41b50:	add	r0, r5, r1
   41b54:	ldr	r1, [r4, #4]
   41b58:	mov	r2, r8
   41b5c:	ldr	r7, [r1, #12]
   41b60:	ldr	r1, [r1, #16]
   41b64:	cmp	r8, r7
   41b68:	movgt	r2, r7
   41b6c:	bl	110e4 <memcmp@plt>
   41b70:	cmp	r0, #0
   41b74:	subseq	r0, r8, r7
   41b78:	beq	41b88 <fputs@plt+0x307d4>
   41b7c:	cmp	r0, #1
   41b80:	bge	41ae8 <fputs@plt+0x30734>
   41b84:	b	41ad8 <fputs@plt+0x30724>
   41b88:	ldrh	r0, [r4, #8]
   41b8c:	cmp	r0, #2
   41b90:	bcc	41bac <fputs@plt+0x307f8>
   41b94:	mov	r0, r6
   41b98:	mov	r1, r5
   41b9c:	mov	r2, r4
   41ba0:	mov	r3, #1
   41ba4:	bl	41bc4 <fputs@plt+0x30810>
   41ba8:	b	41b44 <fputs@plt+0x30790>
   41bac:	mov	r0, #1
   41bb0:	strb	r0, [r4, #14]
   41bb4:	ldrsb	r0, [r4, #10]
   41bb8:	b	41b44 <fputs@plt+0x30790>
   41bbc:	mov	r3, #0
   41bc0:	b	41bc4 <fputs@plt+0x30810>
   41bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41bc8:	add	fp, sp, #28
   41bcc:	sub	sp, sp, #84	; 0x54
   41bd0:	str	r0, [sp, #28]
   41bd4:	ldr	r0, [r2]
   41bd8:	ldr	r8, [r2, #4]
   41bdc:	mov	r5, r2
   41be0:	cmp	r3, #0
   41be4:	str	r1, [sp, #32]
   41be8:	str	r0, [sp, #16]
   41bec:	beq	41c1c <fputs@plt+0x30868>
   41bf0:	ldr	r0, [sp, #32]
   41bf4:	ldrsb	r1, [r0, #1]!
   41bf8:	cmp	r1, #0
   41bfc:	blt	41c3c <fputs@plt+0x30888>
   41c00:	uxtb	r0, r1
   41c04:	ldr	r1, [sp, #32]
   41c08:	mov	r6, #2
   41c0c:	str	r0, [sp, #40]	; 0x28
   41c10:	ldrb	ip, [r1]
   41c14:	str	ip, [fp, #-32]	; 0xffffffe0
   41c18:	b	41c6c <fputs@plt+0x308b8>
   41c1c:	ldr	r0, [sp, #32]
   41c20:	ldrsb	r0, [r0]
   41c24:	cmp	r0, #0
   41c28:	blt	41c88 <fputs@plt+0x308d4>
   41c2c:	uxtb	ip, r0
   41c30:	mov	r6, #1
   41c34:	str	ip, [fp, #-32]	; 0xffffffe0
   41c38:	b	41c9c <fputs@plt+0x308e8>
   41c3c:	add	r1, sp, #40	; 0x28
   41c40:	bl	3ea80 <fputs@plt+0x2d6cc>
   41c44:	ldr	r1, [sp, #32]
   41c48:	add	r6, r0, #1
   41c4c:	ldr	r0, [sp, #40]	; 0x28
   41c50:	ldrb	ip, [r1]
   41c54:	cmp	r0, #128	; 0x80
   41c58:	str	ip, [fp, #-32]	; 0xffffffe0
   41c5c:	bcc	41c6c <fputs@plt+0x308b8>
   41c60:	sub	r0, r0, #12
   41c64:	lsr	r0, r0, #1
   41c68:	b	41c78 <fputs@plt+0x308c4>
   41c6c:	movw	r1, #51290	; 0xc85a
   41c70:	movt	r1, #8
   41c74:	ldrb	r0, [r1, r0]
   41c78:	add	r4, r0, ip
   41c7c:	add	r8, r8, #40	; 0x28
   41c80:	mov	lr, #1
   41c84:	b	41cf0 <fputs@plt+0x3093c>
   41c88:	ldr	r0, [sp, #32]
   41c8c:	sub	r1, fp, #32
   41c90:	bl	3ea80 <fputs@plt+0x2d6cc>
   41c94:	ldr	ip, [fp, #-32]	; 0xffffffe0
   41c98:	mov	r6, r0
   41c9c:	ldr	r0, [sp, #28]
   41ca0:	mov	lr, #0
   41ca4:	mov	r4, ip
   41ca8:	cmp	ip, r0
   41cac:	bls	41cf0 <fputs@plt+0x3093c>
   41cb0:	movw	r0, #63693	; 0xf8cd
   41cb4:	movw	r1, #64300	; 0xfb2c
   41cb8:	movw	r2, #64598	; 0xfc56
   41cbc:	movw	r3, #6405	; 0x1905
   41cc0:	mov	r4, #11
   41cc4:	movt	r0, #8
   41cc8:	movt	r1, #8
   41ccc:	movt	r2, #8
   41cd0:	movt	r3, #1
   41cd4:	add	r0, r0, #20
   41cd8:	str	r0, [sp]
   41cdc:	mov	r0, #11
   41ce0:	bl	15d70 <fputs@plt+0x49bc>
   41ce4:	strb	r4, [r5, #11]
   41ce8:	mov	sl, #0
   41cec:	b	42110 <fputs@plt+0x30d5c>
   41cf0:	add	r0, r5, #11
   41cf4:	str	ip, [sp, #20]
   41cf8:	str	r5, [sp, #12]
   41cfc:	str	r0, [sp, #8]
   41d00:	ldrh	r1, [r8, #8]
   41d04:	tst	r1, #4
   41d08:	bne	41d40 <fputs@plt+0x3098c>
   41d0c:	tst	r1, #8
   41d10:	bne	41da8 <fputs@plt+0x309f4>
   41d14:	tst	r1, #2
   41d18:	bne	41e60 <fputs@plt+0x30aac>
   41d1c:	ldr	r0, [sp, #32]
   41d20:	tst	r1, #16
   41d24:	ldrb	r9, [r0, r6]!
   41d28:	sxtb	sl, r9
   41d2c:	bne	41e94 <fputs@plt+0x30ae0>
   41d30:	cmp	sl, #0
   41d34:	str	r9, [sp, #36]	; 0x24
   41d38:	movwne	sl, #1
   41d3c:	b	42044 <fputs@plt+0x30c90>
   41d40:	ldr	r0, [sp, #32]
   41d44:	mov	sl, #1
   41d48:	ldrb	r9, [r0, r6]
   41d4c:	cmp	r9, #9
   41d50:	str	r9, [sp, #36]	; 0x24
   41d54:	bhi	420fc <fputs@plt+0x30d48>
   41d58:	cmp	r9, #7
   41d5c:	beq	41e20 <fputs@plt+0x30a6c>
   41d60:	mvn	sl, #0
   41d64:	cmp	r9, #0
   41d68:	beq	420fc <fputs@plt+0x30d48>
   41d6c:	sub	r1, r9, #1
   41d70:	cmp	r1, #5
   41d74:	bhi	41f38 <fputs@plt+0x30b84>
   41d78:	ldr	r0, [sp, #32]
   41d7c:	add	r2, pc, #4
   41d80:	add	r0, r0, r4
   41d84:	ldr	pc, [r2, r1, lsl #2]
   41d88:	andeq	r1, r4, r0, lsr #27
   41d8c:	andeq	r1, r4, r4, asr #30
   41d90:	andeq	r1, r4, r4, asr pc
   41d94:	andeq	r1, r4, r0, ror pc
   41d98:	andeq	r1, r4, r0, lsl #31
   41d9c:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   41da0:	ldrsb	r0, [r0]
   41da4:	b	41f78 <fputs@plt+0x30bc4>
   41da8:	ldr	r0, [sp, #32]
   41dac:	mov	sl, #1
   41db0:	ldrb	r9, [r0, r6]
   41db4:	cmp	r9, #9
   41db8:	str	r9, [sp, #36]	; 0x24
   41dbc:	bhi	420fc <fputs@plt+0x30d48>
   41dc0:	mvn	sl, #0
   41dc4:	cmp	r9, #0
   41dc8:	beq	420fc <fputs@plt+0x30d48>
   41dcc:	ldr	r0, [sp, #32]
   41dd0:	mov	r1, r9
   41dd4:	add	r2, sp, #40	; 0x28
   41dd8:	str	lr, [sp, #24]
   41ddc:	add	r0, r0, r4
   41de0:	bl	3eb6c <fputs@plt+0x2d7b8>
   41de4:	cmp	r9, #7
   41de8:	bne	41e7c <fputs@plt+0x30ac8>
   41dec:	vldr	d16, [sp, #40]	; 0x28
   41df0:	vldr	d17, [r8]
   41df4:	ldr	ip, [sp, #20]
   41df8:	ldr	lr, [sp, #24]
   41dfc:	vcmpe.f64	d16, d17
   41e00:	vmrs	APSR_nzcv, fpscr
   41e04:	bmi	420fc <fputs@plt+0x30d48>
   41e08:	mov	sl, #1
   41e0c:	bgt	420fc <fputs@plt+0x30d48>
   41e10:	add	r8, r8, #40	; 0x28
   41e14:	add	lr, lr, #1
   41e18:	mov	r9, #7
   41e1c:	b	42068 <fputs@plt+0x30cb4>
   41e20:	ldr	r0, [sp, #32]
   41e24:	mov	r1, r9
   41e28:	add	r2, sp, #40	; 0x28
   41e2c:	mov	r7, r8
   41e30:	mov	r8, lr
   41e34:	add	r0, r0, r4
   41e38:	bl	3eb6c <fputs@plt+0x2d7b8>
   41e3c:	ldrd	r0, [r7]
   41e40:	vldr	d0, [sp, #40]	; 0x28
   41e44:	bl	40d50 <fputs@plt+0x2f99c>
   41e48:	ldr	ip, [sp, #20]
   41e4c:	mov	lr, r8
   41e50:	mov	r8, r7
   41e54:	rsb	sl, r0, #0
   41e58:	mov	r9, #7
   41e5c:	b	42044 <fputs@plt+0x30c90>
   41e60:	ldr	r0, [sp, #32]
   41e64:	ldrsb	r1, [r0, r6]!
   41e68:	cmp	r1, #0
   41e6c:	blt	41ea4 <fputs@plt+0x30af0>
   41e70:	uxtb	r9, r1
   41e74:	str	r9, [sp, #36]	; 0x24
   41e78:	b	41eb8 <fputs@plt+0x30b04>
   41e7c:	ldr	r0, [sp, #40]	; 0x28
   41e80:	ldr	r1, [sp, #44]	; 0x2c
   41e84:	vldr	d0, [r8]
   41e88:	bl	40d50 <fputs@plt+0x2f99c>
   41e8c:	mov	sl, r0
   41e90:	b	4203c <fputs@plt+0x30c88>
   41e94:	cmp	sl, #0
   41e98:	blt	41fc8 <fputs@plt+0x30c14>
   41e9c:	str	r9, [sp, #36]	; 0x24
   41ea0:	b	41fdc <fputs@plt+0x30c28>
   41ea4:	add	r1, sp, #36	; 0x24
   41ea8:	mov	r7, lr
   41eac:	bl	3ea80 <fputs@plt+0x2d6cc>
   41eb0:	ldr	r9, [sp, #36]	; 0x24
   41eb4:	mov	lr, r7
   41eb8:	cmp	r9, #12
   41ebc:	bcc	420c4 <fputs@plt+0x30d10>
   41ec0:	tst	r9, #1
   41ec4:	beq	420cc <fputs@plt+0x30d18>
   41ec8:	ldr	r1, [sp, #28]
   41ecc:	sub	r0, r9, #12
   41ed0:	lsr	r5, r0, #1
   41ed4:	add	r0, r4, r0, lsr #1
   41ed8:	str	r5, [sp, #52]	; 0x34
   41edc:	cmp	r0, r1
   41ee0:	bhi	420d4 <fputs@plt+0x30d20>
   41ee4:	ldr	r1, [sp, #16]
   41ee8:	str	lr, [sp, #24]
   41eec:	add	r0, r1, lr, lsl #2
   41ef0:	ldr	r2, [r0, #20]
   41ef4:	cmp	r2, #0
   41ef8:	beq	4200c <fputs@plt+0x30c58>
   41efc:	ldrb	r0, [r1, #4]
   41f00:	ldr	r3, [sp, #8]
   41f04:	strb	r0, [sp, #50]	; 0x32
   41f08:	ldr	r0, [r1, #12]
   41f0c:	mov	r1, #2
   41f10:	strh	r1, [sp, #48]	; 0x30
   41f14:	ldr	r1, [sp, #32]
   41f18:	add	r1, r1, r4
   41f1c:	str	r1, [sp, #56]	; 0x38
   41f20:	str	r0, [sp, #72]	; 0x48
   41f24:	add	r0, sp, #40	; 0x28
   41f28:	mov	r1, r8
   41f2c:	bl	40e18 <fputs@plt+0x2fa64>
   41f30:	mov	sl, r0
   41f34:	b	42038 <fputs@plt+0x30c84>
   41f38:	sub	r0, r9, #8
   41f3c:	mov	r1, #0
   41f40:	b	41fa4 <fputs@plt+0x30bf0>
   41f44:	ldrsb	r1, [r0]
   41f48:	ldrb	r0, [r0, #1]
   41f4c:	orr	r0, r0, r1, lsl #8
   41f50:	b	41f78 <fputs@plt+0x30bc4>
   41f54:	ldrb	r2, [r0, #1]
   41f58:	ldrsb	r1, [r0]
   41f5c:	ldrb	r0, [r0, #2]
   41f60:	lsl	r2, r2, #8
   41f64:	orr	r1, r2, r1, lsl #16
   41f68:	orr	r0, r1, r0
   41f6c:	b	41f78 <fputs@plt+0x30bc4>
   41f70:	ldr	r0, [r0]
   41f74:	rev	r0, r0
   41f78:	asr	r1, r0, #31
   41f7c:	b	41fa4 <fputs@plt+0x30bf0>
   41f80:	ldrsb	r1, [r0]
   41f84:	ldrb	r2, [r0, #1]
   41f88:	ldr	r0, [r0, #2]
   41f8c:	orr	r1, r2, r1, lsl #8
   41f90:	b	41fa0 <fputs@plt+0x30bec>
   41f94:	ldr	r1, [r0]
   41f98:	ldr	r0, [r0, #4]
   41f9c:	rev	r1, r1
   41fa0:	rev	r0, r0
   41fa4:	ldrd	r2, [r8]
   41fa8:	subs	r7, r0, r2
   41fac:	sbcs	r7, r1, r3
   41fb0:	blt	420fc <fputs@plt+0x30d48>
   41fb4:	subs	r0, r2, r0
   41fb8:	mov	sl, #1
   41fbc:	sbcs	r0, r3, r1
   41fc0:	bge	4204c <fputs@plt+0x30c98>
   41fc4:	b	420fc <fputs@plt+0x30d48>
   41fc8:	add	r1, sp, #36	; 0x24
   41fcc:	mov	r7, lr
   41fd0:	bl	3ea80 <fputs@plt+0x2d6cc>
   41fd4:	ldr	r9, [sp, #36]	; 0x24
   41fd8:	mov	lr, r7
   41fdc:	mvn	sl, #0
   41fe0:	cmp	r9, #12
   41fe4:	bcc	420fc <fputs@plt+0x30d48>
   41fe8:	ands	r0, r9, #1
   41fec:	bne	420fc <fputs@plt+0x30d48>
   41ff0:	ldr	r2, [sp, #28]
   41ff4:	sub	r0, r9, #12
   41ff8:	add	r1, r4, r0, lsr #1
   41ffc:	cmp	r1, r2
   42000:	bhi	4211c <fputs@plt+0x30d68>
   42004:	str	lr, [sp, #24]
   42008:	lsr	r5, r0, #1
   4200c:	ldr	r7, [r8, #12]
   42010:	ldr	r0, [sp, #32]
   42014:	ldr	r1, [r8, #16]
   42018:	cmp	r5, r7
   4201c:	mov	r2, r7
   42020:	add	r0, r0, r4
   42024:	movlt	r2, r5
   42028:	bl	110e4 <memcmp@plt>
   4202c:	cmp	r0, #0
   42030:	bne	420f4 <fputs@plt+0x30d40>
   42034:	sub	sl, r5, r7
   42038:	ldr	r5, [sp, #12]
   4203c:	ldr	ip, [sp, #20]
   42040:	ldr	lr, [sp, #24]
   42044:	cmp	sl, #0
   42048:	bne	420fc <fputs@plt+0x30d48>
   4204c:	add	r8, r8, #40	; 0x28
   42050:	add	lr, lr, #1
   42054:	cmp	r9, #128	; 0x80
   42058:	bcc	42068 <fputs@plt+0x30cb4>
   4205c:	sub	r0, r9, #12
   42060:	lsr	r0, r0, #1
   42064:	b	42074 <fputs@plt+0x30cc0>
   42068:	movw	r0, #51290	; 0xc85a
   4206c:	movt	r0, #8
   42070:	ldrb	r0, [r0, r9]
   42074:	mov	r1, #0
   42078:	lsr	r2, r9, #7
   4207c:	add	r6, r6, #1
   42080:	orr	r9, r2, r1, lsl #25
   42084:	orr	r2, r9, r1, lsr #7
   42088:	lsr	r1, r1, #7
   4208c:	cmp	r2, #0
   42090:	bne	42078 <fputs@plt+0x30cc4>
   42094:	cmp	r6, ip
   42098:	bcs	420b4 <fputs@plt+0x30d00>
   4209c:	add	r4, r0, r4
   420a0:	ldr	r0, [sp, #28]
   420a4:	cmp	r4, r0
   420a8:	ldrhls	r0, [r5, #8]
   420ac:	cmpls	lr, r0
   420b0:	bcc	41d00 <fputs@plt+0x3094c>
   420b4:	mov	r0, #1
   420b8:	strb	r0, [r5, #14]
   420bc:	ldrsb	sl, [r5, #10]
   420c0:	b	42110 <fputs@plt+0x30d5c>
   420c4:	mvn	sl, #0
   420c8:	b	420fc <fputs@plt+0x30d48>
   420cc:	mov	sl, #1
   420d0:	b	420fc <fputs@plt+0x30d48>
   420d4:	movw	r0, #63693	; 0xf8cd
   420d8:	movt	r0, #8
   420dc:	add	r0, r0, #20
   420e0:	str	r0, [sp]
   420e4:	movw	r0, #6405	; 0x1905
   420e8:	movt	r0, #1
   420ec:	add	r3, r0, #75	; 0x4b
   420f0:	b	42138 <fputs@plt+0x30d84>
   420f4:	ldr	lr, [sp, #24]
   420f8:	mov	sl, r0
   420fc:	ldr	r0, [sp, #16]
   42100:	ldr	r0, [r0, #16]
   42104:	ldrb	r0, [r0, lr]
   42108:	cmp	r0, #0
   4210c:	rsbne	sl, sl, #0
   42110:	mov	r0, sl
   42114:	sub	sp, fp, #28
   42118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4211c:	movw	r0, #63693	; 0xf8cd
   42120:	movt	r0, #8
   42124:	add	r0, r0, #20
   42128:	str	r0, [sp]
   4212c:	movw	r0, #6405	; 0x1905
   42130:	movt	r0, #1
   42134:	add	r3, r0, #104	; 0x68
   42138:	movw	r1, #64300	; 0xfb2c
   4213c:	movw	r2, #64598	; 0xfc56
   42140:	mov	r0, #11
   42144:	mov	r4, #11
   42148:	movt	r1, #8
   4214c:	movt	r2, #8
   42150:	bl	15d70 <fputs@plt+0x49bc>
   42154:	ldr	r0, [sp, #8]
   42158:	mov	sl, #0
   4215c:	strb	r4, [r0]
   42160:	b	42110 <fputs@plt+0x30d5c>
   42164:	push	{r4, r5, r6, sl, fp, lr}
   42168:	add	fp, sp, #16
   4216c:	mov	r4, r0
   42170:	ldrb	r0, [r0, #66]	; 0x42
   42174:	mov	r5, r1
   42178:	cmp	r0, #1
   4217c:	bne	421c0 <fputs@plt+0x30e0c>
   42180:	ldrsb	r1, [r4, #68]	; 0x44
   42184:	add	r2, r4, r1, lsl #1
   42188:	add	r0, r4, r1, lsl #2
   4218c:	ldrh	r3, [r2, #80]	; 0x50
   42190:	ldr	r0, [r0, #120]	; 0x78
   42194:	add	r3, r3, #1
   42198:	strh	r3, [r2, #80]	; 0x50
   4219c:	uxth	r3, r3
   421a0:	ldrh	r6, [r0, #18]
   421a4:	ldrb	r2, [r0, #4]
   421a8:	cmp	r3, r6
   421ac:	bcs	4220c <fputs@plt+0x30e58>
   421b0:	mov	r0, #0
   421b4:	cmp	r2, #0
   421b8:	bne	42208 <fputs@plt+0x30e54>
   421bc:	b	422b8 <fputs@plt+0x30f04>
   421c0:	cmp	r0, #3
   421c4:	bcc	421dc <fputs@plt+0x30e28>
   421c8:	mov	r0, r4
   421cc:	bl	4109c <fputs@plt+0x2fce8>
   421d0:	cmp	r0, #0
   421d4:	bne	42208 <fputs@plt+0x30e54>
   421d8:	ldrb	r0, [r4, #66]	; 0x42
   421dc:	cmp	r0, #0
   421e0:	beq	42284 <fputs@plt+0x30ed0>
   421e4:	ldr	r1, [r4, #60]	; 0x3c
   421e8:	cmp	r1, #0
   421ec:	beq	42180 <fputs@plt+0x30dcc>
   421f0:	mov	r0, #0
   421f4:	cmp	r1, #0
   421f8:	mov	r2, #1
   421fc:	str	r0, [r4, #60]	; 0x3c
   42200:	strb	r2, [r4, #66]	; 0x42
   42204:	ble	42180 <fputs@plt+0x30dcc>
   42208:	pop	{r4, r5, r6, sl, fp, pc}
   4220c:	cmp	r2, #0
   42210:	beq	42294 <fputs@plt+0x30ee0>
   42214:	uxtb	r1, r1
   42218:	mov	r6, #0
   4221c:	tst	r1, #255	; 0xff
   42220:	beq	422c4 <fputs@plt+0x30f10>
   42224:	sub	r1, r1, #1
   42228:	strh	r6, [r4, #34]	; 0x22
   4222c:	strb	r1, [r4, #68]	; 0x44
   42230:	ldrb	r1, [r4, #64]	; 0x40
   42234:	and	r1, r1, #249	; 0xf9
   42238:	strb	r1, [r4, #64]	; 0x40
   4223c:	ldr	r0, [r0, #72]	; 0x48
   42240:	bl	2df48 <fputs@plt+0x1cb94>
   42244:	ldrsb	r1, [r4, #68]	; 0x44
   42248:	add	r0, r4, r1, lsl #1
   4224c:	ldrh	r2, [r0, #80]	; 0x50
   42250:	add	r0, r4, r1, lsl #2
   42254:	uxtb	r1, r1
   42258:	ldr	r0, [r0, #120]	; 0x78
   4225c:	ldrh	r3, [r0, #18]
   42260:	cmp	r2, r3
   42264:	bcs	4221c <fputs@plt+0x30e68>
   42268:	ldrb	r0, [r0, #2]
   4226c:	cmp	r0, #0
   42270:	beq	4228c <fputs@plt+0x30ed8>
   42274:	mov	r0, r4
   42278:	mov	r1, r5
   4227c:	pop	{r4, r5, r6, sl, fp, lr}
   42280:	b	3f884 <fputs@plt+0x2e4d0>
   42284:	mov	r0, #1
   42288:	str	r0, [r5]
   4228c:	mov	r0, #0
   42290:	pop	{r4, r5, r6, sl, fp, pc}
   42294:	ldrb	r1, [r0, #5]
   42298:	ldr	r0, [r0, #56]	; 0x38
   4229c:	add	r0, r0, r1
   422a0:	ldr	r0, [r0, #8]
   422a4:	rev	r1, r0
   422a8:	mov	r0, r4
   422ac:	bl	4162c <fputs@plt+0x30278>
   422b0:	cmp	r0, #0
   422b4:	popne	{r4, r5, r6, sl, fp, pc}
   422b8:	mov	r0, r4
   422bc:	pop	{r4, r5, r6, sl, fp, lr}
   422c0:	b	422d8 <fputs@plt+0x30f24>
   422c4:	mov	r0, #1
   422c8:	str	r0, [r5]
   422cc:	mov	r0, #0
   422d0:	strb	r0, [r4, #66]	; 0x42
   422d4:	pop	{r4, r5, r6, sl, fp, pc}
   422d8:	push	{r4, sl, fp, lr}
   422dc:	add	fp, sp, #8
   422e0:	mov	r4, r0
   422e4:	ldrsb	r1, [r4, #68]	; 0x44
   422e8:	add	r0, r4, r1, lsl #2
   422ec:	ldr	r0, [r0, #120]	; 0x78
   422f0:	ldrb	r2, [r0, #4]
   422f4:	cmp	r2, #0
   422f8:	movne	r0, #0
   422fc:	popne	{r4, sl, fp, pc}
   42300:	add	r1, r4, r1, lsl #1
   42304:	ldr	r3, [r0, #64]	; 0x40
   42308:	ldr	r2, [r0, #56]	; 0x38
   4230c:	ldrh	r0, [r0, #20]
   42310:	ldrh	r1, [r1, #80]	; 0x50
   42314:	ldrb	r1, [r3, r1, lsl #1]!
   42318:	ldrb	r3, [r3, #1]
   4231c:	orr	r1, r3, r1, lsl #8
   42320:	and	r0, r1, r0
   42324:	ldr	r0, [r2, r0]
   42328:	rev	r1, r0
   4232c:	mov	r0, r4
   42330:	bl	4162c <fputs@plt+0x30278>
   42334:	cmp	r0, #0
   42338:	popne	{r4, sl, fp, pc}
   4233c:	b	422e4 <fputs@plt+0x30f30>
   42340:	push	{r4, r5, r6, sl, fp, lr}
   42344:	add	fp, sp, #16
   42348:	mov	r4, r0
   4234c:	ldrb	r0, [r0, #66]	; 0x42
   42350:	mov	r5, r1
   42354:	cmp	r0, #1
   42358:	bne	42410 <fputs@plt+0x3105c>
   4235c:	ldrsb	r0, [r4, #68]	; 0x44
   42360:	add	r3, r4, r0, lsl #2
   42364:	add	r2, r4, r0, lsl #1
   42368:	ldr	r3, [r3, #120]	; 0x78
   4236c:	ldrh	r1, [r2, #80]!	; 0x50
   42370:	ldrb	r6, [r3, #4]
   42374:	cmp	r6, #0
   42378:	beq	4245c <fputs@plt+0x310a8>
   4237c:	cmp	r1, #0
   42380:	bne	423dc <fputs@plt+0x31028>
   42384:	uxtb	r3, r0
   42388:	mov	r6, #0
   4238c:	tst	r3, #255	; 0xff
   42390:	beq	424b0 <fputs@plt+0x310fc>
   42394:	sub	r1, r3, #1
   42398:	strh	r6, [r4, #34]	; 0x22
   4239c:	add	r0, r4, r0, lsl #2
   423a0:	strb	r1, [r4, #68]	; 0x44
   423a4:	ldrb	r1, [r4, #64]	; 0x40
   423a8:	and	r1, r1, #249	; 0xf9
   423ac:	strb	r1, [r4, #64]	; 0x40
   423b0:	ldr	r0, [r0, #120]	; 0x78
   423b4:	ldr	r0, [r0, #72]	; 0x48
   423b8:	bl	2df48 <fputs@plt+0x1cb94>
   423bc:	ldrsb	r0, [r4, #68]	; 0x44
   423c0:	add	r2, r4, r0, lsl #1
   423c4:	uxtb	r3, r0
   423c8:	ldrh	r1, [r2, #80]!	; 0x50
   423cc:	cmp	r1, #0
   423d0:	beq	4238c <fputs@plt+0x30fd8>
   423d4:	add	r0, r4, r0, lsl #2
   423d8:	ldr	r3, [r0, #120]	; 0x78
   423dc:	sub	r0, r1, #1
   423e0:	strh	r0, [r2]
   423e4:	mov	r0, #0
   423e8:	ldrb	r1, [r3, #2]
   423ec:	cmp	r1, #0
   423f0:	beq	42490 <fputs@plt+0x310dc>
   423f4:	ldrb	r1, [r3, #4]
   423f8:	cmp	r1, #0
   423fc:	popne	{r4, r5, r6, sl, fp, pc}
   42400:	mov	r0, r4
   42404:	mov	r1, r5
   42408:	pop	{r4, r5, r6, sl, fp, lr}
   4240c:	b	3f900 <fputs@plt+0x2e54c>
   42410:	cmp	r0, #3
   42414:	bcc	4242c <fputs@plt+0x31078>
   42418:	mov	r0, r4
   4241c:	bl	4109c <fputs@plt+0x2fce8>
   42420:	cmp	r0, #0
   42424:	bne	42490 <fputs@plt+0x310dc>
   42428:	ldrb	r0, [r4, #66]	; 0x42
   4242c:	cmp	r0, #0
   42430:	beq	42494 <fputs@plt+0x310e0>
   42434:	ldr	r1, [r4, #60]	; 0x3c
   42438:	cmp	r1, #0
   4243c:	beq	4235c <fputs@plt+0x30fa8>
   42440:	mov	r0, #0
   42444:	cmp	r1, #0
   42448:	mov	r2, #1
   4244c:	str	r0, [r4, #60]	; 0x3c
   42450:	strb	r2, [r4, #66]	; 0x42
   42454:	bge	4235c <fputs@plt+0x30fa8>
   42458:	b	42490 <fputs@plt+0x310dc>
   4245c:	ldr	r2, [r3, #64]	; 0x40
   42460:	ldr	r0, [r3, #56]	; 0x38
   42464:	ldrb	r1, [r2, r1, lsl #1]!
   42468:	ldrb	r2, [r2, #1]
   4246c:	orr	r1, r2, r1, lsl #8
   42470:	ldrh	r2, [r3, #20]
   42474:	and	r1, r1, r2
   42478:	ldr	r0, [r0, r1]
   4247c:	rev	r1, r0
   42480:	mov	r0, r4
   42484:	bl	4162c <fputs@plt+0x30278>
   42488:	cmp	r0, #0
   4248c:	beq	424a4 <fputs@plt+0x310f0>
   42490:	pop	{r4, r5, r6, sl, fp, pc}
   42494:	mov	r0, #1
   42498:	str	r0, [r5]
   4249c:	mov	r0, #0
   424a0:	pop	{r4, r5, r6, sl, fp, pc}
   424a4:	mov	r0, r4
   424a8:	pop	{r4, r5, r6, sl, fp, lr}
   424ac:	b	424c4 <fputs@plt+0x31110>
   424b0:	mov	r0, #0
   424b4:	mov	r1, #1
   424b8:	strb	r0, [r4, #66]	; 0x42
   424bc:	str	r1, [r5]
   424c0:	pop	{r4, r5, r6, sl, fp, pc}
   424c4:	push	{r4, sl, fp, lr}
   424c8:	add	fp, sp, #8
   424cc:	mov	r4, r0
   424d0:	b	42504 <fputs@plt+0x31150>
   424d4:	ldrb	r2, [r1, #5]
   424d8:	ldr	r3, [r1, #56]	; 0x38
   424dc:	ldrh	r1, [r1, #18]
   424e0:	add	r0, r4, r0, lsl #1
   424e4:	add	r2, r3, r2
   424e8:	ldr	r2, [r2, #8]
   424ec:	strh	r1, [r0, #80]	; 0x50
   424f0:	mov	r0, r4
   424f4:	rev	r1, r2
   424f8:	bl	4162c <fputs@plt+0x30278>
   424fc:	cmp	r0, #0
   42500:	popne	{r4, sl, fp, pc}
   42504:	ldrsb	r0, [r4, #68]	; 0x44
   42508:	add	r1, r4, r0, lsl #2
   4250c:	ldr	r1, [r1, #120]	; 0x78
   42510:	ldrb	r2, [r1, #4]
   42514:	cmp	r2, #0
   42518:	beq	424d4 <fputs@plt+0x31120>
   4251c:	ldrh	r1, [r1, #18]
   42520:	add	r0, r4, r0, lsl #1
   42524:	sub	r1, r1, #1
   42528:	strh	r1, [r0, #80]	; 0x50
   4252c:	mov	r0, #0
   42530:	pop	{r4, sl, fp, pc}
   42534:	push	{r4, r5, r6, r7, fp, lr}
   42538:	add	fp, sp, #16
   4253c:	ldrb	r1, [r0, #11]
   42540:	cmp	r1, #0
   42544:	beq	425a8 <fputs@plt+0x311f4>
   42548:	mov	ip, #0
   4254c:	strb	ip, [r0, #11]
   42550:	ldr	r1, [r0, #4]
   42554:	ldr	r1, [r1, #8]
   42558:	cmp	r1, #0
   4255c:	popeq	{r4, r5, r6, r7, fp, pc}
   42560:	ldr	lr, [fp, #8]
   42564:	mov	r4, #1
   42568:	ldrb	r5, [r1, #64]	; 0x40
   4256c:	tst	r5, #16
   42570:	beq	4259c <fputs@plt+0x311e8>
   42574:	cmp	lr, #0
   42578:	strb	r4, [r0, #11]
   4257c:	beq	42588 <fputs@plt+0x311d4>
   42580:	strb	ip, [r1, #66]	; 0x42
   42584:	b	4259c <fputs@plt+0x311e8>
   42588:	ldrd	r6, [r1, #16]
   4258c:	eor	r5, r7, r3
   42590:	eor	r6, r6, r2
   42594:	orrs	r5, r6, r5
   42598:	strbeq	ip, [r1, #66]	; 0x42
   4259c:	ldr	r1, [r1, #8]
   425a0:	cmp	r1, #0
   425a4:	bne	42568 <fputs@plt+0x311b4>
   425a8:	pop	{r4, r5, r6, r7, fp, pc}
   425ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   425b0:	add	fp, sp, #28
   425b4:	sub	sp, sp, #44	; 0x2c
   425b8:	ldr	r3, [r0, #80]	; 0x50
   425bc:	ldr	r4, [r0, #52]	; 0x34
   425c0:	mov	r7, r2
   425c4:	add	r2, sp, #16
   425c8:	mov	r5, r1
   425cc:	mov	r6, r0
   425d0:	blx	r3
   425d4:	ldrh	r2, [sp, #34]	; 0x22
   425d8:	strh	r2, [r7]
   425dc:	mov	r7, #0
   425e0:	ldr	r0, [sp, #28]
   425e4:	ldrh	r1, [sp, #32]
   425e8:	cmp	r0, r1
   425ec:	beq	42774 <fputs@plt+0x313c0>
   425f0:	ldrh	r3, [r6, #20]
   425f4:	ldr	r7, [r6, #56]	; 0x38
   425f8:	add	r2, r5, r2
   425fc:	add	r3, r7, r3
   42600:	sub	r7, r2, #1
   42604:	cmp	r7, r3
   42608:	bls	4263c <fputs@plt+0x31288>
   4260c:	movw	r0, #63693	; 0xf8cd
   42610:	movw	r1, #64300	; 0xfb2c
   42614:	movw	r2, #64598	; 0xfc56
   42618:	movw	r3, #61810	; 0xf172
   4261c:	mov	r7, #11
   42620:	movt	r0, #8
   42624:	movt	r1, #8
   42628:	movt	r2, #8
   4262c:	add	r0, r0, #20
   42630:	str	r0, [sp]
   42634:	mov	r0, #11
   42638:	b	42770 <fputs@plt+0x313bc>
   4263c:	mvn	r1, r1
   42640:	mov	sl, #0
   42644:	add	r5, sp, #12
   42648:	add	r0, r0, r1
   4264c:	ldr	r1, [r4, #36]	; 0x24
   42650:	sub	r1, r1, #4
   42654:	add	r0, r0, r1
   42658:	udiv	r8, r0, r1
   4265c:	ldr	r0, [r2, #-4]
   42660:	rev	r6, r0
   42664:	movw	r0, #63693	; 0xf8cd
   42668:	movt	r0, #8
   4266c:	add	r9, r0, #20
   42670:	cmp	r8, #0
   42674:	beq	42780 <fputs@plt+0x313cc>
   42678:	cmp	r6, #2
   4267c:	str	sl, [sp, #12]
   42680:	str	sl, [sp, #8]
   42684:	bcc	42750 <fputs@plt+0x3139c>
   42688:	ldr	r0, [r4, #44]	; 0x2c
   4268c:	cmp	r6, r0
   42690:	bhi	42750 <fputs@plt+0x3139c>
   42694:	subs	r8, r8, #1
   42698:	beq	426c4 <fputs@plt+0x31310>
   4269c:	mov	r0, r4
   426a0:	mov	r1, r6
   426a4:	add	r2, sp, #8
   426a8:	mov	r3, r5
   426ac:	bl	304e0 <fputs@plt+0x1f12c>
   426b0:	cmp	r0, #0
   426b4:	bne	42788 <fputs@plt+0x313d4>
   426b8:	ldr	r1, [sp, #8]
   426bc:	cmp	r1, #0
   426c0:	bne	426e0 <fputs@plt+0x3132c>
   426c4:	mov	r0, r4
   426c8:	mov	r1, r6
   426cc:	bl	449c8 <fputs@plt+0x33614>
   426d0:	mov	r1, r0
   426d4:	cmp	r0, #0
   426d8:	str	r0, [sp, #8]
   426dc:	beq	42718 <fputs@plt+0x31364>
   426e0:	ldr	r0, [r1, #72]	; 0x48
   426e4:	ldrh	r0, [r0, #26]
   426e8:	cmp	r0, #1
   426ec:	beq	4271c <fputs@plt+0x31368>
   426f0:	movw	r1, #64300	; 0xfb2c
   426f4:	movw	r2, #64598	; 0xfc56
   426f8:	mov	r0, #11
   426fc:	movw	r3, #61846	; 0xf196
   42700:	str	r9, [sp]
   42704:	mov	r7, #11
   42708:	movt	r1, #8
   4270c:	movt	r2, #8
   42710:	bl	15d70 <fputs@plt+0x49bc>
   42714:	b	4272c <fputs@plt+0x31378>
   42718:	mov	r1, #0
   4271c:	mov	r0, r4
   42720:	mov	r2, r6
   42724:	bl	44a28 <fputs@plt+0x33674>
   42728:	mov	r7, r0
   4272c:	ldr	r0, [sp, #8]
   42730:	cmp	r0, #0
   42734:	ldrne	r0, [r0, #72]	; 0x48
   42738:	cmpne	r0, #0
   4273c:	blne	2df48 <fputs@plt+0x1cb94>
   42740:	ldr	r6, [sp, #12]
   42744:	cmp	r7, #0
   42748:	beq	42670 <fputs@plt+0x312bc>
   4274c:	b	42774 <fputs@plt+0x313c0>
   42750:	movw	r1, #64300	; 0xfb2c
   42754:	movw	r2, #64598	; 0xfc56
   42758:	mov	r0, #11
   4275c:	movw	r3, #61826	; 0xf182
   42760:	str	r9, [sp]
   42764:	mov	r7, #11
   42768:	movt	r1, #8
   4276c:	movt	r2, #8
   42770:	bl	15d70 <fputs@plt+0x49bc>
   42774:	mov	r0, r7
   42778:	sub	sp, fp, #28
   4277c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42780:	mov	r7, #0
   42784:	b	42774 <fputs@plt+0x313c0>
   42788:	mov	r7, r0
   4278c:	b	42774 <fputs@plt+0x313c0>
   42790:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   42794:	add	fp, sp, #24
   42798:	sub	sp, sp, #8
   4279c:	mov	r4, r0
   427a0:	ldr	r0, [r3]
   427a4:	cmp	r0, #0
   427a8:	bne	42830 <fputs@plt+0x3147c>
   427ac:	ldr	r7, [r4, #64]	; 0x40
   427b0:	mov	r9, r1
   427b4:	mov	r5, r3
   427b8:	ldr	r3, [r4, #56]	; 0x38
   427bc:	ldrb	r0, [r7, r1, lsl #1]!
   427c0:	ldrb	r1, [r7, #1]
   427c4:	orr	r1, r1, r0, lsl #8
   427c8:	ldrb	r0, [r4, #5]
   427cc:	add	r8, r3, r0
   427d0:	mov	r6, r8
   427d4:	ldrb	r0, [r6, #5]!
   427d8:	ldrb	r3, [r6, #1]
   427dc:	orr	r0, r3, r0, lsl #8
   427e0:	cmp	r1, r0
   427e4:	bcc	427fc <fputs@plt+0x31448>
   427e8:	ldr	r3, [r4, #52]	; 0x34
   427ec:	add	r0, r1, r2
   427f0:	ldr	r3, [r3, #36]	; 0x24
   427f4:	cmp	r0, r3
   427f8:	bls	42838 <fputs@plt+0x31484>
   427fc:	movw	r0, #63693	; 0xf8cd
   42800:	movw	r1, #64300	; 0xfb2c
   42804:	movw	r2, #64598	; 0xfc56
   42808:	movw	r3, #62080	; 0xf280
   4280c:	mov	r4, #11
   42810:	movt	r0, #8
   42814:	movt	r1, #8
   42818:	movt	r2, #8
   4281c:	add	r0, r0, #20
   42820:	str	r0, [sp]
   42824:	mov	r0, #11
   42828:	bl	15d70 <fputs@plt+0x49bc>
   4282c:	str	r4, [r5]
   42830:	sub	sp, fp, #24
   42834:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   42838:	uxth	r2, r2
   4283c:	mov	r0, r4
   42840:	bl	44e48 <fputs@plt+0x33a94>
   42844:	cmp	r0, #0
   42848:	beq	42854 <fputs@plt+0x314a0>
   4284c:	str	r0, [r5]
   42850:	b	42830 <fputs@plt+0x3147c>
   42854:	ldrh	r0, [r4, #18]
   42858:	movw	r1, #65535	; 0xffff
   4285c:	sub	r0, r0, #1
   42860:	tst	r0, r1
   42864:	strh	r0, [r4, #18]
   42868:	beq	428a0 <fputs@plt+0x314ec>
   4286c:	uxth	r0, r0
   42870:	add	r1, r7, #2
   42874:	sub	r0, r0, r9
   42878:	lsl	r2, r0, #1
   4287c:	mov	r0, r7
   42880:	bl	112f4 <memmove@plt>
   42884:	ldrb	r0, [r4, #19]
   42888:	strb	r0, [r8, #3]
   4288c:	ldrb	r0, [r4, #18]
   42890:	strb	r0, [r8, #4]
   42894:	ldrh	r0, [r4, #16]
   42898:	add	r0, r0, #2
   4289c:	b	428e4 <fputs@plt+0x31530>
   428a0:	mov	r0, #0
   428a4:	strb	r0, [r8, #7]
   428a8:	str	r0, [r8, #1]
   428ac:	ldr	r0, [r4, #52]	; 0x34
   428b0:	ldr	r0, [r0, #36]	; 0x24
   428b4:	lsr	r0, r0, #8
   428b8:	strb	r0, [r6]
   428bc:	ldr	r0, [r4, #52]	; 0x34
   428c0:	ldr	r0, [r0, #36]	; 0x24
   428c4:	strb	r0, [r6, #1]
   428c8:	ldr	r2, [r4, #52]	; 0x34
   428cc:	ldrb	r0, [r4, #5]
   428d0:	ldrb	r1, [r4, #6]
   428d4:	ldr	r2, [r2, #36]	; 0x24
   428d8:	sub	r0, r2, r0
   428dc:	sub	r0, r0, r1
   428e0:	sub	r0, r0, #8
   428e4:	strh	r0, [r4, #16]
   428e8:	b	42830 <fputs@plt+0x3147c>
   428ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   428f0:	add	fp, sp, #28
   428f4:	sub	sp, sp, #28
   428f8:	ldr	r5, [fp, #16]
   428fc:	mov	r4, r0
   42900:	ldr	r0, [r5]
   42904:	cmp	r0, #0
   42908:	bne	4299c <fputs@plt+0x315e8>
   4290c:	ldrb	r0, [r4, #1]
   42910:	ldr	sl, [fp, #12]
   42914:	ldr	r7, [fp, #8]
   42918:	mov	r6, r3
   4291c:	mov	r8, r2
   42920:	mov	r9, r1
   42924:	cmp	r0, #0
   42928:	bne	4293c <fputs@plt+0x31588>
   4292c:	ldrh	r0, [r4, #16]
   42930:	add	r1, r6, #2
   42934:	cmp	r1, r0
   42938:	ble	429a4 <fputs@plt+0x315f0>
   4293c:	cmp	r7, #0
   42940:	beq	42958 <fputs@plt+0x315a4>
   42944:	mov	r0, r7
   42948:	mov	r1, r8
   4294c:	mov	r2, r6
   42950:	bl	1121c <memcpy@plt>
   42954:	b	4295c <fputs@plt+0x315a8>
   42958:	mov	r7, r8
   4295c:	cmp	sl, #0
   42960:	beq	42980 <fputs@plt+0x315cc>
   42964:	lsr	r0, sl, #16
   42968:	strb	sl, [r7, #3]
   4296c:	strb	r0, [r7, #1]
   42970:	lsr	r0, sl, #24
   42974:	strb	r0, [r7]
   42978:	lsr	r0, sl, #8
   4297c:	strb	r0, [r7, #2]
   42980:	ldrb	r0, [r4, #1]
   42984:	add	r1, r0, #1
   42988:	strb	r1, [r4, #1]
   4298c:	add	r1, r4, r0, lsl #2
   42990:	add	r0, r4, r0, lsl #1
   42994:	str	r7, [r1, #32]
   42998:	strh	r9, [r0, #22]
   4299c:	sub	sp, fp, #28
   429a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   429a4:	ldr	r0, [r4, #72]	; 0x48
   429a8:	str	r1, [sp, #20]
   429ac:	bl	18b3c <fputs@plt+0x7788>
   429b0:	cmp	r0, #0
   429b4:	beq	429c0 <fputs@plt+0x3160c>
   429b8:	str	r0, [r5]
   429bc:	b	4299c <fputs@plt+0x315e8>
   429c0:	ldrb	r0, [r4, #5]
   429c4:	ldr	ip, [r4, #56]	; 0x38
   429c8:	mov	r1, #0
   429cc:	str	r1, [sp, #24]
   429d0:	add	r0, ip, r0
   429d4:	mov	r3, r0
   429d8:	ldrb	r1, [r3, #5]!
   429dc:	ldrb	r2, [r3, #1]
   429e0:	orr	r7, r2, r1, lsl #8
   429e4:	ldrh	r1, [r4, #18]
   429e8:	ldrh	r2, [r4, #14]
   429ec:	add	r2, r2, r1, lsl #1
   429f0:	cmp	r2, r7
   429f4:	bls	42a14 <fputs@plt+0x31660>
   429f8:	cmp	r7, #0
   429fc:	bne	42a34 <fputs@plt+0x31680>
   42a00:	ldr	r1, [r4, #52]	; 0x34
   42a04:	mov	r7, #65536	; 0x10000
   42a08:	ldr	r1, [r1, #36]	; 0x24
   42a0c:	cmp	r1, #65536	; 0x10000
   42a10:	bne	42a34 <fputs@plt+0x31680>
   42a14:	ldrb	r1, [r0, #2]
   42a18:	str	ip, [sp, #16]
   42a1c:	cmp	r1, #0
   42a20:	add	r1, r2, #2
   42a24:	beq	42a68 <fputs@plt+0x316b4>
   42a28:	cmp	r1, r7
   42a2c:	ble	42a7c <fputs@plt+0x316c8>
   42a30:	b	42ac4 <fputs@plt+0x31710>
   42a34:	movw	r0, #63693	; 0xf8cd
   42a38:	movw	r1, #64300	; 0xfb2c
   42a3c:	movw	r2, #64598	; 0xfc56
   42a40:	movw	r3, #57308	; 0xdfdc
   42a44:	movt	r0, #8
   42a48:	movt	r1, #8
   42a4c:	movt	r2, #8
   42a50:	add	r0, r0, #20
   42a54:	str	r0, [sp]
   42a58:	mov	r0, #11
   42a5c:	bl	15d70 <fputs@plt+0x49bc>
   42a60:	mov	r0, #11
   42a64:	b	429b8 <fputs@plt+0x31604>
   42a68:	cmp	r1, r7
   42a6c:	bgt	42ac4 <fputs@plt+0x31710>
   42a70:	ldrb	r0, [r0, #1]
   42a74:	cmp	r0, #0
   42a78:	beq	42ac4 <fputs@plt+0x31710>
   42a7c:	str	r2, [sp, #8]
   42a80:	add	r2, sp, #24
   42a84:	mov	r0, r4
   42a88:	mov	r1, r6
   42a8c:	str	r3, [sp, #12]
   42a90:	bl	4515c <fputs@plt+0x33da8>
   42a94:	cmp	r0, #0
   42a98:	beq	42aa8 <fputs@plt+0x316f4>
   42a9c:	ldr	ip, [sp, #16]
   42aa0:	sub	r2, r0, ip
   42aa4:	b	42b18 <fputs@plt+0x31764>
   42aa8:	ldr	r0, [sp, #24]
   42aac:	cmp	r0, #0
   42ab0:	bne	429b8 <fputs@plt+0x31604>
   42ab4:	ldr	r0, [sp, #8]
   42ab8:	ldr	ip, [sp, #16]
   42abc:	ldr	r3, [sp, #12]
   42ac0:	add	r1, r0, #2
   42ac4:	add	r0, r1, r6
   42ac8:	cmp	r0, r7
   42acc:	ble	42b08 <fputs@plt+0x31754>
   42ad0:	mov	r0, r4
   42ad4:	mov	r7, r3
   42ad8:	bl	452b4 <fputs@plt+0x33f00>
   42adc:	cmp	r0, #0
   42ae0:	str	r0, [sp, #24]
   42ae4:	bne	429b8 <fputs@plt+0x31604>
   42ae8:	ldrb	r0, [r7]
   42aec:	ldrb	r1, [r7, #1]
   42af0:	ldr	ip, [sp, #16]
   42af4:	mov	r3, r7
   42af8:	orr	r0, r1, r0, lsl #8
   42afc:	mov	r1, #1
   42b00:	sub	r0, r0, #1
   42b04:	uxtah	r7, r1, r0
   42b08:	sub	r2, r7, r6
   42b0c:	lsr	r0, r2, #8
   42b10:	strb	r2, [r3, #1]
   42b14:	strb	r0, [r3]
   42b18:	ldr	r1, [sp, #20]
   42b1c:	ldrh	r0, [r4, #16]
   42b20:	add	r7, ip, r2
   42b24:	str	r2, [sp, #20]
   42b28:	mov	r2, r6
   42b2c:	sub	r0, r0, r1
   42b30:	mov	r1, r8
   42b34:	strh	r0, [r4, #16]
   42b38:	mov	r0, r7
   42b3c:	bl	1121c <memcpy@plt>
   42b40:	cmp	sl, #0
   42b44:	beq	42b64 <fputs@plt+0x317b0>
   42b48:	lsr	r0, sl, #16
   42b4c:	strb	sl, [r7, #3]
   42b50:	strb	r0, [r7, #1]
   42b54:	lsr	r0, sl, #24
   42b58:	strb	r0, [r7]
   42b5c:	lsr	r0, sl, #8
   42b60:	strb	r0, [r7, #2]
   42b64:	ldrh	r1, [r4, #18]
   42b68:	ldr	r7, [r4, #64]	; 0x40
   42b6c:	add	r6, r7, r9, lsl #1
   42b70:	sub	r1, r1, r9
   42b74:	lsl	r2, r1, #1
   42b78:	add	r0, r6, #2
   42b7c:	mov	r1, r6
   42b80:	bl	112f4 <memmove@plt>
   42b84:	ldr	r1, [sp, #20]
   42b88:	ldr	r2, [sp, #16]
   42b8c:	lsr	r0, r1, #8
   42b90:	strb	r0, [r7, r9, lsl #1]
   42b94:	strb	r1, [r6, #1]
   42b98:	ldrh	r0, [r4, #18]
   42b9c:	add	r0, r0, #1
   42ba0:	strh	r0, [r4, #18]
   42ba4:	ldrb	r0, [r4, #5]
   42ba8:	add	r0, r2, r0
   42bac:	ldrb	r1, [r0, #4]
   42bb0:	add	r1, r1, #1
   42bb4:	tst	r1, #255	; 0xff
   42bb8:	strb	r1, [r0, #4]
   42bbc:	bne	42bd4 <fputs@plt+0x31820>
   42bc0:	ldrb	r0, [r4, #5]
   42bc4:	add	r0, r2, r0
   42bc8:	ldrb	r1, [r0, #3]
   42bcc:	add	r1, r1, #1
   42bd0:	strb	r1, [r0, #3]
   42bd4:	ldr	r0, [r4, #52]	; 0x34
   42bd8:	ldrb	r0, [r0, #17]
   42bdc:	cmp	r0, #0
   42be0:	beq	4299c <fputs@plt+0x315e8>
   42be4:	mov	r0, r4
   42be8:	mov	r1, r8
   42bec:	mov	r2, r5
   42bf0:	sub	sp, fp, #28
   42bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42bf8:	b	31aa8 <fputs@plt+0x206f4>
   42bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42c00:	add	fp, sp, #28
   42c04:	sub	sp, sp, #372	; 0x174
   42c08:	mov	r8, r0
   42c0c:	ldr	r0, [r0, #4]
   42c10:	movw	r1, #43691	; 0xaaab
   42c14:	mov	r9, #0
   42c18:	mov	r6, #0
   42c1c:	movt	r1, #43690	; 0xaaaa
   42c20:	ldrb	r3, [r8, #68]	; 0x44
   42c24:	str	r8, [sp, #56]	; 0x38
   42c28:	ldr	r0, [r0, #36]	; 0x24
   42c2c:	lsl	r0, r0, #1
   42c30:	umull	r0, r1, r0, r1
   42c34:	lsr	r0, r1, #1
   42c38:	str	r0, [sp, #60]	; 0x3c
   42c3c:	add	r0, sp, #147	; 0x93
   42c40:	add	r0, r0, #4
   42c44:	str	r0, [sp, #40]	; 0x28
   42c48:	movw	r0, #63693	; 0xf8cd
   42c4c:	movt	r0, #8
   42c50:	add	r0, r0, #20
   42c54:	str	r0, [sp, #44]	; 0x2c
   42c58:	b	44528 <fputs@plt+0x33174>
   42c5c:	ldr	r0, [r5, r4, lsl #2]
   42c60:	cmp	r4, #0
   42c64:	str	r7, [sp, #36]	; 0x24
   42c68:	str	sl, [sp, #48]	; 0x30
   42c6c:	str	r4, [sp, #108]	; 0x6c
   42c70:	ldrb	r1, [r0, #1]
   42c74:	ldrh	r0, [r0, #18]
   42c78:	add	r0, r0, r1
   42c7c:	add	r2, r0, #1
   42c80:	beq	42e20 <fputs@plt+0x31a6c>
   42c84:	mvn	r0, #3
   42c88:	mvn	r1, #1
   42c8c:	sub	r5, r4, #1
   42c90:	add	r7, r0, r4, lsl #2
   42c94:	ldr	r0, [sp, #112]	; 0x70
   42c98:	add	r0, r0, r4
   42c9c:	add	r6, r1, r0, lsl #1
   42ca0:	ldr	sl, [sp, #124]	; 0x7c
   42ca4:	ldr	r0, [sp, #112]	; 0x70
   42ca8:	str	r2, [sp, #132]	; 0x84
   42cac:	ldrh	r1, [sl, #22]
   42cb0:	add	r2, r0, r5
   42cb4:	ldrb	r0, [sl, #1]
   42cb8:	cmp	r2, r1
   42cbc:	bne	42cf8 <fputs@plt+0x31944>
   42cc0:	cmp	r0, #0
   42cc4:	beq	42cf8 <fputs@plt+0x31944>
   42cc8:	ldr	r1, [sl, #32]
   42ccc:	sub	r0, fp, #76	; 0x4c
   42cd0:	str	r1, [r0, r5, lsl #2]
   42cd4:	mov	r0, sl
   42cd8:	ldr	r2, [sl, #76]	; 0x4c
   42cdc:	ldr	r4, [r1]
   42ce0:	blx	r2
   42ce4:	sub	r1, fp, #136	; 0x88
   42ce8:	rev	r8, r4
   42cec:	str	r0, [r1, r5, lsl #2]
   42cf0:	strb	r9, [sl, #1]
   42cf4:	b	42dc4 <fputs@plt+0x31a10>
   42cf8:	str	r2, [sp, #136]	; 0x88
   42cfc:	ldr	r2, [sl, #64]	; 0x40
   42d00:	ldr	r1, [sl, #56]	; 0x38
   42d04:	sub	r0, r2, r0, lsl #1
   42d08:	ldrb	r2, [r0, r6]!
   42d0c:	ldrb	r0, [r0, #1]
   42d10:	orr	r0, r0, r2, lsl #8
   42d14:	ldrh	r2, [sl, #20]
   42d18:	and	r0, r0, r2
   42d1c:	sub	r2, fp, #76	; 0x4c
   42d20:	add	r4, r1, r0
   42d24:	str	r4, [r2, r5, lsl #2]
   42d28:	ldr	r2, [sl, #76]	; 0x4c
   42d2c:	ldr	r8, [r1, r0]
   42d30:	mov	r0, sl
   42d34:	mov	r1, r4
   42d38:	blx	r2
   42d3c:	mov	r9, r0
   42d40:	sub	r0, fp, #136	; 0x88
   42d44:	rev	r8, r8
   42d48:	str	r9, [r0, r5, lsl #2]
   42d4c:	ldr	r0, [sp, #140]	; 0x8c
   42d50:	ldrb	r0, [r0, #22]
   42d54:	tst	r0, #4
   42d58:	beq	42da4 <fputs@plt+0x319f0>
   42d5c:	ldr	r2, [sp, #140]	; 0x8c
   42d60:	ldr	r0, [sl, #56]	; 0x38
   42d64:	ldr	r2, [r2, #36]	; 0x24
   42d68:	sub	r0, r4, r0
   42d6c:	add	r1, r0, r9
   42d70:	cmp	r1, r2
   42d74:	bgt	432c8 <fputs@plt+0x31f14>
   42d78:	ldr	r1, [sp, #88]	; 0x58
   42d7c:	mov	r2, r9
   42d80:	add	r0, r1, r0
   42d84:	mov	r1, r4
   42d88:	bl	1121c <memcpy@plt>
   42d8c:	ldr	r0, [sl, #56]	; 0x38
   42d90:	ldr	r1, [sp, #88]	; 0x58
   42d94:	sub	r0, r4, r0
   42d98:	add	r0, r1, r0
   42d9c:	sub	r1, fp, #76	; 0x4c
   42da0:	str	r0, [r1, r5, lsl #2]
   42da4:	ldrb	r0, [sl, #1]
   42da8:	ldr	r1, [sp, #136]	; 0x88
   42dac:	mov	r2, r9
   42db0:	sub	r3, fp, #36	; 0x24
   42db4:	sub	r1, r1, r0
   42db8:	mov	r0, sl
   42dbc:	bl	42790 <fputs@plt+0x313dc>
   42dc0:	mov	r9, #0
   42dc4:	ldr	r0, [sp, #140]	; 0x8c
   42dc8:	sub	sl, fp, #48	; 0x30
   42dcc:	mov	r1, r8
   42dd0:	mov	r3, #0
   42dd4:	str	r9, [sp]
   42dd8:	add	r2, sl, r7
   42ddc:	bl	416c8 <fputs@plt+0x30314>
   42de0:	cmp	r0, #0
   42de4:	str	r0, [fp, #-36]	; 0xffffffdc
   42de8:	bne	43184 <fputs@plt+0x31dd0>
   42dec:	ldr	r0, [sl, r5, lsl #2]
   42df0:	ldr	r2, [sp, #132]	; 0x84
   42df4:	sub	r5, r5, #1
   42df8:	sub	r6, r6, #2
   42dfc:	sub	r7, r7, #4
   42e00:	cmn	r5, #1
   42e04:	ldrh	r1, [r0, #18]
   42e08:	ldrb	r0, [r0, #1]
   42e0c:	add	r1, r2, r1
   42e10:	add	r0, r1, r0
   42e14:	add	r2, r0, #1
   42e18:	bne	42ca0 <fputs@plt+0x318ec>
   42e1c:	b	42e24 <fputs@plt+0x31a70>
   42e20:	mov	sl, r5
   42e24:	ldr	r0, [sp, #140]	; 0x8c
   42e28:	str	r8, [fp, #-140]	; 0xffffff74
   42e2c:	add	r1, r2, #3
   42e30:	str	r2, [sp, #132]	; 0x84
   42e34:	bic	r4, r1, #3
   42e38:	add	r1, r4, r4, lsl #1
   42e3c:	ldr	r0, [r0, #32]
   42e40:	add	r0, r0, r1, lsl #1
   42e44:	bl	2310c <fputs@plt+0x11d58>
   42e48:	cmp	r0, #0
   42e4c:	str	r0, [sp, #192]	; 0xc0
   42e50:	beq	43194 <fputs@plt+0x31de0>
   42e54:	ldr	r1, [fp, #-48]	; 0xffffffd0
   42e58:	str	r0, [sp, #128]	; 0x80
   42e5c:	add	r0, r0, r4, lsl #2
   42e60:	mov	r3, #0
   42e64:	mov	r8, #0
   42e68:	mov	r6, #0
   42e6c:	str	r0, [sp, #196]	; 0xc4
   42e70:	str	r0, [sp, #100]	; 0x64
   42e74:	add	r0, r0, r4, lsl #1
   42e78:	str	r0, [sp, #64]	; 0x40
   42e7c:	str	r1, [sp, #188]	; 0xbc
   42e80:	mov	r7, r1
   42e84:	mov	r2, r1
   42e88:	mov	r5, r1
   42e8c:	str	r1, [sp, #32]
   42e90:	ldrb	r0, [r1, #3]
   42e94:	ldr	r9, [r2, #56]!	; 0x38
   42e98:	ldrh	sl, [r7, #14]!
   42e9c:	str	r0, [sp, #92]	; 0x5c
   42ea0:	ldrb	r0, [r1, #4]
   42ea4:	add	r4, r9, sl
   42ea8:	str	r2, [sp, #76]	; 0x4c
   42eac:	str	r0, [sp, #28]
   42eb0:	lsl	r0, r0, #2
   42eb4:	str	r0, [sp, #52]	; 0x34
   42eb8:	str	r2, [sp, #80]	; 0x50
   42ebc:	ldrh	r1, [r5, #18]
   42ec0:	ldrb	r2, [r5, #1]
   42ec4:	ldr	r0, [sp, #100]	; 0x64
   42ec8:	str	r7, [sp, #104]	; 0x68
   42ecc:	ldrh	r7, [r5, #20]
   42ed0:	str	r6, [sp, #116]	; 0x74
   42ed4:	str	r3, [sp, #136]	; 0x88
   42ed8:	add	r1, r2, r1
   42edc:	add	r0, r0, r3, lsl #1
   42ee0:	lsl	r2, r1, #1
   42ee4:	mov	r1, #0
   42ee8:	bl	11174 <memset@plt>
   42eec:	ldrb	lr, [r5, #1]
   42ef0:	str	r5, [sp, #120]	; 0x78
   42ef4:	cmp	lr, #0
   42ef8:	beq	42f58 <fputs@plt+0x31ba4>
   42efc:	ldrh	ip, [r5, #22]
   42f00:	cmp	ip, #0
   42f04:	beq	42f64 <fputs@plt+0x31bb0>
   42f08:	ldr	r2, [sp, #136]	; 0x88
   42f0c:	ldr	r6, [sp, #128]	; 0x80
   42f10:	add	sl, sl, ip, lsl #1
   42f14:	mov	r3, ip
   42f18:	ldrb	r0, [r4]
   42f1c:	ldrb	r1, [r4, #1]
   42f20:	add	r4, r4, #2
   42f24:	subs	r3, r3, #1
   42f28:	orr	r0, r1, r0, lsl #8
   42f2c:	and	r0, r0, r7
   42f30:	add	r0, r9, r0
   42f34:	str	r0, [r6, r2, lsl #2]
   42f38:	add	r2, r2, #1
   42f3c:	str	r2, [sp, #184]	; 0xb8
   42f40:	bne	42f18 <fputs@plt+0x31b64>
   42f44:	ldr	r0, [sp, #136]	; 0x88
   42f48:	add	r4, r9, sl
   42f4c:	add	r0, r0, ip
   42f50:	mov	ip, r0
   42f54:	b	42f68 <fputs@plt+0x31bb4>
   42f58:	ldr	r6, [sp, #128]	; 0x80
   42f5c:	ldr	ip, [sp, #136]	; 0x88
   42f60:	b	42f94 <fputs@plt+0x31be0>
   42f64:	ldr	ip, [sp, #136]	; 0x88
   42f68:	ldr	r6, [sp, #128]	; 0x80
   42f6c:	ldr	r0, [sp, #120]	; 0x78
   42f70:	mov	r3, lr
   42f74:	add	r1, r6, ip, lsl #2
   42f78:	add	r2, r0, #32
   42f7c:	ldr	r0, [r2], #4
   42f80:	subs	r3, r3, #1
   42f84:	str	r0, [r1], #4
   42f88:	bne	42f7c <fputs@plt+0x31bc8>
   42f8c:	add	ip, ip, lr
   42f90:	str	ip, [sp, #184]	; 0xb8
   42f94:	ldr	r0, [sp, #104]	; 0x68
   42f98:	ldr	lr, [sp, #120]	; 0x78
   42f9c:	ldrh	r0, [r0]
   42fa0:	ldrh	r2, [lr, #18]
   42fa4:	add	r1, r9, r0
   42fa8:	add	r1, r1, r2, lsl #1
   42fac:	cmp	r4, r1
   42fb0:	bcs	43008 <fputs@plt+0x31c54>
   42fb4:	lsl	r2, r2, #1
   42fb8:	add	r0, r2, r0
   42fbc:	sub	r0, r0, r4
   42fc0:	add	r0, r9, r0
   42fc4:	sub	r0, r0, #1
   42fc8:	lsr	r2, r0, #1
   42fcc:	mov	r0, ip
   42fd0:	ldrb	r3, [r4]
   42fd4:	ldrb	r5, [r4, #1]
   42fd8:	add	r4, r4, #2
   42fdc:	cmp	r4, r1
   42fe0:	orr	r3, r5, r3, lsl #8
   42fe4:	and	r3, r3, r7
   42fe8:	add	r3, r9, r3
   42fec:	str	r3, [r6, r0, lsl #2]
   42ff0:	add	r0, r0, #1
   42ff4:	str	r0, [sp, #184]	; 0xb8
   42ff8:	bcc	42fd0 <fputs@plt+0x31c1c>
   42ffc:	add	r1, ip, r2
   43000:	add	ip, r1, #1
   43004:	b	4300c <fputs@plt+0x31c58>
   43008:	mov	r0, ip
   4300c:	ldr	r6, [sp, #116]	; 0x74
   43010:	sub	r1, fp, #116	; 0x74
   43014:	mov	sl, #0
   43018:	str	ip, [r1, r6, lsl #2]
   4301c:	ldr	r1, [sp, #92]	; 0x5c
   43020:	cmp	r1, #0
   43024:	ldr	r1, [sp, #108]	; 0x6c
   43028:	bne	430d0 <fputs@plt+0x31d1c>
   4302c:	cmp	r6, r1
   43030:	bcs	430d0 <fputs@plt+0x31d1c>
   43034:	sub	r0, fp, #136	; 0x88
   43038:	ldr	r5, [sp, #100]	; 0x64
   4303c:	mov	r9, lr
   43040:	ldr	r7, [r0, r6, lsl #2]
   43044:	lsl	r0, ip, #1
   43048:	strh	r7, [r5, r0]!
   4304c:	sub	r0, fp, #76	; 0x4c
   43050:	uxth	r2, r7
   43054:	ldr	r1, [r0, r6, lsl #2]
   43058:	ldr	r0, [sp, #64]	; 0x40
   4305c:	mov	r6, ip
   43060:	add	r4, r0, r8
   43064:	mov	r0, r4
   43068:	bl	1121c <memcpy@plt>
   4306c:	ldr	r2, [sp, #52]	; 0x34
   43070:	ldr	r1, [sp, #128]	; 0x80
   43074:	mov	r3, r6
   43078:	uxtah	r8, r8, r7
   4307c:	add	r0, r4, r2
   43080:	str	r0, [r1, r6, lsl #2]
   43084:	ldrh	r1, [r5]
   43088:	sub	r1, r1, r2
   4308c:	strh	r1, [r5]
   43090:	ldrb	r2, [r9, #4]
   43094:	cmp	r2, #0
   43098:	beq	430d8 <fputs@plt+0x31d24>
   4309c:	uxth	r0, r1
   430a0:	ldr	r1, [sp, #64]	; 0x40
   430a4:	cmp	r0, #3
   430a8:	bhi	430e8 <fputs@plt+0x31d34>
   430ac:	strb	sl, [r1, r8]
   430b0:	add	r8, r8, #1
   430b4:	ldrh	r0, [r5]
   430b8:	add	r0, r0, #1
   430bc:	strh	r0, [r5]
   430c0:	uxth	r0, r0
   430c4:	cmp	r0, #4
   430c8:	bcc	430ac <fputs@plt+0x31cf8>
   430cc:	b	430e8 <fputs@plt+0x31d34>
   430d0:	mov	r3, r0
   430d4:	b	430f8 <fputs@plt+0x31d44>
   430d8:	ldr	r1, [sp, #80]	; 0x50
   430dc:	ldr	r1, [r1]
   430e0:	ldr	r1, [r1, #8]
   430e4:	str	r1, [r0]
   430e8:	ldr	r1, [sp, #108]	; 0x6c
   430ec:	ldr	r6, [sp, #116]	; 0x74
   430f0:	add	r3, r3, #1
   430f4:	str	r3, [sp, #184]	; 0xb8
   430f8:	cmp	r6, r1
   430fc:	bcs	431b4 <fputs@plt+0x31e00>
   43100:	add	r6, r6, #1
   43104:	sub	r0, fp, #48	; 0x30
   43108:	ldr	r5, [r0, r6, lsl #2]
   4310c:	ldr	r0, [sp, #76]	; 0x4c
   43110:	mov	r2, r5
   43114:	mov	r7, r5
   43118:	ldr	r0, [r0]
   4311c:	ldr	r9, [r2, #56]!	; 0x38
   43120:	ldrh	sl, [r7, #14]!
   43124:	ldrb	r0, [r0]
   43128:	mov	r4, r9
   4312c:	ldrb	r1, [r4], sl
   43130:	cmp	r1, r0
   43134:	beq	42eb8 <fputs@plt+0x31b04>
   43138:	ldr	r0, [sp, #44]	; 0x2c
   4313c:	movw	r1, #64300	; 0xfb2c
   43140:	movw	r2, #64598	; 0xfc56
   43144:	movw	r3, #62983	; 0xf607
   43148:	movt	r1, #8
   4314c:	movt	r2, #8
   43150:	str	r0, [sp]
   43154:	mov	r0, #11
   43158:	bl	15d70 <fputs@plt+0x49bc>
   4315c:	sub	sl, fp, #48	; 0x30
   43160:	ldr	r8, [sp, #56]	; 0x38
   43164:	ldr	r6, [sp, #68]	; 0x44
   43168:	ldr	r5, [sp, #72]	; 0x48
   4316c:	ldr	lr, [sp, #128]	; 0x80
   43170:	mov	r0, #11
   43174:	mov	r9, #0
   43178:	mov	r4, sl
   4317c:	ldr	sl, [sp, #48]	; 0x30
   43180:	b	432c0 <fputs@plt+0x31f0c>
   43184:	ldr	r6, [sp, #68]	; 0x44
   43188:	ldr	sl, [sp, #48]	; 0x30
   4318c:	str	r8, [fp, #-140]	; 0xffffff74
   43190:	b	448f0 <fputs@plt+0x3353c>
   43194:	ldr	r8, [sp, #56]	; 0x38
   43198:	ldr	r6, [sp, #68]	; 0x44
   4319c:	mov	r0, #7
   431a0:	mov	lr, #0
   431a4:	mov	r9, #0
   431a8:	mov	r4, sl
   431ac:	str	r0, [fp, #-36]	; 0xffffffdc
   431b0:	b	43618 <fputs@plt+0x32264>
   431b4:	ldr	r0, [sp, #140]	; 0x8c
   431b8:	ldr	r1, [sp, #52]	; 0x34
   431bc:	str	r3, [sp, #136]	; 0x88
   431c0:	ldr	r0, [r0, #36]	; 0x24
   431c4:	add	r0, r1, r0
   431c8:	sub	r1, r0, #12
   431cc:	ldr	r0, [sp, #32]
   431d0:	str	r1, [sp, #120]	; 0x78
   431d4:	ldrh	r0, [r0, #16]
   431d8:	sub	r6, r1, r0
   431dc:	cmp	r6, #0
   431e0:	str	r6, [fp, #-136]	; 0xffffff78
   431e4:	blt	4327c <fputs@plt+0x31ec8>
   431e8:	ldr	r5, [sp, #32]
   431ec:	mov	r8, #0
   431f0:	sub	r7, fp, #136	; 0x88
   431f4:	ldrb	r0, [r5, #1]
   431f8:	cmp	r0, #0
   431fc:	beq	43234 <fputs@plt+0x31e80>
   43200:	mov	r4, #0
   43204:	add	r0, r5, r4, lsl #2
   43208:	ldr	r2, [r5, #76]	; 0x4c
   4320c:	ldr	r1, [r0, #32]
   43210:	mov	r0, r5
   43214:	blx	r2
   43218:	add	r0, r6, r0
   4321c:	add	r4, r4, #1
   43220:	add	r6, r0, #2
   43224:	str	r6, [r7]
   43228:	ldrb	r0, [r5, #1]
   4322c:	cmp	r4, r0
   43230:	bcc	43204 <fputs@plt+0x31e50>
   43234:	sub	r0, fp, #116	; 0x74
   43238:	sub	r1, fp, #96	; 0x60
   4323c:	ldr	r0, [r0, r8, lsl #2]
   43240:	str	r0, [r1, r8, lsl #2]
   43244:	ldr	r0, [sp, #108]	; 0x6c
   43248:	cmp	r8, r0
   4324c:	bcs	43320 <fputs@plt+0x31f6c>
   43250:	add	r8, r8, #1
   43254:	sub	r0, fp, #48	; 0x30
   43258:	ldr	r1, [sp, #120]	; 0x78
   4325c:	ldr	r5, [r0, r8, lsl #2]
   43260:	ldrh	r0, [r5, #16]
   43264:	sub	r6, r1, r0
   43268:	sub	r0, fp, #136	; 0x88
   4326c:	add	r7, r0, r8, lsl #2
   43270:	cmp	r6, #0
   43274:	str	r6, [r0, r8, lsl #2]
   43278:	bge	431f4 <fputs@plt+0x31e40>
   4327c:	ldr	r0, [sp, #44]	; 0x2c
   43280:	movw	r1, #64300	; 0xfb2c
   43284:	movw	r2, #64598	; 0xfc56
   43288:	movw	r3, #63081	; 0xf669
   4328c:	movt	r1, #8
   43290:	movt	r2, #8
   43294:	str	r0, [sp]
   43298:	mov	r0, #11
   4329c:	bl	15d70 <fputs@plt+0x49bc>
   432a0:	ldr	r8, [sp, #56]	; 0x38
   432a4:	ldr	r6, [sp, #68]	; 0x44
   432a8:	ldr	r5, [sp, #72]	; 0x48
   432ac:	ldr	lr, [sp, #128]	; 0x80
   432b0:	ldr	sl, [sp, #48]	; 0x30
   432b4:	mov	r0, #11
   432b8:	mov	r9, #0
   432bc:	sub	r4, fp, #48	; 0x30
   432c0:	str	r0, [fp, #-36]	; 0xffffffdc
   432c4:	b	44918 <fputs@plt+0x33564>
   432c8:	ldr	r0, [sp, #44]	; 0x2c
   432cc:	movw	r1, #64300	; 0xfb2c
   432d0:	movw	r2, #64598	; 0xfc56
   432d4:	movw	r3, #62916	; 0xf5c4
   432d8:	str	r8, [fp, #-140]	; 0xffffff74
   432dc:	movt	r1, #8
   432e0:	movt	r2, #8
   432e4:	str	r0, [sp]
   432e8:	mov	r0, #11
   432ec:	bl	15d70 <fputs@plt+0x49bc>
   432f0:	mov	r0, #11
   432f4:	sub	sl, fp, #48	; 0x30
   432f8:	add	r2, r7, #4
   432fc:	mov	r1, #0
   43300:	str	r0, [fp, #-36]	; 0xffffffdc
   43304:	mov	r0, sl
   43308:	mov	r4, sl
   4330c:	bl	11174 <memset@plt>
   43310:	ldr	r8, [sp, #56]	; 0x38
   43314:	mov	lr, #0
   43318:	mov	r9, #0
   4331c:	b	43614 <fputs@plt+0x32260>
   43320:	ldr	r5, [sp, #72]	; 0x48
   43324:	ldr	r6, [sp, #68]	; 0x44
   43328:	ldr	lr, [sp, #128]	; 0x80
   4332c:	ldr	ip, [sp, #136]	; 0x88
   43330:	cmp	r0, #0
   43334:	mov	r4, r5
   43338:	blt	43794 <fputs@plt+0x323e0>
   4333c:	ldr	r1, [sp, #132]	; 0x84
   43340:	mov	r0, #12
   43344:	mov	r8, #0
   43348:	mov	r4, r5
   4334c:	add	r0, r0, r1, lsl #2
   43350:	bic	r0, r0, #15
   43354:	add	r0, lr, r0
   43358:	add	r0, r0, #2
   4335c:	str	r0, [sp, #116]	; 0x74
   43360:	sub	r0, fp, #136	; 0x88
   43364:	ldr	r7, [r0, r8, lsl #2]
   43368:	ldr	r0, [sp, #120]	; 0x78
   4336c:	cmp	r7, r0
   43370:	ble	4347c <fputs@plt+0x320c8>
   43374:	add	r3, r8, #2
   43378:	add	r6, r8, #1
   4337c:	str	r3, [sp, #136]	; 0x88
   43380:	cmp	r6, r4
   43384:	blt	433a4 <fputs@plt+0x31ff0>
   43388:	cmp	r3, #6
   4338c:	bcs	435d4 <fputs@plt+0x32220>
   43390:	sub	r0, fp, #96	; 0x60
   43394:	mov	r4, r3
   43398:	str	ip, [r0, r6, lsl #2]
   4339c:	sub	r0, fp, #136	; 0x88
   433a0:	str	sl, [r0, r6, lsl #2]
   433a4:	sub	r0, fp, #96	; 0x60
   433a8:	ldr	r9, [r0, r8, lsl #2]
   433ac:	ldr	r0, [sp, #100]	; 0x64
   433b0:	sub	r5, r9, #1
   433b4:	add	r0, r0, r5, lsl #1
   433b8:	ldrh	r0, [r0]
   433bc:	cmp	r0, #0
   433c0:	bne	433e8 <fputs@plt+0x32034>
   433c4:	add	r0, sp, #184	; 0xb8
   433c8:	mov	r1, r5
   433cc:	mov	sl, r4
   433d0:	mov	r4, ip
   433d4:	bl	45728 <fputs@plt+0x34374>
   433d8:	ldr	r3, [sp, #136]	; 0x88
   433dc:	ldr	lr, [sp, #128]	; 0x80
   433e0:	mov	ip, r4
   433e4:	mov	r4, sl
   433e8:	add	r0, r0, #2
   433ec:	sub	r1, fp, #136	; 0x88
   433f0:	sub	r7, r7, r0
   433f4:	str	r7, [r1, r8, lsl #2]
   433f8:	ldr	r1, [sp, #92]	; 0x5c
   433fc:	cmp	r1, #0
   43400:	bne	4344c <fputs@plt+0x32098>
   43404:	mov	r0, #0
   43408:	cmp	r9, ip
   4340c:	bge	4344c <fputs@plt+0x32098>
   43410:	ldr	r0, [sp, #100]	; 0x64
   43414:	add	r0, r0, r9, lsl #1
   43418:	ldrh	r0, [r0]
   4341c:	cmp	r0, #0
   43420:	bne	43448 <fputs@plt+0x32094>
   43424:	mov	r1, r9
   43428:	add	r0, sp, #184	; 0xb8
   4342c:	mov	r9, r4
   43430:	mov	r4, ip
   43434:	bl	45728 <fputs@plt+0x34374>
   43438:	ldr	r3, [sp, #136]	; 0x88
   4343c:	ldr	lr, [sp, #128]	; 0x80
   43440:	mov	ip, r4
   43444:	mov	r4, r9
   43448:	add	r0, r0, #2
   4344c:	sub	r1, fp, #96	; 0x60
   43450:	mov	sl, #0
   43454:	str	r5, [r1, r8, lsl #2]
   43458:	sub	r1, fp, #136	; 0x88
   4345c:	mov	r2, r1
   43460:	ldr	r1, [r1, r6, lsl #2]
   43464:	add	r0, r1, r0
   43468:	str	r0, [r2, r6, lsl #2]
   4346c:	ldr	r0, [sp, #120]	; 0x78
   43470:	cmp	r7, r0
   43474:	bgt	43380 <fputs@plt+0x31fcc>
   43478:	b	43484 <fputs@plt+0x320d0>
   4347c:	sub	r0, fp, #96	; 0x60
   43480:	ldr	r5, [r0, r8, lsl #2]
   43484:	cmp	r5, ip
   43488:	str	r4, [sp, #104]	; 0x68
   4348c:	bge	4354c <fputs@plt+0x32198>
   43490:	ldr	r0, [sp, #116]	; 0x74
   43494:	ldr	sl, [sp, #48]	; 0x30
   43498:	add	r9, r8, #1
   4349c:	mov	r4, ip
   434a0:	add	r6, r0, r5, lsl #1
   434a4:	ldrh	r0, [r6, #-2]
   434a8:	cmp	r0, #0
   434ac:	bne	434c4 <fputs@plt+0x32110>
   434b0:	add	r0, sp, #184	; 0xb8
   434b4:	mov	r1, r5
   434b8:	bl	45728 <fputs@plt+0x34374>
   434bc:	ldr	lr, [sp, #128]	; 0x80
   434c0:	mov	ip, r4
   434c4:	ldr	r1, [sp, #120]	; 0x78
   434c8:	add	r0, r0, #2
   434cc:	add	r7, r0, r7
   434d0:	cmp	r7, r1
   434d4:	bgt	43550 <fputs@plt+0x3219c>
   434d8:	sub	r1, fp, #136	; 0x88
   434dc:	add	r5, r5, #1
   434e0:	str	r7, [r1, r8, lsl #2]
   434e4:	sub	r1, fp, #96	; 0x60
   434e8:	str	r5, [r1, r8, lsl #2]
   434ec:	ldr	r1, [sp, #92]	; 0x5c
   434f0:	cmp	r1, #0
   434f4:	bne	43528 <fputs@plt+0x32174>
   434f8:	mov	r0, #0
   434fc:	cmp	r5, ip
   43500:	bge	43528 <fputs@plt+0x32174>
   43504:	ldrh	r0, [r6]
   43508:	cmp	r0, #0
   4350c:	bne	43524 <fputs@plt+0x32170>
   43510:	add	r0, sp, #184	; 0xb8
   43514:	mov	r1, r5
   43518:	bl	45728 <fputs@plt+0x34374>
   4351c:	ldr	lr, [sp, #128]	; 0x80
   43520:	mov	ip, r4
   43524:	add	r0, r0, #2
   43528:	sub	r1, fp, #136	; 0x88
   4352c:	add	r6, r6, #2
   43530:	cmp	r5, ip
   43534:	mov	r2, r1
   43538:	ldr	r1, [r1, r9, lsl #2]
   4353c:	sub	r0, r1, r0
   43540:	str	r0, [r2, r9, lsl #2]
   43544:	blt	434a4 <fputs@plt+0x320f0>
   43548:	b	43550 <fputs@plt+0x3219c>
   4354c:	ldr	sl, [sp, #48]	; 0x30
   43550:	cmp	r5, ip
   43554:	bge	43784 <fputs@plt+0x323d0>
   43558:	ldr	r6, [sp, #68]	; 0x44
   4355c:	mov	r7, sl
   43560:	cmp	r8, #0
   43564:	mov	sl, #0
   43568:	beq	4357c <fputs@plt+0x321c8>
   4356c:	sub	r0, fp, #96	; 0x60
   43570:	add	r0, r0, r8, lsl #2
   43574:	ldr	r0, [r0, #-4]
   43578:	b	43580 <fputs@plt+0x321cc>
   4357c:	mov	r0, #0
   43580:	ldr	r4, [sp, #104]	; 0x68
   43584:	cmp	r5, r0
   43588:	ble	43f20 <fputs@plt+0x32b6c>
   4358c:	ldr	r5, [sp, #72]	; 0x48
   43590:	add	r8, r8, #1
   43594:	cmp	r8, r4
   43598:	blt	43360 <fputs@plt+0x31fac>
   4359c:	b	43794 <fputs@plt+0x323e0>
   435a0:	ldr	r0, [sp, #44]	; 0x2c
   435a4:	movw	r1, #64300	; 0xfb2c
   435a8:	movw	r2, #64598	; 0xfc56
   435ac:	movw	r3, #62577	; 0xf471
   435b0:	mov	r5, #11
   435b4:	movt	r1, #8
   435b8:	movt	r2, #8
   435bc:	str	r0, [sp]
   435c0:	mov	r0, #11
   435c4:	bl	15d70 <fputs@plt+0x49bc>
   435c8:	strb	r9, [sl, #1]
   435cc:	mov	r6, r4
   435d0:	b	4498c <fputs@plt+0x335d8>
   435d4:	ldr	r0, [sp, #44]	; 0x2c
   435d8:	movw	r1, #64300	; 0xfb2c
   435dc:	movw	r2, #64598	; 0xfc56
   435e0:	movw	r3, #63093	; 0xf675
   435e4:	movt	r1, #8
   435e8:	movt	r2, #8
   435ec:	str	r0, [sp]
   435f0:	mov	r0, #11
   435f4:	bl	15d70 <fputs@plt+0x49bc>
   435f8:	ldr	lr, [sp, #128]	; 0x80
   435fc:	ldr	r8, [sp, #56]	; 0x38
   43600:	sub	sl, fp, #48	; 0x30
   43604:	mov	r0, #11
   43608:	mov	r9, #0
   4360c:	mov	r4, sl
   43610:	str	r0, [fp, #-36]	; 0xffffffdc
   43614:	ldr	r6, [sp, #68]	; 0x44
   43618:	ldr	sl, [sp, #48]	; 0x30
   4361c:	ldr	r5, [sp, #72]	; 0x48
   43620:	b	44918 <fputs@plt+0x33564>
   43624:	ldrh	r1, [r9, #14]
   43628:	mvn	r0, #1
   4362c:	sub	r0, r0, r8
   43630:	sub	r0, r0, r1
   43634:	ldrh	r1, [r6, #36]	; 0x24
   43638:	add	r0, r0, r1
   4363c:	strh	r0, [r9, #16]
   43640:	ldrb	r0, [r6, #17]
   43644:	cmp	r0, #0
   43648:	beq	43688 <fputs@plt+0x322d4>
   4364c:	ldr	r0, [sp, #124]	; 0x7c
   43650:	ldr	r1, [fp, #-96]	; 0xffffffa0
   43654:	mov	r2, #5
   43658:	ldr	r3, [r0, #84]	; 0x54
   4365c:	sub	r0, fp, #68	; 0x44
   43660:	str	r0, [sp]
   43664:	mov	r0, r6
   43668:	bl	31798 <fputs@plt+0x203e4>
   4366c:	ldrh	r0, [r9, #12]
   43670:	cmp	r8, r0
   43674:	bls	43688 <fputs@plt+0x322d4>
   43678:	mov	r0, r9
   4367c:	mov	r1, r7
   43680:	sub	r2, fp, #68	; 0x44
   43684:	bl	31aa8 <fputs@plt+0x206f4>
   43688:	ldrh	r0, [sl, #18]
   4368c:	ldr	r2, [sl, #64]	; 0x40
   43690:	ldr	r1, [sl, #56]	; 0x38
   43694:	add	r0, r2, r0, lsl #1
   43698:	ldrb	r2, [r0, #-2]
   4369c:	ldrb	r0, [r0, #-1]
   436a0:	orr	r0, r0, r2, lsl #8
   436a4:	ldrh	r2, [sl, #20]
   436a8:	and	r0, r0, r2
   436ac:	mov	r2, #0
   436b0:	add	r0, r1, r0
   436b4:	str	r0, [fp, #-116]	; 0xffffff8c
   436b8:	add	r1, r2, #1
   436bc:	cmp	r1, #8
   436c0:	bhi	436d8 <fputs@plt+0x32324>
   436c4:	add	r2, r0, r2
   436c8:	ldrsb	r2, [r2]
   436cc:	cmp	r2, #0
   436d0:	mov	r2, r1
   436d4:	blt	436b8 <fputs@plt+0x32304>
   436d8:	add	r2, r0, r1
   436dc:	ldr	r0, [sp, #40]	; 0x28
   436e0:	ldr	r8, [sp, #56]	; 0x38
   436e4:	mov	r9, #0
   436e8:	add	r1, r2, #9
   436ec:	str	r2, [fp, #-116]	; 0xffffff8c
   436f0:	add	r3, r2, #1
   436f4:	str	r3, [fp, #-116]	; 0xffffff8c
   436f8:	ldrsb	r2, [r2]
   436fc:	strb	r2, [r0], #1
   43700:	cmn	r2, #1
   43704:	bgt	43714 <fputs@plt+0x32360>
   43708:	ldr	r2, [fp, #-116]	; 0xffffff8c
   4370c:	cmp	r2, r1
   43710:	bcc	436f0 <fputs@plt+0x3233c>
   43714:	ldr	r5, [sp, #124]	; 0x7c
   43718:	ldr	r2, [sl, #84]	; 0x54
   4371c:	ldrh	r1, [r5, #18]
   43720:	str	r2, [sp, #4]
   43724:	sub	r2, fp, #68	; 0x44
   43728:	str	r9, [sp]
   4372c:	str	r2, [sp, #8]
   43730:	add	r2, sp, #147	; 0x93
   43734:	sub	r3, r0, r2
   43738:	mov	r0, r5
   4373c:	bl	428ec <fputs@plt+0x31538>
   43740:	ldrb	r0, [r5, #5]
   43744:	ldr	r1, [r5, #56]	; 0x38
   43748:	add	r0, r1, r0
   4374c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   43750:	lsr	r2, r1, #16
   43754:	strb	r2, [r0, #9]
   43758:	lsr	r2, r1, #24
   4375c:	strb	r2, [r0, #8]
   43760:	lsr	r2, r1, #8
   43764:	strb	r2, [r0, #10]
   43768:	strb	r1, [r0, #11]
   4376c:	ldr	r0, [sp, #160]	; 0xa0
   43770:	cmp	r0, #0
   43774:	ldrne	r0, [r0, #72]	; 0x48
   43778:	blne	2df48 <fputs@plt+0x1cb94>
   4377c:	ldr	r5, [fp, #-68]	; 0xffffffbc
   43780:	b	435c8 <fputs@plt+0x32214>
   43784:	ldr	r6, [sp, #68]	; 0x44
   43788:	ldr	r5, [sp, #72]	; 0x48
   4378c:	add	r4, r8, #1
   43790:	mov	sl, #0
   43794:	ldr	r0, [sp, #92]	; 0x5c
   43798:	ldr	r1, [sp, #132]	; 0x84
   4379c:	ldr	r8, [sp, #56]	; 0x38
   437a0:	str	ip, [sp, #136]	; 0x88
   437a4:	str	r4, [sp, #104]	; 0x68
   437a8:	sub	sl, sl, r0, lsl #1
   437ac:	mov	r0, #12
   437b0:	add	r0, r0, r1, lsl #2
   437b4:	mov	r1, r4
   437b8:	bic	r0, r0, #15
   437bc:	str	r0, [sp, #64]	; 0x40
   437c0:	add	r0, lr, r0
   437c4:	str	r0, [sp, #80]	; 0x50
   437c8:	cmp	r1, #2
   437cc:	blt	43934 <fputs@plt+0x32580>
   437d0:	sub	r2, r1, #1
   437d4:	sub	r0, fp, #136	; 0x88
   437d8:	sub	r7, r1, #2
   437dc:	str	r1, [sp, #132]	; 0x84
   437e0:	ldr	r8, [r0, r2, lsl #2]
   437e4:	ldr	r4, [r0, r7, lsl #2]
   437e8:	sub	r0, fp, #96	; 0x60
   437ec:	str	r2, [sp, #116]	; 0x74
   437f0:	ldr	r6, [r0, r7, lsl #2]
   437f4:	ldr	r0, [sp, #92]	; 0x5c
   437f8:	sub	r1, r6, r0
   437fc:	ldr	r0, [sp, #100]	; 0x64
   43800:	add	r0, r0, r1, lsl #1
   43804:	ldrh	r0, [r0]
   43808:	cmp	r0, #0
   4380c:	bne	43820 <fputs@plt+0x3246c>
   43810:	add	r0, sp, #184	; 0xb8
   43814:	bl	45728 <fputs@plt+0x34374>
   43818:	ldr	ip, [sp, #136]	; 0x88
   4381c:	ldr	lr, [sp, #128]	; 0x80
   43820:	ldr	r0, [sp, #80]	; 0x50
   43824:	add	r9, r0, r6, lsl #1
   43828:	ldrh	r0, [r9, #-2]
   4382c:	sub	r5, r6, #1
   43830:	cmp	r0, #0
   43834:	bne	4384c <fputs@plt+0x32498>
   43838:	add	r0, sp, #184	; 0xb8
   4383c:	mov	r1, r5
   43840:	bl	45728 <fputs@plt+0x34374>
   43844:	ldr	ip, [sp, #136]	; 0x88
   43848:	ldr	lr, [sp, #128]	; 0x80
   4384c:	cmp	r8, #0
   43850:	beq	43888 <fputs@plt+0x324d4>
   43854:	ldr	r0, [sp, #84]	; 0x54
   43858:	cmp	r0, #0
   4385c:	bne	438c4 <fputs@plt+0x32510>
   43860:	ldrh	r0, [r9, #-2]
   43864:	sub	r1, r4, #2
   43868:	sub	r0, r1, r0
   4386c:	add	r1, r9, sl
   43870:	ldrh	r1, [r1]
   43874:	add	r1, r8, r1
   43878:	add	r1, r1, #2
   4387c:	cmp	r1, r0
   43880:	ble	438a0 <fputs@plt+0x324ec>
   43884:	b	438c4 <fputs@plt+0x32510>
   43888:	ldrh	r0, [r9, #-2]
   4388c:	sub	r1, r4, #2
   43890:	sub	r0, r1, r0
   43894:	add	r1, r9, sl
   43898:	ldrh	r1, [r1]
   4389c:	add	r1, r1, #2
   438a0:	sub	r2, fp, #96	; 0x60
   438a4:	sub	r9, r9, #2
   438a8:	mov	r8, r1
   438ac:	mov	r4, r0
   438b0:	mov	r6, r5
   438b4:	str	r5, [r2, r7, lsl #2]
   438b8:	add	r2, r5, #1
   438bc:	cmp	r2, #1
   438c0:	bgt	43828 <fputs@plt+0x32474>
   438c4:	ldr	r1, [sp, #132]	; 0x84
   438c8:	ldr	r2, [sp, #116]	; 0x74
   438cc:	sub	r0, fp, #136	; 0x88
   438d0:	ldr	r5, [sp, #72]	; 0x48
   438d4:	str	r8, [r0, r2, lsl #2]
   438d8:	str	r4, [r0, r7, lsl #2]
   438dc:	mov	r0, #0
   438e0:	cmp	r1, #3
   438e4:	ldr	r8, [sp, #56]	; 0x38
   438e8:	ldr	r4, [sp, #104]	; 0x68
   438ec:	subge	r0, fp, #96	; 0x60
   438f0:	addge	r0, r0, r1, lsl #2
   438f4:	mov	r1, r2
   438f8:	ldrge	r0, [r0, #-12]
   438fc:	cmp	r6, r0
   43900:	ldr	r6, [sp, #68]	; 0x44
   43904:	bgt	437c8 <fputs@plt+0x32414>
   43908:	ldr	r0, [sp, #44]	; 0x2c
   4390c:	movw	r1, #64300	; 0xfb2c
   43910:	movw	r2, #64598	; 0xfc56
   43914:	movw	r3, #63168	; 0xf6c0
   43918:	movt	r1, #8
   4391c:	movt	r2, #8
   43920:	str	r0, [sp]
   43924:	mov	r0, #11
   43928:	bl	15d70 <fputs@plt+0x49bc>
   4392c:	sub	sl, fp, #48	; 0x30
   43930:	b	4316c <fputs@plt+0x31db8>
   43934:	ldr	r0, [sp, #76]	; 0x4c
   43938:	mov	r9, #0
   4393c:	cmp	r4, #1
   43940:	ldr	r0, [r0]
   43944:	ldrb	r0, [r0]
   43948:	str	r0, [sp, #132]	; 0x84
   4394c:	blt	43ba4 <fputs@plt+0x327f0>
   43950:	mov	r5, #0
   43954:	sub	sl, fp, #36	; 0x24
   43958:	ldr	r0, [sp, #108]	; 0x6c
   4395c:	cmp	r5, r0
   43960:	bls	43a10 <fputs@plt+0x3265c>
   43964:	mov	r0, #0
   43968:	mov	r7, r6
   4396c:	ldr	r3, [fp, #-140]	; 0xffffff74
   43970:	ldr	r6, [sp, #140]	; 0x8c
   43974:	add	r1, sp, #160	; 0xa0
   43978:	sub	r2, fp, #140	; 0x8c
   4397c:	str	r0, [sp]
   43980:	ldr	r0, [sp, #84]	; 0x54
   43984:	cmp	r0, #0
   43988:	mov	r0, #1
   4398c:	movne	r3, r0
   43990:	mov	r0, r6
   43994:	bl	3078c <fputs@plt+0x1f3d8>
   43998:	cmp	r0, #0
   4399c:	str	r0, [fp, #-36]	; 0xffffffdc
   439a0:	bne	43f98 <fputs@plt+0x32be4>
   439a4:	ldr	r4, [sp, #160]	; 0xa0
   439a8:	ldr	r1, [sp, #132]	; 0x84
   439ac:	mov	r0, r4
   439b0:	bl	2f1c8 <fputs@plt+0x1de14>
   439b4:	ldr	ip, [sp, #136]	; 0x88
   439b8:	sub	r0, fp, #116	; 0x74
   439bc:	add	r9, r9, #1
   439c0:	str	ip, [r0, r5, lsl #2]
   439c4:	sub	r0, fp, #68	; 0x44
   439c8:	str	r4, [r0, r5, lsl #2]
   439cc:	ldrb	r0, [r6, #17]
   439d0:	cmp	r0, #0
   439d4:	beq	43a50 <fputs@plt+0x3269c>
   439d8:	ldr	r0, [sp, #124]	; 0x7c
   439dc:	ldr	r1, [r4, #84]	; 0x54
   439e0:	mov	r2, #5
   439e4:	ldr	r3, [r0, #84]	; 0x54
   439e8:	mov	r0, r6
   439ec:	str	sl, [sp]
   439f0:	bl	31798 <fputs@plt+0x203e4>
   439f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   439f8:	ldr	ip, [sp, #136]	; 0x88
   439fc:	ldr	r4, [sp, #104]	; 0x68
   43a00:	mov	r6, r7
   43a04:	cmp	r0, #0
   43a08:	beq	43a58 <fputs@plt+0x326a4>
   43a0c:	b	444c0 <fputs@plt+0x3310c>
   43a10:	sub	r0, fp, #48	; 0x30
   43a14:	mov	r2, #0
   43a18:	mov	r1, r0
   43a1c:	ldr	r0, [r0, r5, lsl #2]
   43a20:	str	r2, [r1, r5, lsl #2]
   43a24:	sub	r1, fp, #68	; 0x44
   43a28:	str	r0, [r1, r5, lsl #2]
   43a2c:	str	r0, [sp, #160]	; 0xa0
   43a30:	ldr	r0, [r0, #72]	; 0x48
   43a34:	bl	18b3c <fputs@plt+0x7788>
   43a38:	ldr	ip, [sp, #136]	; 0x88
   43a3c:	add	r9, r9, #1
   43a40:	cmp	r0, #0
   43a44:	str	r0, [fp, #-36]	; 0xffffffdc
   43a48:	beq	43a58 <fputs@plt+0x326a4>
   43a4c:	b	444c0 <fputs@plt+0x3310c>
   43a50:	ldr	r4, [sp, #104]	; 0x68
   43a54:	mov	r6, r7
   43a58:	ldr	lr, [sp, #128]	; 0x80
   43a5c:	add	r5, r5, #1
   43a60:	cmp	r5, r4
   43a64:	blt	43958 <fputs@plt+0x325a4>
   43a68:	ldr	r5, [sp, #72]	; 0x48
   43a6c:	cmp	r9, #1
   43a70:	blt	43ba4 <fputs@plt+0x327f0>
   43a74:	mov	r0, #0
   43a78:	sub	r1, fp, #68	; 0x44
   43a7c:	sub	r3, fp, #168	; 0xa8
   43a80:	cmp	r0, #0
   43a84:	ldr	r2, [r1, r0, lsl #2]
   43a88:	ldr	r1, [r2, #84]	; 0x54
   43a8c:	str	r1, [r3, r0, lsl #2]
   43a90:	sub	r3, fp, #188	; 0xbc
   43a94:	str	r1, [r3, r0, lsl #2]
   43a98:	sub	r3, fp, #198	; 0xc6
   43a9c:	ldr	r2, [r2, #72]	; 0x48
   43aa0:	add	r3, r3, r0, lsl #1
   43aa4:	ldrh	r2, [r2, #24]
   43aa8:	strh	r2, [r3]
   43aac:	beq	43ad0 <fputs@plt+0x3271c>
   43ab0:	mov	r2, #0
   43ab4:	sub	r3, fp, #168	; 0xa8
   43ab8:	ldr	r3, [r3, r2, lsl #2]
   43abc:	cmp	r3, r1
   43ac0:	beq	43f64 <fputs@plt+0x32bb0>
   43ac4:	add	r2, r2, #1
   43ac8:	cmp	r2, r0
   43acc:	bcc	43ab4 <fputs@plt+0x32700>
   43ad0:	add	r0, r0, #1
   43ad4:	cmp	r0, r9
   43ad8:	blt	43a78 <fputs@plt+0x326c4>
   43adc:	ldr	lr, [sp, #128]	; 0x80
   43ae0:	mov	r4, #0
   43ae4:	sub	r5, fp, #188	; 0xbc
   43ae8:	cmp	r9, #1
   43aec:	mov	r6, #0
   43af0:	beq	43b18 <fputs@plt+0x32764>
   43af4:	mov	r6, #0
   43af8:	mov	r0, #1
   43afc:	ldr	r1, [r5, r6, lsl #2]
   43b00:	ldr	r2, [r5, r0, lsl #2]
   43b04:	cmp	r2, r1
   43b08:	movcc	r6, r0
   43b0c:	add	r0, r0, #1
   43b10:	cmp	r9, r0
   43b14:	bne	43afc <fputs@plt+0x32748>
   43b18:	ldr	r8, [r5, r6, lsl #2]
   43b1c:	mvn	r0, #0
   43b20:	cmp	r6, r4
   43b24:	str	r0, [r5, r6, lsl #2]
   43b28:	beq	43b88 <fputs@plt+0x327d4>
   43b2c:	ble	43b58 <fputs@plt+0x327a4>
   43b30:	ldr	r1, [sp, #140]	; 0x8c
   43b34:	sub	r0, fp, #68	; 0x44
   43b38:	mov	r2, #0
   43b3c:	ldr	r0, [r0, r6, lsl #2]
   43b40:	ldr	r1, [r1, #44]	; 0x2c
   43b44:	ldr	r0, [r0, #72]	; 0x48
   43b48:	add	r1, r6, r1
   43b4c:	add	r1, r1, #1
   43b50:	strh	r2, [r0, #24]
   43b54:	bl	31944 <fputs@plt+0x20590>
   43b58:	sub	r0, fp, #198	; 0xc6
   43b5c:	add	r0, r0, r6, lsl #1
   43b60:	ldrh	r1, [r0]
   43b64:	sub	r0, fp, #68	; 0x44
   43b68:	ldr	r6, [r0, r4, lsl #2]
   43b6c:	ldr	r0, [r6, #72]	; 0x48
   43b70:	strh	r1, [r0, #24]
   43b74:	mov	r1, r8
   43b78:	bl	31944 <fputs@plt+0x20590>
   43b7c:	ldr	lr, [sp, #128]	; 0x80
   43b80:	ldr	ip, [sp, #136]	; 0x88
   43b84:	str	r8, [r6, #84]	; 0x54
   43b88:	add	r4, r4, #1
   43b8c:	cmp	r4, r9
   43b90:	bne	43ae8 <fputs@plt+0x32734>
   43b94:	ldr	r5, [sp, #72]	; 0x48
   43b98:	mov	r0, #1
   43b9c:	str	r8, [fp, #-140]	; 0xffffff74
   43ba0:	b	43ba8 <fputs@plt+0x327f4>
   43ba4:	mov	r0, #0
   43ba8:	str	r0, [sp, #20]
   43bac:	sub	r1, r9, #1
   43bb0:	sub	r0, fp, #68	; 0x44
   43bb4:	ldr	r7, [sp, #36]	; 0x24
   43bb8:	ldr	r0, [r0, r1, lsl #2]
   43bbc:	str	r1, [sp, #116]	; 0x74
   43bc0:	ldr	r1, [r0, #84]	; 0x54
   43bc4:	lsr	r2, r1, #16
   43bc8:	strb	r1, [r7, #3]
   43bcc:	strb	r2, [r7, #1]
   43bd0:	lsr	r2, r1, #24
   43bd4:	lsr	r1, r1, #8
   43bd8:	strb	r2, [r7]
   43bdc:	strb	r1, [r7, #2]
   43be0:	ldr	r1, [sp, #132]	; 0x84
   43be4:	tst	r1, #8
   43be8:	bne	43c1c <fputs@plt+0x32868>
   43bec:	cmp	r5, r9
   43bf0:	beq	43c1c <fputs@plt+0x32868>
   43bf4:	cmp	r9, r5
   43bf8:	sub	r1, fp, #48	; 0x30
   43bfc:	sub	r2, fp, #68	; 0x44
   43c00:	ldr	r0, [r0, #56]	; 0x38
   43c04:	movgt	r1, r2
   43c08:	ldr	r2, [sp, #108]	; 0x6c
   43c0c:	ldr	r1, [r1, r2, lsl #2]
   43c10:	ldr	r1, [r1, #56]	; 0x38
   43c14:	ldr	r1, [r1, #8]
   43c18:	str	r1, [r0, #8]
   43c1c:	ldr	r0, [sp, #140]	; 0x8c
   43c20:	ldrb	r0, [r0, #17]
   43c24:	cmp	r0, #0
   43c28:	beq	43dc0 <fputs@plt+0x32a0c>
   43c2c:	cmp	ip, #1
   43c30:	blt	43dc0 <fputs@plt+0x32a0c>
   43c34:	ldr	r0, [sp, #140]	; 0x8c
   43c38:	ldr	r4, [fp, #-68]	; 0xffffffbc
   43c3c:	mov	r5, #0
   43c40:	mov	r6, #0
   43c44:	mov	r8, #0
   43c48:	ldr	r0, [r0, #36]	; 0x24
   43c4c:	ldrh	r1, [r4, #18]
   43c50:	str	r0, [sp, #84]	; 0x54
   43c54:	ldrb	r0, [r4, #1]
   43c58:	add	sl, r1, r0
   43c5c:	ldr	r0, [r4, #56]	; 0x38
   43c60:	str	r0, [sp, #132]	; 0x84
   43c64:	ldr	r0, [sp, #92]	; 0x5c
   43c68:	clz	r0, r0
   43c6c:	lsr	r0, r0, #5
   43c70:	str	r0, [sp, #104]	; 0x68
   43c74:	ldr	r7, [lr, r5, lsl #2]
   43c78:	cmp	r5, sl
   43c7c:	bne	43cbc <fputs@plt+0x32908>
   43c80:	add	r6, r6, #1
   43c84:	sub	r0, fp, #48	; 0x30
   43c88:	sub	r1, fp, #68	; 0x44
   43c8c:	add	r0, r0, r6, lsl #2
   43c90:	cmp	r6, r9
   43c94:	addlt	r0, r1, r6, lsl #2
   43c98:	ldr	r0, [r0]
   43c9c:	ldrb	r1, [r0, #1]
   43ca0:	ldrh	r2, [r0, #18]
   43ca4:	ldr	r0, [r0, #56]	; 0x38
   43ca8:	add	r1, r2, r1
   43cac:	ldr	r2, [sp, #104]	; 0x68
   43cb0:	str	r0, [sp, #132]	; 0x84
   43cb4:	add	r2, r2, r5
   43cb8:	add	sl, r2, r1
   43cbc:	sub	r0, fp, #96	; 0x60
   43cc0:	ldr	r0, [r0, r8, lsl #2]
   43cc4:	cmp	r5, r0
   43cc8:	bne	43ce4 <fputs@plt+0x32930>
   43ccc:	add	r8, r8, #1
   43cd0:	sub	r0, fp, #68	; 0x44
   43cd4:	ldr	r4, [r0, r8, lsl #2]
   43cd8:	ldr	r0, [sp, #92]	; 0x5c
   43cdc:	cmp	r0, #0
   43ce0:	beq	43da8 <fputs@plt+0x329f4>
   43ce4:	cmp	r6, r9
   43ce8:	bge	43d20 <fputs@plt+0x3296c>
   43cec:	ldr	r0, [sp, #84]	; 0x54
   43cf0:	ldr	r1, [sp, #132]	; 0x84
   43cf4:	add	r0, r1, r0
   43cf8:	cmp	r7, r0
   43cfc:	bcs	43d20 <fputs@plt+0x3296c>
   43d00:	ldr	r0, [sp, #132]	; 0x84
   43d04:	cmp	r7, r0
   43d08:	bcc	43d20 <fputs@plt+0x3296c>
   43d0c:	sub	r0, fp, #168	; 0xa8
   43d10:	ldr	r1, [r4, #84]	; 0x54
   43d14:	ldr	r0, [r0, r6, lsl #2]
   43d18:	cmp	r1, r0
   43d1c:	beq	43da8 <fputs@plt+0x329f4>
   43d20:	ldr	r0, [sp, #28]
   43d24:	cmp	r0, #0
   43d28:	bne	43d54 <fputs@plt+0x329a0>
   43d2c:	ldr	r0, [r7]
   43d30:	sub	r1, fp, #36	; 0x24
   43d34:	ldr	r3, [r4, #84]	; 0x54
   43d38:	mov	r2, #5
   43d3c:	str	r1, [sp]
   43d40:	rev	r1, r0
   43d44:	ldr	r0, [sp, #140]	; 0x8c
   43d48:	bl	31798 <fputs@plt+0x203e4>
   43d4c:	ldr	ip, [sp, #136]	; 0x88
   43d50:	ldr	lr, [sp, #128]	; 0x80
   43d54:	ldr	r0, [sp, #80]	; 0x50
   43d58:	ldrh	r0, [r0]
   43d5c:	cmp	r0, #0
   43d60:	bne	43d78 <fputs@plt+0x329c4>
   43d64:	add	r0, sp, #184	; 0xb8
   43d68:	mov	r1, r5
   43d6c:	bl	45728 <fputs@plt+0x34374>
   43d70:	ldr	ip, [sp, #136]	; 0x88
   43d74:	ldr	lr, [sp, #128]	; 0x80
   43d78:	ldrh	r1, [r4, #12]
   43d7c:	cmp	r0, r1
   43d80:	bls	43d9c <fputs@plt+0x329e8>
   43d84:	mov	r0, r4
   43d88:	mov	r1, r7
   43d8c:	sub	r2, fp, #36	; 0x24
   43d90:	bl	31aa8 <fputs@plt+0x206f4>
   43d94:	ldr	ip, [sp, #136]	; 0x88
   43d98:	ldr	lr, [sp, #128]	; 0x80
   43d9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   43da0:	cmp	r0, #0
   43da4:	bne	444d4 <fputs@plt+0x33120>
   43da8:	ldr	r0, [sp, #80]	; 0x50
   43dac:	add	r5, r5, #1
   43db0:	cmp	r5, ip
   43db4:	add	r0, r0, #2
   43db8:	str	r0, [sp, #80]	; 0x50
   43dbc:	blt	43c74 <fputs@plt+0x328c0>
   43dc0:	ldr	r8, [sp, #56]	; 0x38
   43dc4:	ldr	r0, [sp, #88]	; 0x58
   43dc8:	cmp	r9, #2
   43dcc:	sub	sl, fp, #36	; 0x24
   43dd0:	blt	43ee8 <fputs@plt+0x32b34>
   43dd4:	mov	r4, #0
   43dd8:	mov	r6, #0
   43ddc:	add	sl, r0, r6
   43de0:	sub	r0, fp, #96	; 0x60
   43de4:	ldr	r1, [sp, #100]	; 0x64
   43de8:	ldr	r2, [sp, #52]	; 0x34
   43dec:	ldr	r0, [r0, r4, lsl #2]
   43df0:	add	r1, r1, r0, lsl #1
   43df4:	ldr	r7, [lr, r0, lsl #2]
   43df8:	ldrh	r1, [r1]
   43dfc:	add	r3, r1, r2
   43e00:	sub	r2, fp, #68	; 0x44
   43e04:	ldr	r5, [r2, r4, lsl #2]
   43e08:	ldrb	r2, [r5, #4]
   43e0c:	cmp	r2, #0
   43e10:	beq	43e58 <fputs@plt+0x32aa4>
   43e14:	ldr	r2, [sp, #92]	; 0x5c
   43e18:	cmp	r2, #0
   43e1c:	beq	43e68 <fputs@plt+0x32ab4>
   43e20:	add	r0, lr, r0, lsl #2
   43e24:	ldr	r3, [r5, #80]	; 0x50
   43e28:	add	r2, sp, #160	; 0xa0
   43e2c:	ldr	r1, [r0, #-4]
   43e30:	mov	r0, r5
   43e34:	blx	r3
   43e38:	ldr	r2, [sp, #160]	; 0xa0
   43e3c:	ldr	r3, [sp, #164]	; 0xa4
   43e40:	add	r0, sl, #4
   43e44:	bl	3ecb0 <fputs@plt+0x2d8fc>
   43e48:	mov	r7, sl
   43e4c:	add	r3, r0, #4
   43e50:	mov	sl, #0
   43e54:	b	43e90 <fputs@plt+0x32adc>
   43e58:	ldr	r0, [r7]
   43e5c:	ldr	r1, [r5, #56]	; 0x38
   43e60:	str	r0, [r1, #8]
   43e64:	b	43e90 <fputs@plt+0x32adc>
   43e68:	sub	r7, r7, #4
   43e6c:	cmp	r1, #4
   43e70:	bne	43e90 <fputs@plt+0x32adc>
   43e74:	ldr	r0, [sp, #124]	; 0x7c
   43e78:	mov	r1, r7
   43e7c:	str	r7, [sp, #132]	; 0x84
   43e80:	ldr	r2, [r0, #76]	; 0x4c
   43e84:	blx	r2
   43e88:	ldr	r7, [sp, #132]	; 0x84
   43e8c:	mov	r3, r0
   43e90:	ldr	r0, [r5, #84]	; 0x54
   43e94:	str	sl, [sp]
   43e98:	sub	sl, fp, #36	; 0x24
   43e9c:	mov	r2, r7
   43ea0:	mov	r5, r3
   43ea4:	str	sl, [sp, #8]
   43ea8:	str	r0, [sp, #4]
   43eac:	ldr	r0, [sp, #112]	; 0x70
   43eb0:	add	r1, r0, r4
   43eb4:	ldr	r0, [sp, #124]	; 0x7c
   43eb8:	bl	428ec <fputs@plt+0x31538>
   43ebc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   43ec0:	cmp	r0, #0
   43ec4:	bne	444bc <fputs@plt+0x33108>
   43ec8:	ldr	r0, [sp, #116]	; 0x74
   43ecc:	add	r4, r4, #1
   43ed0:	ldr	lr, [sp, #128]	; 0x80
   43ed4:	ldr	ip, [sp, #136]	; 0x88
   43ed8:	add	r6, r5, r6
   43edc:	cmp	r4, r0
   43ee0:	ldr	r0, [sp, #88]	; 0x58
   43ee4:	blt	43ddc <fputs@plt+0x32a28>
   43ee8:	ldr	r7, [sp, #96]	; 0x60
   43eec:	rsb	r5, r9, #1
   43ef0:	cmp	r5, r9
   43ef4:	bge	443c4 <fputs@plt+0x33010>
   43ef8:	ldr	r0, [sp, #64]	; 0x40
   43efc:	add	r0, lr, r0
   43f00:	str	r0, [sp, #24]
   43f04:	ldr	r0, [sp, #92]	; 0x5c
   43f08:	clz	r0, r0
   43f0c:	lsr	r0, r0, #5
   43f10:	str	r0, [sp, #36]	; 0x24
   43f14:	ldr	r0, [fp, #-96]	; 0xffffffa0
   43f18:	str	r0, [sp, #16]
   43f1c:	b	43fec <fputs@plt+0x32c38>
   43f20:	ldr	r0, [sp, #44]	; 0x2c
   43f24:	movw	r1, #64300	; 0xfb2c
   43f28:	movw	r2, #64598	; 0xfc56
   43f2c:	movw	r3, #63126	; 0xf696
   43f30:	movt	r1, #8
   43f34:	movt	r2, #8
   43f38:	str	r0, [sp]
   43f3c:	mov	r0, #11
   43f40:	bl	15d70 <fputs@plt+0x49bc>
   43f44:	ldr	lr, [sp, #128]	; 0x80
   43f48:	ldr	r8, [sp, #56]	; 0x38
   43f4c:	ldr	r5, [sp, #72]	; 0x48
   43f50:	mov	r0, #11
   43f54:	mov	r9, #0
   43f58:	sub	r4, fp, #48	; 0x30
   43f5c:	mov	sl, r7
   43f60:	b	432c0 <fputs@plt+0x31f0c>
   43f64:	ldr	r0, [sp, #44]	; 0x2c
   43f68:	movw	r1, #64300	; 0xfb2c
   43f6c:	movw	r2, #64598	; 0xfc56
   43f70:	movw	r3, #63242	; 0xf70a
   43f74:	movt	r1, #8
   43f78:	movt	r2, #8
   43f7c:	str	r0, [sp]
   43f80:	mov	r0, #11
   43f84:	bl	15d70 <fputs@plt+0x49bc>
   43f88:	ldr	sl, [sp, #48]	; 0x30
   43f8c:	mov	r0, #11
   43f90:	str	r0, [fp, #-36]	; 0xffffffdc
   43f94:	b	444c8 <fputs@plt+0x33114>
   43f98:	mov	r6, r7
   43f9c:	b	444c0 <fputs@plt+0x3310c>
   43fa0:	ldr	r0, [sp, #132]	; 0x84
   43fa4:	ldr	r2, [sp, #52]	; 0x34
   43fa8:	mov	r1, #0
   43fac:	ldr	r8, [sp, #56]	; 0x38
   43fb0:	strb	r1, [r4, #1]
   43fb4:	strh	r0, [r4, #18]
   43fb8:	lsr	r0, r0, #8
   43fbc:	strb	r0, [r2, #3]
   43fc0:	ldrb	r0, [r4, #18]
   43fc4:	strb	r0, [r2, #4]
   43fc8:	ldr	r2, [sp, #84]	; 0x54
   43fcc:	ldr	r0, [sp, #160]	; 0xa0
   43fd0:	sub	r0, r0, r2
   43fd4:	ldr	r2, [sp, #80]	; 0x50
   43fd8:	strb	r0, [r2, #1]
   43fdc:	lsr	r0, r0, #8
   43fe0:	strb	r0, [r2]
   43fe4:	str	r1, [fp, #-36]	; 0xffffffdc
   43fe8:	b	4438c <fputs@plt+0x32fd8>
   43fec:	cmp	r5, #0
   43ff0:	mov	r3, r5
   43ff4:	sub	r0, fp, #148	; 0x94
   43ff8:	rsbmi	r3, r5, #0
   43ffc:	ldrb	r0, [r0, r3]
   44000:	cmp	r0, #0
   44004:	bne	443b8 <fputs@plt+0x33004>
   44008:	cmn	r5, #1
   4400c:	bgt	44030 <fputs@plt+0x32c7c>
   44010:	mvn	r0, #3
   44014:	sub	r1, fp, #96	; 0x60
   44018:	sub	r2, fp, #116	; 0x74
   4401c:	add	r0, r0, r3, lsl #2
   44020:	ldr	r1, [r1, r0]
   44024:	ldr	r0, [r2, r0]
   44028:	cmp	r0, r1
   4402c:	blt	443b8 <fputs@plt+0x33004>
   44030:	cmp	r3, #0
   44034:	str	r5, [sp, #64]	; 0x40
   44038:	beq	44078 <fputs@plt+0x32cc4>
   4403c:	ldr	r1, [sp, #108]	; 0x6c
   44040:	sub	r0, r3, #1
   44044:	cmp	r3, r1
   44048:	suble	r1, fp, #116	; 0x74
   4404c:	ldrle	r2, [sp, #36]	; 0x24
   44050:	ldrle	r1, [r1, r0, lsl #2]
   44054:	addle	ip, r1, r2
   44058:	sub	r1, fp, #96	; 0x60
   4405c:	mov	r2, r1
   44060:	ldr	r1, [r1, r3, lsl #2]
   44064:	ldr	r0, [r2, r0, lsl #2]
   44068:	ldr	r2, [sp, #36]	; 0x24
   4406c:	add	r7, r0, r2
   44070:	sub	r2, r1, r7
   44074:	b	44084 <fputs@plt+0x32cd0>
   44078:	ldr	r2, [sp, #16]
   4407c:	mov	r7, #0
   44080:	mov	ip, #0
   44084:	sub	r0, fp, #68	; 0x44
   44088:	add	sl, r2, r7
   4408c:	cmp	ip, r7
   44090:	str	r2, [sp, #132]	; 0x84
   44094:	str	r7, [sp, #116]	; 0x74
   44098:	str	ip, [sp, #104]	; 0x68
   4409c:	str	r3, [sp, #76]	; 0x4c
   440a0:	ldr	r8, [r0, r3, lsl #2]
   440a4:	ldr	r0, [r8, #56]	; 0x38
   440a8:	ldrh	r5, [r8, #18]
   440ac:	ldrb	r1, [r8, #1]
   440b0:	ldrb	r6, [r8, #5]
   440b4:	ldr	r4, [r8, #64]	; 0x40
   440b8:	str	r8, [sp, #92]	; 0x5c
   440bc:	str	r0, [sp, #84]	; 0x54
   440c0:	add	r0, ip, r5
   440c4:	str	r6, [sp, #80]	; 0x50
   440c8:	add	r1, r0, r1
   440cc:	bge	44108 <fputs@plt+0x32d54>
   440d0:	mov	r6, r1
   440d4:	sub	r2, r7, ip
   440d8:	mov	r0, r8
   440dc:	mov	r1, ip
   440e0:	add	r3, sp, #184	; 0xb8
   440e4:	bl	4575c <fputs@plt+0x343a8>
   440e8:	mov	r7, r0
   440ec:	ldr	r0, [r8, #64]	; 0x40
   440f0:	lsl	r2, r5, #1
   440f4:	add	r1, r0, r7, lsl #1
   440f8:	bl	112f4 <memmove@plt>
   440fc:	ldr	r2, [sp, #132]	; 0x84
   44100:	mov	r1, r6
   44104:	sub	r5, r5, r7
   44108:	add	r0, r4, r2, lsl #1
   4410c:	cmp	r1, sl
   44110:	str	r0, [sp, #112]	; 0x70
   44114:	ble	44130 <fputs@plt+0x32d7c>
   44118:	ldr	r0, [sp, #92]	; 0x5c
   4411c:	sub	r2, r1, sl
   44120:	mov	r1, sl
   44124:	add	r3, sp, #184	; 0xb8
   44128:	bl	4575c <fputs@plt+0x343a8>
   4412c:	sub	r5, r5, r0
   44130:	ldr	r0, [sp, #80]	; 0x50
   44134:	ldr	r3, [sp, #84]	; 0x54
   44138:	ldr	r2, [sp, #128]	; 0x80
   4413c:	ldr	r7, [sp, #104]	; 0x68
   44140:	sub	sl, fp, #36	; 0x24
   44144:	add	r1, r3, r0
   44148:	str	r1, [sp, #52]	; 0x34
   4414c:	ldrb	r0, [r1, #5]!
   44150:	str	r1, [sp, #80]	; 0x50
   44154:	ldrb	r1, [r1, #1]
   44158:	orr	r0, r1, r0, lsl #8
   4415c:	ldr	r1, [sp, #112]	; 0x70
   44160:	sub	r0, r0, #1
   44164:	uxtah	r0, r3, r0
   44168:	add	r0, r0, #1
   4416c:	cmp	r0, r1
   44170:	str	r0, [sp, #160]	; 0xa0
   44174:	bcc	442f8 <fputs@plt+0x32f44>
   44178:	ldr	r3, [sp, #116]	; 0x74
   4417c:	cmp	r3, r7
   44180:	bge	441f8 <fputs@plt+0x32e44>
   44184:	ldr	r8, [sp, #92]	; 0x5c
   44188:	ldr	r0, [sp, #132]	; 0x84
   4418c:	sub	r6, r7, r3
   44190:	lsl	r2, r5, #1
   44194:	mov	r7, r3
   44198:	ldr	r4, [r8, #64]	; 0x40
   4419c:	cmp	r6, r0
   441a0:	movgt	r6, r0
   441a4:	add	r0, r4, r6, lsl #1
   441a8:	mov	r1, r4
   441ac:	bl	112f4 <memmove@plt>
   441b0:	ldr	r1, [sp, #112]	; 0x70
   441b4:	add	r0, sp, #184	; 0xb8
   441b8:	add	r2, sp, #160	; 0xa0
   441bc:	mov	r3, r4
   441c0:	str	r7, [sp]
   441c4:	str	r6, [sp, #4]
   441c8:	str	r0, [sp, #8]
   441cc:	mov	r0, r8
   441d0:	bl	45888 <fputs@plt+0x344d4>
   441d4:	ldr	r7, [sp, #104]	; 0x68
   441d8:	ldr	r2, [sp, #128]	; 0x80
   441dc:	cmp	r0, #0
   441e0:	bne	442f8 <fputs@plt+0x32f44>
   441e4:	ldr	r2, [sp, #132]	; 0x84
   441e8:	ldr	r3, [sp, #116]	; 0x74
   441ec:	add	r5, r5, r6
   441f0:	mov	r4, r8
   441f4:	b	44200 <fputs@plt+0x32e4c>
   441f8:	ldr	r4, [sp, #92]	; 0x5c
   441fc:	ldr	r2, [sp, #132]	; 0x84
   44200:	ldrb	r0, [r4, #1]
   44204:	cmp	r0, #0
   44208:	beq	442b8 <fputs@plt+0x32f04>
   4420c:	mov	r6, #0
   44210:	mov	r8, #22
   44214:	add	r1, r4, r8
   44218:	ldrh	r1, [r1]
   4421c:	add	sl, r7, r1
   44220:	sub	r1, sl, r3
   44224:	cmp	r1, #0
   44228:	blt	442a0 <fputs@plt+0x32eec>
   4422c:	cmp	r1, r2
   44230:	bge	442a0 <fputs@plt+0x32eec>
   44234:	sub	r0, r5, r1
   44238:	lsl	r2, r0, #1
   4423c:	ldr	r0, [r4, #64]	; 0x40
   44240:	add	r7, r0, r1, lsl #1
   44244:	add	r0, r7, #2
   44248:	mov	r1, r7
   4424c:	bl	112f4 <memmove@plt>
   44250:	ldr	r1, [sp, #112]	; 0x70
   44254:	mov	r0, #1
   44258:	add	r2, sp, #160	; 0xa0
   4425c:	mov	r3, r7
   44260:	str	sl, [sp]
   44264:	str	r0, [sp, #4]
   44268:	add	r0, sp, #184	; 0xb8
   4426c:	str	r0, [sp, #8]
   44270:	mov	r0, r4
   44274:	bl	45888 <fputs@plt+0x344d4>
   44278:	ldr	r7, [sp, #104]	; 0x68
   4427c:	ldr	r2, [sp, #128]	; 0x80
   44280:	cmp	r0, #0
   44284:	sub	sl, fp, #36	; 0x24
   44288:	bne	442f8 <fputs@plt+0x32f44>
   4428c:	ldrb	r0, [r4, #1]
   44290:	ldr	r2, [sp, #132]	; 0x84
   44294:	ldr	r3, [sp, #116]	; 0x74
   44298:	add	r5, r5, #1
   4429c:	b	442a4 <fputs@plt+0x32ef0>
   442a0:	sub	sl, fp, #36	; 0x24
   442a4:	add	r6, r6, #1
   442a8:	uxtb	r1, r0
   442ac:	add	r8, r8, #2
   442b0:	cmp	r6, r1
   442b4:	bcc	44214 <fputs@plt+0x32e60>
   442b8:	sub	r1, r2, r5
   442bc:	ldr	r0, [r4, #64]	; 0x40
   442c0:	add	r2, r5, r3
   442c4:	str	r1, [sp, #4]
   442c8:	add	r1, sp, #184	; 0xb8
   442cc:	str	r2, [sp]
   442d0:	add	r2, sp, #160	; 0xa0
   442d4:	str	r1, [sp, #8]
   442d8:	ldr	r1, [sp, #112]	; 0x70
   442dc:	add	r3, r0, r5, lsl #1
   442e0:	mov	r0, r4
   442e4:	bl	45888 <fputs@plt+0x344d4>
   442e8:	ldr	ip, [sp, #136]	; 0x88
   442ec:	ldr	r2, [sp, #128]	; 0x80
   442f0:	cmp	r0, #0
   442f4:	beq	43fa0 <fputs@plt+0x32bec>
   442f8:	ldr	r0, [sp, #132]	; 0x84
   442fc:	ldr	r8, [sp, #56]	; 0x38
   44300:	cmp	r0, #1
   44304:	blt	44358 <fputs@plt+0x32fa4>
   44308:	ldr	r1, [sp, #116]	; 0x74
   4430c:	ldr	r0, [sp, #24]
   44310:	add	r4, r0, r1, lsl #1
   44314:	ldr	r0, [sp, #132]	; 0x84
   44318:	add	r6, r2, r1, lsl #2
   4431c:	add	r7, r0, #1
   44320:	ldrh	r0, [r4]
   44324:	cmp	r0, #0
   44328:	bne	44344 <fputs@plt+0x32f90>
   4432c:	ldr	r0, [sp, #32]
   44330:	ldr	r1, [r6]
   44334:	ldr	r2, [r0, #76]	; 0x4c
   44338:	blx	r2
   4433c:	ldr	r2, [sp, #128]	; 0x80
   44340:	strh	r0, [r4]
   44344:	sub	r7, r7, #1
   44348:	add	r4, r4, #2
   4434c:	add	r6, r6, #4
   44350:	cmp	r7, #1
   44354:	bgt	44320 <fputs@plt+0x32f6c>
   44358:	ldr	r1, [sp, #116]	; 0x74
   4435c:	ldr	r0, [sp, #100]	; 0x64
   44360:	ldr	r4, [sp, #92]	; 0x5c
   44364:	add	r3, r0, r1, lsl #1
   44368:	add	r2, r2, r1, lsl #2
   4436c:	ldr	r1, [sp, #132]	; 0x84
   44370:	mov	r0, r4
   44374:	bl	455b4 <fputs@plt+0x34200>
   44378:	ldr	lr, [sp, #128]	; 0x80
   4437c:	ldr	ip, [sp, #136]	; 0x88
   44380:	cmp	r0, #0
   44384:	str	r0, [fp, #-36]	; 0xffffffdc
   44388:	bne	444d8 <fputs@plt+0x33124>
   4438c:	ldr	r2, [sp, #76]	; 0x4c
   44390:	mov	r0, #1
   44394:	sub	r1, fp, #148	; 0x94
   44398:	ldr	r7, [sp, #96]	; 0x60
   4439c:	ldr	r5, [sp, #64]	; 0x40
   443a0:	strb	r0, [r1, r2]
   443a4:	sub	r0, fp, #136	; 0x88
   443a8:	ldr	r1, [sp, #120]	; 0x78
   443ac:	ldr	r0, [r0, r2, lsl #2]
   443b0:	sub	r0, r1, r0
   443b4:	strh	r0, [r4, #16]
   443b8:	add	r5, r5, #1
   443bc:	cmp	r5, r9
   443c0:	blt	43fec <fputs@plt+0x32c38>
   443c4:	uxtb	r0, r7
   443c8:	cmp	r0, #1
   443cc:	bne	443f8 <fputs@plt+0x33044>
   443d0:	ldr	r0, [sp, #124]	; 0x7c
   443d4:	ldrh	r0, [r0, #18]
   443d8:	cmp	r0, #0
   443dc:	bne	443f8 <fputs@plt+0x33044>
   443e0:	ldr	r0, [sp, #124]	; 0x7c
   443e4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   443e8:	ldrb	r0, [r0, #5]
   443ec:	ldrh	r1, [r4, #16]
   443f0:	cmp	r0, r1
   443f4:	bls	444e8 <fputs@plt+0x33134>
   443f8:	ldr	r6, [sp, #140]	; 0x8c
   443fc:	ldr	r0, [sp, #28]
   44400:	ldrb	r1, [r6, #17]
   44404:	clz	r0, r0
   44408:	lsr	r0, r0, #5
   4440c:	cmp	r1, #0
   44410:	movwne	r1, #1
   44414:	and	r0, r0, r1
   44418:	ldr	r1, [sp, #20]
   4441c:	and	r0, r1, r0
   44420:	cmp	r0, #1
   44424:	bne	4445c <fputs@plt+0x330a8>
   44428:	sub	r4, fp, #68	; 0x44
   4442c:	mov	r5, r9
   44430:	ldr	r0, [r4], #4
   44434:	mov	r2, #5
   44438:	ldr	r1, [r0, #56]	; 0x38
   4443c:	ldr	r3, [r0, #84]	; 0x54
   44440:	ldr	r0, [r1, #8]
   44444:	str	sl, [sp]
   44448:	rev	r1, r0
   4444c:	mov	r0, r6
   44450:	bl	31798 <fputs@plt+0x203e4>
   44454:	subs	r5, r5, #1
   44458:	bne	44430 <fputs@plt+0x3307c>
   4445c:	ldr	r0, [sp, #108]	; 0x6c
   44460:	ldr	r6, [sp, #68]	; 0x44
   44464:	cmp	r9, r0
   44468:	bgt	444c0 <fputs@plt+0x3310c>
   4446c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   44470:	ldr	sl, [sp, #48]	; 0x30
   44474:	ldr	r5, [sp, #72]	; 0x48
   44478:	ldr	lr, [sp, #128]	; 0x80
   4447c:	mov	r4, r9
   44480:	cmp	r0, #0
   44484:	bne	444a4 <fputs@plt+0x330f0>
   44488:	sub	r0, fp, #48	; 0x30
   4448c:	ldr	r1, [r0, r4, lsl #2]
   44490:	ldr	r0, [r1, #52]	; 0x34
   44494:	ldr	r2, [r1, #84]	; 0x54
   44498:	bl	44a28 <fputs@plt+0x33674>
   4449c:	ldr	lr, [sp, #128]	; 0x80
   444a0:	str	r0, [fp, #-36]	; 0xffffffdc
   444a4:	ldr	r2, [sp, #108]	; 0x6c
   444a8:	add	r1, r4, #1
   444ac:	cmp	r4, r2
   444b0:	mov	r4, r1
   444b4:	blt	44480 <fputs@plt+0x330cc>
   444b8:	b	444cc <fputs@plt+0x33118>
   444bc:	ldr	r6, [sp, #68]	; 0x44
   444c0:	ldr	sl, [sp, #48]	; 0x30
   444c4:	ldr	r5, [sp, #72]	; 0x48
   444c8:	ldr	lr, [sp, #128]	; 0x80
   444cc:	sub	r4, fp, #48	; 0x30
   444d0:	b	44918 <fputs@plt+0x33564>
   444d4:	ldr	r8, [sp, #56]	; 0x38
   444d8:	ldr	r6, [sp, #68]	; 0x44
   444dc:	ldr	sl, [sp, #48]	; 0x30
   444e0:	ldr	r5, [sp, #72]	; 0x48
   444e4:	b	444cc <fputs@plt+0x33118>
   444e8:	mov	r0, r4
   444ec:	bl	452b4 <fputs@plt+0x33f00>
   444f0:	ldr	r1, [sp, #124]	; 0x7c
   444f4:	str	r0, [fp, #-36]	; 0xffffffdc
   444f8:	mov	r0, r4
   444fc:	mov	r2, sl
   44500:	bl	45500 <fputs@plt+0x3414c>
   44504:	ldr	r0, [fp, #-36]	; 0xffffffdc
   44508:	cmp	r0, #0
   4450c:	bne	4445c <fputs@plt+0x330a8>
   44510:	ldr	r0, [r4, #52]	; 0x34
   44514:	ldr	r2, [r4, #84]	; 0x54
   44518:	mov	r1, r4
   4451c:	bl	44a28 <fputs@plt+0x33674>
   44520:	str	r0, [fp, #-36]	; 0xffffffdc
   44524:	b	4445c <fputs@plt+0x330a8>
   44528:	sxtb	r0, r3
   4452c:	tst	r3, #255	; 0xff
   44530:	add	r1, r8, r0, lsl #2
   44534:	ldr	sl, [r1, #120]	; 0x78
   44538:	ldrb	r1, [sl, #1]
   4453c:	beq	44588 <fputs@plt+0x331d4>
   44540:	cmp	r1, #0
   44544:	bne	44558 <fputs@plt+0x331a4>
   44548:	ldrh	r1, [sl, #16]
   4454c:	ldr	r2, [sp, #60]	; 0x3c
   44550:	cmp	r2, r1
   44554:	bge	449ac <fputs@plt+0x335f8>
   44558:	sub	r0, r0, #1
   4455c:	str	r3, [sp, #96]	; 0x60
   44560:	add	r1, r8, r0, lsl #1
   44564:	add	r0, r8, r0, lsl #2
   44568:	ldr	r7, [r0, #120]	; 0x78
   4456c:	ldrh	r4, [r1, #80]	; 0x50
   44570:	ldr	r0, [r7, #72]	; 0x48
   44574:	bl	18b3c <fputs@plt+0x7788>
   44578:	cmp	r0, #0
   4457c:	beq	445bc <fputs@plt+0x33208>
   44580:	mov	r5, r0
   44584:	b	44980 <fputs@plt+0x335cc>
   44588:	cmp	r1, #0
   4458c:	beq	449ac <fputs@plt+0x335f8>
   44590:	str	r9, [fp, #-68]	; 0xffffffbc
   44594:	str	r9, [fp, #-96]	; 0xffffffa0
   44598:	ldr	r0, [sl, #72]	; 0x48
   4459c:	ldr	r7, [sl, #52]	; 0x34
   445a0:	bl	18b3c <fputs@plt+0x7788>
   445a4:	cmp	r0, #0
   445a8:	str	r0, [sp, #160]	; 0xa0
   445ac:	beq	4472c <fputs@plt+0x33378>
   445b0:	mov	r5, r0
   445b4:	str	r9, [r8, #124]	; 0x7c
   445b8:	b	44838 <fputs@plt+0x33484>
   445bc:	ldrb	r0, [sl, #3]
   445c0:	str	r7, [sp, #124]	; 0x7c
   445c4:	cmp	r0, #0
   445c8:	beq	446a0 <fputs@plt+0x332ec>
   445cc:	ldrb	r0, [sl, #1]
   445d0:	cmp	r0, #1
   445d4:	bne	446a0 <fputs@plt+0x332ec>
   445d8:	ldrh	r0, [sl, #22]
   445dc:	ldrh	r1, [sl, #18]
   445e0:	cmp	r0, r1
   445e4:	bne	446a0 <fputs@plt+0x332ec>
   445e8:	ldr	r1, [sp, #124]	; 0x7c
   445ec:	ldr	r1, [r1, #84]	; 0x54
   445f0:	cmp	r1, #1
   445f4:	beq	446a0 <fputs@plt+0x332ec>
   445f8:	ldr	r1, [sp, #124]	; 0x7c
   445fc:	ldrh	r1, [r1, #18]
   44600:	cmp	r1, r4
   44604:	bne	446a0 <fputs@plt+0x332ec>
   44608:	mov	r4, r6
   4460c:	cmp	r0, #0
   44610:	add	r1, sp, #160	; 0xa0
   44614:	beq	435a0 <fputs@plt+0x321ec>
   44618:	ldr	r6, [sl, #52]	; 0x34
   4461c:	sub	r2, fp, #96	; 0x60
   44620:	mov	r3, #0
   44624:	str	r9, [sp]
   44628:	mov	r0, r6
   4462c:	bl	3078c <fputs@plt+0x1f3d8>
   44630:	mov	r5, r0
   44634:	cmp	r0, #0
   44638:	str	r0, [fp, #-68]	; 0xffffffbc
   4463c:	bne	435c8 <fputs@plt+0x32214>
   44640:	ldr	r7, [sl, #32]
   44644:	mov	r0, sl
   44648:	str	r7, [fp, #-116]	; 0xffffff8c
   4464c:	mov	r1, r7
   44650:	ldr	r2, [sl, #76]	; 0x4c
   44654:	blx	r2
   44658:	ldr	r9, [sp, #160]	; 0xa0
   4465c:	mov	r8, r0
   44660:	strh	r0, [fp, #-136]	; 0xffffff78
   44664:	mov	r1, #13
   44668:	mov	r0, r9
   4466c:	bl	2f1c8 <fputs@plt+0x1de14>
   44670:	mov	r0, r9
   44674:	mov	r1, #1
   44678:	sub	r2, fp, #116	; 0x74
   4467c:	sub	r3, fp, #136	; 0x88
   44680:	bl	455b4 <fputs@plt+0x34200>
   44684:	cmp	r0, #0
   44688:	str	r0, [fp, #-68]	; 0xffffffbc
   4468c:	beq	43624 <fputs@plt+0x32270>
   44690:	ldr	r8, [sp, #56]	; 0x38
   44694:	mov	r5, r0
   44698:	mov	r9, #0
   4469c:	b	435c8 <fputs@plt+0x32214>
   446a0:	ldr	r0, [r8, #4]
   446a4:	ldr	r0, [r0, #32]
   446a8:	bl	2b0d0 <fputs@plt+0x19d1c>
   446ac:	mov	r7, r0
   446b0:	ldrb	r0, [r8, #67]	; 0x43
   446b4:	str	r9, [sp, #184]	; 0xb8
   446b8:	str	r9, [fp, #-36]	; 0xffffffdc
   446bc:	strb	r9, [fp, #-144]	; 0xffffff70
   446c0:	str	r9, [fp, #-148]	; 0xffffff6c
   446c4:	str	r9, [sp, #192]	; 0xc0
   446c8:	cmp	r7, #0
   446cc:	beq	447b4 <fputs@plt+0x33400>
   446d0:	ldr	r3, [sp, #124]	; 0x7c
   446d4:	and	r0, r0, #1
   446d8:	str	r6, [sp, #68]	; 0x44
   446dc:	mov	r6, #0
   446e0:	str	r7, [sp, #88]	; 0x58
   446e4:	str	r0, [sp, #84]	; 0x54
   446e8:	str	r6, [sp, #112]	; 0x70
   446ec:	ldr	r0, [r3, #52]	; 0x34
   446f0:	ldrb	r1, [r3, #1]
   446f4:	str	r0, [sp, #140]	; 0x8c
   446f8:	ldrh	r0, [r3, #18]
   446fc:	add	r2, r0, r1
   44700:	cmp	r2, #2
   44704:	bcc	4486c <fputs@plt+0x334b8>
   44708:	cmp	r4, #0
   4470c:	beq	44854 <fputs@plt+0x334a0>
   44710:	cmp	r2, r4
   44714:	bne	4485c <fputs@plt+0x334a8>
   44718:	ldr	r7, [sp, #84]	; 0x54
   4471c:	mvn	r2, #1
   44720:	orr	r2, r7, r2
   44724:	add	r2, r2, r4
   44728:	b	44860 <fputs@plt+0x334ac>
   4472c:	mov	r5, sl
   44730:	mov	r0, r7
   44734:	sub	r1, fp, #68	; 0x44
   44738:	sub	r2, fp, #96	; 0x60
   4473c:	mov	sl, r6
   44740:	ldr	r3, [r5, #84]	; 0x54
   44744:	str	r9, [sp]
   44748:	bl	3078c <fputs@plt+0x1f3d8>
   4474c:	ldr	r6, [fp, #-68]	; 0xffffffbc
   44750:	add	r4, sp, #160	; 0xa0
   44754:	str	r0, [sp, #160]	; 0xa0
   44758:	mov	r0, r5
   4475c:	mov	r2, r4
   44760:	mov	r1, r6
   44764:	bl	45500 <fputs@plt+0x3414c>
   44768:	ldrb	r0, [r7, #17]
   4476c:	cmp	r0, #0
   44770:	beq	4478c <fputs@plt+0x333d8>
   44774:	ldr	r3, [r5, #84]	; 0x54
   44778:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4477c:	mov	r0, r7
   44780:	mov	r2, #5
   44784:	str	r4, [sp]
   44788:	bl	31798 <fputs@plt+0x203e4>
   4478c:	mov	r4, r5
   44790:	ldr	r5, [sp, #160]	; 0xa0
   44794:	cmp	r5, #0
   44798:	beq	447bc <fputs@plt+0x33408>
   4479c:	cmp	r6, #0
   447a0:	str	r9, [r8, #124]	; 0x7c
   447a4:	beq	44834 <fputs@plt+0x33480>
   447a8:	ldr	r0, [r6, #72]	; 0x48
   447ac:	bl	2df48 <fputs@plt+0x1cb94>
   447b0:	b	44834 <fputs@plt+0x33480>
   447b4:	mov	r5, #7
   447b8:	b	44970 <fputs@plt+0x335bc>
   447bc:	ldrb	r2, [r4, #1]
   447c0:	add	r0, r6, #22
   447c4:	add	r1, r4, #22
   447c8:	lsl	r2, r2, #1
   447cc:	bl	1121c <memcpy@plt>
   447d0:	ldrb	r2, [r4, #1]
   447d4:	add	r0, r6, #32
   447d8:	add	r1, r4, #32
   447dc:	lsl	r2, r2, #2
   447e0:	bl	1121c <memcpy@plt>
   447e4:	ldrb	r0, [r4, #1]
   447e8:	strb	r0, [r6, #1]
   447ec:	ldr	r0, [r6, #56]	; 0x38
   447f0:	ldrb	r0, [r0]
   447f4:	and	r1, r0, #247	; 0xf7
   447f8:	mov	r0, r4
   447fc:	bl	2f1c8 <fputs@plt+0x1de14>
   44800:	ldrb	r0, [r4, #5]
   44804:	ldr	r1, [r4, #56]	; 0x38
   44808:	mov	r5, #0
   4480c:	add	r0, r1, r0
   44810:	ldr	r1, [fp, #-96]	; 0xffffffa0
   44814:	lsr	r2, r1, #16
   44818:	strb	r2, [r0, #9]
   4481c:	lsr	r2, r1, #24
   44820:	strb	r2, [r0, #8]
   44824:	lsr	r2, r1, #8
   44828:	strb	r2, [r0, #10]
   4482c:	strb	r1, [r0, #11]
   44830:	str	r6, [r8, #124]	; 0x7c
   44834:	mov	r6, sl
   44838:	cmp	r5, #0
   4483c:	bne	449b0 <fputs@plt+0x335fc>
   44840:	mov	r3, #1
   44844:	mov	r5, #0
   44848:	strb	r3, [r8, #68]	; 0x44
   4484c:	str	r5, [r8, #80]	; 0x50
   44850:	b	449a0 <fputs@plt+0x335ec>
   44854:	mov	r2, #0
   44858:	b	44860 <fputs@plt+0x334ac>
   4485c:	sub	r2, r4, #1
   44860:	str	r2, [sp, #112]	; 0x70
   44864:	ldr	r2, [sp, #84]	; 0x54
   44868:	rsb	r2, r2, #2
   4486c:	ldr	r6, [sp, #112]	; 0x70
   44870:	ldr	r7, [r3, #56]	; 0x38
   44874:	sub	r1, r6, r1
   44878:	add	r1, r1, r2
   4487c:	cmp	r1, r0
   44880:	bne	44890 <fputs@plt+0x334dc>
   44884:	ldrb	r0, [r3, #5]
   44888:	add	r0, r0, #8
   4488c:	b	448a8 <fputs@plt+0x334f4>
   44890:	ldr	r0, [r3, #64]	; 0x40
   44894:	ldrb	r1, [r0, r1, lsl #1]!
   44898:	ldrb	r0, [r0, #1]
   4489c:	orr	r0, r0, r1, lsl #8
   448a0:	ldrh	r1, [r3, #20]
   448a4:	and	r0, r0, r1
   448a8:	ldr	r0, [r7, r0]!
   448ac:	sub	r5, fp, #48	; 0x30
   448b0:	add	r6, r2, #1
   448b4:	mov	r4, r2
   448b8:	mov	r3, #0
   448bc:	str	r9, [sp]
   448c0:	add	r2, r5, r2, lsl #2
   448c4:	rev	r8, r0
   448c8:	ldr	r0, [sp, #140]	; 0x8c
   448cc:	mov	r1, r8
   448d0:	str	r8, [fp, #-140]	; 0xffffff74
   448d4:	bl	416c8 <fputs@plt+0x30314>
   448d8:	cmp	r0, #0
   448dc:	str	r0, [fp, #-36]	; 0xffffffdc
   448e0:	str	r6, [sp, #72]	; 0x48
   448e4:	beq	42c5c <fputs@plt+0x318a8>
   448e8:	ldr	r6, [sp, #68]	; 0x44
   448ec:	mov	r5, r4
   448f0:	mov	r0, #4
   448f4:	sub	r4, fp, #48	; 0x30
   448f8:	mov	r1, #0
   448fc:	add	r2, r0, r5, lsl #2
   44900:	mov	r0, r4
   44904:	bl	11174 <memset@plt>
   44908:	ldr	r8, [sp, #56]	; 0x38
   4490c:	ldr	r5, [sp, #72]	; 0x48
   44910:	mov	lr, #0
   44914:	mov	r9, #0
   44918:	mov	r0, lr
   4491c:	bl	231c8 <fputs@plt+0x11e14>
   44920:	ldr	r0, [r4]
   44924:	cmp	r0, #0
   44928:	ldrne	r0, [r0, #72]	; 0x48
   4492c:	blne	2df48 <fputs@plt+0x1cb94>
   44930:	add	r4, r4, #4
   44934:	subs	r5, r5, #1
   44938:	bne	44920 <fputs@plt+0x3356c>
   4493c:	ldr	r7, [sp, #88]	; 0x58
   44940:	cmp	r9, #1
   44944:	blt	44968 <fputs@plt+0x335b4>
   44948:	sub	r4, fp, #68	; 0x44
   4494c:	ldr	r0, [r4]
   44950:	cmp	r0, #0
   44954:	ldrne	r0, [r0, #72]	; 0x48
   44958:	blne	2df48 <fputs@plt+0x1cb94>
   4495c:	add	r4, r4, #4
   44960:	subs	r9, r9, #1
   44964:	bne	4494c <fputs@plt+0x33598>
   44968:	ldr	r5, [fp, #-36]	; 0xffffffdc
   4496c:	mov	r9, #0
   44970:	cmp	r6, #0
   44974:	movne	r0, r6
   44978:	blne	2a700 <fputs@plt+0x1934c>
   4497c:	mov	r6, r7
   44980:	cmp	sl, #0
   44984:	strb	r9, [sl, #1]
   44988:	beq	44994 <fputs@plt+0x335e0>
   4498c:	ldr	r0, [sl, #72]	; 0x48
   44990:	bl	2df48 <fputs@plt+0x1cb94>
   44994:	ldrb	r0, [r8, #68]	; 0x44
   44998:	sub	r3, r0, #1
   4499c:	strb	r3, [r8, #68]	; 0x44
   449a0:	cmp	r5, #0
   449a4:	beq	44528 <fputs@plt+0x33174>
   449a8:	b	449b0 <fputs@plt+0x335fc>
   449ac:	mov	r5, #0
   449b0:	cmp	r6, #0
   449b4:	movne	r0, r6
   449b8:	blne	2a700 <fputs@plt+0x1934c>
   449bc:	mov	r0, r5
   449c0:	sub	sp, fp, #28
   449c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   449c8:	push	{r4, r5, fp, lr}
   449cc:	add	fp, sp, #8
   449d0:	mov	r4, r0
   449d4:	ldr	r0, [r0]
   449d8:	mov	r5, r1
   449dc:	bl	2ddb8 <fputs@plt+0x1ca04>
   449e0:	cmp	r0, #0
   449e4:	moveq	r0, #0
   449e8:	popeq	{r4, r5, fp, pc}
   449ec:	mov	r1, r0
   449f0:	ldr	r0, [r0, #8]
   449f4:	ldr	r2, [r0, #84]	; 0x54
   449f8:	cmp	r2, r5
   449fc:	popeq	{r4, r5, fp, pc}
   44a00:	ldr	r2, [r1, #4]
   44a04:	str	r1, [r0, #72]	; 0x48
   44a08:	mov	r1, #0
   44a0c:	cmp	r5, #1
   44a10:	str	r5, [r0, #84]	; 0x54
   44a14:	movweq	r1, #100	; 0x64
   44a18:	strb	r1, [r0, #5]
   44a1c:	str	r4, [r0, #52]	; 0x34
   44a20:	str	r2, [r0, #56]	; 0x38
   44a24:	pop	{r4, r5, fp, pc}
   44a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44a2c:	add	fp, sp, #28
   44a30:	sub	sp, sp, #20
   44a34:	mov	r5, r0
   44a38:	mov	r0, #0
   44a3c:	cmp	r2, #1
   44a40:	str	r0, [sp, #16]
   44a44:	bhi	44a7c <fputs@plt+0x336c8>
   44a48:	movw	r0, #63693	; 0xf8cd
   44a4c:	movw	r1, #64300	; 0xfb2c
   44a50:	movw	r2, #64598	; 0xfc56
   44a54:	movw	r3, #61664	; 0xf0e0
   44a58:	mov	r7, #11
   44a5c:	movt	r0, #8
   44a60:	movt	r1, #8
   44a64:	movt	r2, #8
   44a68:	add	r0, r0, #20
   44a6c:	str	r0, [sp]
   44a70:	mov	r0, #11
   44a74:	bl	15d70 <fputs@plt+0x49bc>
   44a78:	b	44b10 <fputs@plt+0x3375c>
   44a7c:	ldr	r9, [r5, #12]
   44a80:	mov	r4, r2
   44a84:	mov	r6, r1
   44a88:	cmp	r1, #0
   44a8c:	beq	44ab8 <fputs@plt+0x33704>
   44a90:	str	r6, [sp, #12]
   44a94:	ldr	r0, [r6, #72]	; 0x48
   44a98:	ldrh	r1, [r0, #26]
   44a9c:	add	r1, r1, #1
   44aa0:	strh	r1, [r0, #26]
   44aa4:	ldr	r0, [r0, #28]
   44aa8:	ldr	r1, [r0, #12]
   44aac:	add	r1, r1, #1
   44ab0:	str	r1, [r0, #12]
   44ab4:	b	44acc <fputs@plt+0x33718>
   44ab8:	mov	r0, r5
   44abc:	mov	r1, r4
   44ac0:	bl	449c8 <fputs@plt+0x33614>
   44ac4:	mov	r6, r0
   44ac8:	str	r0, [sp, #12]
   44acc:	ldr	r0, [r9, #72]	; 0x48
   44ad0:	bl	18b3c <fputs@plt+0x7788>
   44ad4:	mov	r7, r0
   44ad8:	cmp	r0, #0
   44adc:	str	r0, [sp, #8]
   44ae0:	beq	44b1c <fputs@plt+0x33768>
   44ae4:	ldr	r0, [sp, #12]
   44ae8:	cmp	r0, #0
   44aec:	beq	44b00 <fputs@plt+0x3374c>
   44af0:	mov	r1, #0
   44af4:	strb	r1, [r0]
   44af8:	ldr	r0, [r0, #72]	; 0x48
   44afc:	bl	2df48 <fputs@plt+0x1cb94>
   44b00:	ldr	r0, [sp, #16]
   44b04:	cmp	r0, #0
   44b08:	ldrne	r0, [r0, #72]	; 0x48
   44b0c:	blne	2df48 <fputs@plt+0x1cb94>
   44b10:	mov	r0, r7
   44b14:	sub	sp, fp, #28
   44b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b1c:	ldr	r0, [r9, #56]	; 0x38
   44b20:	ldr	r1, [r0, #36]	; 0x24
   44b24:	rev	r8, r1
   44b28:	add	r1, r8, #1
   44b2c:	lsr	r2, r1, #24
   44b30:	strb	r1, [r0, #39]	; 0x27
   44b34:	strb	r2, [r0, #36]	; 0x24
   44b38:	lsr	r2, r1, #16
   44b3c:	lsr	r1, r1, #8
   44b40:	strb	r2, [r0, #37]	; 0x25
   44b44:	strb	r1, [r0, #38]	; 0x26
   44b48:	ldrb	r0, [r5, #22]
   44b4c:	tst	r0, #4
   44b50:	beq	44b88 <fputs@plt+0x337d4>
   44b54:	cmp	r6, #0
   44b58:	beq	44c50 <fputs@plt+0x3389c>
   44b5c:	ldr	r0, [r6, #72]	; 0x48
   44b60:	bl	18b3c <fputs@plt+0x7788>
   44b64:	mov	r7, r0
   44b68:	cmp	r0, #0
   44b6c:	str	r0, [sp, #8]
   44b70:	bne	44ae4 <fputs@plt+0x33730>
   44b74:	ldr	r1, [r6, #52]	; 0x34
   44b78:	ldr	r0, [r6, #56]	; 0x38
   44b7c:	ldr	r2, [r1, #32]
   44b80:	mov	r1, #0
   44b84:	bl	11174 <memset@plt>
   44b88:	ldrb	r0, [r5, #17]
   44b8c:	cmp	r0, #0
   44b90:	beq	44bbc <fputs@plt+0x33808>
   44b94:	add	r0, sp, #8
   44b98:	mov	r1, r4
   44b9c:	mov	r2, #2
   44ba0:	mov	r3, #0
   44ba4:	str	r0, [sp]
   44ba8:	mov	r0, r5
   44bac:	bl	31798 <fputs@plt+0x203e4>
   44bb0:	ldr	r7, [sp, #8]
   44bb4:	cmp	r7, #0
   44bb8:	bne	44ae4 <fputs@plt+0x33730>
   44bbc:	cmp	r8, #0
   44bc0:	beq	44c7c <fputs@plt+0x338c8>
   44bc4:	ldr	r0, [r9, #56]	; 0x38
   44bc8:	add	r2, sp, #16
   44bcc:	mov	r3, #0
   44bd0:	ldr	r0, [r0, #32]
   44bd4:	rev	r8, r0
   44bd8:	mov	r0, r5
   44bdc:	mov	r1, r8
   44be0:	bl	2edf8 <fputs@plt+0x1da44>
   44be4:	mov	r7, r0
   44be8:	cmp	r0, #0
   44bec:	str	r0, [sp, #8]
   44bf0:	bne	44ae4 <fputs@plt+0x33730>
   44bf4:	ldr	r3, [sp, #16]
   44bf8:	ldr	r0, [r5, #36]	; 0x24
   44bfc:	mvn	r1, #1
   44c00:	ldr	r2, [r3, #56]	; 0x38
   44c04:	add	r1, r1, r0, lsr #2
   44c08:	ldr	r2, [r2, #4]
   44c0c:	rev	sl, r2
   44c10:	cmp	sl, r1
   44c14:	bls	44d1c <fputs@plt+0x33968>
   44c18:	movw	r0, #63693	; 0xf8cd
   44c1c:	movw	r1, #64300	; 0xfb2c
   44c20:	movw	r2, #64598	; 0xfc56
   44c24:	movw	r3, #61717	; 0xf115
   44c28:	mov	r7, #11
   44c2c:	movt	r0, #8
   44c30:	movt	r1, #8
   44c34:	movt	r2, #8
   44c38:	add	r0, r0, #20
   44c3c:	str	r0, [sp]
   44c40:	mov	r0, #11
   44c44:	bl	15d70 <fputs@plt+0x49bc>
   44c48:	str	r7, [sp, #8]
   44c4c:	b	44ae4 <fputs@plt+0x33730>
   44c50:	add	r2, sp, #12
   44c54:	mov	r0, r5
   44c58:	mov	r1, r4
   44c5c:	mov	r3, #0
   44c60:	bl	2edf8 <fputs@plt+0x1da44>
   44c64:	mov	r7, r0
   44c68:	cmp	r0, #0
   44c6c:	str	r0, [sp, #8]
   44c70:	bne	44ae4 <fputs@plt+0x33730>
   44c74:	ldr	r6, [sp, #12]
   44c78:	b	44b5c <fputs@plt+0x337a8>
   44c7c:	mov	r8, #0
   44c80:	cmp	r6, #0
   44c84:	beq	44cf0 <fputs@plt+0x3393c>
   44c88:	ldr	r0, [r6, #72]	; 0x48
   44c8c:	bl	18b3c <fputs@plt+0x7788>
   44c90:	mov	r7, r0
   44c94:	cmp	r0, #0
   44c98:	str	r0, [sp, #8]
   44c9c:	bne	44ae4 <fputs@plt+0x33730>
   44ca0:	ldr	r0, [r6, #56]	; 0x38
   44ca4:	lsr	r1, r8, #16
   44ca8:	mov	r7, #0
   44cac:	strb	r1, [r0, #1]
   44cb0:	lsr	r1, r8, #24
   44cb4:	strb	r1, [r0]
   44cb8:	lsr	r1, r8, #8
   44cbc:	strb	r1, [r0, #2]
   44cc0:	strb	r8, [r0, #3]
   44cc4:	lsr	r1, r4, #16
   44cc8:	ldr	r0, [r6, #56]	; 0x38
   44ccc:	str	r7, [r0, #4]
   44cd0:	ldr	r0, [r9, #56]	; 0x38
   44cd4:	strb	r1, [r0, #33]	; 0x21
   44cd8:	lsr	r1, r4, #24
   44cdc:	strb	r1, [r0, #32]
   44ce0:	lsr	r1, r4, #8
   44ce4:	strb	r1, [r0, #34]	; 0x22
   44ce8:	strb	r4, [r0, #35]	; 0x23
   44cec:	b	44ae4 <fputs@plt+0x33730>
   44cf0:	add	r2, sp, #12
   44cf4:	mov	r0, r5
   44cf8:	mov	r1, r4
   44cfc:	mov	r3, #0
   44d00:	bl	2edf8 <fputs@plt+0x1da44>
   44d04:	mov	r7, r0
   44d08:	cmp	r0, #0
   44d0c:	str	r0, [sp, #8]
   44d10:	bne	44ae4 <fputs@plt+0x33730>
   44d14:	ldr	r6, [sp, #12]
   44d18:	b	44c88 <fputs@plt+0x338d4>
   44d1c:	lsr	r0, r0, #2
   44d20:	sub	r0, r0, #8
   44d24:	cmp	sl, r0
   44d28:	bcs	44c80 <fputs@plt+0x338cc>
   44d2c:	ldr	r0, [r3, #72]	; 0x48
   44d30:	mov	r8, r3
   44d34:	bl	18b3c <fputs@plt+0x7788>
   44d38:	mov	r7, r0
   44d3c:	cmp	r0, #0
   44d40:	str	r0, [sp, #8]
   44d44:	bne	44ae4 <fputs@plt+0x33730>
   44d48:	ldr	r0, [r8, #56]	; 0x38
   44d4c:	add	r1, sl, #1
   44d50:	cmp	r6, #0
   44d54:	lsr	r2, r1, #16
   44d58:	strb	r2, [r0, #5]
   44d5c:	lsr	r2, r1, #24
   44d60:	strb	r2, [r0, #4]
   44d64:	lsr	r2, r1, #8
   44d68:	strb	r2, [r0, #6]
   44d6c:	strb	r1, [r0, #7]
   44d70:	lsr	r1, r4, #16
   44d74:	ldr	r0, [r8, #56]	; 0x38
   44d78:	add	r0, r0, sl, lsl #2
   44d7c:	strb	r1, [r0, #9]
   44d80:	lsr	r1, r4, #24
   44d84:	strb	r1, [r0, #8]
   44d88:	lsr	r1, r4, #8
   44d8c:	strb	r1, [r0, #10]
   44d90:	strb	r4, [r0, #11]
   44d94:	beq	44dd4 <fputs@plt+0x33a20>
   44d98:	ldrb	r0, [r5, #22]
   44d9c:	tst	r0, #4
   44da0:	bne	44dd4 <fputs@plt+0x33a20>
   44da4:	ldr	r0, [r6, #72]	; 0x48
   44da8:	ldrh	r1, [r0, #24]
   44dac:	tst	r1, #2
   44db0:	beq	44dd4 <fputs@plt+0x33a20>
   44db4:	ldr	r2, [r0, #16]
   44db8:	ldr	r2, [r2, #104]	; 0x68
   44dbc:	cmp	r2, #0
   44dc0:	bne	44dd4 <fputs@plt+0x33a20>
   44dc4:	movw	r2, #65499	; 0xffdb
   44dc8:	and	r1, r1, r2
   44dcc:	orr	r1, r1, #32
   44dd0:	strh	r1, [r0, #24]
   44dd4:	ldr	r6, [r5, #60]	; 0x3c
   44dd8:	cmp	r6, #0
   44ddc:	bne	44e18 <fputs@plt+0x33a64>
   44de0:	ldr	r7, [r5, #44]	; 0x2c
   44de4:	mov	r0, #512	; 0x200
   44de8:	mov	r1, #0
   44dec:	mov	r8, #0
   44df0:	bl	142d0 <fputs@plt+0x2f1c>
   44df4:	cmp	r0, #0
   44df8:	beq	44e3c <fputs@plt+0x33a88>
   44dfc:	mov	r6, r0
   44e00:	add	r0, r0, #4
   44e04:	mov	r1, #0
   44e08:	mov	r2, #508	; 0x1fc
   44e0c:	bl	11174 <memset@plt>
   44e10:	str	r7, [r6]
   44e14:	str	r6, [r5, #60]	; 0x3c
   44e18:	ldr	r0, [r6]
   44e1c:	mov	r7, #0
   44e20:	cmp	r0, r4
   44e24:	bcc	44c48 <fputs@plt+0x33894>
   44e28:	mov	r0, r6
   44e2c:	mov	r1, r4
   44e30:	bl	28b24 <fputs@plt+0x17770>
   44e34:	mov	r7, r0
   44e38:	b	44c48 <fputs@plt+0x33894>
   44e3c:	str	r8, [r5, #60]	; 0x3c
   44e40:	mov	r7, #7
   44e44:	b	44c48 <fputs@plt+0x33894>
   44e48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44e4c:	add	fp, sp, #28
   44e50:	sub	sp, sp, #28
   44e54:	mov	r5, r0
   44e58:	ldr	r0, [r0, #52]	; 0x34
   44e5c:	mov	r6, r1
   44e60:	mov	r9, r2
   44e64:	ldr	r7, [r5, #56]	; 0x38
   44e68:	ldrb	r1, [r0, #22]
   44e6c:	ldr	r4, [r0, #36]	; 0x24
   44e70:	tst	r1, #4
   44e74:	beq	44e88 <fputs@plt+0x33ad4>
   44e78:	add	r0, r7, r6
   44e7c:	mov	r1, #0
   44e80:	mov	r2, r9
   44e84:	bl	11174 <memset@plt>
   44e88:	ldrb	r2, [r5, #5]
   44e8c:	add	r1, r9, r6
   44e90:	str	r1, [sp, #24]
   44e94:	add	lr, r7, r2
   44e98:	add	ip, r2, #1
   44e9c:	ldrb	r0, [lr, #2]
   44ea0:	cmp	r0, #0
   44ea4:	bne	44eb4 <fputs@plt+0x33b00>
   44ea8:	ldrb	r0, [r7, ip]
   44eac:	cmp	r0, #0
   44eb0:	beq	44f68 <fputs@plt+0x33bb4>
   44eb4:	sub	r4, r4, #4
   44eb8:	mov	r8, ip
   44ebc:	uxth	sl, r8
   44ec0:	mov	r1, r7
   44ec4:	ldrb	r0, [r1, sl]!
   44ec8:	ldrb	r1, [r1, #1]
   44ecc:	orr	r3, r1, r0, lsl #8
   44ed0:	cmp	r3, r6
   44ed4:	bcs	44f04 <fputs@plt+0x33b50>
   44ed8:	cmp	r3, #0
   44edc:	beq	44f04 <fputs@plt+0x33b50>
   44ee0:	add	r0, sl, #4
   44ee4:	mov	r8, r3
   44ee8:	cmp	r0, r3
   44eec:	bls	44ebc <fputs@plt+0x33b08>
   44ef0:	movw	r0, #63693	; 0xf8cd
   44ef4:	movw	r1, #64300	; 0xfb2c
   44ef8:	movw	r2, #64598	; 0xfc56
   44efc:	movw	r3, #57402	; 0xe03a
   44f00:	b	45130 <fputs@plt+0x33d7c>
   44f04:	cmp	r4, r3
   44f08:	bcs	44f20 <fputs@plt+0x33b6c>
   44f0c:	movw	r0, #63693	; 0xf8cd
   44f10:	movw	r1, #64300	; 0xfb2c
   44f14:	movw	r2, #64598	; 0xfc56
   44f18:	movw	r3, #57405	; 0xe03d
   44f1c:	b	45130 <fputs@plt+0x33d7c>
   44f20:	lsr	r4, r9, #8
   44f24:	cmp	r3, #0
   44f28:	str	r4, [sp, #20]
   44f2c:	mov	r4, #0
   44f30:	str	r4, [sp, #16]
   44f34:	beq	44f8c <fputs@plt+0x33bd8>
   44f38:	str	lr, [sp, #8]
   44f3c:	ldr	lr, [sp, #24]
   44f40:	add	r4, lr, #3
   44f44:	cmp	r4, r3
   44f48:	bcc	44f98 <fputs@plt+0x33be4>
   44f4c:	subs	r0, r3, lr
   44f50:	bcs	44fa4 <fputs@plt+0x33bf0>
   44f54:	movw	r0, #63693	; 0xf8cd
   44f58:	movw	r1, #64300	; 0xfb2c
   44f5c:	movw	r2, #64598	; 0xfc56
   44f60:	movw	r3, #57416	; 0xe048
   44f64:	b	45130 <fputs@plt+0x33d7c>
   44f68:	lsr	r0, r9, #8
   44f6c:	mov	r1, #0
   44f70:	mov	sl, r6
   44f74:	mov	r8, ip
   44f78:	mov	r2, r9
   44f7c:	str	r9, [sp, #12]
   44f80:	str	r0, [sp, #20]
   44f84:	mov	r0, #0
   44f88:	b	450a8 <fputs@plt+0x33cf4>
   44f8c:	mov	r3, r9
   44f90:	str	r9, [sp, #12]
   44f94:	b	45004 <fputs@plt+0x33c50>
   44f98:	mov	r3, r9
   44f9c:	str	r9, [sp, #12]
   44fa0:	b	45000 <fputs@plt+0x33c4c>
   44fa4:	str	r0, [sp, #16]
   44fa8:	add	r0, r7, r3
   44fac:	ldrb	r1, [r0, #2]
   44fb0:	ldrb	r0, [r0, #3]
   44fb4:	orr	r0, r0, r1, lsl #8
   44fb8:	add	r1, r0, r3
   44fbc:	ldr	r0, [r5, #52]	; 0x34
   44fc0:	ldr	r0, [r0, #36]	; 0x24
   44fc4:	cmp	r1, r0
   44fc8:	bls	44fe0 <fputs@plt+0x33c2c>
   44fcc:	movw	r0, #63693	; 0xf8cd
   44fd0:	movw	r1, #64300	; 0xfb2c
   44fd4:	movw	r2, #64598	; 0xfc56
   44fd8:	movw	r3, #57418	; 0xe04a
   44fdc:	b	45130 <fputs@plt+0x33d7c>
   44fe0:	sub	r0, r1, r6
   44fe4:	str	r1, [sp, #24]
   44fe8:	mov	r1, r7
   44fec:	str	r0, [sp, #12]
   44ff0:	ubfx	r0, r0, #8, #8
   44ff4:	str	r0, [sp, #20]
   44ff8:	ldrb	r0, [r1, r3]!
   44ffc:	ldrb	r1, [r1, #1]
   45000:	ldr	lr, [sp, #8]
   45004:	cmp	ip, sl
   45008:	bcs	45070 <fputs@plt+0x33cbc>
   4500c:	add	r3, r7, sl
   45010:	ldrb	r4, [r3, #2]
   45014:	ldrb	r3, [r3, #3]
   45018:	orr	r3, r3, r4, lsl #8
   4501c:	add	r3, r3, sl
   45020:	add	r4, r3, #3
   45024:	cmp	r4, r6
   45028:	bcc	45070 <fputs@plt+0x33cbc>
   4502c:	cmp	r3, r6
   45030:	bls	45048 <fputs@plt+0x33c94>
   45034:	movw	r0, #63693	; 0xf8cd
   45038:	movw	r1, #64300	; 0xfb2c
   4503c:	movw	r2, #64598	; 0xfc56
   45040:	movw	r3, #57430	; 0xe056
   45044:	b	45130 <fputs@plt+0x33d7c>
   45048:	ldr	r4, [sp, #16]
   4504c:	sub	r3, r6, r3
   45050:	mov	r6, r8
   45054:	add	r4, r4, r3
   45058:	ldr	r3, [sp, #24]
   4505c:	str	r4, [sp, #16]
   45060:	sub	r3, r3, sl
   45064:	str	r3, [sp, #12]
   45068:	ubfx	r3, r3, #8, #8
   4506c:	str	r3, [sp, #20]
   45070:	add	sl, r2, #7
   45074:	ldr	r2, [sp, #16]
   45078:	ldrb	r3, [r7, sl]
   4507c:	uxtb	r4, r2
   45080:	cmp	r3, r4
   45084:	bcs	4509c <fputs@plt+0x33ce8>
   45088:	movw	r0, #63693	; 0xf8cd
   4508c:	movw	r1, #64300	; 0xfb2c
   45090:	movw	r2, #64598	; 0xfc56
   45094:	movw	r3, #57436	; 0xe05c
   45098:	b	45130 <fputs@plt+0x33d7c>
   4509c:	sub	r3, r3, r2
   450a0:	strb	r3, [r7, sl]
   450a4:	uxth	sl, r6
   450a8:	ldrb	r3, [lr, #5]!
   450ac:	ldrb	r4, [lr, #1]
   450b0:	orr	r2, r4, r3, lsl #8
   450b4:	uxth	r3, r8
   450b8:	ubfx	r4, r6, #8, #8
   450bc:	cmp	r2, sl
   450c0:	bne	450e8 <fputs@plt+0x33d34>
   450c4:	cmp	ip, r3
   450c8:	bne	45120 <fputs@plt+0x33d6c>
   450cc:	strb	r0, [r7, ip]!
   450d0:	ldr	r0, [sp, #24]
   450d4:	strb	r1, [r7, #1]
   450d8:	strb	r0, [lr, #1]
   450dc:	lsr	r0, r0, #8
   450e0:	strb	r0, [lr]
   450e4:	b	4510c <fputs@plt+0x33d58>
   450e8:	mov	r2, r7
   450ec:	strb	r4, [r2, r3]!
   450f0:	strb	r6, [r2, #1]
   450f4:	strb	r0, [r7, sl]!
   450f8:	ldr	r0, [sp, #20]
   450fc:	strb	r1, [r7, #1]
   45100:	strb	r0, [r7, #2]
   45104:	ldr	r0, [sp, #12]
   45108:	strb	r0, [r7, #3]
   4510c:	ldrh	r0, [r5, #16]
   45110:	mov	r4, #0
   45114:	add	r0, r0, r9
   45118:	strh	r0, [r5, #16]
   4511c:	b	45150 <fputs@plt+0x33d9c>
   45120:	movw	r0, #63693	; 0xf8cd
   45124:	movw	r1, #64300	; 0xfb2c
   45128:	movw	r2, #64598	; 0xfc56
   4512c:	movw	r3, #57443	; 0xe063
   45130:	mov	r4, #11
   45134:	movt	r0, #8
   45138:	movt	r1, #8
   4513c:	movt	r2, #8
   45140:	add	r0, r0, #20
   45144:	str	r0, [sp]
   45148:	mov	r0, #11
   4514c:	bl	15d70 <fputs@plt+0x49bc>
   45150:	mov	r0, r4
   45154:	sub	sp, fp, #28
   45158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4515c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45160:	add	fp, sp, #28
   45164:	sub	sp, sp, #4
   45168:	ldr	sl, [r0, #56]	; 0x38
   4516c:	ldrb	ip, [r0, #5]
   45170:	mov	r8, r2
   45174:	ldr	r2, [r0, #52]	; 0x34
   45178:	add	r5, ip, #1
   4517c:	mov	r3, sl
   45180:	ldr	lr, [r2, #36]	; 0x24
   45184:	ldrb	r7, [r3, r5]!
   45188:	sub	r9, lr, #4
   4518c:	ldrb	r3, [r3, #1]
   45190:	orr	r4, r3, r7, lsl #8
   45194:	cmp	r4, r9
   45198:	bgt	451ec <fputs@plt+0x33e38>
   4519c:	add	r2, r5, #4
   451a0:	mov	r3, r4
   451a4:	cmp	r4, r2
   451a8:	blt	451ec <fputs@plt+0x33e38>
   451ac:	add	r7, sl, r3
   451b0:	mov	r4, r7
   451b4:	ldrb	r2, [r4, #2]!
   451b8:	ldrb	r6, [r4, #1]
   451bc:	orr	r2, r6, r2, lsl #8
   451c0:	sub	r6, r2, r1
   451c4:	cmp	r6, #0
   451c8:	bge	45204 <fputs@plt+0x33e50>
   451cc:	mov	r2, sl
   451d0:	mov	r5, r3
   451d4:	ldrb	r4, [r2, r3]!
   451d8:	ldrb	r2, [r2, #1]
   451dc:	orr	r4, r2, r4, lsl #8
   451e0:	cmp	r4, #0
   451e4:	bne	45194 <fputs@plt+0x33de0>
   451e8:	b	45290 <fputs@plt+0x33edc>
   451ec:	movw	r0, #63693	; 0xf8cd
   451f0:	movw	r1, #64300	; 0xfb2c
   451f4:	movw	r2, #64598	; 0xfc56
   451f8:	mov	r4, #11
   451fc:	movw	r3, #57230	; 0xdf8e
   45200:	b	45270 <fputs@plt+0x33ebc>
   45204:	add	r1, r2, r3
   45208:	cmp	r1, lr
   4520c:	bgt	4525c <fputs@plt+0x33ea8>
   45210:	ldrh	r1, [r0, #18]
   45214:	ldrh	r0, [r0, #14]
   45218:	add	r0, r0, r1, lsl #1
   4521c:	cmp	r3, r0
   45220:	blt	4525c <fputs@plt+0x33ea8>
   45224:	cmp	r6, #3
   45228:	bgt	4529c <fputs@plt+0x33ee8>
   4522c:	add	r1, ip, #7
   45230:	mov	r0, #0
   45234:	ldrb	r2, [sl, r1]
   45238:	cmp	r2, #57	; 0x39
   4523c:	bhi	45294 <fputs@plt+0x33ee0>
   45240:	ldrh	r2, [r7]
   45244:	add	r0, sl, r5
   45248:	strh	r2, [r0]
   4524c:	ldrb	r0, [sl, r1]
   45250:	add	r0, r0, r6
   45254:	strb	r0, [sl, r1]
   45258:	b	452a8 <fputs@plt+0x33ef4>
   4525c:	movw	r0, #63693	; 0xf8cd
   45260:	movw	r1, #64300	; 0xfb2c
   45264:	movw	r2, #64598	; 0xfc56
   45268:	mov	r4, #11
   4526c:	movw	r3, #57241	; 0xdf99
   45270:	movt	r0, #8
   45274:	movt	r1, #8
   45278:	movt	r2, #8
   4527c:	add	r0, r0, #20
   45280:	str	r0, [sp]
   45284:	mov	r0, #11
   45288:	bl	15d70 <fputs@plt+0x49bc>
   4528c:	str	r4, [r8]
   45290:	mov	r0, #0
   45294:	sub	sp, fp, #28
   45298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4529c:	lsr	r0, r6, #8
   452a0:	strb	r6, [r4, #1]
   452a4:	strb	r0, [r4]
   452a8:	add	r0, r6, r3
   452ac:	add	r0, sl, r0
   452b0:	b	45294 <fputs@plt+0x33ee0>
   452b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   452b8:	add	fp, sp, #28
   452bc:	sub	sp, sp, #52	; 0x34
   452c0:	ldrh	r6, [r0, #18]
   452c4:	ldrh	r2, [r0, #14]
   452c8:	ldrb	r3, [r0, #5]
   452cc:	ldr	r7, [r0, #56]	; 0x38
   452d0:	str	r0, [sp, #36]	; 0x24
   452d4:	add	r1, r2, r6, lsl #1
   452d8:	cmp	r6, #0
   452dc:	str	r6, [sp, #28]
   452e0:	str	r1, [fp, #-32]	; 0xffffffe0
   452e4:	ldr	r1, [r0, #52]	; 0x34
   452e8:	ldr	r9, [r1, #36]	; 0x24
   452ec:	beq	45448 <fputs@plt+0x34094>
   452f0:	sub	r0, r9, #4
   452f4:	str	r3, [sp, #8]
   452f8:	mov	r8, #0
   452fc:	str	r9, [sp, #20]
   45300:	str	r7, [sp, #32]
   45304:	str	r0, [sp, #24]
   45308:	add	r0, r7, r2
   4530c:	str	r0, [fp, #-36]	; 0xffffffdc
   45310:	add	r0, r7, r3
   45314:	mov	r3, r9
   45318:	add	r0, r0, #5
   4531c:	str	r0, [sp, #12]
   45320:	mov	r0, #0
   45324:	str	r0, [sp, #40]	; 0x28
   45328:	mov	sl, r7
   4532c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   45330:	ldrb	r0, [r7, r8, lsl #1]!
   45334:	ldrb	r1, [r7, #1]
   45338:	orr	r4, r1, r0, lsl #8
   4533c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   45340:	cmp	r4, r0
   45344:	bcc	454ac <fputs@plt+0x340f8>
   45348:	ldr	r0, [sp, #24]
   4534c:	cmp	r4, r0
   45350:	bgt	454ac <fputs@plt+0x340f8>
   45354:	ldr	r0, [sp, #32]
   45358:	mov	r5, r3
   4535c:	add	r6, r0, r4
   45360:	ldr	r0, [sp, #36]	; 0x24
   45364:	mov	r1, r6
   45368:	ldr	r2, [r0, #76]	; 0x4c
   4536c:	blx	r2
   45370:	mov	r3, r5
   45374:	mov	r5, r0
   45378:	sub	r9, r3, r0
   4537c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   45380:	cmp	r9, r0
   45384:	blt	454c4 <fputs@plt+0x34110>
   45388:	ldr	r1, [sp, #20]
   4538c:	add	r0, r4, r5
   45390:	cmp	r0, r1
   45394:	bgt	454c4 <fputs@plt+0x34110>
   45398:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4539c:	lsr	r2, r9, #8
   453a0:	lsl	r0, r8, #1
   453a4:	str	r2, [sp, #16]
   453a8:	strb	r2, [r1, r0]
   453ac:	ldr	r0, [sp, #40]	; 0x28
   453b0:	strb	r9, [r7, #1]
   453b4:	cmp	r0, #0
   453b8:	beq	453c4 <fputs@plt+0x34010>
   453bc:	mov	r7, sl
   453c0:	b	45414 <fputs@plt+0x34060>
   453c4:	mov	r0, #0
   453c8:	cmp	r9, r4
   453cc:	mov	r7, sl
   453d0:	str	r0, [sp, #40]	; 0x28
   453d4:	beq	45424 <fputs@plt+0x34070>
   453d8:	ldr	r1, [sp, #12]
   453dc:	ldrb	r0, [r1]
   453e0:	ldrb	r1, [r1, #1]
   453e4:	orr	r0, r1, r0, lsl #8
   453e8:	sub	r2, r3, r0
   453ec:	ldr	r3, [sp, #36]	; 0x24
   453f0:	add	r1, r7, r0
   453f4:	ldr	r3, [r3, #52]	; 0x34
   453f8:	ldr	r3, [r3]
   453fc:	ldr	sl, [r3, #208]	; 0xd0
   45400:	add	r0, sl, r0
   45404:	bl	1121c <memcpy@plt>
   45408:	add	r6, sl, r4
   4540c:	str	sl, [sp, #32]
   45410:	str	sl, [sp, #40]	; 0x28
   45414:	add	r0, r7, r9
   45418:	mov	r1, r6
   4541c:	mov	r2, r5
   45420:	bl	1121c <memcpy@plt>
   45424:	ldr	r0, [sp, #28]
   45428:	add	r8, r8, #1
   4542c:	mov	r3, r9
   45430:	cmp	r8, r0
   45434:	bcc	45328 <fputs@plt+0x33f74>
   45438:	ldr	r3, [sp, #8]
   4543c:	ldr	r0, [sp, #12]
   45440:	ldr	r1, [sp, #16]
   45444:	b	45454 <fputs@plt+0x340a0>
   45448:	add	r0, r7, r3
   4544c:	lsr	r1, r9, #8
   45450:	add	r0, r0, #5
   45454:	strb	r9, [r0, #1]
   45458:	strb	r1, [r0]
   4545c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   45460:	add	r0, r7, r3
   45464:	mov	r5, #0
   45468:	strb	r5, [r0, #7]
   4546c:	strh	r5, [r0, #1]
   45470:	sub	r6, r9, r1
   45474:	add	r0, r7, r1
   45478:	mov	r1, #0
   4547c:	mov	r2, r6
   45480:	bl	11174 <memset@plt>
   45484:	ldr	r0, [sp, #36]	; 0x24
   45488:	ldrh	r0, [r0, #16]
   4548c:	cmp	r6, r0
   45490:	beq	454f4 <fputs@plt+0x34140>
   45494:	movw	r0, #63693	; 0xf8cd
   45498:	movw	r1, #64300	; 0xfb2c
   4549c:	movw	r2, #64598	; 0xfc56
   454a0:	mov	r5, #11
   454a4:	movw	r3, #57197	; 0xdf6d
   454a8:	b	454d8 <fputs@plt+0x34124>
   454ac:	movw	r0, #63693	; 0xf8cd
   454b0:	movw	r1, #64300	; 0xfb2c
   454b4:	movw	r2, #64598	; 0xfc56
   454b8:	mov	r5, #11
   454bc:	movw	r3, #57167	; 0xdf4f
   454c0:	b	454d8 <fputs@plt+0x34124>
   454c4:	movw	r0, #63693	; 0xf8cd
   454c8:	movw	r1, #64300	; 0xfb2c
   454cc:	movw	r2, #64598	; 0xfc56
   454d0:	mov	r5, #11
   454d4:	movw	r3, #57173	; 0xdf55
   454d8:	movt	r0, #8
   454dc:	movt	r1, #8
   454e0:	movt	r2, #8
   454e4:	add	r0, r0, #20
   454e8:	str	r0, [sp]
   454ec:	mov	r0, #11
   454f0:	bl	15d70 <fputs@plt+0x49bc>
   454f4:	mov	r0, r5
   454f8:	sub	sp, fp, #28
   454fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45500:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45504:	add	fp, sp, #28
   45508:	sub	sp, sp, #4
   4550c:	mov	r6, r0
   45510:	ldr	r0, [r2]
   45514:	cmp	r0, #0
   45518:	bne	455ac <fputs@plt+0x341f8>
   4551c:	mov	r5, r1
   45520:	ldrb	r0, [r6, #5]
   45524:	ldr	r1, [r6, #56]	; 0x38
   45528:	ldr	r9, [r6, #52]	; 0x34
   4552c:	mov	r8, r2
   45530:	ldr	r4, [r5, #56]	; 0x38
   45534:	ldr	sl, [r5, #84]	; 0x54
   45538:	add	r7, r1, r0
   4553c:	ldr	r3, [r9, #36]	; 0x24
   45540:	ldrb	r0, [r7, #5]
   45544:	ldrb	r2, [r7, #6]
   45548:	orr	r2, r2, r0, lsl #8
   4554c:	add	r0, r4, r2
   45550:	add	r1, r1, r2
   45554:	sub	r2, r3, r2
   45558:	bl	1121c <memcpy@plt>
   4555c:	ldrh	r0, [r6, #18]
   45560:	ldrh	r1, [r6, #14]
   45564:	cmp	sl, #1
   45568:	addeq	r4, r4, #100	; 0x64
   4556c:	add	r2, r1, r0, lsl #1
   45570:	mov	r0, r4
   45574:	mov	r1, r7
   45578:	bl	1121c <memcpy@plt>
   4557c:	mov	r0, #0
   45580:	strb	r0, [r5]
   45584:	mov	r0, r5
   45588:	bl	2a7ac <fputs@plt+0x193f8>
   4558c:	cmp	r0, #0
   45590:	bne	455a8 <fputs@plt+0x341f4>
   45594:	ldrb	r0, [r9, #17]
   45598:	cmp	r0, #0
   4559c:	beq	455ac <fputs@plt+0x341f8>
   455a0:	mov	r0, r5
   455a4:	bl	316a0 <fputs@plt+0x202ec>
   455a8:	str	r0, [r8]
   455ac:	sub	sp, fp, #28
   455b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   455b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   455b8:	add	fp, sp, #28
   455bc:	sub	sp, sp, #36	; 0x24
   455c0:	mov	r5, r0
   455c4:	ldrb	r0, [r0, #5]
   455c8:	mov	r7, r1
   455cc:	str	r2, [sp, #28]
   455d0:	mov	r6, r3
   455d4:	ldr	sl, [r5, #56]	; 0x38
   455d8:	ldr	r1, [r5, #52]	; 0x34
   455dc:	ldr	r3, [r5, #64]	; 0x40
   455e0:	add	r8, sl, r0
   455e4:	ldr	r9, [r1, #36]	; 0x24
   455e8:	str	r3, [sp, #24]
   455ec:	mov	r4, r8
   455f0:	ldrb	r0, [r4, #5]!
   455f4:	ldrb	r2, [r4, #1]
   455f8:	orr	r2, r2, r0, lsl #8
   455fc:	ldr	r0, [r1]
   45600:	add	r1, sl, r2
   45604:	ldr	r0, [r0, #208]	; 0xd0
   45608:	str	r0, [sp, #20]
   4560c:	add	r0, r0, r2
   45610:	sub	r2, r9, r2
   45614:	bl	1121c <memcpy@plt>
   45618:	cmp	r7, #0
   4561c:	str	r7, [sp, #32]
   45620:	ble	456b4 <fputs@plt+0x34300>
   45624:	str	r8, [sp, #12]
   45628:	add	r8, sl, r9
   4562c:	str	r4, [sp, #8]
   45630:	str	r5, [sp, #16]
   45634:	mov	r5, #0
   45638:	mov	r4, r8
   4563c:	ldrh	r1, [r6]
   45640:	ldr	r0, [sp, #28]
   45644:	sub	r4, r4, r1
   45648:	ldr	r1, [sp, #24]
   4564c:	ldr	r0, [r0, r5, lsl #2]
   45650:	sub	r9, r4, sl
   45654:	lsr	r7, r9, #8
   45658:	strb	r7, [r1, r5, lsl #1]!
   4565c:	strb	r9, [r1, #1]
   45660:	add	r1, r1, #2
   45664:	cmp	r4, r1
   45668:	bcc	456ec <fputs@plt+0x34338>
   4566c:	ldr	r3, [sp, #20]
   45670:	sub	r2, r0, sl
   45674:	cmp	r0, r8
   45678:	mov	r1, r0
   4567c:	addcc	r1, r3, r2
   45680:	ldrh	r2, [r6], #2
   45684:	cmp	r0, sl
   45688:	movcc	r1, r0
   4568c:	mov	r0, r4
   45690:	bl	1121c <memcpy@plt>
   45694:	ldr	r0, [sp, #32]
   45698:	add	r5, r5, #1
   4569c:	cmp	r5, r0
   456a0:	blt	4563c <fputs@plt+0x34288>
   456a4:	ldr	r5, [sp, #16]
   456a8:	ldr	r8, [sp, #12]
   456ac:	ldr	r4, [sp, #8]
   456b0:	b	456b8 <fputs@plt+0x34304>
   456b4:	lsr	r7, r9, #8
   456b8:	ldr	r0, [sp, #32]
   456bc:	mov	r6, #0
   456c0:	strb	r6, [r5, #1]
   456c4:	strh	r0, [r5, #18]
   456c8:	strh	r6, [r8, #1]
   456cc:	ldrb	r0, [r5, #19]
   456d0:	strb	r0, [r8, #3]
   456d4:	ldrb	r0, [r5, #18]
   456d8:	strb	r0, [r8, #4]
   456dc:	strb	r9, [r4, #1]
   456e0:	strb	r7, [r4]
   456e4:	strb	r6, [r8, #7]
   456e8:	b	4571c <fputs@plt+0x34368>
   456ec:	movw	r0, #63693	; 0xf8cd
   456f0:	movw	r1, #64300	; 0xfb2c
   456f4:	movw	r2, #64598	; 0xfc56
   456f8:	movw	r3, #62287	; 0xf34f
   456fc:	mov	r6, #11
   45700:	movt	r0, #8
   45704:	movt	r1, #8
   45708:	movt	r2, #8
   4570c:	add	r0, r0, #20
   45710:	str	r0, [sp]
   45714:	mov	r0, #11
   45718:	bl	15d70 <fputs@plt+0x49bc>
   4571c:	mov	r0, r6
   45720:	sub	sp, fp, #28
   45724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45728:	push	{r4, r5, fp, lr}
   4572c:	add	fp, sp, #8
   45730:	mov	r5, r0
   45734:	mov	r4, r1
   45738:	ldr	r0, [r0, #4]
   4573c:	ldr	r1, [r5, #8]
   45740:	ldr	r2, [r0, #76]	; 0x4c
   45744:	ldr	r1, [r1, r4, lsl #2]
   45748:	blx	r2
   4574c:	ldr	r1, [r5, #12]
   45750:	add	r1, r1, r4, lsl #1
   45754:	strh	r0, [r1]
   45758:	pop	{r4, r5, fp, pc}
   4575c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45760:	add	fp, sp, #28
   45764:	sub	sp, sp, #20
   45768:	cmp	r2, #1
   4576c:	str	r0, [sp, #12]
   45770:	blt	45878 <fputs@plt+0x344c4>
   45774:	ldr	r0, [sp, #12]
   45778:	mov	r7, r1
   4577c:	add	ip, r2, r1
   45780:	str	r3, [sp, #4]
   45784:	lsl	r9, r7, #1
   45788:	ldr	r1, [r0, #52]	; 0x34
   4578c:	ldr	r6, [r0, #56]	; 0x38
   45790:	ldrb	r2, [r0, #5]
   45794:	ldr	r1, [r1, #36]	; 0x24
   45798:	str	r6, [sp, #8]
   4579c:	add	lr, r6, r1
   457a0:	ldrb	r1, [r0, #6]
   457a4:	mov	r0, #0
   457a8:	str	lr, [sp]
   457ac:	add	r1, r2, r1
   457b0:	add	r1, r6, r1
   457b4:	mov	r6, #0
   457b8:	add	r4, r1, #8
   457bc:	mov	r1, #0
   457c0:	ldr	r2, [r3, #8]
   457c4:	ldr	sl, [r2, r9, lsl #1]
   457c8:	cmp	sl, r4
   457cc:	bcc	45844 <fputs@plt+0x34490>
   457d0:	cmp	sl, lr
   457d4:	bcs	45844 <fputs@plt+0x34490>
   457d8:	ldr	r2, [r3, #12]
   457dc:	add	r2, r2, r9
   457e0:	ldrh	r5, [r2]
   457e4:	add	r8, sl, r5
   457e8:	cmp	r1, r8
   457ec:	beq	45834 <fputs@plt+0x34480>
   457f0:	cmp	r1, #0
   457f4:	beq	45828 <fputs@plt+0x34474>
   457f8:	ldr	r2, [sp, #8]
   457fc:	str	r6, [sp, #16]
   45800:	mov	r6, ip
   45804:	sub	r1, r1, r2
   45808:	uxth	r2, r0
   4580c:	ldr	r0, [sp, #12]
   45810:	uxth	r1, r1
   45814:	bl	44e48 <fputs@plt+0x33a94>
   45818:	mov	ip, r6
   4581c:	ldr	lr, [sp]
   45820:	ldr	r3, [sp, #4]
   45824:	ldr	r6, [sp, #16]
   45828:	cmp	r8, lr
   4582c:	bls	45838 <fputs@plt+0x34484>
   45830:	b	45878 <fputs@plt+0x344c4>
   45834:	add	r5, r0, r5
   45838:	add	r6, r6, #1
   4583c:	mov	r1, sl
   45840:	mov	r0, r5
   45844:	add	r7, r7, #1
   45848:	add	r9, r9, #2
   4584c:	cmp	r7, ip
   45850:	blt	457c0 <fputs@plt+0x3440c>
   45854:	cmp	r1, #0
   45858:	beq	4587c <fputs@plt+0x344c8>
   4585c:	ldr	r2, [sp, #8]
   45860:	sub	r1, r1, r2
   45864:	uxth	r2, r0
   45868:	ldr	r0, [sp, #12]
   4586c:	uxth	r1, r1
   45870:	bl	44e48 <fputs@plt+0x33a94>
   45874:	b	4587c <fputs@plt+0x344c8>
   45878:	mov	r6, #0
   4587c:	mov	r0, r6
   45880:	sub	sp, fp, #28
   45884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4588c:	add	fp, sp, #28
   45890:	sub	sp, sp, #28
   45894:	str	r1, [sp, #8]
   45898:	ldr	r1, [fp, #12]
   4589c:	ldr	r9, [r2]
   458a0:	str	r2, [sp, #4]
   458a4:	cmp	r1, #1
   458a8:	blt	45988 <fputs@plt+0x345d4>
   458ac:	ldr	r4, [fp, #8]
   458b0:	str	r0, [sp, #12]
   458b4:	ldr	r0, [r0, #56]	; 0x38
   458b8:	ldr	r7, [fp, #16]
   458bc:	mov	r5, r3
   458c0:	add	r1, r1, r4
   458c4:	lsl	r6, r4, #1
   458c8:	str	r0, [sp, #20]
   458cc:	str	r1, [sp, #16]
   458d0:	ldr	r0, [r7, #12]
   458d4:	add	r0, r0, r6
   458d8:	ldrh	r8, [r0]
   458dc:	cmp	r8, #0
   458e0:	bne	458f4 <fputs@plt+0x34540>
   458e4:	mov	r0, r7
   458e8:	mov	r1, r4
   458ec:	bl	45728 <fputs@plt+0x34374>
   458f0:	mov	r8, r0
   458f4:	ldr	r0, [sp, #20]
   458f8:	ldrb	r0, [r0, #1]
   458fc:	cmp	r0, #0
   45900:	bne	45914 <fputs@plt+0x34560>
   45904:	ldr	r0, [sp, #20]
   45908:	ldrb	r0, [r0, #2]
   4590c:	cmp	r0, #0
   45910:	beq	45934 <fputs@plt+0x34580>
   45914:	ldr	r0, [sp, #12]
   45918:	mov	r1, r8
   4591c:	add	r2, sp, #24
   45920:	bl	4515c <fputs@plt+0x33da8>
   45924:	cmp	r0, #0
   45928:	beq	45934 <fputs@plt+0x34580>
   4592c:	mov	sl, r0
   45930:	b	45948 <fputs@plt+0x34594>
   45934:	ldr	r0, [sp, #8]
   45938:	sub	r9, r9, r8
   4593c:	mov	sl, r9
   45940:	cmp	r9, r0
   45944:	bcc	45998 <fputs@plt+0x345e4>
   45948:	ldr	r0, [r7, #8]
   4594c:	mov	r2, r8
   45950:	ldr	r1, [r0, r6, lsl #1]
   45954:	mov	r0, sl
   45958:	bl	112f4 <memmove@plt>
   4595c:	ldr	r0, [sp, #20]
   45960:	add	r4, r4, #1
   45964:	add	r6, r6, #2
   45968:	sub	r0, sl, r0
   4596c:	lsr	r1, r0, #8
   45970:	strb	r1, [r5]
   45974:	strb	r0, [r5, #1]
   45978:	ldr	r0, [sp, #16]
   4597c:	add	r5, r5, #2
   45980:	cmp	r4, r0
   45984:	blt	458d0 <fputs@plt+0x3451c>
   45988:	ldr	r0, [sp, #4]
   4598c:	str	r9, [r0]
   45990:	mov	r0, #0
   45994:	b	4599c <fputs@plt+0x345e8>
   45998:	mov	r0, #1
   4599c:	sub	sp, fp, #28
   459a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   459a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   459a8:	add	fp, sp, #28
   459ac:	sub	sp, sp, #20
   459b0:	mov	r4, r0
   459b4:	ldr	r0, [r0, #12]
   459b8:	str	r1, [sp, #8]
   459bc:	cmp	r0, #0
   459c0:	beq	459cc <fputs@plt+0x34618>
   459c4:	ldr	r1, [r4, #8]
   459c8:	b	45a0c <fputs@plt+0x34658>
   459cc:	ldr	r0, [r4, #8]
   459d0:	add	r3, sp, #16
   459d4:	mov	r1, #0
   459d8:	mov	r2, #0
   459dc:	mov	r5, #0
   459e0:	ldr	r0, [r0, #28]
   459e4:	bl	3f95c <fputs@plt+0x2e5a8>
   459e8:	str	r0, [r4, #12]
   459ec:	ldr	r1, [sp, #16]
   459f0:	cmp	r1, #0
   459f4:	beq	45b94 <fputs@plt+0x347e0>
   459f8:	ldr	r1, [r4, #8]
   459fc:	ldr	r2, [r1, #28]
   45a00:	ldrh	r2, [r2, #6]
   45a04:	strb	r5, [r0, #11]
   45a08:	strh	r2, [r0, #8]
   45a0c:	ldr	r0, [sp, #8]
   45a10:	movw	r2, #24788	; 0x60d4
   45a14:	movt	r2, #4
   45a18:	ldr	r5, [r0]
   45a1c:	str	r5, [sp, #12]
   45a20:	ldrb	r0, [r1, #60]	; 0x3c
   45a24:	movw	r1, #24508	; 0x5fbc
   45a28:	movt	r1, #4
   45a2c:	cmp	r0, #2
   45a30:	moveq	r2, r1
   45a34:	movw	r1, #24192	; 0x5e80
   45a38:	cmp	r0, #1
   45a3c:	mov	r0, #256	; 0x100
   45a40:	movt	r1, #4
   45a44:	movne	r1, r2
   45a48:	str	r1, [r4, #32]
   45a4c:	mov	r1, #0
   45a50:	bl	142d0 <fputs@plt+0x2f1c>
   45a54:	cmp	r0, #0
   45a58:	beq	45b94 <fputs@plt+0x347e0>
   45a5c:	mov	r1, #0
   45a60:	mov	r2, #256	; 0x100
   45a64:	mov	r8, r0
   45a68:	mov	r6, #0
   45a6c:	bl	11174 <memset@plt>
   45a70:	cmp	r5, #0
   45a74:	beq	45b34 <fputs@plt+0x34780>
   45a78:	add	r0, r8, #4
   45a7c:	add	r7, sp, #12
   45a80:	mov	sl, r5
   45a84:	str	r0, [sp, #4]
   45a88:	ldr	r0, [sp, #8]
   45a8c:	ldr	r0, [r0, #4]
   45a90:	cmp	r0, #0
   45a94:	beq	45aac <fputs@plt+0x346f8>
   45a98:	cmp	r0, sl
   45a9c:	beq	45ab4 <fputs@plt+0x34700>
   45aa0:	ldr	r1, [r5, #4]
   45aa4:	add	sl, r0, r1
   45aa8:	b	45ab8 <fputs@plt+0x34704>
   45aac:	ldr	sl, [r5, #4]
   45ab0:	b	45ab8 <fputs@plt+0x34704>
   45ab4:	mov	sl, #0
   45ab8:	str	r6, [r5, #4]
   45abc:	ldr	r2, [r8]
   45ac0:	cmp	r2, #0
   45ac4:	beq	45b10 <fputs@plt+0x3475c>
   45ac8:	mov	r0, r4
   45acc:	mov	r1, r5
   45ad0:	mov	r3, r7
   45ad4:	bl	45da8 <fputs@plt+0x349f4>
   45ad8:	str	r6, [r8]
   45adc:	ldr	r2, [r8, #4]
   45ae0:	cmp	r2, #0
   45ae4:	beq	45b18 <fputs@plt+0x34764>
   45ae8:	ldr	r9, [sp, #4]
   45aec:	ldr	r1, [sp, #12]
   45af0:	mov	r0, r4
   45af4:	mov	r3, r7
   45af8:	bl	45da8 <fputs@plt+0x349f4>
   45afc:	str	r6, [r9], #4
   45b00:	ldr	r2, [r9]
   45b04:	cmp	r2, #0
   45b08:	bne	45aec <fputs@plt+0x34738>
   45b0c:	b	45b1c <fputs@plt+0x34768>
   45b10:	mov	r9, r8
   45b14:	b	45b20 <fputs@plt+0x3476c>
   45b18:	ldr	r9, [sp, #4]
   45b1c:	ldr	r5, [sp, #12]
   45b20:	str	r5, [r9]
   45b24:	cmp	sl, #0
   45b28:	mov	r5, sl
   45b2c:	str	sl, [sp, #12]
   45b30:	bne	45a88 <fputs@plt+0x346d4>
   45b34:	str	r6, [sp, #12]
   45b38:	add	r5, sp, #12
   45b3c:	mov	r0, r4
   45b40:	mov	r1, #0
   45b44:	ldr	r2, [r8]
   45b48:	mov	r3, r5
   45b4c:	bl	45da8 <fputs@plt+0x349f4>
   45b50:	mov	r6, #1
   45b54:	ldr	r2, [r8, r6, lsl #2]
   45b58:	ldr	r1, [sp, #12]
   45b5c:	mov	r0, r4
   45b60:	mov	r3, r5
   45b64:	bl	45da8 <fputs@plt+0x349f4>
   45b68:	add	r6, r6, #1
   45b6c:	cmp	r6, #64	; 0x40
   45b70:	bne	45b54 <fputs@plt+0x347a0>
   45b74:	ldr	r0, [sp, #12]
   45b78:	ldr	r1, [sp, #8]
   45b7c:	str	r0, [r1]
   45b80:	mov	r0, r8
   45b84:	bl	14400 <fputs@plt+0x304c>
   45b88:	ldr	r0, [r4, #12]
   45b8c:	ldrb	r0, [r0, #11]
   45b90:	b	45b98 <fputs@plt+0x347e4>
   45b94:	mov	r0, #7
   45b98:	sub	sp, fp, #28
   45b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45ba4:	add	fp, sp, #28
   45ba8:	sub	sp, sp, #68	; 0x44
   45bac:	mov	r9, r0
   45bb0:	mov	r0, #1
   45bb4:	add	r6, sp, #16
   45bb8:	vmov.i32	q8, #0	; 0x00000000
   45bbc:	strb	r0, [r9, #56]	; 0x38
   45bc0:	mov	r1, r6
   45bc4:	mov	r4, r9
   45bc8:	ldr	r0, [r9, #72]	; 0x48
   45bcc:	ldr	r7, [r0, #24]
   45bd0:	add	r0, r6, #16
   45bd4:	str	r0, [sp, #12]
   45bd8:	vst1.64	{d16-d17}, [r0]
   45bdc:	mov	r0, #36	; 0x24
   45be0:	vst1.64	{d16-d17}, [r1], r0
   45be4:	mov	r0, #0
   45be8:	str	r0, [r1]
   45bec:	str	r0, [sp, #48]	; 0x30
   45bf0:	ldr	r1, [r4, #104]!	; 0x68
   45bf4:	cmp	r1, #0
   45bf8:	beq	45cc8 <fputs@plt+0x34914>
   45bfc:	mov	r8, r9
   45c00:	sub	sl, r4, #68	; 0x44
   45c04:	sub	r5, r4, #40	; 0x28
   45c08:	ldr	r0, [r8, #112]!	; 0x70
   45c0c:	ldr	r2, [r8, #-68]	; 0xffffffbc
   45c10:	ldr	r3, [r8, #4]
   45c14:	adds	r0, r0, r2
   45c18:	adc	r3, r3, r2, asr #31
   45c1c:	adds	r2, r0, #9
   45c20:	mov	r0, r7
   45c24:	adc	r3, r3, #0
   45c28:	bl	46254 <fputs@plt+0x34ea0>
   45c2c:	mov	r0, r5
   45c30:	mov	r1, sl
   45c34:	bl	459a4 <fputs@plt+0x345f0>
   45c38:	cmp	r0, #0
   45c3c:	bne	45da0 <fputs@plt+0x349ec>
   45c40:	str	sl, [sp, #8]
   45c44:	vmov.i32	q8, #0	; 0x00000000
   45c48:	ldm	r8, {r7, sl}
   45c4c:	ldr	r0, [r9, #72]	; 0x48
   45c50:	ldr	r4, [r9, #104]	; 0x68
   45c54:	ldr	r5, [r0, #12]
   45c58:	ldr	r0, [sp, #12]
   45c5c:	vst1.64	{d16-d17}, [r0]
   45c60:	mov	r0, #36	; 0x24
   45c64:	vst1.64	{d16-d17}, [r6], r0
   45c68:	mov	r0, #0
   45c6c:	str	r0, [r6]
   45c70:	asr	r6, r5, #31
   45c74:	str	r0, [sp, #48]	; 0x30
   45c78:	mov	r0, r5
   45c7c:	mov	r1, r6
   45c80:	bl	142d0 <fputs@plt+0x2f1c>
   45c84:	cmp	r0, #0
   45c88:	str	r0, [sp, #20]
   45c8c:	beq	45cec <fputs@plt+0x34938>
   45c90:	mov	r0, r7
   45c94:	mov	r1, sl
   45c98:	mov	r2, r5
   45c9c:	mov	r3, r6
   45ca0:	str	r5, [sp, #24]
   45ca4:	str	r4, [sp, #48]	; 0x30
   45ca8:	bl	8905c <fputs@plt+0x77ca8>
   45cac:	subs	r0, r7, r2
   45cb0:	str	r2, [sp, #32]
   45cb4:	str	r2, [sp, #28]
   45cb8:	str	r0, [sp, #40]	; 0x28
   45cbc:	sbc	r0, sl, r2, asr #31
   45cc0:	str	r0, [sp, #44]	; 0x2c
   45cc4:	b	45cf4 <fputs@plt+0x34940>
   45cc8:	mov	r0, r7
   45ccc:	mov	r2, #0
   45cd0:	mov	r3, #0
   45cd4:	str	r4, [sp]
   45cd8:	bl	4618c <fputs@plt+0x34dd8>
   45cdc:	cmp	r0, #0
   45ce0:	bne	45da0 <fputs@plt+0x349ec>
   45ce4:	ldr	r1, [r4]
   45ce8:	b	45bfc <fputs@plt+0x34848>
   45cec:	mov	r0, #7
   45cf0:	str	r0, [sp, #16]
   45cf4:	ldr	r0, [r9, #92]	; 0x5c
   45cf8:	ldr	r2, [r9, #44]	; 0x2c
   45cfc:	ldr	sl, [sp, #8]
   45d00:	sub	r5, fp, #38	; 0x26
   45d04:	add	r0, r0, #1
   45d08:	asr	r3, r2, #31
   45d0c:	str	r0, [r9, #92]	; 0x5c
   45d10:	mov	r0, r5
   45d14:	bl	3ecb0 <fputs@plt+0x2d8fc>
   45d18:	mov	r2, r0
   45d1c:	add	r0, sp, #16
   45d20:	mov	r1, r5
   45d24:	bl	46314 <fputs@plt+0x34f60>
   45d28:	ldr	r6, [r9, #36]	; 0x24
   45d2c:	cmp	r6, #0
   45d30:	beq	45d8c <fputs@plt+0x349d8>
   45d34:	sub	r7, fp, #38	; 0x26
   45d38:	add	r5, sp, #16
   45d3c:	ldm	r6, {r2, r4}
   45d40:	mov	r0, r7
   45d44:	asr	r3, r2, #31
   45d48:	bl	3ecb0 <fputs@plt+0x2d8fc>
   45d4c:	mov	r2, r0
   45d50:	mov	r0, r5
   45d54:	mov	r1, r7
   45d58:	bl	46314 <fputs@plt+0x34f60>
   45d5c:	ldr	r2, [r6]
   45d60:	add	r1, r6, #8
   45d64:	mov	r0, r5
   45d68:	bl	46314 <fputs@plt+0x34f60>
   45d6c:	ldr	r0, [r9, #40]	; 0x28
   45d70:	cmp	r0, #0
   45d74:	bne	45d80 <fputs@plt+0x349cc>
   45d78:	mov	r0, r6
   45d7c:	bl	14400 <fputs@plt+0x304c>
   45d80:	cmp	r4, #0
   45d84:	mov	r6, r4
   45d88:	bne	45d3c <fputs@plt+0x34988>
   45d8c:	mov	r0, #0
   45d90:	mov	r1, r8
   45d94:	str	r0, [sl]
   45d98:	add	r0, sp, #16
   45d9c:	bl	46404 <fputs@plt+0x35050>
   45da0:	sub	sp, fp, #28
   45da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45dac:	add	fp, sp, #28
   45db0:	sub	sp, sp, #20
   45db4:	mov	r8, r0
   45db8:	mov	r0, #0
   45dbc:	cmp	r1, #0
   45dc0:	mov	r6, r1
   45dc4:	mov	r5, r2
   45dc8:	add	r4, sp, #16
   45dcc:	str	r3, [sp, #8]
   45dd0:	str	r0, [sp, #16]
   45dd4:	str	r0, [sp, #12]
   45dd8:	mov	r0, r1
   45ddc:	movwne	r0, #1
   45de0:	cmp	r2, #0
   45de4:	cmpne	r6, #0
   45de8:	beq	45e60 <fputs@plt+0x34aac>
   45dec:	add	r4, sp, #16
   45df0:	add	r9, sp, #12
   45df4:	mov	sl, #0
   45df8:	mov	r0, r5
   45dfc:	mov	r2, r6
   45e00:	ldr	r7, [r8, #32]
   45e04:	ldr	r1, [r0], #8
   45e08:	ldr	r3, [r2], #8
   45e0c:	stm	sp, {r0, r1}
   45e10:	mov	r0, r8
   45e14:	mov	r1, r9
   45e18:	blx	r7
   45e1c:	cmp	r0, #0
   45e20:	ble	45e38 <fputs@plt+0x34a84>
   45e24:	str	r5, [r4]
   45e28:	mov	r4, r5
   45e2c:	ldr	r5, [r4, #4]!
   45e30:	str	sl, [sp, #12]
   45e34:	b	45e48 <fputs@plt+0x34a94>
   45e38:	str	r6, [r4]
   45e3c:	ldr	r0, [r6, #4]!
   45e40:	mov	r4, r6
   45e44:	mov	r6, r0
   45e48:	cmp	r6, #0
   45e4c:	mov	r0, r6
   45e50:	movwne	r0, #1
   45e54:	cmp	r5, #0
   45e58:	cmpne	r6, #0
   45e5c:	bne	45df8 <fputs@plt+0x34a44>
   45e60:	cmp	r0, #0
   45e64:	ldr	r1, [sp, #8]
   45e68:	movne	r5, r6
   45e6c:	str	r5, [r4]
   45e70:	ldr	r0, [sp, #16]
   45e74:	str	r0, [r1]
   45e78:	sub	sp, fp, #28
   45e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45e80:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   45e84:	add	fp, sp, #24
   45e88:	ldr	r4, [fp, #8]
   45e8c:	ldrb	r5, [r2, #1]
   45e90:	ldrb	ip, [r2]
   45e94:	ldrb	r6, [r4, #1]
   45e98:	ldrb	r7, [r4]
   45e9c:	cmp	r5, #8
   45ea0:	cmpcs	r6, #8
   45ea4:	bcs	45f10 <fputs@plt+0x34b5c>
   45ea8:	add	lr, r2, ip
   45eac:	add	r4, r4, r7
   45eb0:	cmp	r5, r6
   45eb4:	bne	45f18 <fputs@plt+0x34b64>
   45eb8:	ldrb	r6, [lr]
   45ebc:	ldrb	ip, [r4]
   45ec0:	eor	r7, ip, r6
   45ec4:	sxtb	r7, r7
   45ec8:	cmp	r7, #0
   45ecc:	blt	45f44 <fputs@plt+0x34b90>
   45ed0:	cmp	r5, #0
   45ed4:	beq	45f78 <fputs@plt+0x34bc4>
   45ed8:	subs	ip, r6, ip
   45edc:	bne	45f9c <fputs@plt+0x34be8>
   45ee0:	movw	r7, #51418	; 0xc8da
   45ee4:	mov	r6, #1
   45ee8:	movt	r7, #8
   45eec:	ldrb	r8, [r7, r5]
   45ef0:	cmp	r6, r8
   45ef4:	bcs	45f78 <fputs@plt+0x34bc4>
   45ef8:	ldrb	r7, [r4, r6]
   45efc:	ldrb	r5, [lr, r6]
   45f00:	add	r6, r6, #1
   45f04:	subs	ip, r5, r7
   45f08:	beq	45ef0 <fputs@plt+0x34b3c>
   45f0c:	b	45f9c <fputs@plt+0x34be8>
   45f10:	sub	ip, r5, r6
   45f14:	b	45f64 <fputs@plt+0x34bb0>
   45f18:	sub	ip, r5, r6
   45f1c:	cmp	r5, #7
   45f20:	mvnhi	ip, #0
   45f24:	cmp	r6, #7
   45f28:	movwhi	ip, #1
   45f2c:	cmp	ip, #1
   45f30:	blt	45f58 <fputs@plt+0x34ba4>
   45f34:	ldrsb	r7, [lr]
   45f38:	cmp	r7, #0
   45f3c:	mvnlt	ip, #0
   45f40:	b	45f64 <fputs@plt+0x34bb0>
   45f44:	sxtb	r1, r6
   45f48:	mov	ip, #1
   45f4c:	cmp	r1, #0
   45f50:	mvnlt	ip, #0
   45f54:	b	45f9c <fputs@plt+0x34be8>
   45f58:	ldrsb	r7, [r4]
   45f5c:	cmn	r7, #1
   45f60:	ble	45f98 <fputs@plt+0x34be4>
   45f64:	ldr	r7, [r0, #8]
   45f68:	cmp	ip, #0
   45f6c:	ldr	r6, [r7, #28]
   45f70:	bne	45fa4 <fputs@plt+0x34bf0>
   45f74:	b	45f80 <fputs@plt+0x34bcc>
   45f78:	ldr	r7, [r0, #8]
   45f7c:	ldr	r6, [r7, #28]
   45f80:	ldrh	r7, [r6, #6]
   45f84:	cmp	r7, #2
   45f88:	movcc	r0, #0
   45f8c:	popcc	{r4, r5, r6, r7, r8, sl, fp, pc}
   45f90:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   45f94:	b	46130 <fputs@plt+0x34d7c>
   45f98:	mov	ip, #1
   45f9c:	ldr	r0, [r0, #8]
   45fa0:	ldr	r6, [r0, #28]
   45fa4:	ldr	r0, [r6, #16]
   45fa8:	ldrb	r0, [r0]
   45fac:	cmp	r0, #0
   45fb0:	rsbne	ip, ip, #0
   45fb4:	mov	r0, ip
   45fb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   45fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45fc0:	add	fp, sp, #28
   45fc4:	sub	sp, sp, #28
   45fc8:	ldr	sl, [fp, #8]
   45fcc:	mov	r7, r0
   45fd0:	mov	r0, r2
   45fd4:	mov	r5, r2
   45fd8:	ldrb	r4, [r2]
   45fdc:	str	r3, [sp, #16]
   45fe0:	str	r1, [sp, #12]
   45fe4:	ldrsb	r2, [r0, #1]!
   45fe8:	ldrb	r6, [sl]
   45fec:	cmp	r2, #0
   45ff0:	blt	46000 <fputs@plt+0x34c4c>
   45ff4:	uxtb	r0, r2
   45ff8:	str	r0, [sp, #24]
   45ffc:	b	4600c <fputs@plt+0x34c58>
   46000:	add	r1, sp, #24
   46004:	bl	3ea80 <fputs@plt+0x2d6cc>
   46008:	ldr	r0, [sp, #24]
   4600c:	sub	r0, r0, #13
   46010:	add	r4, r5, r4
   46014:	add	r6, sl, r6
   46018:	add	r0, r0, r0, lsr #31
   4601c:	asr	r8, r0, #1
   46020:	mov	r0, sl
   46024:	str	r8, [sp, #24]
   46028:	ldrsb	r1, [r0, #1]!
   4602c:	cmp	r1, #0
   46030:	blt	46040 <fputs@plt+0x34c8c>
   46034:	uxtb	r0, r1
   46038:	str	r0, [sp, #20]
   4603c:	b	4604c <fputs@plt+0x34c98>
   46040:	add	r1, sp, #20
   46044:	bl	3ea80 <fputs@plt+0x2d6cc>
   46048:	ldr	r0, [sp, #20]
   4604c:	sub	r0, r0, #13
   46050:	mov	r1, r6
   46054:	add	r9, r0, r0, lsr #31
   46058:	mov	r0, r4
   4605c:	asr	r2, r9, #1
   46060:	cmp	r8, r9, asr #1
   46064:	str	r2, [sp, #20]
   46068:	movlt	r2, r8
   4606c:	bl	110e4 <memcmp@plt>
   46070:	ldr	r1, [r7, #8]
   46074:	cmp	r0, #0
   46078:	subeq	r0, r8, r9, asr #1
   4607c:	cmp	r0, #0
   46080:	ldr	r1, [r1, #28]
   46084:	beq	4609c <fputs@plt+0x34ce8>
   46088:	ldr	r1, [r1, #16]
   4608c:	ldrb	r1, [r1]
   46090:	cmp	r1, #0
   46094:	rsbne	r0, r0, #0
   46098:	b	460cc <fputs@plt+0x34d18>
   4609c:	ldrh	r1, [r1, #6]
   460a0:	mov	r0, #0
   460a4:	cmp	r1, #2
   460a8:	bcc	460cc <fputs@plt+0x34d18>
   460ac:	ldr	r0, [fp, #12]
   460b0:	ldr	r1, [sp, #12]
   460b4:	ldr	r3, [sp, #16]
   460b8:	mov	r2, r5
   460bc:	str	sl, [sp]
   460c0:	str	r0, [sp, #4]
   460c4:	mov	r0, r7
   460c8:	bl	46130 <fputs@plt+0x34d7c>
   460cc:	sub	sp, fp, #28
   460d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   460d4:	push	{r4, r5, r6, r7, fp, lr}
   460d8:	add	fp, sp, #16
   460dc:	mov	r7, r1
   460e0:	ldr	r1, [r1]
   460e4:	ldr	r6, [r0, #12]
   460e8:	mov	r5, r3
   460ec:	mov	r4, r2
   460f0:	cmp	r1, #0
   460f4:	bne	46118 <fputs@plt+0x34d64>
   460f8:	ldr	r0, [r0, #8]
   460fc:	ldr	r1, [fp, #12]
   46100:	ldr	r2, [fp, #8]
   46104:	mov	r3, r6
   46108:	ldr	r0, [r0, #28]
   4610c:	bl	3f9f4 <fputs@plt+0x2e640>
   46110:	mov	r0, #1
   46114:	str	r0, [r7]
   46118:	mov	r0, r5
   4611c:	mov	r1, r4
   46120:	mov	r2, r6
   46124:	mov	r3, #0
   46128:	pop	{r4, r5, r6, r7, fp, lr}
   4612c:	b	41bc4 <fputs@plt+0x30810>
   46130:	push	{r4, r5, r6, r7, fp, lr}
   46134:	add	fp, sp, #16
   46138:	mov	r7, r1
   4613c:	ldr	r1, [r1]
   46140:	ldr	r6, [r0, #12]
   46144:	mov	r5, r3
   46148:	mov	r4, r2
   4614c:	cmp	r1, #0
   46150:	bne	46174 <fputs@plt+0x34dc0>
   46154:	ldr	r0, [r0, #8]
   46158:	ldr	r1, [fp, #12]
   4615c:	ldr	r2, [fp, #8]
   46160:	mov	r3, r6
   46164:	ldr	r0, [r0, #28]
   46168:	bl	3f9f4 <fputs@plt+0x2e640>
   4616c:	mov	r0, #1
   46170:	str	r0, [r7]
   46174:	mov	r0, r5
   46178:	mov	r1, r4
   4617c:	mov	r2, r6
   46180:	mov	r3, #1
   46184:	pop	{r4, r5, r6, r7, fp, lr}
   46188:	b	41bc4 <fputs@plt+0x30810>
   4618c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46190:	add	fp, sp, #24
   46194:	sub	sp, sp, #24
   46198:	mov	r6, r0
   4619c:	movw	r0, #16696	; 0x4138
   461a0:	mov	r4, r3
   461a4:	mov	r5, r2
   461a8:	movt	r0, #10
   461ac:	ldr	r1, [r0, #264]	; 0x108
   461b0:	cmp	r1, #0
   461b4:	beq	461d0 <fputs@plt+0x34e1c>
   461b8:	mov	r0, #202	; 0xca
   461bc:	blx	r1
   461c0:	mov	r1, r0
   461c4:	movw	r0, #3338	; 0xd0a
   461c8:	cmp	r1, #0
   461cc:	bne	4624c <fputs@plt+0x34e98>
   461d0:	ldr	r7, [fp, #8]
   461d4:	ldr	r0, [r6]
   461d8:	add	r1, sp, #20
   461dc:	movw	r3, #4126	; 0x101e
   461e0:	mov	r8, #0
   461e4:	str	r1, [sp]
   461e8:	mov	r1, #0
   461ec:	mov	r2, r7
   461f0:	bl	336bc <fputs@plt+0x22308>
   461f4:	cmp	r0, #0
   461f8:	str	r0, [sp, #20]
   461fc:	bne	4624c <fputs@plt+0x34e98>
   46200:	movw	r0, #0
   46204:	str	r8, [sp, #12]
   46208:	add	r2, sp, #8
   4620c:	movt	r0, #32767	; 0x7fff
   46210:	str	r0, [sp, #8]
   46214:	ldr	r0, [r7]
   46218:	ldr	r1, [r0]
   4621c:	ldr	r3, [r1, #40]	; 0x28
   46220:	mov	r1, #18
   46224:	blx	r3
   46228:	subs	r0, r5, #1
   4622c:	sbcs	r0, r4, #0
   46230:	blt	46248 <fputs@plt+0x34e94>
   46234:	ldr	r1, [r7]
   46238:	mov	r0, r6
   4623c:	mov	r2, r5
   46240:	mov	r3, r4
   46244:	bl	46254 <fputs@plt+0x34ea0>
   46248:	ldr	r0, [sp, #20]
   4624c:	sub	sp, fp, #24
   46250:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46254:	push	{r4, sl, fp, lr}
   46258:	add	fp, sp, #8
   4625c:	sub	sp, sp, #24
   46260:	str	r3, [sp, #20]
   46264:	str	r2, [sp, #16]
   46268:	mov	r4, r1
   4626c:	ldr	r0, [r0, #140]	; 0x8c
   46270:	subs	r1, r0, r2
   46274:	rscs	r0, r3, r0, asr #31
   46278:	blt	4630c <fputs@plt+0x34f58>
   4627c:	ldr	r0, [r4]
   46280:	ldr	r1, [r0]
   46284:	cmp	r1, #3
   46288:	blt	4630c <fputs@plt+0x34f58>
   4628c:	mov	r1, #0
   46290:	add	r2, sp, #8
   46294:	str	r1, [sp, #12]
   46298:	mov	r1, #4096	; 0x1000
   4629c:	str	r1, [sp, #8]
   462a0:	mov	r1, #6
   462a4:	ldr	r3, [r0, #40]	; 0x28
   462a8:	mov	r0, r4
   462ac:	blx	r3
   462b0:	ldr	r0, [r4]
   462b4:	add	r2, sp, #16
   462b8:	mov	r1, #5
   462bc:	ldr	r3, [r0, #40]	; 0x28
   462c0:	mov	r0, r4
   462c4:	blx	r3
   462c8:	ldr	r0, [r4]
   462cc:	add	r2, sp, #12
   462d0:	mov	r3, #0
   462d4:	ldr	r1, [r0, #68]	; 0x44
   462d8:	ldr	r0, [sp, #16]
   462dc:	stm	sp, {r0, r2}
   462e0:	mov	r0, r4
   462e4:	mov	r2, #0
   462e8:	blx	r1
   462ec:	ldr	r0, [r4]
   462f0:	mov	r2, #0
   462f4:	mov	r3, #0
   462f8:	ldr	r1, [r0, #72]	; 0x48
   462fc:	ldr	r0, [sp, #12]
   46300:	str	r0, [sp]
   46304:	mov	r0, r4
   46308:	blx	r1
   4630c:	sub	sp, fp, #8
   46310:	pop	{r4, sl, fp, pc}
   46314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46318:	add	fp, sp, #28
   4631c:	sub	sp, sp, #20
   46320:	cmp	r2, #1
   46324:	blt	463fc <fputs@plt+0x35048>
   46328:	mov	r6, r0
   4632c:	add	r0, r0, #24
   46330:	mov	r9, r2
   46334:	mov	sl, r1
   46338:	mov	r4, r2
   4633c:	str	r0, [sp, #12]
   46340:	ldr	r8, [sp, #12]
   46344:	ldr	r0, [r6]
   46348:	cmp	r0, #0
   4634c:	bne	463fc <fputs@plt+0x35048>
   46350:	sub	r0, r9, r4
   46354:	add	r1, sl, r0
   46358:	ldmib	r6, {r0, r2}
   4635c:	ldr	r3, [r6, #16]
   46360:	sub	r7, r2, r3
   46364:	add	r0, r0, r3
   46368:	cmp	r4, r7
   4636c:	movle	r7, r4
   46370:	mov	r2, r7
   46374:	bl	1121c <memcpy@plt>
   46378:	ldr	r1, [r6, #16]
   4637c:	ldr	r0, [r6, #8]
   46380:	add	r1, r1, r7
   46384:	cmp	r1, r0
   46388:	str	r1, [r6, #16]
   4638c:	bne	463f0 <fputs@plt+0x3503c>
   46390:	ldr	r0, [r6, #4]
   46394:	ldr	r5, [r6, #12]
   46398:	str	r0, [sp, #16]
   4639c:	ldr	r0, [r6, #32]
   463a0:	ldrd	r2, [r8]
   463a4:	adds	lr, r2, r5
   463a8:	ldr	r2, [r0]
   463ac:	adc	r3, r3, r5, asr #31
   463b0:	ldr	ip, [r2, #12]
   463b4:	sub	r2, r1, r5
   463b8:	ldr	r1, [sp, #16]
   463bc:	str	lr, [sp]
   463c0:	str	r3, [sp, #4]
   463c4:	add	r1, r1, r5
   463c8:	blx	ip
   463cc:	str	r0, [r6]
   463d0:	mov	r0, #0
   463d4:	str	r0, [r6, #12]
   463d8:	str	r0, [r6, #16]
   463dc:	ldr	r0, [r6, #8]
   463e0:	ldrd	r2, [r8]
   463e4:	adds	r2, r2, r0
   463e8:	adc	r3, r3, r0, asr #31
   463ec:	strd	r2, [r8]
   463f0:	sub	r4, r4, r7
   463f4:	cmp	r4, #0
   463f8:	bgt	46344 <fputs@plt+0x34f90>
   463fc:	sub	sp, fp, #28
   46400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46404:	push	{r4, r5, r6, sl, fp, lr}
   46408:	add	fp, sp, #16
   4640c:	sub	sp, sp, #8
   46410:	mov	r4, r0
   46414:	ldr	r0, [r0]
   46418:	mov	r5, r1
   4641c:	cmp	r0, #0
   46420:	beq	4646c <fputs@plt+0x350b8>
   46424:	mov	r6, r4
   46428:	ldrd	r2, [r4, #24]
   4642c:	ldr	r0, [r6, #16]!
   46430:	adds	r2, r2, r0
   46434:	adc	r3, r3, r0, asr #31
   46438:	strd	r2, [r5]
   4643c:	ldr	r0, [r4, #4]
   46440:	bl	14400 <fputs@plt+0x304c>
   46444:	vmov.i32	q8, #0	; 0x00000000
   46448:	mov	r1, #0
   4644c:	mov	r2, #36	; 0x24
   46450:	vst1.64	{d16-d17}, [r6]
   46454:	str	r1, [r4, #32]
   46458:	ldr	r0, [r4]
   4645c:	vst1.64	{d16-d17}, [r4], r2
   46460:	str	r1, [r4]
   46464:	sub	sp, fp, #16
   46468:	pop	{r4, r5, r6, sl, fp, pc}
   4646c:	ldr	r1, [r4, #4]
   46470:	cmp	r1, #0
   46474:	beq	46424 <fputs@plt+0x35070>
   46478:	ldr	r2, [r4, #12]
   4647c:	ldr	r3, [r4, #16]
   46480:	cmp	r3, r2
   46484:	ble	46424 <fputs@plt+0x35070>
   46488:	ldr	r0, [r4, #32]
   4648c:	ldr	ip, [r4, #24]
   46490:	ldr	lr, [r4, #28]
   46494:	add	r1, r1, r2
   46498:	ldr	r6, [r0]
   4649c:	adds	ip, ip, r2
   464a0:	adc	lr, lr, r2, asr #31
   464a4:	sub	r2, r3, r2
   464a8:	ldr	r6, [r6, #12]
   464ac:	stm	sp, {ip, lr}
   464b0:	blx	r6
   464b4:	str	r0, [r4]
   464b8:	b	46424 <fputs@plt+0x35070>
   464bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   464c0:	add	fp, sp, #28
   464c4:	sub	sp, sp, #20
   464c8:	str	r0, [r1, #4]
   464cc:	str	r0, [sp, #8]
   464d0:	ldr	r4, [r1]
   464d4:	cmp	r4, #1
   464d8:	blt	465fc <fputs@plt+0x35248>
   464dc:	mov	r5, r1
   464e0:	mov	r6, #0
   464e4:	mov	r7, #0
   464e8:	ldr	r0, [r5, #12]
   464ec:	add	r0, r0, r6
   464f0:	ldr	r1, [r0, #48]	; 0x30
   464f4:	cmp	r1, #0
   464f8:	beq	46508 <fputs@plt+0x35154>
   464fc:	bl	4717c <fputs@plt+0x35dc8>
   46500:	cmp	r0, #0
   46504:	bne	46608 <fputs@plt+0x35254>
   46508:	add	r7, r7, #1
   4650c:	add	r6, r6, #56	; 0x38
   46510:	cmp	r7, r4
   46514:	blt	464e8 <fputs@plt+0x35134>
   46518:	ldr	r0, [r5]
   4651c:	cmp	r0, #2
   46520:	blt	465fc <fputs@plt+0x35248>
   46524:	mvn	r1, #3
   46528:	sub	r4, r0, #1
   4652c:	add	r3, r1, r0, lsl #3
   46530:	mvn	r1, #0
   46534:	add	r6, r1, r0, lsl #1
   46538:	b	4654c <fputs@plt+0x35198>
   4653c:	ldr	r0, [r5]
   46540:	sub	r3, r3, #8
   46544:	sub	r6, r6, #2
   46548:	sub	r4, r4, #1
   4654c:	add	sl, r4, #1
   46550:	add	r0, r0, r0, lsr #31
   46554:	cmp	sl, r0, asr #1
   46558:	ble	4656c <fputs@plt+0x351b8>
   4655c:	asr	r0, r0, #1
   46560:	sub	r8, r6, r0, lsl #1
   46564:	sub	r9, r8, #1
   46568:	b	46578 <fputs@plt+0x351c4>
   4656c:	ldr	r0, [r5, #8]
   46570:	ldr	r8, [r0, r3]!
   46574:	ldr	r9, [r0, #-4]
   46578:	ldr	r0, [r5, #12]
   4657c:	rsb	r1, r9, r9, lsl #3
   46580:	add	r1, r0, r1, lsl #3
   46584:	ldr	r2, [r1, #24]
   46588:	cmp	r2, #0
   4658c:	beq	465ec <fputs@plt+0x35238>
   46590:	rsb	r2, r8, r8, lsl #3
   46594:	add	r7, r0, r2, lsl #3
   46598:	ldr	r0, [r7, #24]
   4659c:	cmp	r0, #0
   465a0:	beq	465e8 <fputs@plt+0x35234>
   465a4:	ldr	r0, [r5, #4]
   465a8:	mov	r2, #0
   465ac:	str	r3, [sp, #12]
   465b0:	str	r2, [sp, #16]
   465b4:	ldr	r3, [r1, #20]
   465b8:	ldr	r2, [r1, #32]
   465bc:	ldr	r1, [r7, #20]
   465c0:	ldr	r7, [r7, #32]
   465c4:	ldr	ip, [r0, #32]
   465c8:	str	r1, [sp, #4]
   465cc:	add	r1, sp, #16
   465d0:	str	r7, [sp]
   465d4:	blx	ip
   465d8:	ldr	r3, [sp, #12]
   465dc:	cmp	r0, #1
   465e0:	movlt	r8, r9
   465e4:	b	465ec <fputs@plt+0x35238>
   465e8:	mov	r8, r9
   465ec:	ldr	r0, [r5, #8]
   465f0:	cmp	sl, #3
   465f4:	str	r8, [r0, r4, lsl #2]
   465f8:	bge	4653c <fputs@plt+0x35188>
   465fc:	ldr	r0, [sp, #8]
   46600:	ldr	r0, [r0, #12]
   46604:	ldrb	r0, [r0, #11]
   46608:	sub	sp, fp, #28
   4660c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46614:	add	fp, sp, #28
   46618:	sub	sp, sp, #44	; 0x2c
   4661c:	str	r0, [sp, #24]
   46620:	mov	r0, r1
   46624:	mov	r8, r3
   46628:	mov	r6, r2
   4662c:	mov	r5, r1
   46630:	ldm	r2, {r4, r9}
   46634:	bl	46760 <fputs@plt+0x353ac>
   46638:	mov	r7, #0
   4663c:	cmp	r0, #0
   46640:	str	r0, [r8]
   46644:	str	r0, [sp, #28]
   46648:	str	r6, [sp, #16]
   4664c:	str	r8, [sp, #12]
   46650:	movweq	r7, #7
   46654:	movwne	r0, #1
   46658:	cmp	r5, #1
   4665c:	blt	4671c <fputs@plt+0x35368>
   46660:	cmp	r0, #0
   46664:	beq	4671c <fputs@plt+0x35368>
   46668:	ldr	r0, [sp, #24]
   4666c:	mov	sl, #8
   46670:	mov	r8, #1
   46674:	add	r0, r0, #40	; 0x28
   46678:	str	r0, [sp, #20]
   4667c:	ldr	r0, [sp, #28]
   46680:	ldr	r6, [r0, #12]
   46684:	stm	sp, {r4, r9}
   46688:	ldr	r0, [sp, #24]
   4668c:	ldr	r2, [sp, #20]
   46690:	add	r4, r6, sl
   46694:	sub	r9, r4, #8
   46698:	mov	r1, r9
   4669c:	bl	46800 <fputs@plt+0x3544c>
   466a0:	cmp	r0, #0
   466a4:	bne	4672c <fputs@plt+0x35378>
   466a8:	mov	r0, #0
   466ac:	add	r1, sp, #32
   466b0:	str	r0, [sp, #36]	; 0x24
   466b4:	str	r0, [sp, #32]
   466b8:	mov	r0, r9
   466bc:	bl	46998 <fputs@plt+0x355e4>
   466c0:	mov	r7, r0
   466c4:	ldrd	r0, [r4, #-8]
   466c8:	ldr	r2, [sp, #32]
   466cc:	ldr	r3, [sp, #36]	; 0x24
   466d0:	adds	r0, r2, r0
   466d4:	str	r0, [r6, sl]
   466d8:	adc	r0, r3, r1
   466dc:	cmp	r7, #0
   466e0:	str	r0, [r4, #4]
   466e4:	bne	46730 <fputs@plt+0x3537c>
   466e8:	mov	r0, r9
   466ec:	bl	46a68 <fputs@plt+0x356b4>
   466f0:	ldr	r4, [r6, sl]!
   466f4:	mov	r7, r0
   466f8:	clz	r0, r0
   466fc:	cmp	r8, r5
   46700:	lsr	r0, r0, #5
   46704:	ldr	r9, [r6, #4]
   46708:	bge	4671c <fputs@plt+0x35368>
   4670c:	add	r8, r8, #1
   46710:	add	sl, sl, #56	; 0x38
   46714:	cmp	r7, #0
   46718:	beq	4667c <fputs@plt+0x352c8>
   4671c:	ldr	r5, [sp, #16]
   46720:	cmp	r0, #0
   46724:	beq	4673c <fputs@plt+0x35388>
   46728:	b	46750 <fputs@plt+0x3539c>
   4672c:	mov	r7, r0
   46730:	ldr	r4, [r6, sl]!
   46734:	ldr	r5, [sp, #16]
   46738:	ldr	r9, [r6, #4]
   4673c:	ldr	r0, [sp, #28]
   46740:	bl	334e4 <fputs@plt+0x22130>
   46744:	ldr	r1, [sp, #12]
   46748:	mov	r0, #0
   4674c:	str	r0, [r1]
   46750:	stm	r5, {r4, r9}
   46754:	mov	r0, r7
   46758:	sub	sp, fp, #28
   4675c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46760:	push	{r4, r5, r6, r7, fp, lr}
   46764:	add	fp, sp, #16
   46768:	mov	r1, #2
   4676c:	mov	r6, r1
   46770:	lsl	r1, r1, #1
   46774:	cmp	r6, r0
   46778:	blt	4676c <fputs@plt+0x353b8>
   4677c:	movw	r0, #16696	; 0x4138
   46780:	movt	r0, #10
   46784:	ldr	r1, [r0, #264]	; 0x108
   46788:	cmp	r1, #0
   4678c:	beq	467a4 <fputs@plt+0x353f0>
   46790:	mov	r0, #100	; 0x64
   46794:	blx	r1
   46798:	mov	r4, #0
   4679c:	cmp	r0, #0
   467a0:	bne	467f8 <fputs@plt+0x35444>
   467a4:	rsb	r0, r6, r6, lsl #4
   467a8:	mov	r1, #16
   467ac:	add	r5, r1, r0, lsl #2
   467b0:	asr	r1, r5, #31
   467b4:	mov	r0, r5
   467b8:	bl	142d0 <fputs@plt+0x2f1c>
   467bc:	cmp	r0, #0
   467c0:	beq	467f4 <fputs@plt+0x35440>
   467c4:	mov	r1, #0
   467c8:	mov	r2, r5
   467cc:	mov	r4, r0
   467d0:	mov	r7, #0
   467d4:	bl	11174 <memset@plt>
   467d8:	add	r0, r4, #16
   467dc:	rsb	r1, r6, r6, lsl #3
   467e0:	stm	r4, {r6, r7}
   467e4:	add	r1, r0, r1, lsl #3
   467e8:	str	r1, [r4, #8]
   467ec:	str	r0, [r4, #12]
   467f0:	b	467f8 <fputs@plt+0x35444>
   467f4:	mov	r4, #0
   467f8:	mov	r0, r4
   467fc:	pop	{r4, r5, r6, r7, fp, pc}
   46800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46804:	add	fp, sp, #28
   46808:	sub	sp, sp, #12
   4680c:	mov	sl, r0
   46810:	movw	r0, #16696	; 0x4138
   46814:	mov	r4, r1
   46818:	mov	r6, r2
   4681c:	movt	r0, #10
   46820:	ldr	r1, [r0, #264]	; 0x108
   46824:	cmp	r1, #0
   46828:	beq	46844 <fputs@plt+0x35490>
   4682c:	mov	r0, #201	; 0xc9
   46830:	blx	r1
   46834:	mov	r1, r0
   46838:	movw	r0, #266	; 0x10a
   4683c:	cmp	r1, #0
   46840:	bne	46990 <fputs@plt+0x355dc>
   46844:	mov	r7, r4
   46848:	ldr	r8, [fp, #12]
   4684c:	ldr	r9, [fp, #8]
   46850:	ldr	r1, [r7, #44]!	; 0x2c
   46854:	cmp	r1, #0
   46858:	beq	46880 <fputs@plt+0x354cc>
   4685c:	ldr	r0, [r4, #24]
   46860:	mov	r3, #0
   46864:	ldr	r2, [r0]
   46868:	ldr	r5, [r2, #72]	; 0x48
   4686c:	mov	r2, #0
   46870:	str	r1, [sp]
   46874:	blx	r5
   46878:	mov	r0, #0
   4687c:	str	r0, [r4, #44]	; 0x2c
   46880:	str	r9, [r4]
   46884:	str	r8, [r4, #4]
   46888:	ldrd	r2, [r6, #8]
   4688c:	str	r3, [r4, #12]
   46890:	str	r2, [r4, #8]
   46894:	ldr	r0, [r6]
   46898:	str	r0, [r4, #24]
   4689c:	ldr	r1, [sl, #8]
   468a0:	ldr	r1, [r1, #24]
   468a4:	ldr	r1, [r1, #140]	; 0x8c
   468a8:	subs	r6, r1, r2
   468ac:	rscs	r1, r3, r1, asr #31
   468b0:	blt	468f0 <fputs@plt+0x3553c>
   468b4:	ldr	r1, [r0]
   468b8:	ldr	r3, [r1]
   468bc:	cmp	r3, #3
   468c0:	blt	468f0 <fputs@plt+0x3553c>
   468c4:	ldr	r1, [r1, #68]	; 0x44
   468c8:	stm	sp, {r2, r7}
   468cc:	mov	r2, #0
   468d0:	mov	r3, #0
   468d4:	blx	r1
   468d8:	cmp	r0, #0
   468dc:	bne	46990 <fputs@plt+0x355dc>
   468e0:	ldr	r0, [r7]
   468e4:	cmp	r0, #0
   468e8:	mov	r0, #0
   468ec:	bne	46990 <fputs@plt+0x355dc>
   468f0:	ldr	r2, [sl, #8]
   468f4:	ldrd	r0, [r4]
   468f8:	ldr	r6, [r4, #36]	; 0x24
   468fc:	ldr	r5, [r2, #12]
   46900:	asr	r7, r5, #31
   46904:	mov	r2, r5
   46908:	mov	r3, r7
   4690c:	bl	8905c <fputs@plt+0x77ca8>
   46910:	mov	r8, r2
   46914:	mov	r0, #0
   46918:	cmp	r6, #0
   4691c:	bne	46944 <fputs@plt+0x35590>
   46920:	mov	r0, r5
   46924:	mov	r1, r7
   46928:	bl	142d0 <fputs@plt+0x2f1c>
   4692c:	mov	r6, r0
   46930:	str	r0, [r4, #36]	; 0x24
   46934:	mov	r0, #0
   46938:	str	r5, [r4, #40]	; 0x28
   4693c:	cmp	r6, #0
   46940:	movweq	r0, #7
   46944:	cmp	r8, #0
   46948:	beq	46990 <fputs@plt+0x355dc>
   4694c:	cmp	r0, #0
   46950:	bne	46990 <fputs@plt+0x355dc>
   46954:	ldm	r4, {r3, r7}
   46958:	ldr	r0, [r4, #24]
   4695c:	add	r1, r4, #8
   46960:	ldr	r2, [r0]
   46964:	ldr	r4, [r2, #8]
   46968:	ldm	r1, {r1, r9}
   4696c:	sub	r2, r5, r8
   46970:	stm	sp, {r3, r7}
   46974:	adds	r5, r3, r2
   46978:	adc	r7, r7, r2, asr #31
   4697c:	subs	r5, r1, r5
   46980:	sbcs	r7, r9, r7
   46984:	sublt	r2, r1, r3
   46988:	add	r1, r6, r8
   4698c:	blx	r4
   46990:	sub	sp, fp, #28
   46994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46998:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4699c:	add	fp, sp, #24
   469a0:	sub	sp, sp, #24
   469a4:	mov	r4, r0
   469a8:	mov	r8, r1
   469ac:	ldr	r0, [r0]
   469b0:	ldr	r1, [r4, #44]	; 0x2c
   469b4:	cmp	r1, #0
   469b8:	beq	469c4 <fputs@plt+0x35610>
   469bc:	add	r0, r1, r0
   469c0:	b	469f4 <fputs@plt+0x35640>
   469c4:	ldr	r6, [r4, #40]	; 0x28
   469c8:	ldr	r1, [r4, #4]
   469cc:	asr	r3, r6, #31
   469d0:	mov	r2, r6
   469d4:	bl	8905c <fputs@plt+0x77ca8>
   469d8:	cmp	r2, #0
   469dc:	beq	46a18 <fputs@plt+0x35664>
   469e0:	sub	r0, r6, r2
   469e4:	cmp	r0, #9
   469e8:	blt	46a18 <fputs@plt+0x35664>
   469ec:	ldr	r0, [r4, #36]	; 0x24
   469f0:	add	r0, r0, r2
   469f4:	mov	r1, r8
   469f8:	bl	2aebc <fputs@plt+0x19b08>
   469fc:	ldrd	r2, [r4]
   46a00:	adds	r0, r2, r0
   46a04:	adc	r1, r3, #0
   46a08:	strd	r0, [r4]
   46a0c:	mov	r0, #0
   46a10:	sub	sp, fp, #24
   46a14:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46a18:	mov	r7, #0
   46a1c:	add	r6, sp, #4
   46a20:	add	r5, sp, #8
   46a24:	mov	r0, r4
   46a28:	mov	r1, #1
   46a2c:	mov	r2, r6
   46a30:	bl	46b6c <fputs@plt+0x357b8>
   46a34:	cmp	r0, #0
   46a38:	bne	46a10 <fputs@plt+0x3565c>
   46a3c:	ldr	r0, [sp, #4]
   46a40:	and	r1, r7, #15
   46a44:	add	r7, r7, #1
   46a48:	ldrsb	r0, [r0]
   46a4c:	cmp	r0, #0
   46a50:	strb	r0, [r5, r1]
   46a54:	blt	46a24 <fputs@plt+0x35670>
   46a58:	add	r0, sp, #8
   46a5c:	mov	r1, r8
   46a60:	bl	2aebc <fputs@plt+0x19b08>
   46a64:	b	46a0c <fputs@plt+0x35658>
   46a68:	push	{r4, r5, r6, sl, fp, lr}
   46a6c:	add	fp, sp, #16
   46a70:	sub	sp, sp, #16
   46a74:	mov	r5, #0
   46a78:	mov	r4, r0
   46a7c:	str	r5, [sp, #12]
   46a80:	str	r5, [sp, #8]
   46a84:	ldr	r0, [r0]
   46a88:	ldmib	r4, {r1, r2, r3}
   46a8c:	subs	r0, r0, r2
   46a90:	sbcs	r0, r1, r3
   46a94:	bge	46acc <fputs@plt+0x35718>
   46a98:	add	r1, sp, #8
   46a9c:	mov	r0, r4
   46aa0:	bl	46998 <fputs@plt+0x355e4>
   46aa4:	mov	r5, r0
   46aa8:	cmp	r0, #0
   46aac:	bne	46b38 <fputs@plt+0x35784>
   46ab0:	ldr	r1, [sp, #8]
   46ab4:	add	r2, r4, #32
   46ab8:	mov	r0, r4
   46abc:	str	r1, [r4, #20]
   46ac0:	bl	46b6c <fputs@plt+0x357b8>
   46ac4:	mov	r5, r0
   46ac8:	b	46b38 <fputs@plt+0x35784>
   46acc:	ldr	r6, [r4, #48]	; 0x30
   46ad0:	cmp	r6, #0
   46ad4:	beq	46b30 <fputs@plt+0x3577c>
   46ad8:	mov	r0, r6
   46adc:	bl	46d3c <fputs@plt+0x35988>
   46ae0:	mov	r5, r0
   46ae4:	add	r0, r6, #48	; 0x30
   46ae8:	vld1.64	{d16-d17}, [r0]
   46aec:	add	r0, r6, #32
   46af0:	vst1.64	{d16-d17}, [r0]
   46af4:	ldr	r2, [r6, #8]
   46af8:	ldr	r1, [r6, #12]
   46afc:	ldr	r0, [r6, #40]	; 0x28
   46b00:	ldr	r3, [r6, #44]	; 0x2c
   46b04:	eor	r3, r3, r1
   46b08:	eor	r0, r0, r2
   46b0c:	orrs	r0, r0, r3
   46b10:	moveq	r0, #1
   46b14:	streq	r0, [r6, #20]
   46b18:	cmp	r5, #0
   46b1c:	bne	46b30 <fputs@plt+0x3577c>
   46b20:	ldr	r0, [r6, #20]
   46b24:	mov	r5, #0
   46b28:	cmp	r0, #0
   46b2c:	beq	46b44 <fputs@plt+0x35790>
   46b30:	mov	r0, r4
   46b34:	bl	33538 <fputs@plt+0x22184>
   46b38:	mov	r0, r5
   46b3c:	sub	sp, fp, #16
   46b40:	pop	{r4, r5, r6, sl, fp, pc}
   46b44:	ldr	r0, [r6], #32
   46b48:	str	r2, [sp]
   46b4c:	str	r1, [sp, #4]
   46b50:	mov	r1, r4
   46b54:	mov	r2, r6
   46b58:	bl	46800 <fputs@plt+0x3544c>
   46b5c:	mov	r5, r0
   46b60:	cmp	r0, #0
   46b64:	bne	46b38 <fputs@plt+0x35784>
   46b68:	b	46a98 <fputs@plt+0x356e4>
   46b6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46b70:	add	fp, sp, #28
   46b74:	sub	sp, sp, #20
   46b78:	ldr	r8, [r0]
   46b7c:	mov	r4, r0
   46b80:	ldr	r7, [r0, #4]
   46b84:	ldr	r0, [r0, #44]	; 0x2c
   46b88:	mov	sl, r2
   46b8c:	mov	r5, r1
   46b90:	cmp	r0, #0
   46b94:	beq	46bb8 <fputs@plt+0x35804>
   46b98:	add	r0, r0, r8
   46b9c:	str	r0, [sl]
   46ba0:	adds	r0, r8, r5
   46ba4:	adc	r1, r7, r5, asr #31
   46ba8:	strd	r0, [r4]
   46bac:	mov	r0, #0
   46bb0:	sub	sp, fp, #28
   46bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46bb8:	ldr	r6, [r4, #40]	; 0x28
   46bbc:	mov	r0, r8
   46bc0:	mov	r1, r7
   46bc4:	asr	r3, r6, #31
   46bc8:	mov	r2, r6
   46bcc:	bl	8905c <fputs@plt+0x77ca8>
   46bd0:	mov	r9, r2
   46bd4:	cmp	r2, #0
   46bd8:	beq	46c5c <fputs@plt+0x358a8>
   46bdc:	str	sl, [sp, #12]
   46be0:	sub	sl, r6, r9
   46be4:	cmp	sl, r5
   46be8:	bge	46c3c <fputs@plt+0x35888>
   46bec:	ldr	r1, [r4, #16]
   46bf0:	cmp	r1, r5
   46bf4:	bge	46ca4 <fputs@plt+0x358f0>
   46bf8:	lsl	r0, r1, #1
   46bfc:	cmp	r1, #64	; 0x40
   46c00:	movwlt	r0, #128	; 0x80
   46c04:	mov	r7, r0
   46c08:	lsl	r0, r0, #1
   46c0c:	cmp	r7, r5
   46c10:	blt	46c04 <fputs@plt+0x35850>
   46c14:	mov	r8, r4
   46c18:	asr	r3, r7, #31
   46c1c:	mov	r2, r7
   46c20:	ldr	r0, [r8, #28]!
   46c24:	bl	144a8 <fputs@plt+0x30f4>
   46c28:	cmp	r0, #0
   46c2c:	beq	46d34 <fputs@plt+0x35980>
   46c30:	str	r0, [r4, #28]
   46c34:	str	r7, [r4, #16]
   46c38:	b	46cac <fputs@plt+0x358f8>
   46c3c:	ldr	r0, [r4, #36]	; 0x24
   46c40:	ldr	r1, [sp, #12]
   46c44:	add	r0, r0, r9
   46c48:	str	r0, [r1]
   46c4c:	ldrd	r0, [r4]
   46c50:	adds	r0, r0, r5
   46c54:	adc	r1, r1, r5, asr #31
   46c58:	b	46ba8 <fputs@plt+0x357f4>
   46c5c:	ldr	r2, [r4, #8]
   46c60:	ldr	ip, [r4, #12]
   46c64:	ldr	r0, [r4, #24]
   46c68:	ldr	r1, [r4, #36]	; 0x24
   46c6c:	ldr	r3, [r0]
   46c70:	subs	r2, r2, r8
   46c74:	ldr	lr, [r3, #8]
   46c78:	str	r7, [sp, #4]
   46c7c:	sbc	r7, ip, r7
   46c80:	subs	r3, r6, r2
   46c84:	str	r8, [sp]
   46c88:	rscs	r3, r7, r6, asr #31
   46c8c:	movlt	r2, r6
   46c90:	blx	lr
   46c94:	cmp	r0, #0
   46c98:	bne	46bb0 <fputs@plt+0x357fc>
   46c9c:	ldr	r6, [r4, #40]	; 0x28
   46ca0:	b	46bdc <fputs@plt+0x35828>
   46ca4:	mov	r8, r4
   46ca8:	ldr	r0, [r8, #28]!
   46cac:	ldr	r1, [r4, #36]	; 0x24
   46cb0:	mov	r2, sl
   46cb4:	add	r1, r1, r9
   46cb8:	bl	1121c <memcpy@plt>
   46cbc:	ldrd	r0, [r4]
   46cc0:	sub	r6, r5, sl
   46cc4:	adds	r0, r0, sl
   46cc8:	adc	r1, r1, sl, asr #31
   46ccc:	cmp	r6, #1
   46cd0:	strd	r0, [r4]
   46cd4:	ldr	sl, [sp, #12]
   46cd8:	blt	46d28 <fputs@plt+0x35974>
   46cdc:	add	r9, sp, #16
   46ce0:	ldr	r7, [r4, #40]	; 0x28
   46ce4:	mov	r0, r4
   46ce8:	mov	r2, r9
   46cec:	cmp	r6, r7
   46cf0:	movle	r7, r6
   46cf4:	mov	r1, r7
   46cf8:	bl	46b6c <fputs@plt+0x357b8>
   46cfc:	cmp	r0, #0
   46d00:	bne	46bb0 <fputs@plt+0x357fc>
   46d04:	ldr	r1, [r8]
   46d08:	sub	r0, r5, r6
   46d0c:	mov	r2, r7
   46d10:	add	r0, r1, r0
   46d14:	ldr	r1, [sp, #16]
   46d18:	bl	1121c <memcpy@plt>
   46d1c:	sub	r6, r6, r7
   46d20:	cmp	r6, #0
   46d24:	bgt	46ce0 <fputs@plt+0x3592c>
   46d28:	ldr	r0, [r8]
   46d2c:	str	r0, [sl]
   46d30:	b	46bac <fputs@plt+0x357f8>
   46d34:	mov	r0, #7
   46d38:	b	46bb0 <fputs@plt+0x357fc>
   46d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46d40:	add	fp, sp, #28
   46d44:	sub	sp, sp, #68	; 0x44
   46d48:	mov	r9, r0
   46d4c:	ldr	r0, [r0]
   46d50:	add	r4, sp, #16
   46d54:	vmov.i32	q8, #0	; 0x00000000
   46d58:	ldr	r1, [r9, #4]
   46d5c:	ldr	r7, [r9, #8]
   46d60:	ldr	r8, [r9, #12]
   46d64:	ldr	sl, [r9, #48]	; 0x30
   46d68:	ldr	r0, [r0, #8]
   46d6c:	str	r1, [sp, #8]
   46d70:	mov	r1, r4
   46d74:	ldr	r5, [r0, #12]
   46d78:	add	r0, r4, #16
   46d7c:	vst1.64	{d16-d17}, [r0]
   46d80:	mov	r0, #36	; 0x24
   46d84:	vst1.64	{d16-d17}, [r1], r0
   46d88:	mov	r0, #0
   46d8c:	str	r0, [r1]
   46d90:	str	r0, [sp, #48]	; 0x30
   46d94:	asr	r6, r5, #31
   46d98:	mov	r0, r5
   46d9c:	mov	r1, r6
   46da0:	bl	142d0 <fputs@plt+0x2f1c>
   46da4:	cmp	r0, #0
   46da8:	str	r0, [sp, #20]
   46dac:	str	r7, [sp, #4]
   46db0:	beq	46dec <fputs@plt+0x35a38>
   46db4:	mov	r0, r7
   46db8:	mov	r1, r8
   46dbc:	mov	r2, r5
   46dc0:	mov	r3, r6
   46dc4:	str	r5, [sp, #24]
   46dc8:	str	sl, [sp, #48]	; 0x30
   46dcc:	bl	8905c <fputs@plt+0x77ca8>
   46dd0:	subs	r0, r7, r2
   46dd4:	str	r2, [sp, #32]
   46dd8:	str	r2, [sp, #28]
   46ddc:	str	r0, [sp, #40]	; 0x28
   46de0:	sbc	r0, r8, r2, asr #31
   46de4:	str	r0, [sp, #44]	; 0x2c
   46de8:	b	46df4 <fputs@plt+0x35a40>
   46dec:	mov	r0, #7
   46df0:	str	r0, [sp, #16]
   46df4:	add	r0, r4, #24
   46df8:	mov	r4, r8
   46dfc:	str	r0, [sp]
   46e00:	ldr	r1, [sp, #8]
   46e04:	ldr	r0, [r1, #8]
   46e08:	ldr	r1, [r1, #12]
   46e0c:	ldr	r0, [r0, #4]
   46e10:	rsb	r0, r0, r0, lsl #3
   46e14:	add	sl, r1, r0, lsl #3
   46e18:	ldr	r0, [sl, #24]
   46e1c:	cmp	r0, #0
   46e20:	beq	46ef4 <fputs@plt+0x35b40>
   46e24:	ldr	r0, [sp]
   46e28:	ldr	r8, [sl, #20]
   46e2c:	ldr	r2, [r0]
   46e30:	ldr	r1, [r0, #4]
   46e34:	ldr	r3, [sp, #32]
   46e38:	asr	r7, r8, #31
   46e3c:	mov	r0, #0
   46e40:	mov	r6, r8
   46e44:	lsr	r6, r6, #7
   46e48:	add	r0, r0, #1
   46e4c:	orr	r6, r6, r7, lsl #25
   46e50:	orr	r5, r6, r7, lsr #7
   46e54:	lsr	r7, r7, #7
   46e58:	cmp	r5, #0
   46e5c:	bne	46e44 <fputs@plt+0x35a90>
   46e60:	adds	r2, r2, r8
   46e64:	adc	r1, r1, r8, asr #31
   46e68:	adds	r2, r2, r3
   46e6c:	adc	r1, r1, r3, asr #31
   46e70:	adds	r0, r2, r0
   46e74:	ldr	r2, [r9, #16]
   46e78:	ldr	r3, [sp, #4]
   46e7c:	adc	r1, r1, #0
   46e80:	adds	r3, r3, r2
   46e84:	adc	r2, r4, r2, asr #31
   46e88:	subs	r0, r3, r0
   46e8c:	sbcs	r0, r2, r1
   46e90:	blt	46ef4 <fputs@plt+0x35b40>
   46e94:	sub	r5, fp, #38	; 0x26
   46e98:	asr	r3, r8, #31
   46e9c:	mov	r2, r8
   46ea0:	mov	r0, r5
   46ea4:	bl	3ecb0 <fputs@plt+0x2d8fc>
   46ea8:	add	r6, sp, #16
   46eac:	mov	r2, r0
   46eb0:	mov	r1, r5
   46eb4:	mov	r0, r6
   46eb8:	bl	46314 <fputs@plt+0x34f60>
   46ebc:	ldr	r1, [sl, #32]
   46ec0:	mov	r0, r6
   46ec4:	mov	r2, r8
   46ec8:	bl	46314 <fputs@plt+0x34f60>
   46ecc:	ldr	r0, [r9, #4]
   46ed0:	add	r1, sp, #12
   46ed4:	bl	46f10 <fputs@plt+0x35b5c>
   46ed8:	cmp	r0, #0
   46edc:	beq	46e00 <fputs@plt+0x35a4c>
   46ee0:	mov	r6, r0
   46ee4:	add	r1, r9, #56	; 0x38
   46ee8:	add	r0, sp, #16
   46eec:	bl	46404 <fputs@plt+0x35050>
   46ef0:	b	46f04 <fputs@plt+0x35b50>
   46ef4:	add	r1, r9, #56	; 0x38
   46ef8:	add	r0, sp, #16
   46efc:	bl	46404 <fputs@plt+0x35050>
   46f00:	mov	r6, r0
   46f04:	mov	r0, r6
   46f08:	sub	sp, fp, #28
   46f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46f10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46f14:	add	fp, sp, #28
   46f18:	sub	sp, sp, #20
   46f1c:	mov	r6, r0
   46f20:	ldr	r5, [r0, #4]
   46f24:	ldr	r0, [r0, #8]
   46f28:	mov	r7, r1
   46f2c:	ldr	r1, [r6, #12]
   46f30:	ldr	r4, [r0, #4]
   46f34:	rsb	r0, r4, r4, lsl #3
   46f38:	add	r0, r1, r0, lsl #3
   46f3c:	bl	46a68 <fputs@plt+0x356b4>
   46f40:	cmp	r0, #0
   46f44:	bne	470a0 <fputs@plt+0x35cec>
   46f48:	mov	r0, #0
   46f4c:	str	r7, [sp, #8]
   46f50:	str	r5, [sp, #12]
   46f54:	str	r0, [sp, #16]
   46f58:	ldr	r1, [r6]
   46f5c:	ldr	r0, [r6, #12]
   46f60:	add	r7, r1, r4
   46f64:	cmp	r7, #1
   46f68:	ble	47070 <fputs@plt+0x35cbc>
   46f6c:	movw	r1, #65534	; 0xfffe
   46f70:	movw	r5, #28087	; 0x6db7
   46f74:	and	r1, r4, r1
   46f78:	movt	r5, #46811	; 0xb6db
   46f7c:	rsb	r1, r1, r1, lsl #3
   46f80:	add	r9, r0, r1, lsl #3
   46f84:	orr	r1, r4, #1
   46f88:	rsb	r1, r1, r1, lsl #3
   46f8c:	add	r8, r0, r1, lsl #3
   46f90:	ldr	r0, [r9, #24]
   46f94:	add	r1, r7, r7, lsr #31
   46f98:	asr	sl, r1, #1
   46f9c:	cmp	r0, #0
   46fa0:	beq	47038 <fputs@plt+0x35c84>
   46fa4:	ldr	r0, [r8, #24]
   46fa8:	cmp	r0, #0
   46fac:	beq	46ff4 <fputs@plt+0x35c40>
   46fb0:	ldr	r0, [sp, #12]
   46fb4:	mov	r4, r6
   46fb8:	ldr	r6, [r8, #20]
   46fbc:	ldr	r1, [r8, #32]
   46fc0:	ldr	r3, [r9, #20]
   46fc4:	ldr	r2, [r9, #32]
   46fc8:	ldr	ip, [r0, #32]
   46fcc:	stm	sp, {r1, r6}
   46fd0:	add	r1, sp, #16
   46fd4:	mov	r6, r4
   46fd8:	blx	ip
   46fdc:	cmp	r0, #0
   46fe0:	blt	46ff4 <fputs@plt+0x35c40>
   46fe4:	cmp	r9, r8
   46fe8:	bcs	47028 <fputs@plt+0x35c74>
   46fec:	cmp	r0, #0
   46ff0:	bne	47028 <fputs@plt+0x35c74>
   46ff4:	ldr	r0, [r6, #12]
   46ff8:	ldr	r1, [r6, #8]
   46ffc:	mov	r3, #0
   47000:	sub	r2, r9, r0
   47004:	asr	r2, r2, #3
   47008:	mul	r2, r2, r5
   4700c:	str	r2, [r1, sl, lsl #2]
   47010:	eor	r2, sl, #1
   47014:	ldr	r2, [r1, r2, lsl #2]
   47018:	str	r3, [sp, #16]
   4701c:	rsb	r2, r2, r2, lsl #3
   47020:	add	r8, r0, r2, lsl #3
   47024:	b	47060 <fputs@plt+0x35cac>
   47028:	ldr	r0, [r9, #24]
   4702c:	cmp	r0, #0
   47030:	movne	r0, #0
   47034:	strne	r0, [sp, #16]
   47038:	ldr	r0, [r6, #12]
   4703c:	ldr	r1, [r6, #8]
   47040:	sub	r2, r8, r0
   47044:	asr	r2, r2, #3
   47048:	mul	r2, r2, r5
   4704c:	str	r2, [r1, sl, lsl #2]
   47050:	eor	r2, sl, #1
   47054:	ldr	r2, [r1, r2, lsl #2]
   47058:	rsb	r2, r2, r2, lsl #3
   4705c:	add	r9, r0, r2, lsl #3
   47060:	cmp	r7, #3
   47064:	mov	r7, sl
   47068:	bgt	46f90 <fputs@plt+0x35bdc>
   4706c:	b	47074 <fputs@plt+0x35cc0>
   47070:	ldr	r1, [r6, #8]
   47074:	ldr	r1, [r1, #4]
   47078:	rsb	r1, r1, r1, lsl #3
   4707c:	add	r0, r0, r1, lsl #3
   47080:	ldr	r1, [sp, #8]
   47084:	ldr	r0, [r0, #24]
   47088:	clz	r0, r0
   4708c:	lsr	r0, r0, #5
   47090:	str	r0, [r1]
   47094:	ldr	r0, [sp, #12]
   47098:	ldr	r0, [r0, #12]
   4709c:	ldrb	r0, [r0, #11]
   470a0:	sub	sp, fp, #28
   470a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   470a8:	push	{r4, r5, r6, r7, fp, lr}
   470ac:	add	fp, sp, #16
   470b0:	mov	r6, r0
   470b4:	movw	r0, #16696	; 0x4138
   470b8:	mov	r7, r1
   470bc:	mov	r4, r2
   470c0:	movt	r0, #10
   470c4:	ldr	r1, [r0, #264]	; 0x108
   470c8:	cmp	r1, #0
   470cc:	beq	470e8 <fputs@plt+0x35d34>
   470d0:	mov	r0, #100	; 0x64
   470d4:	blx	r1
   470d8:	cmp	r0, #0
   470dc:	beq	470e8 <fputs@plt+0x35d34>
   470e0:	mov	r0, #0
   470e4:	b	47164 <fputs@plt+0x35db0>
   470e8:	mov	r0, #64	; 0x40
   470ec:	mov	r1, #0
   470f0:	mov	r5, #0
   470f4:	bl	142d0 <fputs@plt+0x2f1c>
   470f8:	cmp	r0, #0
   470fc:	beq	47164 <fputs@plt+0x35db0>
   47100:	vmov.i32	q8, #0	; 0x00000000
   47104:	add	r1, r0, #40	; 0x28
   47108:	str	r5, [r0, #60]	; 0x3c
   4710c:	str	r5, [r0, #56]	; 0x38
   47110:	vst1.8	{d16-d17}, [r1]
   47114:	add	r1, r0, #24
   47118:	vst1.8	{d16-d17}, [r1]
   4711c:	add	r1, r0, #8
   47120:	vst1.8	{d16-d17}, [r1]
   47124:	str	r0, [r4]
   47128:	strd	r6, [r0]
   4712c:	ldr	r1, [r6, #8]
   47130:	ldr	r2, [r1, #4]
   47134:	ldr	r1, [r1, #8]
   47138:	add	r1, r1, #9
   4713c:	add	r2, r2, r2, lsr #31
   47140:	cmp	r1, r2, asr #1
   47144:	asrle	r1, r2, #1
   47148:	str	r1, [r0, #16]
   4714c:	ldr	r0, [r6, #64]	; 0x40
   47150:	ldr	r3, [r6, #68]	; 0x44
   47154:	adds	r0, r0, r1
   47158:	adc	r1, r3, r1, asr #31
   4715c:	strd	r0, [r6, #64]	; 0x40
   47160:	b	47174 <fputs@plt+0x35dc0>
   47164:	str	r0, [r4]
   47168:	mov	r0, r7
   4716c:	bl	334e4 <fputs@plt+0x22130>
   47170:	mov	r5, #7
   47174:	mov	r0, r5
   47178:	pop	{r4, r5, r6, r7, fp, pc}
   4717c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   47180:	add	fp, sp, #24
   47184:	sub	sp, sp, #8
   47188:	ldr	r7, [r0, #48]	; 0x30
   4718c:	mov	r4, r0
   47190:	ldr	r6, [r7]
   47194:	ldr	r1, [r7, #4]
   47198:	ldr	r0, [r6, #8]
   4719c:	ldr	r9, [r0, #24]
   471a0:	mov	r0, r6
   471a4:	bl	464bc <fputs@plt+0x35108>
   471a8:	cmp	r0, #0
   471ac:	beq	471b8 <fputs@plt+0x35e04>
   471b0:	sub	sp, fp, #24
   471b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   471b8:	mov	r5, r6
   471bc:	ldr	r8, [r7, #16]
   471c0:	ldr	r0, [r5, #56]!	; 0x38
   471c4:	cmp	r0, #0
   471c8:	beq	471f8 <fputs@plt+0x35e44>
   471cc:	ldr	r2, [r6, #64]!	; 0x40
   471d0:	ldr	r3, [r6, #4]
   471d4:	str	r0, [r7, #48]	; 0x30
   471d8:	adds	r0, r2, r8
   471dc:	strd	r2, [r7, #8]
   471e0:	adc	r1, r3, r8, asr #31
   471e4:	strd	r0, [r6]
   471e8:	mov	r0, r4
   471ec:	sub	sp, fp, #24
   471f0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   471f4:	b	46a68 <fputs@plt+0x356b4>
   471f8:	ldr	r2, [r6, #64]!	; 0x40
   471fc:	mov	r0, r9
   47200:	ldr	r3, [r6, #4]
   47204:	str	r5, [sp]
   47208:	bl	4618c <fputs@plt+0x34dd8>
   4720c:	mov	r2, #0
   47210:	cmp	r0, #0
   47214:	str	r2, [r6]
   47218:	str	r2, [r6, #4]
   4721c:	bne	471b0 <fputs@plt+0x35dfc>
   47220:	ldr	r0, [r5]
   47224:	mov	r3, #0
   47228:	b	471d4 <fputs@plt+0x35e20>
   4722c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47230:	add	fp, sp, #28
   47234:	sub	sp, sp, #20
   47238:	mov	r7, r0
   4723c:	ldr	r0, [r0, #44]	; 0x2c
   47240:	cmp	r0, r1
   47244:	bcs	4727c <fputs@plt+0x35ec8>
   47248:	movw	r0, #63693	; 0xf8cd
   4724c:	movw	r1, #64300	; 0xfb2c
   47250:	movw	r2, #64598	; 0xfc56
   47254:	movw	r3, #64249	; 0xfaf9
   47258:	mov	r5, #11
   4725c:	movt	r0, #8
   47260:	movt	r1, #8
   47264:	movt	r2, #8
   47268:	add	r0, r0, #20
   4726c:	str	r0, [sp]
   47270:	mov	r0, #11
   47274:	bl	15d70 <fputs@plt+0x49bc>
   47278:	b	473e4 <fputs@plt+0x36030>
   4727c:	mov	r0, #0
   47280:	mov	sl, r3
   47284:	mov	r8, r2
   47288:	add	r2, sp, #16
   4728c:	mov	r3, #0
   47290:	str	r0, [sp]
   47294:	mov	r0, r7
   47298:	bl	416c8 <fputs@plt+0x30314>
   4729c:	mov	r5, r0
   472a0:	cmp	r0, #0
   472a4:	bne	473e4 <fputs@plt+0x36030>
   472a8:	ldr	r4, [sp, #16]
   472ac:	ldrb	r0, [r4, #8]
   472b0:	cmp	r0, #0
   472b4:	beq	472fc <fputs@plt+0x35f48>
   472b8:	movw	r0, #63693	; 0xf8cd
   472bc:	movw	r1, #64300	; 0xfb2c
   472c0:	movw	r2, #64598	; 0xfc56
   472c4:	movw	r3, #64254	; 0xfafe
   472c8:	mov	r5, #11
   472cc:	movt	r0, #8
   472d0:	movt	r1, #8
   472d4:	movt	r2, #8
   472d8:	add	r0, r0, #20
   472dc:	str	r0, [sp]
   472e0:	mov	r0, #11
   472e4:	bl	15d70 <fputs@plt+0x49bc>
   472e8:	mov	r0, #0
   472ec:	cmp	r4, #0
   472f0:	strb	r0, [r4, #8]
   472f4:	bne	473dc <fputs@plt+0x36028>
   472f8:	b	473e4 <fputs@plt+0x36030>
   472fc:	mov	r0, #1
   47300:	strb	r0, [r4, #8]
   47304:	ldrh	r0, [r4, #18]
   47308:	ldrb	r6, [r4, #5]
   4730c:	cmp	r0, #0
   47310:	beq	47398 <fputs@plt+0x35fe4>
   47314:	str	r6, [sp, #8]
   47318:	mov	r9, #0
   4731c:	ldr	r0, [r4, #64]	; 0x40
   47320:	ldrb	r1, [r0, r9, lsl #1]!
   47324:	ldrb	r0, [r0, #1]
   47328:	orr	r0, r0, r1, lsl #8
   4732c:	ldrh	r1, [r4, #20]
   47330:	and	r0, r0, r1
   47334:	ldr	r1, [r4, #56]	; 0x38
   47338:	add	r6, r1, r0
   4733c:	ldrb	r0, [r4, #4]
   47340:	cmp	r0, #0
   47344:	bne	47368 <fputs@plt+0x35fb4>
   47348:	ldr	r0, [r6]
   4734c:	mov	r2, #1
   47350:	mov	r3, sl
   47354:	rev	r1, r0
   47358:	mov	r0, r7
   4735c:	bl	4722c <fputs@plt+0x35e78>
   47360:	cmp	r0, #0
   47364:	bne	473d0 <fputs@plt+0x3601c>
   47368:	mov	r0, r4
   4736c:	mov	r1, r6
   47370:	add	r2, sp, #14
   47374:	bl	425ac <fputs@plt+0x311f8>
   47378:	cmp	r0, #0
   4737c:	bne	473d0 <fputs@plt+0x3601c>
   47380:	ldrh	r0, [r4, #18]
   47384:	add	r9, r9, #1
   47388:	cmp	r9, r0
   4738c:	bcc	4731c <fputs@plt+0x35f68>
   47390:	ldr	r6, [sp, #8]
   47394:	b	4739c <fputs@plt+0x35fe8>
   47398:	mov	r0, #0
   4739c:	ldrb	r1, [r4, #4]
   473a0:	cmp	r1, #0
   473a4:	beq	473f0 <fputs@plt+0x3603c>
   473a8:	cmp	sl, #0
   473ac:	ldrne	r1, [sl]
   473b0:	addne	r0, r1, r0
   473b4:	strne	r0, [sl]
   473b8:	cmp	r8, #0
   473bc:	beq	47420 <fputs@plt+0x3606c>
   473c0:	ldr	r0, [r4, #52]	; 0x34
   473c4:	ldr	r2, [r4, #84]	; 0x54
   473c8:	mov	r1, r4
   473cc:	bl	44a28 <fputs@plt+0x33674>
   473d0:	mov	r5, r0
   473d4:	mov	r0, #0
   473d8:	strb	r0, [r4, #8]
   473dc:	ldr	r0, [r4, #72]	; 0x48
   473e0:	bl	2df48 <fputs@plt+0x1cb94>
   473e4:	mov	r0, r5
   473e8:	sub	sp, fp, #28
   473ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   473f0:	ldr	r0, [r4, #56]	; 0x38
   473f4:	mov	r2, #1
   473f8:	mov	r3, sl
   473fc:	add	r0, r0, r6
   47400:	ldr	r0, [r0, #8]
   47404:	rev	r1, r0
   47408:	mov	r0, r7
   4740c:	bl	4722c <fputs@plt+0x35e78>
   47410:	mov	r5, r0
   47414:	cmp	r0, #0
   47418:	bne	473d4 <fputs@plt+0x36020>
   4741c:	b	473b8 <fputs@plt+0x36004>
   47420:	ldr	r0, [r4, #72]	; 0x48
   47424:	bl	18b3c <fputs@plt+0x7788>
   47428:	mov	r5, r0
   4742c:	cmp	r0, #0
   47430:	bne	473d4 <fputs@plt+0x36020>
   47434:	ldr	r0, [r4, #56]	; 0x38
   47438:	ldrb	r0, [r0, r6]
   4743c:	orr	r1, r0, #8
   47440:	mov	r0, r4
   47444:	bl	2f1c8 <fputs@plt+0x1de14>
   47448:	mov	r5, #0
   4744c:	b	473d4 <fputs@plt+0x36020>
   47450:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   47454:	add	fp, sp, #24
   47458:	sub	sp, sp, #8
   4745c:	ldr	r5, [r0]
   47460:	mov	r4, r0
   47464:	mov	r7, #7
   47468:	ldrb	r0, [r5, #69]	; 0x45
   4746c:	cmp	r0, #0
   47470:	bne	47524 <fputs@plt+0x36170>
   47474:	ldrb	r0, [r5, #26]
   47478:	tst	r0, #1
   4747c:	bne	474f0 <fputs@plt+0x3613c>
   47480:	mov	r6, r2
   47484:	movw	r2, #8721	; 0x2211
   47488:	cmp	r1, #0
   4748c:	mov	r0, r5
   47490:	movt	r2, #9
   47494:	movne	r2, r1
   47498:	movw	r1, #1394	; 0x572
   4749c:	movt	r1, #9
   474a0:	bl	1d380 <fputs@plt+0xbfcc>
   474a4:	mov	r8, r0
   474a8:	cmp	r6, #0
   474ac:	beq	474cc <fputs@plt+0x36118>
   474b0:	movw	r1, #1425	; 0x591
   474b4:	mov	r0, r5
   474b8:	mov	r2, r8
   474bc:	mov	r3, r6
   474c0:	movt	r1, #9
   474c4:	bl	1d380 <fputs@plt+0xbfcc>
   474c8:	mov	r8, r0
   474cc:	ldr	r0, [r4, #4]
   474d0:	ldr	r1, [r0]
   474d4:	mov	r0, r5
   474d8:	bl	13ce4 <fputs@plt+0x2930>
   474dc:	ldr	r0, [r4, #4]
   474e0:	str	r8, [r0]
   474e4:	ldrb	r0, [r5, #69]	; 0x45
   474e8:	cmp	r0, #0
   474ec:	bne	47524 <fputs@plt+0x36170>
   474f0:	movw	r0, #63693	; 0xf8cd
   474f4:	movw	r1, #64300	; 0xfb2c
   474f8:	movw	r2, #64598	; 0xfc56
   474fc:	movw	r3, #44130	; 0xac62
   47500:	mov	r7, #11
   47504:	movt	r0, #8
   47508:	movt	r1, #8
   4750c:	movt	r2, #8
   47510:	movt	r3, #1
   47514:	add	r0, r0, #20
   47518:	str	r0, [sp]
   4751c:	mov	r0, #11
   47520:	bl	15d70 <fputs@plt+0x49bc>
   47524:	str	r7, [r4, #12]
   47528:	sub	sp, fp, #24
   4752c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   47530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47534:	add	fp, sp, #28
   47538:	sub	sp, sp, #4
   4753c:	mov	r6, r0
   47540:	ldr	r0, [r0, #20]
   47544:	cmp	r0, #1
   47548:	blt	475d4 <fputs@plt+0x36220>
   4754c:	mov	sl, r2
   47550:	mov	r9, r1
   47554:	mov	r7, #0
   47558:	mov	r8, sp
   4755c:	mov	r5, #0
   47560:	ldr	r1, [r6, #16]
   47564:	cmp	r5, #2
   47568:	mov	r0, r5
   4756c:	eorcc	r0, r0, #1
   47570:	cmp	sl, #0
   47574:	add	r2, r1, r0, lsl #4
   47578:	ldr	r4, [r2, #12]
   4757c:	beq	47594 <fputs@plt+0x361e0>
   47580:	ldr	r1, [r1, r0, lsl #4]
   47584:	mov	r0, sl
   47588:	bl	15fac <fputs@plt+0x4bf8>
   4758c:	cmp	r0, #0
   47590:	bne	475c0 <fputs@plt+0x3620c>
   47594:	add	r0, r4, #24
   47598:	mov	r1, r9
   4759c:	mov	r2, r8
   475a0:	bl	47784 <fputs@plt+0x363d0>
   475a4:	cmp	r0, #0
   475a8:	beq	475bc <fputs@plt+0x36208>
   475ac:	ldr	r7, [r0, #8]
   475b0:	cmp	r7, #0
   475b4:	beq	475c0 <fputs@plt+0x3620c>
   475b8:	b	475d8 <fputs@plt+0x36224>
   475bc:	mov	r7, #0
   475c0:	ldr	r0, [r6, #20]
   475c4:	add	r5, r5, #1
   475c8:	cmp	r5, r0
   475cc:	blt	47560 <fputs@plt+0x361ac>
   475d0:	b	475d8 <fputs@plt+0x36224>
   475d4:	mov	r7, #0
   475d8:	mov	r0, r7
   475dc:	sub	sp, fp, #28
   475e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   475e4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   475e8:	add	fp, sp, #24
   475ec:	mov	r2, r0
   475f0:	ldrb	r0, [r0]
   475f4:	mov	lr, #0
   475f8:	cmp	r0, #43	; 0x2b
   475fc:	beq	47618 <fputs@plt+0x36264>
   47600:	cmp	r0, #48	; 0x30
   47604:	beq	47620 <fputs@plt+0x3626c>
   47608:	cmp	r0, #45	; 0x2d
   4760c:	addeq	r2, r2, #1
   47610:	moveq	lr, #1
   47614:	b	4764c <fputs@plt+0x36298>
   47618:	add	r2, r2, #1
   4761c:	b	4764c <fputs@plt+0x36298>
   47620:	ldrb	r0, [r2, #1]
   47624:	orr	r0, r0, #32
   47628:	cmp	r0, #120	; 0x78
   4762c:	bne	4764c <fputs@plt+0x36298>
   47630:	mov	r4, r2
   47634:	movw	ip, #49548	; 0xc18c
   47638:	ldrb	r3, [r4, #2]!
   4763c:	movt	ip, #8
   47640:	ldrb	r0, [ip, r3]
   47644:	tst	r0, #8
   47648:	bne	476f4 <fputs@plt+0x36340>
   4764c:	ldrb	r3, [r2], #1
   47650:	cmp	r3, #48	; 0x30
   47654:	beq	4764c <fputs@plt+0x36298>
   47658:	sub	r0, r3, #48	; 0x30
   4765c:	mov	r4, #0
   47660:	mov	r5, #0
   47664:	uxtb	r7, r0
   47668:	mov	r0, #0
   4766c:	cmp	r7, #9
   47670:	bhi	476c8 <fputs@plt+0x36314>
   47674:	mov	ip, #10
   47678:	mvn	r8, #47	; 0x2f
   4767c:	mov	r4, #0
   47680:	mov	r5, #0
   47684:	mov	r6, #0
   47688:	add	r7, r6, #1
   4768c:	cmp	r7, #10
   47690:	movhi	r0, #0
   47694:	pophi	{r4, r5, r6, r7, r8, r9, fp, pc}
   47698:	umull	r9, r4, r4, ip
   4769c:	add	r5, r5, r5, lsl #2
   476a0:	uxtab	r3, r8, r3
   476a4:	add	r5, r4, r5, lsl #1
   476a8:	adds	r4, r9, r3
   476ac:	adc	r5, r5, r3, asr #31
   476b0:	ldrb	r3, [r2, r6]
   476b4:	sub	r6, r3, #48	; 0x30
   476b8:	uxtb	r6, r6
   476bc:	cmp	r6, #10
   476c0:	mov	r6, r7
   476c4:	bcc	47688 <fputs@plt+0x362d4>
   476c8:	subs	r2, r4, lr
   476cc:	mvn	r7, #-2147483648	; 0x80000000
   476d0:	sbc	r3, r5, #0
   476d4:	subs	r2, r7, r2
   476d8:	rscs	r2, r3, #0
   476dc:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   476e0:	cmp	lr, #0
   476e4:	rsbne	r4, r4, #0
   476e8:	str	r4, [r1]
   476ec:	mov	r0, #1
   476f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   476f4:	cmp	r3, #48	; 0x30
   476f8:	bne	47710 <fputs@plt+0x3635c>
   476fc:	add	r0, r2, #3
   47700:	ldrb	r3, [r0], #1
   47704:	cmp	r3, #48	; 0x30
   47708:	beq	47700 <fputs@plt+0x3634c>
   4770c:	sub	r4, r0, #1
   47710:	ldrb	r2, [ip, r3]
   47714:	mov	r7, #1
   47718:	mov	r0, #0
   4771c:	tst	r2, #8
   47720:	mov	r2, #0
   47724:	beq	4776c <fputs@plt+0x363b8>
   47728:	mov	r2, #0
   4772c:	mov	r6, #1
   47730:	ubfx	r7, r3, #6, #1
   47734:	cmp	r6, #7
   47738:	orr	r7, r7, r7, lsl #3
   4773c:	add	r3, r7, r3
   47740:	and	r3, r3, #15
   47744:	orr	r2, r3, r2, lsl #4
   47748:	ldrb	r3, [r4, r6]
   4774c:	ldrb	r7, [ip, r3]
   47750:	and	r7, r7, #8
   47754:	bhi	47764 <fputs@plt+0x363b0>
   47758:	add	r6, r6, #1
   4775c:	cmp	r7, #0
   47760:	bne	47730 <fputs@plt+0x3637c>
   47764:	clz	r3, r7
   47768:	lsr	r7, r3, #5
   4776c:	cmp	r2, #0
   47770:	blt	476f0 <fputs@plt+0x3633c>
   47774:	cmp	r7, #0
   47778:	beq	476f0 <fputs@plt+0x3633c>
   4777c:	str	r2, [r1]
   47780:	b	476ec <fputs@plt+0x36338>
   47784:	push	{r4, r5, r6, r7, fp, lr}
   47788:	add	fp, sp, #16
   4778c:	mov	r4, r1
   47790:	ldr	r1, [r0, #12]
   47794:	cmp	r1, #0
   47798:	beq	477d8 <fputs@plt+0x36424>
   4779c:	ldrb	r6, [r4]
   477a0:	cmp	r6, #0
   477a4:	beq	477e8 <fputs@plt+0x36434>
   477a8:	movw	r5, #49236	; 0xc054
   477ac:	add	r7, r4, #1
   477b0:	mov	r3, #0
   477b4:	movt	r5, #8
   477b8:	uxtb	r6, r6
   477bc:	eor	r3, r3, r3, lsl #3
   477c0:	ldrb	r6, [r5, r6]
   477c4:	eor	r3, r3, r6
   477c8:	ldrb	r6, [r7], #1
   477cc:	cmp	r6, #0
   477d0:	bne	477b8 <fputs@plt+0x36404>
   477d4:	b	477ec <fputs@plt+0x36438>
   477d8:	add	r1, r0, #4
   477dc:	add	r3, r0, #8
   477e0:	mov	r0, #0
   477e4:	b	47800 <fputs@plt+0x3644c>
   477e8:	mov	r3, #0
   477ec:	ldr	r0, [r0]
   477f0:	udiv	r7, r3, r0
   477f4:	mls	r0, r7, r0, r3
   477f8:	add	r1, r1, r0, lsl #3
   477fc:	add	r3, r1, #4
   47800:	ldr	r7, [r1]
   47804:	ldr	r6, [r3]
   47808:	mov	r5, #0
   4780c:	str	r0, [r2]
   47810:	cmp	r7, #0
   47814:	beq	47840 <fputs@plt+0x3648c>
   47818:	ldr	r0, [r6, #12]
   4781c:	mov	r1, r4
   47820:	bl	15fac <fputs@plt+0x4bf8>
   47824:	cmp	r0, #0
   47828:	beq	4783c <fputs@plt+0x36488>
   4782c:	ldr	r6, [r6]
   47830:	subs	r7, r7, #1
   47834:	bne	47818 <fputs@plt+0x36464>
   47838:	b	47840 <fputs@plt+0x3648c>
   4783c:	mov	r5, r6
   47840:	mov	r0, r5
   47844:	pop	{r4, r5, r6, r7, fp, pc}
   47848:	push	{r4, r5, r6, sl, fp, lr}
   4784c:	add	fp, sp, #16
   47850:	mov	r4, r0
   47854:	ldr	r5, [r0, #8]
   47858:	ldr	r0, [r0, #12]
   4785c:	ldrh	r6, [r4, #50]	; 0x32
   47860:	ldrsh	r1, [r0, #38]	; 0x26
   47864:	mov	r0, r5
   47868:	cmp	r1, #33	; 0x21
   4786c:	movle	r1, #33	; 0x21
   47870:	cmp	r6, #5
   47874:	movcs	r6, #5
   47878:	strh	r1, [r0], #2
   4787c:	lsl	r1, r6, #1
   47880:	uxth	r2, r1
   47884:	movw	r1, #51432	; 0xc8e8
   47888:	movt	r1, #8
   4788c:	bl	1121c <memcpy@plt>
   47890:	ldrh	r0, [r4, #50]	; 0x32
   47894:	cmp	r6, r0
   47898:	bcs	478bc <fputs@plt+0x36508>
   4789c:	add	r0, r5, r6, lsl #1
   478a0:	mov	r2, #23
   478a4:	add	r1, r0, #2
   478a8:	strh	r2, [r1], #2
   478ac:	add	r6, r6, #1
   478b0:	ldrh	r0, [r4, #50]	; 0x32
   478b4:	cmp	r6, r0
   478b8:	bcc	478a8 <fputs@plt+0x364f4>
   478bc:	ldrb	r1, [r4, #54]	; 0x36
   478c0:	cmp	r1, #0
   478c4:	addne	r0, r5, r0, lsl #1
   478c8:	movne	r1, #0
   478cc:	strhne	r1, [r0]
   478d0:	pop	{r4, r5, r6, sl, fp, pc}
   478d4:	push	{r4, r5, r6, r7, fp, lr}
   478d8:	add	fp, sp, #16
   478dc:	sub	sp, sp, #56	; 0x38
   478e0:	cmp	r2, #0
   478e4:	beq	479e0 <fputs@plt+0x3662c>
   478e8:	ldr	r1, [r2]
   478ec:	mov	r5, r2
   478f0:	cmp	r1, #0
   478f4:	beq	479e0 <fputs@plt+0x3662c>
   478f8:	mov	r6, r0
   478fc:	ldr	r0, [r5, #8]
   47900:	cmp	r0, #0
   47904:	beq	479e0 <fputs@plt+0x3662c>
   47908:	ldm	r6, {r0, r2}
   4790c:	bl	22808 <fputs@plt+0x11454>
   47910:	cmp	r0, #0
   47914:	beq	479e0 <fputs@plt+0x3662c>
   47918:	ldr	r7, [r5, #4]
   4791c:	mov	r4, r0
   47920:	cmp	r7, #0
   47924:	beq	479bc <fputs@plt+0x36608>
   47928:	ldr	r0, [r5]
   4792c:	cmp	r0, #0
   47930:	beq	47944 <fputs@plt+0x36590>
   47934:	mov	r1, r7
   47938:	bl	15fac <fputs@plt+0x4bf8>
   4793c:	cmp	r0, #0
   47940:	beq	47998 <fputs@plt+0x365e4>
   47944:	ldm	r6, {r0, r2}
   47948:	mov	r1, r7
   4794c:	bl	47530 <fputs@plt+0x3617c>
   47950:	mov	r6, r0
   47954:	ldr	r0, [r5, #8]
   47958:	cmp	r6, #0
   4795c:	beq	479c0 <fputs@plt+0x3660c>
   47960:	ldrb	r1, [r6, #55]	; 0x37
   47964:	and	r1, r1, #251	; 0xfb
   47968:	mov	r3, r6
   4796c:	strb	r1, [r6, #55]	; 0x37
   47970:	ldrh	r1, [r6, #50]	; 0x32
   47974:	ldr	r2, [r6, #8]
   47978:	add	r1, r1, #1
   4797c:	bl	479f4 <fputs@plt+0x36640>
   47980:	ldr	r0, [r6, #36]	; 0x24
   47984:	cmp	r0, #0
   47988:	ldreq	r0, [r6, #8]
   4798c:	ldrheq	r0, [r0]
   47990:	strheq	r0, [r4, #38]	; 0x26
   47994:	b	479e0 <fputs@plt+0x3662c>
   47998:	ldr	r6, [r4, #8]
   4799c:	b	479b4 <fputs@plt+0x36600>
   479a0:	ldrb	r1, [r6, #55]	; 0x37
   479a4:	and	r0, r1, #3
   479a8:	cmp	r0, #2
   479ac:	beq	479ec <fputs@plt+0x36638>
   479b0:	ldr	r6, [r6, #20]
   479b4:	cmp	r6, #0
   479b8:	bne	479a0 <fputs@plt+0x365ec>
   479bc:	ldr	r0, [r5, #8]
   479c0:	ldrh	r1, [r4, #40]	; 0x28
   479c4:	add	r2, r4, #38	; 0x26
   479c8:	mov	r3, sp
   479cc:	strh	r1, [sp, #48]	; 0x30
   479d0:	mov	r1, #1
   479d4:	bl	479f4 <fputs@plt+0x36640>
   479d8:	ldrh	r0, [sp, #48]	; 0x30
   479dc:	strh	r0, [r4, #40]	; 0x28
   479e0:	mov	r0, #0
   479e4:	sub	sp, fp, #16
   479e8:	pop	{r4, r5, r6, r7, fp, pc}
   479ec:	ldr	r0, [r5, #8]
   479f0:	b	47964 <fputs@plt+0x365b0>
   479f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   479f8:	add	fp, sp, #28
   479fc:	sub	sp, sp, #4
   47a00:	mov	r9, r3
   47a04:	mov	sl, r0
   47a08:	cmp	r1, #1
   47a0c:	blt	47aa8 <fputs@plt+0x366f4>
   47a10:	mov	r7, r1
   47a14:	ldrb	r1, [sl]
   47a18:	cmp	r1, #0
   47a1c:	beq	47aa8 <fputs@plt+0x366f4>
   47a20:	mov	r6, r2
   47a24:	mov	r4, #0
   47a28:	sub	r0, r1, #48	; 0x30
   47a2c:	uxtb	r0, r0
   47a30:	cmp	r0, #9
   47a34:	bhi	47a68 <fputs@plt+0x366b4>
   47a38:	mov	r0, #0
   47a3c:	mov	r5, sl
   47a40:	add	r0, r0, r0, lsl #2
   47a44:	lsl	r0, r0, #1
   47a48:	uxtab	r0, r0, r1
   47a4c:	ldrb	r1, [r5, #1]!
   47a50:	sub	r0, r0, #48	; 0x30
   47a54:	sub	r2, r1, #48	; 0x30
   47a58:	uxtb	r2, r2
   47a5c:	cmp	r2, #10
   47a60:	bcc	47a40 <fputs@plt+0x3668c>
   47a64:	b	47a70 <fputs@plt+0x366bc>
   47a68:	mov	r5, sl
   47a6c:	mov	r0, #0
   47a70:	mov	r1, #0
   47a74:	bl	47bb0 <fputs@plt+0x367fc>
   47a78:	add	r1, r6, r4, lsl #1
   47a7c:	mov	sl, r5
   47a80:	add	r4, r4, #1
   47a84:	strh	r0, [r1]
   47a88:	ldrb	r0, [sl], #1
   47a8c:	cmp	r0, #32
   47a90:	movne	sl, r5
   47a94:	cmp	r4, r7
   47a98:	bge	47aa8 <fputs@plt+0x366f4>
   47a9c:	ldrb	r1, [sl]
   47aa0:	cmp	r1, #0
   47aa4:	bne	47a28 <fputs@plt+0x36674>
   47aa8:	ldrb	r0, [r9, #55]	; 0x37
   47aac:	and	r0, r0, #187	; 0xbb
   47ab0:	strb	r0, [r9, #55]	; 0x37
   47ab4:	ldrb	r0, [sl]
   47ab8:	cmp	r0, #0
   47abc:	beq	47ba8 <fputs@plt+0x367f4>
   47ac0:	movw	r6, #1474	; 0x5c2
   47ac4:	movw	r7, #49540	; 0xc184
   47ac8:	movw	r8, #1485	; 0x5cd
   47acc:	mov	r4, #0
   47ad0:	mov	r5, sp
   47ad4:	movt	r6, #9
   47ad8:	movt	r7, #8
   47adc:	movt	r8, #9
   47ae0:	b	47b10 <fputs@plt+0x3675c>
   47ae4:	movw	r0, #1495	; 0x5d7
   47ae8:	mov	r1, sl
   47aec:	mov	r2, r7
   47af0:	mov	r3, #91	; 0x5b
   47af4:	movt	r0, #9
   47af8:	bl	1df6c <fputs@plt+0xcbb8>
   47afc:	cmp	r0, #0
   47b00:	beq	47b78 <fputs@plt+0x367c4>
   47b04:	ldrb	r0, [r9, #55]	; 0x37
   47b08:	orr	r0, r0, #64	; 0x40
   47b0c:	b	47b34 <fputs@plt+0x36780>
   47b10:	mov	r0, r6
   47b14:	mov	r1, sl
   47b18:	mov	r2, r7
   47b1c:	mov	r3, #91	; 0x5b
   47b20:	bl	1df6c <fputs@plt+0xcbb8>
   47b24:	cmp	r0, #0
   47b28:	beq	47b3c <fputs@plt+0x36788>
   47b2c:	ldrb	r0, [r9, #55]	; 0x37
   47b30:	orr	r0, r0, #4
   47b34:	strb	r0, [r9, #55]	; 0x37
   47b38:	b	47b78 <fputs@plt+0x367c4>
   47b3c:	mov	r0, r8
   47b40:	mov	r1, sl
   47b44:	mov	r2, r7
   47b48:	mov	r3, #91	; 0x5b
   47b4c:	bl	1df6c <fputs@plt+0xcbb8>
   47b50:	cmp	r0, #0
   47b54:	beq	47ae4 <fputs@plt+0x36730>
   47b58:	add	r0, sl, #3
   47b5c:	mov	r1, r5
   47b60:	str	r4, [sp]
   47b64:	bl	475e4 <fputs@plt+0x36230>
   47b68:	ldr	r0, [sp]
   47b6c:	asr	r1, r0, #31
   47b70:	bl	47bb0 <fputs@plt+0x367fc>
   47b74:	strh	r0, [r9, #48]	; 0x30
   47b78:	ldrb	r0, [sl]
   47b7c:	cmp	r0, #0
   47b80:	beq	47ba0 <fputs@plt+0x367ec>
   47b84:	cmp	r0, #32
   47b88:	beq	47b94 <fputs@plt+0x367e0>
   47b8c:	add	sl, sl, #1
   47b90:	b	47b78 <fputs@plt+0x367c4>
   47b94:	ldrb	r0, [sl, #1]!
   47b98:	cmp	r0, #32
   47b9c:	beq	47b94 <fputs@plt+0x367e0>
   47ba0:	cmp	r0, #0
   47ba4:	bne	47b10 <fputs@plt+0x3675c>
   47ba8:	sub	sp, fp, #28
   47bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47bb0:	subs	r2, r0, #8
   47bb4:	sbcs	r2, r1, #0
   47bb8:	bcs	47bf8 <fputs@plt+0x36844>
   47bbc:	subs	r3, r0, #2
   47bc0:	mov	r2, #0
   47bc4:	sbcs	r3, r1, #0
   47bc8:	bcc	47c98 <fputs@plt+0x368e4>
   47bcc:	mov	r2, #40	; 0x28
   47bd0:	mov	ip, #8
   47bd4:	lsl	r1, r1, #1
   47bd8:	lsl	r3, r0, #1
   47bdc:	sub	r2, r2, #10
   47be0:	orr	r1, r1, r0, lsr #31
   47be4:	rsbs	r0, ip, r0, lsl #1
   47be8:	sbcs	r0, r1, #0
   47bec:	mov	r0, r3
   47bf0:	bcc	47bd4 <fputs@plt+0x36820>
   47bf4:	b	47c7c <fputs@plt+0x368c8>
   47bf8:	subs	r3, r0, #256	; 0x100
   47bfc:	mov	r2, #40	; 0x28
   47c00:	sbcs	r3, r1, #0
   47c04:	bcc	47c38 <fputs@plt+0x36884>
   47c08:	mov	r2, #40	; 0x28
   47c0c:	lsr	r3, r0, #4
   47c10:	lsr	r0, r0, #12
   47c14:	add	r2, r2, #40	; 0x28
   47c18:	orr	r0, r0, r1, lsl #20
   47c1c:	orr	ip, r3, r1, lsl #28
   47c20:	orr	r0, r0, r1, lsr #12
   47c24:	lsr	r1, r1, #4
   47c28:	cmp	r0, #0
   47c2c:	mov	r0, ip
   47c30:	bne	47c0c <fputs@plt+0x36858>
   47c34:	b	47c3c <fputs@plt+0x36888>
   47c38:	mov	ip, r0
   47c3c:	subs	r0, ip, #16
   47c40:	sbcs	r0, r1, #0
   47c44:	bcc	47c78 <fputs@plt+0x368c4>
   47c48:	push	{fp, lr}
   47c4c:	mov	fp, sp
   47c50:	lsrs	lr, r1, #1
   47c54:	add	r2, r2, #10
   47c58:	rrx	r3, ip
   47c5c:	rsbs	r0, ip, #31
   47c60:	rscs	r0, r1, #0
   47c64:	mov	ip, r3
   47c68:	mov	r1, lr
   47c6c:	bcc	47c50 <fputs@plt+0x3689c>
   47c70:	pop	{fp, lr}
   47c74:	b	47c7c <fputs@plt+0x368c8>
   47c78:	mov	r3, ip
   47c7c:	movw	r1, #15492	; 0x3c84
   47c80:	and	r0, r3, #7
   47c84:	movt	r1, #9
   47c88:	add	r0, r1, r0, lsl #1
   47c8c:	ldrh	r0, [r0]
   47c90:	add	r0, r2, r0
   47c94:	sub	r2, r0, #10
   47c98:	sxth	r0, r2
   47c9c:	bx	lr
   47ca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47ca4:	add	fp, sp, #28
   47ca8:	sub	sp, sp, #12
   47cac:	mov	r7, r2
   47cb0:	add	r2, sp, #8
   47cb4:	mov	r6, r1
   47cb8:	mov	r4, r0
   47cbc:	bl	47784 <fputs@plt+0x363d0>
   47cc0:	cmp	r0, #0
   47cc4:	beq	47ce0 <fputs@plt+0x3692c>
   47cc8:	ldr	r5, [r0, #8]
   47ccc:	cmp	r7, #0
   47cd0:	beq	47d48 <fputs@plt+0x36994>
   47cd4:	str	r7, [r0, #8]
   47cd8:	str	r6, [r0, #12]
   47cdc:	b	47db4 <fputs@plt+0x36a00>
   47ce0:	cmp	r7, #0
   47ce4:	beq	47d40 <fputs@plt+0x3698c>
   47ce8:	mov	r0, #16
   47cec:	mov	r1, #0
   47cf0:	bl	142d0 <fputs@plt+0x2f1c>
   47cf4:	cmp	r0, #0
   47cf8:	beq	47db0 <fputs@plt+0x369fc>
   47cfc:	str	r7, [r0, #8]
   47d00:	str	r6, [r0, #12]
   47d04:	mov	r5, r0
   47d08:	ldr	r0, [r4, #4]
   47d0c:	add	r0, r0, #1
   47d10:	str	r0, [r4, #4]
   47d14:	cmp	r0, #10
   47d18:	ldrcs	r1, [r4]
   47d1c:	cmpcs	r0, r1, lsl #1
   47d20:	bhi	47dc0 <fputs@plt+0x36a0c>
   47d24:	ldr	r1, [r4, #12]
   47d28:	ldr	r0, [sp, #8]
   47d2c:	mov	r2, r5
   47d30:	cmp	r1, #0
   47d34:	addne	r1, r1, r0, lsl #3
   47d38:	mov	r0, r4
   47d3c:	bl	47f34 <fputs@plt+0x36b80>
   47d40:	mov	r5, #0
   47d44:	b	47db4 <fputs@plt+0x36a00>
   47d48:	ldm	r0, {r2, r3}
   47d4c:	ldr	r1, [sp, #8]
   47d50:	cmp	r3, #0
   47d54:	streq	r2, [r4, #8]
   47d58:	strne	r2, [r3]
   47d5c:	ldrne	r2, [r0]
   47d60:	cmp	r2, #0
   47d64:	strne	r3, [r2, #4]
   47d68:	ldr	r3, [r4, #12]
   47d6c:	cmp	r3, #0
   47d70:	beq	47d90 <fputs@plt+0x369dc>
   47d74:	add	r7, r3, r1, lsl #3
   47d78:	ldr	r6, [r7, #4]!
   47d7c:	cmp	r6, r0
   47d80:	streq	r2, [r7]
   47d84:	ldr	r2, [r3, r1, lsl #3]
   47d88:	sub	r2, r2, #1
   47d8c:	str	r2, [r3, r1, lsl #3]
   47d90:	bl	14400 <fputs@plt+0x304c>
   47d94:	ldr	r0, [r4, #4]
   47d98:	subs	r0, r0, #1
   47d9c:	str	r0, [r4, #4]
   47da0:	bne	47db4 <fputs@plt+0x36a00>
   47da4:	mov	r0, r4
   47da8:	bl	4191c <fputs@plt+0x30568>
   47dac:	b	47db4 <fputs@plt+0x36a00>
   47db0:	mov	r5, r7
   47db4:	mov	r0, r5
   47db8:	sub	sp, fp, #28
   47dbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47dc0:	lsl	r2, r0, #4
   47dc4:	lsl	r7, r0, #1
   47dc8:	cmp	r2, #1024	; 0x400
   47dcc:	movwhi	r7, #128	; 0x80
   47dd0:	cmp	r7, r1
   47dd4:	beq	47d24 <fputs@plt+0x36970>
   47dd8:	movw	r0, #35612	; 0x8b1c
   47ddc:	movt	r0, #10
   47de0:	ldr	r0, [r0]
   47de4:	cmp	r0, #0
   47de8:	beq	47df0 <fputs@plt+0x36a3c>
   47dec:	blx	r0
   47df0:	lsl	r0, r7, #3
   47df4:	mov	r1, #0
   47df8:	bl	142d0 <fputs@plt+0x2f1c>
   47dfc:	mov	r7, r0
   47e00:	movw	r0, #35616	; 0x8b20
   47e04:	movt	r0, #10
   47e08:	ldr	r0, [r0]
   47e0c:	cmp	r0, #0
   47e10:	beq	47e18 <fputs@plt+0x36a64>
   47e14:	blx	r0
   47e18:	cmp	r7, #0
   47e1c:	beq	47d24 <fputs@plt+0x36970>
   47e20:	ldr	r0, [r4, #12]
   47e24:	str	r5, [sp]
   47e28:	bl	14400 <fputs@plt+0x304c>
   47e2c:	movw	r0, #16696	; 0x4138
   47e30:	str	r7, [r4, #12]
   47e34:	movt	r0, #10
   47e38:	ldr	r1, [r0, #52]	; 0x34
   47e3c:	mov	r0, r7
   47e40:	blx	r1
   47e44:	lsr	sl, r0, #3
   47e48:	bic	r2, r0, #7
   47e4c:	mov	r0, r7
   47e50:	mov	r1, #0
   47e54:	mov	r9, #0
   47e58:	str	r7, [sp, #4]
   47e5c:	str	sl, [r4]
   47e60:	bl	11174 <memset@plt>
   47e64:	ldr	r2, [r4, #8]
   47e68:	str	r9, [r4, #8]
   47e6c:	cmp	r2, #0
   47e70:	beq	47ee4 <fputs@plt+0x36b30>
   47e74:	movw	r5, #49236	; 0xc054
   47e78:	movt	r5, #8
   47e7c:	ldr	r0, [r2, #12]
   47e80:	ldrb	r3, [r0]
   47e84:	cmp	r3, #0
   47e88:	beq	47eb8 <fputs@plt+0x36b04>
   47e8c:	ldr	r7, [sp, #4]
   47e90:	add	r1, r0, #1
   47e94:	mov	r0, #0
   47e98:	uxtb	r3, r3
   47e9c:	eor	r0, r0, r0, lsl #3
   47ea0:	ldrb	r3, [r5, r3]
   47ea4:	eor	r0, r0, r3
   47ea8:	ldrb	r3, [r1], #1
   47eac:	cmp	r3, #0
   47eb0:	bne	47e98 <fputs@plt+0x36ae4>
   47eb4:	b	47ec0 <fputs@plt+0x36b0c>
   47eb8:	ldr	r7, [sp, #4]
   47ebc:	mov	r0, #0
   47ec0:	udiv	r1, r0, sl
   47ec4:	ldr	r8, [r2]
   47ec8:	mls	r0, r1, sl, r0
   47ecc:	add	r1, r7, r0, lsl #3
   47ed0:	mov	r0, r4
   47ed4:	bl	47f34 <fputs@plt+0x36b80>
   47ed8:	cmp	r8, #0
   47edc:	mov	r2, r8
   47ee0:	bne	47e7c <fputs@plt+0x36ac8>
   47ee4:	ldrb	r0, [r6]
   47ee8:	cmp	r0, #0
   47eec:	beq	47f1c <fputs@plt+0x36b68>
   47ef0:	movw	r2, #49236	; 0xc054
   47ef4:	add	r1, r6, #1
   47ef8:	mov	r9, #0
   47efc:	movt	r2, #8
   47f00:	uxtb	r0, r0
   47f04:	eor	r3, r9, r9, lsl #3
   47f08:	ldrb	r0, [r2, r0]
   47f0c:	eor	r9, r3, r0
   47f10:	ldrb	r0, [r1], #1
   47f14:	cmp	r0, #0
   47f18:	bne	47f00 <fputs@plt+0x36b4c>
   47f1c:	ldr	r0, [r4]
   47f20:	ldr	r5, [sp]
   47f24:	udiv	r1, r9, r0
   47f28:	mls	r0, r1, r0, r9
   47f2c:	str	r0, [sp, #8]
   47f30:	b	47d24 <fputs@plt+0x36970>
   47f34:	cmp	r1, #0
   47f38:	beq	47f90 <fputs@plt+0x36bdc>
   47f3c:	ldr	r3, [r1]
   47f40:	cmp	r3, #0
   47f44:	beq	47f84 <fputs@plt+0x36bd0>
   47f48:	add	r3, r3, #1
   47f4c:	str	r3, [r1]
   47f50:	ldr	r3, [r1, #4]
   47f54:	str	r2, [r1, #4]
   47f58:	cmp	r3, #0
   47f5c:	beq	47f90 <fputs@plt+0x36bdc>
   47f60:	str	r3, [r2]
   47f64:	ldr	r1, [r3, #4]!
   47f68:	str	r1, [r2, #4]
   47f6c:	ldr	r1, [r3]
   47f70:	cmp	r1, #0
   47f74:	addeq	r1, r0, #8
   47f78:	mov	r0, r3
   47f7c:	str	r2, [r1]
   47f80:	b	47fa8 <fputs@plt+0x36bf4>
   47f84:	mov	r3, #1
   47f88:	str	r3, [r1]
   47f8c:	str	r2, [r1, #4]
   47f90:	ldr	r1, [r0, #8]!
   47f94:	cmp	r1, #0
   47f98:	str	r1, [r2]
   47f9c:	strne	r2, [r1, #4]
   47fa0:	mov	r1, #0
   47fa4:	str	r1, [r2, #4]
   47fa8:	str	r2, [r0]
   47fac:	bx	lr
   47fb0:	push	{r4, r5, fp, lr}
   47fb4:	add	fp, sp, #8
   47fb8:	mov	r4, r1
   47fbc:	ldr	r1, [r1, #36]	; 0x24
   47fc0:	mov	r5, r0
   47fc4:	bl	48008 <fputs@plt+0x36c54>
   47fc8:	ldr	r1, [r4, #40]	; 0x28
   47fcc:	mov	r0, r5
   47fd0:	bl	480a8 <fputs@plt+0x36cf4>
   47fd4:	ldr	r1, [r4, #16]
   47fd8:	mov	r0, r5
   47fdc:	bl	13ce4 <fputs@plt+0x2930>
   47fe0:	ldrb	r0, [r4, #55]	; 0x37
   47fe4:	tst	r0, #16
   47fe8:	beq	47ff8 <fputs@plt+0x36c44>
   47fec:	ldr	r1, [r4, #32]
   47ff0:	mov	r0, r5
   47ff4:	bl	13ce4 <fputs@plt+0x2930>
   47ff8:	mov	r0, r5
   47ffc:	mov	r1, r4
   48000:	pop	{r4, r5, fp, lr}
   48004:	b	13ce4 <fputs@plt+0x2930>
   48008:	push	{r4, r5, fp, lr}
   4800c:	add	fp, sp, #8
   48010:	cmp	r1, #0
   48014:	popeq	{r4, r5, fp, pc}
   48018:	mov	r5, r0
   4801c:	ldrb	r0, [r1, #5]
   48020:	mov	r4, r1
   48024:	tst	r0, #64	; 0x40
   48028:	bne	48088 <fputs@plt+0x36cd4>
   4802c:	ldr	r1, [r4, #12]
   48030:	mov	r0, r5
   48034:	bl	48008 <fputs@plt+0x36c54>
   48038:	ldr	r1, [r4, #16]
   4803c:	mov	r0, r5
   48040:	bl	48008 <fputs@plt+0x36c54>
   48044:	ldr	r0, [r4, #4]
   48048:	tst	r0, #65536	; 0x10000
   4804c:	beq	48060 <fputs@plt+0x36cac>
   48050:	ldr	r1, [r4, #8]
   48054:	mov	r0, r5
   48058:	bl	13ce4 <fputs@plt+0x2930>
   4805c:	ldr	r0, [r4, #4]
   48060:	tst	r0, #2048	; 0x800
   48064:	bne	48078 <fputs@plt+0x36cc4>
   48068:	ldr	r1, [r4, #20]
   4806c:	mov	r0, r5
   48070:	bl	480a8 <fputs@plt+0x36cf4>
   48074:	b	48088 <fputs@plt+0x36cd4>
   48078:	ldr	r1, [r4, #20]
   4807c:	mov	r0, r5
   48080:	mov	r2, #1
   48084:	bl	48128 <fputs@plt+0x36d74>
   48088:	ldrb	r0, [r4, #5]
   4808c:	tst	r0, #128	; 0x80
   48090:	bne	480a4 <fputs@plt+0x36cf0>
   48094:	mov	r0, r5
   48098:	mov	r1, r4
   4809c:	pop	{r4, r5, fp, lr}
   480a0:	b	13ce4 <fputs@plt+0x2930>
   480a4:	pop	{r4, r5, fp, pc}
   480a8:	cmp	r1, #0
   480ac:	bxeq	lr
   480b0:	push	{r4, r5, r6, r7, fp, lr}
   480b4:	add	fp, sp, #16
   480b8:	mov	r5, r0
   480bc:	ldm	r1, {r0, r6}
   480c0:	mov	r4, r1
   480c4:	cmp	r0, #1
   480c8:	blt	4810c <fputs@plt+0x36d58>
   480cc:	mov	r7, #0
   480d0:	ldr	r1, [r6]
   480d4:	mov	r0, r5
   480d8:	bl	48008 <fputs@plt+0x36c54>
   480dc:	ldr	r1, [r6, #4]
   480e0:	mov	r0, r5
   480e4:	bl	13ce4 <fputs@plt+0x2930>
   480e8:	ldr	r1, [r6, #8]
   480ec:	mov	r0, r5
   480f0:	bl	13ce4 <fputs@plt+0x2930>
   480f4:	ldr	r0, [r4]
   480f8:	add	r7, r7, #1
   480fc:	add	r6, r6, #20
   48100:	cmp	r7, r0
   48104:	blt	480d0 <fputs@plt+0x36d1c>
   48108:	ldr	r6, [r4, #4]
   4810c:	mov	r0, r5
   48110:	mov	r1, r6
   48114:	bl	13ce4 <fputs@plt+0x2930>
   48118:	mov	r0, r5
   4811c:	mov	r1, r4
   48120:	pop	{r4, r5, r6, r7, fp, lr}
   48124:	b	13ce4 <fputs@plt+0x2930>
   48128:	push	{r4, r5, r6, r7, fp, lr}
   4812c:	add	fp, sp, #16
   48130:	cmp	r1, #0
   48134:	popeq	{r4, r5, r6, r7, fp, pc}
   48138:	mov	r4, r0
   4813c:	clz	r0, r2
   48140:	mov	r5, r1
   48144:	lsr	r6, r0, #5
   48148:	ldr	r1, [r5]
   4814c:	ldr	r7, [r5, #48]	; 0x30
   48150:	mov	r0, r4
   48154:	bl	480a8 <fputs@plt+0x36cf4>
   48158:	ldr	r1, [r5, #28]
   4815c:	mov	r0, r4
   48160:	bl	481e0 <fputs@plt+0x36e2c>
   48164:	ldr	r1, [r5, #32]
   48168:	mov	r0, r4
   4816c:	bl	48008 <fputs@plt+0x36c54>
   48170:	ldr	r1, [r5, #36]	; 0x24
   48174:	mov	r0, r4
   48178:	bl	480a8 <fputs@plt+0x36cf4>
   4817c:	ldr	r1, [r5, #40]	; 0x28
   48180:	mov	r0, r4
   48184:	bl	48008 <fputs@plt+0x36c54>
   48188:	ldr	r1, [r5, #44]	; 0x2c
   4818c:	mov	r0, r4
   48190:	bl	480a8 <fputs@plt+0x36cf4>
   48194:	ldr	r1, [r5, #56]	; 0x38
   48198:	mov	r0, r4
   4819c:	bl	48008 <fputs@plt+0x36c54>
   481a0:	ldr	r1, [r5, #60]	; 0x3c
   481a4:	mov	r0, r4
   481a8:	bl	48008 <fputs@plt+0x36c54>
   481ac:	ldr	r1, [r5, #64]	; 0x40
   481b0:	mov	r0, r4
   481b4:	bl	482b8 <fputs@plt+0x36f04>
   481b8:	tst	r6, #1
   481bc:	bne	481cc <fputs@plt+0x36e18>
   481c0:	mov	r0, r4
   481c4:	mov	r1, r5
   481c8:	bl	13ce4 <fputs@plt+0x2930>
   481cc:	mov	r6, #0
   481d0:	cmp	r7, #0
   481d4:	mov	r5, r7
   481d8:	bne	48148 <fputs@plt+0x36d94>
   481dc:	pop	{r4, r5, r6, r7, fp, pc}
   481e0:	cmp	r1, #0
   481e4:	bxeq	lr
   481e8:	push	{r4, r5, r6, r7, fp, lr}
   481ec:	add	fp, sp, #16
   481f0:	mov	r5, r0
   481f4:	ldr	r0, [r1]
   481f8:	mov	r4, r1
   481fc:	cmp	r0, #1
   48200:	blt	482a8 <fputs@plt+0x36ef4>
   48204:	add	r6, r4, #72	; 0x48
   48208:	mov	r7, #0
   4820c:	ldr	r1, [r6, #-60]	; 0xffffffc4
   48210:	mov	r0, r5
   48214:	bl	13ce4 <fputs@plt+0x2930>
   48218:	ldr	r1, [r6, #-56]	; 0xffffffc8
   4821c:	mov	r0, r5
   48220:	bl	13ce4 <fputs@plt+0x2930>
   48224:	ldr	r1, [r6, #-52]	; 0xffffffcc
   48228:	mov	r0, r5
   4822c:	bl	13ce4 <fputs@plt+0x2930>
   48230:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   48234:	tst	r0, #2
   48238:	beq	4824c <fputs@plt+0x36e98>
   4823c:	ldr	r1, [r6]
   48240:	mov	r0, r5
   48244:	bl	13ce4 <fputs@plt+0x2930>
   48248:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   4824c:	tst	r0, #4
   48250:	beq	48260 <fputs@plt+0x36eac>
   48254:	ldr	r1, [r6]
   48258:	mov	r0, r5
   4825c:	bl	480a8 <fputs@plt+0x36cf4>
   48260:	ldr	r1, [r6, #-48]	; 0xffffffd0
   48264:	mov	r0, r5
   48268:	bl	13a8c <fputs@plt+0x26d8>
   4826c:	ldr	r1, [r6, #-44]	; 0xffffffd4
   48270:	mov	r0, r5
   48274:	mov	r2, #1
   48278:	bl	48128 <fputs@plt+0x36d74>
   4827c:	ldr	r1, [r6, #-16]
   48280:	mov	r0, r5
   48284:	bl	48008 <fputs@plt+0x36c54>
   48288:	ldr	r1, [r6, #-12]
   4828c:	mov	r0, r5
   48290:	bl	4832c <fputs@plt+0x36f78>
   48294:	ldr	r0, [r4]
   48298:	add	r7, r7, #1
   4829c:	add	r6, r6, #72	; 0x48
   482a0:	cmp	r7, r0
   482a4:	blt	4820c <fputs@plt+0x36e58>
   482a8:	mov	r0, r5
   482ac:	mov	r1, r4
   482b0:	pop	{r4, r5, r6, r7, fp, lr}
   482b4:	b	13ce4 <fputs@plt+0x2930>
   482b8:	cmp	r1, #0
   482bc:	bxeq	lr
   482c0:	push	{r4, r5, r6, r7, fp, lr}
   482c4:	add	fp, sp, #16
   482c8:	mov	r5, r0
   482cc:	ldr	r0, [r1]
   482d0:	mov	r4, r1
   482d4:	cmp	r0, #1
   482d8:	blt	4831c <fputs@plt+0x36f68>
   482dc:	mov	r6, #0
   482e0:	add	r7, r4, r6, lsl #4
   482e4:	mov	r0, r5
   482e8:	ldr	r1, [r7, #12]
   482ec:	bl	480a8 <fputs@plt+0x36cf4>
   482f0:	ldr	r1, [r7, #16]
   482f4:	mov	r0, r5
   482f8:	mov	r2, #1
   482fc:	bl	48128 <fputs@plt+0x36d74>
   48300:	ldr	r1, [r7, #8]
   48304:	mov	r0, r5
   48308:	bl	13ce4 <fputs@plt+0x2930>
   4830c:	ldr	r0, [r4]
   48310:	add	r6, r6, #1
   48314:	cmp	r6, r0
   48318:	blt	482e0 <fputs@plt+0x36f2c>
   4831c:	mov	r0, r5
   48320:	mov	r1, r4
   48324:	pop	{r4, r5, r6, r7, fp, lr}
   48328:	b	13ce4 <fputs@plt+0x2930>
   4832c:	cmp	r1, #0
   48330:	bxeq	lr
   48334:	push	{r4, r5, r6, sl, fp, lr}
   48338:	add	fp, sp, #16
   4833c:	mov	r4, r1
   48340:	mov	r5, r0
   48344:	ldr	r1, [r1]
   48348:	ldr	r0, [r4, #4]
   4834c:	cmp	r0, #1
   48350:	blt	48378 <fputs@plt+0x36fc4>
   48354:	mov	r6, #0
   48358:	ldr	r1, [r1, r6, lsl #3]
   4835c:	mov	r0, r5
   48360:	bl	13ce4 <fputs@plt+0x2930>
   48364:	ldr	r0, [r4, #4]
   48368:	ldr	r1, [r4]
   4836c:	add	r6, r6, #1
   48370:	cmp	r6, r0
   48374:	blt	48358 <fputs@plt+0x36fa4>
   48378:	mov	r0, r5
   4837c:	bl	13ce4 <fputs@plt+0x2930>
   48380:	mov	r0, r5
   48384:	mov	r1, r4
   48388:	pop	{r4, r5, r6, sl, fp, lr}
   4838c:	b	13ce4 <fputs@plt+0x2930>
   48390:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48394:	add	fp, sp, #28
   48398:	sub	sp, sp, #28
   4839c:	cmp	r3, #1
   483a0:	str	r2, [sp, #8]
   483a4:	str	r3, [sp, #12]
   483a8:	blt	485b4 <fputs@plt+0x37200>
   483ac:	ldr	r7, [sp, #12]
   483b0:	ldr	r8, [sp, #8]
   483b4:	mov	r9, r1
   483b8:	mov	r5, r0
   483bc:	str	r1, [sp, #16]
   483c0:	ldr	r0, [r5, #16]
   483c4:	cmp	r0, #0
   483c8:	beq	485b4 <fputs@plt+0x37200>
   483cc:	cmp	r8, #0
   483d0:	ble	4857c <fputs@plt+0x371c8>
   483d4:	mov	r0, r5
   483d8:	mov	r1, r8
   483dc:	bl	48ff0 <fputs@plt+0x37c3c>
   483e0:	cmp	r0, #0
   483e4:	bne	485b4 <fputs@plt+0x37200>
   483e8:	ldr	r0, [r5, #4]
   483ec:	mov	r1, r8
   483f0:	add	r2, sp, #24
   483f4:	mov	r3, #0
   483f8:	bl	18264 <fputs@plt+0x6eb0>
   483fc:	cmp	r0, #0
   48400:	bne	485a0 <fputs@plt+0x371ec>
   48404:	ldr	sl, [sp, #24]
   48408:	sub	r4, r7, #1
   4840c:	cmp	r9, #0
   48410:	ldr	r6, [sl, #4]
   48414:	beq	48488 <fputs@plt+0x370d4>
   48418:	ldr	r0, [r6, #4]
   4841c:	str	r4, [sp, #20]
   48420:	rev	r9, r0
   48424:	ldr	r0, [r5]
   48428:	ldrb	r1, [r0, #17]
   4842c:	cmp	r1, #0
   48430:	beq	4844c <fputs@plt+0x37098>
   48434:	mov	r0, r5
   48438:	mov	r1, r8
   4843c:	mov	r2, #2
   48440:	mov	r3, #0
   48444:	bl	485bc <fputs@plt+0x37208>
   48448:	ldr	r0, [r5]
   4844c:	ldr	r1, [r0, #36]	; 0x24
   48450:	asr	r2, r1, #31
   48454:	add	r1, r1, r2, lsr #30
   48458:	mvn	r2, #1
   4845c:	add	r1, r2, r1, asr #2
   48460:	cmp	r9, r1
   48464:	ble	484c0 <fputs@plt+0x3710c>
   48468:	movw	r1, #1658	; 0x67a
   4846c:	mov	r0, r5
   48470:	mov	r2, r8
   48474:	movt	r1, #9
   48478:	bl	48f14 <fputs@plt+0x37b60>
   4847c:	ldr	r9, [sp, #16]
   48480:	sub	r7, r7, #2
   48484:	b	48530 <fputs@plt+0x3717c>
   48488:	cmp	r7, #2
   4848c:	blt	484b8 <fputs@plt+0x37104>
   48490:	ldr	r0, [r5]
   48494:	ldrb	r0, [r0, #17]
   48498:	cmp	r0, #0
   4849c:	beq	484b8 <fputs@plt+0x37104>
   484a0:	ldr	r0, [r6]
   484a4:	mov	r2, #4
   484a8:	mov	r3, r8
   484ac:	rev	r1, r0
   484b0:	mov	r0, r5
   484b4:	bl	485bc <fputs@plt+0x37208>
   484b8:	mov	r7, r4
   484bc:	b	48530 <fputs@plt+0x3717c>
   484c0:	mov	r8, r6
   484c4:	cmp	r9, #1
   484c8:	blt	48520 <fputs@plt+0x3716c>
   484cc:	sub	r6, r9, #1
   484d0:	add	r7, r8, #8
   484d4:	b	484e4 <fputs@plt+0x37130>
   484d8:	ldr	r0, [r5]
   484dc:	sub	r6, r6, #1
   484e0:	add	r7, r7, #4
   484e4:	ldrb	r0, [r0, #17]
   484e8:	ldr	r1, [r7]
   484ec:	rev	r4, r1
   484f0:	cmp	r0, #0
   484f4:	beq	4850c <fputs@plt+0x37158>
   484f8:	mov	r0, r5
   484fc:	mov	r1, r4
   48500:	mov	r2, #2
   48504:	mov	r3, #0
   48508:	bl	485bc <fputs@plt+0x37208>
   4850c:	mov	r0, r5
   48510:	mov	r1, r4
   48514:	bl	48ff0 <fputs@plt+0x37c3c>
   48518:	cmp	r6, #0
   4851c:	bne	484d8 <fputs@plt+0x37124>
   48520:	ldr	r0, [sp, #20]
   48524:	mov	r6, r8
   48528:	sub	r7, r0, r9
   4852c:	ldr	r9, [sp, #16]
   48530:	ldr	r6, [r6]
   48534:	cmp	sl, #0
   48538:	movne	r0, sl
   4853c:	blne	2df48 <fputs@plt+0x1cb94>
   48540:	rev	r8, r6
   48544:	cmp	r9, #0
   48548:	beq	48570 <fputs@plt+0x371bc>
   4854c:	cmp	r8, #0
   48550:	mov	r0, r8
   48554:	movwne	r0, #1
   48558:	cmp	r7, r0
   4855c:	bge	48570 <fputs@plt+0x371bc>
   48560:	movw	r1, #1697	; 0x6a1
   48564:	mov	r0, r5
   48568:	movt	r1, #9
   4856c:	bl	48f14 <fputs@plt+0x37b60>
   48570:	cmp	r7, #0
   48574:	bgt	483c0 <fputs@plt+0x3700c>
   48578:	b	485b4 <fputs@plt+0x37200>
   4857c:	ldr	r0, [sp, #8]
   48580:	ldr	r3, [sp, #12]
   48584:	movw	r1, #1579	; 0x62b
   48588:	mov	r2, r7
   4858c:	movt	r1, #9
   48590:	str	r0, [sp]
   48594:	mov	r0, r5
   48598:	bl	48f14 <fputs@plt+0x37b60>
   4859c:	b	485b4 <fputs@plt+0x37200>
   485a0:	movw	r1, #1636	; 0x664
   485a4:	mov	r0, r5
   485a8:	mov	r2, r8
   485ac:	movt	r1, #9
   485b0:	bl	48f14 <fputs@plt+0x37b60>
   485b4:	sub	sp, fp, #28
   485b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   485bc:	push	{r4, r5, r6, r7, fp, lr}
   485c0:	add	fp, sp, #16
   485c4:	sub	sp, sp, #24
   485c8:	mov	r5, r0
   485cc:	ldr	r0, [r0]
   485d0:	mov	r7, r3
   485d4:	mov	r6, r2
   485d8:	sub	r2, fp, #17
   485dc:	add	r3, sp, #16
   485e0:	mov	r4, r1
   485e4:	bl	30648 <fputs@plt+0x1f294>
   485e8:	cmp	r0, #0
   485ec:	beq	48624 <fputs@plt+0x37270>
   485f0:	movw	r1, #3082	; 0xc0a
   485f4:	cmp	r0, r1
   485f8:	cmpne	r0, #7
   485fc:	bne	48608 <fputs@plt+0x37254>
   48600:	mov	r0, #1
   48604:	str	r0, [r5, #24]
   48608:	movw	r1, #1784	; 0x6f8
   4860c:	mov	r0, r5
   48610:	mov	r2, r4
   48614:	movt	r1, #9
   48618:	bl	48f14 <fputs@plt+0x37b60>
   4861c:	sub	sp, fp, #16
   48620:	pop	{r4, r5, r6, r7, fp, pc}
   48624:	ldrb	r1, [fp, #-17]	; 0xffffffef
   48628:	ldr	r0, [sp, #16]
   4862c:	cmp	r1, r6
   48630:	cmpeq	r0, r7
   48634:	beq	4861c <fputs@plt+0x37268>
   48638:	str	r1, [sp, #4]
   4863c:	movw	r1, #1813	; 0x715
   48640:	str	r0, [sp, #8]
   48644:	mov	r0, r5
   48648:	mov	r2, r4
   4864c:	mov	r3, r6
   48650:	str	r7, [sp]
   48654:	movt	r1, #9
   48658:	bl	48f14 <fputs@plt+0x37b60>
   4865c:	b	4861c <fputs@plt+0x37268>
   48660:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48664:	add	fp, sp, #28
   48668:	sub	sp, sp, #148	; 0x94
   4866c:	mov	r5, r1
   48670:	ldr	r1, [fp, #12]
   48674:	mov	r7, #0
   48678:	cmp	r5, #0
   4867c:	str	r7, [fp, #-44]	; 0xffffffd4
   48680:	str	r1, [fp, #-36]	; 0xffffffdc
   48684:	ldr	r1, [fp, #8]
   48688:	str	r1, [fp, #-40]	; 0xffffffd8
   4868c:	beq	4878c <fputs@plt+0x373d8>
   48690:	ldr	r4, [r0]
   48694:	ldr	r1, [r0, #28]
   48698:	ldr	r6, [r0, #32]
   4869c:	ldr	sl, [r0, #36]	; 0x24
   486a0:	str	r2, [fp, #-80]	; 0xffffffb0
   486a4:	mov	r8, r0
   486a8:	ldr	r9, [r4, #36]	; 0x24
   486ac:	str	r1, [fp, #-76]	; 0xffffffb4
   486b0:	mov	r1, r5
   486b4:	bl	48ff0 <fputs@plt+0x37c3c>
   486b8:	cmp	r0, #0
   486bc:	bne	4878c <fputs@plt+0x373d8>
   486c0:	movw	r0, #1867	; 0x74b
   486c4:	sub	r2, fp, #44	; 0x2c
   486c8:	mov	r1, r5
   486cc:	mov	r3, #0
   486d0:	str	r9, [sp, #72]	; 0x48
   486d4:	str	r6, [sp, #88]	; 0x58
   486d8:	mov	r7, sl
   486dc:	mov	r9, #0
   486e0:	movt	r0, #9
   486e4:	str	r0, [r8, #28]
   486e8:	mov	r0, r4
   486ec:	str	r5, [r8, #32]
   486f0:	bl	2edf8 <fputs@plt+0x1da44>
   486f4:	cmp	r0, #0
   486f8:	beq	4871c <fputs@plt+0x37368>
   486fc:	movw	r1, #1877	; 0x755
   48700:	mov	r2, r0
   48704:	mov	r0, r8
   48708:	movt	r1, #9
   4870c:	bl	48f14 <fputs@plt+0x37b60>
   48710:	ldr	r0, [fp, #-44]	; 0xffffffd4
   48714:	mvn	r6, #0
   48718:	b	48760 <fputs@plt+0x373ac>
   4871c:	str	r5, [sp, #64]	; 0x40
   48720:	ldr	r5, [fp, #-44]	; 0xffffffd4
   48724:	mov	sl, r8
   48728:	ldrb	r8, [r5]
   4872c:	mov	r0, r5
   48730:	strb	r9, [r5]
   48734:	bl	2a7ac <fputs@plt+0x193f8>
   48738:	cmp	r0, #0
   4873c:	beq	48798 <fputs@plt+0x373e4>
   48740:	movw	r1, #1915	; 0x77b
   48744:	mov	r2, r0
   48748:	mov	r0, sl
   4874c:	mov	r8, sl
   48750:	movt	r1, #9
   48754:	bl	48f14 <fputs@plt+0x37b60>
   48758:	mvn	r6, #0
   4875c:	mov	r0, r5
   48760:	mov	r5, r7
   48764:	ldr	r4, [sp, #88]	; 0x58
   48768:	ldr	r7, [fp, #-76]	; 0xffffffb4
   4876c:	cmp	r0, #0
   48770:	beq	4877c <fputs@plt+0x373c8>
   48774:	ldr	r0, [r0, #72]	; 0x48
   48778:	bl	2df48 <fputs@plt+0x1cb94>
   4877c:	str	r7, [r8, #28]
   48780:	add	r7, r6, #1
   48784:	str	r4, [r8, #32]
   48788:	str	r5, [r8, #36]	; 0x24
   4878c:	mov	r0, r7
   48790:	sub	sp, fp, #28
   48794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48798:	ldr	r2, [r5, #56]	; 0x38
   4879c:	ldrb	r0, [r5, #5]
   487a0:	movw	r1, #1953	; 0x7a1
   487a4:	str	r7, [sp, #68]	; 0x44
   487a8:	str	r5, [sp, #76]	; 0x4c
   487ac:	str	r8, [sp, #16]
   487b0:	str	r4, [sp, #44]	; 0x2c
   487b4:	mov	r8, sl
   487b8:	movt	r1, #9
   487bc:	str	r1, [sl, #28]
   487c0:	ldrb	r7, [r5, #4]
   487c4:	add	r5, r2, r0
   487c8:	add	r6, r0, #12
   487cc:	str	r2, [fp, #-84]	; 0xffffffac
   487d0:	ldrb	r0, [r5, #3]
   487d4:	ldrb	r1, [r5, #4]
   487d8:	ldrb	r2, [r5, #5]
   487dc:	ldrb	r3, [r5, #6]
   487e0:	str	r5, [sp, #24]
   487e4:	cmp	r7, #0
   487e8:	orr	r0, r1, r0, lsl #8
   487ec:	mov	r1, #1
   487f0:	str	r0, [sp, #32]
   487f4:	orr	r0, r3, r2, lsl #8
   487f8:	sub	r4, r0, #1
   487fc:	beq	4881c <fputs@plt+0x37468>
   48800:	ldr	r9, [r8, #68]	; 0x44
   48804:	mov	r0, #0
   48808:	str	r0, [r9]
   4880c:	mvn	r0, #0
   48810:	str	r0, [sp, #36]	; 0x24
   48814:	mov	r0, #1
   48818:	b	48884 <fputs@plt+0x374d0>
   4881c:	ldr	r0, [r5, #8]
   48820:	rev	r9, r0
   48824:	ldr	r0, [sp, #44]	; 0x2c
   48828:	ldrb	r0, [r0, #17]
   4882c:	cmp	r0, #0
   48830:	beq	48854 <fputs@plt+0x374a0>
   48834:	ldr	r3, [sp, #64]	; 0x40
   48838:	movw	r0, #1979	; 0x7bb
   4883c:	mov	r1, r9
   48840:	mov	r2, #5
   48844:	movt	r0, #9
   48848:	str	r0, [r8, #28]
   4884c:	mov	r0, r8
   48850:	bl	485bc <fputs@plt+0x37208>
   48854:	ldr	r0, [fp, #8]
   48858:	sub	r2, fp, #40	; 0x28
   4885c:	mov	r1, r9
   48860:	str	r0, [sp]
   48864:	ldr	r0, [fp, #12]
   48868:	str	r0, [sp, #4]
   4886c:	mov	r0, r8
   48870:	bl	48660 <fputs@plt+0x372ac>
   48874:	str	r0, [sp, #36]	; 0x24
   48878:	mov	r0, #0
   4887c:	mov	r9, #0
   48880:	mov	r1, #1
   48884:	str	r0, [sp, #40]	; 0x28
   48888:	ldr	r0, [sp, #32]
   4888c:	sub	r3, r6, r7, lsl #2
   48890:	ldr	sl, [fp, #-84]	; 0xffffffac
   48894:	uxth	lr, r4
   48898:	str	lr, [sp, #80]	; 0x50
   4889c:	str	r3, [sp, #52]	; 0x34
   488a0:	sub	r6, r0, #1
   488a4:	cmp	r0, #0
   488a8:	ldr	r0, [sp, #72]	; 0x48
   488ac:	beq	48be0 <fputs@plt+0x3782c>
   488b0:	mov	r2, r0
   488b4:	add	r0, r3, r6, lsl #1
   488b8:	ldr	r5, [sp, #68]	; 0x44
   488bc:	uxtah	r1, r1, r4
   488c0:	str	r6, [sp, #12]
   488c4:	add	r7, sl, r0
   488c8:	sub	r0, r2, #5
   488cc:	str	r1, [sp, #56]	; 0x38
   488d0:	str	r0, [sp, #28]
   488d4:	sub	r0, r2, #4
   488d8:	str	r0, [sp, #84]	; 0x54
   488dc:	mov	r0, r6
   488e0:	mov	r6, #1
   488e4:	mov	r4, r0
   488e8:	ldr	r0, [r8, #16]
   488ec:	cmp	r0, #0
   488f0:	beq	48bb4 <fputs@plt+0x37800>
   488f4:	str	r4, [r8, #36]	; 0x24
   488f8:	ldrb	r0, [r7]
   488fc:	ldrb	r1, [r7, #1]
   48900:	orr	sl, r1, r0, lsl #8
   48904:	cmp	sl, lr
   48908:	bls	4896c <fputs@plt+0x375b8>
   4890c:	ldr	r0, [sp, #84]	; 0x54
   48910:	cmp	sl, r0
   48914:	bhi	4896c <fputs@plt+0x375b8>
   48918:	ldr	r5, [sp, #76]	; 0x4c
   4891c:	ldr	r0, [fp, #-84]	; 0xffffffac
   48920:	sub	r2, fp, #72	; 0x48
   48924:	ldr	r3, [r5, #80]	; 0x50
   48928:	add	r1, r0, sl
   4892c:	mov	r0, r5
   48930:	str	r1, [sp, #60]	; 0x3c
   48934:	blx	r3
   48938:	ldrh	r0, [fp, #-54]	; 0xffffffca
   4893c:	ldr	r1, [sp, #72]	; 0x48
   48940:	add	r0, sl, r0
   48944:	cmp	r0, r1
   48948:	bls	489b0 <fputs@plt+0x375fc>
   4894c:	movw	r1, #2037	; 0x7f5
   48950:	mov	r0, r8
   48954:	movt	r1, #9
   48958:	bl	48f14 <fputs@plt+0x37b60>
   4895c:	mov	r6, #0
   48960:	ldr	r5, [sp, #68]	; 0x44
   48964:	ldr	lr, [sp, #80]	; 0x50
   48968:	b	48998 <fputs@plt+0x375e4>
   4896c:	ldr	r0, [sp, #84]	; 0x54
   48970:	ldr	r3, [sp, #56]	; 0x38
   48974:	movw	r1, #2007	; 0x7d7
   48978:	mov	r2, sl
   4897c:	movt	r1, #9
   48980:	str	r0, [sp]
   48984:	mov	r0, r8
   48988:	bl	48f14 <fputs@plt+0x37b60>
   4898c:	ldr	lr, [sp, #80]	; 0x50
   48990:	mov	r6, #0
   48994:	ldr	r5, [sp, #68]	; 0x44
   48998:	ldr	sl, [fp, #-84]	; 0xffffffac
   4899c:	sub	r7, r7, #2
   489a0:	sub	r0, r4, #1
   489a4:	cmp	r4, #0
   489a8:	bgt	488e4 <fputs@plt+0x37530>
   489ac:	b	48bb4 <fputs@plt+0x37800>
   489b0:	ldrb	r0, [r5, #2]
   489b4:	ldr	lr, [sp, #80]	; 0x50
   489b8:	str	r6, [sp, #48]	; 0x30
   489bc:	cmp	r0, #0
   489c0:	beq	48a14 <fputs@plt+0x37660>
   489c4:	ldr	r6, [sp, #40]	; 0x28
   489c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   489cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   489d0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   489d4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   489d8:	cmp	r6, #0
   489dc:	beq	48ba4 <fputs@plt+0x377f0>
   489e0:	subs	r1, r1, r2
   489e4:	sbcs	r0, r0, r3
   489e8:	bge	48a08 <fputs@plt+0x37654>
   489ec:	movw	r1, #2061	; 0x80d
   489f0:	mov	r0, r8
   489f4:	movt	r1, #9
   489f8:	bl	48f14 <fputs@plt+0x37b60>
   489fc:	ldr	lr, [sp, #80]	; 0x50
   48a00:	ldr	r2, [fp, #-72]	; 0xffffffb8
   48a04:	ldr	r3, [fp, #-68]	; 0xffffffbc
   48a08:	ldr	r6, [sp, #48]	; 0x30
   48a0c:	str	r2, [fp, #-40]	; 0xffffffd8
   48a10:	str	r3, [fp, #-36]	; 0xffffffdc
   48a14:	ldrh	r0, [fp, #-56]	; 0xffffffc8
   48a18:	ldr	r1, [fp, #-60]	; 0xffffffc4
   48a1c:	cmp	r1, r0
   48a20:	bls	48a8c <fputs@plt+0x376d8>
   48a24:	ldr	r2, [sp, #28]
   48a28:	add	r1, r2, r1
   48a2c:	sub	r0, r1, r0
   48a30:	ldr	r1, [sp, #84]	; 0x54
   48a34:	udiv	r5, r0, r1
   48a38:	ldrh	r0, [fp, #-54]	; 0xffffffca
   48a3c:	ldr	r1, [sp, #60]	; 0x3c
   48a40:	add	r0, r1, r0
   48a44:	ldr	r0, [r0, #-4]
   48a48:	rev	r2, r0
   48a4c:	ldr	r0, [sp, #44]	; 0x2c
   48a50:	ldrb	r0, [r0, #17]
   48a54:	cmp	r0, #0
   48a58:	beq	48a78 <fputs@plt+0x376c4>
   48a5c:	ldr	r3, [sp, #64]	; 0x40
   48a60:	mov	r0, r8
   48a64:	mov	r1, r2
   48a68:	str	r2, [sp, #20]
   48a6c:	mov	r2, #3
   48a70:	bl	485bc <fputs@plt+0x37208>
   48a74:	ldr	r2, [sp, #20]
   48a78:	mov	r0, r8
   48a7c:	mov	r1, #0
   48a80:	mov	r3, r5
   48a84:	bl	48390 <fputs@plt+0x36fdc>
   48a88:	ldr	lr, [sp, #80]	; 0x50
   48a8c:	ldr	r0, [sp, #76]	; 0x4c
   48a90:	ldrb	r0, [r0, #4]
   48a94:	cmp	r0, #0
   48a98:	beq	48b28 <fputs@plt+0x37774>
   48a9c:	ldrh	r1, [fp, #-54]	; 0xffffffca
   48aa0:	ldr	r0, [r9]
   48aa4:	add	r1, sl, r1
   48aa8:	add	r0, r0, #1
   48aac:	sub	r1, r1, #1
   48ab0:	str	r0, [r9]
   48ab4:	orr	r2, r1, sl, lsl #16
   48ab8:	mov	r1, #0
   48abc:	cmp	r1, r0, lsr #1
   48ac0:	str	r2, [r9, r0, lsl #2]
   48ac4:	beq	48994 <fputs@plt+0x375e0>
   48ac8:	lsr	r1, r0, #1
   48acc:	mov	r3, r9
   48ad0:	ldr	ip, [sp, #68]	; 0x44
   48ad4:	ldr	sl, [fp, #-84]	; 0xffffffac
   48ad8:	ldr	r6, [r3, r1, lsl #2]!
   48adc:	cmp	r6, r2
   48ae0:	bls	48b1c <fputs@plt+0x37768>
   48ae4:	str	r2, [r9, r1, lsl #2]
   48ae8:	str	r6, [r9, r0, lsl #2]
   48aec:	mov	r0, #0
   48af0:	cmp	r0, r1, lsr #1
   48af4:	beq	48b1c <fputs@plt+0x37768>
   48af8:	lsr	r5, r1, #1
   48afc:	mov	r0, r9
   48b00:	ldr	r2, [r3]
   48b04:	ldr	r6, [r0, r5, lsl #2]!
   48b08:	mov	r3, r0
   48b0c:	mov	r0, r1
   48b10:	cmp	r6, r2
   48b14:	mov	r1, r5
   48b18:	bhi	48ae4 <fputs@plt+0x37730>
   48b1c:	ldr	r6, [sp, #48]	; 0x30
   48b20:	mov	r5, ip
   48b24:	b	4899c <fputs@plt+0x375e8>
   48b28:	ldr	r0, [sp, #44]	; 0x2c
   48b2c:	ldr	r1, [sp, #60]	; 0x3c
   48b30:	ldrb	r0, [r0, #17]
   48b34:	ldr	r1, [r1]
   48b38:	rev	sl, r1
   48b3c:	cmp	r0, #0
   48b40:	beq	48b58 <fputs@plt+0x377a4>
   48b44:	ldr	r3, [sp, #64]	; 0x40
   48b48:	mov	r0, r8
   48b4c:	mov	r1, sl
   48b50:	mov	r2, #5
   48b54:	bl	485bc <fputs@plt+0x37208>
   48b58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48b5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   48b60:	sub	r2, fp, #40	; 0x28
   48b64:	stm	sp, {r0, r1}
   48b68:	mov	r0, r8
   48b6c:	mov	r1, sl
   48b70:	bl	48660 <fputs@plt+0x372ac>
   48b74:	mov	sl, r0
   48b78:	mov	r0, #0
   48b7c:	str	r0, [sp, #40]	; 0x28
   48b80:	ldr	r0, [sp, #36]	; 0x24
   48b84:	cmp	sl, r0
   48b88:	beq	48960 <fputs@plt+0x375ac>
   48b8c:	movw	r1, #2085	; 0x825
   48b90:	mov	r0, r8
   48b94:	movt	r1, #9
   48b98:	bl	48f14 <fputs@plt+0x37b60>
   48b9c:	str	sl, [sp, #36]	; 0x24
   48ba0:	b	48960 <fputs@plt+0x375ac>
   48ba4:	subs	r1, r2, r1
   48ba8:	sbcs	r0, r3, r0
   48bac:	bge	489ec <fputs@plt+0x37638>
   48bb0:	b	48a08 <fputs@plt+0x37654>
   48bb4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48bb8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   48bbc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   48bc0:	cmp	r6, #0
   48bc4:	strd	r0, [r2]
   48bc8:	mov	r0, #0
   48bcc:	str	r0, [r8, #28]
   48bd0:	beq	48e74 <fputs@plt+0x37ac0>
   48bd4:	ldr	r3, [sp, #52]	; 0x34
   48bd8:	ldr	r6, [sp, #12]
   48bdc:	b	48bfc <fputs@plt+0x37848>
   48be0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48be4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   48be8:	ldr	r2, [fp, #-80]	; 0xffffffb0
   48bec:	strd	r0, [r2]
   48bf0:	mov	r0, #0
   48bf4:	ldr	r5, [sp, #68]	; 0x44
   48bf8:	str	r0, [r8, #28]
   48bfc:	ldr	r0, [r8, #16]
   48c00:	cmp	r0, #1
   48c04:	blt	48e60 <fputs@plt+0x37aac>
   48c08:	ldr	r0, [sp, #76]	; 0x4c
   48c0c:	ldrb	r0, [r0, #4]
   48c10:	cmp	r0, #0
   48c14:	bne	48cdc <fputs@plt+0x37928>
   48c18:	ldr	r9, [r8, #68]	; 0x44
   48c1c:	mov	r0, #0
   48c20:	str	r0, [r9]
   48c24:	ldr	r0, [sp, #32]
   48c28:	cmp	r0, #0
   48c2c:	beq	48cdc <fputs@plt+0x37928>
   48c30:	add	r0, r3, r6, lsl #1
   48c34:	mov	r1, sl
   48c38:	mov	r4, r6
   48c3c:	ldrb	r0, [r1, r0]!
   48c40:	ldrb	r1, [r1, #1]
   48c44:	orr	r7, r1, r0, lsl #8
   48c48:	ldr	r0, [sp, #76]	; 0x4c
   48c4c:	add	r1, sl, r7
   48c50:	ldr	r2, [r0, #76]	; 0x4c
   48c54:	blx	r2
   48c58:	ldr	r1, [r9]
   48c5c:	add	r0, r7, r0
   48c60:	mov	r6, #0
   48c64:	sub	r0, r0, #1
   48c68:	orr	r2, r0, r7, lsl #16
   48c6c:	add	r1, r1, #1
   48c70:	cmp	r6, r1, lsr #1
   48c74:	str	r1, [r9]
   48c78:	str	r2, [r9, r1, lsl #2]
   48c7c:	beq	48cc8 <fputs@plt+0x37914>
   48c80:	lsr	r0, r1, #1
   48c84:	mov	r3, r9
   48c88:	ldr	r7, [r3, r0, lsl #2]!
   48c8c:	cmp	r7, r2
   48c90:	bls	48cc8 <fputs@plt+0x37914>
   48c94:	cmp	r6, r0, lsr #1
   48c98:	str	r2, [r9, r0, lsl #2]
   48c9c:	str	r7, [r9, r1, lsl #2]
   48ca0:	beq	48cc8 <fputs@plt+0x37914>
   48ca4:	lsr	r5, r0, #1
   48ca8:	mov	r1, r9
   48cac:	ldr	r2, [r3]
   48cb0:	ldr	r7, [r1, r5, lsl #2]!
   48cb4:	mov	r3, r1
   48cb8:	mov	r1, r0
   48cbc:	cmp	r7, r2
   48cc0:	mov	r0, r5
   48cc4:	bhi	48c94 <fputs@plt+0x378e0>
   48cc8:	ldr	r3, [sp, #52]	; 0x34
   48ccc:	sub	r6, r4, #1
   48cd0:	cmp	r4, #0
   48cd4:	bgt	48c30 <fputs@plt+0x3787c>
   48cd8:	ldr	lr, [sp, #80]	; 0x50
   48cdc:	ldr	r1, [sp, #24]
   48ce0:	ldrb	r0, [r1, #1]
   48ce4:	ldrb	r1, [r1, #2]
   48ce8:	orr	r0, r1, r0, lsl #8
   48cec:	cmp	r0, #0
   48cf0:	beq	48d8c <fputs@plt+0x379d8>
   48cf4:	mov	r1, #0
   48cf8:	add	r2, sl, r0
   48cfc:	ldrb	r3, [r2, #2]
   48d00:	ldrb	r7, [r2, #3]
   48d04:	ldr	r2, [r9]
   48d08:	orr	r3, r7, r3, lsl #8
   48d0c:	add	r2, r2, #1
   48d10:	add	r3, r0, r3
   48d14:	cmp	r1, r2, lsr #1
   48d18:	str	r2, [r9]
   48d1c:	sub	r3, r3, #1
   48d20:	orr	r7, r3, r0, lsl #16
   48d24:	str	r7, [r9, r2, lsl #2]
   48d28:	beq	48d74 <fputs@plt+0x379c0>
   48d2c:	lsr	r3, r2, #1
   48d30:	mov	r6, r9
   48d34:	ldr	r5, [r6, r3, lsl #2]!
   48d38:	cmp	r5, r7
   48d3c:	bls	48d74 <fputs@plt+0x379c0>
   48d40:	cmp	r1, r3, lsr #1
   48d44:	str	r7, [r9, r3, lsl #2]
   48d48:	str	r5, [r9, r2, lsl #2]
   48d4c:	beq	48d74 <fputs@plt+0x379c0>
   48d50:	lsr	r4, r3, #1
   48d54:	mov	r2, r9
   48d58:	ldr	r7, [r6]
   48d5c:	ldr	r5, [r2, r4, lsl #2]!
   48d60:	mov	r6, r2
   48d64:	mov	r2, r3
   48d68:	cmp	r5, r7
   48d6c:	mov	r3, r4
   48d70:	bhi	48d40 <fputs@plt+0x3798c>
   48d74:	mov	r2, sl
   48d78:	ldrb	r0, [r2, r0]!
   48d7c:	ldrb	r2, [r2, #1]
   48d80:	orr	r0, r2, r0, lsl #8
   48d84:	cmp	r0, #0
   48d88:	bne	48cf8 <fputs@plt+0x37944>
   48d8c:	ldr	r1, [r9]
   48d90:	mov	sl, #0
   48d94:	cmp	r1, #0
   48d98:	beq	48e94 <fputs@plt+0x37ae0>
   48d9c:	mvn	ip, #0
   48da0:	mov	r6, lr
   48da4:	ldr	r0, [r9, r1, lsl #2]
   48da8:	ldr	lr, [r9, #4]
   48dac:	str	r0, [r9, #4]
   48db0:	str	ip, [r9, r1, lsl #2]
   48db4:	ldr	r0, [r9]
   48db8:	sub	r1, r0, #1
   48dbc:	cmp	r1, #2
   48dc0:	str	r1, [r9]
   48dc4:	bcc	48e30 <fputs@plt+0x37a7c>
   48dc8:	ldr	r0, [r9, #8]
   48dcc:	ldr	r3, [r9, #12]
   48dd0:	ldr	r2, [r9, #4]
   48dd4:	cmp	r0, r3
   48dd8:	mov	r3, #2
   48ddc:	movwhi	r3, #3
   48de0:	ldr	r7, [r9, r3, lsl #2]
   48de4:	cmp	r2, r7
   48de8:	bcc	48e30 <fputs@plt+0x37a7c>
   48dec:	mov	r5, #1
   48df0:	str	r7, [r9, r5, lsl #2]
   48df4:	str	r2, [r9, r3, lsl #2]
   48df8:	ldr	r1, [r9]
   48dfc:	cmp	r1, r3, lsl #1
   48e00:	bcc	48e30 <fputs@plt+0x37a7c>
   48e04:	mov	r0, r3
   48e08:	lsl	r3, r3, #1
   48e0c:	orr	r5, r3, #1
   48e10:	ldr	r7, [r9, r3, lsl #2]
   48e14:	ldr	r4, [r9, r5, lsl #2]
   48e18:	cmp	r7, r4
   48e1c:	movhi	r3, r5
   48e20:	mov	r5, r0
   48e24:	ldr	r7, [r9, r3, lsl #2]
   48e28:	cmp	r2, r7
   48e2c:	bcs	48df0 <fputs@plt+0x37a3c>
   48e30:	uxth	r0, r6
   48e34:	lsr	r2, lr, #16
   48e38:	cmp	r0, lr, lsr #16
   48e3c:	bcs	48e9c <fputs@plt+0x37ae8>
   48e40:	ldr	r4, [sp, #64]	; 0x40
   48e44:	mvn	r0, r0
   48e48:	cmp	r1, #0
   48e4c:	mov	r6, lr
   48e50:	add	r0, sl, r0
   48e54:	add	sl, r0, r2
   48e58:	bne	48da4 <fputs@plt+0x379f0>
   48e5c:	b	48ec4 <fputs@plt+0x37b10>
   48e60:	ldr	r7, [fp, #-76]	; 0xffffffb4
   48e64:	ldr	r4, [sp, #88]	; 0x58
   48e68:	ldr	r6, [sp, #36]	; 0x24
   48e6c:	ldr	r0, [sp, #76]	; 0x4c
   48e70:	b	4876c <fputs@plt+0x373b8>
   48e74:	ldr	r0, [sp, #16]
   48e78:	ldr	r1, [sp, #76]	; 0x4c
   48e7c:	ldr	r7, [fp, #-76]	; 0xffffffb4
   48e80:	ldr	r4, [sp, #88]	; 0x58
   48e84:	ldr	r6, [sp, #36]	; 0x24
   48e88:	strb	r0, [r1]
   48e8c:	mov	r0, r1
   48e90:	b	48774 <fputs@plt+0x373c0>
   48e94:	ldr	r4, [sp, #64]	; 0x40
   48e98:	b	48ec4 <fputs@plt+0x37b10>
   48e9c:	ldr	r4, [sp, #64]	; 0x40
   48ea0:	movw	r1, #2110	; 0x83e
   48ea4:	mov	r0, r8
   48ea8:	movt	r1, #9
   48eac:	mov	r3, r4
   48eb0:	bl	48f14 <fputs@plt+0x37b60>
   48eb4:	ldr	r0, [r9]
   48eb8:	mov	lr, r6
   48ebc:	cmp	r0, #0
   48ec0:	bne	48efc <fputs@plt+0x37b48>
   48ec4:	ldr	r1, [sp, #72]	; 0x48
   48ec8:	mvn	r0, lr
   48ecc:	movt	r0, #65535	; 0xffff
   48ed0:	add	r0, r1, r0
   48ed4:	add	r2, r0, sl
   48ed8:	ldr	r0, [sp, #24]
   48edc:	ldrb	r3, [r0, #7]
   48ee0:	cmp	r2, r3
   48ee4:	beq	48efc <fputs@plt+0x37b48>
   48ee8:	movw	r1, #2147	; 0x863
   48eec:	mov	r0, r8
   48ef0:	str	r4, [sp]
   48ef4:	movt	r1, #9
   48ef8:	bl	48f14 <fputs@plt+0x37b60>
   48efc:	ldr	r7, [fp, #-76]	; 0xffffffb4
   48f00:	ldr	r4, [sp, #88]	; 0x58
   48f04:	ldr	r5, [sp, #68]	; 0x44
   48f08:	ldr	r0, [sp, #76]	; 0x4c
   48f0c:	ldr	r6, [sp, #36]	; 0x24
   48f10:	b	4876c <fputs@plt+0x373b8>
   48f14:	sub	sp, sp, #8
   48f18:	push	{r4, r5, r6, sl, fp, lr}
   48f1c:	add	fp, sp, #16
   48f20:	sub	sp, sp, #8
   48f24:	str	r3, [fp, #12]
   48f28:	str	r2, [fp, #8]
   48f2c:	mov	r4, r0
   48f30:	ldr	r0, [r0, #16]
   48f34:	cmp	r0, #0
   48f38:	beq	48fe0 <fputs@plt+0x37c2c>
   48f3c:	sub	r0, r0, #1
   48f40:	mov	r5, r1
   48f44:	add	r6, r4, #40	; 0x28
   48f48:	str	r0, [r4, #16]
   48f4c:	ldr	r0, [r4, #20]
   48f50:	add	r0, r0, #1
   48f54:	str	r0, [r4, #20]
   48f58:	add	r0, fp, #8
   48f5c:	str	r0, [sp, #4]
   48f60:	ldr	r0, [r4, #52]	; 0x34
   48f64:	cmp	r0, #0
   48f68:	beq	48fa4 <fputs@plt+0x37bf0>
   48f6c:	ldr	r2, [r4, #56]	; 0x38
   48f70:	add	r1, r0, #1
   48f74:	cmp	r1, r2
   48f78:	bcs	48f90 <fputs@plt+0x37bdc>
   48f7c:	str	r1, [r4, #52]	; 0x34
   48f80:	mov	r2, #10
   48f84:	ldr	r1, [r4, #48]	; 0x30
   48f88:	strb	r2, [r1, r0]
   48f8c:	b	48fa4 <fputs@plt+0x37bf0>
   48f90:	movw	r1, #39818	; 0x9b8a
   48f94:	mov	r0, r6
   48f98:	mov	r2, #1
   48f9c:	movt	r1, #8
   48fa0:	bl	2363c <fputs@plt+0x12288>
   48fa4:	ldr	r1, [r4, #28]
   48fa8:	cmp	r1, #0
   48fac:	beq	48fc0 <fputs@plt+0x37c0c>
   48fb0:	ldr	r2, [r4, #32]
   48fb4:	ldr	r3, [r4, #36]	; 0x24
   48fb8:	mov	r0, r6
   48fbc:	bl	3e65c <fputs@plt+0x2d2a8>
   48fc0:	ldr	r2, [sp, #4]
   48fc4:	mov	r0, r6
   48fc8:	mov	r1, r5
   48fcc:	bl	146b8 <fputs@plt+0x3304>
   48fd0:	ldrb	r0, [r4, #64]	; 0x40
   48fd4:	cmp	r0, #1
   48fd8:	moveq	r0, #1
   48fdc:	streq	r0, [r4, #24]
   48fe0:	sub	sp, fp, #16
   48fe4:	pop	{r4, r5, r6, sl, fp, lr}
   48fe8:	add	sp, sp, #8
   48fec:	bx	lr
   48ff0:	push	{r4, sl, fp, lr}
   48ff4:	add	fp, sp, #8
   48ff8:	mov	r4, #1
   48ffc:	cmp	r1, #0
   49000:	beq	4905c <fputs@plt+0x37ca8>
   49004:	mov	r2, r1
   49008:	ldr	r1, [r0, #12]
   4900c:	cmp	r1, r2
   49010:	bcs	49020 <fputs@plt+0x37c6c>
   49014:	movw	r1, #1736	; 0x6c8
   49018:	movt	r1, #9
   4901c:	b	49040 <fputs@plt+0x37c8c>
   49020:	ldr	ip, [r0, #8]
   49024:	and	r3, r2, #7
   49028:	mov	r4, #1
   4902c:	ldrb	r1, [ip, r2, lsr #3]
   49030:	tst	r1, r4, lsl r3
   49034:	beq	49048 <fputs@plt+0x37c94>
   49038:	movw	r1, #1759	; 0x6df
   4903c:	movt	r1, #9
   49040:	bl	48f14 <fputs@plt+0x37b60>
   49044:	b	4905c <fputs@plt+0x37ca8>
   49048:	lsl	r0, r4, r3
   4904c:	mov	r4, #0
   49050:	lsr	r2, r2, #3
   49054:	orr	r0, r1, r0
   49058:	strb	r0, [ip, r2]
   4905c:	mov	r0, r4
   49060:	pop	{r4, sl, fp, pc}
   49064:	push	{r4, r5, fp, lr}
   49068:	add	fp, sp, #8
   4906c:	mov	r4, r0
   49070:	ldrh	r0, [r0, #24]
   49074:	cmp	r0, #0
   49078:	beq	49088 <fputs@plt+0x37cd4>
   4907c:	ldr	r5, [r4, #16]
   49080:	sub	r0, r0, #1
   49084:	b	490c4 <fputs@plt+0x37d10>
   49088:	ldr	r0, [r4, #4]
   4908c:	mov	r2, #1016	; 0x3f8
   49090:	mov	r3, #0
   49094:	mov	r5, #0
   49098:	bl	238bc <fputs@plt+0x12508>
   4909c:	cmp	r0, #0
   490a0:	beq	490d0 <fputs@plt+0x37d1c>
   490a4:	ldr	r1, [r4]
   490a8:	mov	r5, r0
   490ac:	str	r1, [r5], #8
   490b0:	str	r5, [r4, #16]
   490b4:	str	r0, [r4]
   490b8:	mov	r0, #63	; 0x3f
   490bc:	strh	r0, [r4, #24]
   490c0:	mov	r0, #62	; 0x3e
   490c4:	strh	r0, [r4, #24]
   490c8:	add	r0, r5, #16
   490cc:	str	r0, [r4, #16]
   490d0:	mov	r0, r5
   490d4:	pop	{r4, r5, fp, pc}
   490d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   490dc:	add	fp, sp, #24
   490e0:	sub	sp, sp, #160	; 0xa0
   490e4:	mov	r8, sp
   490e8:	mov	r5, r0
   490ec:	mov	r1, #0
   490f0:	mov	r2, #160	; 0xa0
   490f4:	mov	r6, #0
   490f8:	mov	r0, r8
   490fc:	bl	11174 <memset@plt>
   49100:	cmp	r5, #0
   49104:	beq	49150 <fputs@plt+0x37d9c>
   49108:	mov	r0, #0
   4910c:	b	49118 <fputs@plt+0x37d64>
   49110:	ldr	r0, [sp]
   49114:	mov	r5, r7
   49118:	ldr	r7, [r5, #8]
   4911c:	str	r6, [r5, #8]
   49120:	mov	r4, r8
   49124:	b	4913c <fputs@plt+0x37d88>
   49128:	mov	r1, r5
   4912c:	bl	49178 <fputs@plt+0x37dc4>
   49130:	str	r6, [r4]
   49134:	mov	r5, r0
   49138:	ldr	r0, [r4, #4]!
   4913c:	cmp	r0, #0
   49140:	bne	49128 <fputs@plt+0x37d74>
   49144:	cmp	r7, #0
   49148:	str	r5, [r4]
   4914c:	bne	49110 <fputs@plt+0x37d5c>
   49150:	mov	r0, #0
   49154:	mov	r4, sp
   49158:	mov	r5, #0
   4915c:	ldr	r1, [r4, r5, lsl #2]
   49160:	bl	49178 <fputs@plt+0x37dc4>
   49164:	add	r5, r5, #1
   49168:	cmp	r5, #40	; 0x28
   4916c:	bne	4915c <fputs@plt+0x37da8>
   49170:	sub	sp, fp, #24
   49174:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   49178:	push	{r4, r5, r7, sl, fp, lr}
   4917c:	add	fp, sp, #16
   49180:	sub	sp, sp, #16
   49184:	cmp	r0, #0
   49188:	mov	r3, r0
   4918c:	mov	ip, sp
   49190:	movwne	r3, #1
   49194:	cmpne	r1, #0
   49198:	bne	491a8 <fputs@plt+0x37df4>
   4919c:	mov	r2, r0
   491a0:	mov	lr, r1
   491a4:	b	4921c <fputs@plt+0x37e68>
   491a8:	mov	ip, sp
   491ac:	ldm	r1, {r2, r7}
   491b0:	ldrd	r4, [r0]
   491b4:	subs	r3, r4, r2
   491b8:	sbcs	r3, r5, r7
   491bc:	bge	491d4 <fputs@plt+0x37e20>
   491c0:	str	r0, [ip, #8]
   491c4:	mov	lr, r1
   491c8:	mov	ip, r0
   491cc:	ldr	r2, [r0, #8]
   491d0:	b	491fc <fputs@plt+0x37e48>
   491d4:	subs	r2, r2, r4
   491d8:	sbcs	r2, r7, r5
   491dc:	bge	491f4 <fputs@plt+0x37e40>
   491e0:	str	r1, [ip, #8]
   491e4:	mov	r2, r0
   491e8:	mov	ip, r1
   491ec:	ldr	lr, [r1, #8]
   491f0:	b	491fc <fputs@plt+0x37e48>
   491f4:	ldr	r2, [r0, #8]
   491f8:	mov	lr, r1
   491fc:	cmp	r2, #0
   49200:	mov	r3, r2
   49204:	movwne	r3, #1
   49208:	beq	4921c <fputs@plt+0x37e68>
   4920c:	cmp	lr, #0
   49210:	mov	r1, lr
   49214:	mov	r0, r2
   49218:	bne	491ac <fputs@plt+0x37df8>
   4921c:	cmp	r3, #0
   49220:	moveq	r2, lr
   49224:	str	r2, [ip, #8]
   49228:	ldr	r0, [sp, #8]
   4922c:	sub	sp, fp, #16
   49230:	pop	{r4, r5, r7, sl, fp, pc}
   49234:	push	{r4, r5, r6, sl, fp, lr}
   49238:	add	fp, sp, #16
   4923c:	sub	sp, sp, #8
   49240:	ldr	r1, [r0, #8]
   49244:	mov	r2, #0
   49248:	cmp	r1, #0
   4924c:	str	r1, [sp, #4]
   49250:	str	r2, [r0, #8]
   49254:	str	r2, [r0, #12]
   49258:	beq	4929c <fputs@plt+0x37ee8>
   4925c:	mov	r4, #1
   49260:	add	r5, sp, #4
   49264:	mov	r6, r1
   49268:	ldr	r1, [r1, #8]
   4926c:	str	r1, [sp, #4]
   49270:	str	r0, [r6, #12]
   49274:	mov	r0, r5
   49278:	mov	r1, r4
   4927c:	bl	4930c <fputs@plt+0x37f58>
   49280:	str	r0, [r6, #8]
   49284:	add	r4, r4, #1
   49288:	mov	r0, r6
   4928c:	ldr	r1, [sp, #4]
   49290:	cmp	r1, #0
   49294:	bne	49264 <fputs@plt+0x37eb0>
   49298:	b	492a0 <fputs@plt+0x37eec>
   4929c:	mov	r6, r0
   492a0:	mov	r0, r6
   492a4:	sub	sp, fp, #16
   492a8:	pop	{r4, r5, r6, sl, fp, pc}
   492ac:	push	{r4, r5, fp, lr}
   492b0:	add	fp, sp, #8
   492b4:	sub	sp, sp, #8
   492b8:	mov	r5, r0
   492bc:	ldr	r0, [r0, #12]
   492c0:	mov	r4, r2
   492c4:	cmp	r0, #0
   492c8:	beq	492e0 <fputs@plt+0x37f2c>
   492cc:	add	r2, sp, #4
   492d0:	bl	492ac <fputs@plt+0x37ef8>
   492d4:	ldr	r0, [sp, #4]
   492d8:	str	r5, [r0, #8]
   492dc:	b	492e4 <fputs@plt+0x37f30>
   492e0:	str	r5, [r1]
   492e4:	mov	r1, r5
   492e8:	ldr	r0, [r1, #8]!
   492ec:	cmp	r0, #0
   492f0:	streq	r5, [r4]
   492f4:	subeq	sp, fp, #8
   492f8:	popeq	{r4, r5, fp, pc}
   492fc:	mov	r2, r4
   49300:	sub	sp, fp, #8
   49304:	pop	{r4, r5, fp, lr}
   49308:	b	492ac <fputs@plt+0x37ef8>
   4930c:	push	{r4, r5, r6, sl, fp, lr}
   49310:	add	fp, sp, #16
   49314:	mov	r4, r0
   49318:	ldr	r0, [r0]
   4931c:	cmp	r0, #0
   49320:	moveq	r0, #0
   49324:	popeq	{r4, r5, r6, sl, fp, pc}
   49328:	cmp	r1, #1
   4932c:	bne	49348 <fputs@plt+0x37f94>
   49330:	ldr	r1, [r0, #8]
   49334:	str	r1, [r4]
   49338:	mov	r1, #0
   4933c:	str	r1, [r0, #8]
   49340:	str	r1, [r0, #12]
   49344:	pop	{r4, r5, r6, sl, fp, pc}
   49348:	sub	r5, r1, #1
   4934c:	mov	r0, r4
   49350:	mov	r1, r5
   49354:	bl	4930c <fputs@plt+0x37f58>
   49358:	ldr	r6, [r4]
   4935c:	cmp	r6, #0
   49360:	popeq	{r4, r5, r6, sl, fp, pc}
   49364:	str	r0, [r6, #12]
   49368:	mov	r1, r5
   4936c:	ldr	r0, [r6, #8]
   49370:	str	r0, [r4]
   49374:	mov	r0, r4
   49378:	bl	4930c <fputs@plt+0x37f58>
   4937c:	str	r0, [r6, #8]
   49380:	mov	r0, r6
   49384:	pop	{r4, r5, r6, sl, fp, pc}
   49388:	push	{r4, r5, r6, sl, fp, lr}
   4938c:	add	fp, sp, #16
   49390:	sub	sp, sp, #16
   49394:	cmp	r2, #0
   49398:	beq	49404 <fputs@plt+0x38050>
   4939c:	mov	r4, r1
   493a0:	mov	r5, r0
   493a4:	mov	r0, #0
   493a8:	add	r1, sp, #12
   493ac:	mov	r3, #0
   493b0:	stm	sp, {r0, r1}
   493b4:	str	r0, [sp, #8]
   493b8:	mov	r1, r2
   493bc:	mov	r0, r5
   493c0:	mvn	r2, #0
   493c4:	bl	1eb14 <fputs@plt+0xd760>
   493c8:	cmp	r0, #0
   493cc:	beq	4940c <fputs@plt+0x38058>
   493d0:	mov	r0, r5
   493d4:	bl	1e8b0 <fputs@plt+0xd4fc>
   493d8:	ldr	r1, [r4]
   493dc:	mov	r6, r0
   493e0:	mov	r0, r5
   493e4:	bl	13ce4 <fputs@plt+0x2930>
   493e8:	mov	r0, r5
   493ec:	mov	r1, r6
   493f0:	bl	1b704 <fputs@plt+0xa350>
   493f4:	str	r0, [r4]
   493f8:	mov	r0, r5
   493fc:	bl	21868 <fputs@plt+0x104b4>
   49400:	b	49428 <fputs@plt+0x38074>
   49404:	mov	r0, #7
   49408:	b	49428 <fputs@plt+0x38074>
   4940c:	ldr	r6, [sp, #12]
   49410:	mov	r0, r6
   49414:	bl	1aa10 <fputs@plt+0x965c>
   49418:	mov	r0, r5
   4941c:	mov	r1, r6
   49420:	mov	r2, r4
   49424:	bl	49520 <fputs@plt+0x3816c>
   49428:	sub	sp, fp, #16
   4942c:	pop	{r4, r5, r6, sl, fp, pc}
   49430:	push	{r4, sl, fp, lr}
   49434:	add	fp, sp, #8
   49438:	mov	r4, r0
   4943c:	ldr	r0, [r0]
   49440:	ldr	r1, [r4, #4]
   49444:	str	r0, [r1, #4]
   49448:	mov	r0, r4
   4944c:	mov	r1, #0
   49450:	bl	19200 <fputs@plt+0x7e4c>
   49454:	cmp	r0, #0
   49458:	popne	{r4, sl, fp, pc}
   4945c:	mov	r0, r4
   49460:	mov	r1, #0
   49464:	pop	{r4, sl, fp, lr}
   49468:	b	19114 <fputs@plt+0x7d60>
   4946c:	push	{r4, r5, r6, r7, fp, lr}
   49470:	add	fp, sp, #16
   49474:	sub	sp, sp, #16
   49478:	mov	r4, r1
   4947c:	mov	r5, r0
   49480:	mov	r0, #0
   49484:	add	r1, sp, #12
   49488:	mov	r3, #0
   4948c:	stm	sp, {r0, r1}
   49490:	str	r0, [sp, #8]
   49494:	mov	r1, r2
   49498:	mov	r0, r5
   4949c:	mvn	r2, #0
   494a0:	bl	1eb14 <fputs@plt+0xd760>
   494a4:	mov	r7, r0
   494a8:	cmp	r0, #0
   494ac:	bne	49514 <fputs@plt+0x38160>
   494b0:	ldr	r6, [sp, #12]
   494b4:	mov	r0, r6
   494b8:	bl	1aa10 <fputs@plt+0x965c>
   494bc:	cmp	r0, #100	; 0x64
   494c0:	bne	49500 <fputs@plt+0x3814c>
   494c4:	mov	r0, r6
   494c8:	mov	r1, #0
   494cc:	bl	1bca0 <fputs@plt+0xa8ec>
   494d0:	mov	r2, r0
   494d4:	mov	r0, r5
   494d8:	mov	r1, r4
   494dc:	bl	49388 <fputs@plt+0x37fd4>
   494e0:	cmp	r0, #0
   494e4:	beq	494b4 <fputs@plt+0x38100>
   494e8:	mov	r7, r0
   494ec:	mov	r0, r5
   494f0:	mov	r1, r6
   494f4:	mov	r2, r4
   494f8:	bl	49520 <fputs@plt+0x3816c>
   494fc:	b	49514 <fputs@plt+0x38160>
   49500:	mov	r0, r5
   49504:	mov	r1, r6
   49508:	mov	r2, r4
   4950c:	bl	49520 <fputs@plt+0x3816c>
   49510:	mov	r7, r0
   49514:	mov	r0, r7
   49518:	sub	sp, fp, #16
   4951c:	pop	{r4, r5, r6, r7, fp, pc}
   49520:	push	{r4, r5, r6, r7, fp, lr}
   49524:	add	fp, sp, #16
   49528:	mov	r6, r0
   4952c:	mov	r0, r1
   49530:	mov	r4, r2
   49534:	bl	199e0 <fputs@plt+0x862c>
   49538:	mov	r5, r0
   4953c:	cmp	r0, #0
   49540:	beq	4956c <fputs@plt+0x381b8>
   49544:	mov	r0, r6
   49548:	bl	1e8b0 <fputs@plt+0xd4fc>
   4954c:	ldr	r1, [r4]
   49550:	mov	r7, r0
   49554:	mov	r0, r6
   49558:	bl	13ce4 <fputs@plt+0x2930>
   4955c:	mov	r0, r6
   49560:	mov	r1, r7
   49564:	bl	1b704 <fputs@plt+0xa350>
   49568:	str	r0, [r4]
   4956c:	mov	r0, r5
   49570:	pop	{r4, r5, r6, r7, fp, pc}
   49574:	push	{r4, sl, fp, lr}
   49578:	add	fp, sp, #8
   4957c:	ldr	r1, [r0, #316]	; 0x13c
   49580:	mov	r4, r0
   49584:	movw	r0, #26215	; 0x6667
   49588:	movt	r0, #26214	; 0x6666
   4958c:	smmul	r0, r1, r0
   49590:	asr	r2, r0, #1
   49594:	add	r0, r2, r0, lsr #31
   49598:	add	r0, r0, r0, lsl #2
   4959c:	subs	r0, r1, r0
   495a0:	mov	r0, #0
   495a4:	popne	{r4, sl, fp, pc}
   495a8:	mov	r0, #20
   495ac:	add	r2, r0, r1, lsl #2
   495b0:	ldr	r1, [r4, #340]	; 0x154
   495b4:	mov	r0, r4
   495b8:	asr	r3, r2, #31
   495bc:	bl	2387c <fputs@plt+0x124c8>
   495c0:	cmp	r0, #0
   495c4:	moveq	r0, #7
   495c8:	popeq	{r4, sl, fp, pc}
   495cc:	mov	r1, r0
   495d0:	ldr	r0, [r4, #316]	; 0x13c
   495d4:	vmov.i32	q8, #0	; 0x00000000
   495d8:	add	r2, r1, r0, lsl #2
   495dc:	mov	r0, #0
   495e0:	vst1.32	{d16-d17}, [r2]!
   495e4:	str	r0, [r2]
   495e8:	str	r1, [r4, #340]	; 0x154
   495ec:	pop	{r4, sl, fp, pc}
   495f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   495f4:	add	fp, sp, #28
   495f8:	sub	sp, sp, #52	; 0x34
   495fc:	mov	r4, r0
   49600:	mov	r0, #0
   49604:	ldr	sl, [r1, #48]	; 0x30
   49608:	ldr	r7, [r1, #52]	; 0x34
   4960c:	ldr	r5, [fp, #8]
   49610:	mov	r8, r3
   49614:	mov	r9, r2
   49618:	mov	r6, r1
   4961c:	str	r0, [sp, #32]
   49620:	ldr	r0, [r4, #336]	; 0x150
   49624:	b	49638 <fputs@plt+0x38284>
   49628:	ldr	r1, [r0, #4]
   4962c:	cmp	r1, r6
   49630:	beq	49684 <fputs@plt+0x382d0>
   49634:	ldr	r0, [r0, #8]
   49638:	cmp	r0, #0
   4963c:	bne	49628 <fputs@plt+0x38274>
   49640:	ldr	r2, [r6]
   49644:	movw	r1, #64280	; 0xfb18
   49648:	mov	r0, r4
   4964c:	movt	r1, #8
   49650:	bl	1d380 <fputs@plt+0xbfcc>
   49654:	mov	r5, #7
   49658:	cmp	r0, #0
   4965c:	beq	499e0 <fputs@plt+0x3862c>
   49660:	cmp	r4, #0
   49664:	str	r7, [sp, #24]
   49668:	str	r0, [sp, #16]
   4966c:	beq	496a4 <fputs@plt+0x382f0>
   49670:	mov	r0, r4
   49674:	mov	r2, #28
   49678:	mov	r3, #0
   4967c:	bl	238bc <fputs@plt+0x12508>
   49680:	b	496b0 <fputs@plt+0x382fc>
   49684:	ldr	r2, [r6]
   49688:	movw	r1, #3431	; 0xd67
   4968c:	mov	r0, r4
   49690:	movt	r1, #9
   49694:	bl	1d380 <fputs@plt+0xbfcc>
   49698:	str	r0, [r5]
   4969c:	mov	r5, #6
   496a0:	b	499e0 <fputs@plt+0x3862c>
   496a4:	mov	r0, #28
   496a8:	mov	r1, #0
   496ac:	bl	142d0 <fputs@plt+0x2f1c>
   496b0:	mov	r7, r0
   496b4:	cmp	r0, #0
   496b8:	beq	499d4 <fputs@plt+0x38620>
   496bc:	mov	lr, #0
   496c0:	vmov.i32	q8, #0	; 0x00000000
   496c4:	mov	r0, r4
   496c8:	mov	ip, r8
   496cc:	str	lr, [r7, #24]
   496d0:	stm	r7, {r4, r9}
   496d4:	add	r4, r7, #8
   496d8:	str	r0, [sp, #28]
   496dc:	vst1.8	{d16-d17}, [r4]
   496e0:	ldr	r1, [r6, #64]	; 0x40
   496e4:	cmp	r1, #0
   496e8:	beq	49728 <fputs@plt+0x38374>
   496ec:	ldr	r3, [r0, #20]
   496f0:	mov	r2, #0
   496f4:	cmp	r3, #1
   496f8:	blt	49730 <fputs@plt+0x3837c>
   496fc:	ldr	r0, [sp, #28]
   49700:	ldr	r2, [r0, #16]
   49704:	add	r5, r2, #12
   49708:	mov	r2, #0
   4970c:	ldr	r0, [r5, r2, lsl #4]
   49710:	cmp	r0, r1
   49714:	beq	49730 <fputs@plt+0x3837c>
   49718:	add	r2, r2, #1
   4971c:	cmp	r2, r3
   49720:	blt	4970c <fputs@plt+0x38358>
   49724:	b	49730 <fputs@plt+0x3837c>
   49728:	movw	r2, #48576	; 0xbdc0
   4972c:	movt	r2, #65520	; 0xfff0
   49730:	ldr	r8, [sp, #28]
   49734:	ldr	r1, [r6, #52]	; 0x34
   49738:	ldr	r3, [sp, #24]
   4973c:	ldr	r0, [r8, #16]
   49740:	ldr	r0, [r0, r2, lsl #4]
   49744:	mov	r2, sl
   49748:	str	r0, [r1, #4]
   4974c:	str	r7, [sp, #36]	; 0x24
   49750:	str	r6, [sp, #40]	; 0x28
   49754:	ldr	r0, [r8, #336]	; 0x150
   49758:	str	lr, [sp, #48]	; 0x30
   4975c:	str	r0, [sp, #44]	; 0x2c
   49760:	add	r0, sp, #36	; 0x24
   49764:	str	r0, [r8, #336]	; 0x150
   49768:	add	r0, sp, #32
   4976c:	ldr	r1, [r9, #8]
   49770:	str	r0, [sp, #4]
   49774:	mov	r0, r8
   49778:	str	r4, [sp]
   4977c:	blx	ip
   49780:	mov	r5, r0
   49784:	ldr	r0, [sp, #44]	; 0x2c
   49788:	cmp	r5, #0
   4978c:	str	r0, [r8, #336]	; 0x150
   49790:	beq	497d8 <fputs@plt+0x38424>
   49794:	ldr	r4, [sp, #28]
   49798:	cmp	r5, #7
   4979c:	ldr	r6, [fp, #8]
   497a0:	ldrbeq	r0, [r4, #69]	; 0x45
   497a4:	cmpeq	r0, #0
   497a8:	beq	499f4 <fputs@plt+0x38640>
   497ac:	ldr	r2, [sp, #32]
   497b0:	cmp	r2, #0
   497b4:	beq	499b0 <fputs@plt+0x385fc>
   497b8:	movw	r1, #64280	; 0xfb18
   497bc:	mov	r0, r4
   497c0:	movt	r1, #8
   497c4:	bl	1d380 <fputs@plt+0xbfcc>
   497c8:	str	r0, [r6]
   497cc:	ldr	r0, [sp, #32]
   497d0:	bl	14400 <fputs@plt+0x304c>
   497d4:	b	499c8 <fputs@plt+0x38614>
   497d8:	ldr	r0, [r4]
   497dc:	ldr	r8, [fp, #8]
   497e0:	mov	r5, #0
   497e4:	cmp	r0, #0
   497e8:	beq	499ec <fputs@plt+0x38638>
   497ec:	str	r5, [r0]
   497f0:	str	r5, [r0, #4]
   497f4:	str	r5, [r0, #8]
   497f8:	ldr	r0, [r7, #8]
   497fc:	ldr	r1, [r9]
   49800:	str	r1, [r0]
   49804:	mov	r0, #1
   49808:	str	r0, [r7, #12]
   4980c:	ldr	r0, [sp, #48]	; 0x30
   49810:	cmp	r0, #0
   49814:	beq	49a24 <fputs@plt+0x38670>
   49818:	ldr	r0, [r6, #56]	; 0x38
   4981c:	ldr	r4, [sp, #28]
   49820:	str	r0, [r7, #24]
   49824:	str	r7, [r6, #56]	; 0x38
   49828:	ldrsh	r1, [r6, #34]	; 0x22
   4982c:	cmp	r1, #1
   49830:	mov	r0, r1
   49834:	str	r1, [sp, #12]
   49838:	blt	499d4 <fputs@plt+0x38620>
   4983c:	ldr	r0, [r6, #4]
   49840:	mov	r7, #0
   49844:	str	r0, [sp, #20]
   49848:	mov	r0, #0
   4984c:	str	r0, [sp, #8]
   49850:	b	498d0 <fputs@plt+0x3851c>
   49854:	cmp	r0, #0
   49858:	mov	r0, #7
   4985c:	movweq	r0, #6
   49860:	add	r1, r0, sl
   49864:	cmp	r1, r9
   49868:	bhi	49884 <fputs@plt+0x384d0>
   4986c:	ldrb	r1, [r7, r0]
   49870:	sub	r8, r8, #1
   49874:	cmp	r0, r8
   49878:	strb	r1, [r7]
   4987c:	add	r7, r7, #1
   49880:	bne	4986c <fputs@plt+0x384b8>
   49884:	cmp	sl, #0
   49888:	beq	4989c <fputs@plt+0x384e8>
   4988c:	ldrb	r0, [r4]
   49890:	cmp	r0, #0
   49894:	moveq	r0, #0
   49898:	strbeq	r0, [r4, #-1]
   4989c:	ldr	r0, [r6, #4]
   498a0:	ldr	r7, [sp, #24]
   498a4:	ldr	r4, [sp, #28]
   498a8:	str	r0, [sp, #20]
   498ac:	add	r0, r0, r7, lsl #4
   498b0:	ldrb	r1, [r0, #15]
   498b4:	orr	r1, r1, #2
   498b8:	strb	r1, [r0, #15]
   498bc:	ldrh	r0, [r6, #34]	; 0x22
   498c0:	str	r0, [sp, #12]
   498c4:	mov	r0, #128	; 0x80
   498c8:	str	r0, [sp, #8]
   498cc:	b	49994 <fputs@plt+0x385e0>
   498d0:	ldr	r0, [sp, #20]
   498d4:	movw	r5, #39819	; 0x9b8b
   498d8:	movt	r5, #8
   498dc:	add	r0, r0, r7, lsl #4
   498e0:	ldrb	r0, [r0, #15]
   498e4:	tst	r0, #4
   498e8:	beq	49904 <fputs@plt+0x38550>
   498ec:	ldr	r0, [sp, #20]
   498f0:	ldr	r4, [r0, r7, lsl #4]
   498f4:	mov	r0, r4
   498f8:	bl	111f8 <strlen@plt>
   498fc:	add	r0, r4, r0
   49900:	add	r5, r0, #1
   49904:	mov	r0, r5
   49908:	str	r7, [sp, #24]
   4990c:	bl	111f8 <strlen@plt>
   49910:	bic	r9, r0, #-1073741824	; 0xc0000000
   49914:	cmp	r9, #0
   49918:	beq	4997c <fputs@plt+0x385c8>
   4991c:	add	r8, r9, #1
   49920:	mov	sl, #0
   49924:	mov	r7, r5
   49928:	movw	r0, #3549	; 0xddd
   4992c:	add	r4, r5, sl
   49930:	mov	r2, #6
   49934:	movt	r0, #9
   49938:	mov	r1, r4
   4993c:	bl	1343c <fputs@plt+0x2088>
   49940:	cmp	r0, #0
   49944:	bne	49968 <fputs@plt+0x385b4>
   49948:	cmp	sl, #0
   4994c:	ldrbne	r0, [r4, #-1]
   49950:	cmpne	r0, #32
   49954:	bne	49968 <fputs@plt+0x385b4>
   49958:	ldrb	r0, [r4, #6]
   4995c:	orr	r1, r0, #32
   49960:	cmp	r1, #32
   49964:	beq	49854 <fputs@plt+0x384a0>
   49968:	add	sl, sl, #1
   4996c:	sub	r8, r8, #1
   49970:	add	r7, r7, #1
   49974:	cmp	sl, r9
   49978:	bcc	49928 <fputs@plt+0x38574>
   4997c:	ldrb	r0, [r6, #42]	; 0x2a
   49980:	ldr	r1, [sp, #8]
   49984:	ldr	r4, [sp, #28]
   49988:	ldr	r7, [sp, #24]
   4998c:	orr	r0, r0, r1
   49990:	strb	r0, [r6, #42]	; 0x2a
   49994:	ldr	r0, [sp, #12]
   49998:	add	r7, r7, #1
   4999c:	sxth	r0, r0
   499a0:	cmp	r7, r0
   499a4:	blt	498d0 <fputs@plt+0x3851c>
   499a8:	mov	r5, #0
   499ac:	b	499d4 <fputs@plt+0x38620>
   499b0:	ldr	r2, [sp, #16]
   499b4:	movw	r1, #3473	; 0xd91
   499b8:	mov	r0, r4
   499bc:	movt	r1, #9
   499c0:	bl	1d380 <fputs@plt+0xbfcc>
   499c4:	str	r0, [r6]
   499c8:	mov	r0, r4
   499cc:	mov	r1, r7
   499d0:	bl	13ce4 <fputs@plt+0x2930>
   499d4:	ldr	r1, [sp, #16]
   499d8:	mov	r0, r4
   499dc:	bl	13ce4 <fputs@plt+0x2930>
   499e0:	mov	r0, r5
   499e4:	sub	sp, fp, #28
   499e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   499ec:	ldr	r4, [sp, #28]
   499f0:	b	499d4 <fputs@plt+0x38620>
   499f4:	ldrb	r0, [r4, #70]	; 0x46
   499f8:	cmp	r0, #0
   499fc:	bne	497ac <fputs@plt+0x383f8>
   49a00:	mov	r0, #1
   49a04:	strb	r0, [r4, #69]	; 0x45
   49a08:	ldr	r1, [r4, #164]	; 0xa4
   49a0c:	cmp	r1, #1
   49a10:	strge	r0, [r4, #248]	; 0xf8
   49a14:	ldr	r0, [r4, #256]	; 0x100
   49a18:	add	r0, r0, #1
   49a1c:	str	r0, [r4, #256]	; 0x100
   49a20:	b	497ac <fputs@plt+0x383f8>
   49a24:	ldr	r4, [sp, #28]
   49a28:	ldr	r2, [r6]
   49a2c:	movw	r1, #3503	; 0xdaf
   49a30:	movt	r1, #9
   49a34:	mov	r0, r4
   49a38:	bl	1d380 <fputs@plt+0xbfcc>
   49a3c:	str	r0, [r8]
   49a40:	mov	r0, r7
   49a44:	bl	31e6c <fputs@plt+0x20ab8>
   49a48:	mov	r5, #1
   49a4c:	b	499d4 <fputs@plt+0x38620>
   49a50:	push	{r4, r5, fp, lr}
   49a54:	add	fp, sp, #8
   49a58:	ldrb	r3, [r0]
   49a5c:	movw	ip, #51478	; 0xc916
   49a60:	mov	lr, r1
   49a64:	movt	ip, #8
   49a68:	ldrb	r4, [ip, r3]
   49a6c:	cmp	r4, #26
   49a70:	bhi	49d64 <fputs@plt+0x389b0>
   49a74:	add	r2, pc, #4
   49a78:	mov	r1, #1
   49a7c:	ldr	pc, [r2, r4, lsl #2]
   49a80:	andeq	r9, r4, r4, ror #22
   49a84:			; <UNDEFINED> instruction: 0x00049bbc
   49a88:	andeq	r9, r4, r8, ror #23
   49a8c:	andeq	r9, r4, r0, lsr lr
   49a90:	andeq	r9, r4, ip, ror #21
   49a94:	andeq	r9, r4, ip, ror #21
   49a98:	andeq	r9, r4, r0, lsl ip
   49a9c:	andeq	r9, r4, r8, lsr ip
   49aa0:	andeq	r9, r4, r0, ror #24
   49aa4:	muleq	r4, ip, ip
   49aa8:	andeq	r9, r4, ip, asr #25
   49aac:	andeq	r9, r4, r0, ror #25
   49ab0:	strdeq	r9, [r4], -r4
   49ab4:	andeq	r9, r4, r8, lsl sp
   49ab8:	andeq	r9, r4, r4, lsr sp
   49abc:	andeq	r9, r4, r0, asr sp
   49ac0:	andeq	r9, r4, ip, ror #26
   49ac4:	ldrdeq	r9, [r4], -r4
   49ac8:	ldrdeq	r9, [r4], -ip
   49acc:	andeq	r9, r4, r4, ror #27
   49ad0:	strdeq	r9, [r4], -r0
   49ad4:	strdeq	r9, [r4], -r8
   49ad8:	andeq	r9, r4, r0, lsl #28
   49adc:	andeq	r9, r4, r8, lsl #28
   49ae0:	andeq	r9, r4, r0, lsl lr
   49ae4:	andeq	r9, r4, r8, lsl lr
   49ae8:	andeq	r9, r4, r0, lsr #28
   49aec:	mov	r1, #135	; 0x87
   49af0:	str	r1, [lr]
   49af4:	mov	r1, #1
   49af8:	ldrb	r2, [r0, #1]
   49afc:	cmp	r2, #0
   49b00:	beq	4a0b4 <fputs@plt+0x38d00>
   49b04:	movw	ip, #49548	; 0xc18c
   49b08:	mov	r3, #0
   49b0c:	movt	ip, #8
   49b10:	uxtb	r2, r2
   49b14:	ldrb	r4, [ip, r2]
   49b18:	tst	r4, #70	; 0x46
   49b1c:	beq	49b2c <fputs@plt+0x38778>
   49b20:	add	r3, r3, #1
   49b24:	mov	r2, r1
   49b28:	b	49b50 <fputs@plt+0x3879c>
   49b2c:	cmp	r3, #1
   49b30:	blt	49b3c <fputs@plt+0x38788>
   49b34:	cmp	r2, #40	; 0x28
   49b38:	beq	4a068 <fputs@plt+0x38cb4>
   49b3c:	cmp	r2, #58	; 0x3a
   49b40:	addeq	r2, r1, #1
   49b44:	ldrbeq	r4, [r0, r2]
   49b48:	cmpeq	r4, #58	; 0x3a
   49b4c:	bne	4a0ac <fputs@plt+0x38cf8>
   49b50:	add	r1, r2, #1
   49b54:	ldrb	r2, [r0, r1]
   49b58:	cmp	r2, #0
   49b5c:	bne	49b10 <fputs@plt+0x3875c>
   49b60:	b	4a0ac <fputs@plt+0x38cf8>
   49b64:	ldrb	r2, [r0, #1]
   49b68:	cmp	r2, #39	; 0x27
   49b6c:	bne	49be8 <fputs@plt+0x38834>
   49b70:	movw	r2, #49548	; 0xc18c
   49b74:	mov	r1, #134	; 0x86
   49b78:	str	r1, [lr]
   49b7c:	mov	r1, #2
   49b80:	movt	r2, #8
   49b84:	ldrb	r3, [r0, r1]
   49b88:	add	r1, r1, #1
   49b8c:	ldrb	r5, [r2, r3]
   49b90:	tst	r5, #8
   49b94:	bne	49b84 <fputs@plt+0x387d0>
   49b98:	sub	r1, r1, #1
   49b9c:	cmp	r3, #39	; 0x27
   49ba0:	bne	49bb0 <fputs@plt+0x387fc>
   49ba4:	ands	r2, r1, #1
   49ba8:	mov	r2, #1
   49bac:	beq	4a060 <fputs@plt+0x38cac>
   49bb0:	mov	r2, #161	; 0xa1
   49bb4:	str	r2, [lr]
   49bb8:	b	4a024 <fputs@plt+0x38c70>
   49bbc:	mov	r1, #1
   49bc0:	ldrb	r3, [r0, r1]
   49bc4:	add	r1, r1, #1
   49bc8:	ldrb	r2, [ip, r3]
   49bcc:	cmp	r2, #2
   49bd0:	bcc	49bc0 <fputs@plt+0x3880c>
   49bd4:	movw	r2, #49548	; 0xc18c
   49bd8:	movt	r2, #8
   49bdc:	ldrb	r2, [r2, r3]
   49be0:	tst	r2, #70	; 0x46
   49be4:	beq	49fac <fputs@plt+0x38bf8>
   49be8:	movw	r2, #49548	; 0xc18c
   49bec:	movt	r2, #8
   49bf0:	ldrb	r3, [r0, r1]
   49bf4:	add	r1, r1, #1
   49bf8:	ldrb	r3, [r2, r3]
   49bfc:	tst	r3, #70	; 0x46
   49c00:	bne	49bf0 <fputs@plt+0x3883c>
   49c04:	mov	r0, #27
   49c08:	sub	r1, r1, #1
   49c0c:	b	4a0b8 <fputs@plt+0x38d04>
   49c10:	mov	r1, #135	; 0x87
   49c14:	add	r0, r0, #1
   49c18:	str	r1, [lr]
   49c1c:	mov	r1, #0
   49c20:	ldrb	r2, [r0, r1]
   49c24:	add	r1, r1, #1
   49c28:	sub	r2, r2, #48	; 0x30
   49c2c:	cmp	r2, #10
   49c30:	bcc	49c20 <fputs@plt+0x3886c>
   49c34:	b	4a0bc <fputs@plt+0x38d08>
   49c38:	movw	r2, #49548	; 0xc18c
   49c3c:	add	r0, r0, #1
   49c40:	mov	r1, #0
   49c44:	movt	r2, #8
   49c48:	ldrb	r3, [r0, r1]
   49c4c:	add	r1, r1, #1
   49c50:	ldrb	r3, [r2, r3]
   49c54:	tst	r3, #1
   49c58:	bne	49c48 <fputs@plt+0x38894>
   49c5c:	b	49f24 <fputs@plt+0x38b70>
   49c60:	ldrb	r2, [r0, #1]
   49c64:	mov	r1, #1
   49c68:	b	49c90 <fputs@plt+0x388dc>
   49c6c:	uxtb	r2, r2
   49c70:	cmp	r2, r3
   49c74:	bne	49c88 <fputs@plt+0x388d4>
   49c78:	add	r1, r1, #1
   49c7c:	ldrb	r2, [r0, r1]
   49c80:	cmp	r2, r3
   49c84:	bne	4a040 <fputs@plt+0x38c8c>
   49c88:	add	r1, r1, #1
   49c8c:	ldrb	r2, [r0, r1]
   49c90:	cmp	r2, #0
   49c94:	bne	49c6c <fputs@plt+0x388b8>
   49c98:	b	4a0b4 <fputs@plt+0x38d00>
   49c9c:	mov	ip, #27
   49ca0:	mov	r1, #1
   49ca4:	cmp	r3, #93	; 0x5d
   49ca8:	beq	49fd8 <fputs@plt+0x38c24>
   49cac:	mov	r1, #1
   49cb0:	ldrb	r2, [r0, r1]
   49cb4:	cmp	r2, #0
   49cb8:	beq	49fd4 <fputs@plt+0x38c20>
   49cbc:	add	r1, r1, #1
   49cc0:	cmp	r2, #93	; 0x5d
   49cc4:	bne	49cb0 <fputs@plt+0x388fc>
   49cc8:	b	49fd8 <fputs@plt+0x38c24>
   49ccc:	ldrb	r0, [r0, #1]
   49cd0:	cmp	r0, #124	; 0x7c
   49cd4:	bne	49ef8 <fputs@plt+0x38b44>
   49cd8:	mov	r0, #94	; 0x5e
   49cdc:	b	49fe4 <fputs@plt+0x38c30>
   49ce0:	ldrb	r1, [r0, #1]
   49ce4:	cmp	r1, #45	; 0x2d
   49ce8:	bne	49f00 <fputs@plt+0x38b4c>
   49cec:	mov	r1, #2
   49cf0:	b	49f14 <fputs@plt+0x38b60>
   49cf4:	ldrb	r0, [r0, #1]
   49cf8:	cmp	r0, #60	; 0x3c
   49cfc:	beq	49fe0 <fputs@plt+0x38c2c>
   49d00:	cmp	r0, #62	; 0x3e
   49d04:	beq	49d5c <fputs@plt+0x389a8>
   49d08:	cmp	r0, #61	; 0x3d
   49d0c:	bne	49ff0 <fputs@plt+0x38c3c>
   49d10:	mov	r0, #81	; 0x51
   49d14:	b	49fe4 <fputs@plt+0x38c30>
   49d18:	ldrb	r0, [r0, #1]
   49d1c:	cmp	r0, #62	; 0x3e
   49d20:	beq	49fc4 <fputs@plt+0x38c10>
   49d24:	cmp	r0, #61	; 0x3d
   49d28:	bne	49fcc <fputs@plt+0x38c18>
   49d2c:	mov	r0, #83	; 0x53
   49d30:	b	49fe4 <fputs@plt+0x38c30>
   49d34:	mov	r1, #79	; 0x4f
   49d38:	str	r1, [lr]
   49d3c:	mov	r1, #1
   49d40:	ldrb	r0, [r0, #1]
   49d44:	cmp	r0, #61	; 0x3d
   49d48:	movweq	r1, #2
   49d4c:	b	4a0bc <fputs@plt+0x38d08>
   49d50:	ldrb	r0, [r0, #1]
   49d54:	cmp	r0, #61	; 0x3d
   49d58:	bne	49d64 <fputs@plt+0x389b0>
   49d5c:	mov	r0, #78	; 0x4e
   49d60:	b	49fe4 <fputs@plt+0x38c30>
   49d64:	mov	r0, #161	; 0xa1
   49d68:	b	49ff4 <fputs@plt+0x38c40>
   49d6c:	ldrb	r1, [r0, #1]
   49d70:	cmp	r1, #42	; 0x2a
   49d74:	bne	49e98 <fputs@plt+0x38ae4>
   49d78:	ldrb	r2, [r0, #2]
   49d7c:	cmp	r2, #0
   49d80:	beq	49e98 <fputs@plt+0x38ae4>
   49d84:	ldrb	r3, [r0, #3]
   49d88:	cmp	r2, #42	; 0x2a
   49d8c:	mov	r1, #1
   49d90:	moveq	r2, #3
   49d94:	cmpeq	r3, #47	; 0x2f
   49d98:	beq	4a058 <fputs@plt+0x38ca4>
   49d9c:	mov	r2, #4
   49da0:	tst	r3, #255	; 0xff
   49da4:	beq	4a050 <fputs@plt+0x38c9c>
   49da8:	ldrb	r4, [r0, r2]
   49dac:	uxtb	r3, r3
   49db0:	add	r2, r2, #1
   49db4:	cmp	r3, #42	; 0x2a
   49db8:	mov	r3, r4
   49dbc:	bne	49da0 <fputs@plt+0x389ec>
   49dc0:	cmp	r4, #47	; 0x2f
   49dc4:	mov	r3, r4
   49dc8:	bne	49da0 <fputs@plt+0x389ec>
   49dcc:	sub	r2, r2, #1
   49dd0:	b	4a058 <fputs@plt+0x38ca4>
   49dd4:	mov	r0, #22
   49dd8:	b	49ff4 <fputs@plt+0x38c40>
   49ddc:	mov	r0, #23
   49de0:	b	49ff4 <fputs@plt+0x38c40>
   49de4:	mov	r1, #1
   49de8:	str	r1, [lr]
   49dec:	b	4a0bc <fputs@plt+0x38d08>
   49df0:	mov	r0, #89	; 0x59
   49df4:	b	49ff4 <fputs@plt+0x38c40>
   49df8:	mov	r0, #91	; 0x5b
   49dfc:	b	49ff4 <fputs@plt+0x38c40>
   49e00:	mov	r0, #93	; 0x5d
   49e04:	b	49ff4 <fputs@plt+0x38c40>
   49e08:	mov	r0, #26
   49e0c:	b	49ff4 <fputs@plt+0x38c40>
   49e10:	mov	r0, #85	; 0x55
   49e14:	b	49ff4 <fputs@plt+0x38c40>
   49e18:	mov	r0, #96	; 0x60
   49e1c:	b	49ff4 <fputs@plt+0x38c40>
   49e20:	ldrb	r1, [r0, #1]
   49e24:	sub	r1, r1, #48	; 0x30
   49e28:	cmp	r1, #10
   49e2c:	bcs	49f08 <fputs@plt+0x38b54>
   49e30:	mov	r1, #132	; 0x84
   49e34:	str	r1, [lr]
   49e38:	ldrb	r3, [r0]
   49e3c:	cmp	r3, #48	; 0x30
   49e40:	bne	49e6c <fputs@plt+0x38ab8>
   49e44:	ldrb	r1, [r0, #1]
   49e48:	orr	r1, r1, #32
   49e4c:	cmp	r1, #120	; 0x78
   49e50:	bne	49e6c <fputs@plt+0x38ab8>
   49e54:	ldrb	r2, [r0, #2]
   49e58:	movw	r1, #49548	; 0xc18c
   49e5c:	movt	r1, #8
   49e60:	ldrb	r2, [r1, r2]
   49e64:	tst	r2, #8
   49e68:	bne	4a000 <fputs@plt+0x38c4c>
   49e6c:	sub	r1, r3, #48	; 0x30
   49e70:	cmp	r1, #9
   49e74:	bhi	49ea0 <fputs@plt+0x38aec>
   49e78:	add	r2, r0, #1
   49e7c:	mov	r1, #0
   49e80:	ldrb	r3, [r2, r1]
   49e84:	add	r1, r1, #1
   49e88:	sub	r4, r3, #48	; 0x30
   49e8c:	cmp	r4, #10
   49e90:	bcc	49e80 <fputs@plt+0x38acc>
   49e94:	b	49ea4 <fputs@plt+0x38af0>
   49e98:	mov	r0, #92	; 0x5c
   49e9c:	b	49ff4 <fputs@plt+0x38c40>
   49ea0:	mov	r1, #0
   49ea4:	cmp	r3, #46	; 0x2e
   49ea8:	bne	49ed0 <fputs@plt+0x38b1c>
   49eac:	add	r2, r0, r1
   49eb0:	add	r1, r1, #1
   49eb4:	ldrb	r2, [r2, #1]
   49eb8:	sub	r2, r2, #48	; 0x30
   49ebc:	cmp	r2, #10
   49ec0:	bcc	49eac <fputs@plt+0x38af8>
   49ec4:	mov	r2, #133	; 0x85
   49ec8:	str	r2, [lr]
   49ecc:	ldrb	r3, [r0, r1]
   49ed0:	orr	r2, r3, #32
   49ed4:	cmp	r2, #101	; 0x65
   49ed8:	bne	49f74 <fputs@plt+0x38bc0>
   49edc:	add	r2, r0, r1
   49ee0:	ldrb	r2, [r2, #1]
   49ee4:	sub	r4, r2, #48	; 0x30
   49ee8:	cmp	r4, #9
   49eec:	bhi	49f2c <fputs@plt+0x38b78>
   49ef0:	add	r2, r1, #2
   49ef4:	b	49f4c <fputs@plt+0x38b98>
   49ef8:	mov	r0, #86	; 0x56
   49efc:	b	49ff4 <fputs@plt+0x38c40>
   49f00:	mov	r0, #90	; 0x5a
   49f04:	b	49ff4 <fputs@plt+0x38c40>
   49f08:	mov	r0, #122	; 0x7a
   49f0c:	b	49ff4 <fputs@plt+0x38c40>
   49f10:	add	r1, r1, #1
   49f14:	ldrb	r2, [r0, r1]
   49f18:	cmp	r2, #0
   49f1c:	cmpne	r2, #10
   49f20:	bne	49f10 <fputs@plt+0x38b5c>
   49f24:	mov	r0, #160	; 0xa0
   49f28:	b	4a0b8 <fputs@plt+0x38d04>
   49f2c:	cmp	r2, #45	; 0x2d
   49f30:	cmpne	r2, #43	; 0x2b
   49f34:	bne	49f74 <fputs@plt+0x38bc0>
   49f38:	add	r2, r1, #2
   49f3c:	ldrb	r4, [r0, r2]
   49f40:	sub	r4, r4, #48	; 0x30
   49f44:	cmp	r4, #9
   49f48:	bhi	49f74 <fputs@plt+0x38bc0>
   49f4c:	ldrb	r1, [r0, r2]
   49f50:	add	r2, r2, #1
   49f54:	sub	r1, r1, #48	; 0x30
   49f58:	cmp	r1, #10
   49f5c:	bcc	49f4c <fputs@plt+0x38b98>
   49f60:	mov	r1, #133	; 0x85
   49f64:	str	r1, [lr]
   49f68:	add	r1, r0, r2
   49f6c:	ldrb	r3, [r1, #-1]
   49f70:	sub	r1, r2, #1
   49f74:	movw	r2, #49548	; 0xc18c
   49f78:	movt	r2, #8
   49f7c:	ldrb	r3, [r2, r3]
   49f80:	tst	r3, #70	; 0x46
   49f84:	beq	4a0bc <fputs@plt+0x38d08>
   49f88:	mov	r3, #161	; 0xa1
   49f8c:	add	r4, r0, r1
   49f90:	str	r3, [lr]
   49f94:	add	r1, r1, #1
   49f98:	ldrb	r4, [r4, #1]
   49f9c:	ldrb	r4, [r2, r4]
   49fa0:	tst	r4, #70	; 0x46
   49fa4:	bne	49f8c <fputs@plt+0x38bd8>
   49fa8:	b	4a0bc <fputs@plt+0x38d08>
   49fac:	mov	r2, #27
   49fb0:	sub	r1, r1, #1
   49fb4:	str	r2, [lr]
   49fb8:	mov	r2, lr
   49fbc:	pop	{r4, r5, fp, lr}
   49fc0:	b	4a0c4 <fputs@plt+0x38d10>
   49fc4:	mov	r0, #88	; 0x58
   49fc8:	b	49fe4 <fputs@plt+0x38c30>
   49fcc:	mov	r0, #80	; 0x50
   49fd0:	b	49ff4 <fputs@plt+0x38c40>
   49fd4:	mov	ip, #161	; 0xa1
   49fd8:	str	ip, [lr]
   49fdc:	b	4a0bc <fputs@plt+0x38d08>
   49fe0:	mov	r0, #87	; 0x57
   49fe4:	str	r0, [lr]
   49fe8:	mov	r1, #2
   49fec:	b	4a0bc <fputs@plt+0x38d08>
   49ff0:	mov	r0, #82	; 0x52
   49ff4:	str	r0, [lr]
   49ff8:	mov	r1, #1
   49ffc:	b	4a0bc <fputs@plt+0x38d08>
   4a000:	mov	r2, #3
   4a004:	ldrb	r3, [r0, r2]
   4a008:	add	r2, r2, #1
   4a00c:	ldrb	r3, [r1, r3]
   4a010:	tst	r3, #8
   4a014:	bne	4a004 <fputs@plt+0x38c50>
   4a018:	sub	r1, r2, #1
   4a01c:	b	4a0bc <fputs@plt+0x38d08>
   4a020:	add	r1, r1, #1
   4a024:	ldrb	r2, [r0, r1]
   4a028:	cmp	r2, #0
   4a02c:	cmpne	r2, #39	; 0x27
   4a030:	bne	4a020 <fputs@plt+0x38c6c>
   4a034:	cmp	r2, #0
   4a038:	movwne	r2, #1
   4a03c:	b	4a060 <fputs@plt+0x38cac>
   4a040:	cmp	r3, #39	; 0x27
   4a044:	movne	r0, #27
   4a048:	moveq	r0, #97	; 0x61
   4a04c:	b	4a0b8 <fputs@plt+0x38d04>
   4a050:	sub	r2, r2, #1
   4a054:	mov	r1, #0
   4a058:	mov	r0, #160	; 0xa0
   4a05c:	str	r0, [lr]
   4a060:	add	r1, r1, r2
   4a064:	b	4a0bc <fputs@plt+0x38d08>
   4a068:	add	r2, r1, #1
   4a06c:	ldrb	r4, [r0, r2]
   4a070:	mov	r1, r2
   4a074:	cmp	r4, #0
   4a078:	beq	4a0a4 <fputs@plt+0x38cf0>
   4a07c:	add	r2, r1, #1
   4a080:	cmp	r4, #41	; 0x29
   4a084:	beq	4a094 <fputs@plt+0x38ce0>
   4a088:	ldrb	r5, [ip, r4]
   4a08c:	ands	r5, r5, #1
   4a090:	beq	4a06c <fputs@plt+0x38cb8>
   4a094:	cmp	r4, #41	; 0x29
   4a098:	bne	4a0a4 <fputs@plt+0x38cf0>
   4a09c:	mov	r1, r2
   4a0a0:	b	4a0ac <fputs@plt+0x38cf8>
   4a0a4:	mov	r0, #161	; 0xa1
   4a0a8:	str	r0, [lr]
   4a0ac:	cmp	r3, #0
   4a0b0:	bne	4a0bc <fputs@plt+0x38d08>
   4a0b4:	mov	r0, #161	; 0xa1
   4a0b8:	str	r0, [lr]
   4a0bc:	mov	r0, r1
   4a0c0:	pop	{r4, r5, fp, pc}
   4a0c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a0c8:	add	fp, sp, #28
   4a0cc:	cmp	r1, #2
   4a0d0:	blt	4a1b4 <fputs@plt+0x38e00>
   4a0d4:	mov	r3, r0
   4a0d8:	movw	r6, #49236	; 0xc054
   4a0dc:	ldrb	r7, [r3], r1
   4a0e0:	movt	r6, #8
   4a0e4:	ldrb	r3, [r3, #-1]
   4a0e8:	ldrb	r7, [r6, r7]
   4a0ec:	ldrb	r3, [r6, r3]
   4a0f0:	eor	r7, r1, r7, lsl #2
   4a0f4:	add	r3, r3, r3, lsl #1
   4a0f8:	eor	r3, r7, r3
   4a0fc:	movw	r7, #1033	; 0x409
   4a100:	movt	r7, #33026	; 0x8102
   4a104:	smmla	r7, r3, r7, r3
   4a108:	asr	r6, r7, #6
   4a10c:	add	r7, r6, r7, lsr #31
   4a110:	rsb	r7, r7, r7, lsl #7
   4a114:	sub	r3, r3, r7
   4a118:	movw	r7, #52287	; 0xcc3f
   4a11c:	movt	r7, #8
   4a120:	ldrb	r6, [r7, r3]
   4a124:	cmp	r6, #0
   4a128:	beq	4a1b4 <fputs@plt+0x38e00>
   4a12c:	movw	sl, #52538	; 0xcd3a
   4a130:	movw	lr, #52662	; 0xcdb6
   4a134:	movw	r8, #51734	; 0xca16
   4a138:	movw	r9, #52414	; 0xccbe
   4a13c:	mvn	ip, #0
   4a140:	movt	sl, #8
   4a144:	movt	lr, #8
   4a148:	movt	r8, #8
   4a14c:	movt	r9, #8
   4a150:	uxtab	r6, ip, r6
   4a154:	ldrb	r4, [sl, r6]
   4a158:	cmp	r4, r1
   4a15c:	bne	4a194 <fputs@plt+0x38de0>
   4a160:	add	r4, lr, r6, lsl #1
   4a164:	ldrh	r4, [r4]
   4a168:	add	r7, r8, r4
   4a16c:	mov	r4, #0
   4a170:	ldrb	r3, [r0, r4]
   4a174:	ldrb	r5, [r7, r4]
   4a178:	and	r3, r3, #223	; 0xdf
   4a17c:	cmp	r3, r5
   4a180:	bne	4a194 <fputs@plt+0x38de0>
   4a184:	add	r4, r4, #1
   4a188:	cmp	r4, r1
   4a18c:	blt	4a170 <fputs@plt+0x38dbc>
   4a190:	b	4a1a4 <fputs@plt+0x38df0>
   4a194:	ldrb	r6, [r9, r6]
   4a198:	cmp	r6, #0
   4a19c:	bne	4a150 <fputs@plt+0x38d9c>
   4a1a0:	b	4a1b4 <fputs@plt+0x38e00>
   4a1a4:	movw	r0, #52910	; 0xceae
   4a1a8:	movt	r0, #8
   4a1ac:	ldrb	r0, [r0, r6]
   4a1b0:	str	r0, [r2]
   4a1b4:	mov	r0, r1
   4a1b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a1bc:	push	{r4, sl, fp, lr}
   4a1c0:	add	fp, sp, #8
   4a1c4:	ldr	lr, [r0, #24]
   4a1c8:	mov	ip, r0
   4a1cc:	ldr	r0, [r0, #32]
   4a1d0:	ldr	lr, [lr, #88]	; 0x58
   4a1d4:	cmp	lr, r0
   4a1d8:	ble	4a20c <fputs@plt+0x38e58>
   4a1dc:	add	r4, r0, #1
   4a1e0:	ldr	lr, [fp, #8]
   4a1e4:	str	r4, [ip, #32]
   4a1e8:	add	r4, r0, r0, lsl #2
   4a1ec:	ldr	ip, [ip, #4]
   4a1f0:	strb	r1, [ip, r4, lsl #2]!
   4a1f4:	mov	r1, #0
   4a1f8:	strb	r1, [ip, #3]
   4a1fc:	stmib	ip, {r2, r3, lr}
   4a200:	str	r1, [ip, #16]
   4a204:	strb	r1, [ip, #1]
   4a208:	pop	{r4, sl, fp, pc}
   4a20c:	mov	r0, ip
   4a210:	pop	{r4, sl, fp, lr}
   4a214:	b	4a218 <fputs@plt+0x38e64>
   4a218:	push	{r4, r5, r6, r7, fp, lr}
   4a21c:	add	fp, sp, #16
   4a220:	mov	r4, r3
   4a224:	mov	r5, r2
   4a228:	mov	r6, r1
   4a22c:	mov	r7, r0
   4a230:	bl	4a258 <fputs@plt+0x38ea4>
   4a234:	cmp	r0, #0
   4a238:	movne	r0, #1
   4a23c:	popne	{r4, r5, r6, r7, fp, pc}
   4a240:	mov	r0, r7
   4a244:	mov	r1, r6
   4a248:	mov	r2, r5
   4a24c:	mov	r3, r4
   4a250:	pop	{r4, r5, r6, r7, fp, lr}
   4a254:	b	4a1bc <fputs@plt+0x38e08>
   4a258:	push	{r4, r5, r6, sl, fp, lr}
   4a25c:	add	fp, sp, #16
   4a260:	ldr	r6, [r0, #24]
   4a264:	mov	r4, r0
   4a268:	ldr	r1, [r0, #4]
   4a26c:	ldr	r3, [r6, #88]	; 0x58
   4a270:	ldr	r0, [r6]
   4a274:	add	r2, r3, r3, lsl #2
   4a278:	cmp	r3, #0
   4a27c:	mov	r3, #0
   4a280:	lsl	r2, r2, #3
   4a284:	movweq	r2, #1020	; 0x3fc
   4a288:	bl	2387c <fputs@plt+0x124c8>
   4a28c:	mov	r5, r0
   4a290:	cmp	r0, #0
   4a294:	beq	4a2f8 <fputs@plt+0x38f44>
   4a298:	ldr	r0, [r6]
   4a29c:	cmp	r0, #0
   4a2a0:	beq	4a2c8 <fputs@plt+0x38f14>
   4a2a4:	ldr	r1, [r0, #288]	; 0x120
   4a2a8:	cmp	r1, r5
   4a2ac:	bhi	4a2c8 <fputs@plt+0x38f14>
   4a2b0:	ldr	r1, [r0, #292]	; 0x124
   4a2b4:	cmp	r1, r5
   4a2b8:	bls	4a2c8 <fputs@plt+0x38f14>
   4a2bc:	mov	r1, #260	; 0x104
   4a2c0:	ldrh	r0, [r0, r1]
   4a2c4:	b	4a2dc <fputs@plt+0x38f28>
   4a2c8:	movw	r0, #16696	; 0x4138
   4a2cc:	movt	r0, #10
   4a2d0:	ldr	r1, [r0, #52]	; 0x34
   4a2d4:	mov	r0, r5
   4a2d8:	blx	r1
   4a2dc:	movw	r1, #52429	; 0xcccd
   4a2e0:	movt	r1, #52428	; 0xcccc
   4a2e4:	umull	r1, r2, r0, r1
   4a2e8:	lsr	r1, r2, #4
   4a2ec:	str	r1, [r6, #88]	; 0x58
   4a2f0:	str	r0, [r6, #92]	; 0x5c
   4a2f4:	str	r5, [r4, #4]
   4a2f8:	mov	r0, #7
   4a2fc:	cmp	r5, #0
   4a300:	movwne	r0, #0
   4a304:	pop	{r4, r5, r6, sl, fp, pc}
   4a308:	push	{r4, r5, r6, r7, fp, lr}
   4a30c:	add	fp, sp, #16
   4a310:	mov	r4, r1
   4a314:	ldrsb	r1, [r1, #1]
   4a318:	mov	r6, r3
   4a31c:	mov	r5, r2
   4a320:	mov	r7, r0
   4a324:	cmp	r1, #0
   4a328:	beq	4a344 <fputs@plt+0x38f90>
   4a32c:	ldr	r2, [r4, #16]
   4a330:	ldr	r0, [r7]
   4a334:	bl	31d34 <fputs@plt+0x20980>
   4a338:	mov	r0, #0
   4a33c:	str	r0, [r4, #16]
   4a340:	strb	r0, [r4, #1]
   4a344:	cmn	r6, #1
   4a348:	ble	4a360 <fputs@plt+0x38fac>
   4a34c:	cmp	r6, #0
   4a350:	beq	4a38c <fputs@plt+0x38fd8>
   4a354:	cmp	r5, #0
   4a358:	bne	4a3a0 <fputs@plt+0x38fec>
   4a35c:	b	4a3d8 <fputs@plt+0x39024>
   4a360:	ldr	r0, [r7, #4]
   4a364:	movw	r1, #52429	; 0xcccd
   4a368:	mov	r2, r5
   4a36c:	mov	r3, r6
   4a370:	movt	r1, #52428	; 0xcccc
   4a374:	sub	r0, r4, r0
   4a378:	asr	r0, r0, #2
   4a37c:	mul	r1, r0, r1
   4a380:	mov	r0, r7
   4a384:	pop	{r4, r5, r6, r7, fp, lr}
   4a388:	b	1d530 <fputs@plt+0xc17c>
   4a38c:	cmp	r5, #0
   4a390:	beq	4a3d8 <fputs@plt+0x39024>
   4a394:	mov	r0, r5
   4a398:	bl	111f8 <strlen@plt>
   4a39c:	bic	r6, r0, #-1073741824	; 0xc0000000
   4a3a0:	asr	r0, r6, #31
   4a3a4:	adds	r2, r6, #1
   4a3a8:	adc	r3, r0, #0
   4a3ac:	ldr	r0, [r7]
   4a3b0:	bl	238bc <fputs@plt+0x12508>
   4a3b4:	cmp	r0, #0
   4a3b8:	beq	4a3d8 <fputs@plt+0x39024>
   4a3bc:	mov	r1, r5
   4a3c0:	mov	r2, r6
   4a3c4:	mov	r7, r0
   4a3c8:	bl	1121c <memcpy@plt>
   4a3cc:	mov	r0, #0
   4a3d0:	strb	r0, [r7, r6]
   4a3d4:	b	4a3dc <fputs@plt+0x39028>
   4a3d8:	mov	r7, #0
   4a3dc:	mov	r0, #255	; 0xff
   4a3e0:	strb	r0, [r4, #1]
   4a3e4:	str	r7, [r4, #16]
   4a3e8:	pop	{r4, r5, r6, r7, fp, pc}
   4a3ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a3f0:	add	fp, sp, #28
   4a3f4:	sub	sp, sp, #4
   4a3f8:	ldr	sl, [r0, #24]
   4a3fc:	ldrb	r3, [r0, #89]	; 0x59
   4a400:	ldr	r2, [r0, #32]
   4a404:	mov	r8, r1
   4a408:	ldr	r5, [r1]
   4a40c:	ldr	r1, [sl, #120]	; 0x78
   4a410:	and	r3, r3, #159	; 0x9f
   4a414:	cmp	r2, #1
   4a418:	orr	r3, r3, #32
   4a41c:	strb	r3, [r0, #89]	; 0x59
   4a420:	blt	4a524 <fputs@plt+0x39170>
   4a424:	ldr	r3, [r0, #4]
   4a428:	movw	r4, #53080	; 0xcf58
   4a42c:	movw	ip, #63620	; 0xf884
   4a430:	movw	lr, #63744	; 0xf900
   4a434:	add	r2, r2, #1
   4a438:	mov	r9, #237	; 0xed
   4a43c:	movt	r4, #8
   4a440:	movt	ip, #3
   4a444:	movt	lr, #3
   4a448:	add	r3, r3, #16
   4a44c:	ldrb	r7, [r3, #-16]
   4a450:	cmp	r7, #12
   4a454:	bhi	4a4f0 <fputs@plt+0x3913c>
   4a458:	add	r6, pc, #0
   4a45c:	ldr	pc, [r6, r7, lsl #2]
   4a460:	andeq	sl, r4, ip, asr #9
   4a464:	andeq	sl, r4, ip, asr #9
   4a468:			; <UNDEFINED> instruction: 0x0004a4b8
   4a46c:	muleq	r4, r4, r4
   4a470:	andeq	sl, r4, ip, lsr #9
   4a474:	muleq	r4, r4, r4
   4a478:	andeq	sl, r4, ip, lsr #9
   4a47c:	muleq	r4, r4, r4
   4a480:	andeq	sl, r4, r0, lsr #9
   4a484:	andeq	sl, r4, r0, lsr #9
   4a488:	andeq	sl, r4, r0, lsr #9
   4a48c:	ldrdeq	sl, [r4], -ip
   4a490:	andeq	sl, r4, r4, ror #9
   4a494:	strb	r9, [r3, #-15]
   4a498:	str	ip, [r3]
   4a49c:	b	4a4f0 <fputs@plt+0x3913c>
   4a4a0:	ldrb	r6, [r0, #89]	; 0x59
   4a4a4:	and	r6, r6, #159	; 0x9f
   4a4a8:	b	4a4d0 <fputs@plt+0x3911c>
   4a4ac:	strb	r9, [r3, #-15]
   4a4b0:	str	lr, [r3]
   4a4b4:	b	4a4f0 <fputs@plt+0x3913c>
   4a4b8:	ldr	r6, [r3, #-8]
   4a4bc:	cmp	r6, #0
   4a4c0:	ldrbne	r6, [r0, #89]	; 0x59
   4a4c4:	andne	r6, r6, #223	; 0xdf
   4a4c8:	strbne	r6, [r0, #89]	; 0x59
   4a4cc:	ldrb	r6, [r0, #89]	; 0x59
   4a4d0:	orr	r6, r6, #64	; 0x40
   4a4d4:	strb	r6, [r0, #89]	; 0x59
   4a4d8:	b	4a4f0 <fputs@plt+0x3913c>
   4a4dc:	ldr	r6, [r3, #-32]	; 0xffffffe0
   4a4e0:	b	4a4e8 <fputs@plt+0x39134>
   4a4e4:	ldr	r6, [r3, #-8]
   4a4e8:	cmp	r6, r5
   4a4ec:	movgt	r5, r6
   4a4f0:	ldrb	r6, [r4, r7]
   4a4f4:	tst	r6, #1
   4a4f8:	strb	r6, [r3, #-14]
   4a4fc:	beq	4a514 <fputs@plt+0x39160>
   4a500:	ldr	r7, [r3, #-8]
   4a504:	cmn	r7, #1
   4a508:	mvnle	r6, r7
   4a50c:	ldrle	r6, [r1, r6, lsl #2]
   4a510:	strle	r6, [r3, #-8]
   4a514:	sub	r2, r2, #1
   4a518:	add	r3, r3, #20
   4a51c:	cmp	r2, #1
   4a520:	bgt	4a44c <fputs@plt+0x39098>
   4a524:	ldr	r1, [sl, #120]	; 0x78
   4a528:	ldr	r0, [r0]
   4a52c:	bl	13ce4 <fputs@plt+0x2930>
   4a530:	mov	r0, #0
   4a534:	str	r0, [sl, #116]	; 0x74
   4a538:	str	r0, [sl, #120]	; 0x78
   4a53c:	str	r5, [r8]
   4a540:	sub	sp, fp, #28
   4a544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a548:	push	{r4, r5, fp, lr}
   4a54c:	add	fp, sp, #8
   4a550:	mov	r4, r0
   4a554:	ldr	r0, [r0]
   4a558:	mov	r5, #0
   4a55c:	ldrb	r1, [r0, #149]	; 0x95
   4a560:	cmp	r1, #0
   4a564:	bne	4a588 <fputs@plt+0x391d4>
   4a568:	add	r1, r4, #4
   4a56c:	bl	22714 <fputs@plt+0x11360>
   4a570:	cmp	r0, #0
   4a574:	strne	r0, [r4, #12]
   4a578:	movne	r5, r0
   4a57c:	ldrne	r1, [r4, #68]	; 0x44
   4a580:	addne	r1, r1, #1
   4a584:	strne	r1, [r4, #68]	; 0x44
   4a588:	mov	r0, r5
   4a58c:	pop	{r4, r5, fp, pc}
   4a590:	push	{r4, r5, r6, sl, fp, lr}
   4a594:	add	fp, sp, #16
   4a598:	mov	r6, r0
   4a59c:	ldr	r0, [r1, #48]	; 0x30
   4a5a0:	mov	r5, r1
   4a5a4:	ldr	r1, [r1, #52]	; 0x34
   4a5a8:	mov	r4, r2
   4a5ac:	mov	r2, #8
   4a5b0:	add	r2, r2, r0, lsl #2
   4a5b4:	mov	r0, r6
   4a5b8:	asr	r3, r2, #31
   4a5bc:	bl	2387c <fputs@plt+0x124c8>
   4a5c0:	cmp	r0, #0
   4a5c4:	beq	4a5e8 <fputs@plt+0x39234>
   4a5c8:	ldr	r1, [r5, #48]	; 0x30
   4a5cc:	add	r2, r1, #1
   4a5d0:	str	r2, [r5, #48]	; 0x30
   4a5d4:	str	r4, [r0, r1, lsl #2]
   4a5d8:	mov	r1, #0
   4a5dc:	str	r1, [r0, r2, lsl #2]
   4a5e0:	str	r0, [r5, #52]	; 0x34
   4a5e4:	pop	{r4, r5, r6, sl, fp, pc}
   4a5e8:	mov	r0, r6
   4a5ec:	mov	r1, r4
   4a5f0:	pop	{r4, r5, r6, sl, fp, lr}
   4a5f4:	b	13ce4 <fputs@plt+0x2930>
   4a5f8:	push	{r4, r5, r6, sl, fp, lr}
   4a5fc:	add	fp, sp, #16
   4a600:	ldr	r5, [r1, #16]
   4a604:	cmp	r5, #0
   4a608:	popeq	{r4, r5, r6, sl, fp, pc}
   4a60c:	mov	r4, r1
   4a610:	mov	r1, r5
   4a614:	mov	r6, r0
   4a618:	bl	4a640 <fputs@plt+0x3928c>
   4a61c:	mov	r0, r6
   4a620:	mov	r1, r5
   4a624:	bl	4a6b8 <fputs@plt+0x39304>
   4a628:	mov	r0, r6
   4a62c:	mov	r1, r5
   4a630:	bl	13ce4 <fputs@plt+0x2930>
   4a634:	mov	r0, #0
   4a638:	str	r0, [r4, #16]
   4a63c:	pop	{r4, r5, r6, sl, fp, pc}
   4a640:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a644:	add	fp, sp, #24
   4a648:	ldr	r8, [r1, #4]
   4a64c:	cmp	r8, #0
   4a650:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a654:	mov	r4, r0
   4a658:	ldrsh	r0, [r1, #34]	; 0x22
   4a65c:	mov	r6, r1
   4a660:	cmp	r0, #1
   4a664:	blt	4a6a8 <fputs@plt+0x392f4>
   4a668:	mov	r7, #0
   4a66c:	mov	r5, r8
   4a670:	mov	r0, r4
   4a674:	ldr	r1, [r5, r7, lsl #4]!
   4a678:	bl	13ce4 <fputs@plt+0x2930>
   4a67c:	ldr	r1, [r5, #4]
   4a680:	mov	r0, r4
   4a684:	bl	48008 <fputs@plt+0x36c54>
   4a688:	ldr	r1, [r5, #8]
   4a68c:	mov	r0, r4
   4a690:	bl	13ce4 <fputs@plt+0x2930>
   4a694:	ldrsh	r0, [r6, #34]	; 0x22
   4a698:	add	r7, r7, #1
   4a69c:	cmp	r7, r0
   4a6a0:	blt	4a66c <fputs@plt+0x392b8>
   4a6a4:	ldr	r8, [r6, #4]
   4a6a8:	mov	r0, r4
   4a6ac:	mov	r1, r8
   4a6b0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a6b4:	b	13ce4 <fputs@plt+0x2930>
   4a6b8:	push	{r4, r5, r6, sl, fp, lr}
   4a6bc:	add	fp, sp, #16
   4a6c0:	mov	r4, r0
   4a6c4:	cmp	r0, #0
   4a6c8:	mov	r5, r1
   4a6cc:	ldrne	r0, [r4, #456]	; 0x1c8
   4a6d0:	cmpne	r0, #0
   4a6d4:	bne	4a720 <fputs@plt+0x3936c>
   4a6d8:	ldr	r1, [r5, #56]	; 0x38
   4a6dc:	mov	r0, #0
   4a6e0:	str	r0, [r5, #56]	; 0x38
   4a6e4:	cmp	r1, #0
   4a6e8:	beq	4a720 <fputs@plt+0x3936c>
   4a6ec:	ldr	r3, [r1]
   4a6f0:	ldr	r2, [r1, #24]
   4a6f4:	cmp	r3, #0
   4a6f8:	beq	4a70c <fputs@plt+0x39358>
   4a6fc:	ldr	r6, [r3, #344]	; 0x158
   4a700:	str	r6, [r1, #24]
   4a704:	str	r1, [r3, #344]	; 0x158
   4a708:	b	4a714 <fputs@plt+0x39360>
   4a70c:	str	r1, [r5, #56]	; 0x38
   4a710:	str	r0, [r1, #24]
   4a714:	cmp	r2, #0
   4a718:	mov	r1, r2
   4a71c:	bne	4a6ec <fputs@plt+0x39338>
   4a720:	ldr	r1, [r5, #52]	; 0x34
   4a724:	cmp	r1, #0
   4a728:	popeq	{r4, r5, r6, sl, fp, pc}
   4a72c:	ldr	r0, [r5, #48]	; 0x30
   4a730:	cmp	r0, #1
   4a734:	blt	4a768 <fputs@plt+0x393b4>
   4a738:	mov	r6, #0
   4a73c:	cmp	r6, #1
   4a740:	beq	4a758 <fputs@plt+0x393a4>
   4a744:	ldr	r0, [r5, #52]	; 0x34
   4a748:	ldr	r1, [r0, r6, lsl #2]
   4a74c:	mov	r0, r4
   4a750:	bl	13ce4 <fputs@plt+0x2930>
   4a754:	ldr	r0, [r5, #48]	; 0x30
   4a758:	add	r6, r6, #1
   4a75c:	cmp	r6, r0
   4a760:	blt	4a73c <fputs@plt+0x39388>
   4a764:	ldr	r1, [r5, #52]	; 0x34
   4a768:	mov	r0, r4
   4a76c:	pop	{r4, r5, r6, sl, fp, lr}
   4a770:	b	13ce4 <fputs@plt+0x2930>
   4a774:	push	{r4, sl, fp, lr}
   4a778:	add	fp, sp, #8
   4a77c:	mov	r1, r0
   4a780:	ldr	r0, [r0, #344]	; 0x158
   4a784:	mov	r2, #0
   4a788:	str	r2, [r1, #344]	; 0x158
   4a78c:	cmp	r0, #0
   4a790:	popeq	{r4, sl, fp, pc}
   4a794:	ldr	r1, [r1, #4]
   4a798:	b	4a7ac <fputs@plt+0x393f8>
   4a79c:	ldrb	r2, [r1, #87]	; 0x57
   4a7a0:	orr	r2, r2, #1
   4a7a4:	strb	r2, [r1, #87]	; 0x57
   4a7a8:	ldr	r1, [r1, #52]	; 0x34
   4a7ac:	cmp	r1, #0
   4a7b0:	bne	4a79c <fputs@plt+0x393e8>
   4a7b4:	ldr	r4, [r0, #24]
   4a7b8:	bl	31e6c <fputs@plt+0x20ab8>
   4a7bc:	cmp	r4, #0
   4a7c0:	mov	r0, r4
   4a7c4:	bne	4a7b4 <fputs@plt+0x39400>
   4a7c8:	pop	{r4, sl, fp, pc}
   4a7cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a7d0:	add	fp, sp, #24
   4a7d4:	mov	r4, r0
   4a7d8:	ldr	r0, [r0, #20]
   4a7dc:	cmp	r0, #2
   4a7e0:	ble	4a860 <fputs@plt+0x394ac>
   4a7e4:	mov	r5, #2
   4a7e8:	mov	r8, #0
   4a7ec:	mov	r7, #0
   4a7f0:	ldr	r0, [r4, #16]
   4a7f4:	add	r6, r0, r7, lsl #4
   4a7f8:	ldr	r1, [r6, #36]	; 0x24
   4a7fc:	cmp	r1, #0
   4a800:	beq	4a828 <fputs@plt+0x39474>
   4a804:	add	r1, r7, #2
   4a808:	cmp	r5, r1
   4a80c:	bge	4a820 <fputs@plt+0x3946c>
   4a810:	add	r1, r6, #32
   4a814:	add	r0, r0, r5, lsl #4
   4a818:	vld1.32	{d16-d17}, [r1]
   4a81c:	vst1.32	{d16-d17}, [r0]
   4a820:	add	r5, r5, #1
   4a824:	b	4a838 <fputs@plt+0x39484>
   4a828:	ldr	r1, [r6, #32]
   4a82c:	mov	r0, r4
   4a830:	bl	13ce4 <fputs@plt+0x2930>
   4a834:	str	r8, [r6, #32]
   4a838:	ldr	r0, [r4, #20]
   4a83c:	add	r2, r7, #3
   4a840:	add	r1, r7, #1
   4a844:	mov	r7, r1
   4a848:	cmp	r2, r0
   4a84c:	blt	4a7f0 <fputs@plt+0x3943c>
   4a850:	cmp	r5, #2
   4a854:	str	r5, [r4, #20]
   4a858:	ble	4a868 <fputs@plt+0x394b4>
   4a85c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a860:	mov	r0, #2
   4a864:	str	r0, [r4, #20]
   4a868:	ldr	r1, [r4, #16]
   4a86c:	add	r5, r4, #392	; 0x188
   4a870:	cmp	r1, r5
   4a874:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a878:	mov	r0, r1
   4a87c:	vld1.32	{d16-d17}, [r0]!
   4a880:	vld1.32	{d18-d19}, [r0]
   4a884:	mov	r0, r5
   4a888:	vst1.32	{d16-d17}, [r0]!
   4a88c:	vst1.32	{d18-d19}, [r0]
   4a890:	mov	r0, r4
   4a894:	bl	13ce4 <fputs@plt+0x2930>
   4a898:	str	r5, [r4, #16]
   4a89c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a8a0:	cmp	r1, #0
   4a8a4:	bxeq	lr
   4a8a8:	push	{r4, r5, r6, sl, fp, lr}
   4a8ac:	add	fp, sp, #16
   4a8b0:	ldr	r6, [r1, #28]
   4a8b4:	mov	r4, r1
   4a8b8:	mov	r5, r0
   4a8bc:	ldr	r1, [r6, #16]
   4a8c0:	bl	48008 <fputs@plt+0x36c54>
   4a8c4:	ldr	r1, [r6, #20]
   4a8c8:	mov	r0, r5
   4a8cc:	bl	480a8 <fputs@plt+0x36cf4>
   4a8d0:	ldr	r1, [r6, #8]
   4a8d4:	mov	r0, r5
   4a8d8:	mov	r2, #1
   4a8dc:	bl	48128 <fputs@plt+0x36d74>
   4a8e0:	ldr	r1, [r4, #12]
   4a8e4:	mov	r0, r5
   4a8e8:	bl	48008 <fputs@plt+0x36c54>
   4a8ec:	mov	r0, r5
   4a8f0:	mov	r1, r4
   4a8f4:	pop	{r4, r5, r6, sl, fp, lr}
   4a8f8:	b	13ce4 <fputs@plt+0x2930>
   4a8fc:	ldr	r2, [r0]
   4a900:	add	ip, r2, #1
   4a904:	str	ip, [r0]
   4a908:	ldrb	r1, [r2]
   4a90c:	cmp	r1, #192	; 0xc0
   4a910:	movcc	r0, r1
   4a914:	bxcc	lr
   4a918:	movw	r3, #50536	; 0xc568
   4a91c:	movt	r3, #8
   4a920:	add	r1, r3, r1
   4a924:	ldrb	r3, [ip]
   4a928:	ldrb	r1, [r1, #-192]	; 0xffffff40
   4a92c:	and	r3, r3, #192	; 0xc0
   4a930:	cmp	r3, #128	; 0x80
   4a934:	bne	4a960 <fputs@plt+0x395ac>
   4a938:	add	r2, r2, #2
   4a93c:	str	r2, [r0]
   4a940:	ldrb	r3, [r2, #-1]
   4a944:	ldrb	ip, [r2]
   4a948:	add	r2, r2, #1
   4a94c:	and	r3, r3, #63	; 0x3f
   4a950:	orr	r1, r3, r1, lsl #6
   4a954:	and	r3, ip, #192	; 0xc0
   4a958:	cmp	r3, #128	; 0x80
   4a95c:	beq	4a93c <fputs@plt+0x39588>
   4a960:	mov	r0, r1
   4a964:	movw	r2, #32767	; 0x7fff
   4a968:	bfc	r0, #0, #11
   4a96c:	cmp	r0, #55296	; 0xd800
   4a970:	mov	r0, r1
   4a974:	movweq	r0, #65533	; 0xfffd
   4a978:	cmp	r1, #128	; 0x80
   4a97c:	movwcc	r0, #65533	; 0xfffd
   4a980:	cmp	r2, r1, lsr #1
   4a984:	movweq	r0, #65533	; 0xfffd
   4a988:	bx	lr
   4a98c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a990:	add	fp, sp, #28
   4a994:	sub	sp, sp, #20
   4a998:	mov	r8, r0
   4a99c:	mov	r0, #0
   4a9a0:	mov	r4, r3
   4a9a4:	mov	r7, r2
   4a9a8:	mov	r5, r1
   4a9ac:	cmp	r8, #0
   4a9b0:	str	r0, [sp, #16]
   4a9b4:	beq	4a9cc <fputs@plt+0x39618>
   4a9b8:	mov	r0, r8
   4a9bc:	mov	r2, #544	; 0x220
   4a9c0:	mov	r3, #0
   4a9c4:	bl	238bc <fputs@plt+0x12508>
   4a9c8:	b	4a9d8 <fputs@plt+0x39624>
   4a9cc:	mov	r0, #544	; 0x220
   4a9d0:	mov	r1, #0
   4a9d4:	bl	142d0 <fputs@plt+0x2f1c>
   4a9d8:	mov	sl, r0
   4a9dc:	mov	r6, #7
   4a9e0:	cmp	r0, #0
   4a9e4:	beq	4aac4 <fputs@plt+0x39710>
   4a9e8:	str	r5, [sp, #12]
   4a9ec:	ldr	r5, [fp, #8]
   4a9f0:	mov	r0, sl
   4a9f4:	mov	r1, #0
   4a9f8:	mov	r2, #544	; 0x220
   4a9fc:	str	r4, [sp, #8]
   4aa00:	mov	r4, #0
   4aa04:	bl	11174 <memset@plt>
   4aa08:	str	r5, [sl, #480]	; 0x1e0
   4aa0c:	ldr	r1, [r8, #20]
   4aa10:	cmp	r1, #1
   4aa14:	blt	4aa5c <fputs@plt+0x396a8>
   4aa18:	mov	r9, #0
   4aa1c:	ldr	r0, [r8, #16]
   4aa20:	add	r0, r0, r9, lsl #4
   4aa24:	ldr	r0, [r0, #4]
   4aa28:	cmp	r0, #0
   4aa2c:	beq	4aa50 <fputs@plt+0x3969c>
   4aa30:	ldm	r0, {r1, r2}
   4aa34:	str	r1, [r2, #4]
   4aa38:	mov	r1, #1
   4aa3c:	mov	r2, #1
   4aa40:	bl	2e590 <fputs@plt+0x1d1dc>
   4aa44:	cmp	r0, #0
   4aa48:	bne	4aae0 <fputs@plt+0x3972c>
   4aa4c:	ldr	r1, [r8, #20]
   4aa50:	add	r9, r9, #1
   4aa54:	cmp	r9, r1
   4aa58:	blt	4aa1c <fputs@plt+0x39668>
   4aa5c:	mov	r0, r8
   4aa60:	bl	4a774 <fputs@plt+0x393c0>
   4aa64:	str	r4, [sl, #428]	; 0x1ac
   4aa68:	ldr	r4, [sp, #12]
   4aa6c:	cmp	r7, #0
   4aa70:	str	r8, [sl]
   4aa74:	blt	4aacc <fputs@plt+0x39718>
   4aa78:	beq	4aa8c <fputs@plt+0x396d8>
   4aa7c:	add	r0, r4, r7
   4aa80:	ldrb	r0, [r0, #-1]
   4aa84:	cmp	r0, #0
   4aa88:	beq	4aacc <fputs@plt+0x39718>
   4aa8c:	ldr	r0, [r8, #96]	; 0x60
   4aa90:	cmp	r0, r7
   4aa94:	bge	4ab0c <fputs@plt+0x39758>
   4aa98:	movw	r2, #3815	; 0xee7
   4aa9c:	mov	r0, r8
   4aaa0:	mov	r1, #18
   4aaa4:	movt	r2, #9
   4aaa8:	bl	171bc <fputs@plt+0x5e08>
   4aaac:	ldrb	r0, [r8, #69]	; 0x45
   4aab0:	cmp	r0, #0
   4aab4:	beq	4aca8 <fputs@plt+0x398f4>
   4aab8:	mov	r0, r8
   4aabc:	bl	31f94 <fputs@plt+0x20be0>
   4aac0:	b	4ae94 <fputs@plt+0x39ae0>
   4aac4:	mov	r0, #0
   4aac8:	b	4ae98 <fputs@plt+0x39ae4>
   4aacc:	add	r2, sp, #16
   4aad0:	mov	r0, sl
   4aad4:	mov	r1, r4
   4aad8:	bl	1f568 <fputs@plt+0xe1b4>
   4aadc:	b	4ab80 <fputs@plt+0x397cc>
   4aae0:	mov	r5, r0
   4aae4:	ldr	r0, [r8, #16]
   4aae8:	movw	r2, #3785	; 0xec9
   4aaec:	movt	r2, #9
   4aaf0:	mov	r1, r5
   4aaf4:	ldr	r3, [r0, r9, lsl #4]
   4aaf8:	mov	r0, r8
   4aafc:	bl	171bc <fputs@plt+0x5e08>
   4ab00:	mov	r0, sl
   4ab04:	mov	r6, r5
   4ab08:	b	4ae98 <fputs@plt+0x39ae4>
   4ab0c:	cmp	r4, #0
   4ab10:	beq	4ab78 <fputs@plt+0x397c4>
   4ab14:	asr	r0, r7, #31
   4ab18:	adds	r2, r7, #1
   4ab1c:	adc	r3, r0, #0
   4ab20:	mov	r0, r8
   4ab24:	bl	238bc <fputs@plt+0x12508>
   4ab28:	cmp	r0, #0
   4ab2c:	beq	4ab78 <fputs@plt+0x397c4>
   4ab30:	mov	r1, r4
   4ab34:	mov	r2, r7
   4ab38:	mov	r5, r0
   4ab3c:	bl	1121c <memcpy@plt>
   4ab40:	mov	r0, #0
   4ab44:	add	r2, sp, #16
   4ab48:	mov	r1, r5
   4ab4c:	strb	r0, [r5, r7]
   4ab50:	mov	r0, sl
   4ab54:	bl	1f568 <fputs@plt+0xe1b4>
   4ab58:	ldr	r0, [sl, #484]	; 0x1e4
   4ab5c:	mov	r1, r5
   4ab60:	sub	r0, r0, r5
   4ab64:	add	r0, r4, r0
   4ab68:	str	r0, [sl, #484]	; 0x1e4
   4ab6c:	mov	r0, r8
   4ab70:	bl	13ce4 <fputs@plt+0x2930>
   4ab74:	b	4ab80 <fputs@plt+0x397cc>
   4ab78:	add	r0, r4, r7
   4ab7c:	str	r0, [sl, #484]	; 0x1e4
   4ab80:	ldr	r0, [sl, #12]
   4ab84:	cmp	r0, #101	; 0x65
   4ab88:	moveq	r0, #0
   4ab8c:	streq	r0, [sl, #12]
   4ab90:	ldrb	r0, [sl, #17]
   4ab94:	cmp	r0, #0
   4ab98:	beq	4ac4c <fputs@plt+0x39898>
   4ab9c:	ldr	r6, [sl]
   4aba0:	ldr	r0, [r6, #20]
   4aba4:	cmp	r0, #1
   4aba8:	blt	4ac4c <fputs@plt+0x39898>
   4abac:	mov	r7, #0
   4abb0:	mov	r9, #17
   4abb4:	ldr	r0, [r6, #16]
   4abb8:	add	r1, r0, r7, lsl #4
   4abbc:	ldr	r5, [r1, #4]
   4abc0:	cmp	r5, #0
   4abc4:	beq	4ac3c <fputs@plt+0x39888>
   4abc8:	ldrb	r1, [r5, #8]
   4abcc:	mov	r4, #0
   4abd0:	cmp	r1, #0
   4abd4:	bne	4abf4 <fputs@plt+0x39840>
   4abd8:	mov	r0, r5
   4abdc:	mov	r1, #0
   4abe0:	bl	17a24 <fputs@plt+0x6670>
   4abe4:	cmp	r0, #0
   4abe8:	bne	4acb4 <fputs@plt+0x39900>
   4abec:	ldr	r0, [r6, #16]
   4abf0:	mov	r4, #1
   4abf4:	ldm	r5, {r1, r2}
   4abf8:	add	r0, r0, r7, lsl #4
   4abfc:	str	r1, [r2, #4]
   4ac00:	ldr	r1, [r2, #12]
   4ac04:	ldr	r0, [r0, #12]
   4ac08:	ldr	r1, [r1, #56]	; 0x38
   4ac0c:	ldr	r0, [r0]
   4ac10:	ldr	r1, [r1, #40]	; 0x28
   4ac14:	rev	r1, r1
   4ac18:	cmp	r1, r0
   4ac1c:	beq	4ac30 <fputs@plt+0x3987c>
   4ac20:	mov	r0, r6
   4ac24:	mov	r1, r7
   4ac28:	bl	3ecfc <fputs@plt+0x2d948>
   4ac2c:	str	r9, [sl, #12]
   4ac30:	cmp	r4, #0
   4ac34:	movne	r0, r5
   4ac38:	blne	49430 <fputs@plt+0x3807c>
   4ac3c:	ldr	r0, [r6, #20]
   4ac40:	add	r7, r7, #1
   4ac44:	cmp	r7, r0
   4ac48:	blt	4abb4 <fputs@plt+0x39800>
   4ac4c:	ldrb	r1, [r8, #69]	; 0x45
   4ac50:	ldr	r0, [fp, #16]
   4ac54:	cmp	r1, #0
   4ac58:	movne	r1, #7
   4ac5c:	strne	r1, [sl, #12]
   4ac60:	cmp	r0, #0
   4ac64:	ldrne	r1, [sl, #484]	; 0x1e4
   4ac68:	strne	r1, [r0]
   4ac6c:	ldr	r6, [sl, #12]
   4ac70:	cmp	r6, #0
   4ac74:	bne	4ad68 <fputs@plt+0x399b4>
   4ac78:	ldr	r0, [sl, #8]
   4ac7c:	cmp	r0, #0
   4ac80:	ldrbne	r1, [sl, #453]	; 0x1c5
   4ac84:	cmpne	r1, #0
   4ac88:	beq	4ad68 <fputs@plt+0x399b4>
   4ac8c:	cmp	r1, #2
   4ac90:	bne	4ad00 <fputs@plt+0x3994c>
   4ac94:	mov	r1, #4
   4ac98:	bl	4aee0 <fputs@plt+0x39b2c>
   4ac9c:	mov	r4, #12
   4aca0:	mov	r0, #8
   4aca4:	b	4ad10 <fputs@plt+0x3995c>
   4aca8:	ldr	r0, [r8, #56]	; 0x38
   4acac:	and	r6, r0, #18
   4acb0:	b	4ae94 <fputs@plt+0x39ae0>
   4acb4:	cmp	r0, #7
   4acb8:	movwne	r1, #3082	; 0xc0a
   4acbc:	cmpne	r0, r1
   4acc0:	bne	4ac4c <fputs@plt+0x39898>
   4acc4:	ldrb	r0, [r6, #69]	; 0x45
   4acc8:	cmp	r0, #0
   4accc:	bne	4ac4c <fputs@plt+0x39898>
   4acd0:	ldrb	r0, [r6, #70]	; 0x46
   4acd4:	cmp	r0, #0
   4acd8:	bne	4ac4c <fputs@plt+0x39898>
   4acdc:	mov	r0, #1
   4ace0:	strb	r0, [r6, #69]	; 0x45
   4ace4:	ldr	r1, [r6, #164]	; 0xa4
   4ace8:	cmp	r1, #1
   4acec:	strge	r0, [r6, #248]	; 0xf8
   4acf0:	ldr	r0, [r6, #256]	; 0x100
   4acf4:	add	r0, r0, #1
   4acf8:	str	r0, [r6, #256]	; 0x100
   4acfc:	b	4ac4c <fputs@plt+0x39898>
   4ad00:	mov	r1, #8
   4ad04:	mov	r4, #8
   4ad08:	bl	4aee0 <fputs@plt+0x39b2c>
   4ad0c:	mov	r0, #0
   4ad10:	movw	r1, #53244	; 0xcffc
   4ad14:	sub	r5, r4, r0
   4ad18:	mov	r9, #0
   4ad1c:	mov	r4, #0
   4ad20:	movt	r1, #8
   4ad24:	add	r7, r1, r0, lsl #2
   4ad28:	ldr	r0, [sl, #8]
   4ad2c:	ldr	r1, [r0]
   4ad30:	ldrb	r1, [r1, #69]	; 0x45
   4ad34:	cmp	r1, #0
   4ad38:	bne	4ad58 <fputs@plt+0x399a4>
   4ad3c:	ldr	r0, [r0, #16]
   4ad40:	ldr	r1, [r7]
   4ad44:	mvn	r2, #0
   4ad48:	mov	r3, #1
   4ad4c:	str	r9, [sp]
   4ad50:	add	r0, r0, r4
   4ad54:	bl	1a2f4 <fputs@plt+0x8f40>
   4ad58:	subs	r5, r5, #1
   4ad5c:	add	r7, r7, #4
   4ad60:	add	r4, r4, #40	; 0x28
   4ad64:	bne	4ad28 <fputs@plt+0x39974>
   4ad68:	ldrb	r0, [r8, #149]	; 0x95
   4ad6c:	cmp	r0, #0
   4ad70:	bne	4adf0 <fputs@plt+0x39a3c>
   4ad74:	ldr	r5, [sl, #8]
   4ad78:	cmp	r5, #0
   4ad7c:	beq	4adf0 <fputs@plt+0x39a3c>
   4ad80:	ldr	r9, [sp, #12]
   4ad84:	mov	r0, #0
   4ad88:	cmp	r9, #0
   4ad8c:	beq	4add8 <fputs@plt+0x39a24>
   4ad90:	ldr	r0, [sl, #484]	; 0x1e4
   4ad94:	sub	r4, r0, r9
   4ad98:	asr	r0, r4, #31
   4ad9c:	adds	r2, r4, #1
   4ada0:	adc	r3, r0, #0
   4ada4:	ldr	r0, [r5]
   4ada8:	bl	238bc <fputs@plt+0x12508>
   4adac:	mov	r7, r0
   4adb0:	mov	r0, #0
   4adb4:	cmp	r7, #0
   4adb8:	beq	4add8 <fputs@plt+0x39a24>
   4adbc:	mov	r0, r7
   4adc0:	mov	r1, r9
   4adc4:	mov	r2, r4
   4adc8:	bl	1121c <memcpy@plt>
   4adcc:	mov	r0, #0
   4add0:	strb	r0, [r7, r4]
   4add4:	mov	r0, r7
   4add8:	str	r0, [r5, #168]	; 0xa8
   4addc:	ldr	r1, [sp, #8]
   4ade0:	ldrb	r0, [r5, #89]	; 0x59
   4ade4:	and	r0, r0, #127	; 0x7f
   4ade8:	orr	r0, r0, r1, lsl #7
   4adec:	strb	r0, [r5, #89]	; 0x59
   4adf0:	ldr	r0, [sl, #8]
   4adf4:	cmp	r0, #0
   4adf8:	beq	4ae18 <fputs@plt+0x39a64>
   4adfc:	cmp	r6, #0
   4ae00:	bne	4ae10 <fputs@plt+0x39a5c>
   4ae04:	ldrb	r1, [r8, #69]	; 0x45
   4ae08:	cmp	r1, #0
   4ae0c:	beq	4ae18 <fputs@plt+0x39a64>
   4ae10:	bl	199e0 <fputs@plt+0x862c>
   4ae14:	b	4ae20 <fputs@plt+0x39a6c>
   4ae18:	ldr	r1, [fp, #12]
   4ae1c:	str	r0, [r1]
   4ae20:	ldr	r5, [sp, #16]
   4ae24:	cmp	r5, #0
   4ae28:	beq	4ae50 <fputs@plt+0x39a9c>
   4ae2c:	movw	r2, #64280	; 0xfb18
   4ae30:	mov	r0, r8
   4ae34:	mov	r1, r6
   4ae38:	mov	r3, r5
   4ae3c:	movt	r2, #8
   4ae40:	bl	171bc <fputs@plt+0x5e08>
   4ae44:	mov	r0, r8
   4ae48:	mov	r1, r5
   4ae4c:	b	4ae84 <fputs@plt+0x39ad0>
   4ae50:	cmp	r6, #0
   4ae54:	str	r6, [r8, #52]	; 0x34
   4ae58:	bne	4ae68 <fputs@plt+0x39ab4>
   4ae5c:	ldr	r0, [r8, #240]	; 0xf0
   4ae60:	cmp	r0, #0
   4ae64:	beq	4ae88 <fputs@plt+0x39ad4>
   4ae68:	mov	r0, r8
   4ae6c:	mov	r1, r6
   4ae70:	bl	260f4 <fputs@plt+0x14d40>
   4ae74:	b	4ae88 <fputs@plt+0x39ad4>
   4ae78:	ldr	r0, [r1, #4]
   4ae7c:	str	r0, [sl, #532]	; 0x214
   4ae80:	mov	r0, r8
   4ae84:	bl	13ce4 <fputs@plt+0x2930>
   4ae88:	ldr	r1, [sl, #532]	; 0x214
   4ae8c:	cmp	r1, #0
   4ae90:	bne	4ae78 <fputs@plt+0x39ac4>
   4ae94:	mov	r0, sl
   4ae98:	bl	1dafc <fputs@plt+0xc748>
   4ae9c:	mov	r0, r8
   4aea0:	mov	r1, sl
   4aea4:	bl	13ce4 <fputs@plt+0x2930>
   4aea8:	movw	r0, #3082	; 0xc0a
   4aeac:	cmp	r6, r0
   4aeb0:	beq	4aecc <fputs@plt+0x39b18>
   4aeb4:	ldrb	r0, [r8, #69]	; 0x45
   4aeb8:	cmp	r0, #0
   4aebc:	bne	4aecc <fputs@plt+0x39b18>
   4aec0:	ldr	r0, [r8, #56]	; 0x38
   4aec4:	and	r0, r0, r6
   4aec8:	b	4aed8 <fputs@plt+0x39b24>
   4aecc:	mov	r0, r8
   4aed0:	bl	31f94 <fputs@plt+0x20be0>
   4aed4:	mov	r0, #7
   4aed8:	sub	sp, fp, #28
   4aedc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aee0:	push	{r4, r5, r6, r7, fp, lr}
   4aee4:	add	fp, sp, #16
   4aee8:	mov	r4, r0
   4aeec:	mov	r5, r1
   4aef0:	ldr	r7, [r0]
   4aef4:	ldr	r0, [r0, #16]
   4aef8:	ldrh	r1, [r4, #84]	; 0x54
   4aefc:	lsl	r1, r1, #1
   4af00:	bl	31c24 <fputs@plt+0x20870>
   4af04:	ldr	r1, [r4, #16]
   4af08:	mov	r0, r7
   4af0c:	bl	13ce4 <fputs@plt+0x2930>
   4af10:	add	r0, r5, r5, lsl #2
   4af14:	cmp	r7, #0
   4af18:	strh	r5, [r4, #84]	; 0x54
   4af1c:	lsl	r6, r0, #4
   4af20:	beq	4af38 <fputs@plt+0x39b84>
   4af24:	mov	r0, r7
   4af28:	mov	r2, r6
   4af2c:	mov	r3, #0
   4af30:	bl	238bc <fputs@plt+0x12508>
   4af34:	b	4af44 <fputs@plt+0x39b90>
   4af38:	mov	r0, r6
   4af3c:	mov	r1, #0
   4af40:	bl	142d0 <fputs@plt+0x2f1c>
   4af44:	cmp	r0, #0
   4af48:	mov	r7, r0
   4af4c:	moveq	r0, #0
   4af50:	streq	r0, [r4, #16]
   4af54:	popeq	{r4, r5, r6, r7, fp, pc}
   4af58:	mov	r0, r7
   4af5c:	mov	r1, #0
   4af60:	mov	r2, r6
   4af64:	bl	11174 <memset@plt>
   4af68:	cmp	r5, #1
   4af6c:	str	r7, [r4, #16]
   4af70:	poplt	{r4, r5, r6, r7, fp, pc}
   4af74:	ldr	r3, [r4]
   4af78:	mov	r0, #1
   4af7c:	add	r2, r7, #32
   4af80:	orr	r1, r0, r5, lsl #1
   4af84:	sub	r1, r1, #1
   4af88:	str	r3, [r2]
   4af8c:	strh	r0, [r2, #-24]	; 0xffffffe8
   4af90:	add	r2, r2, #40	; 0x28
   4af94:	cmp	r1, #1
   4af98:	bgt	4af84 <fputs@plt+0x39bd0>
   4af9c:	pop	{r4, r5, r6, r7, fp, pc}
   4afa0:	mov	ip, r0
   4afa4:	cmn	r1, #1
   4afa8:	mov	r2, r0
   4afac:	mov	r0, #0
   4afb0:	ldrb	r3, [ip], r1
   4afb4:	mvnle	ip, #0
   4afb8:	cmp	ip, r2
   4afbc:	bls	4b008 <fputs@plt+0x39c54>
   4afc0:	cmp	r3, #0
   4afc4:	beq	4b008 <fputs@plt+0x39c54>
   4afc8:	mov	r0, #0
   4afcc:	uxtb	r1, r3
   4afd0:	cmp	r1, #192	; 0xc0
   4afd4:	bcc	4afec <fputs@plt+0x39c38>
   4afd8:	ldrb	r3, [r2, #1]!
   4afdc:	and	r1, r3, #192	; 0xc0
   4afe0:	cmp	r1, #128	; 0x80
   4afe4:	beq	4afd8 <fputs@plt+0x39c24>
   4afe8:	b	4aff4 <fputs@plt+0x39c40>
   4afec:	add	r2, r2, #1
   4aff0:	ldrb	r3, [r2]
   4aff4:	add	r0, r0, #1
   4aff8:	cmp	r2, ip
   4affc:	bxcs	lr
   4b000:	cmp	r3, #0
   4b004:	bne	4afcc <fputs@plt+0x39c18>
   4b008:	bx	lr
   4b00c:	push	{r4, r5, r6, sl, fp, lr}
   4b010:	add	fp, sp, #16
   4b014:	cmp	r1, #0
   4b018:	popeq	{r4, r5, r6, sl, fp, pc}
   4b01c:	mov	r5, r1
   4b020:	mov	r4, r0
   4b024:	ldr	r1, [r5, #16]
   4b028:	ldr	r6, [r5, #28]
   4b02c:	mov	r0, r4
   4b030:	bl	48008 <fputs@plt+0x36c54>
   4b034:	ldr	r1, [r5, #20]
   4b038:	mov	r0, r4
   4b03c:	bl	480a8 <fputs@plt+0x36cf4>
   4b040:	ldr	r1, [r5, #8]
   4b044:	mov	r0, r4
   4b048:	mov	r2, #1
   4b04c:	bl	48128 <fputs@plt+0x36d74>
   4b050:	ldr	r1, [r5, #24]
   4b054:	mov	r0, r4
   4b058:	bl	4832c <fputs@plt+0x36f78>
   4b05c:	mov	r0, r4
   4b060:	mov	r1, r5
   4b064:	bl	13ce4 <fputs@plt+0x2930>
   4b068:	cmp	r6, #0
   4b06c:	mov	r5, r6
   4b070:	bne	4b024 <fputs@plt+0x39c70>
   4b074:	pop	{r4, r5, r6, sl, fp, pc}
   4b078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b07c:	add	fp, sp, #28
   4b080:	sub	sp, sp, #36	; 0x24
   4b084:	stm	sp, {r2, r3}
   4b088:	mov	r8, r0
   4b08c:	str	r1, [sp, #12]
   4b090:	ldr	r1, [fp, #8]
   4b094:	ldr	r0, [r0]
   4b098:	cmn	r0, #1
   4b09c:	bgt	4b0b0 <fputs@plt+0x39cfc>
   4b0a0:	mov	r0, #0
   4b0a4:	strh	r0, [r8, #8]
   4b0a8:	str	r0, [r8]
   4b0ac:	strb	r0, [r8, #10]
   4b0b0:	movw	r9, #974	; 0x3ce
   4b0b4:	movw	r4, #1498	; 0x5da
   4b0b8:	str	r1, [r8, #4]
   4b0bc:	add	r1, r8, r0, lsl #4
   4b0c0:	ldrh	r1, [r1, #8]
   4b0c4:	cmp	r1, r9
   4b0c8:	bhi	4b0f8 <fputs@plt+0x39d44>
   4b0cc:	movw	r2, #53292	; 0xd02c
   4b0d0:	movt	r2, #8
   4b0d4:	add	r2, r2, r1, lsl #1
   4b0d8:	ldrh	r3, [r2]
   4b0dc:	movw	r2, #65464	; 0xffb8
   4b0e0:	cmp	r3, r2
   4b0e4:	bne	4b138 <fputs@plt+0x39d84>
   4b0e8:	movw	r2, #54172	; 0xd39c
   4b0ec:	movt	r2, #8
   4b0f0:	add	ip, r2, r1, lsl #1
   4b0f4:	ldrh	r1, [ip]
   4b0f8:	cmp	r1, r9
   4b0fc:	bls	4b268 <fputs@plt+0x39eb4>
   4b100:	movw	r0, #1301	; 0x515
   4b104:	cmp	r1, r0
   4b108:	bcs	4b21c <fputs@plt+0x39e68>
   4b10c:	movw	r0, #975	; 0x3cf
   4b110:	sub	r1, r1, r0
   4b114:	mov	r0, r8
   4b118:	bl	4b2bc <fputs@plt+0x39f08>
   4b11c:	ldr	r0, [sp, #12]
   4b120:	cmp	r0, #251	; 0xfb
   4b124:	beq	4b2b4 <fputs@plt+0x39f00>
   4b128:	ldr	r0, [r8]
   4b12c:	cmn	r0, #1
   4b130:	bgt	4b0bc <fputs@plt+0x39d08>
   4b134:	b	4b2b4 <fputs@plt+0x39f00>
   4b138:	sxth	r7, r3
   4b13c:	add	r3, r3, #70	; 0x46
   4b140:	movw	r2, #56622	; 0xdd2e
   4b144:	uxth	lr, r3
   4b148:	ldr	r3, [sp, #12]
   4b14c:	add	r5, r7, #70	; 0x46
   4b150:	movt	r2, #8
   4b154:	mov	r6, r5
   4b158:	str	r5, [sp, #8]
   4b15c:	add	ip, r2, r5, lsl #1
   4b160:	cmp	lr, r4
   4b164:	mov	r5, #0
   4b168:	movwhi	r5, #1
   4b16c:	uxtab	sl, r7, r3
   4b170:	uxtb	r6, r3
   4b174:	cmp	sl, r4
   4b178:	bhi	4b198 <fputs@plt+0x39de4>
   4b17c:	movw	r2, #55052	; 0xd70c
   4b180:	movw	r4, #1498	; 0x5da
   4b184:	movt	r2, #8
   4b188:	ldrb	r9, [r2, sl]
   4b18c:	cmp	r9, r6
   4b190:	movw	r9, #974	; 0x3ce
   4b194:	beq	4b20c <fputs@plt+0x39e58>
   4b198:	tst	r3, #255	; 0xff
   4b19c:	beq	4b0e8 <fputs@plt+0x39d34>
   4b1a0:	cmp	r6, #69	; 0x45
   4b1a4:	bhi	4b1e8 <fputs@plt+0x39e34>
   4b1a8:	movw	r2, #56551	; 0xdce7
   4b1ac:	movt	r2, #8
   4b1b0:	ldrb	r2, [r2, r6]
   4b1b4:	cmp	r2, #0
   4b1b8:	mov	r6, r2
   4b1bc:	movwne	r6, #1
   4b1c0:	orrs	r6, r6, r5
   4b1c4:	beq	4b1f0 <fputs@plt+0x39e3c>
   4b1c8:	cmp	r2, #0
   4b1cc:	movne	r3, r2
   4b1d0:	movwne	r2, #3
   4b1d4:	cmp	r2, #3
   4b1d8:	beq	4b16c <fputs@plt+0x39db8>
   4b1dc:	cmp	r2, #0
   4b1e0:	bne	4b21c <fputs@plt+0x39e68>
   4b1e4:	b	4b0e8 <fputs@plt+0x39d34>
   4b1e8:	cmp	lr, r4
   4b1ec:	bhi	4b0e8 <fputs@plt+0x39d34>
   4b1f0:	ldr	r3, [sp, #8]
   4b1f4:	movw	r2, #55052	; 0xd70c
   4b1f8:	movt	r2, #8
   4b1fc:	ldrb	r2, [r2, r3]
   4b200:	cmp	r2, #70	; 0x46
   4b204:	bne	4b0e8 <fputs@plt+0x39d34>
   4b208:	b	4b0f4 <fputs@plt+0x39d40>
   4b20c:	movw	r1, #56622	; 0xdd2e
   4b210:	movt	r1, #8
   4b214:	add	ip, r1, sl, lsl #1
   4b218:	b	4b0f4 <fputs@plt+0x39d40>
   4b21c:	ldr	r0, [sp, #4]
   4b220:	ldr	r1, [sp]
   4b224:	add	r2, sp, #28
   4b228:	str	r0, [sp, #20]
   4b22c:	str	r0, [sp, #32]
   4b230:	str	r1, [sp, #16]
   4b234:	str	r1, [sp, #28]
   4b238:	movw	r1, #4038	; 0xfc6
   4b23c:	ldr	r6, [r8, #4]
   4b240:	movt	r1, #9
   4b244:	mov	r0, r6
   4b248:	bl	1d2fc <fputs@plt+0xbf48>
   4b24c:	ldr	r0, [sp, #12]
   4b250:	add	r2, sp, #16
   4b254:	str	r6, [r8, #4]
   4b258:	uxtb	r1, r0
   4b25c:	mov	r0, r8
   4b260:	bl	50830 <fputs@plt+0x3f47c>
   4b264:	b	4b2b4 <fputs@plt+0x39f00>
   4b268:	add	r2, r0, #1
   4b26c:	cmp	r0, #99	; 0x63
   4b270:	str	r2, [r8]
   4b274:	blt	4b284 <fputs@plt+0x39ed0>
   4b278:	mov	r0, r8
   4b27c:	bl	50a0c <fputs@plt+0x3f658>
   4b280:	b	4b2b4 <fputs@plt+0x39f00>
   4b284:	add	r0, r8, r2, lsl #4
   4b288:	ldr	r2, [sp, #12]
   4b28c:	lsr	r3, r1, #3
   4b290:	cmp	r3, #54	; 0x36
   4b294:	strb	r2, [r0, #10]
   4b298:	ldr	r2, [sp]
   4b29c:	str	r2, [r0, #12]
   4b2a0:	ldr	r2, [sp, #4]
   4b2a4:	str	r2, [r0, #16]
   4b2a8:	movw	r2, #326	; 0x146
   4b2ac:	addhi	r1, r1, r2
   4b2b0:	strh	r1, [r0, #8]
   4b2b4:	sub	sp, fp, #28
   4b2b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b2bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b2c0:	add	fp, sp, #28
   4b2c4:	sub	sp, sp, #132	; 0x84
   4b2c8:	movw	r3, #59620	; 0xe8e4
   4b2cc:	mov	r4, r0
   4b2d0:	mov	lr, r1
   4b2d4:	movt	r3, #8
   4b2d8:	ldm	r4, {r7, ip}
   4b2dc:	add	r0, r3, r1, lsl #1
   4b2e0:	ldrb	r0, [r0, #1]
   4b2e4:	cmp	r7, #99	; 0x63
   4b2e8:	blt	4b304 <fputs@plt+0x39f50>
   4b2ec:	cmp	r0, #0
   4b2f0:	bne	4b304 <fputs@plt+0x39f50>
   4b2f4:	mov	r0, r4
   4b2f8:	sub	sp, fp, #28
   4b2fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b300:	b	50a0c <fputs@plt+0x3f658>
   4b304:	add	r9, r4, r7, lsl #4
   4b308:	lsr	r1, lr, #1
   4b30c:	str	r0, [fp, #-72]	; 0xffffffb8
   4b310:	add	r5, r9, #8
   4b314:	cmp	r1, #134	; 0x86
   4b318:	bhi	50050 <fputs@plt+0x3ec9c>
   4b31c:	add	r1, pc, #0
   4b320:	ldr	pc, [r1, lr, lsl #2]
   4b324:	andeq	fp, r4, r8, lsl #20
   4b328:	andeq	fp, r4, r0, lsl sl
   4b32c:	andeq	fp, r4, ip, lsl sl
   4b330:	andeq	fp, r4, r8, asr sl
   4b334:	andeq	fp, r4, r8, ror fp
   4b338:	andeq	fp, r4, r0, asr #15
   4b33c:	andeq	fp, r4, r0, asr #15
   4b340:	andeq	fp, r4, r0, asr #15
   4b344:	andeq	fp, r4, r0, asr #16
   4b348:	andeq	fp, r4, r0, asr #16
   4b34c:	andeq	fp, r4, r0, lsl #23
   4b350:	andeq	fp, r4, r4, lsl #24
   4b354:	andeq	fp, r4, r4, lsl ip
   4b358:	andeq	fp, r4, r4, lsr #24
   4b35c:	andeq	fp, r4, r0, asr #24
   4b360:	andeq	fp, r4, r4, ror ip
   4b364:	andeq	fp, r4, ip, asr r7
   4b368:	muleq	r4, r4, ip
   4b36c:	andeq	fp, r4, r8, lsr #15
   4b370:	andeq	fp, r4, ip, asr r7
   4b374:	muleq	r4, ip, ip
   4b378:	andeq	fp, r4, r4, asr #25
   4b37c:	andeq	fp, r4, ip, asr r7
   4b380:	strdeq	fp, [r4], -r4
   4b384:	andeq	fp, r4, r0, asr sp
   4b388:			; <UNDEFINED> instruction: 0x0004b7b0
   4b38c:	andeq	fp, r4, r8, lsr lr
   4b390:	andeq	fp, r4, r0, asr lr
   4b394:	andeq	fp, r4, ip, ror #28
   4b398:	andeq	fp, r4, ip, lsr #17
   4b39c:	andeq	fp, r4, r0, asr #17
   4b3a0:	andeq	fp, r4, r4, lsl #29
   4b3a4:	andeq	fp, r4, r0, asr #17
   4b3a8:	muleq	r4, r8, lr
   4b3ac:	andeq	fp, r4, r8, ror #29
   4b3b0:	andeq	fp, r4, r8, asr #30
   4b3b4:	andeq	fp, r4, r0, ror pc
   4b3b8:	muleq	r4, r0, pc	; <UNPREDICTABLE>
   4b3bc:			; <UNDEFINED> instruction: 0x0004bfb0
   4b3c0:			; <UNDEFINED> instruction: 0x0004bfb8
   4b3c4:	andeq	fp, r4, r0, ror #31
   4b3c8:	strdeq	fp, [r4], -ip
   4b3cc:	andeq	fp, r4, ip, asr r7
   4b3d0:	andeq	fp, r4, r8, lsr #15
   4b3d4:	andeq	fp, r4, ip, asr r7
   4b3d8:	ldrdeq	ip, [r4], -r0
   4b3dc:	andeq	ip, r4, r8, ror #1
   4b3e0:	strdeq	ip, [r4], -r4
   4b3e4:	andeq	ip, r4, r4, lsl #2
   4b3e8:	andeq	ip, r4, r0, lsl r1
   4b3ec:	andeq	ip, r4, r0, lsr #2
   4b3f0:	andeq	ip, r4, r8, lsr #2
   4b3f4:	andeq	ip, r4, r0, lsr r1
   4b3f8:	andeq	ip, r4, r8, lsr r1
   4b3fc:	andeq	fp, r4, r8, asr #17
   4b400:	andeq	ip, r4, r0, asr #2
   4b404:	andeq	fp, r4, r8, ror #14
   4b408:	andeq	fp, r4, ip, asr r7
   4b40c:	andeq	fp, r4, r8, asr #15
   4b410:	andeq	fp, r4, r8, asr #17
   4b414:			; <UNDEFINED> instruction: 0x0004b7b0
   4b418:	andeq	ip, r4, r8, asr #2
   4b41c:	andeq	fp, r4, ip, lsr #17
   4b420:	andeq	ip, r4, r4, asr r1
   4b424:	andeq	ip, r4, ip, ror r1
   4b428:			; <UNDEFINED> instruction: 0x0004c1bc
   4b42c:	ldrdeq	ip, [r4], -r4
   4b430:	andeq	fp, r4, ip, asr r7
   4b434:	ldrdeq	fp, [r4], -r0
   4b438:	ldrdeq	fp, [r4], -r0
   4b43c:	ldrdeq	fp, [r4], -r0
   4b440:	andeq	fp, r4, r8, ror #14
   4b444:	andeq	ip, r4, r8, lsr #4
   4b448:	ldrdeq	fp, [r4], -r8
   4b44c:	andeq	ip, r4, r0, lsr r2
   4b450:	andeq	fp, r4, r8, asr #15
   4b454:	andeq	fp, r4, ip, asr r7
   4b458:	andeq	ip, r4, r8, asr #4
   4b45c:			; <UNDEFINED> instruction: 0x0004c2b4
   4b460:	ldrdeq	ip, [r4], -r4
   4b464:	andeq	ip, r4, ip, lsr #6
   4b468:	andeq	ip, r4, ip, asr r3
   4b46c:	andeq	fp, r4, r0, asr #15
   4b470:	andeq	ip, r4, ip, lsr r4
   4b474:	andeq	fp, r4, r0, asr #15
   4b478:	andeq	ip, r4, r4, asr #8
   4b47c:	muleq	r4, r8, r4
   4b480:	ldrdeq	ip, [r4], -r8
   4b484:	andeq	fp, r4, r8, lsr #15
   4b488:	andeq	fp, r4, ip, ror #15
   4b48c:	andeq	fp, r4, ip, asr r7
   4b490:	andeq	fp, r4, ip, asr r7
   4b494:	andeq	ip, r4, r4, asr #10
   4b498:	muleq	r4, r4, r5
   4b49c:	ldrdeq	ip, [r4], -r4
   4b4a0:	ldrdeq	fp, [r4], -r8
   4b4a4:			; <UNDEFINED> instruction: 0x0004b7b0
   4b4a8:	andeq	ip, r4, r4, asr r6
   4b4ac:	andeq	ip, r4, r8, ror r6
   4b4b0:	ldrdeq	ip, [r4], -r0
   4b4b4:	andeq	fp, r4, ip, asr r7
   4b4b8:	strdeq	ip, [r4], -r8
   4b4bc:	andeq	ip, r4, r0, asr r7
   4b4c0:	andeq	ip, r4, r0, asr #15
   4b4c4:	andeq	ip, r4, r4, lsl #16
   4b4c8:			; <UNDEFINED> instruction: 0x0004b7b0
   4b4cc:	ldrdeq	fp, [r4], -r8
   4b4d0:	ldrdeq	ip, [r4], -r0
   4b4d4:	andeq	fp, r4, r8, lsr #15
   4b4d8:	strdeq	ip, [r4], -r0
   4b4dc:	andeq	ip, r4, r8, lsl r9
   4b4e0:	andeq	ip, r4, r8, lsr r9
   4b4e4:	andeq	fp, r4, r8, ror #14
   4b4e8:	andeq	fp, r4, ip, asr r7
   4b4ec:			; <UNDEFINED> instruction: 0x0004b7b0
   4b4f0:	andeq	ip, r4, r0, ror #18
   4b4f4:	andeq	ip, r4, ip, ror #18
   4b4f8:	andeq	ip, r4, r0, lsl #19
   4b4fc:	andeq	fp, r4, ip, asr r7
   4b500:	andeq	fp, r4, ip, asr r7
   4b504:	ldrdeq	fp, [r4], -r0
   4b508:	andeq	ip, r4, r8, lsl #19
   4b50c:			; <UNDEFINED> instruction: 0x0004c9b8
   4b510:	strdeq	fp, [r4], -r4
   4b514:	andeq	fp, r4, r8, lsr #15
   4b518:	andeq	ip, r4, r8, lsl #20
   4b51c:	andeq	fp, r4, ip, asr r7
   4b520:	ldrdeq	fp, [r4], -r0
   4b524:	andeq	fp, r4, ip, asr r7
   4b528:	andeq	fp, r4, r8, ror #14
   4b52c:			; <UNDEFINED> instruction: 0x0004b7b0
   4b530:	andeq	ip, r4, r0, lsl sl
   4b534:	andeq	ip, r4, r4, lsr #20
   4b538:	andeq	ip, r4, r8, lsr sl
   4b53c:	andeq	ip, r4, ip, asr #20
   4b540:	andeq	fp, r4, ip, asr r7
   4b544:	andeq	fp, r4, r8, ror #14
   4b548:	muleq	r4, r8, sl
   4b54c:	andeq	ip, r4, r0, lsl fp
   4b550:	andeq	ip, r4, r8, asr #22
   4b554:	andeq	ip, r4, r8, lsl #23
   4b558:	andeq	ip, r4, ip, asr #23
   4b55c:	andeq	fp, r4, r8, ror #14
   4b560:	ldrdeq	fp, [r4], -r8
   4b564:	andeq	fp, r4, ip, asr r7
   4b568:	andeq	fp, r4, r0, ror #17
   4b56c:	andeq	ip, r4, r4, lsl ip
   4b570:	andeq	ip, r4, r0, lsr ip
   4b574:	andeq	ip, r4, r4, asr ip
   4b578:	strdeq	fp, [r4], -ip
   4b57c:	andeq	fp, r4, r8, ror #17
   4b580:	andeq	fp, r4, r8, ror #17
   4b584:	andeq	ip, r4, r0, lsl #25
   4b588:	andeq	ip, r4, r8, lsl #26
   4b58c:	strdeq	fp, [r4], -ip
   4b590:	strdeq	fp, [r4], -ip
   4b594:	andeq	ip, r4, r8, asr #27
   4b598:	andeq	ip, r4, r0, lsl #29
   4b59c:	andeq	ip, r4, r8, lsr #29
   4b5a0:	andeq	ip, r4, r8, ror #29
   4b5a4:	andeq	ip, r4, r4, lsr pc
   4b5a8:	andeq	ip, r4, r4, ror pc
   4b5ac:	andeq	fp, r4, r0, ror r7
   4b5b0:	andeq	fp, r4, r0, ror r7
   4b5b4:	andeq	fp, r4, r0, ror r7
   4b5b8:	andeq	fp, r4, r0, ror r7
   4b5bc:	andeq	fp, r4, r0, ror r7
   4b5c0:	andeq	fp, r4, r0, ror r7
   4b5c4:	andeq	fp, r4, r0, ror r7
   4b5c8:	andeq	fp, r4, r0, ror r7
   4b5cc:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   4b5d0:	andeq	ip, r4, r4, lsr #31
   4b5d4:			; <UNDEFINED> instruction: 0x0004cfb8
   4b5d8:	andeq	sp, r4, r4, asr #32
   4b5dc:	strdeq	sp, [r4], -r4
   4b5e0:	andeq	sp, r4, r4, lsr r1
   4b5e4:	andeq	sp, r4, r8, ror r1
   4b5e8:	andeq	sp, r4, r8, ror #3
   4b5ec:	andeq	fp, r4, r0, asr #18
   4b5f0:	andeq	fp, r4, r0, asr #18
   4b5f4:	andeq	sp, r4, ip, ror r2
   4b5f8:	andeq	sp, r4, r0, lsr #5
   4b5fc:	strdeq	fp, [r4], -r4
   4b600:	andeq	fp, r4, r8, asr #15
   4b604:	andeq	sp, r4, r8, ror #5
   4b608:	strdeq	fp, [r4], -r4
   4b60c:	andeq	fp, r4, r8, asr #15
   4b610:	andeq	sp, r4, r4, asr r3
   4b614:	andeq	sp, r4, r0, ror #7
   4b618:	andeq	sp, r4, r8, asr r4
   4b61c:	andeq	sp, r4, r4, asr #9
   4b620:	andeq	sp, r4, r0, ror r5
   4b624:	andeq	sp, r4, r4, ror #11
   4b628:	andeq	sp, r4, r0, ror r6
   4b62c:			; <UNDEFINED> instruction: 0x0004d6b0
   4b630:	andeq	fp, r4, r8, ror #14
   4b634:	andeq	fp, r4, ip, asr r7
   4b638:	andeq	r0, r5, r0, asr r0
   4b63c:	andeq	fp, r4, ip, asr r7
   4b640:	andeq	fp, r4, ip, asr r7
   4b644:	strdeq	sp, [r4], -r4
   4b648:	andeq	sp, r4, r0, lsl r7
   4b64c:	andeq	sp, r4, r4, lsr r7
   4b650:	andeq	fp, r4, ip, ror #15
   4b654:	andeq	fp, r4, ip, asr r7
   4b658:	andeq	fp, r4, ip, asr r7
   4b65c:	andeq	fp, r4, r0, ror #17
   4b660:	muleq	r4, ip, r7
   4b664:	ldrdeq	sp, [r4], -r0
   4b668:	andeq	fp, r4, ip, asr r7
   4b66c:	andeq	fp, r4, r8, asr #15
   4b670:	andeq	sp, r4, r4, lsl #16
   4b674:	andeq	fp, r4, r4, ror #18
   4b678:	andeq	fp, r4, r4, ror #18
   4b67c:	andeq	sp, r4, r4, ror r8
   4b680:	andeq	sp, r4, ip, lsl #17
   4b684:	muleq	r4, r4, r8
   4b688:	muleq	r4, ip, r8
   4b68c:			; <UNDEFINED> instruction: 0x0004d8b8
   4b690:	ldrdeq	fp, [r4], -r8
   4b694:	ldrdeq	fp, [r4], -r8
   4b698:	andeq	sp, r4, r0, ror #17
   4b69c:	andeq	sp, r4, ip, ror #18
   4b6a0:	andeq	sp, r4, ip, ror #19
   4b6a4:	strdeq	sp, [r4], -r4
   4b6a8:	strdeq	sp, [r4], -ip
   4b6ac:	andeq	sp, r4, r8, lsl #20
   4b6b0:	andeq	fp, r4, r4, ror #19
   4b6b4:	andeq	fp, r4, r4, ror #19
   4b6b8:	andeq	sp, r4, r0, lsl sl
   4b6bc:	andeq	fp, r4, ip, asr r7
   4b6c0:	andeq	fp, r4, r8, ror #14
   4b6c4:	andeq	sp, r4, r4, lsr #20
   4b6c8:	andeq	sp, r4, r4, asr #20
   4b6cc:	andeq	sp, r4, r0, asr sl
   4b6d0:	andeq	sp, r4, ip, ror #20
   4b6d4:	andeq	sp, r4, r8, ror sl
   4b6d8:	muleq	r4, r4, sl
   4b6dc:	andeq	sp, r4, r4, lsr #22
   4b6e0:	andeq	sp, r4, r0, lsl #23
   4b6e4:	ldrdeq	sp, [r4], -ip
   4b6e8:	andeq	sp, r4, r4, lsl #24
   4b6ec:	andeq	sp, r4, r8, asr ip
   4b6f0:	andeq	fp, r4, r8, lsr #15
   4b6f4:	andeq	fp, r4, ip, ror #15
   4b6f8:			; <UNDEFINED> instruction: 0x0004dcb0
   4b6fc:			; <UNDEFINED> instruction: 0x0004dcbc
   4b700:			; <UNDEFINED> instruction: 0x0004ddb0
   4b704:	andeq	sp, r4, r0, ror #27
   4b708:	andeq	fp, r4, ip, asr r7
   4b70c:	andeq	fp, r4, r8, ror #14
   4b710:	andeq	sp, r4, r0, lsl lr
   4b714:	andeq	sp, r4, r0, lsr #28
   4b718:	andeq	sp, r4, ip, lsr lr
   4b71c:	andeq	sp, r4, ip, asr #28
   4b720:	andeq	sp, r4, r8, ror #28
   4b724:			; <UNDEFINED> instruction: 0x0004debc
   4b728:	andeq	sp, r4, r8, asr #30
   4b72c:	andeq	sp, r4, r0, asr #31
   4b730:	andeq	sp, r4, ip, asr #31
   4b734:	andeq	sp, r4, ip, ror #31
   4b738:	andeq	lr, r4, ip, lsl #1
   4b73c:	andeq	fp, r4, r0, lsr #16
   4b740:	andeq	fp, r4, r0, lsr #16
   4b744:	andeq	fp, r4, r0, lsr #16
   4b748:	andeq	fp, r4, ip, asr r7
   4b74c:	andeq	fp, r4, r8, ror #14
   4b750:	ldrdeq	fp, [r4], -r0
   4b754:	strheq	lr, [r4], -r8
   4b758:	andeq	lr, r4, ip, ror #1
   4b75c:	mov	r0, #0
   4b760:	str	r0, [r5, #20]
   4b764:	b	50050 <fputs@plt+0x3ec9c>
   4b768:	ldr	r0, [r9, #12]
   4b76c:	b	4da00 <fputs@plt+0x3c64c>
   4b770:	mov	r8, r3
   4b774:	ldr	r3, [r9, #12]
   4b778:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4b77c:	ldrb	r1, [r5, #-14]
   4b780:	mov	r6, #0
   4b784:	mov	r0, ip
   4b788:	str	r6, [sp]
   4b78c:	mov	r6, lr
   4b790:	bl	52078 <fputs@plt+0x40cc4>
   4b794:	str	r0, [r5, #-28]	; 0xffffffe4
   4b798:	mov	r3, r8
   4b79c:	mov	lr, r6
   4b7a0:	ldr	r0, [r9, #20]
   4b7a4:	b	4d170 <fputs@plt+0x3bdbc>
   4b7a8:	mov	r0, #1
   4b7ac:	b	4dcb4 <fputs@plt+0x3c900>
   4b7b0:	mov	r0, #0
   4b7b4:	str	r0, [r5, #20]
   4b7b8:	str	r0, [r5, #24]
   4b7bc:	b	50050 <fputs@plt+0x3ec9c>
   4b7c0:	ldrb	r0, [r9, #10]
   4b7c4:	b	4dcb4 <fputs@plt+0x3c900>
   4b7c8:	mov	r0, #1
   4b7cc:	b	4da00 <fputs@plt+0x3c64c>
   4b7d0:	ldr	r0, [r9, #12]
   4b7d4:	b	4d7fc <fputs@plt+0x3c448>
   4b7d8:	ldr	r0, [r9, #12]
   4b7dc:	ldr	r1, [r9, #16]
   4b7e0:	str	r0, [r5, #-12]
   4b7e4:	str	r1, [r5, #-8]
   4b7e8:	b	50050 <fputs@plt+0x3ec9c>
   4b7ec:	mov	r0, #2
   4b7f0:	b	4dcb4 <fputs@plt+0x3c900>
   4b7f4:	mov	r0, #0
   4b7f8:	b	4dcb4 <fputs@plt+0x3c900>
   4b7fc:	ldr	r2, [r9, #16]
   4b800:	ldr	r6, [r9, #12]
   4b804:	ldrb	r1, [r9, #10]
   4b808:	mov	r0, ip
   4b80c:	str	r2, [fp, #-60]	; 0xffffffc4
   4b810:	sub	r2, fp, #64	; 0x40
   4b814:	str	r6, [fp, #-64]	; 0xffffffc0
   4b818:	str	r2, [sp]
   4b81c:	b	4b908 <fputs@plt+0x3a554>
   4b820:	ldr	r1, [ip, #516]	; 0x204
   4b824:	ldr	r0, [r9, #12]
   4b828:	cmp	r1, #0
   4b82c:	beq	4b9f8 <fputs@plt+0x3a644>
   4b830:	ldr	r2, [r9, #16]
   4b834:	add	r0, r0, r2
   4b838:	sub	r0, r0, r1
   4b83c:	b	4ba00 <fputs@plt+0x3a64c>
   4b840:	movw	r2, #4610	; 0x1202
   4b844:	mov	r0, #0
   4b848:	mov	r9, r3
   4b84c:	mov	r1, #22
   4b850:	mov	r3, #0
   4b854:	mov	r6, ip
   4b858:	mov	r7, r5
   4b85c:	mov	r8, lr
   4b860:	str	r0, [sp]
   4b864:	movt	r2, #9
   4b868:	mov	r0, ip
   4b86c:	bl	66940 <fputs@plt+0x5558c>
   4b870:	mov	r3, r9
   4b874:	mov	lr, r8
   4b878:	cmp	r0, #0
   4b87c:	bne	50050 <fputs@plt+0x3ec9c>
   4b880:	mov	r0, r6
   4b884:	bl	60898 <fputs@plt+0x4f4e4>
   4b888:	mov	r3, r9
   4b88c:	mov	lr, r8
   4b890:	mov	r5, r7
   4b894:	cmp	r0, #0
   4b898:	beq	50050 <fputs@plt+0x3ec9c>
   4b89c:	mov	r1, #0
   4b8a0:	mov	r2, #1
   4b8a4:	mov	r3, #0
   4b8a8:	b	4bbe8 <fputs@plt+0x3a834>
   4b8ac:	ldr	r0, [r9, #12]
   4b8b0:	ldr	r1, [r9, #16]
   4b8b4:	str	r0, [ip, #328]	; 0x148
   4b8b8:	str	r1, [ip, #332]	; 0x14c
   4b8bc:	b	50050 <fputs@plt+0x3ec9c>
   4b8c0:	add	r1, r9, #12
   4b8c4:	b	4be88 <fputs@plt+0x3aad4>
   4b8c8:	mov	r0, #0
   4b8cc:	b	4da00 <fputs@plt+0x3c64c>
   4b8d0:	mov	r0, #10
   4b8d4:	b	4b760 <fputs@plt+0x3a3ac>
   4b8d8:	mov	r0, #5
   4b8dc:	b	4dcb4 <fputs@plt+0x3c900>
   4b8e0:	ldr	r0, [r5, #-12]
   4b8e4:	b	4d7fc <fputs@plt+0x3c448>
   4b8e8:	ldr	r0, [r9, #12]
   4b8ec:	ldr	r1, [r9, #16]
   4b8f0:	str	r1, [fp, #-60]	; 0xffffffc4
   4b8f4:	str	r0, [fp, #-64]	; 0xffffffc0
   4b8f8:	sub	r0, fp, #64	; 0x40
   4b8fc:	mov	r1, #27
   4b900:	str	r0, [sp]
   4b904:	mov	r0, ip
   4b908:	mov	r6, r3
   4b90c:	mov	r2, #0
   4b910:	mov	r3, #0
   4b914:	mov	r8, lr
   4b918:	bl	52078 <fputs@plt+0x40cc4>
   4b91c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   4b920:	ldr	r2, [fp, #-60]	; 0xffffffc4
   4b924:	mov	r3, r6
   4b928:	mov	lr, r8
   4b92c:	add	r2, r1, r2
   4b930:	str	r0, [r9, #12]
   4b934:	str	r1, [r9, #16]
   4b938:	str	r2, [r9, #20]
   4b93c:	b	50050 <fputs@plt+0x3ec9c>
   4b940:	ldr	r2, [r5, #-12]
   4b944:	mov	r6, r4
   4b948:	ldrb	r1, [r5, #-14]
   4b94c:	mov	r0, ip
   4b950:	str	r2, [r6, r7, lsl #4]!
   4b954:	mov	r7, #0
   4b958:	ldr	r2, [r6, #12]
   4b95c:	str	r7, [sp]
   4b960:	b	4d2c0 <fputs@plt+0x3bf0c>
   4b964:	mov	r0, ip
   4b968:	mov	r7, r5
   4b96c:	mov	r9, lr
   4b970:	mov	sl, r3
   4b974:	bl	60898 <fputs@plt+0x4f4e4>
   4b978:	mov	r3, sl
   4b97c:	mov	lr, r9
   4b980:	cmp	r0, #0
   4b984:	beq	50050 <fputs@plt+0x3ec9c>
   4b988:	mov	r6, r0
   4b98c:	mov	r0, #0
   4b990:	mov	r1, #10
   4b994:	mov	r2, #0
   4b998:	mov	r3, #0
   4b99c:	str	r0, [sp]
   4b9a0:	mov	r0, r6
   4b9a4:	bl	4a1bc <fputs@plt+0x38e08>
   4b9a8:	ldr	r1, [r6, #96]	; 0x60
   4b9ac:	ldr	r0, [r6]
   4b9b0:	mov	r3, sl
   4b9b4:	mov	lr, r9
   4b9b8:	mov	r5, r7
   4b9bc:	orr	r1, r1, #1
   4b9c0:	str	r1, [r6, #96]	; 0x60
   4b9c4:	ldr	r0, [r0, #16]
   4b9c8:	ldr	r0, [r0, #4]
   4b9cc:	ldrb	r0, [r0, #9]
   4b9d0:	cmp	r0, #0
   4b9d4:	ldrne	r0, [r6, #100]	; 0x64
   4b9d8:	orrne	r0, r0, #1
   4b9dc:	strne	r0, [r6, #100]	; 0x64
   4b9e0:	b	50050 <fputs@plt+0x3ec9c>
   4b9e4:	ldrb	r1, [r9, #10]
   4b9e8:	mov	r0, #0
   4b9ec:	str	r1, [r9, #12]
   4b9f0:	str	r0, [r9, #16]
   4b9f4:	b	50050 <fputs@plt+0x3ec9c>
   4b9f8:	str	r0, [ip, #516]	; 0x204
   4b9fc:	ldr	r0, [r9, #16]
   4ba00:	str	r0, [ip, #520]	; 0x208
   4ba04:	b	50050 <fputs@plt+0x3ec9c>
   4ba08:	mov	r0, #1
   4ba0c:	b	4ba14 <fputs@plt+0x3a660>
   4ba10:	mov	r0, #2
   4ba14:	strb	r0, [ip, #453]	; 0x1c5
   4ba18:	b	50050 <fputs@plt+0x3ec9c>
   4ba1c:	ldrb	r0, [ip, #18]
   4ba20:	cmp	r0, #0
   4ba24:	bne	50050 <fputs@plt+0x3ec9c>
   4ba28:	ldr	r8, [ip]
   4ba2c:	ldrb	r0, [r8, #69]	; 0x45
   4ba30:	cmp	r0, #0
   4ba34:	bne	4ba44 <fputs@plt+0x3a690>
   4ba38:	ldr	r0, [ip, #68]	; 0x44
   4ba3c:	cmp	r0, #0
   4ba40:	beq	4f05c <fputs@plt+0x3dca8>
   4ba44:	ldr	r0, [ip, #12]
   4ba48:	cmp	r0, #0
   4ba4c:	moveq	r0, #1
   4ba50:	streq	r0, [ip, #12]
   4ba54:	b	50050 <fputs@plt+0x3ec9c>
   4ba58:	ldr	r9, [ip]
   4ba5c:	ldr	r7, [r5, #-12]
   4ba60:	movw	r2, #4566	; 0x11d6
   4ba64:	mov	r0, #0
   4ba68:	mov	r1, #22
   4ba6c:	mov	r3, #0
   4ba70:	mov	r6, ip
   4ba74:	str	r0, [sp]
   4ba78:	movt	r2, #9
   4ba7c:	mov	r0, ip
   4ba80:	str	r5, [sp, #80]	; 0x50
   4ba84:	str	lr, [fp, #-76]	; 0xffffffb4
   4ba88:	bl	66940 <fputs@plt+0x5558c>
   4ba8c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ba90:	ldr	r5, [sp, #80]	; 0x50
   4ba94:	movw	r3, #59620	; 0xe8e4
   4ba98:	cmp	r0, #0
   4ba9c:	movt	r3, #8
   4baa0:	bne	50050 <fputs@plt+0x3ec9c>
   4baa4:	mov	r0, r6
   4baa8:	bl	60898 <fputs@plt+0x4f4e4>
   4baac:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4bab0:	ldr	r5, [sp, #80]	; 0x50
   4bab4:	movw	r3, #59620	; 0xe8e4
   4bab8:	cmp	r0, #0
   4babc:	movt	r3, #8
   4bac0:	beq	50050 <fputs@plt+0x3ec9c>
   4bac4:	mov	r6, r0
   4bac8:	cmp	r7, #7
   4bacc:	beq	4bb58 <fputs@plt+0x3a7a4>
   4bad0:	ldr	r0, [r9, #20]
   4bad4:	cmp	r0, #1
   4bad8:	blt	4bb58 <fputs@plt+0x3a7a4>
   4badc:	cmp	r7, #9
   4bae0:	mov	r8, #1
   4bae4:	mov	r5, #1
   4bae8:	mov	sl, #0
   4baec:	mov	r7, #0
   4baf0:	movweq	r8, #2
   4baf4:	mov	r0, r6
   4baf8:	mov	r1, #2
   4bafc:	mov	r2, r7
   4bb00:	mov	r3, r8
   4bb04:	str	sl, [sp]
   4bb08:	bl	4a1bc <fputs@plt+0x38e08>
   4bb0c:	ldr	r0, [r6, #96]	; 0x60
   4bb10:	cmp	r7, #1
   4bb14:	orr	r0, r0, r5, lsl r7
   4bb18:	str	r0, [r6, #96]	; 0x60
   4bb1c:	beq	4bb48 <fputs@plt+0x3a794>
   4bb20:	ldr	r0, [r6]
   4bb24:	ldr	r0, [r0, #16]
   4bb28:	add	r0, r0, r7, lsl #4
   4bb2c:	ldr	r0, [r0, #4]
   4bb30:	ldrb	r0, [r0, #9]
   4bb34:	cmp	r0, #0
   4bb38:	ldrne	r1, [r6, #100]	; 0x64
   4bb3c:	lslne	r0, r5, r7
   4bb40:	orrne	r0, r1, r0
   4bb44:	strne	r0, [r6, #100]	; 0x64
   4bb48:	ldr	r0, [r9, #20]
   4bb4c:	add	r7, r7, #1
   4bb50:	cmp	r7, r0
   4bb54:	blt	4baf4 <fputs@plt+0x3a740>
   4bb58:	mov	r0, #0
   4bb5c:	mov	r1, #1
   4bb60:	mov	r2, #0
   4bb64:	mov	r3, #0
   4bb68:	str	r0, [sp]
   4bb6c:	mov	r0, r6
   4bb70:	bl	4a1bc <fputs@plt+0x38e08>
   4bb74:	b	4f518 <fputs@plt+0x3e164>
   4bb78:	mov	r0, #7
   4bb7c:	b	4b760 <fputs@plt+0x3a3ac>
   4bb80:	movw	r2, #14929	; 0x3a51
   4bb84:	mov	r0, #0
   4bb88:	mov	r9, r3
   4bb8c:	mov	r1, #22
   4bb90:	mov	r3, #0
   4bb94:	mov	r6, ip
   4bb98:	mov	r7, r5
   4bb9c:	mov	r8, lr
   4bba0:	str	r0, [sp]
   4bba4:	movt	r2, #9
   4bba8:	mov	r0, ip
   4bbac:	bl	66940 <fputs@plt+0x5558c>
   4bbb0:	mov	r3, r9
   4bbb4:	mov	lr, r8
   4bbb8:	cmp	r0, #0
   4bbbc:	bne	50050 <fputs@plt+0x3ec9c>
   4bbc0:	mov	r0, r6
   4bbc4:	bl	60898 <fputs@plt+0x4f4e4>
   4bbc8:	mov	r3, r9
   4bbcc:	mov	lr, r8
   4bbd0:	mov	r5, r7
   4bbd4:	cmp	r0, #0
   4bbd8:	beq	50050 <fputs@plt+0x3ec9c>
   4bbdc:	mov	r1, #0
   4bbe0:	mov	r2, #1
   4bbe4:	mov	r3, #1
   4bbe8:	str	r1, [sp]
   4bbec:	mov	r1, #1
   4bbf0:	bl	4a1bc <fputs@plt+0x38e08>
   4bbf4:	mov	r3, r9
   4bbf8:	mov	lr, r8
   4bbfc:	mov	r5, r7
   4bc00:	b	50050 <fputs@plt+0x3ec9c>
   4bc04:	add	r2, r9, #12
   4bc08:	mov	r0, ip
   4bc0c:	mov	r1, #0
   4bc10:	b	4bc30 <fputs@plt+0x3a87c>
   4bc14:	add	r2, r9, #12
   4bc18:	mov	r0, ip
   4bc1c:	mov	r1, #1
   4bc20:	b	4bc30 <fputs@plt+0x3a87c>
   4bc24:	add	r2, r9, #12
   4bc28:	mov	r0, ip
   4bc2c:	mov	r1, #2
   4bc30:	mov	r7, lr
   4bc34:	mov	r8, r3
   4bc38:	bl	50a6c <fputs@plt+0x3f6b8>
   4bc3c:	b	4dfe0 <fputs@plt+0x3cc2c>
   4bc40:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4bc44:	mov	r8, r3
   4bc48:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4bc4c:	mov	r1, #0
   4bc50:	add	r2, r9, #12
   4bc54:	mov	r7, lr
   4bc58:	str	r1, [sp]
   4bc5c:	str	r1, [sp, #4]
   4bc60:	sub	r1, r5, #12
   4bc64:	str	r0, [sp, #8]
   4bc68:	mov	r0, ip
   4bc6c:	bl	50b24 <fputs@plt+0x3f770>
   4bc70:	b	4dfe0 <fputs@plt+0x3cc2c>
   4bc74:	ldrb	r0, [ip, #24]
   4bc78:	add	r0, r0, #1
   4bc7c:	strb	r0, [ip, #24]
   4bc80:	ldr	r0, [ip]
   4bc84:	ldr	r1, [r0, #256]	; 0x100
   4bc88:	add	r1, r1, #1
   4bc8c:	str	r1, [r0, #256]	; 0x100
   4bc90:	b	50050 <fputs@plt+0x3ec9c>
   4bc94:	mov	r0, #1
   4bc98:	b	4d7fc <fputs@plt+0x3c448>
   4bc9c:	mov	r8, r3
   4bca0:	ldrb	r3, [r9, #12]
   4bca4:	mov	r0, #0
   4bca8:	sub	r1, r5, #28
   4bcac:	sub	r2, r5, #12
   4bcb0:	mov	r7, lr
   4bcb4:	str	r0, [sp]
   4bcb8:	mov	r0, ip
   4bcbc:	bl	510fc <fputs@plt+0x3fd48>
   4bcc0:	b	4dfe0 <fputs@plt+0x3cc2c>
   4bcc4:	ldr	r0, [r9, #12]
   4bcc8:	mov	r7, r9
   4bccc:	mov	r9, r3
   4bcd0:	mov	r1, #0
   4bcd4:	mov	r2, #0
   4bcd8:	mov	r3, #0
   4bcdc:	mov	r6, ip
   4bce0:	mov	sl, lr
   4bce4:	str	r0, [sp]
   4bce8:	mov	r0, ip
   4bcec:	bl	510fc <fputs@plt+0x3fd48>
   4bcf0:	b	4c310 <fputs@plt+0x3af5c>
   4bcf4:	ldr	r7, [r9, #16]
   4bcf8:	ldr	r8, [r9, #12]
   4bcfc:	mov	sl, lr
   4bd00:	cmp	r7, #5
   4bd04:	bne	4bd2c <fputs@plt+0x3a978>
   4bd08:	movw	r1, #1201	; 0x4b1
   4bd0c:	mov	r0, r8
   4bd10:	mov	r2, #5
   4bd14:	mov	r6, ip
   4bd18:	movt	r1, #9
   4bd1c:	bl	1343c <fputs@plt+0x2088>
   4bd20:	mov	ip, r6
   4bd24:	cmp	r0, #0
   4bd28:	beq	4e990 <fputs@plt+0x3d5dc>
   4bd2c:	movw	r1, #4002	; 0xfa2
   4bd30:	mov	r0, #0
   4bd34:	mov	r2, r7
   4bd38:	mov	r3, r8
   4bd3c:	str	r0, [r5, #-12]
   4bd40:	movt	r1, #9
   4bd44:	mov	r0, ip
   4bd48:	bl	1d2fc <fputs@plt+0xbf48>
   4bd4c:	b	4e76c <fputs@plt+0x3d3b8>
   4bd50:	ldr	r0, [ip, #488]	; 0x1e8
   4bd54:	cmp	r0, #0
   4bd58:	beq	50050 <fputs@plt+0x3ec9c>
   4bd5c:	mov	sl, r0
   4bd60:	ldr	r0, [ip]
   4bd64:	mov	r6, ip
   4bd68:	str	lr, [fp, #-76]	; 0xffffffb4
   4bd6c:	str	r5, [sp, #80]	; 0x50
   4bd70:	ldrsh	r1, [sl, #34]	; 0x22
   4bd74:	ldr	r2, [r0, #100]	; 0x64
   4bd78:	cmp	r2, r1
   4bd7c:	ble	4e774 <fputs@plt+0x3d3c0>
   4bd80:	mov	r2, r4
   4bd84:	mov	r8, #0
   4bd88:	ldr	r3, [r2, r7, lsl #4]!
   4bd8c:	ldr	r1, [r2, #16]!
   4bd90:	add	r1, r3, r1
   4bd94:	str	r2, [sp, #68]	; 0x44
   4bd98:	mov	r3, #0
   4bd9c:	str	r0, [sp, #64]	; 0x40
   4bda0:	add	r2, r1, #2
   4bda4:	bl	238bc <fputs@plt+0x12508>
   4bda8:	ldr	r5, [sp, #80]	; 0x50
   4bdac:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4bdb0:	movw	r3, #59620	; 0xe8e4
   4bdb4:	cmp	r0, #0
   4bdb8:	movt	r3, #8
   4bdbc:	beq	50050 <fputs@plt+0x3ec9c>
   4bdc0:	ldr	r1, [r5, #-12]
   4bdc4:	ldr	r2, [r5, #-8]
   4bdc8:	str	r9, [sp, #72]	; 0x48
   4bdcc:	mov	r7, r0
   4bdd0:	str	r6, [sp, #76]	; 0x4c
   4bdd4:	bl	1121c <memcpy@plt>
   4bdd8:	ldr	r0, [r5, #-8]
   4bddc:	strb	r8, [r7, r0]
   4bde0:	mov	r0, r7
   4bde4:	bl	66a60 <fputs@plt+0x556ac>
   4bde8:	ldrsh	r9, [sl, #34]	; 0x22
   4bdec:	cmp	r9, #0
   4bdf0:	ble	4ef24 <fputs@plt+0x3db70>
   4bdf4:	mov	r5, sl
   4bdf8:	ldr	r8, [sl, #4]!
   4bdfc:	mov	r6, sl
   4be00:	mov	sl, #0
   4be04:	ldr	r1, [r8, sl, lsl #4]
   4be08:	cmp	r1, #0
   4be0c:	beq	4be20 <fputs@plt+0x3aa6c>
   4be10:	mov	r0, r7
   4be14:	bl	15fac <fputs@plt+0x4bf8>
   4be18:	cmp	r0, #0
   4be1c:	beq	4f164 <fputs@plt+0x3ddb0>
   4be20:	add	sl, sl, #1
   4be24:	cmp	sl, r9
   4be28:	blt	4be04 <fputs@plt+0x3aa50>
   4be2c:	mov	sl, r5
   4be30:	mov	r1, r6
   4be34:	b	4ef28 <fputs@plt+0x3db74>
   4be38:	ldr	r0, [r9, #12]
   4be3c:	ldr	r1, [r9, #16]
   4be40:	add	r0, r0, r1
   4be44:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4be48:	sub	r0, r0, r1
   4be4c:	b	4ca44 <fputs@plt+0x3b690>
   4be50:	ldr	r0, [r9, #12]
   4be54:	ldr	r1, [r9, #16]
   4be58:	add	r0, r0, r1
   4be5c:	ldr	r1, [r5, #-76]	; 0xffffffb4
   4be60:	sub	r0, r0, r1
   4be64:	str	r0, [r5, #-72]	; 0xffffffb8
   4be68:	b	50050 <fputs@plt+0x3ec9c>
   4be6c:	ldr	r1, [r9, #12]
   4be70:	ldr	r2, [r9, #16]
   4be74:	add	r1, r1, r2
   4be78:	ldr	r2, [r5, #-12]
   4be7c:	sub	r1, r1, r2
   4be80:	b	4ca1c <fputs@plt+0x3b668>
   4be84:	sub	r1, r5, #12
   4be88:	mov	r0, ip
   4be8c:	mov	r7, lr
   4be90:	mov	r8, r3
   4be94:	b	4bf40 <fputs@plt+0x3ab8c>
   4be98:	ldr	r2, [r9, #12]
   4be9c:	mov	r0, #0
   4bea0:	mov	r7, r9
   4bea4:	mov	r9, r3
   4bea8:	mov	r1, #155	; 0x9b
   4beac:	mov	r3, #0
   4beb0:	mov	r6, ip
   4beb4:	mov	sl, lr
   4beb8:	str	r0, [sp]
   4bebc:	mov	r0, ip
   4bec0:	bl	52078 <fputs@plt+0x40cc4>
   4bec4:	str	r0, [fp, #-64]	; 0xffffffc0
   4bec8:	sub	r1, fp, #64	; 0x40
   4becc:	ldr	r0, [r5, #-12]
   4bed0:	str	r0, [fp, #-60]	; 0xffffffc4
   4bed4:	ldr	r0, [r7, #20]
   4bed8:	str	r0, [fp, #-56]	; 0xffffffc8
   4bedc:	mov	r0, r6
   4bee0:	bl	51efc <fputs@plt+0x40b48>
   4bee4:	b	4c320 <fputs@plt+0x3af6c>
   4bee8:	ldr	r0, [r9, #12]
   4beec:	ldr	r1, [r9, #16]
   4bef0:	mov	r8, r3
   4bef4:	mov	r2, #0
   4bef8:	mov	r3, #0
   4befc:	mov	r6, ip
   4bf00:	mov	r7, lr
   4bf04:	str	r1, [fp, #-36]	; 0xffffffdc
   4bf08:	str	r0, [fp, #-40]	; 0xffffffd8
   4bf0c:	sub	r0, fp, #40	; 0x28
   4bf10:	mov	r1, #97	; 0x61
   4bf14:	str	r0, [sp]
   4bf18:	mov	r0, ip
   4bf1c:	bl	52078 <fputs@plt+0x40cc4>
   4bf20:	str	r0, [fp, #-64]	; 0xffffffc0
   4bf24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   4bf28:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4bf2c:	str	r0, [fp, #-60]	; 0xffffffc4
   4bf30:	add	r0, r0, r1
   4bf34:	sub	r1, fp, #64	; 0x40
   4bf38:	str	r0, [fp, #-56]	; 0xffffffc8
   4bf3c:	mov	r0, r6
   4bf40:	bl	51efc <fputs@plt+0x40b48>
   4bf44:	b	4dfe0 <fputs@plt+0x3cc2c>
   4bf48:	ldr	r0, [ip, #488]	; 0x1e8
   4bf4c:	cmp	r0, #0
   4bf50:	beq	50050 <fputs@plt+0x3ec9c>
   4bf54:	ldrsh	r1, [r0, #34]	; 0x22
   4bf58:	cmp	r1, #1
   4bf5c:	ldrge	r0, [r0, #4]
   4bf60:	ldrge	r2, [r9, #12]
   4bf64:	addge	r0, r0, r1, lsl #4
   4bf68:	strbge	r2, [r0, #-4]
   4bf6c:	b	50050 <fputs@plt+0x3ec9c>
   4bf70:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4bf74:	mov	r8, r3
   4bf78:	ldr	r3, [r9, #12]
   4bf7c:	ldr	r2, [r5, #-12]
   4bf80:	mov	r0, ip
   4bf84:	str	r1, [sp]
   4bf88:	mov	r1, #0
   4bf8c:	b	4c170 <fputs@plt+0x3adbc>
   4bf90:	ldr	r0, [r9, #12]
   4bf94:	mov	r1, #0
   4bf98:	str	r1, [sp]
   4bf9c:	stmib	sp, {r0, r1}
   4bfa0:	str	r1, [sp, #12]
   4bfa4:	str	r1, [sp, #16]
   4bfa8:	str	r1, [sp, #20]
   4bfac:	b	4c19c <fputs@plt+0x3ade8>
   4bfb0:	ldr	r1, [r5, #-12]
   4bfb4:	b	4c1c0 <fputs@plt+0x3ae0c>
   4bfb8:	ldr	r0, [r9, #12]
   4bfbc:	mov	r8, r3
   4bfc0:	ldr	r3, [r5, #-12]
   4bfc4:	sub	r2, r5, #28
   4bfc8:	mov	r1, #0
   4bfcc:	mov	r7, lr
   4bfd0:	str	r0, [sp]
   4bfd4:	mov	r0, ip
   4bfd8:	bl	535ec <fputs@plt+0x42238>
   4bfdc:	b	4dfe0 <fputs@plt+0x3cc2c>
   4bfe0:	ldr	r0, [ip, #488]	; 0x1e8
   4bfe4:	cmp	r0, #0
   4bfe8:	beq	50050 <fputs@plt+0x3ec9c>
   4bfec:	ldr	r0, [r0, #16]
   4bff0:	cmp	r0, #0
   4bff4:	ldrne	r1, [r9, #12]
   4bff8:	b	4c220 <fputs@plt+0x3ae6c>
   4bffc:	ldr	r7, [ip, #488]	; 0x1e8
   4c000:	cmp	r7, #0
   4c004:	beq	50050 <fputs@plt+0x3ec9c>
   4c008:	ldr	r8, [ip]
   4c00c:	ldrsh	r6, [r7, #34]	; 0x22
   4c010:	add	r1, r9, #12
   4c014:	str	r5, [sp, #80]	; 0x50
   4c018:	str	lr, [fp, #-76]	; 0xffffffb4
   4c01c:	mov	r5, ip
   4c020:	mov	r0, r8
   4c024:	bl	669ec <fputs@plt+0x55638>
   4c028:	mov	r1, r5
   4c02c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4c030:	ldr	r5, [sp, #80]	; 0x50
   4c034:	movw	r3, #59620	; 0xe8e4
   4c038:	cmp	r0, #0
   4c03c:	movt	r3, #8
   4c040:	beq	50050 <fputs@plt+0x3ec9c>
   4c044:	mov	r9, r0
   4c048:	mov	r0, r1
   4c04c:	mov	r1, r9
   4c050:	bl	60dc4 <fputs@plt+0x4fa10>
   4c054:	cmp	r0, #0
   4c058:	beq	4e9a8 <fputs@plt+0x3d5f4>
   4c05c:	ldr	r0, [r7, #4]
   4c060:	sub	r6, r6, #1
   4c064:	add	r0, r0, r6, lsl #4
   4c068:	ldr	r1, [r0, #8]
   4c06c:	mov	r0, r8
   4c070:	bl	13ce4 <fputs@plt+0x2930>
   4c074:	ldr	r0, [r7, #4]
   4c078:	ldr	r5, [sp, #80]	; 0x50
   4c07c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4c080:	movw	r3, #59620	; 0xe8e4
   4c084:	movt	r3, #8
   4c088:	add	r0, r0, r6, lsl #4
   4c08c:	str	r9, [r0, #8]
   4c090:	ldr	r0, [r7, #8]
   4c094:	cmp	r0, #0
   4c098:	beq	50050 <fputs@plt+0x3ec9c>
   4c09c:	ldr	r1, [r0, #4]
   4c0a0:	ldrsh	r1, [r1]
   4c0a4:	cmp	r6, r1
   4c0a8:	bne	4c0c0 <fputs@plt+0x3ad0c>
   4c0ac:	ldr	r1, [r7, #4]
   4c0b0:	ldr	r2, [r0, #32]
   4c0b4:	add	r1, r1, r6, lsl #4
   4c0b8:	ldr	r1, [r1, #8]
   4c0bc:	str	r1, [r2]
   4c0c0:	ldr	r0, [r0, #20]
   4c0c4:	cmp	r0, #0
   4c0c8:	bne	4c09c <fputs@plt+0x3ace8>
   4c0cc:	b	50050 <fputs@plt+0x3ec9c>
   4c0d0:	ldr	r1, [r9, #16]
   4c0d4:	ldr	r2, [r5, #-12]
   4c0d8:	ldr	r0, [r9, #12]
   4c0dc:	bic	r1, r2, r1
   4c0e0:	orr	r0, r1, r0
   4c0e4:	b	4da00 <fputs@plt+0x3c64c>
   4c0e8:	mov	r0, #0
   4c0ec:	str	r0, [r5, #-12]
   4c0f0:	b	4c978 <fputs@plt+0x3b5c4>
   4c0f4:	mov	r0, #0
   4c0f8:	str	r0, [r5, #-28]	; 0xffffffe4
   4c0fc:	str	r0, [r5, #-24]	; 0xffffffe8
   4c100:	b	50050 <fputs@plt+0x3ec9c>
   4c104:	ldr	r0, [r9, #12]
   4c108:	mov	r1, #255	; 0xff
   4c10c:	b	4da18 <fputs@plt+0x3c664>
   4c110:	ldr	r0, [r9, #12]
   4c114:	mov	r1, #65280	; 0xff00
   4c118:	lsl	r0, r0, #8
   4c11c:	b	4da18 <fputs@plt+0x3c664>
   4c120:	mov	r0, #7
   4c124:	b	4da00 <fputs@plt+0x3c64c>
   4c128:	mov	r0, #8
   4c12c:	b	4da00 <fputs@plt+0x3c64c>
   4c130:	mov	r0, #9
   4c134:	b	4dcb4 <fputs@plt+0x3c900>
   4c138:	mov	r0, #6
   4c13c:	b	4dcb4 <fputs@plt+0x3c900>
   4c140:	mov	r0, #0
   4c144:	b	4d7fc <fputs@plt+0x3c448>
   4c148:	mov	r0, #0
   4c14c:	str	r0, [ip, #332]	; 0x14c
   4c150:	b	50050 <fputs@plt+0x3ec9c>
   4c154:	mov	r8, r3
   4c158:	ldr	r2, [r9, #12]
   4c15c:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4c160:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4c164:	mov	r6, #0
   4c168:	mov	r0, ip
   4c16c:	str	r6, [sp]
   4c170:	mov	r7, lr
   4c174:	bl	52114 <fputs@plt+0x40d60>
   4c178:	b	4dfe0 <fputs@plt+0x3cc2c>
   4c17c:	ldr	r6, [r9, #12]
   4c180:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c184:	mov	r2, #0
   4c188:	stm	sp, {r1, r6}
   4c18c:	str	r2, [sp, #8]
   4c190:	str	r2, [sp, #12]
   4c194:	str	r2, [sp, #16]
   4c198:	str	r2, [sp, #20]
   4c19c:	mov	r8, r3
   4c1a0:	mov	r0, ip
   4c1a4:	mov	r1, #0
   4c1a8:	mov	r2, #0
   4c1ac:	mov	r3, #0
   4c1b0:	mov	r7, lr
   4c1b4:	bl	52414 <fputs@plt+0x41060>
   4c1b8:	b	4dfe0 <fputs@plt+0x3cc2c>
   4c1bc:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c1c0:	mov	r0, ip
   4c1c4:	mov	r7, lr
   4c1c8:	mov	r8, r3
   4c1cc:	bl	53560 <fputs@plt+0x421ac>
   4c1d0:	b	4dfe0 <fputs@plt+0x3cc2c>
   4c1d4:	ldr	r0, [r5, #-12]
   4c1d8:	mov	sl, r9
   4c1dc:	mov	r9, r3
   4c1e0:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c1e4:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4c1e8:	sub	r2, r5, #44	; 0x2c
   4c1ec:	mov	r6, ip
   4c1f0:	mov	r8, lr
   4c1f4:	str	r0, [sp]
   4c1f8:	mov	r0, ip
   4c1fc:	bl	535ec <fputs@plt+0x42238>
   4c200:	ldr	r0, [r6, #488]	; 0x1e8
   4c204:	mov	r3, r9
   4c208:	mov	lr, r8
   4c20c:	cmp	r0, #0
   4c210:	beq	50050 <fputs@plt+0x3ec9c>
   4c214:	ldr	r0, [r0, #16]
   4c218:	cmp	r0, #0
   4c21c:	ldrne	r1, [sl, #12]
   4c220:	strbne	r1, [r0, #24]
   4c224:	b	50050 <fputs@plt+0x3ec9c>
   4c228:	mov	r0, #4
   4c22c:	b	4dcb4 <fputs@plt+0x3c900>
   4c230:	mov	r8, r3
   4c234:	ldr	r1, [r9, #12]
   4c238:	ldr	r3, [r5, #-12]
   4c23c:	mov	r0, ip
   4c240:	mov	r2, #0
   4c244:	b	4c2c8 <fputs@plt+0x3af14>
   4c248:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c24c:	str	lr, [fp, #-76]	; 0xffffffb4
   4c250:	ldr	r9, [r9, #12]
   4c254:	ldr	r3, [r5, #-108]	; 0xffffff94
   4c258:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4c25c:	mov	r2, ip
   4c260:	mov	r6, ip
   4c264:	str	r1, [sp, #72]	; 0x48
   4c268:	mov	r1, #0
   4c26c:	str	r5, [sp, #80]	; 0x50
   4c270:	str	r1, [fp, #-68]	; 0xffffffbc
   4c274:	ldr	sl, [r2], #444	; 0x1bc
   4c278:	ldrsh	r2, [r2]
   4c27c:	cmp	r2, #1
   4c280:	blt	4e2c8 <fputs@plt+0x3cf14>
   4c284:	movw	r1, #7989	; 0x1f35
   4c288:	mov	r0, r6
   4c28c:	movt	r1, #9
   4c290:	bl	1d2fc <fputs@plt+0xbf48>
   4c294:	mov	r0, sl
   4c298:	mov	r1, r9
   4c29c:	mov	r2, #1
   4c2a0:	bl	48128 <fputs@plt+0x36d74>
   4c2a4:	ldr	r1, [sp, #72]	; 0x48
   4c2a8:	mov	r0, sl
   4c2ac:	bl	480a8 <fputs@plt+0x36cf4>
   4c2b0:	b	4f518 <fputs@plt+0x3e164>
   4c2b4:	mov	r8, r3
   4c2b8:	ldr	r1, [r9, #12]
   4c2bc:	ldr	r3, [r5, #-12]
   4c2c0:	mov	r0, ip
   4c2c4:	mov	r2, #1
   4c2c8:	mov	r7, lr
   4c2cc:	bl	53a28 <fputs@plt+0x42674>
   4c2d0:	b	4dfe0 <fputs@plt+0x3cc2c>
   4c2d4:	movw	r0, #60272	; 0xeb70
   4c2d8:	sub	r2, fp, #64	; 0x40
   4c2dc:	mov	r6, ip
   4c2e0:	mov	sl, lr
   4c2e4:	mov	r7, r9
   4c2e8:	movt	r0, #8
   4c2ec:	mov	r1, r2
   4c2f0:	vld1.64	{d16-d17}, [r0]!
   4c2f4:	ldr	r0, [r0]
   4c2f8:	vst1.64	{d16-d17}, [r1]!
   4c2fc:	str	r0, [r1]
   4c300:	mov	r0, ip
   4c304:	ldr	r1, [r9, #12]
   4c308:	mov	r9, r3
   4c30c:	bl	540f0 <fputs@plt+0x42d3c>
   4c310:	ldr	r1, [r7, #12]
   4c314:	ldr	r0, [r6]
   4c318:	mov	r2, #1
   4c31c:	bl	48128 <fputs@plt+0x36d74>
   4c320:	mov	r3, r9
   4c324:	mov	lr, sl
   4c328:	b	50050 <fputs@plt+0x3ec9c>
   4c32c:	ldr	r7, [r9, #12]
   4c330:	mov	sl, lr
   4c334:	mov	r9, r5
   4c338:	mov	r6, r5
   4c33c:	cmp	r7, #0
   4c340:	beq	4e360 <fputs@plt+0x3cfac>
   4c344:	ldr	r0, [r6, #-12]!
   4c348:	mov	r1, r7
   4c34c:	str	r0, [r7, #64]	; 0x40
   4c350:	mov	r0, ip
   4c354:	bl	57580 <fputs@plt+0x461cc>
   4c358:	b	4e36c <fputs@plt+0x3cfb8>
   4c35c:	ldr	r7, [r9, #12]
   4c360:	ldr	r8, [r5, #-28]	; 0xffffffe4
   4c364:	cmp	r7, #0
   4c368:	beq	4e1e0 <fputs@plt+0x3ce2c>
   4c36c:	ldr	r0, [r7, #48]	; 0x30
   4c370:	cmp	r0, #0
   4c374:	beq	4c400 <fputs@plt+0x3b04c>
   4c378:	mov	r6, #0
   4c37c:	mov	r0, ip
   4c380:	mov	r1, r7
   4c384:	mov	sl, lr
   4c388:	mov	r9, ip
   4c38c:	str	r6, [fp, #-60]	; 0xffffffc4
   4c390:	bl	57580 <fputs@plt+0x461cc>
   4c394:	sub	r0, fp, #64	; 0x40
   4c398:	mov	r1, #0
   4c39c:	mov	r2, #0
   4c3a0:	mov	r3, #0
   4c3a4:	stm	sp, {r0, r7}
   4c3a8:	mov	r0, r9
   4c3ac:	str	r6, [sp, #8]
   4c3b0:	str	r6, [sp, #12]
   4c3b4:	bl	57608 <fputs@plt+0x46254>
   4c3b8:	mov	r2, r0
   4c3bc:	mov	r0, r9
   4c3c0:	mov	r1, #0
   4c3c4:	mov	r3, #0
   4c3c8:	str	r6, [sp]
   4c3cc:	str	r6, [sp, #4]
   4c3d0:	str	r6, [sp, #8]
   4c3d4:	str	r6, [sp, #12]
   4c3d8:	str	r6, [sp, #16]
   4c3dc:	str	r6, [sp, #20]
   4c3e0:	bl	576f0 <fputs@plt+0x4633c>
   4c3e4:	movw	r3, #59620	; 0xe8e4
   4c3e8:	mov	ip, r9
   4c3ec:	mov	lr, sl
   4c3f0:	cmp	r0, #0
   4c3f4:	movt	r3, #8
   4c3f8:	beq	4e1e0 <fputs@plt+0x3ce2c>
   4c3fc:	mov	r7, r0
   4c400:	ldr	r0, [r5, #-12]
   4c404:	str	r8, [r7, #48]	; 0x30
   4c408:	cmp	r8, #0
   4c40c:	strb	r0, [r7, #4]
   4c410:	ldrne	r0, [r8, #8]
   4c414:	bicne	r0, r0, #512	; 0x200
   4c418:	strne	r0, [r8, #8]
   4c41c:	ldr	r0, [r7, #8]
   4c420:	bic	r0, r0, #512	; 0x200
   4c424:	str	r0, [r7, #8]
   4c428:	ldr	r0, [r5, #-12]
   4c42c:	cmp	r0, #116	; 0x74
   4c430:	movne	r0, #1
   4c434:	strbne	r0, [ip, #22]
   4c438:	b	4e204 <fputs@plt+0x3ce50>
   4c43c:	mov	r0, #116	; 0x74
   4c440:	b	4da00 <fputs@plt+0x3c64c>
   4c444:	mov	r0, r9
   4c448:	mov	sl, lr
   4c44c:	mov	r2, ip
   4c450:	ldr	r9, [r9, #12]
   4c454:	ldr	r6, [r5, #-44]	; 0xffffffd4
   4c458:	ldr	r7, [r5, #-12]
   4c45c:	ldr	r8, [r5, #-108]	; 0xffffff94
   4c460:	ldr	ip, [r5, #-76]	; 0xffffffb4
   4c464:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c468:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4c46c:	ldr	lr, [r0, #16]
   4c470:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4c474:	str	r6, [sp]
   4c478:	stmib	sp, {r0, r7, r8, r9, lr}
   4c47c:	mov	r0, r2
   4c480:	mov	r2, ip
   4c484:	bl	576f0 <fputs@plt+0x4633c>
   4c488:	movw	r3, #59620	; 0xe8e4
   4c48c:	mov	lr, sl
   4c490:	str	r0, [r5, #-124]	; 0xffffff84
   4c494:	b	5004c <fputs@plt+0x3ec98>
   4c498:	ldr	r1, [r5, #-12]
   4c49c:	mov	r2, #256	; 0x100
   4c4a0:	mov	r6, #0
   4c4a4:	mov	r8, r3
   4c4a8:	mov	r0, ip
   4c4ac:	mov	r3, #0
   4c4b0:	mov	r7, lr
   4c4b4:	str	r2, [sp, #12]
   4c4b8:	mov	r2, #0
   4c4bc:	str	r6, [sp]
   4c4c0:	str	r6, [sp, #4]
   4c4c4:	str	r6, [sp, #8]
   4c4c8:	str	r6, [sp, #16]
   4c4cc:	str	r6, [sp, #20]
   4c4d0:	bl	576f0 <fputs@plt+0x4633c>
   4c4d4:	b	4c954 <fputs@plt+0x3b5a0>
   4c4d8:	ldr	r1, [r5, #-12]
   4c4dc:	ldr	r6, [r5, #-60]	; 0xffffffc4
   4c4e0:	mov	sl, r3
   4c4e4:	mov	r3, #0
   4c4e8:	mov	r2, #768	; 0x300
   4c4ec:	mov	r0, ip
   4c4f0:	mov	r9, lr
   4c4f4:	mov	r7, r5
   4c4f8:	str	r2, [sp, #12]
   4c4fc:	str	r3, [sp]
   4c500:	str	r3, [sp, #4]
   4c504:	str	r3, [sp, #8]
   4c508:	str	r3, [sp, #16]
   4c50c:	str	r3, [sp, #20]
   4c510:	mov	r2, #0
   4c514:	mov	r3, #0
   4c518:	bl	576f0 <fputs@plt+0x4633c>
   4c51c:	cmp	r6, #0
   4c520:	ldrne	r1, [r6, #8]
   4c524:	bicne	r1, r1, #512	; 0x200
   4c528:	strne	r1, [r6, #8]
   4c52c:	cmp	r0, #0
   4c530:	beq	4e378 <fputs@plt+0x3cfc4>
   4c534:	mov	r1, #116	; 0x74
   4c538:	str	r6, [r0, #48]	; 0x30
   4c53c:	strb	r1, [r0, #4]
   4c540:	b	4e37c <fputs@plt+0x3cfc8>
   4c544:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c548:	ldr	r2, [r5, #-12]
   4c54c:	mov	r0, ip
   4c550:	str	lr, [fp, #-76]	; 0xffffffb4
   4c554:	mov	r6, ip
   4c558:	mov	sl, r5
   4c55c:	bl	57890 <fputs@plt+0x464dc>
   4c560:	str	r0, [r5, #-28]	; 0xffffffe4
   4c564:	mov	r1, r0
   4c568:	ldr	r0, [r9, #16]
   4c56c:	cmp	r0, #0
   4c570:	beq	4e390 <fputs@plt+0x3cfdc>
   4c574:	add	r2, r9, #12
   4c578:	mov	r0, r6
   4c57c:	mov	r3, #1
   4c580:	mov	r7, r6
   4c584:	bl	57970 <fputs@plt+0x465bc>
   4c588:	ldr	r1, [sl, #-28]	; 0xffffffe4
   4c58c:	mov	r5, sl
   4c590:	b	4e394 <fputs@plt+0x3cfe0>
   4c594:	ldr	r0, [ip]
   4c598:	mov	r1, #0
   4c59c:	mov	r8, r3
   4c5a0:	sub	r2, fp, #64	; 0x40
   4c5a4:	mov	r3, #0
   4c5a8:	mov	r9, ip
   4c5ac:	mov	r7, lr
   4c5b0:	str	r1, [fp, #-60]	; 0xffffffc4
   4c5b4:	str	r1, [fp, #-64]	; 0xffffffc0
   4c5b8:	mov	r1, #158	; 0x9e
   4c5bc:	bl	6704c <fputs@plt+0x55c98>
   4c5c0:	ldr	r1, [r5, #-12]
   4c5c4:	mov	r2, r0
   4c5c8:	mov	r0, r9
   4c5cc:	bl	57890 <fputs@plt+0x464dc>
   4c5d0:	b	4c90c <fputs@plt+0x3b558>
   4c5d4:	add	r0, r9, #12
   4c5d8:	mov	r1, #158	; 0x9e
   4c5dc:	mov	r2, #0
   4c5e0:	mov	r3, #0
   4c5e4:	mov	r8, #0
   4c5e8:	mov	sl, ip
   4c5ec:	mov	r6, lr
   4c5f0:	str	r0, [sp]
   4c5f4:	mov	r0, ip
   4c5f8:	bl	52078 <fputs@plt+0x40cc4>
   4c5fc:	mov	r7, r0
   4c600:	sub	r0, r5, #28
   4c604:	mov	r1, #27
   4c608:	mov	r2, #0
   4c60c:	mov	r3, #0
   4c610:	str	r0, [sp]
   4c614:	mov	r0, sl
   4c618:	bl	52078 <fputs@plt+0x40cc4>
   4c61c:	mov	r2, r0
   4c620:	mov	r0, sl
   4c624:	mov	r1, #122	; 0x7a
   4c628:	mov	r3, r7
   4c62c:	str	r8, [sp]
   4c630:	bl	52078 <fputs@plt+0x40cc4>
   4c634:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4c638:	mov	r2, r0
   4c63c:	mov	r0, sl
   4c640:	bl	57890 <fputs@plt+0x464dc>
   4c644:	movw	r3, #59620	; 0xe8e4
   4c648:	mov	lr, r6
   4c64c:	str	r0, [r5, #-44]	; 0xffffffd4
   4c650:	b	5004c <fputs@plt+0x3ec98>
   4c654:	ldr	r0, [ip]
   4c658:	mov	r9, r3
   4c65c:	mov	r8, lr
   4c660:	cmp	r0, #0
   4c664:	beq	4e420 <fputs@plt+0x3d06c>
   4c668:	mov	r2, #80	; 0x50
   4c66c:	mov	r3, #0
   4c670:	bl	238bc <fputs@plt+0x12508>
   4c674:	b	4e42c <fputs@plt+0x3d078>
   4c678:	ldr	r0, [r9, #12]
   4c67c:	cmp	r0, #0
   4c680:	str	r0, [r5, #-12]
   4c684:	beq	50050 <fputs@plt+0x3ec9c>
   4c688:	ldr	r2, [r0]
   4c68c:	mov	r6, r3
   4c690:	cmp	r2, #2
   4c694:	blt	4c6c0 <fputs@plt+0x3b30c>
   4c698:	add	r1, r2, r2, lsl #3
   4c69c:	add	r2, r2, #1
   4c6a0:	add	r1, r0, r1, lsl #3
   4c6a4:	sub	r1, r1, #100	; 0x64
   4c6a8:	ldrb	r3, [r1]
   4c6ac:	sub	r2, r2, #1
   4c6b0:	cmp	r2, #2
   4c6b4:	strb	r3, [r1, #72]	; 0x48
   4c6b8:	sub	r1, r1, #72	; 0x48
   4c6bc:	bgt	4c6a8 <fputs@plt+0x3b2f4>
   4c6c0:	mov	r1, #0
   4c6c4:	mov	r3, r6
   4c6c8:	strb	r1, [r0, #44]	; 0x2c
   4c6cc:	b	50050 <fputs@plt+0x3ec9c>
   4c6d0:	ldr	r0, [r5, #-12]
   4c6d4:	cmp	r0, #0
   4c6d8:	beq	50050 <fputs@plt+0x3ec9c>
   4c6dc:	ldr	r1, [r0]
   4c6e0:	cmp	r1, #1
   4c6e4:	addge	r1, r1, r1, lsl #3
   4c6e8:	addge	r0, r0, r1, lsl #3
   4c6ec:	ldrge	r1, [r9, #12]
   4c6f0:	strbge	r1, [r0, #-28]	; 0xffffffe4
   4c6f4:	b	50050 <fputs@plt+0x3ec9c>
   4c6f8:	ldr	r0, [r9, #12]
   4c6fc:	ldr	r2, [r5, #-12]
   4c700:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c704:	mov	r8, r3
   4c708:	mov	r3, #0
   4c70c:	sub	r7, r5, #44	; 0x2c
   4c710:	mov	r6, ip
   4c714:	str	r3, [sp, #4]
   4c718:	sub	r3, r5, #60	; 0x3c
   4c71c:	str	r7, [sp]
   4c720:	mov	r7, lr
   4c724:	str	r2, [sp, #8]
   4c728:	str	r0, [sp, #12]
   4c72c:	sub	r2, r5, #76	; 0x4c
   4c730:	mov	r0, ip
   4c734:	bl	57608 <fputs@plt+0x46254>
   4c738:	mov	r1, r0
   4c73c:	str	r0, [r5, #-92]	; 0xffffffa4
   4c740:	sub	r2, r5, #28
   4c744:	mov	r0, r6
   4c748:	bl	57a60 <fputs@plt+0x466ac>
   4c74c:	b	4dfe0 <fputs@plt+0x3cc2c>
   4c750:	mov	r0, r9
   4c754:	ldr	r2, [r5, #-12]
   4c758:	ldr	r1, [r5, #-124]	; 0xffffff84
   4c75c:	mov	r3, #0
   4c760:	sub	r7, r5, #28
   4c764:	mov	r9, lr
   4c768:	mov	sl, ip
   4c76c:	mov	r6, r5
   4c770:	ldr	r0, [r0, #12]
   4c774:	str	r3, [sp, #4]
   4c778:	sub	r3, r5, #92	; 0x5c
   4c77c:	str	r7, [sp]
   4c780:	str	r2, [sp, #8]
   4c784:	sub	r2, r5, #108	; 0x6c
   4c788:	str	r0, [sp, #12]
   4c78c:	mov	r0, ip
   4c790:	bl	57608 <fputs@plt+0x46254>
   4c794:	str	r0, [r5, #-124]	; 0xffffff84
   4c798:	cmp	r0, #0
   4c79c:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4c7a0:	beq	4e450 <fputs@plt+0x3d09c>
   4c7a4:	ldr	r2, [r0]
   4c7a8:	add	r2, r2, r2, lsl #3
   4c7ac:	str	r1, [r0, r2, lsl #3]!
   4c7b0:	ldrb	r1, [r0, #-27]	; 0xffffffe5
   4c7b4:	orr	r1, r1, #4
   4c7b8:	strb	r1, [r0, #-27]	; 0xffffffe5
   4c7bc:	b	4e45c <fputs@plt+0x3d0a8>
   4c7c0:	mov	r8, r3
   4c7c4:	ldr	r6, [r9, #12]
   4c7c8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4c7cc:	ldr	r3, [r5, #-12]
   4c7d0:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c7d4:	sub	r7, r5, #28
   4c7d8:	mov	r0, ip
   4c7dc:	str	r7, [sp]
   4c7e0:	mov	r7, lr
   4c7e4:	stmib	sp, {r2, r3, r6}
   4c7e8:	mov	r2, #0
   4c7ec:	mov	r3, #0
   4c7f0:	bl	57608 <fputs@plt+0x46254>
   4c7f4:	mov	r3, r8
   4c7f8:	mov	lr, r7
   4c7fc:	str	r0, [r5, #-92]	; 0xffffffa4
   4c800:	b	50050 <fputs@plt+0x3ec9c>
   4c804:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c808:	cmp	r1, #0
   4c80c:	bne	4c834 <fputs@plt+0x3b480>
   4c810:	ldr	r0, [r5, #-24]	; 0xffffffe8
   4c814:	cmp	r0, #0
   4c818:	bne	4c834 <fputs@plt+0x3b480>
   4c81c:	ldr	r0, [r5, #-12]
   4c820:	cmp	r0, #0
   4c824:	bne	4c834 <fputs@plt+0x3b480>
   4c828:	ldr	r0, [r9, #12]
   4c82c:	cmp	r0, #0
   4c830:	beq	4f678 <fputs@plt+0x3e2c4>
   4c834:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4c838:	mov	sl, ip
   4c83c:	ldr	r7, [r3]
   4c840:	cmp	r7, #1
   4c844:	bne	4e214 <fputs@plt+0x3ce60>
   4c848:	ldr	r0, [r9, #12]
   4c84c:	ldr	r2, [r5, #-12]
   4c850:	mov	r6, #0
   4c854:	sub	r3, r5, #28
   4c858:	mov	r8, lr
   4c85c:	stm	sp, {r3, r6}
   4c860:	mov	r3, #0
   4c864:	str	r2, [sp, #8]
   4c868:	str	r0, [sp, #12]
   4c86c:	mov	r0, sl
   4c870:	mov	r2, #0
   4c874:	bl	57608 <fputs@plt+0x46254>
   4c878:	mov	r3, r5
   4c87c:	cmp	r0, #0
   4c880:	str	r0, [r5, #-92]	; 0xffffffa4
   4c884:	beq	4c8bc <fputs@plt+0x3b508>
   4c888:	ldr	r1, [r0]
   4c88c:	add	r1, r1, r1, lsl #3
   4c890:	add	r0, r0, r1, lsl #3
   4c894:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4c898:	ldr	r2, [r1, #16]
   4c89c:	str	r2, [r0, #-56]	; 0xffffffc8
   4c8a0:	ldr	r2, [r1, #12]
   4c8a4:	str	r2, [r0, #-60]	; 0xffffffc4
   4c8a8:	ldr	r2, [r1, #28]
   4c8ac:	str	r2, [r0, #-44]	; 0xffffffd4
   4c8b0:	str	r6, [r1, #12]
   4c8b4:	str	r6, [r1, #16]
   4c8b8:	str	r6, [r1, #28]
   4c8bc:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4c8c0:	ldr	r0, [sl]
   4c8c4:	bl	481e0 <fputs@plt+0x36e2c>
   4c8c8:	mov	lr, r8
   4c8cc:	b	50048 <fputs@plt+0x3ec94>
   4c8d0:	ldr	r0, [ip]
   4c8d4:	mov	r8, r3
   4c8d8:	add	r3, r9, #12
   4c8dc:	sub	r2, r5, #12
   4c8e0:	mov	r1, #0
   4c8e4:	mov	r7, lr
   4c8e8:	bl	57ae4 <fputs@plt+0x46730>
   4c8ec:	b	4c90c <fputs@plt+0x3b558>
   4c8f0:	mov	r8, r3
   4c8f4:	sub	r1, r5, #12
   4c8f8:	mov	r0, ip
   4c8fc:	mov	r2, #0
   4c900:	mov	r3, #0
   4c904:	mov	r7, lr
   4c908:	bl	57bc4 <fputs@plt+0x46810>
   4c90c:	mov	r3, r8
   4c910:	mov	lr, r7
   4c914:	b	4da00 <fputs@plt+0x3c64c>
   4c918:	mov	r8, r3
   4c91c:	sub	r1, r5, #28
   4c920:	sub	r2, r5, #12
   4c924:	mov	r0, ip
   4c928:	mov	r3, #0
   4c92c:	mov	r7, lr
   4c930:	bl	57bc4 <fputs@plt+0x46810>
   4c934:	b	4d7f4 <fputs@plt+0x3c440>
   4c938:	mov	r8, r3
   4c93c:	sub	r1, r5, #44	; 0x2c
   4c940:	sub	r2, r5, #28
   4c944:	sub	r3, r5, #12
   4c948:	mov	r0, ip
   4c94c:	mov	r7, lr
   4c950:	bl	57bc4 <fputs@plt+0x46810>
   4c954:	mov	r3, r8
   4c958:	mov	lr, r7
   4c95c:	b	4d6ec <fputs@plt+0x3c338>
   4c960:	ldr	r0, [r9, #12]
   4c964:	ldr	r1, [r9, #16]
   4c968:	b	4da18 <fputs@plt+0x3c664>
   4c96c:	mov	r1, #0
   4c970:	mov	r0, #1
   4c974:	str	r1, [r5, #-12]
   4c978:	str	r0, [r5, #-8]
   4c97c:	b	50050 <fputs@plt+0x3ec9c>
   4c980:	ldr	r0, [r5, #-12]
   4c984:	b	4d6ec <fputs@plt+0x3c338>
   4c988:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4c98c:	ldr	r2, [r5, #-12]
   4c990:	mov	r0, ip
   4c994:	mov	r8, lr
   4c998:	mov	r6, r3
   4c99c:	bl	57890 <fputs@plt+0x464dc>
   4c9a0:	mov	r3, r6
   4c9a4:	mov	lr, r8
   4c9a8:	cmp	r0, #0
   4c9ac:	str	r0, [r5, #-44]	; 0xffffffd4
   4c9b0:	bne	4c9e4 <fputs@plt+0x3b630>
   4c9b4:	b	50050 <fputs@plt+0x3ec9c>
   4c9b8:	ldr	r2, [r5, #-12]
   4c9bc:	mov	r0, ip
   4c9c0:	mov	r1, #0
   4c9c4:	mov	r8, lr
   4c9c8:	mov	r6, r3
   4c9cc:	bl	57890 <fputs@plt+0x464dc>
   4c9d0:	mov	r3, r6
   4c9d4:	mov	lr, r8
   4c9d8:	cmp	r0, #0
   4c9dc:	str	r0, [r5, #-12]
   4c9e0:	beq	50050 <fputs@plt+0x3ec9c>
   4c9e4:	ldr	r1, [r9, #12]
   4c9e8:	cmp	r1, #0
   4c9ec:	blt	50050 <fputs@plt+0x3ec9c>
   4c9f0:	ldr	r2, [r0]
   4c9f4:	ldr	r0, [r0, #4]
   4c9f8:	add	r2, r2, r2, lsl #2
   4c9fc:	add	r0, r0, r2, lsl #2
   4ca00:	strb	r1, [r0, #-8]
   4ca04:	b	50050 <fputs@plt+0x3ec9c>
   4ca08:	mvn	r0, #0
   4ca0c:	b	4b760 <fputs@plt+0x3a3ac>
   4ca10:	ldr	r1, [r9, #12]
   4ca14:	str	r1, [r5, #-12]
   4ca18:	mov	r1, #0
   4ca1c:	str	r1, [r4, r7, lsl #4]
   4ca20:	b	50050 <fputs@plt+0x3ec9c>
   4ca24:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4ca28:	ldr	r1, [r9, #12]
   4ca2c:	str	r0, [r5, #-44]	; 0xffffffd4
   4ca30:	str	r1, [r5, #-40]	; 0xffffffd8
   4ca34:	b	50050 <fputs@plt+0x3ec9c>
   4ca38:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4ca3c:	ldr	r1, [r9, #12]
   4ca40:	str	r1, [r5, #-44]	; 0xffffffd4
   4ca44:	str	r0, [r5, #-40]	; 0xffffffd8
   4ca48:	b	50050 <fputs@plt+0x3ec9c>
   4ca4c:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4ca50:	sub	r2, r5, #12
   4ca54:	mov	r7, r9
   4ca58:	mov	r9, r3
   4ca5c:	mov	r8, lr
   4ca60:	mov	r6, ip
   4ca64:	cmp	r0, #0
   4ca68:	ldrne	r1, [ip, #536]	; 0x218
   4ca6c:	strne	r1, [r0, #4]
   4ca70:	strne	r0, [ip, #536]	; 0x218
   4ca74:	strne	r0, [ip, #540]	; 0x21c
   4ca78:	mov	r0, ip
   4ca7c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4ca80:	bl	57a60 <fputs@plt+0x466ac>
   4ca84:	ldr	r2, [r7, #12]
   4ca88:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4ca8c:	mov	r0, r6
   4ca90:	bl	57d00 <fputs@plt+0x4694c>
   4ca94:	b	4ee6c <fputs@plt+0x3dab8>
   4ca98:	ldr	r0, [r5, #-108]	; 0xffffff94
   4ca9c:	sub	r2, r5, #44	; 0x2c
   4caa0:	mov	sl, lr
   4caa4:	mov	r6, ip
   4caa8:	cmp	r0, #0
   4caac:	ldrne	r1, [ip, #536]	; 0x218
   4cab0:	strne	r1, [r0, #4]
   4cab4:	strne	r0, [ip, #536]	; 0x218
   4cab8:	strne	r0, [ip, #540]	; 0x21c
   4cabc:	mov	r0, ip
   4cac0:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4cac4:	bl	57a60 <fputs@plt+0x466ac>
   4cac8:	ldr	r2, [r5, #-12]
   4cacc:	mov	r7, r5
   4cad0:	cmp	r2, #0
   4cad4:	beq	4e464 <fputs@plt+0x3d0b0>
   4cad8:	ldr	r1, [r6]
   4cadc:	ldr	r0, [r2]
   4cae0:	ldr	r1, [r1, #100]	; 0x64
   4cae4:	cmp	r0, r1
   4cae8:	ble	4e468 <fputs@plt+0x3d0b4>
   4caec:	movw	r1, #9184	; 0x23e0
   4caf0:	movw	r2, #4029	; 0xfbd
   4caf4:	mov	r0, r6
   4caf8:	movt	r1, #9
   4cafc:	movt	r2, #9
   4cb00:	bl	1d2fc <fputs@plt+0xbf48>
   4cb04:	ldr	r2, [r5, #-12]
   4cb08:	mov	r7, r5
   4cb0c:	b	4e468 <fputs@plt+0x3d0b4>
   4cb10:	ldr	r2, [r9, #12]
   4cb14:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4cb18:	mov	r0, ip
   4cb1c:	mov	r6, ip
   4cb20:	mov	r7, lr
   4cb24:	mov	r8, r3
   4cb28:	bl	57890 <fputs@plt+0x464dc>
   4cb2c:	mov	r1, r0
   4cb30:	str	r0, [r5, #-60]	; 0xffffffc4
   4cb34:	sub	r2, r5, #28
   4cb38:	mov	r0, r6
   4cb3c:	mov	r3, #1
   4cb40:	bl	57970 <fputs@plt+0x465bc>
   4cb44:	b	4dfe0 <fputs@plt+0x3cc2c>
   4cb48:	ldr	r2, [r9, #12]
   4cb4c:	mov	r0, ip
   4cb50:	mov	r1, #0
   4cb54:	mov	r6, ip
   4cb58:	mov	sl, lr
   4cb5c:	mov	r9, r3
   4cb60:	bl	57890 <fputs@plt+0x464dc>
   4cb64:	mov	r7, r0
   4cb68:	sub	r2, r5, #28
   4cb6c:	mov	r0, r6
   4cb70:	mov	r3, #1
   4cb74:	mov	r1, r7
   4cb78:	bl	57970 <fputs@plt+0x465bc>
   4cb7c:	mov	r3, r9
   4cb80:	mov	lr, sl
   4cb84:	b	4e204 <fputs@plt+0x3ce50>
   4cb88:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4cb8c:	mov	r6, r9
   4cb90:	mov	r9, r3
   4cb94:	mov	r8, lr
   4cb98:	cmp	r0, #0
   4cb9c:	ldrne	r1, [ip, #536]	; 0x218
   4cba0:	strne	r1, [r0, #4]
   4cba4:	strne	r0, [ip, #536]	; 0x218
   4cba8:	strne	r0, [ip, #540]	; 0x21c
   4cbac:	mov	r0, ip
   4cbb0:	ldr	r2, [r6, #12]
   4cbb4:	ldr	r6, [r5, #-60]	; 0xffffffc4
   4cbb8:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4cbbc:	ldr	r3, [r5, #-12]
   4cbc0:	str	r6, [sp]
   4cbc4:	bl	5a3b4 <fputs@plt+0x49000>
   4cbc8:	b	4ee6c <fputs@plt+0x3dab8>
   4cbcc:	ldr	r0, [r5, #-92]	; 0xffffffa4
   4cbd0:	mov	r8, r3
   4cbd4:	mov	r2, #0
   4cbd8:	mov	r7, lr
   4cbdc:	cmp	r0, #0
   4cbe0:	ldrne	r1, [ip, #536]	; 0x218
   4cbe4:	strne	r1, [r0, #4]
   4cbe8:	strne	r0, [ip, #536]	; 0x218
   4cbec:	strne	r0, [ip, #540]	; 0x21c
   4cbf0:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4cbf4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4cbf8:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4cbfc:	str	r0, [sp]
   4cc00:	mov	r0, ip
   4cc04:	bl	5a3b4 <fputs@plt+0x49000>
   4cc08:	mov	lr, r7
   4cc0c:	mov	r3, r8
   4cc10:	b	50050 <fputs@plt+0x3ec9c>
   4cc14:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4cc18:	ldr	r0, [ip]
   4cc1c:	add	r2, r9, #12
   4cc20:	mov	r7, lr
   4cc24:	mov	r8, r3
   4cc28:	bl	5ca5c <fputs@plt+0x4b6a8>
   4cc2c:	b	4d7f4 <fputs@plt+0x3c440>
   4cc30:	ldr	r0, [ip]
   4cc34:	add	r2, r9, #12
   4cc38:	mov	r1, #0
   4cc3c:	mov	r8, lr
   4cc40:	mov	r6, r3
   4cc44:	bl	5ca5c <fputs@plt+0x4b6a8>
   4cc48:	mov	r3, r6
   4cc4c:	mov	lr, r8
   4cc50:	b	4dcb4 <fputs@plt+0x3c900>
   4cc54:	mov	r6, r3
   4cc58:	ldr	r2, [r9, #12]
   4cc5c:	ldr	r3, [r9, #16]
   4cc60:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4cc64:	ldr	r1, [r5, #-12]
   4cc68:	add	r2, r2, r3
   4cc6c:	str	r1, [r5, #-28]	; 0xffffffe4
   4cc70:	str	r0, [r5, #-24]	; 0xffffffe8
   4cc74:	mov	r3, r6
   4cc78:	str	r2, [r5, #-20]	; 0xffffffec
   4cc7c:	b	50050 <fputs@plt+0x3ec9c>
   4cc80:	sub	r0, r5, #28
   4cc84:	mov	r1, #27
   4cc88:	mov	r2, #0
   4cc8c:	mov	r3, #0
   4cc90:	mov	r8, #0
   4cc94:	mov	r6, ip
   4cc98:	mov	sl, lr
   4cc9c:	str	r0, [sp]
   4cca0:	mov	r0, ip
   4cca4:	bl	52078 <fputs@plt+0x40cc4>
   4cca8:	mov	r7, r0
   4ccac:	add	r0, r9, #12
   4ccb0:	mov	r1, #27
   4ccb4:	mov	r2, #0
   4ccb8:	mov	r3, #0
   4ccbc:	str	r0, [sp]
   4ccc0:	mov	r0, r6
   4ccc4:	bl	52078 <fputs@plt+0x40cc4>
   4ccc8:	ldr	r1, [r9, #12]
   4cccc:	ldr	r2, [r9, #16]
   4ccd0:	mov	r3, r0
   4ccd4:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4ccd8:	add	r1, r1, r2
   4ccdc:	str	r0, [r5, #-24]	; 0xffffffe8
   4cce0:	mov	r0, r6
   4cce4:	mov	r2, r7
   4cce8:	str	r1, [r5, #-20]	; 0xffffffec
   4ccec:	mov	r1, #122	; 0x7a
   4ccf0:	str	r8, [sp]
   4ccf4:	bl	52078 <fputs@plt+0x40cc4>
   4ccf8:	movw	r3, #59620	; 0xe8e4
   4ccfc:	mov	lr, sl
   4cd00:	str	r0, [r5, #-28]	; 0xffffffe4
   4cd04:	b	5004c <fputs@plt+0x3ec98>
   4cd08:	sub	r0, r5, #60	; 0x3c
   4cd0c:	mov	r1, #27
   4cd10:	mov	r2, #0
   4cd14:	mov	r3, #0
   4cd18:	mov	r6, ip
   4cd1c:	mov	sl, lr
   4cd20:	str	r0, [sp]
   4cd24:	mov	r0, ip
   4cd28:	bl	52078 <fputs@plt+0x40cc4>
   4cd2c:	mov	r8, r0
   4cd30:	sub	r0, r5, #28
   4cd34:	mov	r1, #27
   4cd38:	mov	r2, #0
   4cd3c:	mov	r3, #0
   4cd40:	str	r0, [sp]
   4cd44:	mov	r0, r6
   4cd48:	bl	52078 <fputs@plt+0x40cc4>
   4cd4c:	mov	r7, r0
   4cd50:	add	r0, r9, #12
   4cd54:	mov	r1, #27
   4cd58:	mov	r2, #0
   4cd5c:	mov	r3, #0
   4cd60:	str	r0, [sp]
   4cd64:	mov	r0, r6
   4cd68:	bl	52078 <fputs@plt+0x40cc4>
   4cd6c:	mov	r3, r0
   4cd70:	mov	r0, #0
   4cd74:	mov	r1, #122	; 0x7a
   4cd78:	mov	r2, r7
   4cd7c:	str	r0, [sp]
   4cd80:	mov	r0, r6
   4cd84:	bl	52078 <fputs@plt+0x40cc4>
   4cd88:	mov	r3, r0
   4cd8c:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4cd90:	ldr	r1, [r9, #12]
   4cd94:	ldr	r2, [r9, #16]
   4cd98:	add	r1, r1, r2
   4cd9c:	str	r0, [r5, #-56]	; 0xffffffc8
   4cda0:	mov	r0, #0
   4cda4:	mov	r2, r8
   4cda8:	str	r1, [r5, #-52]	; 0xffffffcc
   4cdac:	str	r0, [sp]
   4cdb0:	mov	r0, r6
   4cdb4:	mov	r1, #122	; 0x7a
   4cdb8:	bl	52078 <fputs@plt+0x40cc4>
   4cdbc:	movw	r3, #59620	; 0xe8e4
   4cdc0:	movt	r3, #8
   4cdc4:	b	4d6a8 <fputs@plt+0x3c2f4>
   4cdc8:	mov	r7, r9
   4cdcc:	mov	sl, r9
   4cdd0:	ldr	r0, [r7, #12]!
   4cdd4:	ldr	r1, [r7, #4]
   4cdd8:	str	r0, [fp, #-40]	; 0xffffffd8
   4cddc:	cmp	r1, #2
   4cde0:	str	r1, [fp, #-36]	; 0xffffffdc
   4cde4:	bcc	4e120 <fputs@plt+0x3cd6c>
   4cde8:	ldrb	r2, [r0]
   4cdec:	cmp	r2, #35	; 0x23
   4cdf0:	bne	4e120 <fputs@plt+0x3cd6c>
   4cdf4:	ldrb	r2, [r0, #1]
   4cdf8:	mov	r6, ip
   4cdfc:	sub	r2, r2, #48	; 0x30
   4ce00:	cmp	r2, #9
   4ce04:	bhi	4e120 <fputs@plt+0x3cd6c>
   4ce08:	add	r1, r0, r1
   4ce0c:	str	r0, [sl, #16]
   4ce10:	mov	r6, lr
   4ce14:	mov	r9, r5
   4ce18:	str	r1, [sl, #20]
   4ce1c:	ldrb	r0, [ip, #18]
   4ce20:	cmp	r0, #0
   4ce24:	beq	4f180 <fputs@plt+0x3ddcc>
   4ce28:	sub	r0, fp, #40	; 0x28
   4ce2c:	mov	r1, #157	; 0x9d
   4ce30:	mov	r2, #0
   4ce34:	mov	r3, #0
   4ce38:	str	r0, [sp]
   4ce3c:	mov	r0, ip
   4ce40:	bl	52078 <fputs@plt+0x40cc4>
   4ce44:	movw	r3, #59620	; 0xe8e4
   4ce48:	cmp	r0, #0
   4ce4c:	mov	r5, r9
   4ce50:	mov	lr, r6
   4ce54:	str	r0, [r7]
   4ce58:	movt	r3, #8
   4ce5c:	beq	50050 <fputs@plt+0x3ec9c>
   4ce60:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4ce64:	add	r1, r0, #28
   4ce68:	add	r0, r2, #1
   4ce6c:	bl	475e4 <fputs@plt+0x36230>
   4ce70:	movw	r3, #59620	; 0xe8e4
   4ce74:	mov	lr, r6
   4ce78:	mov	r5, r9
   4ce7c:	b	5004c <fputs@plt+0x3ec98>
   4ce80:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4ce84:	mov	r6, r3
   4ce88:	add	r2, r9, #12
   4ce8c:	mov	r0, ip
   4ce90:	mov	r3, #1
   4ce94:	mov	r8, lr
   4ce98:	bl	5cb18 <fputs@plt+0x4b764>
   4ce9c:	mov	r3, r6
   4cea0:	mov	lr, r8
   4cea4:	b	4d160 <fputs@plt+0x3bdac>
   4cea8:	mov	r8, r3
   4ceac:	ldr	r1, [r9, #12]
   4ceb0:	ldr	r3, [r9, #16]
   4ceb4:	ldr	r6, [r5, #-76]	; 0xffffffb4
   4ceb8:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4cebc:	mov	r0, ip
   4cec0:	mov	r7, lr
   4cec4:	add	r1, r1, r3
   4cec8:	str	r6, [r5, #-72]	; 0xffffffb8
   4cecc:	mov	r3, #0
   4ced0:	str	r1, [r5, #-68]	; 0xffffffbc
   4ced4:	sub	r1, r5, #12
   4ced8:	str	r1, [sp]
   4cedc:	mov	r1, #38	; 0x26
   4cee0:	bl	52078 <fputs@plt+0x40cc4>
   4cee4:	b	4e0dc <fputs@plt+0x3cd28>
   4cee8:	ldr	r1, [r5, #-12]
   4ceec:	mov	r7, r9
   4cef0:	mov	r9, r3
   4cef4:	mov	r8, lr
   4cef8:	cmp	r1, #0
   4cefc:	beq	4e484 <fputs@plt+0x3d0d0>
   4cf00:	ldr	r2, [ip]
   4cf04:	ldr	r0, [r1]
   4cf08:	mov	r6, ip
   4cf0c:	ldr	r2, [r2, #116]	; 0x74
   4cf10:	cmp	r0, r2
   4cf14:	ble	4e48c <fputs@plt+0x3d0d8>
   4cf18:	movw	r1, #4062	; 0xfde
   4cf1c:	sub	r2, r5, #60	; 0x3c
   4cf20:	mov	r0, r6
   4cf24:	movt	r1, #9
   4cf28:	bl	1d2fc <fputs@plt+0xbf48>
   4cf2c:	ldr	r1, [r5, #-12]
   4cf30:	b	4e48c <fputs@plt+0x3d0d8>
   4cf34:	sub	r2, r5, #44	; 0x2c
   4cf38:	mov	r0, ip
   4cf3c:	mov	r1, #0
   4cf40:	mov	r8, lr
   4cf44:	mov	r6, r3
   4cf48:	bl	5cb5c <fputs@plt+0x4b7a8>
   4cf4c:	ldr	r1, [r9, #12]
   4cf50:	ldr	r2, [r9, #16]
   4cf54:	ldr	r3, [r5, #-44]	; 0xffffffd4
   4cf58:	str	r0, [r5, #-44]	; 0xffffffd4
   4cf5c:	mov	lr, r8
   4cf60:	add	r1, r1, r2
   4cf64:	str	r3, [r5, #-40]	; 0xffffffd8
   4cf68:	mov	r3, r6
   4cf6c:	str	r1, [r5, #-36]	; 0xffffffdc
   4cf70:	b	50050 <fputs@plt+0x3ec9c>
   4cf74:	add	r2, r9, #12
   4cf78:	mov	r0, ip
   4cf7c:	mov	r1, #0
   4cf80:	mov	r8, lr
   4cf84:	mov	r6, r3
   4cf88:	bl	5cb5c <fputs@plt+0x4b7a8>
   4cf8c:	ldr	r1, [r9, #12]
   4cf90:	ldr	r2, [r9, #16]
   4cf94:	b	4b924 <fputs@plt+0x3a570>
   4cf98:	mov	r0, #0
   4cf9c:	str	r0, [r9, #20]
   4cfa0:	b	50050 <fputs@plt+0x3ec9c>
   4cfa4:	ldr	r0, [r9, #12]
   4cfa8:	ldr	r1, [r9, #16]
   4cfac:	mov	r2, #1
   4cfb0:	stmdb	r5, {r0, r1, r2}
   4cfb4:	b	50050 <fputs@plt+0x3ec9c>
   4cfb8:	ldr	r2, [r9, #12]
   4cfbc:	mov	r0, ip
   4cfc0:	mov	r1, #0
   4cfc4:	mov	r8, r9
   4cfc8:	mov	sl, lr
   4cfcc:	mov	r6, ip
   4cfd0:	mov	r9, #0
   4cfd4:	mov	r7, r5
   4cfd8:	bl	57890 <fputs@plt+0x464dc>
   4cfdc:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4cfe0:	mov	r1, r0
   4cfe4:	mov	r0, r6
   4cfe8:	bl	57890 <fputs@plt+0x464dc>
   4cfec:	mov	r1, r0
   4cff0:	sub	r2, r5, #12
   4cff4:	mov	r0, r6
   4cff8:	bl	5cb5c <fputs@plt+0x4b7a8>
   4cffc:	str	r0, [r5, #-28]	; 0xffffffe4
   4d000:	mov	r2, r0
   4d004:	ldr	r0, [r5, #-4]
   4d008:	cmp	r0, #0
   4d00c:	beq	4d030 <fputs@plt+0x3bc7c>
   4d010:	mov	r0, r6
   4d014:	mov	r1, #19
   4d018:	mov	r3, #0
   4d01c:	str	r9, [sp]
   4d020:	bl	52078 <fputs@plt+0x40cc4>
   4d024:	mov	r5, r7
   4d028:	mov	r2, r0
   4d02c:	str	r0, [r7, #-28]	; 0xffffffe4
   4d030:	ldr	r0, [r8, #20]
   4d034:	cmp	r2, #0
   4d038:	mov	lr, sl
   4d03c:	str	r0, [r5, #-20]	; 0xffffffec
   4d040:	b	4d0dc <fputs@plt+0x3bd28>
   4d044:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d048:	mov	r0, ip
   4d04c:	mov	r1, #0
   4d050:	str	lr, [fp, #-76]	; 0xffffffb4
   4d054:	mov	r6, ip
   4d058:	mov	sl, #0
   4d05c:	mov	r7, r5
   4d060:	bl	57890 <fputs@plt+0x464dc>
   4d064:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4d068:	mov	r1, r0
   4d06c:	mov	r0, r6
   4d070:	bl	57890 <fputs@plt+0x464dc>
   4d074:	ldr	r2, [r9, #12]
   4d078:	mov	r1, r0
   4d07c:	mov	r0, r6
   4d080:	mov	r8, r9
   4d084:	bl	57890 <fputs@plt+0x464dc>
   4d088:	mov	r1, r0
   4d08c:	sub	r2, r5, #44	; 0x2c
   4d090:	mov	r0, r6
   4d094:	bl	5cb5c <fputs@plt+0x4b7a8>
   4d098:	str	r0, [r5, #-60]	; 0xffffffc4
   4d09c:	mov	r2, r0
   4d0a0:	ldr	r0, [r5, #-36]	; 0xffffffdc
   4d0a4:	cmp	r0, #0
   4d0a8:	beq	4d0cc <fputs@plt+0x3bd18>
   4d0ac:	mov	r0, r6
   4d0b0:	mov	r1, #19
   4d0b4:	mov	r3, #0
   4d0b8:	str	sl, [sp]
   4d0bc:	bl	52078 <fputs@plt+0x40cc4>
   4d0c0:	mov	r5, r7
   4d0c4:	mov	r2, r0
   4d0c8:	str	r0, [r7, #-60]	; 0xffffffc4
   4d0cc:	ldr	r0, [r8, #20]
   4d0d0:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4d0d4:	cmp	r2, #0
   4d0d8:	str	r0, [r5, #-52]	; 0xffffffcc
   4d0dc:	ldrne	r0, [r2, #4]
   4d0e0:	movw	r3, #59620	; 0xe8e4
   4d0e4:	movt	r3, #8
   4d0e8:	orrne	r0, r0, #128	; 0x80
   4d0ec:	strne	r0, [r2, #4]
   4d0f0:	b	50050 <fputs@plt+0x3ec9c>
   4d0f4:	ldrb	r1, [r9, #10]
   4d0f8:	ldr	r2, [r5, #-12]
   4d0fc:	mov	r6, #0
   4d100:	mov	r8, r3
   4d104:	mov	r0, ip
   4d108:	mov	r3, #0
   4d10c:	str	r6, [sp]
   4d110:	mov	r6, lr
   4d114:	bl	52078 <fputs@plt+0x40cc4>
   4d118:	str	r0, [r5, #-12]
   4d11c:	mov	r3, r8
   4d120:	mov	lr, r6
   4d124:	ldr	r0, [r9, #12]
   4d128:	ldr	r1, [r9, #16]
   4d12c:	add	r0, r0, r1
   4d130:	b	4d2e0 <fputs@plt+0x3bf2c>
   4d134:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d138:	mov	r1, #0
   4d13c:	mov	r8, r3
   4d140:	mov	r0, ip
   4d144:	mov	r3, #0
   4d148:	mov	r6, lr
   4d14c:	str	r1, [sp]
   4d150:	mov	r1, #77	; 0x4d
   4d154:	bl	52078 <fputs@plt+0x40cc4>
   4d158:	mov	r3, r8
   4d15c:	mov	lr, r6
   4d160:	str	r0, [r5, #-28]	; 0xffffffe4
   4d164:	ldr	r0, [r9, #12]
   4d168:	ldr	r1, [r9, #16]
   4d16c:	add	r0, r0, r1
   4d170:	str	r0, [r5, #-20]	; 0xffffffec
   4d174:	b	50050 <fputs@plt+0x3ec9c>
   4d178:	ldr	r3, [r9, #12]
   4d17c:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d180:	mov	r0, #0
   4d184:	mov	r1, #73	; 0x49
   4d188:	mov	r7, ip
   4d18c:	mov	r6, r5
   4d190:	mov	sl, lr
   4d194:	str	r0, [sp]
   4d198:	mov	r0, ip
   4d19c:	bl	52078 <fputs@plt+0x40cc4>
   4d1a0:	str	r0, [r5, #-28]	; 0xffffffe4
   4d1a4:	mov	r1, r7
   4d1a8:	mov	r7, r0
   4d1ac:	movw	r3, #59620	; 0xe8e4
   4d1b0:	mov	lr, sl
   4d1b4:	ldr	r0, [r9, #20]
   4d1b8:	movt	r3, #8
   4d1bc:	str	r0, [r5, #-20]	; 0xffffffec
   4d1c0:	ldr	r0, [r9, #12]
   4d1c4:	cmp	r0, #0
   4d1c8:	cmpne	r7, #0
   4d1cc:	beq	50050 <fputs@plt+0x3ec9c>
   4d1d0:	ldrb	r0, [r0]
   4d1d4:	cmp	r0, #101	; 0x65
   4d1d8:	bne	50050 <fputs@plt+0x3ec9c>
   4d1dc:	ldr	r0, [r1]
   4d1e0:	mov	r1, #76	; 0x4c
   4d1e4:	b	4d254 <fputs@plt+0x3bea0>
   4d1e8:	ldr	r3, [r9, #12]
   4d1ec:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4d1f0:	mov	r0, #0
   4d1f4:	mov	r1, #148	; 0x94
   4d1f8:	mov	r7, ip
   4d1fc:	mov	r6, r5
   4d200:	mov	sl, lr
   4d204:	str	r0, [sp]
   4d208:	mov	r0, ip
   4d20c:	bl	52078 <fputs@plt+0x40cc4>
   4d210:	str	r0, [r5, #-44]	; 0xffffffd4
   4d214:	mov	r1, r7
   4d218:	mov	r7, r0
   4d21c:	movw	r3, #59620	; 0xe8e4
   4d220:	mov	lr, sl
   4d224:	ldr	r0, [r9, #20]
   4d228:	movt	r3, #8
   4d22c:	str	r0, [r5, #-36]	; 0xffffffdc
   4d230:	ldr	r0, [r9, #12]
   4d234:	cmp	r0, #0
   4d238:	cmpne	r7, #0
   4d23c:	beq	50050 <fputs@plt+0x3ec9c>
   4d240:	ldrb	r0, [r0]
   4d244:	cmp	r0, #101	; 0x65
   4d248:	bne	50050 <fputs@plt+0x3ec9c>
   4d24c:	ldr	r0, [r1]
   4d250:	mov	r1, #77	; 0x4d
   4d254:	strb	r1, [r7]
   4d258:	ldr	r1, [r7, #16]
   4d25c:	bl	48008 <fputs@plt+0x36c54>
   4d260:	movw	r3, #59620	; 0xe8e4
   4d264:	mov	r0, #0
   4d268:	mov	lr, sl
   4d26c:	mov	r5, r6
   4d270:	movt	r3, #8
   4d274:	str	r0, [r7, #16]
   4d278:	b	50050 <fputs@plt+0x3ec9c>
   4d27c:	ldr	r1, [r5, #-12]
   4d280:	mov	r6, r4
   4d284:	mov	r0, ip
   4d288:	str	r1, [r6, r7, lsl #4]!
   4d28c:	mov	r1, #0
   4d290:	ldr	r2, [r6, #12]
   4d294:	str	r1, [sp]
   4d298:	mov	r1, #155	; 0x9b
   4d29c:	b	4d2c0 <fputs@plt+0x3bf0c>
   4d2a0:	ldr	r1, [r5, #-12]
   4d2a4:	mov	r6, r4
   4d2a8:	mov	r0, ip
   4d2ac:	str	r1, [r6, r7, lsl #4]!
   4d2b0:	mov	r1, #0
   4d2b4:	ldr	r2, [r6, #12]
   4d2b8:	str	r1, [sp]
   4d2bc:	mov	r1, #156	; 0x9c
   4d2c0:	mov	r9, r3
   4d2c4:	mov	r3, #0
   4d2c8:	mov	r8, lr
   4d2cc:	bl	52078 <fputs@plt+0x40cc4>
   4d2d0:	str	r0, [r5, #-12]
   4d2d4:	mov	r3, r9
   4d2d8:	mov	lr, r8
   4d2dc:	ldr	r0, [r6, #20]
   4d2e0:	str	r0, [r5, #-4]
   4d2e4:	b	50050 <fputs@plt+0x3ec9c>
   4d2e8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d2ec:	mov	r0, ip
   4d2f0:	mov	r1, #0
   4d2f4:	mov	r7, r9
   4d2f8:	str	lr, [fp, #-76]	; 0xffffffb4
   4d2fc:	mov	r6, ip
   4d300:	mov	r8, #0
   4d304:	mov	r9, r5
   4d308:	bl	57890 <fputs@plt+0x464dc>
   4d30c:	ldr	r2, [r7, #12]
   4d310:	mov	r1, r0
   4d314:	mov	r0, r6
   4d318:	str	r7, [sp, #72]	; 0x48
   4d31c:	bl	57890 <fputs@plt+0x464dc>
   4d320:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4d324:	mov	sl, r0
   4d328:	mov	r0, r6
   4d32c:	mov	r1, #74	; 0x4a
   4d330:	mov	r3, #0
   4d334:	str	r8, [sp]
   4d338:	bl	52078 <fputs@plt+0x40cc4>
   4d33c:	cmp	r0, #0
   4d340:	str	r0, [r5, #-60]	; 0xffffffc4
   4d344:	beq	4e4d4 <fputs@plt+0x3d120>
   4d348:	mov	r8, r6
   4d34c:	str	sl, [r0, #20]
   4d350:	b	4e4e8 <fputs@plt+0x3d134>
   4d354:	ldr	r0, [r5, #-12]
   4d358:	str	r9, [sp, #72]	; 0x48
   4d35c:	mov	r9, r3
   4d360:	mov	r8, lr
   4d364:	cmp	r0, #0
   4d368:	beq	4e524 <fputs@plt+0x3d170>
   4d36c:	ldr	r1, [r0]
   4d370:	str	ip, [sp, #76]	; 0x4c
   4d374:	cmp	r1, #1
   4d378:	bne	4e78c <fputs@plt+0x3d3d8>
   4d37c:	ldr	r0, [r0, #4]
   4d380:	mov	r1, #0
   4d384:	mov	sl, r5
   4d388:	ldr	r7, [r0]
   4d38c:	str	r1, [r0]
   4d390:	ldr	r1, [r5, #-12]
   4d394:	ldr	r0, [ip]
   4d398:	bl	480a8 <fputs@plt+0x36cf4>
   4d39c:	cmp	r7, #0
   4d3a0:	mov	r3, r7
   4d3a4:	mov	r5, sl
   4d3a8:	ldrne	r0, [r7, #4]
   4d3ac:	movne	r1, #2
   4d3b0:	bfine	r0, r1, #8, #2
   4d3b4:	mov	r1, #0
   4d3b8:	strne	r0, [r7, #4]
   4d3bc:	ldr	r0, [sl, #-44]	; 0xffffffd4
   4d3c0:	ldr	r2, [sl, #-60]	; 0xffffffc4
   4d3c4:	str	r1, [sp]
   4d3c8:	mov	r1, #78	; 0x4e
   4d3cc:	cmp	r0, #0
   4d3d0:	ldr	r0, [sp, #76]	; 0x4c
   4d3d4:	movweq	r1, #79	; 0x4f
   4d3d8:	bl	52078 <fputs@plt+0x40cc4>
   4d3dc:	b	4ee54 <fputs@plt+0x3daa0>
   4d3e0:	mov	r7, r9
   4d3e4:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4d3e8:	mov	r9, r3
   4d3ec:	mov	r3, #0
   4d3f0:	mov	r8, lr
   4d3f4:	mov	r6, ip
   4d3f8:	ldr	r1, [r7, #12]
   4d3fc:	ldr	r2, [r7, #16]
   4d400:	str	r0, [r5, #-24]	; 0xffffffe8
   4d404:	mov	r0, #0
   4d408:	add	r1, r1, r2
   4d40c:	mov	r2, #0
   4d410:	str	r1, [r5, #-20]	; 0xffffffec
   4d414:	str	r0, [sp]
   4d418:	mov	r0, ip
   4d41c:	mov	r1, #119	; 0x77
   4d420:	bl	52078 <fputs@plt+0x40cc4>
   4d424:	mov	r2, r5
   4d428:	cmp	r0, #0
   4d42c:	str	r0, [r5, #-28]	; 0xffffffe4
   4d430:	beq	4e1cc <fputs@plt+0x3ce18>
   4d434:	ldr	r1, [r2, #-12]
   4d438:	str	r1, [r0, #20]
   4d43c:	ldr	r0, [r2, #-28]	; 0xffffffe4
   4d440:	ldr	r1, [r0, #4]
   4d444:	orr	r1, r1, #2048	; 0x800
   4d448:	orr	r1, r1, #2097152	; 0x200000
   4d44c:	str	r1, [r0, #4]
   4d450:	ldr	r1, [r2, #-28]	; 0xffffffe4
   4d454:	b	4d664 <fputs@plt+0x3c2b0>
   4d458:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4d45c:	mov	r0, #0
   4d460:	str	lr, [fp, #-76]	; 0xffffffb4
   4d464:	mov	r1, #75	; 0x4b
   4d468:	mov	r3, #0
   4d46c:	mov	r6, ip
   4d470:	mov	r7, r5
   4d474:	str	r0, [sp]
   4d478:	mov	r0, ip
   4d47c:	bl	52078 <fputs@plt+0x40cc4>
   4d480:	mov	r3, r5
   4d484:	cmp	r0, #0
   4d488:	str	r0, [r5, #-60]	; 0xffffffc4
   4d48c:	beq	4e564 <fputs@plt+0x3d1b0>
   4d490:	ldr	r1, [r3, #-12]
   4d494:	mov	sl, r6
   4d498:	mov	r5, r3
   4d49c:	str	r1, [r0, #20]
   4d4a0:	ldr	r0, [r3, #-60]	; 0xffffffc4
   4d4a4:	ldr	r1, [r0, #4]
   4d4a8:	orr	r1, r1, #2048	; 0x800
   4d4ac:	orr	r1, r1, #2097152	; 0x200000
   4d4b0:	str	r1, [r0, #4]
   4d4b4:	mov	r0, r6
   4d4b8:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4d4bc:	bl	5cbb4 <fputs@plt+0x4b800>
   4d4c0:	b	4e57c <fputs@plt+0x3d1c8>
   4d4c4:	ldr	r0, [ip]
   4d4c8:	add	r8, r9, #12
   4d4cc:	sub	r2, r5, #12
   4d4d0:	mov	r1, #0
   4d4d4:	str	lr, [fp, #-76]	; 0xffffffb4
   4d4d8:	mov	sl, r9
   4d4dc:	mov	r6, ip
   4d4e0:	mov	r7, #0
   4d4e4:	mov	r3, r8
   4d4e8:	bl	57ae4 <fputs@plt+0x46730>
   4d4ec:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4d4f0:	mov	r9, r0
   4d4f4:	mov	r0, r6
   4d4f8:	mov	r1, #75	; 0x4b
   4d4fc:	mov	r3, #0
   4d500:	str	r7, [sp]
   4d504:	bl	52078 <fputs@plt+0x40cc4>
   4d508:	cmp	r0, #0
   4d50c:	str	r0, [r5, #-44]	; 0xffffffd4
   4d510:	beq	4e5c0 <fputs@plt+0x3d20c>
   4d514:	mov	r0, r6
   4d518:	mov	r1, #0
   4d51c:	mov	r2, r9
   4d520:	mov	r3, #0
   4d524:	str	r7, [sp]
   4d528:	str	r7, [sp, #4]
   4d52c:	str	r7, [sp, #8]
   4d530:	str	r7, [sp, #12]
   4d534:	str	r7, [sp, #16]
   4d538:	str	r7, [sp, #20]
   4d53c:	bl	576f0 <fputs@plt+0x4633c>
   4d540:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4d544:	mov	r7, r6
   4d548:	str	r0, [r1, #20]
   4d54c:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4d550:	ldr	r1, [r0, #4]
   4d554:	orr	r1, r1, #2048	; 0x800
   4d558:	orr	r1, r1, #2097152	; 0x200000
   4d55c:	str	r1, [r0, #4]
   4d560:	mov	r0, r6
   4d564:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4d568:	bl	5cbb4 <fputs@plt+0x4b800>
   4d56c:	b	4e5d0 <fputs@plt+0x3d21c>
   4d570:	mov	r7, r9
   4d574:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4d578:	mov	r9, r3
   4d57c:	mov	r3, #0
   4d580:	mov	r8, lr
   4d584:	mov	r6, ip
   4d588:	ldr	r1, [r7, #12]
   4d58c:	ldr	r2, [r7, #16]
   4d590:	str	r0, [r5, #-40]	; 0xffffffd8
   4d594:	mov	r0, #0
   4d598:	add	r1, r1, r2
   4d59c:	mov	r2, #0
   4d5a0:	str	r1, [r5, #-36]	; 0xffffffdc
   4d5a4:	str	r0, [sp]
   4d5a8:	mov	r0, ip
   4d5ac:	mov	r1, #20
   4d5b0:	bl	52078 <fputs@plt+0x40cc4>
   4d5b4:	mov	r2, r5
   4d5b8:	cmp	r0, #0
   4d5bc:	str	r0, [r5, #-44]	; 0xffffffd4
   4d5c0:	beq	4e1cc <fputs@plt+0x3ce18>
   4d5c4:	mov	r1, r0
   4d5c8:	ldr	r0, [r2, #-12]
   4d5cc:	str	r0, [r1, #20]
   4d5d0:	ldr	r0, [r1, #4]
   4d5d4:	orr	r0, r0, #2048	; 0x800
   4d5d8:	orr	r0, r0, #2097152	; 0x200000
   4d5dc:	str	r0, [r1, #4]
   4d5e0:	b	4d664 <fputs@plt+0x3c2b0>
   4d5e4:	mov	r7, r9
   4d5e8:	mov	r9, r3
   4d5ec:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4d5f0:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4d5f4:	mov	r8, lr
   4d5f8:	mov	r6, ip
   4d5fc:	ldr	r1, [r7, #12]
   4d600:	ldr	r3, [r7, #16]
   4d604:	str	r0, [r5, #-56]	; 0xffffffc8
   4d608:	mov	r0, #0
   4d60c:	add	r1, r1, r3
   4d610:	mov	r3, #0
   4d614:	str	r1, [r5, #-52]	; 0xffffffcc
   4d618:	str	r0, [sp]
   4d61c:	mov	r0, ip
   4d620:	mov	r1, #136	; 0x88
   4d624:	bl	52078 <fputs@plt+0x40cc4>
   4d628:	mov	r3, r5
   4d62c:	cmp	r0, #0
   4d630:	str	r0, [r5, #-60]	; 0xffffffc4
   4d634:	beq	4e62c <fputs@plt+0x3d278>
   4d638:	ldr	r2, [r3, #-12]
   4d63c:	ldr	r1, [r3, #-28]	; 0xffffffe4
   4d640:	cmp	r2, #0
   4d644:	beq	4d65c <fputs@plt+0x3c2a8>
   4d648:	mov	r0, r6
   4d64c:	bl	57890 <fputs@plt+0x464dc>
   4d650:	mov	r1, r0
   4d654:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4d658:	mov	r3, r5
   4d65c:	str	r1, [r0, #20]
   4d660:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4d664:	mov	r0, r6
   4d668:	bl	5cbb4 <fputs@plt+0x4b800>
   4d66c:	b	4ee6c <fputs@plt+0x3dab8>
   4d670:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4d674:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d678:	mov	r0, ip
   4d67c:	mov	r7, r9
   4d680:	mov	r6, ip
   4d684:	mov	sl, lr
   4d688:	mov	r9, r3
   4d68c:	bl	57890 <fputs@plt+0x464dc>
   4d690:	str	r0, [r5, #-60]	; 0xffffffc4
   4d694:	mov	r1, r0
   4d698:	mov	r0, r6
   4d69c:	ldr	r2, [r7, #12]
   4d6a0:	bl	57890 <fputs@plt+0x464dc>
   4d6a4:	mov	r3, r9
   4d6a8:	mov	lr, sl
   4d6ac:	b	4d7c8 <fputs@plt+0x3c414>
   4d6b0:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d6b4:	mov	r0, ip
   4d6b8:	mov	r1, #0
   4d6bc:	mov	r7, r9
   4d6c0:	mov	r6, ip
   4d6c4:	mov	sl, lr
   4d6c8:	mov	r9, r3
   4d6cc:	bl	57890 <fputs@plt+0x464dc>
   4d6d0:	str	r0, [r5, #-44]	; 0xffffffd4
   4d6d4:	mov	r1, r0
   4d6d8:	mov	r0, r6
   4d6dc:	ldr	r2, [r7, #12]
   4d6e0:	bl	57890 <fputs@plt+0x464dc>
   4d6e4:	mov	r3, r9
   4d6e8:	mov	lr, sl
   4d6ec:	str	r0, [r5, #-44]	; 0xffffffd4
   4d6f0:	b	50050 <fputs@plt+0x3ec9c>
   4d6f4:	ldr	r2, [r9, #12]
   4d6f8:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4d6fc:	mov	r0, ip
   4d700:	mov	r7, lr
   4d704:	mov	r8, r3
   4d708:	bl	57890 <fputs@plt+0x464dc>
   4d70c:	b	4d7f4 <fputs@plt+0x3c440>
   4d710:	ldr	r2, [r9, #12]
   4d714:	mov	r0, ip
   4d718:	mov	r1, #0
   4d71c:	mov	r6, lr
   4d720:	mov	r8, r3
   4d724:	bl	57890 <fputs@plt+0x464dc>
   4d728:	mov	r3, r8
   4d72c:	mov	lr, r6
   4d730:	b	4dcb4 <fputs@plt+0x3c900>
   4d734:	ldr	r0, [ip]
   4d738:	sub	r2, r5, #60	; 0x3c
   4d73c:	mov	r1, #0
   4d740:	mov	r3, #0
   4d744:	mov	r8, ip
   4d748:	mov	sl, lr
   4d74c:	bl	57ae4 <fputs@plt+0x46730>
   4d750:	mov	r3, r0
   4d754:	ldr	r0, [r9, #12]
   4d758:	ldr	r1, [r5, #-156]	; 0xffffff64
   4d75c:	ldr	r6, [r5, #-28]	; 0xffffffe4
   4d760:	ldr	r2, [r5, #-124]	; 0xffffff84
   4d764:	sub	r7, r5, #172	; 0xac
   4d768:	str	r6, [sp]
   4d76c:	stmib	sp, {r1, r7}
   4d770:	str	r0, [sp, #12]
   4d774:	mov	r0, #0
   4d778:	str	r2, [sp, #20]
   4d77c:	sub	r1, r5, #108	; 0x6c
   4d780:	sub	r2, r5, #92	; 0x5c
   4d784:	str	r0, [sp, #16]
   4d788:	mov	r0, r8
   4d78c:	bl	52414 <fputs@plt+0x41060>
   4d790:	movw	r3, #59620	; 0xe8e4
   4d794:	mov	lr, sl
   4d798:	b	5004c <fputs@plt+0x3ec98>
   4d79c:	ldr	r0, [r9, #12]
   4d7a0:	mov	r8, r3
   4d7a4:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4d7a8:	ldr	r3, [r5, #-12]
   4d7ac:	sub	r2, r5, #28
   4d7b0:	mov	r7, lr
   4d7b4:	str	r0, [sp]
   4d7b8:	mov	r0, ip
   4d7bc:	bl	5cc04 <fputs@plt+0x4b850>
   4d7c0:	mov	r3, r8
   4d7c4:	mov	lr, r7
   4d7c8:	str	r0, [r5, #-60]	; 0xffffffc4
   4d7cc:	b	50050 <fputs@plt+0x3ec9c>
   4d7d0:	ldr	r0, [r9, #12]
   4d7d4:	mov	r8, r3
   4d7d8:	ldr	r3, [r5, #-12]
   4d7dc:	sub	r2, r5, #28
   4d7e0:	mov	r1, #0
   4d7e4:	mov	r7, lr
   4d7e8:	str	r0, [sp]
   4d7ec:	mov	r0, ip
   4d7f0:	bl	5cc04 <fputs@plt+0x4b850>
   4d7f4:	mov	r3, r8
   4d7f8:	mov	lr, r7
   4d7fc:	str	r0, [r5, #-28]	; 0xffffffe4
   4d800:	b	50050 <fputs@plt+0x3ec9c>
   4d804:	ldr	r7, [ip]
   4d808:	ldr	r8, [r9, #12]
   4d80c:	str	lr, [fp, #-76]	; 0xffffffb4
   4d810:	ldrb	r0, [r7, #69]	; 0x45
   4d814:	cmp	r0, #0
   4d818:	bne	50038 <fputs@plt+0x3ec84>
   4d81c:	ldr	r6, [r5, #-12]
   4d820:	mov	r0, ip
   4d824:	str	ip, [sp, #76]	; 0x4c
   4d828:	bl	4a548 <fputs@plt+0x39194>
   4d82c:	cmp	r0, #0
   4d830:	bne	50038 <fputs@plt+0x3ec84>
   4d834:	ldr	r2, [r8, #12]
   4d838:	ldr	r1, [r8, #16]
   4d83c:	mov	r0, r7
   4d840:	bl	47530 <fputs@plt+0x3617c>
   4d844:	cmp	r0, #0
   4d848:	beq	4f108 <fputs@plt+0x3dd54>
   4d84c:	mov	r9, r0
   4d850:	ldrb	r0, [r0, #55]	; 0x37
   4d854:	tst	r0, #3
   4d858:	beq	4f37c <fputs@plt+0x3dfc8>
   4d85c:	ldr	r0, [sp, #76]	; 0x4c
   4d860:	movw	r1, #9468	; 0x24fc
   4d864:	mov	r2, #0
   4d868:	movt	r1, #9
   4d86c:	bl	1d2fc <fputs@plt+0xbf48>
   4d870:	b	50038 <fputs@plt+0x3ec84>
   4d874:	mov	r0, #0
   4d878:	mov	r8, r3
   4d87c:	add	r2, r9, #12
   4d880:	sub	r1, r5, #12
   4d884:	mov	r3, #0
   4d888:	b	4d8b0 <fputs@plt+0x3c4fc>
   4d88c:	mov	r0, #0
   4d890:	b	4d8a0 <fputs@plt+0x3c4ec>
   4d894:	mov	r0, #0
   4d898:	b	4d8bc <fputs@plt+0x3c508>
   4d89c:	mov	r0, #1
   4d8a0:	mov	r8, r3
   4d8a4:	add	r3, r9, #12
   4d8a8:	sub	r1, r5, #44	; 0x2c
   4d8ac:	sub	r2, r5, #28
   4d8b0:	str	r0, [sp]
   4d8b4:	b	4d8d0 <fputs@plt+0x3c51c>
   4d8b8:	mov	r0, #1
   4d8bc:	mov	r8, r3
   4d8c0:	str	r0, [sp]
   4d8c4:	sub	r1, r5, #60	; 0x3c
   4d8c8:	sub	r2, r5, #44	; 0x2c
   4d8cc:	sub	r3, r5, #12
   4d8d0:	mov	r0, ip
   4d8d4:	mov	r7, lr
   4d8d8:	bl	5cc78 <fputs@plt+0x4b8c4>
   4d8dc:	b	4dfe0 <fputs@plt+0x3cc2c>
   4d8e0:	ldr	r2, [r9, #12]
   4d8e4:	ldr	r3, [r9, #16]
   4d8e8:	ldr	r9, [ip, #492]	; 0x1ec
   4d8ec:	ldr	r8, [ip]
   4d8f0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4d8f4:	ldr	r7, [r5, #-12]
   4d8f8:	mov	r0, #0
   4d8fc:	str	lr, [fp, #-76]	; 0xffffffb4
   4d900:	str	r0, [ip, #492]	; 0x1ec
   4d904:	cmp	r9, #0
   4d908:	beq	4e20c <fputs@plt+0x3ce58>
   4d90c:	ldr	r0, [ip, #68]	; 0x44
   4d910:	cmp	r0, #0
   4d914:	bne	4e20c <fputs@plt+0x3ce58>
   4d918:	ldr	r6, [r9, #20]
   4d91c:	ldr	r0, [r9]
   4d920:	str	ip, [sp, #76]	; 0x4c
   4d924:	str	r1, [sp, #64]	; 0x40
   4d928:	str	r2, [sp, #60]	; 0x3c
   4d92c:	str	r3, [sp, #56]	; 0x38
   4d930:	cmp	r6, #0
   4d934:	beq	4e99c <fputs@plt+0x3d5e8>
   4d938:	ldr	r1, [r8, #20]
   4d93c:	cmp	r1, #1
   4d940:	blt	4ecdc <fputs@plt+0x3d928>
   4d944:	ldr	r2, [r8, #16]
   4d948:	mov	sl, #0
   4d94c:	add	r2, r2, #12
   4d950:	ldr	r3, [r2, sl, lsl #4]
   4d954:	cmp	r3, r6
   4d958:	beq	4ece0 <fputs@plt+0x3d92c>
   4d95c:	add	sl, sl, #1
   4d960:	cmp	sl, r1
   4d964:	blt	4d950 <fputs@plt+0x3c59c>
   4d968:	b	4ece0 <fputs@plt+0x3d92c>
   4d96c:	mov	r8, r5
   4d970:	ldr	r0, [r9, #12]
   4d974:	ldr	sl, [ip]
   4d978:	ldr	r6, [r8, #-156]!	; 0xffffff64
   4d97c:	str	r0, [sp, #72]	; 0x48
   4d980:	ldr	r0, [r8, #32]
   4d984:	ldr	r9, [r8, #128]	; 0x80
   4d988:	ldr	r3, [r8, #80]	; 0x50
   4d98c:	ldr	r7, [r8, #96]	; 0x60
   4d990:	add	r2, r8, #64	; 0x40
   4d994:	add	r1, r8, #48	; 0x30
   4d998:	cmp	r6, #0
   4d99c:	str	r0, [sp, #56]	; 0x38
   4d9a0:	ldr	r0, [r8, #100]	; 0x64
   4d9a4:	str	r0, [sp, #68]	; 0x44
   4d9a8:	str	r5, [sp, #80]	; 0x50
   4d9ac:	str	lr, [fp, #-76]	; 0xffffffb4
   4d9b0:	str	ip, [sp, #76]	; 0x4c
   4d9b4:	str	r2, [sp, #64]	; 0x40
   4d9b8:	str	r1, [sp, #60]	; 0x3c
   4d9bc:	beq	4e648 <fputs@plt+0x3d294>
   4d9c0:	ldr	r0, [r5, #-88]	; 0xffffffa8
   4d9c4:	cmp	r0, #0
   4d9c8:	beq	4e7dc <fputs@plt+0x3d428>
   4d9cc:	movw	r1, #11220	; 0x2bd4
   4d9d0:	mov	r0, ip
   4d9d4:	movt	r1, #9
   4d9d8:	bl	1d2fc <fputs@plt+0xbf48>
   4d9dc:	mov	r6, #0
   4d9e0:	mov	r7, r9
   4d9e4:	mov	r5, #0
   4d9e8:	b	4e8f4 <fputs@plt+0x3d540>
   4d9ec:	mov	r0, #35	; 0x23
   4d9f0:	b	4dcb4 <fputs@plt+0x3c900>
   4d9f4:	mov	r0, #31
   4d9f8:	b	4dcb4 <fputs@plt+0x3c900>
   4d9fc:	mov	r0, #49	; 0x31
   4da00:	str	r0, [r5, #-12]
   4da04:	b	50050 <fputs@plt+0x3ec9c>
   4da08:	mov	r0, #35	; 0x23
   4da0c:	b	4b760 <fputs@plt+0x3a3ac>
   4da10:	ldr	r1, [r9, #12]
   4da14:	mov	r0, #110	; 0x6e
   4da18:	str	r0, [r5, #-28]	; 0xffffffe4
   4da1c:	str	r1, [r5, #-24]	; 0xffffffe8
   4da20:	b	50050 <fputs@plt+0x3ec9c>
   4da24:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4da28:	ldr	r1, [r5, #-12]
   4da2c:	ldr	r0, [r0, #32]
   4da30:	str	r1, [r0, #28]
   4da34:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4da38:	ldr	r1, [r5, #-12]
   4da3c:	str	r1, [r0, #32]
   4da40:	b	50050 <fputs@plt+0x3ec9c>
   4da44:	ldr	r0, [r5, #-12]
   4da48:	str	r0, [r0, #32]
   4da4c:	b	50050 <fputs@plt+0x3ec9c>
   4da50:	ldr	r1, [r9, #16]
   4da54:	ldr	r0, [r9, #12]
   4da58:	str	r1, [r5, #-24]	; 0xffffffe8
   4da5c:	movw	r1, #4096	; 0x1000
   4da60:	str	r0, [r5, #-28]	; 0xffffffe4
   4da64:	movt	r1, #9
   4da68:	b	4da80 <fputs@plt+0x3c6cc>
   4da6c:	movw	r1, #4191	; 0x105f
   4da70:	movt	r1, #9
   4da74:	b	4da80 <fputs@plt+0x3c6cc>
   4da78:	movw	r1, #4275	; 0x10b3
   4da7c:	movt	r1, #9
   4da80:	mov	r0, ip
   4da84:	mov	r7, lr
   4da88:	mov	r8, r3
   4da8c:	bl	1d2fc <fputs@plt+0xbf48>
   4da90:	b	4dfe0 <fputs@plt+0x3cc2c>
   4da94:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4da98:	ldr	r6, [ip]
   4da9c:	ldr	r8, [r9, #12]
   4daa0:	ldr	r9, [r5, #-12]
   4daa4:	str	lr, [fp, #-76]	; 0xffffffb4
   4daa8:	sub	r2, r5, #60	; 0x3c
   4daac:	mov	r1, #110	; 0x6e
   4dab0:	mov	sl, r5
   4dab4:	str	r0, [sp, #72]	; 0x48
   4dab8:	mov	r0, r6
   4dabc:	bl	8137c <fputs@plt+0x6ffc8>
   4dac0:	mov	r7, r0
   4dac4:	cmp	r0, #0
   4dac8:	beq	4db00 <fputs@plt+0x3c74c>
   4dacc:	mov	r0, r6
   4dad0:	mov	r1, r9
   4dad4:	mov	r2, #1
   4dad8:	bl	65680 <fputs@plt+0x542cc>
   4dadc:	str	r0, [r7, #20]
   4dae0:	mov	r0, r6
   4dae4:	mov	r1, r8
   4dae8:	mov	r2, #1
   4daec:	mov	r3, #0
   4daf0:	bl	65170 <fputs@plt+0x53dbc>
   4daf4:	str	r0, [r7, #16]
   4daf8:	ldr	r0, [sp, #72]	; 0x48
   4dafc:	strb	r0, [r7, #1]
   4db00:	mov	r0, r6
   4db04:	mov	r1, r9
   4db08:	bl	480a8 <fputs@plt+0x36cf4>
   4db0c:	mov	r0, r6
   4db10:	mov	r1, r8
   4db14:	bl	48008 <fputs@plt+0x36c54>
   4db18:	mov	r5, sl
   4db1c:	str	r7, [sl, #-92]	; 0xffffffa4
   4db20:	b	50044 <fputs@plt+0x3ec90>
   4db24:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4db28:	ldr	r6, [ip]
   4db2c:	ldr	r8, [r9, #12]
   4db30:	ldr	r9, [r5, #-12]
   4db34:	str	lr, [fp, #-76]	; 0xffffffb4
   4db38:	sub	r2, r5, #28
   4db3c:	mov	r1, #108	; 0x6c
   4db40:	mov	sl, r5
   4db44:	str	r0, [sp, #72]	; 0x48
   4db48:	mov	r0, r6
   4db4c:	bl	8137c <fputs@plt+0x6ffc8>
   4db50:	mov	r7, r0
   4db54:	cmp	r0, #0
   4db58:	beq	4e680 <fputs@plt+0x3d2cc>
   4db5c:	mov	r0, r6
   4db60:	mov	r1, r8
   4db64:	mov	r2, #1
   4db68:	bl	65450 <fputs@plt+0x5409c>
   4db6c:	str	r0, [r7, #8]
   4db70:	ldr	r0, [sp, #72]	; 0x48
   4db74:	str	r9, [r7, #24]
   4db78:	strb	r0, [r7, #1]
   4db7c:	b	4e68c <fputs@plt+0x3d2d8>
   4db80:	ldr	r6, [ip]
   4db84:	ldr	r8, [r9, #12]
   4db88:	sub	r2, r5, #28
   4db8c:	mov	r1, #109	; 0x6d
   4db90:	str	lr, [fp, #-76]	; 0xffffffb4
   4db94:	mov	sl, r5
   4db98:	mov	r0, r6
   4db9c:	bl	8137c <fputs@plt+0x6ffc8>
   4dba0:	mov	r7, r0
   4dba4:	cmp	r0, #0
   4dba8:	beq	4dbcc <fputs@plt+0x3c818>
   4dbac:	mov	r0, r6
   4dbb0:	mov	r1, r8
   4dbb4:	mov	r2, #1
   4dbb8:	mov	r3, #0
   4dbbc:	bl	65170 <fputs@plt+0x53dbc>
   4dbc0:	str	r0, [r7, #16]
   4dbc4:	mov	r0, #10
   4dbc8:	strb	r0, [r7, #1]
   4dbcc:	mov	r0, r6
   4dbd0:	mov	r1, r8
   4dbd4:	bl	48008 <fputs@plt+0x36c54>
   4dbd8:	b	4e69c <fputs@plt+0x3d2e8>
   4dbdc:	ldr	r7, [ip]
   4dbe0:	ldr	r8, [r9, #12]!
   4dbe4:	mov	sl, lr
   4dbe8:	cmp	r7, #0
   4dbec:	beq	4e6a8 <fputs@plt+0x3d2f4>
   4dbf0:	mov	r0, r7
   4dbf4:	mov	r2, #36	; 0x24
   4dbf8:	mov	r3, #0
   4dbfc:	bl	238bc <fputs@plt+0x12508>
   4dc00:	b	4e6b4 <fputs@plt+0x3d300>
   4dc04:	ldr	r1, [r9, #12]
   4dc08:	ldr	r2, [r9, #16]
   4dc0c:	ldr	r6, [r5, #-44]	; 0xffffffd4
   4dc10:	mov	r8, r3
   4dc14:	mov	r0, ip
   4dc18:	mov	r3, #0
   4dc1c:	mov	r7, lr
   4dc20:	add	r1, r1, r2
   4dc24:	str	r6, [r5, #-40]	; 0xffffffd8
   4dc28:	mov	r2, #0
   4dc2c:	str	r1, [r5, #-36]	; 0xffffffdc
   4dc30:	mov	r1, #0
   4dc34:	str	r1, [sp]
   4dc38:	mov	r1, #57	; 0x39
   4dc3c:	bl	52078 <fputs@plt+0x40cc4>
   4dc40:	cmp	r0, #0
   4dc44:	mov	r3, r8
   4dc48:	mov	lr, r7
   4dc4c:	str	r0, [r5, #-44]	; 0xffffffd4
   4dc50:	movne	r1, #4
   4dc54:	b	4dca8 <fputs@plt+0x3c8f4>
   4dc58:	ldr	r1, [r9, #12]
   4dc5c:	ldr	r2, [r9, #16]
   4dc60:	ldr	r6, [r5, #-76]	; 0xffffffb4
   4dc64:	mov	r8, r3
   4dc68:	mov	r0, ip
   4dc6c:	mov	r3, #0
   4dc70:	mov	r7, lr
   4dc74:	add	r1, r1, r2
   4dc78:	str	r6, [r5, #-72]	; 0xffffffb8
   4dc7c:	mov	r2, #0
   4dc80:	str	r1, [r5, #-68]	; 0xffffffbc
   4dc84:	sub	r1, r5, #12
   4dc88:	str	r1, [sp]
   4dc8c:	mov	r1, #57	; 0x39
   4dc90:	bl	52078 <fputs@plt+0x40cc4>
   4dc94:	str	r0, [r5, #-76]	; 0xffffffb4
   4dc98:	cmp	r0, #0
   4dc9c:	mov	r3, r8
   4dca0:	mov	lr, r7
   4dca4:	ldrne	r1, [r5, #-44]	; 0xffffffd4
   4dca8:	strbne	r1, [r0, #1]
   4dcac:	b	50050 <fputs@plt+0x3ec9c>
   4dcb0:	mov	r0, #3
   4dcb4:	str	r0, [r9, #12]
   4dcb8:	b	50050 <fputs@plt+0x3ec9c>
   4dcbc:	ldr	r7, [ip]
   4dcc0:	ldr	r6, [r9, #12]
   4dcc4:	str	lr, [fp, #-76]	; 0xffffffb4
   4dcc8:	ldrb	r0, [r7, #69]	; 0x45
   4dccc:	cmp	r0, #0
   4dcd0:	bne	4f4ac <fputs@plt+0x3e0f8>
   4dcd4:	ldr	r8, [r5, #-12]
   4dcd8:	mov	r0, ip
   4dcdc:	str	ip, [sp, #76]	; 0x4c
   4dce0:	bl	4a548 <fputs@plt+0x39194>
   4dce4:	ldr	r2, [sp, #76]	; 0x4c
   4dce8:	cmp	r0, #0
   4dcec:	bne	4f4ac <fputs@plt+0x3e0f8>
   4dcf0:	ldr	r0, [r6, #12]
   4dcf4:	str	r8, [sp, #64]	; 0x40
   4dcf8:	str	r0, [sp, #72]	; 0x48
   4dcfc:	ldr	r0, [r7, #20]
   4dd00:	cmp	r0, #1
   4dd04:	blt	4ef04 <fputs@plt+0x3db50>
   4dd08:	ldr	r0, [r6, #16]
   4dd0c:	str	r6, [sp, #60]	; 0x3c
   4dd10:	mov	r8, #0
   4dd14:	mov	r6, #0
   4dd18:	str	r0, [sp, #68]	; 0x44
   4dd1c:	ldr	r0, [sp, #72]	; 0x48
   4dd20:	ldr	r9, [r7, #16]
   4dd24:	cmp	r6, #2
   4dd28:	mov	sl, r6
   4dd2c:	eorcc	sl, sl, #1
   4dd30:	cmp	r0, #0
   4dd34:	beq	4dd4c <fputs@plt+0x3c998>
   4dd38:	ldr	r0, [r9, sl, lsl #4]
   4dd3c:	ldr	r1, [sp, #72]	; 0x48
   4dd40:	bl	15fac <fputs@plt+0x4bf8>
   4dd44:	cmp	r0, #0
   4dd48:	bne	4dd80 <fputs@plt+0x3c9cc>
   4dd4c:	add	r0, r9, sl, lsl #4
   4dd50:	ldr	r1, [sp, #68]	; 0x44
   4dd54:	sub	r2, fp, #64	; 0x40
   4dd58:	ldr	r0, [r0, #12]
   4dd5c:	add	r0, r0, #40	; 0x28
   4dd60:	bl	47784 <fputs@plt+0x363d0>
   4dd64:	cmp	r0, #0
   4dd68:	beq	4dd7c <fputs@plt+0x3c9c8>
   4dd6c:	ldr	r8, [r0, #8]
   4dd70:	cmp	r8, #0
   4dd74:	beq	4dd80 <fputs@plt+0x3c9cc>
   4dd78:	b	4dd90 <fputs@plt+0x3c9dc>
   4dd7c:	mov	r8, #0
   4dd80:	ldr	r0, [r7, #20]
   4dd84:	add	r6, r6, #1
   4dd88:	cmp	r6, r0
   4dd8c:	blt	4dd1c <fputs@plt+0x3c968>
   4dd90:	ldr	r2, [sp, #76]	; 0x4c
   4dd94:	ldr	r6, [sp, #60]	; 0x3c
   4dd98:	cmp	r8, #0
   4dd9c:	beq	4ef04 <fputs@plt+0x3db50>
   4dda0:	mov	r0, r2
   4dda4:	mov	r1, r8
   4dda8:	bl	6c724 <fputs@plt+0x5b370>
   4ddac:	b	4f4ac <fputs@plt+0x3e0f8>
   4ddb0:	mov	r8, r3
   4ddb4:	ldr	r0, [r9, #12]
   4ddb8:	ldr	r3, [r5, #-44]	; 0xffffffd4
   4ddbc:	ldr	r1, [r5, #-12]
   4ddc0:	movw	r2, #61428	; 0xeff4
   4ddc4:	movt	r2, #8
   4ddc8:	str	r1, [sp, #4]
   4ddcc:	str	r0, [sp, #8]
   4ddd0:	str	r3, [sp]
   4ddd4:	mov	r0, ip
   4ddd8:	mov	r1, #24
   4dddc:	b	4de04 <fputs@plt+0x3ca50>
   4dde0:	mov	r8, r3
   4dde4:	ldr	r3, [r9, #12]
   4dde8:	movw	r2, #61520	; 0xf050
   4ddec:	mov	r0, #0
   4ddf0:	mov	r1, #25
   4ddf4:	str	r0, [sp]
   4ddf8:	movt	r2, #8
   4ddfc:	stmib	sp, {r0, r3}
   4de00:	mov	r0, ip
   4de04:	mov	r7, lr
   4de08:	bl	8193c <fputs@plt+0x70588>
   4de0c:	b	4dfe0 <fputs@plt+0x3cc2c>
   4de10:	mov	r0, ip
   4de14:	mov	r1, #0
   4de18:	mov	r2, #0
   4de1c:	b	4de2c <fputs@plt+0x3ca78>
   4de20:	add	r2, r9, #12
   4de24:	sub	r1, r5, #12
   4de28:	mov	r0, ip
   4de2c:	mov	r7, lr
   4de30:	mov	r8, r3
   4de34:	bl	60168 <fputs@plt+0x4edb4>
   4de38:	b	4dfe0 <fputs@plt+0x3cc2c>
   4de3c:	mov	r0, ip
   4de40:	mov	r1, #0
   4de44:	mov	r2, #0
   4de48:	b	4de58 <fputs@plt+0x3caa4>
   4de4c:	add	r2, r9, #12
   4de50:	sub	r1, r5, #12
   4de54:	mov	r0, ip
   4de58:	mov	r7, lr
   4de5c:	mov	r8, r3
   4de60:	bl	6030c <fputs@plt+0x4ef58>
   4de64:	b	4dfe0 <fputs@plt+0x3cc2c>
   4de68:	ldr	r7, [ip]
   4de6c:	str	lr, [fp, #-76]	; 0xffffffb4
   4de70:	str	r5, [sp, #80]	; 0x50
   4de74:	ldr	r8, [r5, #-44]	; 0xffffffd4
   4de78:	mov	r6, r9
   4de7c:	mov	r9, #0
   4de80:	ldr	r0, [r7, #24]
   4de84:	str	r0, [sp, #72]	; 0x48
   4de88:	ldrb	r0, [r7, #69]	; 0x45
   4de8c:	cmp	r0, #0
   4de90:	beq	4e6e8 <fputs@plt+0x3d334>
   4de94:	mov	r0, r7
   4de98:	mov	r1, r8
   4de9c:	bl	481e0 <fputs@plt+0x36e2c>
   4dea0:	mov	r0, r7
   4dea4:	mov	r1, r9
   4dea8:	bl	13ce4 <fputs@plt+0x2930>
   4deac:	ldr	r0, [sp, #72]	; 0x48
   4deb0:	ldr	r5, [sp, #80]	; 0x50
   4deb4:	str	r0, [r7, #24]
   4deb8:	b	50044 <fputs@plt+0x3ec90>
   4debc:	ldr	r0, [r5, #-12]
   4dec0:	ldr	r1, [ip, #508]	; 0x1fc
   4dec4:	ldr	r2, [ip, #512]	; 0x200
   4dec8:	sub	r0, r1, r0
   4decc:	add	r0, r0, r2
   4ded0:	str	r0, [r5, #-8]
   4ded4:	ldr	r0, [ip, #68]	; 0x44
   4ded8:	cmp	r0, #0
   4dedc:	bne	50050 <fputs@plt+0x3ec9c>
   4dee0:	ldr	r9, [ip]
   4dee4:	mov	r1, ip
   4dee8:	ldrb	r0, [r9, #69]	; 0x45
   4deec:	cmp	r0, #0
   4def0:	bne	50050 <fputs@plt+0x3ec9c>
   4def4:	ldr	r6, [r1, #488]	; 0x1e8
   4def8:	ldr	r2, [r1, #8]
   4defc:	mov	r8, ip
   4df00:	str	lr, [fp, #-76]	; 0xffffffb4
   4df04:	ldr	r0, [r6, #64]	; 0x40
   4df08:	str	r2, [sp, #60]	; 0x3c
   4df0c:	cmp	r0, #0
   4df10:	beq	4f124 <fputs@plt+0x3dd70>
   4df14:	ldr	r1, [r9, #20]
   4df18:	cmp	r1, #1
   4df1c:	blt	4f3bc <fputs@plt+0x3e008>
   4df20:	ldr	r2, [r9, #16]
   4df24:	mov	r7, #0
   4df28:	add	r2, r2, #12
   4df2c:	ldr	r3, [r2, r7, lsl #4]
   4df30:	cmp	r3, r0
   4df34:	beq	4f3c0 <fputs@plt+0x3e00c>
   4df38:	add	r7, r7, #1
   4df3c:	cmp	r7, r1
   4df40:	blt	4df2c <fputs@plt+0x3cb78>
   4df44:	b	4f3c0 <fputs@plt+0x3e00c>
   4df48:	ldrb	r0, [ip, #24]
   4df4c:	str	lr, [fp, #-76]	; 0xffffffb4
   4df50:	add	r0, r0, #1
   4df54:	strb	r0, [ip, #24]
   4df58:	ldr	r7, [ip]
   4df5c:	ldr	r0, [r7, #256]	; 0x100
   4df60:	add	r0, r0, #1
   4df64:	str	r0, [r7, #256]	; 0x100
   4df68:	ldrb	r0, [r7, #69]	; 0x45
   4df6c:	ldr	r8, [r9, #12]
   4df70:	cmp	r0, #0
   4df74:	bne	50038 <fputs@plt+0x3ec84>
   4df78:	str	ip, [sp, #76]	; 0x4c
   4df7c:	add	r2, r8, #8
   4df80:	mov	r1, #0
   4df84:	ldr	r0, [sp, #76]	; 0x4c
   4df88:	bl	6a834 <fputs@plt+0x59480>
   4df8c:	ldr	r2, [sp, #76]	; 0x4c
   4df90:	cmp	r0, #0
   4df94:	beq	50038 <fputs@plt+0x3ec84>
   4df98:	mov	r9, r0
   4df9c:	ldrb	r0, [r0, #42]	; 0x2a
   4dfa0:	tst	r0, #16
   4dfa4:	bne	4ee04 <fputs@plt+0x3da50>
   4dfa8:	ldr	r0, [r9, #12]
   4dfac:	cmp	r0, #0
   4dfb0:	beq	4f1a8 <fputs@plt+0x3ddf4>
   4dfb4:	movw	r1, #13279	; 0x33df
   4dfb8:	movt	r1, #9
   4dfbc:	b	4ee0c <fputs@plt+0x3da58>
   4dfc0:	mov	r0, ip
   4dfc4:	mov	r1, #0
   4dfc8:	b	4dfd4 <fputs@plt+0x3cc20>
   4dfcc:	add	r1, r9, #12
   4dfd0:	mov	r0, ip
   4dfd4:	mov	r7, lr
   4dfd8:	mov	r8, r3
   4dfdc:	bl	604b4 <fputs@plt+0x4f100>
   4dfe0:	mov	r3, r8
   4dfe4:	mov	lr, r7
   4dfe8:	b	50050 <fputs@plt+0x3ec9c>
   4dfec:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4dff0:	mov	r1, #1
   4dff4:	mov	r2, #0
   4dff8:	mov	r3, #0
   4dffc:	mov	r6, ip
   4e000:	mov	r8, r5
   4e004:	str	r2, [sp]
   4e008:	str	r1, [sp, #4]
   4e00c:	sub	r1, r5, #44	; 0x2c
   4e010:	sub	r2, r5, #28
   4e014:	str	r0, [sp, #8]
   4e018:	mov	r0, ip
   4e01c:	str	lr, [fp, #-76]	; 0xffffffb4
   4e020:	bl	50b24 <fputs@plt+0x3f770>
   4e024:	ldr	sl, [r6, #488]	; 0x1e8
   4e028:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4e02c:	movw	r3, #59620	; 0xe8e4
   4e030:	movt	r3, #8
   4e034:	cmp	sl, #0
   4e038:	beq	50050 <fputs@plt+0x3ec9c>
   4e03c:	ldr	r0, [sl, #64]	; 0x40
   4e040:	str	r9, [sp, #72]	; 0x48
   4e044:	add	r1, r9, #12
   4e048:	ldr	r9, [r6]
   4e04c:	mov	r2, r6
   4e050:	cmp	r0, #0
   4e054:	beq	4e968 <fputs@plt+0x3d5b4>
   4e058:	ldr	r5, [r9, #20]
   4e05c:	cmp	r5, #1
   4e060:	blt	4e9b4 <fputs@plt+0x3d600>
   4e064:	ldr	r2, [r9, #16]
   4e068:	mov	r7, #0
   4e06c:	add	r2, r2, #12
   4e070:	ldr	r3, [r2, r7, lsl #4]
   4e074:	cmp	r3, r0
   4e078:	beq	4e9b8 <fputs@plt+0x3d604>
   4e07c:	add	r7, r7, #1
   4e080:	cmp	r7, r5
   4e084:	blt	4e070 <fputs@plt+0x3ccbc>
   4e088:	b	4e9b8 <fputs@plt+0x3d604>
   4e08c:	mov	r0, ip
   4e090:	mov	r7, lr
   4e094:	mov	r8, r3
   4e098:	mov	r6, ip
   4e09c:	bl	838a8 <fputs@plt+0x724f4>
   4e0a0:	mov	r0, #0
   4e0a4:	mov	r3, r8
   4e0a8:	mov	lr, r7
   4e0ac:	str	r0, [r6, #516]	; 0x204
   4e0b0:	str	r0, [r6, #520]	; 0x208
   4e0b4:	b	50050 <fputs@plt+0x3ec9c>
   4e0b8:	ldr	r0, [r5, #-12]
   4e0bc:	mov	r8, r3
   4e0c0:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4e0c4:	sub	r2, r5, #76	; 0x4c
   4e0c8:	mov	r1, #0
   4e0cc:	mov	r7, lr
   4e0d0:	str	r0, [sp]
   4e0d4:	mov	r0, ip
   4e0d8:	bl	60724 <fputs@plt+0x4f370>
   4e0dc:	mov	r3, r8
   4e0e0:	mov	lr, r7
   4e0e4:	str	r0, [r5, #-76]	; 0xffffffb4
   4e0e8:	b	50050 <fputs@plt+0x3ec9c>
   4e0ec:	ldr	r0, [r5, #-12]
   4e0f0:	mov	r8, r3
   4e0f4:	ldr	r1, [r5, #-108]	; 0xffffff94
   4e0f8:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4e0fc:	sub	r2, r5, #76	; 0x4c
   4e100:	mov	r7, lr
   4e104:	str	r0, [sp]
   4e108:	mov	r0, ip
   4e10c:	bl	60724 <fputs@plt+0x4f370>
   4e110:	mov	r3, r8
   4e114:	mov	lr, r7
   4e118:	str	r0, [r5, #-108]	; 0xffffff94
   4e11c:	b	50050 <fputs@plt+0x3ec9c>
   4e120:	str	r1, [fp, #-60]	; 0xffffffc4
   4e124:	str	r0, [fp, #-64]	; 0xffffffc0
   4e128:	sub	r0, fp, #64	; 0x40
   4e12c:	mov	r1, #135	; 0x87
   4e130:	mov	r2, #0
   4e134:	mov	r3, #0
   4e138:	mov	r9, ip
   4e13c:	str	r0, [sp]
   4e140:	mov	r0, ip
   4e144:	str	r5, [sp, #80]	; 0x50
   4e148:	str	lr, [fp, #-76]	; 0xffffffb4
   4e14c:	bl	52078 <fputs@plt+0x40cc4>
   4e150:	str	r0, [r7]
   4e154:	mov	r8, r0
   4e158:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4e15c:	ldr	r5, [sp, #80]	; 0x50
   4e160:	movw	r3, #59620	; 0xe8e4
   4e164:	ldr	r0, [fp, #-64]	; 0xffffffc0
   4e168:	ldr	r1, [fp, #-60]	; 0xffffffc4
   4e16c:	movt	r3, #8
   4e170:	cmp	r8, #0
   4e174:	add	r1, r0, r1
   4e178:	str	r0, [sl, #16]
   4e17c:	str	r1, [sl, #20]
   4e180:	beq	50050 <fputs@plt+0x3ec9c>
   4e184:	ldr	r6, [r8, #8]
   4e188:	ldr	r0, [r9]
   4e18c:	mov	r2, r9
   4e190:	mov	sl, r6
   4e194:	str	r0, [sp, #68]	; 0x44
   4e198:	ldrb	r0, [sl, #1]!
   4e19c:	cmp	r0, #0
   4e1a0:	beq	4e974 <fputs@plt+0x3d5c0>
   4e1a4:	cmp	r6, #0
   4e1a8:	beq	4ea80 <fputs@plt+0x3d6cc>
   4e1ac:	mov	r0, r6
   4e1b0:	bl	111f8 <strlen@plt>
   4e1b4:	ldr	r5, [sp, #80]	; 0x50
   4e1b8:	movw	r3, #59620	; 0xe8e4
   4e1bc:	mov	r2, r9
   4e1c0:	bic	r1, r0, #-1073741824	; 0xc0000000
   4e1c4:	movt	r3, #8
   4e1c8:	b	4ea84 <fputs@plt+0x3d6d0>
   4e1cc:	ldr	r1, [r2, #-12]
   4e1d0:	ldr	r0, [r6]
   4e1d4:	mov	r2, #1
   4e1d8:	bl	48128 <fputs@plt+0x36d74>
   4e1dc:	b	4ee6c <fputs@plt+0x3dab8>
   4e1e0:	ldr	r0, [ip]
   4e1e4:	mov	r1, r8
   4e1e8:	mov	r2, #1
   4e1ec:	mov	r7, lr
   4e1f0:	mov	r6, r3
   4e1f4:	bl	48128 <fputs@plt+0x36d74>
   4e1f8:	mov	lr, r7
   4e1fc:	mov	r3, r6
   4e200:	mov	r7, #0
   4e204:	str	r7, [r5, #-28]	; 0xffffffe4
   4e208:	b	50050 <fputs@plt+0x3ec9c>
   4e20c:	mov	r6, r9
   4e210:	b	4ede8 <fputs@plt+0x3da34>
   4e214:	mov	r6, r9
   4e218:	mov	r9, lr
   4e21c:	mov	r0, #0
   4e220:	cmp	r3, #0
   4e224:	mov	r2, #0
   4e228:	beq	4e268 <fputs@plt+0x3ceb4>
   4e22c:	cmp	r7, #2
   4e230:	blt	4e25c <fputs@plt+0x3cea8>
   4e234:	add	r1, r7, r7, lsl #3
   4e238:	add	r2, r7, #1
   4e23c:	add	r1, r3, r1, lsl #3
   4e240:	sub	r1, r1, #100	; 0x64
   4e244:	ldrb	r7, [r1]
   4e248:	sub	r2, r2, #1
   4e24c:	cmp	r2, #2
   4e250:	strb	r7, [r1, #72]	; 0x48
   4e254:	sub	r1, r1, #72	; 0x48
   4e258:	bgt	4e244 <fputs@plt+0x3ce90>
   4e25c:	mov	r1, #0
   4e260:	strb	r1, [r3, #44]	; 0x2c
   4e264:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e268:	mov	r1, #1024	; 0x400
   4e26c:	str	r0, [sp]
   4e270:	str	r0, [sp, #4]
   4e274:	str	r0, [sp, #8]
   4e278:	str	r0, [sp, #16]
   4e27c:	str	r0, [sp, #20]
   4e280:	mov	r0, sl
   4e284:	mov	r3, #0
   4e288:	str	r1, [sp, #12]
   4e28c:	mov	r1, #0
   4e290:	bl	576f0 <fputs@plt+0x4633c>
   4e294:	ldr	r2, [r6, #12]
   4e298:	ldr	r3, [r5, #-12]
   4e29c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4e2a0:	sub	r7, r5, #28
   4e2a4:	str	r7, [sp]
   4e2a8:	stmib	sp, {r0, r3}
   4e2ac:	str	r2, [sp, #12]
   4e2b0:	mov	r0, sl
   4e2b4:	mov	r2, #0
   4e2b8:	mov	r3, #0
   4e2bc:	bl	57608 <fputs@plt+0x46254>
   4e2c0:	str	r0, [r5, #-92]	; 0xffffffa4
   4e2c4:	b	4e45c <fputs@plt+0x3d0a8>
   4e2c8:	mov	r2, #1
   4e2cc:	sub	r7, r5, #44	; 0x2c
   4e2d0:	sub	r8, r5, #60	; 0x3c
   4e2d4:	str	r1, [sp, #4]
   4e2d8:	str	r0, [sp, #8]
   4e2dc:	mov	r0, r6
   4e2e0:	str	r2, [sp]
   4e2e4:	mov	r1, r8
   4e2e8:	mov	r2, r7
   4e2ec:	bl	50b24 <fputs@plt+0x3f770>
   4e2f0:	ldr	r5, [r6, #488]	; 0x1e8
   4e2f4:	cmp	r5, #0
   4e2f8:	beq	4c294 <fputs@plt+0x3aee0>
   4e2fc:	ldr	r0, [r6, #68]	; 0x44
   4e300:	cmp	r0, #0
   4e304:	bne	4c294 <fputs@plt+0x3aee0>
   4e308:	sub	r3, fp, #68	; 0x44
   4e30c:	mov	r0, r6
   4e310:	mov	r1, r8
   4e314:	mov	r2, r7
   4e318:	str	r6, [sp, #76]	; 0x4c
   4e31c:	bl	66ae4 <fputs@plt+0x55730>
   4e320:	ldr	r1, [r5, #64]	; 0x40
   4e324:	cmp	r1, #0
   4e328:	beq	4f47c <fputs@plt+0x3e0c8>
   4e32c:	ldr	r2, [sl, #20]
   4e330:	cmp	r2, #1
   4e334:	blt	4f520 <fputs@plt+0x3e16c>
   4e338:	ldr	r0, [sl, #16]
   4e33c:	add	r3, r0, #12
   4e340:	mov	r0, #0
   4e344:	ldr	r7, [r3, r0, lsl #4]
   4e348:	cmp	r7, r1
   4e34c:	beq	4f524 <fputs@plt+0x3e170>
   4e350:	add	r0, r0, #1
   4e354:	cmp	r0, r2
   4e358:	blt	4e344 <fputs@plt+0x3cf90>
   4e35c:	b	4f524 <fputs@plt+0x3e170>
   4e360:	ldr	r1, [r6, #-12]!
   4e364:	ldr	r0, [ip]
   4e368:	bl	482b8 <fputs@plt+0x36f04>
   4e36c:	str	r7, [r6]
   4e370:	mov	r5, r9
   4e374:	b	4e76c <fputs@plt+0x3d3b8>
   4e378:	mov	r0, r6
   4e37c:	mov	r5, r7
   4e380:	mov	lr, r9
   4e384:	mov	r3, sl
   4e388:	str	r0, [r7, #-60]	; 0xffffffc4
   4e38c:	b	50050 <fputs@plt+0x3ec9c>
   4e390:	mov	r7, r6
   4e394:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4e398:	movw	r3, #59620	; 0xe8e4
   4e39c:	cmp	r1, #0
   4e3a0:	movt	r3, #8
   4e3a4:	beq	50050 <fputs@plt+0x3ec9c>
   4e3a8:	ldr	r7, [r7]
   4e3ac:	ldm	r1, {r0, r1}
   4e3b0:	add	r0, r0, r0, lsl #2
   4e3b4:	add	r9, r1, r0, lsl #2
   4e3b8:	mov	r0, r7
   4e3bc:	ldr	r1, [r9, #-12]!
   4e3c0:	bl	13ce4 <fputs@plt+0x2930>
   4e3c4:	ldr	r6, [sl, #-8]
   4e3c8:	mov	r5, #0
   4e3cc:	cmp	r6, #0
   4e3d0:	beq	4e414 <fputs@plt+0x3d060>
   4e3d4:	ldr	r0, [sl, #-4]
   4e3d8:	sub	r8, r0, r6
   4e3dc:	asr	r0, r8, #31
   4e3e0:	adds	r2, r8, #1
   4e3e4:	adc	r3, r0, #0
   4e3e8:	mov	r0, r7
   4e3ec:	bl	238bc <fputs@plt+0x12508>
   4e3f0:	cmp	r0, #0
   4e3f4:	beq	4e414 <fputs@plt+0x3d060>
   4e3f8:	mov	r1, r6
   4e3fc:	mov	r2, r8
   4e400:	mov	r7, r0
   4e404:	bl	1121c <memcpy@plt>
   4e408:	mov	r0, #0
   4e40c:	mov	r5, r7
   4e410:	strb	r0, [r7, r8]
   4e414:	str	r5, [r9]
   4e418:	mov	r5, sl
   4e41c:	b	50044 <fputs@plt+0x3ec90>
   4e420:	mov	r0, #80	; 0x50
   4e424:	mov	r1, #0
   4e428:	bl	142d0 <fputs@plt+0x2f1c>
   4e42c:	mov	r6, r0
   4e430:	cmp	r0, #0
   4e434:	beq	4e448 <fputs@plt+0x3d094>
   4e438:	mov	r0, r6
   4e43c:	mov	r1, #0
   4e440:	mov	r2, #80	; 0x50
   4e444:	bl	11174 <memset@plt>
   4e448:	str	r6, [r5, #20]
   4e44c:	b	4ee6c <fputs@plt+0x3dab8>
   4e450:	ldr	r0, [sl]
   4e454:	bl	480a8 <fputs@plt+0x36cf4>
   4e458:	mov	r5, r6
   4e45c:	mov	lr, r9
   4e460:	b	50048 <fputs@plt+0x3ec94>
   4e464:	mov	r2, #0
   4e468:	ldr	r0, [r7, #-76]	; 0xffffffb4
   4e46c:	ldr	r3, [r9, #12]
   4e470:	ldr	r1, [r7, #-60]	; 0xffffffc4
   4e474:	str	r0, [sp]
   4e478:	mov	r0, r6
   4e47c:	bl	58a0c <fputs@plt+0x47658>
   4e480:	b	4e76c <fputs@plt+0x3d3b8>
   4e484:	mov	r1, #0
   4e488:	mov	r6, ip
   4e48c:	sub	r2, r5, #60	; 0x3c
   4e490:	mov	r0, r6
   4e494:	bl	5cb5c <fputs@plt+0x4b7a8>
   4e498:	ldr	r1, [r7, #12]
   4e49c:	ldr	r2, [r7, #16]
   4e4a0:	cmp	r0, #0
   4e4a4:	add	r1, r1, r2
   4e4a8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e4ac:	beq	4e4c4 <fputs@plt+0x3d110>
   4e4b0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4e4b4:	cmp	r3, #1
   4e4b8:	ldreq	r3, [r0, #4]
   4e4bc:	orreq	r3, r3, #16
   4e4c0:	streq	r3, [r0, #4]
   4e4c4:	str	r0, [r5, #-60]	; 0xffffffc4
   4e4c8:	str	r2, [r5, #-56]	; 0xffffffc8
   4e4cc:	str	r1, [r5, #-52]	; 0xffffffcc
   4e4d0:	b	4ee6c <fputs@plt+0x3dab8>
   4e4d4:	ldr	r0, [r6]
   4e4d8:	mov	r1, sl
   4e4dc:	mov	r8, r6
   4e4e0:	bl	480a8 <fputs@plt+0x36cf4>
   4e4e4:	mov	r5, r9
   4e4e8:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e4ec:	cmp	r0, #0
   4e4f0:	beq	4e518 <fputs@plt+0x3d164>
   4e4f4:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e4f8:	mov	r0, #0
   4e4fc:	mov	r1, #19
   4e500:	mov	r3, #0
   4e504:	str	r0, [sp]
   4e508:	mov	r0, r8
   4e50c:	bl	52078 <fputs@plt+0x40cc4>
   4e510:	mov	r5, r9
   4e514:	str	r0, [r9, #-60]	; 0xffffffc4
   4e518:	ldr	r0, [sp, #72]	; 0x48
   4e51c:	ldr	r0, [r0, #20]
   4e520:	b	4e5b8 <fputs@plt+0x3d204>
   4e524:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4e528:	ldr	r0, [ip]
   4e52c:	mov	r7, ip
   4e530:	bl	48008 <fputs@plt+0x36c54>
   4e534:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e538:	movw	r1, #60292	; 0xeb84
   4e53c:	mov	r2, #0
   4e540:	mov	r3, #0
   4e544:	movt	r1, #8
   4e548:	add	r0, r1, r0, lsl #3
   4e54c:	mov	r1, #132	; 0x84
   4e550:	str	r0, [sp]
   4e554:	mov	r0, r7
   4e558:	bl	52078 <fputs@plt+0x40cc4>
   4e55c:	str	r0, [r5, #-60]	; 0xffffffc4
   4e560:	b	4ee58 <fputs@plt+0x3daa4>
   4e564:	ldr	r1, [r3, #-12]
   4e568:	ldr	r0, [r6]
   4e56c:	mov	r2, #1
   4e570:	mov	sl, r6
   4e574:	mov	r5, r3
   4e578:	bl	48128 <fputs@plt+0x36d74>
   4e57c:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e580:	cmp	r0, #0
   4e584:	beq	4e5ac <fputs@plt+0x3d1f8>
   4e588:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e58c:	mov	r0, #0
   4e590:	mov	r1, #19
   4e594:	mov	r3, #0
   4e598:	str	r0, [sp]
   4e59c:	mov	r0, sl
   4e5a0:	bl	52078 <fputs@plt+0x40cc4>
   4e5a4:	mov	r5, r7
   4e5a8:	str	r0, [r7, #-60]	; 0xffffffc4
   4e5ac:	ldr	r0, [r9, #12]
   4e5b0:	ldr	r1, [r9, #16]
   4e5b4:	add	r0, r0, r1
   4e5b8:	str	r0, [r5, #-52]	; 0xffffffcc
   4e5bc:	b	50044 <fputs@plt+0x3ec90>
   4e5c0:	ldr	r0, [r6]
   4e5c4:	mov	r1, r9
   4e5c8:	mov	r7, r6
   4e5cc:	bl	481e0 <fputs@plt+0x36e2c>
   4e5d0:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4e5d4:	cmp	r0, #0
   4e5d8:	beq	4e5fc <fputs@plt+0x3d248>
   4e5dc:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4e5e0:	mov	r0, #0
   4e5e4:	mov	r1, #19
   4e5e8:	mov	r3, #0
   4e5ec:	str	r0, [sp]
   4e5f0:	mov	r0, r7
   4e5f4:	bl	52078 <fputs@plt+0x40cc4>
   4e5f8:	str	r0, [r5, #-44]	; 0xffffffd4
   4e5fc:	ldr	r0, [r8]
   4e600:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4e604:	movw	r3, #59620	; 0xe8e4
   4e608:	movt	r3, #8
   4e60c:	cmp	r0, #0
   4e610:	subeq	r1, r5, #8
   4e614:	ldreq	r0, [r5, #-12]
   4e618:	addne	r1, sl, #16
   4e61c:	ldr	r1, [r1]
   4e620:	add	r0, r0, r1
   4e624:	str	r0, [r5, #-36]	; 0xffffffdc
   4e628:	b	50050 <fputs@plt+0x3ec9c>
   4e62c:	ldr	r1, [r3, #-28]	; 0xffffffe4
   4e630:	ldr	r0, [r6]
   4e634:	bl	480a8 <fputs@plt+0x36cf4>
   4e638:	ldr	r1, [r5, #-12]
   4e63c:	ldr	r0, [r6]
   4e640:	bl	48008 <fputs@plt+0x36c54>
   4e644:	b	4ee6c <fputs@plt+0x3dab8>
   4e648:	str	r6, [sp, #48]	; 0x30
   4e64c:	str	r7, [sp, #44]	; 0x2c
   4e650:	str	r3, [sp, #52]	; 0x34
   4e654:	sub	r3, fp, #68	; 0x44
   4e658:	mov	r0, ip
   4e65c:	bl	66ae4 <fputs@plt+0x55730>
   4e660:	mov	r6, #0
   4e664:	cmp	r9, #0
   4e668:	mov	r7, r9
   4e66c:	beq	4d9e4 <fputs@plt+0x3c630>
   4e670:	cmp	r0, #0
   4e674:	mov	r5, #0
   4e678:	bge	4e7fc <fputs@plt+0x3d448>
   4e67c:	b	4e8f4 <fputs@plt+0x3d540>
   4e680:	mov	r0, r6
   4e684:	mov	r1, r9
   4e688:	bl	4832c <fputs@plt+0x36f78>
   4e68c:	mov	r0, r6
   4e690:	mov	r1, r8
   4e694:	mov	r2, #1
   4e698:	bl	48128 <fputs@plt+0x36d74>
   4e69c:	mov	r5, sl
   4e6a0:	str	r7, [sl, #-60]	; 0xffffffc4
   4e6a4:	b	50044 <fputs@plt+0x3ec90>
   4e6a8:	mov	r0, #36	; 0x24
   4e6ac:	mov	r1, #0
   4e6b0:	bl	142d0 <fputs@plt+0x2f1c>
   4e6b4:	cmp	r0, #0
   4e6b8:	beq	4e754 <fputs@plt+0x3d3a0>
   4e6bc:	vmov.i32	q8, #0	; 0x00000000
   4e6c0:	add	r1, r0, #2
   4e6c4:	vst1.8	{d16-d17}, [r1]
   4e6c8:	mov	r1, #0
   4e6cc:	strh	r1, [r0, #34]	; 0x22
   4e6d0:	movw	r1, #2679	; 0xa77
   4e6d4:	strh	r1, [r0]
   4e6d8:	add	r1, r0, #18
   4e6dc:	vst1.8	{d16-d17}, [r1]
   4e6e0:	str	r8, [r0, #8]
   4e6e4:	b	4e768 <fputs@plt+0x3d3b4>
   4e6e8:	add	r2, r8, #8
   4e6ec:	mov	r0, ip
   4e6f0:	mov	r1, #0
   4e6f4:	mov	r9, #0
   4e6f8:	mov	r5, ip
   4e6fc:	bl	6a834 <fputs@plt+0x59480>
   4e700:	cmp	r0, #0
   4e704:	beq	4de94 <fputs@plt+0x3cae0>
   4e708:	str	r0, [sp, #68]	; 0x44
   4e70c:	ldr	r0, [r0, #64]	; 0x40
   4e710:	add	r1, r6, #12
   4e714:	cmp	r0, #0
   4e718:	beq	4eef8 <fputs@plt+0x3db44>
   4e71c:	ldr	r3, [r5]
   4e720:	ldr	r2, [r3, #20]
   4e724:	cmp	r2, #1
   4e728:	blt	4efe8 <fputs@plt+0x3dc34>
   4e72c:	ldr	r3, [r3, #16]
   4e730:	mov	sl, #0
   4e734:	add	r3, r3, #12
   4e738:	ldr	r6, [r3, sl, lsl #4]
   4e73c:	cmp	r6, r0
   4e740:	beq	4efec <fputs@plt+0x3dc38>
   4e744:	add	sl, sl, #1
   4e748:	cmp	sl, r2
   4e74c:	blt	4e738 <fputs@plt+0x3d384>
   4e750:	b	4efec <fputs@plt+0x3dc38>
   4e754:	mov	r0, r7
   4e758:	mov	r1, r8
   4e75c:	mov	r2, #1
   4e760:	bl	48128 <fputs@plt+0x36d74>
   4e764:	mov	r0, #0
   4e768:	str	r0, [r9]
   4e76c:	mov	lr, sl
   4e770:	b	50048 <fputs@plt+0x3ec94>
   4e774:	ldr	r2, [sl]
   4e778:	movw	r1, #6715	; 0x1a3b
   4e77c:	mov	r0, r6
   4e780:	movt	r1, #9
   4e784:	bl	1d2fc <fputs@plt+0xbf48>
   4e788:	b	4f518 <fputs@plt+0x3e164>
   4e78c:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e790:	mov	r0, #0
   4e794:	mov	r1, #75	; 0x4b
   4e798:	mov	r3, #0
   4e79c:	mov	r7, ip
   4e7a0:	mov	sl, r5
   4e7a4:	str	r0, [sp]
   4e7a8:	mov	r0, ip
   4e7ac:	bl	52078 <fputs@plt+0x40cc4>
   4e7b0:	mov	r2, r5
   4e7b4:	cmp	r0, #0
   4e7b8:	str	r0, [r5, #-60]	; 0xffffffc4
   4e7bc:	beq	4ee18 <fputs@plt+0x3da64>
   4e7c0:	ldr	r1, [r2, #-12]
   4e7c4:	mov	r5, r2
   4e7c8:	str	r1, [r0, #20]
   4e7cc:	mov	r0, r7
   4e7d0:	ldr	r1, [r2, #-60]	; 0xffffffc4
   4e7d4:	bl	5cbb4 <fputs@plt+0x4b800>
   4e7d8:	b	4ee28 <fputs@plt+0x3da74>
   4e7dc:	str	r6, [sp, #48]	; 0x30
   4e7e0:	str	r7, [sp, #44]	; 0x2c
   4e7e4:	mov	r0, #1
   4e7e8:	mov	r7, r9
   4e7ec:	cmp	r9, #0
   4e7f0:	str	r3, [sp, #52]	; 0x34
   4e7f4:	str	r1, [fp, #-68]	; 0xffffffbc
   4e7f8:	beq	4f9b8 <fputs@plt+0x3e604>
   4e7fc:	ldrb	r1, [sl, #69]	; 0x45
   4e800:	mov	r6, #0
   4e804:	mov	r5, #0
   4e808:	cmp	r1, #0
   4e80c:	bne	4e8f4 <fputs@plt+0x3d540>
   4e810:	cmp	r0, #1
   4e814:	mov	r9, r0
   4e818:	ldrbne	r0, [sl, #149]	; 0x95
   4e81c:	cmpne	r0, #0
   4e820:	beq	4e838 <fputs@plt+0x3d484>
   4e824:	ldr	r1, [r7, #12]
   4e828:	mov	r0, sl
   4e82c:	bl	13ce4 <fputs@plt+0x2930>
   4e830:	mov	r0, #0
   4e834:	str	r0, [r7, #12]
   4e838:	ldr	r0, [sp, #76]	; 0x4c
   4e83c:	mov	r1, r7
   4e840:	bl	6b76c <fputs@plt+0x5a3b8>
   4e844:	ldrb	r1, [sl, #149]	; 0x95
   4e848:	cmp	r1, #0
   4e84c:	bne	4e87c <fputs@plt+0x3d4c8>
   4e850:	cmp	r0, #0
   4e854:	beq	4e87c <fputs@plt+0x3d4c8>
   4e858:	ldr	r1, [sp, #80]	; 0x50
   4e85c:	ldr	r1, [r1, #-88]	; 0xffffffa8
   4e860:	cmp	r1, #0
   4e864:	bne	4e87c <fputs@plt+0x3d4c8>
   4e868:	ldr	r1, [sl, #16]
   4e86c:	ldr	r0, [r0, #64]	; 0x40
   4e870:	ldr	r1, [r1, #28]
   4e874:	cmp	r0, r1
   4e878:	movweq	r9, #1
   4e87c:	ldrb	r0, [sl, #69]	; 0x45
   4e880:	mov	r6, #0
   4e884:	mov	r5, #0
   4e888:	cmp	r0, #0
   4e88c:	bne	4e8f4 <fputs@plt+0x3d540>
   4e890:	ldr	r1, [sp, #76]	; 0x4c
   4e894:	ldr	r0, [r1]
   4e898:	str	r1, [fp, #-64]	; 0xffffffc0
   4e89c:	ldr	r0, [r0, #16]
   4e8a0:	ldr	r1, [r0, r9, lsl #4]!
   4e8a4:	str	r1, [fp, #-52]	; 0xffffffcc
   4e8a8:	movw	r1, #13875	; 0x3633
   4e8ac:	movt	r1, #9
   4e8b0:	ldr	r0, [r0, #12]
   4e8b4:	str	r1, [fp, #-48]	; 0xffffffd0
   4e8b8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   4e8bc:	str	r1, [sp, #40]	; 0x28
   4e8c0:	str	r1, [fp, #-44]	; 0xffffffd4
   4e8c4:	sub	r1, r9, #1
   4e8c8:	clz	r1, r1
   4e8cc:	lsr	r1, r1, #5
   4e8d0:	str	r1, [fp, #-56]	; 0xffffffc8
   4e8d4:	str	r0, [fp, #-60]	; 0xffffffc4
   4e8d8:	sub	r0, fp, #64	; 0x40
   4e8dc:	mov	r1, r7
   4e8e0:	bl	6b7d0 <fputs@plt+0x5a41c>
   4e8e4:	mov	r6, #0
   4e8e8:	cmp	r0, #0
   4e8ec:	mov	r5, #0
   4e8f0:	beq	4f6ac <fputs@plt+0x3e2f8>
   4e8f4:	mov	r0, sl
   4e8f8:	mov	r1, r6
   4e8fc:	bl	13ce4 <fputs@plt+0x2930>
   4e900:	mov	r0, sl
   4e904:	mov	r1, r7
   4e908:	bl	481e0 <fputs@plt+0x36e2c>
   4e90c:	ldr	r1, [sp, #68]	; 0x44
   4e910:	mov	r0, sl
   4e914:	bl	4832c <fputs@plt+0x36f78>
   4e918:	ldr	r1, [sp, #72]	; 0x48
   4e91c:	mov	r0, sl
   4e920:	bl	48008 <fputs@plt+0x36c54>
   4e924:	ldr	r0, [sp, #76]	; 0x4c
   4e928:	ldr	r0, [r0, #492]	; 0x1ec
   4e92c:	cmp	r0, #0
   4e930:	bne	4e940 <fputs@plt+0x3d58c>
   4e934:	mov	r0, sl
   4e938:	mov	r1, r5
   4e93c:	bl	13a2c <fputs@plt+0x2678>
   4e940:	ldr	r5, [sp, #80]	; 0x50
   4e944:	ldr	r1, [sp, #64]	; 0x40
   4e948:	ldr	r0, [r5, #-88]	; 0xffffffa8
   4e94c:	cmp	r0, #0
   4e950:	ldreq	r1, [sp, #60]	; 0x3c
   4e954:	ldr	r0, [r1]
   4e958:	ldr	r1, [r1, #4]
   4e95c:	str	r0, [r8]
   4e960:	str	r1, [r8, #4]
   4e964:	b	50044 <fputs@plt+0x3ec90>
   4e968:	movw	r7, #48576	; 0xbdc0
   4e96c:	movt	r7, #65520	; 0xfff0
   4e970:	b	4e9b8 <fputs@plt+0x3d604>
   4e974:	mov	r0, #444	; 0x1bc
   4e978:	mov	r1, r2
   4e97c:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   4e980:	add	r0, r0, #1
   4e984:	strh	r0, [r1]
   4e988:	strh	r0, [r8, #32]
   4e98c:	b	4ec9c <fputs@plt+0x3d8e8>
   4e990:	mov	r0, #96	; 0x60
   4e994:	str	r0, [r5, #-12]
   4e998:	b	4e76c <fputs@plt+0x3d3b8>
   4e99c:	movw	sl, #48576	; 0xbdc0
   4e9a0:	movt	sl, #65520	; 0xfff0
   4e9a4:	b	4ece0 <fputs@plt+0x3d92c>
   4e9a8:	mov	r0, r8
   4e9ac:	mov	r1, r9
   4e9b0:	b	4f514 <fputs@plt+0x3e160>
   4e9b4:	mov	r7, #0
   4e9b8:	mov	r0, #0
   4e9bc:	mov	r5, r1
   4e9c0:	str	r0, [sl, #48]	; 0x30
   4e9c4:	ldrb	r0, [sl, #42]	; 0x2a
   4e9c8:	orr	r0, r0, #16
   4e9cc:	strb	r0, [sl, #42]	; 0x2a
   4e9d0:	mov	r0, r9
   4e9d4:	bl	669ec <fputs@plt+0x55638>
   4e9d8:	mov	r2, r0
   4e9dc:	mov	r0, r9
   4e9e0:	mov	r1, sl
   4e9e4:	bl	4a590 <fputs@plt+0x391dc>
   4e9e8:	mov	r0, r9
   4e9ec:	mov	r1, sl
   4e9f0:	mov	r2, #0
   4e9f4:	bl	4a590 <fputs@plt+0x391dc>
   4e9f8:	ldr	r1, [sl]
   4e9fc:	mov	r0, r9
   4ea00:	bl	1b704 <fputs@plt+0xa350>
   4ea04:	mov	r2, r0
   4ea08:	mov	r0, r9
   4ea0c:	mov	r1, sl
   4ea10:	bl	4a590 <fputs@plt+0x391dc>
   4ea14:	ldr	r0, [sp, #72]	; 0x48
   4ea18:	ldr	r1, [r5]
   4ea1c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ea20:	movw	r3, #59620	; 0xe8e4
   4ea24:	mov	r5, r8
   4ea28:	movt	r3, #8
   4ea2c:	ldr	r0, [r0, #16]
   4ea30:	add	r0, r1, r0
   4ea34:	ldr	r1, [r6, #500]	; 0x1f4
   4ea38:	sub	r0, r0, r1
   4ea3c:	str	r0, [r6, #504]	; 0x1f8
   4ea40:	ldr	r0, [sl, #52]	; 0x34
   4ea44:	cmp	r0, #0
   4ea48:	beq	50050 <fputs@plt+0x3ec9c>
   4ea4c:	ldr	r1, [r6]
   4ea50:	ldr	r3, [r0]
   4ea54:	ldr	r2, [sl]
   4ea58:	mov	r0, r6
   4ea5c:	ldr	r1, [r1, #16]
   4ea60:	ldr	r1, [r1, r7, lsl #4]
   4ea64:	str	r1, [sp]
   4ea68:	mov	r1, #29
   4ea6c:	bl	66940 <fputs@plt+0x5558c>
   4ea70:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ea74:	movw	r3, #59620	; 0xe8e4
   4ea78:	mov	r5, r8
   4ea7c:	b	5004c <fputs@plt+0x3ec98>
   4ea80:	mov	r1, #0
   4ea84:	ldrb	r0, [r6]
   4ea88:	str	r6, [sp, #72]	; 0x48
   4ea8c:	str	r1, [sp, #64]	; 0x40
   4ea90:	cmp	r0, #63	; 0x3f
   4ea94:	bne	4eb2c <fputs@plt+0x3d778>
   4ea98:	sub	r2, r1, #1
   4ea9c:	sub	r1, fp, #64	; 0x40
   4eaa0:	mov	r0, sl
   4eaa4:	mov	r3, #1
   4eaa8:	bl	34b10 <fputs@plt+0x2375c>
   4eaac:	ldr	r7, [fp, #-64]	; 0xffffffc0
   4eab0:	ldr	r1, [sp, #68]	; 0x44
   4eab4:	ldr	r6, [fp, #-60]	; 0xffffffc4
   4eab8:	cmp	r0, #0
   4eabc:	strh	r7, [r8, #32]
   4eac0:	ldr	r2, [r1, #128]	; 0x80
   4eac4:	bne	4eae8 <fputs@plt+0x3d734>
   4eac8:	subs	r0, r7, #1
   4eacc:	sbcs	r0, r6, #0
   4ead0:	blt	4eae8 <fputs@plt+0x3d734>
   4ead4:	asr	r0, r2, #31
   4ead8:	subs	r1, r2, r7
   4eadc:	sbcs	r0, r0, r6
   4eae0:	mov	r0, r7
   4eae4:	bge	4eafc <fputs@plt+0x3d748>
   4eae8:	movw	r1, #9346	; 0x2482
   4eaec:	mov	r0, r9
   4eaf0:	movt	r1, #9
   4eaf4:	bl	1d2fc <fputs@plt+0xbf48>
   4eaf8:	mov	r0, #0
   4eafc:	mov	r2, #444	; 0x1bc
   4eb00:	mov	r1, r9
   4eb04:	ldr	r5, [sp, #80]	; 0x50
   4eb08:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4eb0c:	ldrsh	r2, [r1, r2]!	; <UNPREDICTABLE>
   4eb10:	subs	r3, r2, r7
   4eb14:	rscs	r2, r6, r2, asr #31
   4eb18:	movw	r3, #59620	; 0xe8e4
   4eb1c:	strhlt	r7, [r1]
   4eb20:	movt	r3, #8
   4eb24:	mov	r2, r9
   4eb28:	b	4eba0 <fputs@plt+0x3d7ec>
   4eb2c:	ldr	sl, [r2, #448]	; 0x1c0
   4eb30:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4eb34:	cmp	sl, #1
   4eb38:	blt	4eb88 <fputs@plt+0x3d7d4>
   4eb3c:	ldr	r7, [r2, #476]	; 0x1dc
   4eb40:	mov	r0, #0
   4eb44:	mov	r6, #0
   4eb48:	ldr	r0, [r7, r0, lsl #2]
   4eb4c:	cmp	r0, #0
   4eb50:	beq	4eb78 <fputs@plt+0x3d7c4>
   4eb54:	ldr	r1, [sp, #72]	; 0x48
   4eb58:	bl	11390 <strcmp@plt>
   4eb5c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4eb60:	ldr	r5, [sp, #80]	; 0x50
   4eb64:	movw	r3, #59620	; 0xe8e4
   4eb68:	mov	r2, r9
   4eb6c:	cmp	r0, #0
   4eb70:	movt	r3, #8
   4eb74:	beq	4f1fc <fputs@plt+0x3de48>
   4eb78:	add	r6, r6, #1
   4eb7c:	sxth	r0, r6
   4eb80:	cmp	sl, r0
   4eb84:	bgt	4eb48 <fputs@plt+0x3d794>
   4eb88:	mov	r0, #444	; 0x1bc
   4eb8c:	mov	r1, r2
   4eb90:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   4eb94:	add	r0, r0, #1
   4eb98:	strh	r0, [r1]
   4eb9c:	strh	r0, [r8, #32]
   4eba0:	sxth	r7, r0
   4eba4:	cmp	r7, #1
   4eba8:	blt	4ec9c <fputs@plt+0x3d8e8>
   4ebac:	ldr	r0, [r2, #448]	; 0x1c0
   4ebb0:	cmp	r0, r7
   4ebb4:	bge	4ec18 <fputs@plt+0x3d864>
   4ebb8:	ldr	r1, [r2, #476]	; 0x1dc
   4ebbc:	ldr	r0, [sp, #68]	; 0x44
   4ebc0:	lsl	r2, r7, #2
   4ebc4:	mov	r3, #0
   4ebc8:	bl	2387c <fputs@plt+0x124c8>
   4ebcc:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ebd0:	ldr	r5, [sp, #80]	; 0x50
   4ebd4:	movw	r3, #59620	; 0xe8e4
   4ebd8:	cmp	r0, #0
   4ebdc:	movt	r3, #8
   4ebe0:	beq	50050 <fputs@plt+0x3ec9c>
   4ebe4:	str	r0, [r9, #476]	; 0x1dc
   4ebe8:	ldr	r1, [r9, #448]	; 0x1c0
   4ebec:	add	r0, r0, r1, lsl #2
   4ebf0:	sub	r1, r7, r1
   4ebf4:	lsl	r2, r1, #2
   4ebf8:	mov	r1, #0
   4ebfc:	bl	11174 <memset@plt>
   4ec00:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ec04:	ldr	r5, [sp, #80]	; 0x50
   4ec08:	movw	r3, #59620	; 0xe8e4
   4ec0c:	mov	r2, r9
   4ec10:	str	r7, [r9, #448]	; 0x1c0
   4ec14:	movt	r3, #8
   4ec18:	ldr	r0, [r2, #476]	; 0x1dc
   4ec1c:	sub	r6, r7, #1
   4ec20:	ldr	r1, [r0, r6, lsl #2]
   4ec24:	ldr	r0, [sp, #72]	; 0x48
   4ec28:	ldrb	r0, [r0]
   4ec2c:	cmp	r0, #63	; 0x3f
   4ec30:	bne	4ec3c <fputs@plt+0x3d888>
   4ec34:	cmp	r1, #0
   4ec38:	bne	4ec9c <fputs@plt+0x3d8e8>
   4ec3c:	ldr	r5, [sp, #68]	; 0x44
   4ec40:	mov	r0, r5
   4ec44:	bl	13ce4 <fputs@plt+0x2930>
   4ec48:	ldr	sl, [sp, #64]	; 0x40
   4ec4c:	mov	r0, r5
   4ec50:	mov	r3, #0
   4ec54:	mov	r8, #0
   4ec58:	add	r2, sl, #1
   4ec5c:	bl	238bc <fputs@plt+0x12508>
   4ec60:	mov	r7, r0
   4ec64:	cmp	r0, #0
   4ec68:	beq	4ec80 <fputs@plt+0x3d8cc>
   4ec6c:	ldr	r1, [sp, #72]	; 0x48
   4ec70:	mov	r0, r7
   4ec74:	mov	r2, sl
   4ec78:	bl	1121c <memcpy@plt>
   4ec7c:	strb	r8, [r7, sl]
   4ec80:	ldr	r0, [r9, #476]	; 0x1dc
   4ec84:	ldr	r5, [sp, #80]	; 0x50
   4ec88:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ec8c:	movw	r3, #59620	; 0xe8e4
   4ec90:	mov	r2, r9
   4ec94:	movt	r3, #8
   4ec98:	str	r7, [r0, r6, lsl #2]
   4ec9c:	ldr	r0, [r2, #68]	; 0x44
   4eca0:	cmp	r0, #0
   4eca4:	bne	50050 <fputs@plt+0x3ec9c>
   4eca8:	ldr	r1, [sp, #68]	; 0x44
   4ecac:	mov	r0, #444	; 0x1bc
   4ecb0:	ldrsh	r0, [r2, r0]
   4ecb4:	ldr	r1, [r1, #128]	; 0x80
   4ecb8:	cmp	r1, r0
   4ecbc:	bge	50050 <fputs@plt+0x3ec9c>
   4ecc0:	movw	r1, #9389	; 0x24ad
   4ecc4:	mov	r0, r2
   4ecc8:	movt	r1, #9
   4eccc:	bl	1d2fc <fputs@plt+0xbf48>
   4ecd0:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4ecd4:	ldr	r5, [sp, #80]	; 0x50
   4ecd8:	b	50048 <fputs@plt+0x3ec94>
   4ecdc:	mov	sl, #0
   4ece0:	cmp	r7, #0
   4ece4:	str	r7, [r9, #28]
   4ece8:	beq	4ed00 <fputs@plt+0x3d94c>
   4ecec:	mov	r1, r7
   4ecf0:	str	r9, [r1, #4]
   4ecf4:	ldr	r1, [r1, #28]
   4ecf8:	cmp	r1, #0
   4ecfc:	bne	4ecf0 <fputs@plt+0x3d93c>
   4ed00:	cmp	r0, #0
   4ed04:	str	r0, [fp, #-40]	; 0xffffffd8
   4ed08:	str	r0, [sp, #68]	; 0x44
   4ed0c:	beq	4ed1c <fputs@plt+0x3d968>
   4ed10:	bl	111f8 <strlen@plt>
   4ed14:	bic	r0, r0, #-1073741824	; 0xc0000000
   4ed18:	b	4ed20 <fputs@plt+0x3d96c>
   4ed1c:	mov	r0, #0
   4ed20:	ldr	r1, [sp, #76]	; 0x4c
   4ed24:	str	r0, [fp, #-36]	; 0xffffffdc
   4ed28:	cmp	r7, #0
   4ed2c:	str	r8, [sp, #72]	; 0x48
   4ed30:	str	r1, [fp, #-64]	; 0xffffffc0
   4ed34:	ldr	r0, [r8, #16]
   4ed38:	ldr	r1, [r0, sl, lsl #4]!
   4ed3c:	str	r1, [fp, #-52]	; 0xffffffcc
   4ed40:	movw	r1, #13875	; 0x3633
   4ed44:	movt	r1, #9
   4ed48:	ldr	r0, [r0, #12]
   4ed4c:	str	r1, [fp, #-48]	; 0xffffffd0
   4ed50:	sub	r1, fp, #40	; 0x28
   4ed54:	str	r1, [fp, #-44]	; 0xffffffd4
   4ed58:	sub	r1, sl, #1
   4ed5c:	clz	r1, r1
   4ed60:	lsr	r1, r1, #5
   4ed64:	str	r1, [fp, #-56]	; 0xffffffc8
   4ed68:	str	r0, [fp, #-60]	; 0xffffffc4
   4ed6c:	beq	4edbc <fputs@plt+0x3da08>
   4ed70:	sub	r8, fp, #64	; 0x40
   4ed74:	ldr	r1, [r7, #8]
   4ed78:	mov	r0, r8
   4ed7c:	bl	6bed4 <fputs@plt+0x5ab20>
   4ed80:	cmp	r0, #0
   4ed84:	bne	4eddc <fputs@plt+0x3da28>
   4ed88:	ldr	r1, [r7, #16]
   4ed8c:	mov	r0, r8
   4ed90:	bl	6bfa8 <fputs@plt+0x5abf4>
   4ed94:	cmp	r0, #0
   4ed98:	bne	4eddc <fputs@plt+0x3da28>
   4ed9c:	ldr	r1, [r7, #20]
   4eda0:	mov	r0, r8
   4eda4:	bl	6c064 <fputs@plt+0x5acb0>
   4eda8:	cmp	r0, #0
   4edac:	bne	4eddc <fputs@plt+0x3da28>
   4edb0:	ldr	r7, [r7, #28]
   4edb4:	cmp	r7, #0
   4edb8:	bne	4ed74 <fputs@plt+0x3d9c0>
   4edbc:	ldr	r1, [r9, #12]
   4edc0:	sub	r0, fp, #64	; 0x40
   4edc4:	bl	6bfa8 <fputs@plt+0x5abf4>
   4edc8:	mov	r7, #0
   4edcc:	cmp	r0, #0
   4edd0:	beq	4ee78 <fputs@plt+0x3dac4>
   4edd4:	mov	r6, r9
   4edd8:	b	4ede4 <fputs@plt+0x3da30>
   4eddc:	mov	r6, r9
   4ede0:	mov	r7, #0
   4ede4:	ldr	r8, [sp, #72]	; 0x48
   4ede8:	mov	r0, r8
   4edec:	mov	r1, r6
   4edf0:	bl	13a2c <fputs@plt+0x2678>
   4edf4:	mov	r0, r8
   4edf8:	mov	r1, r7
   4edfc:	bl	4b00c <fputs@plt+0x39c58>
   4ee00:	b	50044 <fputs@plt+0x3ec90>
   4ee04:	movw	r1, #13245	; 0x33bd
   4ee08:	movt	r1, #9
   4ee0c:	mov	r0, r2
   4ee10:	bl	1d2fc <fputs@plt+0xbf48>
   4ee14:	b	50038 <fputs@plt+0x3ec84>
   4ee18:	ldr	r1, [r2, #-12]
   4ee1c:	ldr	r0, [r7]
   4ee20:	mov	r5, r2
   4ee24:	bl	480a8 <fputs@plt+0x36cf4>
   4ee28:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4ee2c:	cmp	r0, #0
   4ee30:	beq	4ee58 <fputs@plt+0x3daa4>
   4ee34:	mov	r0, #0
   4ee38:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4ee3c:	mov	r1, #19
   4ee40:	mov	r3, #0
   4ee44:	str	r0, [sp]
   4ee48:	ldr	r0, [sp, #76]	; 0x4c
   4ee4c:	bl	52078 <fputs@plt+0x40cc4>
   4ee50:	mov	r5, sl
   4ee54:	str	r0, [sl, #-60]	; 0xffffffc4
   4ee58:	ldr	r1, [sp, #72]	; 0x48
   4ee5c:	ldr	r0, [r1, #12]
   4ee60:	ldr	r1, [r1, #16]
   4ee64:	add	r0, r0, r1
   4ee68:	str	r0, [r5, #-52]	; 0xffffffcc
   4ee6c:	mov	lr, r8
   4ee70:	mov	r3, r9
   4ee74:	b	50050 <fputs@plt+0x3ec9c>
   4ee78:	ldr	r8, [sp, #72]	; 0x48
   4ee7c:	ldrb	r0, [r8, #149]	; 0x95
   4ee80:	cmp	r0, #0
   4ee84:	beq	4f214 <fputs@plt+0x3de60>
   4ee88:	ldr	r0, [r8, #16]
   4ee8c:	ldr	r1, [sp, #68]	; 0x44
   4ee90:	mov	r2, r9
   4ee94:	add	r0, r0, sl, lsl #4
   4ee98:	ldr	r0, [r0, #12]
   4ee9c:	add	r0, r0, #40	; 0x28
   4eea0:	bl	47ca0 <fputs@plt+0x368ec>
   4eea4:	mov	r6, r0
   4eea8:	cmp	r0, #0
   4eeac:	beq	4f4b8 <fputs@plt+0x3e104>
   4eeb0:	ldrb	r0, [r8, #69]	; 0x45
   4eeb4:	cmp	r0, #0
   4eeb8:	bne	4ede8 <fputs@plt+0x3da34>
   4eebc:	ldrb	r0, [r8, #70]	; 0x46
   4eec0:	cmp	r0, #0
   4eec4:	bne	4ede4 <fputs@plt+0x3da30>
   4eec8:	ldr	r1, [sp, #72]	; 0x48
   4eecc:	mov	r0, #1
   4eed0:	strb	r0, [r1, #69]	; 0x45
   4eed4:	ldr	r1, [r1, #164]	; 0xa4
   4eed8:	cmp	r1, #1
   4eedc:	ldrge	r1, [sp, #72]	; 0x48
   4eee0:	strge	r0, [r1, #248]	; 0xf8
   4eee4:	ldr	r8, [sp, #72]	; 0x48
   4eee8:	ldr	r0, [r8, #256]	; 0x100
   4eeec:	add	r0, r0, #1
   4eef0:	str	r0, [r8, #256]	; 0x100
   4eef4:	b	4ede8 <fputs@plt+0x3da34>
   4eef8:	movw	sl, #48576	; 0xbdc0
   4eefc:	movt	sl, #65520	; 0xfff0
   4ef00:	b	4efec <fputs@plt+0x3dc38>
   4ef04:	ldr	r0, [sp, #64]	; 0x40
   4ef08:	cmp	r0, #0
   4ef0c:	beq	4f488 <fputs@plt+0x3e0d4>
   4ef10:	ldr	r1, [sp, #72]	; 0x48
   4ef14:	mov	r0, r2
   4ef18:	mov	r8, r2
   4ef1c:	bl	6c584 <fputs@plt+0x5b1d0>
   4ef20:	b	4f4a4 <fputs@plt+0x3e0f0>
   4ef24:	add	r1, sl, #4
   4ef28:	ldr	r6, [sp, #68]	; 0x44
   4ef2c:	tst	r9, #7
   4ef30:	beq	4ef3c <fputs@plt+0x3db88>
   4ef34:	ldr	r5, [r1]
   4ef38:	b	4ef70 <fputs@plt+0x3dbbc>
   4ef3c:	mov	r0, #128	; 0x80
   4ef40:	ldr	r8, [sp, #64]	; 0x40
   4ef44:	mov	r3, #0
   4ef48:	add	r2, r0, r9, lsl #4
   4ef4c:	mov	r9, r1
   4ef50:	ldr	r1, [r1]
   4ef54:	mov	r0, r8
   4ef58:	bl	2387c <fputs@plt+0x124c8>
   4ef5c:	cmp	r0, #0
   4ef60:	beq	4f50c <fputs@plt+0x3e158>
   4ef64:	str	r0, [r9]
   4ef68:	mov	r5, r0
   4ef6c:	ldrsh	r9, [sl, #34]	; 0x22
   4ef70:	mov	r0, r5
   4ef74:	mov	r1, #0
   4ef78:	str	r7, [r0, r9, lsl #4]!
   4ef7c:	str	r1, [r0, #4]
   4ef80:	str	r1, [r0, #8]
   4ef84:	str	r1, [r0, #12]
   4ef88:	ldr	r8, [r6]
   4ef8c:	cmp	r8, #0
   4ef90:	beq	4f130 <fputs@plt+0x3dd7c>
   4ef94:	mov	r0, r7
   4ef98:	bl	111f8 <strlen@plt>
   4ef9c:	ldr	r1, [sp, #72]	; 0x48
   4efa0:	bic	r0, r0, #-1073741824	; 0xc0000000
   4efa4:	mov	r2, r8
   4efa8:	add	r0, r7, r0
   4efac:	add	r7, r0, #1
   4efb0:	mov	r0, r7
   4efb4:	ldr	r1, [r1, #12]
   4efb8:	bl	1121c <memcpy@plt>
   4efbc:	ldr	r0, [r6]
   4efc0:	mov	r1, #0
   4efc4:	add	r6, r5, r9, lsl #4
   4efc8:	strb	r1, [r7, r0]
   4efcc:	add	r1, r6, #14
   4efd0:	mov	r0, r7
   4efd4:	bl	626c8 <fputs@plt+0x51314>
   4efd8:	ldrb	r1, [r6, #15]
   4efdc:	orr	r1, r1, #4
   4efe0:	strb	r1, [r6, #15]
   4efe4:	b	4f140 <fputs@plt+0x3dd8c>
   4efe8:	mov	sl, #0
   4efec:	ldr	r0, [r7, #16]
   4eff0:	ldr	r2, [r7, #24]
   4eff4:	ldr	r6, [r0, sl, lsl #4]
   4eff8:	orr	r0, r2, #2097152	; 0x200000
   4effc:	str	r0, [r7, #24]
   4f000:	mov	r0, r7
   4f004:	bl	669ec <fputs@plt+0x55638>
   4f008:	cmp	r0, #0
   4f00c:	beq	4de94 <fputs@plt+0x3cae0>
   4f010:	mov	r9, r0
   4f014:	mov	r0, r7
   4f018:	mov	r2, r6
   4f01c:	mov	r1, r9
   4f020:	bl	22808 <fputs@plt+0x11454>
   4f024:	cmp	r0, #0
   4f028:	bne	4f044 <fputs@plt+0x3dc90>
   4f02c:	mov	r0, r7
   4f030:	mov	r1, r9
   4f034:	mov	r2, r6
   4f038:	bl	47530 <fputs@plt+0x3617c>
   4f03c:	cmp	r0, #0
   4f040:	beq	4f620 <fputs@plt+0x3e26c>
   4f044:	movw	r1, #12152	; 0x2f78
   4f048:	mov	r0, r5
   4f04c:	mov	r2, r9
   4f050:	movt	r1, #9
   4f054:	bl	1d2fc <fputs@plt+0xbf48>
   4f058:	b	4de94 <fputs@plt+0x3cae0>
   4f05c:	mov	r0, ip
   4f060:	str	lr, [fp, #-76]	; 0xffffffb4
   4f064:	str	r5, [sp, #80]	; 0x50
   4f068:	str	ip, [sp, #76]	; 0x4c
   4f06c:	bl	60898 <fputs@plt+0x4f4e4>
   4f070:	cmp	r0, #0
   4f074:	beq	4fef0 <fputs@plt+0x3eb3c>
   4f078:	mov	r5, r0
   4f07c:	mov	r0, r5
   4f080:	mov	r1, #61	; 0x3d
   4f084:	bl	60910 <fputs@plt+0x4f55c>
   4f088:	cmp	r0, #0
   4f08c:	bne	4f07c <fputs@plt+0x3dcc8>
   4f090:	mov	r0, #0
   4f094:	mov	r1, #21
   4f098:	mov	r2, #0
   4f09c:	mov	r3, #0
   4f0a0:	str	r0, [sp]
   4f0a4:	mov	r0, r5
   4f0a8:	bl	4a1bc <fputs@plt+0x38e08>
   4f0ac:	ldrb	r0, [r8, #69]	; 0x45
   4f0b0:	cmp	r0, #0
   4f0b4:	bne	4fed4 <fputs@plt+0x3eb20>
   4f0b8:	ldr	r0, [sp, #76]	; 0x4c
   4f0bc:	ldr	r6, [r0, #340]	; 0x154
   4f0c0:	cmp	r6, #0
   4f0c4:	bne	4f0d8 <fputs@plt+0x3dd24>
   4f0c8:	ldr	r0, [sp, #76]	; 0x4c
   4f0cc:	ldr	r1, [r0, #324]	; 0x144
   4f0d0:	cmp	r1, #0
   4f0d4:	beq	4fed4 <fputs@plt+0x3eb20>
   4f0d8:	ldr	r1, [r5, #32]
   4f0dc:	ldr	r2, [r5, #24]
   4f0e0:	str	r5, [sp, #68]	; 0x44
   4f0e4:	sub	r3, r1, #1
   4f0e8:	str	r3, [r2, #96]	; 0x60
   4f0ec:	ldr	r2, [r5]
   4f0f0:	ldrb	r2, [r2, #69]	; 0x45
   4f0f4:	cmp	r2, #0
   4f0f8:	beq	4fb84 <fputs@plt+0x3e7d0>
   4f0fc:	movw	r2, #35320	; 0x89f8
   4f100:	movt	r2, #10
   4f104:	b	4fb8c <fputs@plt+0x3e7d8>
   4f108:	cmp	r6, #0
   4f10c:	beq	4f684 <fputs@plt+0x3e2d0>
   4f110:	ldr	r6, [sp, #76]	; 0x4c
   4f114:	ldr	r1, [r8, #12]
   4f118:	mov	r0, r6
   4f11c:	bl	6c584 <fputs@plt+0x5b1d0>
   4f120:	b	4f6a0 <fputs@plt+0x3e2ec>
   4f124:	movw	r7, #48576	; 0xbdc0
   4f128:	movt	r7, #65520	; 0xfff0
   4f12c:	b	4f3c0 <fputs@plt+0x3e00c>
   4f130:	add	r0, r5, r9, lsl #4
   4f134:	mov	r1, #1
   4f138:	strb	r1, [r0, #14]
   4f13c:	mov	r0, #65	; 0x41
   4f140:	add	r1, r5, r9, lsl #4
   4f144:	strb	r0, [r1, #13]
   4f148:	ldr	r1, [sp, #76]	; 0x4c
   4f14c:	ldrh	r0, [sl, #34]	; 0x22
   4f150:	add	r0, r0, #1
   4f154:	strh	r0, [sl, #34]	; 0x22
   4f158:	mov	r0, #0
   4f15c:	str	r0, [r1, #332]	; 0x14c
   4f160:	b	4f518 <fputs@plt+0x3e164>
   4f164:	ldr	r0, [sp, #76]	; 0x4c
   4f168:	movw	r1, #6738	; 0x1a52
   4f16c:	mov	r2, r7
   4f170:	movt	r1, #9
   4f174:	bl	1d2fc <fputs@plt+0xbf48>
   4f178:	ldr	r0, [sp, #64]	; 0x40
   4f17c:	b	4f510 <fputs@plt+0x3e15c>
   4f180:	movw	r1, #4038	; 0xfc6
   4f184:	sub	r2, fp, #40	; 0x28
   4f188:	mov	r0, ip
   4f18c:	movt	r1, #9
   4f190:	bl	1d2fc <fputs@plt+0xbf48>
   4f194:	mov	r0, #0
   4f198:	mov	r5, r9
   4f19c:	mov	lr, r6
   4f1a0:	str	r0, [r7]
   4f1a4:	b	50048 <fputs@plt+0x3ec94>
   4f1a8:	ldr	r1, [r9]
   4f1ac:	mov	r0, r2
   4f1b0:	bl	8357c <fputs@plt+0x721c8>
   4f1b4:	cmp	r0, #0
   4f1b8:	bne	50038 <fputs@plt+0x3ec84>
   4f1bc:	ldr	r0, [r9, #64]	; 0x40
   4f1c0:	cmp	r0, #0
   4f1c4:	beq	4f9c0 <fputs@plt+0x3e60c>
   4f1c8:	ldr	r1, [r7, #20]
   4f1cc:	cmp	r1, #1
   4f1d0:	blt	4ff44 <fputs@plt+0x3eb90>
   4f1d4:	ldr	r2, [r7, #16]
   4f1d8:	mov	r6, #0
   4f1dc:	add	r2, r2, #12
   4f1e0:	ldr	r3, [r2, r6, lsl #4]
   4f1e4:	cmp	r3, r0
   4f1e8:	beq	4f9c8 <fputs@plt+0x3e614>
   4f1ec:	add	r6, r6, #1
   4f1f0:	cmp	r6, r1
   4f1f4:	blt	4f1e0 <fputs@plt+0x3de2c>
   4f1f8:	b	4f9c8 <fputs@plt+0x3e614>
   4f1fc:	add	r0, r6, #1
   4f200:	movw	r1, #65535	; 0xffff
   4f204:	tst	r0, r1
   4f208:	strh	r0, [r8, #32]
   4f20c:	bne	4eba0 <fputs@plt+0x3d7ec>
   4f210:	b	4eb88 <fputs@plt+0x3d7d4>
   4f214:	ldr	r0, [sp, #76]	; 0x4c
   4f218:	bl	60898 <fputs@plt+0x4f4e4>
   4f21c:	cmp	r0, #0
   4f220:	str	r0, [sp, #52]	; 0x34
   4f224:	beq	4edd4 <fputs@plt+0x3da20>
   4f228:	ldr	r6, [sp, #76]	; 0x4c
   4f22c:	mov	r1, sl
   4f230:	ldr	r8, [r6, #416]	; 0x1a0
   4f234:	mov	r0, r6
   4f238:	bl	66394 <fputs@plt+0x54fe0>
   4f23c:	cmp	r8, #0
   4f240:	mov	r1, #1
   4f244:	moveq	r8, r6
   4f248:	mov	r6, #0
   4f24c:	ldr	r0, [r8, #336]	; 0x150
   4f250:	orr	r0, r0, r1, lsl sl
   4f254:	str	r0, [r8, #336]	; 0x150
   4f258:	ldr	r0, [sp, #64]	; 0x40
   4f25c:	cmp	r0, #0
   4f260:	beq	4f2b8 <fputs@plt+0x3df04>
   4f264:	ldr	r0, [sp, #64]	; 0x40
   4f268:	ldr	r1, [sp, #60]	; 0x3c
   4f26c:	mov	r6, #0
   4f270:	sub	r0, r1, r0
   4f274:	ldr	r1, [sp, #56]	; 0x38
   4f278:	add	r0, r0, r1
   4f27c:	str	r0, [sp, #60]	; 0x3c
   4f280:	adds	r2, r0, #1
   4f284:	ldr	r0, [sp, #72]	; 0x48
   4f288:	adc	r3, r6, #0
   4f28c:	bl	238bc <fputs@plt+0x12508>
   4f290:	cmp	r0, #0
   4f294:	beq	4f2b8 <fputs@plt+0x3df04>
   4f298:	ldr	r6, [sp, #60]	; 0x3c
   4f29c:	ldr	r1, [sp, #64]	; 0x40
   4f2a0:	mov	r8, r0
   4f2a4:	mov	r2, r6
   4f2a8:	bl	1121c <memcpy@plt>
   4f2ac:	mov	r0, #0
   4f2b0:	strb	r0, [r8, r6]
   4f2b4:	mov	r6, r8
   4f2b8:	str	r6, [sp, #64]	; 0x40
   4f2bc:	movw	r3, #1129	; 0x469
   4f2c0:	cmp	sl, #1
   4f2c4:	ldr	r8, [sp, #72]	; 0x48
   4f2c8:	ldr	r1, [sp, #68]	; 0x44
   4f2cc:	movt	r3, #9
   4f2d0:	ldr	r0, [r8, #16]
   4f2d4:	ldr	r2, [r0, sl, lsl #4]
   4f2d8:	ldr	r0, [r9, #4]
   4f2dc:	str	r1, [sp]
   4f2e0:	movw	r1, #11127	; 0x2b77
   4f2e4:	movt	r1, #9
   4f2e8:	stmib	sp, {r0, r6}
   4f2ec:	movw	r0, #1110	; 0x456
   4f2f0:	ldr	r6, [sp, #76]	; 0x4c
   4f2f4:	movt	r0, #9
   4f2f8:	moveq	r3, r0
   4f2fc:	mov	r0, r6
   4f300:	bl	66ed4 <fputs@plt+0x55b20>
   4f304:	ldr	r1, [sp, #64]	; 0x40
   4f308:	mov	r0, r8
   4f30c:	bl	13ce4 <fputs@plt+0x2930>
   4f310:	ldr	r1, [r6]
   4f314:	ldr	r0, [r6, #8]
   4f318:	mov	r2, sl
   4f31c:	mov	r3, #1
   4f320:	ldr	r1, [r1, #16]
   4f324:	add	r1, r1, sl, lsl #4
   4f328:	ldr	r1, [r1, #12]
   4f32c:	ldr	r1, [r1]
   4f330:	add	r1, r1, #1
   4f334:	str	r1, [sp]
   4f338:	mov	r1, #52	; 0x34
   4f33c:	bl	4a1bc <fputs@plt+0x38e08>
   4f340:	ldr	r2, [sp, #68]	; 0x44
   4f344:	movw	r1, #11191	; 0x2bb7
   4f348:	mov	r0, r8
   4f34c:	movt	r1, #9
   4f350:	bl	1d380 <fputs@plt+0xbfcc>
   4f354:	mov	r2, r0
   4f358:	ldr	r0, [sp, #52]	; 0x34
   4f35c:	mov	r1, sl
   4f360:	bl	66fac <fputs@plt+0x55bf8>
   4f364:	ldrb	r0, [r8, #149]	; 0x95
   4f368:	cmp	r0, #0
   4f36c:	bne	4ee88 <fputs@plt+0x3dad4>
   4f370:	mov	r6, r9
   4f374:	mov	r7, #0
   4f378:	b	4ede8 <fputs@plt+0x3da34>
   4f37c:	ldr	r0, [r9, #24]
   4f380:	cmp	r0, #0
   4f384:	beq	4f7c0 <fputs@plt+0x3e40c>
   4f388:	ldr	r1, [r7, #20]
   4f38c:	cmp	r1, #1
   4f390:	blt	4f810 <fputs@plt+0x3e45c>
   4f394:	ldr	r2, [r7, #16]
   4f398:	mov	sl, #0
   4f39c:	add	r2, r2, #12
   4f3a0:	ldr	r3, [r2, sl, lsl #4]
   4f3a4:	cmp	r3, r0
   4f3a8:	beq	4f814 <fputs@plt+0x3e460>
   4f3ac:	add	sl, sl, #1
   4f3b0:	cmp	sl, r1
   4f3b4:	blt	4f3a0 <fputs@plt+0x3dfec>
   4f3b8:	b	4f814 <fputs@plt+0x3e460>
   4f3bc:	mov	r7, #0
   4f3c0:	ldm	r6, {r0, r1}
   4f3c4:	ldrsh	r2, [r6, #34]	; 0x22
   4f3c8:	str	r6, [sp, #64]	; 0x40
   4f3cc:	sub	r2, r2, #1
   4f3d0:	add	r1, r1, r2, lsl #4
   4f3d4:	str	r1, [sp, #72]	; 0x48
   4f3d8:	ldr	r1, [r1, #4]
   4f3dc:	str	r1, [sp, #68]	; 0x44
   4f3e0:	ldr	r1, [r9, #16]
   4f3e4:	ldr	r6, [r1, r7, lsl #4]
   4f3e8:	add	r1, r0, #16
   4f3ec:	mov	r0, r9
   4f3f0:	str	r1, [sp, #48]	; 0x30
   4f3f4:	mov	r2, r6
   4f3f8:	bl	22808 <fputs@plt+0x11454>
   4f3fc:	ldr	r3, [r0]
   4f400:	str	r0, [sp, #56]	; 0x38
   4f404:	mov	sl, #0
   4f408:	mov	r0, r8
   4f40c:	mov	r1, #26
   4f410:	mov	r2, r6
   4f414:	str	sl, [sp]
   4f418:	str	r6, [sp, #52]	; 0x34
   4f41c:	bl	66940 <fputs@plt+0x5558c>
   4f420:	ldr	lr, [fp, #-76]	; 0xffffffb4
   4f424:	movw	r3, #59620	; 0xe8e4
   4f428:	cmp	r0, #0
   4f42c:	movt	r3, #8
   4f430:	bne	50050 <fputs@plt+0x3ec9c>
   4f434:	ldr	r1, [sp, #68]	; 0x44
   4f438:	cmp	r1, #0
   4f43c:	beq	4f450 <fputs@plt+0x3e09c>
   4f440:	ldr	r0, [r1, #12]
   4f444:	ldrb	r0, [r0]
   4f448:	subs	sl, r0, #101	; 0x65
   4f44c:	movne	sl, r1
   4f450:	ldr	r0, [sp, #72]	; 0x48
   4f454:	ldrb	r0, [r0, #15]
   4f458:	tst	r0, #1
   4f45c:	bne	4f4f8 <fputs@plt+0x3e144>
   4f460:	ldr	r0, [sp, #64]	; 0x40
   4f464:	ldr	r0, [r0, #8]
   4f468:	cmp	r0, #0
   4f46c:	beq	4f7cc <fputs@plt+0x3e418>
   4f470:	movw	r1, #12951	; 0x3297
   4f474:	movt	r1, #9
   4f478:	b	4f500 <fputs@plt+0x3e14c>
   4f47c:	movw	r0, #48576	; 0xbdc0
   4f480:	movt	r0, #65520	; 0xfff0
   4f484:	b	4f524 <fputs@plt+0x3e170>
   4f488:	movw	r1, #11467	; 0x2ccb
   4f48c:	mov	r0, r2
   4f490:	mov	r8, r2
   4f494:	mov	r2, r6
   4f498:	mov	r3, #0
   4f49c:	movt	r1, #9
   4f4a0:	bl	1d2fc <fputs@plt+0xbf48>
   4f4a4:	mov	r0, #1
   4f4a8:	strb	r0, [r8, #17]
   4f4ac:	mov	r0, r7
   4f4b0:	mov	r1, r6
   4f4b4:	b	50040 <fputs@plt+0x3ec8c>
   4f4b8:	ldr	r0, [r9, #20]
   4f4bc:	ldr	r1, [r9, #24]
   4f4c0:	cmp	r0, r1
   4f4c4:	bne	4ede8 <fputs@plt+0x3da34>
   4f4c8:	ldr	r1, [r9, #4]
   4f4cc:	add	r0, r0, #8
   4f4d0:	sub	r2, fp, #68	; 0x44
   4f4d4:	bl	47784 <fputs@plt+0x363d0>
   4f4d8:	cmp	r0, #0
   4f4dc:	mov	r1, #0
   4f4e0:	mov	r7, #0
   4f4e4:	ldrne	r1, [r0, #8]
   4f4e8:	ldr	r0, [r1, #60]	; 0x3c
   4f4ec:	str	r0, [r9, #32]
   4f4f0:	str	r9, [r1, #60]	; 0x3c
   4f4f4:	b	4ede4 <fputs@plt+0x3da30>
   4f4f8:	movw	r1, #12919	; 0x3277
   4f4fc:	movt	r1, #9
   4f500:	mov	r0, r8
   4f504:	bl	1d2fc <fputs@plt+0xbf48>
   4f508:	b	50044 <fputs@plt+0x3ec90>
   4f50c:	mov	r0, r8
   4f510:	mov	r1, r7
   4f514:	bl	13ce4 <fputs@plt+0x2930>
   4f518:	ldr	r5, [sp, #80]	; 0x50
   4f51c:	b	50044 <fputs@plt+0x3ec90>
   4f520:	mov	r0, #0
   4f524:	ldr	r2, [sp, #76]	; 0x4c
   4f528:	ldr	r1, [r2]
   4f52c:	str	r2, [fp, #-64]	; 0xffffffc0
   4f530:	ldr	r1, [r1, #16]
   4f534:	ldr	r2, [r1, r0, lsl #4]!
   4f538:	sub	r0, r0, #1
   4f53c:	clz	r0, r0
   4f540:	lsr	r0, r0, #5
   4f544:	str	r2, [fp, #-52]	; 0xffffffcc
   4f548:	movw	r2, #13304	; 0x33f8
   4f54c:	movt	r2, #9
   4f550:	ldr	r1, [r1, #12]
   4f554:	str	r2, [fp, #-48]	; 0xffffffd0
   4f558:	ldr	r2, [fp, #-68]	; 0xffffffbc
   4f55c:	str	r2, [fp, #-44]	; 0xffffffd4
   4f560:	str	r0, [fp, #-56]	; 0xffffffc8
   4f564:	str	r1, [fp, #-60]	; 0xffffffc4
   4f568:	sub	r0, fp, #64	; 0x40
   4f56c:	mov	r1, r9
   4f570:	bl	6bed4 <fputs@plt+0x5ab20>
   4f574:	cmp	r0, #0
   4f578:	bne	4c294 <fputs@plt+0x3aee0>
   4f57c:	mov	r0, sl
   4f580:	mov	r1, r9
   4f584:	mov	r2, #1
   4f588:	bl	65450 <fputs@plt+0x5409c>
   4f58c:	ldr	r1, [sp, #72]	; 0x48
   4f590:	str	r0, [r5, #12]
   4f594:	mov	r0, sl
   4f598:	mov	r2, #1
   4f59c:	bl	65680 <fputs@plt+0x542cc>
   4f5a0:	str	r0, [r5, #24]
   4f5a4:	ldr	r1, [sp, #76]	; 0x4c
   4f5a8:	ldrb	r0, [sl, #69]	; 0x45
   4f5ac:	cmp	r0, #0
   4f5b0:	bne	4c294 <fputs@plt+0x3aee0>
   4f5b4:	ldr	r0, [r1, #508]	; 0x1fc
   4f5b8:	ldr	r1, [r1, #512]	; 0x200
   4f5bc:	str	r1, [fp, #-36]	; 0xffffffdc
   4f5c0:	str	r0, [fp, #-40]	; 0xffffffd8
   4f5c4:	ldrb	r2, [r0]
   4f5c8:	cmp	r2, #59	; 0x3b
   4f5cc:	addne	r0, r0, r1
   4f5d0:	mov	r1, #0
   4f5d4:	strne	r0, [fp, #-40]	; 0xffffffd8
   4f5d8:	str	r1, [fp, #-36]	; 0xffffffdc
   4f5dc:	movw	r1, #49548	; 0xc18c
   4f5e0:	movt	r1, #8
   4f5e4:	ldrb	r2, [r0, #-1]!
   4f5e8:	ldrb	r2, [r1, r2]
   4f5ec:	tst	r2, #1
   4f5f0:	bne	4f5e4 <fputs@plt+0x3e230>
   4f5f4:	mov	r1, #1
   4f5f8:	sub	r2, fp, #40	; 0x28
   4f5fc:	mov	r3, #0
   4f600:	str	r1, [fp, #-36]	; 0xffffffdc
   4f604:	str	r0, [fp, #-40]	; 0xffffffd8
   4f608:	mov	r0, #0
   4f60c:	mov	r1, #0
   4f610:	str	r0, [sp]
   4f614:	ldr	r0, [sp, #76]	; 0x4c
   4f618:	bl	510fc <fputs@plt+0x3fd48>
   4f61c:	b	4c294 <fputs@plt+0x3aee0>
   4f620:	str	r6, [sp, #64]	; 0x40
   4f624:	ldr	r0, [sp, #68]	; 0x44
   4f628:	ldr	r1, [r0]
   4f62c:	mov	r0, r5
   4f630:	bl	8357c <fputs@plt+0x721c8>
   4f634:	cmp	r0, #0
   4f638:	bne	4de94 <fputs@plt+0x3cae0>
   4f63c:	mov	r0, r5
   4f640:	mov	r1, r9
   4f644:	bl	66b64 <fputs@plt+0x557b0>
   4f648:	cmp	r0, #0
   4f64c:	bne	4de94 <fputs@plt+0x3cae0>
   4f650:	ldr	r0, [sp, #68]	; 0x44
   4f654:	ldr	r3, [r0]
   4f658:	ldr	r0, [r0, #12]
   4f65c:	cmp	r0, #0
   4f660:	beq	50204 <fputs@plt+0x3ee50>
   4f664:	movw	r1, #12211	; 0x2fb3
   4f668:	mov	r0, r5
   4f66c:	mov	r2, r3
   4f670:	movt	r1, #9
   4f674:	b	4f054 <fputs@plt+0x3dca0>
   4f678:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4f67c:	str	r0, [r5, #-92]	; 0xffffffa4
   4f680:	b	50048 <fputs@plt+0x3ec94>
   4f684:	ldr	r6, [sp, #76]	; 0x4c
   4f688:	movw	r1, #9450	; 0x24ea
   4f68c:	mov	r2, r8
   4f690:	mov	r3, #0
   4f694:	movt	r1, #9
   4f698:	mov	r0, r6
   4f69c:	bl	1d2fc <fputs@plt+0xbf48>
   4f6a0:	mov	r0, #1
   4f6a4:	strb	r0, [r6, #17]
   4f6a8:	b	50038 <fputs@plt+0x3ec84>
   4f6ac:	ldr	r0, [sp, #76]	; 0x4c
   4f6b0:	mov	r1, r7
   4f6b4:	str	r7, [sp, #36]	; 0x24
   4f6b8:	bl	6b76c <fputs@plt+0x5a3b8>
   4f6bc:	cmp	r0, #0
   4f6c0:	str	r0, [sp, #32]
   4f6c4:	beq	4f998 <fputs@plt+0x3e5e4>
   4f6c8:	ldr	r0, [sp, #32]
   4f6cc:	ldrb	r0, [r0, #42]	; 0x2a
   4f6d0:	tst	r0, #16
   4f6d4:	bne	4f9f0 <fputs@plt+0x3e63c>
   4f6d8:	ldr	r1, [sp, #40]	; 0x28
   4f6dc:	mov	r0, sl
   4f6e0:	bl	669ec <fputs@plt+0x55638>
   4f6e4:	cmp	r0, #0
   4f6e8:	beq	4fa00 <fputs@plt+0x3e64c>
   4f6ec:	mov	r6, r0
   4f6f0:	ldr	r0, [sp, #76]	; 0x4c
   4f6f4:	mov	r1, r6
   4f6f8:	bl	66b64 <fputs@plt+0x557b0>
   4f6fc:	cmp	r0, #0
   4f700:	bne	4fa04 <fputs@plt+0x3e650>
   4f704:	ldr	r0, [sl, #16]
   4f708:	sub	r2, fp, #40	; 0x28
   4f70c:	mov	r1, r6
   4f710:	add	r0, r0, r9, lsl #4
   4f714:	ldr	r0, [r0, #12]
   4f718:	add	r0, r0, #40	; 0x28
   4f71c:	bl	47784 <fputs@plt+0x363d0>
   4f720:	cmp	r0, #0
   4f724:	ldrne	r0, [r0, #8]
   4f728:	cmpne	r0, #0
   4f72c:	bne	5027c <fputs@plt+0x3eec8>
   4f730:	ldr	r0, [sp, #32]
   4f734:	movw	r1, #4778	; 0x12aa
   4f738:	mov	r2, #7
   4f73c:	movt	r1, #9
   4f740:	ldr	r5, [r0]
   4f744:	mov	r0, r5
   4f748:	bl	1343c <fputs@plt+0x2088>
   4f74c:	cmp	r0, #0
   4f750:	beq	502a4 <fputs@plt+0x3eef0>
   4f754:	ldr	r0, [sp, #32]
   4f758:	ldr	r1, [sp, #52]	; 0x34
   4f75c:	ldr	r0, [r0, #12]
   4f760:	cmp	r1, #49	; 0x31
   4f764:	cmpne	r0, #0
   4f768:	bne	502b8 <fputs@plt+0x3ef04>
   4f76c:	ldr	r1, [sp, #52]	; 0x34
   4f770:	cmp	r1, #49	; 0x31
   4f774:	cmpeq	r0, #0
   4f778:	beq	5030c <fputs@plt+0x3ef58>
   4f77c:	ldr	r0, [sp, #32]
   4f780:	ldr	r0, [r0, #64]	; 0x40
   4f784:	cmp	r0, #0
   4f788:	beq	50330 <fputs@plt+0x3ef7c>
   4f78c:	ldr	r1, [sl, #20]
   4f790:	cmp	r1, #1
   4f794:	blt	5033c <fputs@plt+0x3ef88>
   4f798:	ldr	r2, [sl, #16]
   4f79c:	mov	r7, #0
   4f7a0:	add	r2, r2, #12
   4f7a4:	ldr	r3, [r2, r7, lsl #4]
   4f7a8:	cmp	r3, r0
   4f7ac:	beq	50340 <fputs@plt+0x3ef8c>
   4f7b0:	add	r7, r7, #1
   4f7b4:	cmp	r7, r1
   4f7b8:	blt	4f7a4 <fputs@plt+0x3e3f0>
   4f7bc:	b	50340 <fputs@plt+0x3ef8c>
   4f7c0:	movw	sl, #48576	; 0xbdc0
   4f7c4:	movt	sl, #65520	; 0xfff0
   4f7c8:	b	4f814 <fputs@plt+0x3e460>
   4f7cc:	ldrb	r0, [r9, #26]
   4f7d0:	tst	r0, #8
   4f7d4:	beq	4f7ec <fputs@plt+0x3e438>
   4f7d8:	cmp	sl, #0
   4f7dc:	ldrne	r0, [sp, #64]	; 0x40
   4f7e0:	ldrne	r0, [r0, #16]
   4f7e4:	cmpne	r0, #0
   4f7e8:	bne	501f8 <fputs@plt+0x3ee44>
   4f7ec:	cmp	sl, #0
   4f7f0:	bne	4fa0c <fputs@plt+0x3e658>
   4f7f4:	ldr	r0, [sp, #72]	; 0x48
   4f7f8:	ldrb	r0, [r0, #12]
   4f7fc:	cmp	r0, #0
   4f800:	beq	4fa0c <fputs@plt+0x3e658>
   4f804:	movw	r1, #13037	; 0x32ed
   4f808:	movt	r1, #9
   4f80c:	b	4f500 <fputs@plt+0x3e14c>
   4f810:	mov	sl, #0
   4f814:	ldr	r0, [r7, #16]
   4f818:	movw	r2, #1129	; 0x469
   4f81c:	cmp	sl, #1
   4f820:	mov	r1, #9
   4f824:	mov	r3, #0
   4f828:	movt	r2, #9
   4f82c:	ldr	r6, [r0, sl, lsl #4]
   4f830:	ldr	r0, [r9, #12]
   4f834:	str	r0, [sp, #72]	; 0x48
   4f838:	movw	r0, #1110	; 0x456
   4f83c:	str	r6, [sp]
   4f840:	movt	r0, #9
   4f844:	moveq	r2, r0
   4f848:	ldr	r0, [sp, #76]	; 0x4c
   4f84c:	str	r2, [sp, #68]	; 0x44
   4f850:	bl	66940 <fputs@plt+0x5558c>
   4f854:	cmp	r0, #0
   4f858:	bne	50038 <fputs@plt+0x3ec84>
   4f85c:	ldr	r0, [sp, #72]	; 0x48
   4f860:	ldr	r2, [r9]
   4f864:	mov	r1, #12
   4f868:	cmp	sl, #0
   4f86c:	movweq	r1, #10
   4f870:	ldr	r3, [r0]
   4f874:	str	r6, [sp]
   4f878:	ldr	r0, [sp, #76]	; 0x4c
   4f87c:	bl	66940 <fputs@plt+0x5558c>
   4f880:	ldr	r1, [sp, #76]	; 0x4c
   4f884:	cmp	r0, #0
   4f888:	bne	50038 <fputs@plt+0x3ec84>
   4f88c:	mov	r0, r1
   4f890:	bl	60898 <fputs@plt+0x4f4e4>
   4f894:	ldr	r2, [sp, #76]	; 0x4c
   4f898:	cmp	r0, #0
   4f89c:	str	r0, [sp, #72]	; 0x48
   4f8a0:	beq	50038 <fputs@plt+0x3ec84>
   4f8a4:	ldr	r6, [r2, #416]	; 0x1a0
   4f8a8:	mov	r0, r2
   4f8ac:	mov	r1, sl
   4f8b0:	bl	66394 <fputs@plt+0x54fe0>
   4f8b4:	ldr	r3, [sp, #76]	; 0x4c
   4f8b8:	cmp	r6, #0
   4f8bc:	mov	r1, #1
   4f8c0:	moveq	r6, r3
   4f8c4:	ldr	r0, [r6, #336]	; 0x150
   4f8c8:	orr	r0, r0, r1, lsl sl
   4f8cc:	movw	r1, #9541	; 0x2545
   4f8d0:	str	r0, [r6, #336]	; 0x150
   4f8d4:	movt	r1, #9
   4f8d8:	ldrb	r0, [r6, #20]
   4f8dc:	orr	r0, r0, #1
   4f8e0:	strb	r0, [r6, #20]
   4f8e4:	mov	r6, r3
   4f8e8:	ldr	r0, [r7, #16]
   4f8ec:	ldr	r2, [r0, sl, lsl #4]
   4f8f0:	ldr	r0, [r9]
   4f8f4:	str	r0, [sp]
   4f8f8:	mov	r0, r3
   4f8fc:	ldr	r3, [sp, #68]	; 0x44
   4f900:	bl	66ed4 <fputs@plt+0x55b20>
   4f904:	ldr	r3, [r9]
   4f908:	movw	r2, #9590	; 0x2576
   4f90c:	mov	r0, r6
   4f910:	mov	r1, sl
   4f914:	movt	r2, #9
   4f918:	bl	6c5f8 <fputs@plt+0x5b244>
   4f91c:	ldr	r1, [r6]
   4f920:	ldr	r0, [r6, #8]
   4f924:	mov	r2, sl
   4f928:	mov	r3, #1
   4f92c:	ldr	r1, [r1, #16]
   4f930:	add	r1, r1, sl, lsl #4
   4f934:	ldr	r1, [r1, #12]
   4f938:	ldr	r1, [r1]
   4f93c:	add	r1, r1, #1
   4f940:	str	r1, [sp]
   4f944:	mov	r1, #52	; 0x34
   4f948:	bl	4a1bc <fputs@plt+0x38e08>
   4f94c:	ldr	r1, [r9, #44]	; 0x2c
   4f950:	mov	r0, r6
   4f954:	mov	r2, sl
   4f958:	bl	6c994 <fputs@plt+0x5b5e0>
   4f95c:	mov	r0, #0
   4f960:	ldr	r9, [r9]
   4f964:	mov	r1, #126	; 0x7e
   4f968:	mov	r2, sl
   4f96c:	mov	r3, #0
   4f970:	str	r0, [sp]
   4f974:	ldr	r6, [sp, #72]	; 0x48
   4f978:	mov	r0, r6
   4f97c:	bl	4a1bc <fputs@plt+0x38e08>
   4f980:	mov	r1, r0
   4f984:	mov	r0, r6
   4f988:	mov	r2, r9
   4f98c:	mov	r3, #0
   4f990:	bl	1d530 <fputs@plt+0xc17c>
   4f994:	b	50038 <fputs@plt+0x3ec84>
   4f998:	ldrb	r0, [sl, #148]	; 0x94
   4f99c:	ldr	r7, [sp, #36]	; 0x24
   4f9a0:	mov	r6, #0
   4f9a4:	mov	r5, #0
   4f9a8:	cmp	r0, #1
   4f9ac:	bne	4e8f4 <fputs@plt+0x3d540>
   4f9b0:	mov	r0, #1
   4f9b4:	strb	r0, [sl, #150]	; 0x96
   4f9b8:	mov	r6, #0
   4f9bc:	b	4d9e4 <fputs@plt+0x3c630>
   4f9c0:	movw	r6, #48576	; 0xbdc0
   4f9c4:	movt	r6, #65520	; 0xfff0
   4f9c8:	cmp	r7, #0
   4f9cc:	str	r6, [sp, #64]	; 0x40
   4f9d0:	bne	4ff4c <fputs@plt+0x3eb98>
   4f9d4:	mov	r0, #72	; 0x48
   4f9d8:	mov	r1, #0
   4f9dc:	bl	142d0 <fputs@plt+0x2f1c>
   4f9e0:	str	r0, [sp, #72]	; 0x48
   4f9e4:	mov	r0, #1
   4f9e8:	str	r0, [sp, #68]	; 0x44
   4f9ec:	b	4ff68 <fputs@plt+0x3ebb4>
   4f9f0:	ldr	r0, [sp, #76]	; 0x4c
   4f9f4:	movw	r1, #11266	; 0x2c02
   4f9f8:	movt	r1, #9
   4f9fc:	bl	1d2fc <fputs@plt+0xbf48>
   4fa00:	mov	r6, #0
   4fa04:	ldr	r7, [sp, #36]	; 0x24
   4fa08:	b	4d9e4 <fputs@plt+0x3c630>
   4fa0c:	cmp	sl, #0
   4fa10:	beq	4fa50 <fputs@plt+0x3e69c>
   4fa14:	mov	r0, #0
   4fa18:	mov	r1, sl
   4fa1c:	mov	r2, #1
   4fa20:	mov	r3, #65	; 0x41
   4fa24:	str	r0, [fp, #-64]	; 0xffffffc0
   4fa28:	sub	r0, fp, #64	; 0x40
   4fa2c:	str	r0, [sp]
   4fa30:	mov	r0, r9
   4fa34:	bl	644e4 <fputs@plt+0x53130>
   4fa38:	cmp	r0, #0
   4fa3c:	bne	50044 <fputs@plt+0x3ec90>
   4fa40:	ldr	r0, [fp, #-64]	; 0xffffffc0
   4fa44:	cmp	r0, #0
   4fa48:	beq	50298 <fputs@plt+0x3eee4>
   4fa4c:	bl	1a0f4 <fputs@plt+0x8d40>
   4fa50:	ldr	sl, [r5, #-12]
   4fa54:	cmp	sl, #0
   4fa58:	beq	4fb54 <fputs@plt+0x3e7a0>
   4fa5c:	ldr	r0, [r5, #-8]
   4fa60:	mov	r1, #0
   4fa64:	adds	r2, r0, #1
   4fa68:	str	r0, [sp, #72]	; 0x48
   4fa6c:	mov	r0, r9
   4fa70:	adc	r3, r1, #0
   4fa74:	bl	238bc <fputs@plt+0x12508>
   4fa78:	cmp	r0, #0
   4fa7c:	beq	4fb54 <fputs@plt+0x3e7a0>
   4fa80:	mov	r6, r0
   4fa84:	mov	r1, sl
   4fa88:	str	r6, [sp, #68]	; 0x44
   4fa8c:	ldr	sl, [sp, #72]	; 0x48
   4fa90:	mov	r2, sl
   4fa94:	bl	1121c <memcpy@plt>
   4fa98:	ldr	r1, [sp, #68]	; 0x44
   4fa9c:	mov	r0, #0
   4faa0:	strb	r0, [r1, sl]
   4faa4:	ldr	r0, [r5, #-8]
   4faa8:	ldr	sl, [r9, #24]
   4faac:	sub	r1, r0, #1
   4fab0:	mov	r0, sl
   4fab4:	cmp	r1, #1
   4fab8:	blt	4faf4 <fputs@plt+0x3e740>
   4fabc:	movw	r2, #49548	; 0xc18c
   4fac0:	add	r0, r6, r1
   4fac4:	mov	r1, #0
   4fac8:	movt	r2, #8
   4facc:	ldrb	r3, [r0]
   4fad0:	cmp	r3, #59	; 0x3b
   4fad4:	beq	4fae4 <fputs@plt+0x3e730>
   4fad8:	ldrb	r3, [r2, r3]
   4fadc:	tst	r3, #1
   4fae0:	beq	4faf0 <fputs@plt+0x3e73c>
   4fae4:	strb	r1, [r0], #-1
   4fae8:	cmp	r0, r6
   4faec:	bhi	4facc <fputs@plt+0x3e718>
   4faf0:	ldr	r0, [r9, #24]
   4faf4:	orr	r0, r0, #2097152	; 0x200000
   4faf8:	movw	r3, #1129	; 0x469
   4fafc:	cmp	r7, #1
   4fb00:	str	r0, [r9, #24]
   4fb04:	ldr	r0, [sp, #64]	; 0x40
   4fb08:	movt	r3, #9
   4fb0c:	ldr	r0, [r0, #44]	; 0x2c
   4fb10:	add	r1, r0, #1
   4fb14:	stm	sp, {r0, r6}
   4fb18:	str	r1, [sp, #8]
   4fb1c:	movw	r1, #13136	; 0x3350
   4fb20:	ldr	r0, [sp, #48]	; 0x30
   4fb24:	movt	r1, #9
   4fb28:	str	r0, [sp, #12]
   4fb2c:	movw	r0, #1110	; 0x456
   4fb30:	ldr	r2, [sp, #52]	; 0x34
   4fb34:	movt	r0, #9
   4fb38:	moveq	r3, r0
   4fb3c:	mov	r0, r8
   4fb40:	bl	66ed4 <fputs@plt+0x55b20>
   4fb44:	mov	r0, r9
   4fb48:	mov	r1, r6
   4fb4c:	bl	13ce4 <fputs@plt+0x2930>
   4fb50:	str	sl, [r9, #24]
   4fb54:	mov	r0, #4
   4fb58:	mov	r1, #52	; 0x34
   4fb5c:	mov	r2, r7
   4fb60:	mov	r3, #2
   4fb64:	str	r0, [sp]
   4fb68:	ldr	r0, [sp, #60]	; 0x3c
   4fb6c:	bl	4a1bc <fputs@plt+0x38e08>
   4fb70:	ldr	r1, [sp, #56]	; 0x38
   4fb74:	mov	r0, r8
   4fb78:	ldr	r2, [r1]
   4fb7c:	bl	8368c <fputs@plt+0x722d8>
   4fb80:	b	50044 <fputs@plt+0x3ec90>
   4fb84:	ldr	r0, [sp, #68]	; 0x44
   4fb88:	ldr	r2, [r0, #4]
   4fb8c:	str	r1, [r2, #8]
   4fb90:	ldr	r0, [sp, #76]	; 0x4c
   4fb94:	ldr	r5, [sp, #68]	; 0x44
   4fb98:	ldr	r1, [r8, #20]
   4fb9c:	cmp	r1, #1
   4fba0:	blt	4fc94 <fputs@plt+0x3e8e0>
   4fba4:	add	r1, r0, #344	; 0x158
   4fba8:	mov	r7, #0
   4fbac:	mov	sl, #1
   4fbb0:	str	r1, [sp, #72]	; 0x48
   4fbb4:	b	4fbbc <fputs@plt+0x3e808>
   4fbb8:	ldr	r6, [r0, #340]	; 0x154
   4fbbc:	tst	r6, sl, lsl r7
   4fbc0:	beq	4fc84 <fputs@plt+0x3e8d0>
   4fbc4:	ldr	r1, [r5, #96]	; 0x60
   4fbc8:	lsl	r0, sl, r7
   4fbcc:	cmp	r7, #1
   4fbd0:	orr	r1, r1, r0
   4fbd4:	str	r1, [r5, #96]	; 0x60
   4fbd8:	beq	4fc00 <fputs@plt+0x3e84c>
   4fbdc:	ldr	r1, [r5]
   4fbe0:	ldr	r1, [r1, #16]
   4fbe4:	add	r1, r1, r7, lsl #4
   4fbe8:	ldr	r1, [r1, #4]
   4fbec:	ldrb	r1, [r1, #9]
   4fbf0:	cmp	r1, #0
   4fbf4:	ldrne	r1, [r5, #100]	; 0x64
   4fbf8:	orrne	r1, r1, r0
   4fbfc:	strne	r1, [r5, #100]	; 0x64
   4fc00:	ldr	r1, [r8, #16]
   4fc04:	ldr	r2, [sp, #76]	; 0x4c
   4fc08:	add	r1, r1, r7, lsl #4
   4fc0c:	ldr	r2, [r2, #336]	; 0x150
   4fc10:	ldr	r1, [r1, #12]
   4fc14:	ands	r3, r2, r0
   4fc18:	mov	r0, r5
   4fc1c:	mov	r2, r7
   4fc20:	ldr	r9, [r1, #4]
   4fc24:	ldr	r1, [sp, #72]	; 0x48
   4fc28:	movwne	r3, #1
   4fc2c:	ldr	r1, [r1, r7, lsl #2]
   4fc30:	str	r1, [sp]
   4fc34:	mov	r1, #2
   4fc38:	bl	4a1bc <fputs@plt+0x38e08>
   4fc3c:	mov	r1, r0
   4fc40:	mov	r0, r5
   4fc44:	mov	r2, r9
   4fc48:	mvn	r3, #13
   4fc4c:	bl	1d530 <fputs@plt+0xc17c>
   4fc50:	ldrb	r1, [r8, #149]	; 0x95
   4fc54:	ldr	r0, [sp, #76]	; 0x4c
   4fc58:	cmp	r1, #0
   4fc5c:	bne	4fc84 <fputs@plt+0x3e8d0>
   4fc60:	ldr	r1, [r5]
   4fc64:	ldrb	r1, [r1, #69]	; 0x45
   4fc68:	cmp	r1, #0
   4fc6c:	bne	4fc84 <fputs@plt+0x3e8d0>
   4fc70:	ldr	r1, [r5, #32]
   4fc74:	ldr	r2, [r5, #4]
   4fc78:	add	r1, r1, r1, lsl #2
   4fc7c:	add	r1, r2, r1, lsl #2
   4fc80:	strb	sl, [r1, #-17]	; 0xffffffef
   4fc84:	ldr	r1, [r8, #20]
   4fc88:	add	r7, r7, #1
   4fc8c:	cmp	r7, r1
   4fc90:	blt	4fbb8 <fputs@plt+0x3e804>
   4fc94:	ldr	r1, [r0, #456]	; 0x1c8
   4fc98:	cmp	r1, #1
   4fc9c:	blt	4fd24 <fputs@plt+0x3e970>
   4fca0:	mov	r9, #0
   4fca4:	mov	r6, #0
   4fca8:	ldr	r0, [r0, #524]	; 0x20c
   4fcac:	mov	r7, #0
   4fcb0:	ldr	r0, [r0, r6, lsl #2]
   4fcb4:	ldr	r0, [r0, #56]	; 0x38
   4fcb8:	cmp	r0, #0
   4fcbc:	beq	4fce4 <fputs@plt+0x3e930>
   4fcc0:	ldr	r1, [r0]
   4fcc4:	cmp	r1, r8
   4fcc8:	beq	4fce0 <fputs@plt+0x3e92c>
   4fccc:	ldr	r0, [r0, #24]
   4fcd0:	cmp	r0, #0
   4fcd4:	bne	4fcc0 <fputs@plt+0x3e90c>
   4fcd8:	mov	r7, #0
   4fcdc:	b	4fce4 <fputs@plt+0x3e930>
   4fce0:	mov	r7, r0
   4fce4:	mov	r0, r5
   4fce8:	mov	r1, #149	; 0x95
   4fcec:	mov	r2, #0
   4fcf0:	mov	r3, #0
   4fcf4:	str	r9, [sp]
   4fcf8:	bl	4a1bc <fputs@plt+0x38e08>
   4fcfc:	mov	r1, r0
   4fd00:	mov	r0, r5
   4fd04:	mov	r2, r7
   4fd08:	mvn	r3, #9
   4fd0c:	bl	1d530 <fputs@plt+0xc17c>
   4fd10:	ldr	r0, [sp, #76]	; 0x4c
   4fd14:	add	r6, r6, #1
   4fd18:	ldr	r1, [r0, #456]	; 0x1c8
   4fd1c:	cmp	r6, r1
   4fd20:	blt	4fca8 <fputs@plt+0x3e8f4>
   4fd24:	mov	r6, #0
   4fd28:	str	r6, [r0, #456]	; 0x1c8
   4fd2c:	bl	60898 <fputs@plt+0x4f4e4>
   4fd30:	ldr	r1, [sp, #76]	; 0x4c
   4fd34:	mov	r9, r0
   4fd38:	ldr	r0, [r1, #404]	; 0x194
   4fd3c:	cmp	r0, #1
   4fd40:	blt	4fd90 <fputs@plt+0x3e9dc>
   4fd44:	ldr	r0, [r1, #408]	; 0x198
   4fd48:	mov	r1, #148	; 0x94
   4fd4c:	ldr	r2, [r0, r6, lsl #4]!
   4fd50:	ldr	r7, [r0, #12]
   4fd54:	ldr	r3, [r0, #4]
   4fd58:	ldrb	r0, [r0, #8]
   4fd5c:	str	r0, [sp]
   4fd60:	mov	r0, r9
   4fd64:	bl	4a1bc <fputs@plt+0x38e08>
   4fd68:	mov	r1, r0
   4fd6c:	mov	r0, r9
   4fd70:	mov	r2, r7
   4fd74:	mvn	r3, #1
   4fd78:	bl	1d530 <fputs@plt+0xc17c>
   4fd7c:	ldr	r1, [sp, #76]	; 0x4c
   4fd80:	add	r6, r6, #1
   4fd84:	ldr	r0, [r1, #404]	; 0x194
   4fd88:	cmp	r6, r0
   4fd8c:	blt	4fd44 <fputs@plt+0x3e990>
   4fd90:	ldr	sl, [r1, #412]	; 0x19c
   4fd94:	cmp	sl, #0
   4fd98:	beq	4fe64 <fputs@plt+0x3eab0>
   4fd9c:	ldr	r0, [sp, #76]	; 0x4c
   4fda0:	ldr	r5, [r0]
   4fda4:	ldr	r6, [r0, #8]
   4fda8:	ldr	r2, [sl, #8]
   4fdac:	ldr	r0, [r5, #16]
   4fdb0:	ldr	r9, [sl, #12]
   4fdb4:	mov	r1, #0
   4fdb8:	add	r0, r0, r2, lsl #4
   4fdbc:	ldr	r0, [r0, #12]
   4fdc0:	ldr	r3, [r0, #72]	; 0x48
   4fdc4:	mov	r0, #54	; 0x36
   4fdc8:	str	r0, [sp]
   4fdcc:	ldr	r0, [sp, #76]	; 0x4c
   4fdd0:	bl	60a24 <fputs@plt+0x4f670>
   4fdd4:	ldr	r0, [sl, #4]
   4fdd8:	sub	r7, r9, #1
   4fddc:	mov	r1, #97	; 0x61
   4fde0:	mov	r2, #0
   4fde4:	mov	r3, r7
   4fde8:	ldr	r0, [r0]
   4fdec:	str	r0, [sp, #72]	; 0x48
   4fdf0:	mov	r0, #0
   4fdf4:	str	r0, [sp]
   4fdf8:	mov	r0, r6
   4fdfc:	bl	4a1bc <fputs@plt+0x38e08>
   4fe00:	ldr	r2, [sp, #72]	; 0x48
   4fe04:	mov	r1, r0
   4fe08:	mov	r0, r6
   4fe0c:	mov	r3, #0
   4fe10:	bl	1d530 <fputs@plt+0xc17c>
   4fe14:	movw	r2, #60308	; 0xeb94
   4fe18:	mov	r0, r6
   4fe1c:	mov	r1, #10
   4fe20:	movt	r2, #8
   4fe24:	bl	1d444 <fputs@plt+0xc090>
   4fe28:	cmp	r0, #0
   4fe2c:	movne	r1, #16
   4fe30:	strne	r9, [r0, #52]	; 0x34
   4fe34:	strne	r7, [r0, #64]	; 0x40
   4fe38:	strne	r9, [r0, #72]	; 0x48
   4fe3c:	strbne	r1, [r0, #63]	; 0x3f
   4fe40:	addne	r1, r9, #1
   4fe44:	strne	r9, [r0, #112]	; 0x70
   4fe48:	strne	r9, [r0, #168]	; 0xa8
   4fe4c:	strne	r9, [r0, #8]
   4fe50:	strne	r1, [r0, #12]
   4fe54:	strne	r1, [r0, #88]	; 0x58
   4fe58:	ldrne	sl, [sl]
   4fe5c:	cmpne	sl, #0
   4fe60:	bne	4fda8 <fputs@plt+0x3e9f4>
   4fe64:	ldr	r5, [sp, #76]	; 0x4c
   4fe68:	ldr	r9, [r5, #324]	; 0x144
   4fe6c:	cmp	r9, #0
   4fe70:	beq	4feb4 <fputs@plt+0x3eb00>
   4fe74:	mov	r7, #0
   4fe78:	strb	r7, [r5, #23]
   4fe7c:	ldr	r0, [r9]
   4fe80:	cmp	r0, #1
   4fe84:	blt	4feb4 <fputs@plt+0x3eb00>
   4fe88:	mov	r6, #0
   4fe8c:	ldr	r0, [r9, #4]
   4fe90:	ldr	r1, [r0, r7]!
   4fe94:	ldr	r2, [r0, #16]
   4fe98:	mov	r0, r5
   4fe9c:	bl	6094c <fputs@plt+0x4f598>
   4fea0:	ldr	r0, [r9]
   4fea4:	add	r6, r6, #1
   4fea8:	add	r7, r7, #20
   4feac:	cmp	r6, r0
   4feb0:	blt	4fe8c <fputs@plt+0x3ead8>
   4feb4:	mov	r0, #0
   4feb8:	mov	r1, #13
   4febc:	mov	r2, #0
   4fec0:	mov	r3, #1
   4fec4:	str	r0, [sp]
   4fec8:	ldr	r5, [sp, #68]	; 0x44
   4fecc:	mov	r0, r5
   4fed0:	bl	4a1bc <fputs@plt+0x38e08>
   4fed4:	ldr	r0, [sp, #76]	; 0x4c
   4fed8:	ldr	r0, [r0, #68]	; 0x44
   4fedc:	cmp	r0, #0
   4fee0:	bne	4fef0 <fputs@plt+0x3eb3c>
   4fee4:	ldrb	r0, [r8, #69]	; 0x45
   4fee8:	cmp	r0, #0
   4feec:	beq	4ff00 <fputs@plt+0x3eb4c>
   4fef0:	ldr	r1, [sp, #76]	; 0x4c
   4fef4:	mov	r0, #1
   4fef8:	str	r0, [r1, #12]
   4fefc:	b	4f518 <fputs@plt+0x3e164>
   4ff00:	ldr	r0, [sp, #76]	; 0x4c
   4ff04:	ldr	r0, [r0, #412]	; 0x19c
   4ff08:	cmp	r0, #0
   4ff0c:	beq	4ff28 <fputs@plt+0x3eb74>
   4ff10:	ldr	r0, [sp, #76]	; 0x4c
   4ff14:	ldr	r0, [r0, #72]	; 0x48
   4ff18:	cmp	r0, #0
   4ff1c:	ldreq	r1, [sp, #76]	; 0x4c
   4ff20:	moveq	r0, #1
   4ff24:	streq	r0, [r1, #72]	; 0x48
   4ff28:	mov	r0, r5
   4ff2c:	ldr	r5, [sp, #76]	; 0x4c
   4ff30:	mov	r1, r5
   4ff34:	bl	1d5d0 <fputs@plt+0xc21c>
   4ff38:	mov	r0, #101	; 0x65
   4ff3c:	str	r0, [r5, #12]
   4ff40:	b	4f518 <fputs@plt+0x3e164>
   4ff44:	mov	r0, #0
   4ff48:	str	r0, [sp, #64]	; 0x40
   4ff4c:	mov	r0, #0
   4ff50:	mov	r2, #72	; 0x48
   4ff54:	mov	r3, #0
   4ff58:	str	r0, [sp, #68]	; 0x44
   4ff5c:	mov	r0, r7
   4ff60:	bl	238bc <fputs@plt+0x12508>
   4ff64:	str	r0, [sp, #72]	; 0x48
   4ff68:	ldr	r0, [sp, #72]	; 0x48
   4ff6c:	ldr	r2, [sp, #76]	; 0x4c
   4ff70:	cmp	r0, #0
   4ff74:	beq	50038 <fputs@plt+0x3ec84>
   4ff78:	ldr	sl, [sp, #72]	; 0x48
   4ff7c:	mov	r6, r2
   4ff80:	mov	r1, #0
   4ff84:	mov	r2, #72	; 0x48
   4ff88:	mov	r0, sl
   4ff8c:	bl	11174 <memset@plt>
   4ff90:	mov	r0, #1
   4ff94:	str	sl, [r6, #488]	; 0x1e8
   4ff98:	strh	r0, [sl, #36]	; 0x24
   4ff9c:	ldrsh	r0, [r9, #34]	; 0x22
   4ffa0:	strh	r0, [sl, #34]	; 0x22
   4ffa4:	sub	r0, r0, #1
   4ffa8:	asr	r1, r0, #31
   4ffac:	add	r0, r0, r1, lsr #29
   4ffb0:	mvn	r1, #127	; 0x7f
   4ffb4:	and	r0, r1, r0, lsl #4
   4ffb8:	add	r6, r0, #128	; 0x80
   4ffbc:	ldr	r0, [sp, #68]	; 0x44
   4ffc0:	cmp	r0, #0
   4ffc4:	beq	4ffd8 <fputs@plt+0x3ec24>
   4ffc8:	mov	r0, r6
   4ffcc:	mov	r1, #0
   4ffd0:	bl	142d0 <fputs@plt+0x2f1c>
   4ffd4:	b	4ffe8 <fputs@plt+0x3ec34>
   4ffd8:	mov	r0, r7
   4ffdc:	mov	r2, r6
   4ffe0:	mov	r3, #0
   4ffe4:	bl	238bc <fputs@plt+0x12508>
   4ffe8:	mov	sl, r0
   4ffec:	cmp	r0, #0
   4fff0:	beq	50004 <fputs@plt+0x3ec50>
   4fff4:	mov	r0, sl
   4fff8:	mov	r1, #0
   4fffc:	mov	r2, r6
   50000:	bl	11174 <memset@plt>
   50004:	ldr	r6, [sp, #72]	; 0x48
   50008:	movw	r1, #13309	; 0x33fd
   5000c:	mov	r0, r7
   50010:	movt	r1, #9
   50014:	str	sl, [r6, #4]
   50018:	ldr	r2, [r9]
   5001c:	bl	1d380 <fputs@plt+0xbfcc>
   50020:	cmp	r0, #0
   50024:	str	r0, [r6]
   50028:	ldrne	r0, [sp, #72]	; 0x48
   5002c:	ldrne	r0, [r0, #4]
   50030:	cmpne	r0, #0
   50034:	bne	50108 <fputs@plt+0x3ed54>
   50038:	mov	r0, r7
   5003c:	mov	r1, r8
   50040:	bl	481e0 <fputs@plt+0x36e2c>
   50044:	ldr	lr, [fp, #-76]	; 0xffffffb4
   50048:	movw	r3, #59620	; 0xe8e4
   5004c:	movt	r3, #8
   50050:	ldrb	r0, [r3, lr, lsl #1]
   50054:	ldr	r3, [fp, #-72]	; 0xffffffb8
   50058:	movw	r2, #61656	; 0xf0d8
   5005c:	movt	r2, #8
   50060:	lsl	r1, r3, #4
   50064:	ldrh	r1, [r5, -r1]
   50068:	add	r1, r2, r1, lsl #1
   5006c:	movw	r2, #56622	; 0xdd2e
   50070:	ldrsh	r1, [r1]
   50074:	movt	r2, #8
   50078:	add	r1, r1, r0
   5007c:	add	r1, r2, r1, lsl #1
   50080:	movw	r2, #974	; 0x3ce
   50084:	ldrh	r1, [r1]
   50088:	cmp	r1, r2
   5008c:	bhi	500c0 <fputs@plt+0x3ed0c>
   50090:	ldr	r2, [r4]
   50094:	rsb	r3, r3, #1
   50098:	lsr	r7, r1, #3
   5009c:	cmp	r7, #54	; 0x36
   500a0:	add	r2, r3, r2
   500a4:	str	r2, [r4]
   500a8:	movw	r2, #326	; 0x146
   500ac:	addhi	r1, r1, r2
   500b0:	lsl	r2, r3, #4
   500b4:	strh	r1, [r5, r2]!
   500b8:	strb	r0, [r5, #2]
   500bc:	b	50100 <fputs@plt+0x3ed4c>
   500c0:	ldm	r4, {r0, r5}
   500c4:	sub	r0, r0, r3
   500c8:	cmp	r0, #0
   500cc:	str	r0, [r4]
   500d0:	blt	500fc <fputs@plt+0x3ed48>
   500d4:	sub	r1, r0, #1
   500d8:	mov	r2, r4
   500dc:	str	r1, [r2], r0, lsl #4
   500e0:	mov	r0, r4
   500e4:	ldrb	r1, [r2, #10]
   500e8:	add	r2, r2, #12
   500ec:	bl	50830 <fputs@plt+0x3f47c>
   500f0:	ldr	r0, [r4]
   500f4:	cmn	r0, #1
   500f8:	bgt	500d4 <fputs@plt+0x3ed20>
   500fc:	str	r5, [r4, #4]
   50100:	sub	sp, fp, #28
   50104:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50108:	ldr	sl, [sp, #72]	; 0x48
   5010c:	ldr	r1, [r9, #4]
   50110:	ldrsh	r2, [sl, #34]	; 0x22
   50114:	lsl	r2, r2, #4
   50118:	bl	1121c <memcpy@plt>
   5011c:	ldrsh	r0, [sl, #34]	; 0x22
   50120:	cmp	r0, #1
   50124:	blt	50164 <fputs@plt+0x3edb0>
   50128:	mov	r6, #0
   5012c:	ldr	r0, [sp, #72]	; 0x48
   50130:	ldr	sl, [r0, #4]
   50134:	mov	r0, r7
   50138:	ldr	r1, [sl, r6, lsl #4]!
   5013c:	bl	1b704 <fputs@plt+0xa350>
   50140:	str	r0, [sl]
   50144:	mov	r0, #0
   50148:	add	r6, r6, #1
   5014c:	str	r0, [sl, #4]
   50150:	str	r0, [sl, #8]
   50154:	ldr	sl, [sp, #72]	; 0x48
   50158:	ldrsh	r0, [sl, #34]	; 0x22
   5015c:	cmp	r6, r0
   50160:	blt	5012c <fputs@plt+0x3ed78>
   50164:	ldr	r0, [r7, #16]
   50168:	ldr	r1, [sp, #64]	; 0x40
   5016c:	mov	r2, #1
   50170:	add	r0, r0, r1, lsl #4
   50174:	ldr	r0, [r0, #12]
   50178:	str	r0, [sl, #64]	; 0x40
   5017c:	ldr	r0, [r9, #44]	; 0x2c
   50180:	strh	r2, [sl, #36]	; 0x24
   50184:	mov	r9, r1
   50188:	str	r0, [sl, #44]	; 0x2c
   5018c:	ldr	sl, [sp, #76]	; 0x4c
   50190:	ldr	r6, [sl, #416]	; 0x1a0
   50194:	mov	r0, sl
   50198:	bl	66394 <fputs@plt+0x54fe0>
   5019c:	cmp	r6, #0
   501a0:	mov	r1, #1
   501a4:	moveq	r6, sl
   501a8:	ldr	r0, [r6, #336]	; 0x150
   501ac:	orr	r0, r0, r1, lsl r9
   501b0:	str	r0, [r6, #336]	; 0x150
   501b4:	mov	r0, sl
   501b8:	bl	60898 <fputs@plt+0x4f4e4>
   501bc:	cmp	r0, #0
   501c0:	beq	50038 <fputs@plt+0x3ec84>
   501c4:	ldr	r1, [sl]
   501c8:	ldr	r2, [sp, #64]	; 0x40
   501cc:	ldr	r0, [sl, #8]
   501d0:	mov	r3, #1
   501d4:	ldr	r1, [r1, #16]
   501d8:	add	r1, r1, r2, lsl #4
   501dc:	ldr	r1, [r1, #12]
   501e0:	ldr	r1, [r1]
   501e4:	add	r1, r1, #1
   501e8:	str	r1, [sp]
   501ec:	mov	r1, #52	; 0x34
   501f0:	bl	4a1bc <fputs@plt+0x38e08>
   501f4:	b	50038 <fputs@plt+0x3ec84>
   501f8:	movw	r1, #12978	; 0x32b2
   501fc:	movt	r1, #9
   50200:	b	4f500 <fputs@plt+0x3e14c>
   50204:	mov	r0, #0
   50208:	mov	r1, #26
   5020c:	str	r0, [sp]
   50210:	mov	r0, r5
   50214:	ldr	r2, [sp, #64]	; 0x40
   50218:	bl	66940 <fputs@plt+0x5558c>
   5021c:	cmp	r0, #0
   50220:	bne	4de94 <fputs@plt+0x3cae0>
   50224:	ldr	r1, [sp, #68]	; 0x44
   50228:	mov	r0, r5
   5022c:	bl	6a8a0 <fputs@plt+0x594ec>
   50230:	cmp	r0, #0
   50234:	bne	4de94 <fputs@plt+0x3cae0>
   50238:	ldr	r0, [sp, #68]	; 0x44
   5023c:	mov	r1, #0
   50240:	str	r1, [sp, #60]	; 0x3c
   50244:	ldrb	r0, [r0, #42]	; 0x2a
   50248:	tst	r0, #16
   5024c:	beq	504a4 <fputs@plt+0x3f0f0>
   50250:	ldr	r0, [sp, #68]	; 0x44
   50254:	ldr	r1, [r0, #56]	; 0x38
   50258:	mov	r0, #0
   5025c:	b	50270 <fputs@plt+0x3eebc>
   50260:	ldr	r2, [r1]
   50264:	cmp	r2, r7
   50268:	beq	50488 <fputs@plt+0x3f0d4>
   5026c:	ldr	r1, [r1, #24]
   50270:	cmp	r1, #0
   50274:	bne	50260 <fputs@plt+0x3eeac>
   50278:	b	5048c <fputs@plt+0x3f0d8>
   5027c:	ldr	r0, [sp, #56]	; 0x38
   50280:	cmp	r0, #0
   50284:	beq	502f4 <fputs@plt+0x3ef40>
   50288:	ldr	r0, [sp, #76]	; 0x4c
   5028c:	mov	r1, r9
   50290:	bl	66394 <fputs@plt+0x54fe0>
   50294:	b	4fa04 <fputs@plt+0x3e650>
   50298:	movw	r1, #13090	; 0x3322
   5029c:	movt	r1, #9
   502a0:	b	4f500 <fputs@plt+0x3e14c>
   502a4:	ldr	r0, [sp, #76]	; 0x4c
   502a8:	movw	r1, #11333	; 0x2c45
   502ac:	movt	r1, #9
   502b0:	bl	1d2fc <fputs@plt+0xbf48>
   502b4:	b	4fa04 <fputs@plt+0x3e650>
   502b8:	mov	r5, #0
   502bc:	movw	r0, #11408	; 0x2c90
   502c0:	movw	r2, #11415	; 0x2c97
   502c4:	str	r5, [sp]
   502c8:	movt	r0, #9
   502cc:	movt	r2, #9
   502d0:	ldr	r1, [sp, #52]	; 0x34
   502d4:	ldr	r7, [sp, #36]	; 0x24
   502d8:	cmp	r1, #35	; 0x23
   502dc:	movw	r1, #11371	; 0x2c6b
   502e0:	mov	r3, r7
   502e4:	moveq	r2, r0
   502e8:	ldr	r0, [sp, #76]	; 0x4c
   502ec:	movt	r1, #9
   502f0:	b	50328 <fputs@plt+0x3ef74>
   502f4:	ldr	r0, [sp, #76]	; 0x4c
   502f8:	ldr	r2, [sp, #40]	; 0x28
   502fc:	movw	r1, #11307	; 0x2c2b
   50300:	movt	r1, #9
   50304:	bl	1d2fc <fputs@plt+0xbf48>
   50308:	b	4fa04 <fputs@plt+0x3e650>
   5030c:	ldr	r7, [sp, #36]	; 0x24
   50310:	ldr	r0, [sp, #76]	; 0x4c
   50314:	movw	r1, #11421	; 0x2c9d
   50318:	mov	r3, #0
   5031c:	mov	r5, #0
   50320:	movt	r1, #9
   50324:	mov	r2, r7
   50328:	bl	1d2fc <fputs@plt+0xbf48>
   5032c:	b	4e8f4 <fputs@plt+0x3d540>
   50330:	movw	r7, #48576	; 0xbdc0
   50334:	movt	r7, #65520	; 0xfff0
   50338:	b	50340 <fputs@plt+0x3ef8c>
   5033c:	mov	r7, #0
   50340:	ldr	r1, [sl, #16]
   50344:	ldr	r0, [sp, #48]	; 0x30
   50348:	mov	r3, r5
   5034c:	ldr	r2, [r1, r7, lsl #4]
   50350:	cmp	r0, #0
   50354:	mov	r0, r2
   50358:	str	r2, [sp, #56]	; 0x38
   5035c:	mov	r2, r6
   50360:	ldrne	r0, [r1, #16]
   50364:	mov	r1, #7
   50368:	cmp	r7, #1
   5036c:	movweq	r1, #5
   50370:	str	r0, [sp]
   50374:	ldr	r0, [sp, #48]	; 0x30
   50378:	cmp	r0, #0
   5037c:	ldr	r0, [sp, #76]	; 0x4c
   50380:	movwne	r1, #5
   50384:	bl	66940 <fputs@plt+0x5558c>
   50388:	cmp	r0, #0
   5038c:	bne	4fa04 <fputs@plt+0x3e650>
   50390:	ldr	r0, [sp, #56]	; 0x38
   50394:	movw	r2, #1129	; 0x469
   50398:	cmp	r7, #1
   5039c:	mov	r1, #18
   503a0:	mov	r3, #0
   503a4:	movt	r2, #9
   503a8:	str	r0, [sp]
   503ac:	movw	r0, #1110	; 0x456
   503b0:	movt	r0, #9
   503b4:	moveq	r2, r0
   503b8:	ldr	r0, [sp, #76]	; 0x4c
   503bc:	bl	66940 <fputs@plt+0x5558c>
   503c0:	cmp	r0, #0
   503c4:	bne	4fa04 <fputs@plt+0x3e650>
   503c8:	mov	r0, sl
   503cc:	mov	r2, #36	; 0x24
   503d0:	mov	r3, #0
   503d4:	bl	238bc <fputs@plt+0x12508>
   503d8:	cmp	r0, #0
   503dc:	beq	4fa04 <fputs@plt+0x3e650>
   503e0:	ldr	r7, [sp, #36]	; 0x24
   503e4:	mov	r5, r0
   503e8:	str	r6, [r0]
   503ec:	vmov.i32	q8, #0	; 0x00000000
   503f0:	add	r0, r0, #20
   503f4:	vst1.8	{d16-d17}, [r0]
   503f8:	add	r0, r5, #4
   503fc:	vst1.8	{d16-d17}, [r0]
   50400:	mov	r0, sl
   50404:	ldr	r1, [r7, #16]
   50408:	bl	1b704 <fputs@plt+0xa350>
   5040c:	str	r0, [r5, #4]
   50410:	ldr	r2, [sp, #52]	; 0x34
   50414:	ldr	r1, [sp, #44]	; 0x2c
   50418:	mov	r3, #0
   5041c:	mov	r6, #0
   50420:	ldr	r0, [sl, #16]
   50424:	cmp	r2, #35	; 0x23
   50428:	add	r0, r0, r9, lsl #4
   5042c:	ldr	r0, [r0, #12]
   50430:	str	r0, [r5, #20]
   50434:	ldr	r0, [sp, #32]
   50438:	ldr	r0, [r0, #64]	; 0x40
   5043c:	strb	r1, [r5, #8]
   50440:	mov	r1, #2
   50444:	movweq	r1, #1
   50448:	cmp	r2, #49	; 0x31
   5044c:	mov	r2, #1
   50450:	movweq	r1, #1
   50454:	strb	r1, [r5, #9]
   50458:	ldr	r1, [sp, #72]	; 0x48
   5045c:	str	r0, [r5, #24]
   50460:	mov	r0, sl
   50464:	bl	65170 <fputs@plt+0x53dbc>
   50468:	ldr	r1, [sp, #68]	; 0x44
   5046c:	str	r0, [r5, #12]
   50470:	mov	r0, sl
   50474:	bl	659f0 <fputs@plt+0x5463c>
   50478:	str	r0, [r5, #16]
   5047c:	ldr	r0, [sp, #76]	; 0x4c
   50480:	str	r5, [r0, #492]	; 0x1ec
   50484:	b	4e8f4 <fputs@plt+0x3d540>
   50488:	mov	r0, r1
   5048c:	ldr	r1, [r0, #8]
   50490:	ldr	r1, [r1]
   50494:	ldr	r1, [r1, #76]	; 0x4c
   50498:	cmp	r1, #0
   5049c:	movne	r1, r0
   504a0:	str	r1, [sp, #60]	; 0x3c
   504a4:	mov	r0, r5
   504a8:	bl	60898 <fputs@plt+0x4f4e4>
   504ac:	cmp	r0, #0
   504b0:	str	r0, [sp, #56]	; 0x38
   504b4:	beq	4de94 <fputs@plt+0x3cae0>
   504b8:	ldr	r6, [r5, #416]	; 0x1a0
   504bc:	mov	r0, r5
   504c0:	mov	r1, sl
   504c4:	str	r5, [sp, #76]	; 0x4c
   504c8:	bl	66394 <fputs@plt+0x54fe0>
   504cc:	ldr	r2, [sp, #76]	; 0x4c
   504d0:	cmp	r6, #0
   504d4:	mov	r1, #1
   504d8:	mov	r3, #1
   504dc:	moveq	r6, r2
   504e0:	ldr	r0, [r6, #336]	; 0x150
   504e4:	orr	r0, r0, r1, lsl sl
   504e8:	ldr	r1, [sp, #60]	; 0x3c
   504ec:	str	r0, [r6, #336]	; 0x150
   504f0:	ldrb	r0, [r6, #20]
   504f4:	cmp	r1, #0
   504f8:	movwne	r1, #1
   504fc:	orr	r0, r0, r1
   50500:	strb	r0, [r6, #20]
   50504:	ldr	r1, [r2]
   50508:	ldr	r0, [r2, #8]
   5050c:	mov	r2, sl
   50510:	ldr	r1, [r1, #16]
   50514:	add	r1, r1, sl, lsl #4
   50518:	ldr	r1, [r1, #12]
   5051c:	ldr	r1, [r1]
   50520:	add	r1, r1, #1
   50524:	str	r1, [sp]
   50528:	mov	r1, #52	; 0x34
   5052c:	bl	4a1bc <fputs@plt+0x38e08>
   50530:	ldr	r0, [sp, #60]	; 0x3c
   50534:	cmp	r0, #0
   50538:	beq	505c8 <fputs@plt+0x3f214>
   5053c:	ldr	r0, [r5, #76]	; 0x4c
   50540:	mov	r1, #97	; 0x61
   50544:	mov	r2, #0
   50548:	add	r0, r0, #1
   5054c:	str	r0, [r5, #76]	; 0x4c
   50550:	mov	r3, r0
   50554:	str	r0, [sp, #52]	; 0x34
   50558:	mov	r0, #0
   5055c:	str	r0, [sp]
   50560:	ldr	r6, [sp, #56]	; 0x38
   50564:	mov	r0, r6
   50568:	bl	4a1bc <fputs@plt+0x38e08>
   5056c:	mov	r1, r0
   50570:	mov	r0, r6
   50574:	mov	r2, r9
   50578:	mov	r3, #0
   5057c:	bl	1d530 <fputs@plt+0xc17c>
   50580:	mov	r0, #0
   50584:	mov	r1, #155	; 0x9b
   50588:	mov	r3, #0
   5058c:	str	r0, [sp]
   50590:	mov	r0, r6
   50594:	ldr	r2, [sp, #52]	; 0x34
   50598:	bl	4a1bc <fputs@plt+0x38e08>
   5059c:	ldr	r2, [sp, #60]	; 0x3c
   505a0:	mov	r1, r0
   505a4:	mov	r0, r6
   505a8:	mvn	r3, #9
   505ac:	bl	1d530 <fputs@plt+0xc17c>
   505b0:	ldr	r1, [sp, #76]	; 0x4c
   505b4:	ldr	r0, [r1, #416]	; 0x1a0
   505b8:	cmp	r0, #0
   505bc:	moveq	r0, r1
   505c0:	mov	r1, #1
   505c4:	strb	r1, [r0, #21]
   505c8:	ldr	r0, [sp, #68]	; 0x44
   505cc:	mov	r1, #0
   505d0:	str	r1, [sp, #60]	; 0x3c
   505d4:	ldr	r0, [r0]
   505d8:	str	r0, [sp, #56]	; 0x38
   505dc:	cmn	r0, #1
   505e0:	ldrne	r0, [sp, #56]	; 0x38
   505e4:	ldrbne	r1, [r0]
   505e8:	cmpne	r1, #0
   505ec:	beq	5063c <fputs@plt+0x3f288>
   505f0:	mov	r0, #0
   505f4:	str	r0, [sp, #60]	; 0x3c
   505f8:	ldr	r0, [sp, #56]	; 0x38
   505fc:	uxtb	r1, r1
   50600:	cmp	r1, #192	; 0xc0
   50604:	bcc	5061c <fputs@plt+0x3f268>
   50608:	ldrb	r1, [r0, #1]!
   5060c:	and	r2, r1, #192	; 0xc0
   50610:	cmp	r2, #128	; 0x80
   50614:	beq	50608 <fputs@plt+0x3f254>
   50618:	b	50624 <fputs@plt+0x3f270>
   5061c:	add	r0, r0, #1
   50620:	ldrb	r1, [r0]
   50624:	ldr	r2, [sp, #60]	; 0x3c
   50628:	cmp	r1, #0
   5062c:	cmnne	r0, #1
   50630:	add	r2, r2, #1
   50634:	str	r2, [sp, #60]	; 0x3c
   50638:	bne	505fc <fputs@plt+0x3f248>
   5063c:	ldrb	r0, [r7, #26]
   50640:	tst	r0, #8
   50644:	beq	50670 <fputs@plt+0x3f2bc>
   50648:	ldr	r0, [sp, #68]	; 0x44
   5064c:	ldr	r1, [sp, #56]	; 0x38
   50650:	sub	r2, fp, #64	; 0x40
   50654:	ldr	r0, [r0, #64]	; 0x40
   50658:	add	r0, r0, #56	; 0x38
   5065c:	bl	47784 <fputs@plt+0x363d0>
   50660:	cmp	r0, #0
   50664:	ldrne	r6, [r0, #8]
   50668:	cmpne	r6, #0
   5066c:	bne	507b4 <fputs@plt+0x3f400>
   50670:	str	r9, [sp]
   50674:	str	r9, [sp, #4]
   50678:	str	r9, [sp, #8]
   5067c:	str	r9, [sp, #12]
   50680:	str	r9, [sp, #16]
   50684:	movw	r3, #1129	; 0x469
   50688:	movw	r1, #12307	; 0x3013
   5068c:	cmp	sl, #1
   50690:	ldr	r0, [sp, #60]	; 0x3c
   50694:	movt	r3, #9
   50698:	movt	r1, #9
   5069c:	str	r0, [sp, #20]
   506a0:	ldr	r0, [sp, #56]	; 0x38
   506a4:	str	r0, [sp, #24]
   506a8:	movw	r0, #1110	; 0x456
   506ac:	ldr	r6, [sp, #64]	; 0x40
   506b0:	movt	r0, #9
   506b4:	moveq	r3, r0
   506b8:	mov	r0, r5
   506bc:	mov	r2, r6
   506c0:	bl	66ed4 <fputs@plt+0x55b20>
   506c4:	movw	r1, #4725	; 0x1275
   506c8:	mov	r0, r7
   506cc:	mov	r2, r6
   506d0:	movt	r1, #9
   506d4:	bl	22808 <fputs@plt+0x11454>
   506d8:	cmp	r0, #0
   506dc:	beq	50704 <fputs@plt+0x3f350>
   506e0:	ldr	r0, [sp, #68]	; 0x44
   506e4:	movw	r1, #12691	; 0x3193
   506e8:	mov	r3, r9
   506ec:	movt	r1, #9
   506f0:	ldr	r0, [r0]
   506f4:	str	r0, [sp]
   506f8:	mov	r0, r5
   506fc:	ldr	r2, [sp, #64]	; 0x40
   50700:	bl	66ed4 <fputs@plt+0x55b20>
   50704:	ldr	r1, [sp, #68]	; 0x44
   50708:	mov	r0, r5
   5070c:	bl	835e8 <fputs@plt+0x72234>
   50710:	cmp	r0, #0
   50714:	beq	50744 <fputs@plt+0x3f390>
   50718:	movw	r1, #12749	; 0x31cd
   5071c:	mov	sl, r0
   50720:	str	r0, [sp]
   50724:	mov	r0, r5
   50728:	mov	r2, r9
   5072c:	mov	r3, r9
   50730:	movt	r1, #9
   50734:	bl	66ed4 <fputs@plt+0x55b20>
   50738:	mov	r0, r7
   5073c:	mov	r1, sl
   50740:	bl	13ce4 <fputs@plt+0x2930>
   50744:	ldrb	r0, [r7, #26]
   50748:	tst	r0, #8
   5074c:	beq	507a0 <fputs@plt+0x3f3ec>
   50750:	ldr	r0, [sp, #68]	; 0x44
   50754:	sub	r2, fp, #64	; 0x40
   50758:	ldr	r1, [r0]
   5075c:	ldr	r0, [r0, #64]	; 0x40
   50760:	add	r0, r0, #56	; 0x38
   50764:	bl	47784 <fputs@plt+0x363d0>
   50768:	cmp	r0, #0
   5076c:	beq	507a0 <fputs@plt+0x3f3ec>
   50770:	ldr	r6, [r0, #8]
   50774:	b	50798 <fputs@plt+0x3f3e4>
   50778:	ldr	r1, [r6]
   5077c:	ldr	r0, [sp, #68]	; 0x44
   50780:	cmp	r1, r0
   50784:	beq	50794 <fputs@plt+0x3f3e0>
   50788:	ldr	r2, [r1]
   5078c:	mov	r0, r5
   50790:	bl	8368c <fputs@plt+0x722d8>
   50794:	ldr	r6, [r6, #12]
   50798:	cmp	r6, #0
   5079c:	bne	50778 <fputs@plt+0x3f3c4>
   507a0:	ldr	r1, [sp, #68]	; 0x44
   507a4:	mov	r0, r5
   507a8:	mov	r2, r9
   507ac:	bl	8368c <fputs@plt+0x722d8>
   507b0:	b	4de94 <fputs@plt+0x3cae0>
   507b4:	mov	r3, #0
   507b8:	ldr	r1, [r6]
   507bc:	ldr	r0, [r5]
   507c0:	ldr	r2, [r1]
   507c4:	mov	r1, r3
   507c8:	bl	83848 <fputs@plt+0x72494>
   507cc:	ldr	r6, [r6, #12]
   507d0:	mov	r3, r0
   507d4:	cmp	r6, #0
   507d8:	bne	507b8 <fputs@plt+0x3f404>
   507dc:	cmp	r3, #0
   507e0:	beq	50670 <fputs@plt+0x3f2bc>
   507e4:	ldr	r0, [sp, #56]	; 0x38
   507e8:	mov	r6, r3
   507ec:	movw	r1, #12238	; 0x2fce
   507f0:	cmp	sl, #1
   507f4:	movt	r1, #9
   507f8:	stm	sp, {r0, r9}
   507fc:	str	r3, [sp, #8]
   50800:	movw	r0, #1110	; 0x456
   50804:	movw	r3, #1129	; 0x469
   50808:	ldr	r2, [sp, #64]	; 0x40
   5080c:	movt	r0, #9
   50810:	movt	r3, #9
   50814:	moveq	r3, r0
   50818:	mov	r0, r5
   5081c:	bl	66ed4 <fputs@plt+0x55b20>
   50820:	mov	r0, r7
   50824:	mov	r1, r6
   50828:	bl	13ce4 <fputs@plt+0x2930>
   5082c:	b	50670 <fputs@plt+0x3f2bc>
   50830:	sub	r1, r1, #163	; 0xa3
   50834:	cmp	r1, #86	; 0x56
   50838:	bxhi	lr
   5083c:	ldr	r0, [r0, #4]
   50840:	add	r3, pc, #0
   50844:	ldr	pc, [r3, r1, lsl #2]
   50848:			; <UNDEFINED> instruction: 0x000509bc
   5084c:	andeq	r0, r5, r8, lsl #20
   50850:	andeq	r0, r5, r8, lsl #20
   50854:	andeq	r0, r5, r8, lsl #20
   50858:	andeq	r0, r5, r8, lsl #20
   5085c:	andeq	r0, r5, r8, lsl #20
   50860:	andeq	r0, r5, r8, lsl #20
   50864:	andeq	r0, r5, r8, lsl #20
   50868:	andeq	r0, r5, r8, lsl #20
   5086c:			; <UNDEFINED> instruction: 0x000509b0
   50870:			; <UNDEFINED> instruction: 0x000509b0
   50874:	andeq	r0, r5, r8, lsl #20
   50878:	andeq	r0, r5, r8, lsl #20
   5087c:	andeq	r0, r5, r8, lsl #20
   50880:	andeq	r0, r5, r4, lsr #19
   50884:	andeq	r0, r5, r8, lsl #20
   50888:	andeq	r0, r5, r8, lsl #20
   5088c:	andeq	r0, r5, r8, lsl #20
   50890:	andeq	r0, r5, r8, lsl #20
   50894:	andeq	r0, r5, r8, lsl #20
   50898:	andeq	r0, r5, r8, lsl #20
   5089c:	andeq	r0, r5, r8, lsl #20
   508a0:	andeq	r0, r5, r8, lsl #20
   508a4:	andeq	r0, r5, r4, lsr #19
   508a8:	andeq	r0, r5, r4, lsr #19
   508ac:	andeq	r0, r5, r8, lsl #20
   508b0:	andeq	r0, r5, r8, lsl #20
   508b4:	andeq	r0, r5, r8, lsl #20
   508b8:	andeq	r0, r5, r8, lsl #20
   508bc:	andeq	r0, r5, r8, lsl #20
   508c0:	andeq	r0, r5, ip, asr #19
   508c4:			; <UNDEFINED> instruction: 0x000509bc
   508c8:			; <UNDEFINED> instruction: 0x000509bc
   508cc:	andeq	r0, r5, r4, ror #19
   508d0:	andeq	r0, r5, r8, lsl #20
   508d4:	andeq	r0, r5, r8, lsl #20
   508d8:	andeq	r0, r5, r4, lsr #19
   508dc:	andeq	r0, r5, ip, asr #19
   508e0:			; <UNDEFINED> instruction: 0x000509b0
   508e4:	andeq	r0, r5, r4, lsr #19
   508e8:			; <UNDEFINED> instruction: 0x000509b0
   508ec:	andeq	r0, r5, r4, lsr #19
   508f0:	andeq	r0, r5, r8, lsl #20
   508f4:			; <UNDEFINED> instruction: 0x000509bc
   508f8:	andeq	r0, r5, r4, lsr #19
   508fc:	andeq	r0, r5, r4, lsr #19
   50900:	andeq	r0, r5, r4, lsr #19
   50904:	andeq	r0, r5, r8, lsl #20
   50908:	andeq	r0, r5, ip, asr #19
   5090c:	andeq	r0, r5, ip, asr #19
   50910:	andeq	r0, r5, r8, lsl #20
   50914:	andeq	r0, r5, r8, lsl #20
   50918:			; <UNDEFINED> instruction: 0x000509b0
   5091c:	ldrdeq	r0, [r5], -r8
   50920:	ldrdeq	r0, [r5], -r8
   50924:	andeq	r0, r5, r4, lsr #19
   50928:	andeq	r0, r5, r8, lsl #20
   5092c:	ldrdeq	r0, [r5], -r8
   50930:	andeq	r0, r5, r8, lsl #20
   50934:	andeq	r0, r5, r8, lsl #20
   50938:	andeq	r0, r5, r8, lsl #20
   5093c:			; <UNDEFINED> instruction: 0x000509b0
   50940:	andeq	r0, r5, r4, lsr #19
   50944:			; <UNDEFINED> instruction: 0x000509b0
   50948:	andeq	r0, r5, r8, lsl #20
   5094c:	andeq	r0, r5, r8, lsl #20
   50950:	andeq	r0, r5, r8, lsl #20
   50954:	andeq	r0, r5, r8, lsl #20
   50958:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   5095c:	andeq	r0, r5, r8, lsl #20
   50960:	strdeq	r0, [r5], -ip
   50964:	andeq	r0, r5, r8, lsl #20
   50968:			; <UNDEFINED> instruction: 0x000509b0
   5096c:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   50970:	andeq	r0, r5, r8, lsl #20
   50974:	andeq	r0, r5, r8, lsl #20
   50978:	andeq	r0, r5, r8, lsl #20
   5097c:			; <UNDEFINED> instruction: 0x000509b0
   50980:	andeq	r0, r5, r8, lsl #20
   50984:	andeq	r0, r5, r8, lsl #20
   50988:	andeq	r0, r5, r8, lsl #20
   5098c:	andeq	r0, r5, r8, lsl #20
   50990:	andeq	r0, r5, r8, lsl #20
   50994:	andeq	r0, r5, r8, lsl #20
   50998:	andeq	r0, r5, r8, lsl #20
   5099c:	andeq	r0, r5, r8, lsl #20
   509a0:	andeq	r0, r5, r4, ror #19
   509a4:	ldr	r1, [r2]
   509a8:	ldr	r0, [r0]
   509ac:	b	480a8 <fputs@plt+0x36cf4>
   509b0:	ldr	r1, [r2]
   509b4:	ldr	r0, [r0]
   509b8:	b	48008 <fputs@plt+0x36c54>
   509bc:	ldr	r1, [r2]
   509c0:	ldr	r0, [r0]
   509c4:	mov	r2, #1
   509c8:	b	48128 <fputs@plt+0x36d74>
   509cc:	ldr	r1, [r2]
   509d0:	ldr	r0, [r0]
   509d4:	b	481e0 <fputs@plt+0x36e2c>
   509d8:	ldr	r1, [r2]
   509dc:	ldr	r0, [r0]
   509e0:	b	4832c <fputs@plt+0x36f78>
   509e4:	ldr	r1, [r2]
   509e8:	ldr	r0, [r0]
   509ec:	b	482b8 <fputs@plt+0x36f04>
   509f0:	ldr	r1, [r2]
   509f4:	ldr	r0, [r0]
   509f8:	b	4b00c <fputs@plt+0x39c58>
   509fc:	ldr	r1, [r2, #4]
   50a00:	ldr	r0, [r0]
   50a04:	b	4832c <fputs@plt+0x36f78>
   50a08:	bx	lr
   50a0c:	push	{r4, r5, fp, lr}
   50a10:	add	fp, sp, #8
   50a14:	mov	r4, r0
   50a18:	ldr	r0, [r0]
   50a1c:	ldr	r5, [r4, #4]
   50a20:	subs	r0, r0, #1
   50a24:	str	r0, [r4]
   50a28:	blt	50a54 <fputs@plt+0x3f6a0>
   50a2c:	sub	r1, r0, #1
   50a30:	mov	r2, r4
   50a34:	str	r1, [r2], r0, lsl #4
   50a38:	mov	r0, r4
   50a3c:	ldrb	r1, [r2, #10]
   50a40:	add	r2, r2, #12
   50a44:	bl	50830 <fputs@plt+0x3f47c>
   50a48:	ldr	r0, [r4]
   50a4c:	cmn	r0, #1
   50a50:	bgt	50a2c <fputs@plt+0x3f678>
   50a54:	movw	r1, #3980	; 0xf8c
   50a58:	mov	r0, r5
   50a5c:	movt	r1, #9
   50a60:	bl	1d2fc <fputs@plt+0xbf48>
   50a64:	str	r5, [r4, #4]
   50a68:	pop	{r4, r5, fp, pc}
   50a6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   50a70:	add	fp, sp, #24
   50a74:	sub	sp, sp, #8
   50a78:	mov	r6, r0
   50a7c:	ldr	r0, [r0]
   50a80:	mov	r5, r1
   50a84:	mov	r1, r2
   50a88:	bl	669ec <fputs@plt+0x55638>
   50a8c:	cmp	r0, #0
   50a90:	subeq	sp, fp, #24
   50a94:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   50a98:	mov	r4, r0
   50a9c:	mov	r0, r6
   50aa0:	bl	60898 <fputs@plt+0x4f4e4>
   50aa4:	cmp	r0, #0
   50aa8:	beq	50adc <fputs@plt+0x3f728>
   50aac:	mov	r7, r0
   50ab0:	movw	r0, #60352	; 0xebc0
   50ab4:	mov	r8, #0
   50ab8:	mov	r1, #32
   50abc:	mov	r3, r4
   50ac0:	movt	r0, #8
   50ac4:	str	r8, [sp]
   50ac8:	ldr	r2, [r0, r5, lsl #2]
   50acc:	mov	r0, r6
   50ad0:	bl	66940 <fputs@plt+0x5558c>
   50ad4:	cmp	r0, #0
   50ad8:	beq	50af0 <fputs@plt+0x3f73c>
   50adc:	ldr	r0, [r6]
   50ae0:	mov	r1, r4
   50ae4:	sub	sp, fp, #24
   50ae8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   50aec:	b	13ce4 <fputs@plt+0x2930>
   50af0:	mov	r0, r7
   50af4:	mov	r1, #0
   50af8:	mov	r2, r5
   50afc:	mov	r3, #0
   50b00:	str	r8, [sp]
   50b04:	bl	4a1bc <fputs@plt+0x38e08>
   50b08:	mov	r1, r0
   50b0c:	mov	r0, r7
   50b10:	mov	r2, r4
   50b14:	mvn	r3, #0
   50b18:	sub	sp, fp, #24
   50b1c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   50b20:	b	1d530 <fputs@plt+0xc17c>
   50b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50b28:	add	fp, sp, #28
   50b2c:	sub	sp, sp, #12
   50b30:	ldr	r6, [r0]
   50b34:	mov	r9, r0
   50b38:	mov	r7, r3
   50b3c:	mov	r4, r2
   50b40:	mov	r5, r1
   50b44:	ldrb	r0, [r6, #149]	; 0x95
   50b48:	cmp	r0, #0
   50b4c:	beq	50b8c <fputs@plt+0x3f7d8>
   50b50:	ldr	r0, [r6, #144]	; 0x90
   50b54:	cmp	r0, #1
   50b58:	bne	50b8c <fputs@plt+0x3f7d8>
   50b5c:	ldrb	sl, [r6, #148]	; 0x94
   50b60:	movw	r0, #1110	; 0x456
   50b64:	movw	r1, #1129	; 0x469
   50b68:	movt	r0, #9
   50b6c:	movt	r1, #9
   50b70:	cmp	sl, #1
   50b74:	moveq	r1, r0
   50b78:	mov	r0, r6
   50b7c:	bl	1b704 <fputs@plt+0xa350>
   50b80:	mov	r8, r0
   50b84:	str	r5, [sp, #8]
   50b88:	b	50be0 <fputs@plt+0x3f82c>
   50b8c:	add	r3, sp, #8
   50b90:	mov	r0, r9
   50b94:	mov	r1, r5
   50b98:	mov	r2, r4
   50b9c:	bl	66ae4 <fputs@plt+0x55730>
   50ba0:	cmp	r0, #0
   50ba4:	blt	50c5c <fputs@plt+0x3f8a8>
   50ba8:	mov	sl, r0
   50bac:	cmp	r7, #0
   50bb0:	beq	50bc4 <fputs@plt+0x3f810>
   50bb4:	cmp	sl, #1
   50bb8:	ldrne	r0, [r4, #4]
   50bbc:	cmpne	r0, #0
   50bc0:	bne	50c64 <fputs@plt+0x3f8b0>
   50bc4:	ldr	r5, [sp, #8]
   50bc8:	cmp	r7, #0
   50bcc:	mov	r0, r6
   50bd0:	movwne	sl, #1
   50bd4:	mov	r1, r5
   50bd8:	bl	669ec <fputs@plt+0x55638>
   50bdc:	mov	r8, r0
   50be0:	ldm	r5, {r0, r1}
   50be4:	cmp	r8, #0
   50be8:	str	r0, [r9, #500]	; 0x1f4
   50bec:	str	r1, [r9, #504]	; 0x1f8
   50bf0:	beq	50c5c <fputs@plt+0x3f8a8>
   50bf4:	mov	r0, r9
   50bf8:	mov	r1, r8
   50bfc:	bl	66b64 <fputs@plt+0x557b0>
   50c00:	cmp	r0, #0
   50c04:	bne	50c50 <fputs@plt+0x3f89c>
   50c08:	ldr	r0, [r6, #16]
   50c0c:	movw	r2, #1129	; 0x469
   50c10:	mov	r1, #18
   50c14:	mov	r3, #0
   50c18:	movt	r2, #9
   50c1c:	ldr	r4, [r0, sl, lsl #4]
   50c20:	ldrb	r0, [r6, #148]	; 0x94
   50c24:	cmp	r0, #1
   50c28:	str	r4, [sp]
   50c2c:	moveq	r7, r0
   50c30:	movw	r0, #1110	; 0x456
   50c34:	movt	r0, #9
   50c38:	cmp	r7, #1
   50c3c:	moveq	r2, r0
   50c40:	mov	r0, r9
   50c44:	bl	66940 <fputs@plt+0x5558c>
   50c48:	cmp	r0, #0
   50c4c:	beq	50c78 <fputs@plt+0x3f8c4>
   50c50:	mov	r0, r6
   50c54:	mov	r1, r8
   50c58:	bl	13ce4 <fputs@plt+0x2930>
   50c5c:	sub	sp, fp, #28
   50c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50c64:	movw	r1, #4625	; 0x1211
   50c68:	mov	r0, r9
   50c6c:	movt	r1, #9
   50c70:	bl	1d2fc <fputs@plt+0xbf48>
   50c74:	b	50c5c <fputs@plt+0x3f8a8>
   50c78:	ldr	r0, [fp, #12]
   50c7c:	cmp	r0, #0
   50c80:	beq	50e94 <fputs@plt+0x3fae0>
   50c84:	ldrb	r0, [r9, #454]	; 0x1c6
   50c88:	cmp	r0, #0
   50c8c:	beq	50ec8 <fputs@plt+0x3fb14>
   50c90:	mov	r0, r6
   50c94:	mov	r2, #72	; 0x48
   50c98:	mov	r3, #0
   50c9c:	bl	238bc <fputs@plt+0x12508>
   50ca0:	cmp	r0, #0
   50ca4:	beq	50f14 <fputs@plt+0x3fb60>
   50ca8:	mov	r5, r0
   50cac:	add	r0, r0, #4
   50cb0:	mov	r1, #0
   50cb4:	mov	r2, #68	; 0x44
   50cb8:	bl	11174 <memset@plt>
   50cbc:	movw	r0, #65535	; 0xffff
   50cc0:	str	r8, [r5]
   50cc4:	strh	r0, [r5, #32]
   50cc8:	ldr	r0, [r6, #16]
   50ccc:	add	r0, r0, sl, lsl #4
   50cd0:	ldr	r4, [r0, #12]
   50cd4:	movw	r0, #1
   50cd8:	movt	r0, #200	; 0xc8
   50cdc:	str	r0, [r5, #36]	; 0x24
   50ce0:	str	r4, [r5, #64]	; 0x40
   50ce4:	str	r5, [r9, #488]	; 0x1e8
   50ce8:	ldrb	r0, [r9, #18]
   50cec:	cmp	r0, #0
   50cf0:	bne	50d0c <fputs@plt+0x3f958>
   50cf4:	movw	r1, #4725	; 0x1275
   50cf8:	mov	r0, r8
   50cfc:	movt	r1, #9
   50d00:	bl	11390 <strcmp@plt>
   50d04:	cmp	r0, #0
   50d08:	streq	r5, [r4, #72]	; 0x48
   50d0c:	ldrb	r0, [r6, #149]	; 0x95
   50d10:	cmp	r0, #0
   50d14:	bne	50c5c <fputs@plt+0x3f8a8>
   50d18:	mov	r0, r9
   50d1c:	bl	60898 <fputs@plt+0x4f4e4>
   50d20:	cmp	r0, #0
   50d24:	beq	50c5c <fputs@plt+0x3f8a8>
   50d28:	ldr	r4, [r9, #416]	; 0x1a0
   50d2c:	mov	r7, r0
   50d30:	mov	r0, r9
   50d34:	mov	r1, sl
   50d38:	bl	66394 <fputs@plt+0x54fe0>
   50d3c:	cmp	r4, #0
   50d40:	mov	r1, #1
   50d44:	moveq	r4, r9
   50d48:	lsl	r5, r1, sl
   50d4c:	ldr	r0, [r4, #336]	; 0x150
   50d50:	orr	r0, r0, r1, lsl sl
   50d54:	str	r0, [r4, #336]	; 0x150
   50d58:	ldrb	r0, [r4, #20]
   50d5c:	orr	r0, r0, #1
   50d60:	strb	r0, [r4, #20]
   50d64:	ldr	r0, [fp, #12]
   50d68:	cmp	r0, #0
   50d6c:	beq	50d8c <fputs@plt+0x3f9d8>
   50d70:	mov	r0, #0
   50d74:	mov	r1, #149	; 0x95
   50d78:	mov	r2, #0
   50d7c:	mov	r3, #0
   50d80:	str	r0, [sp]
   50d84:	mov	r0, r7
   50d88:	bl	4a1bc <fputs@plt+0x38e08>
   50d8c:	ldr	r0, [r9, #76]	; 0x4c
   50d90:	mov	r2, sl
   50d94:	add	r4, r0, #1
   50d98:	add	r1, r0, #2
   50d9c:	add	r8, r0, #3
   50da0:	mov	r0, #2
   50da4:	str	r4, [r9, #392]	; 0x188
   50da8:	str	r1, [r9, #396]	; 0x18c
   50dac:	str	r1, [sp, #4]
   50db0:	str	r8, [r9, #76]	; 0x4c
   50db4:	str	r0, [sp]
   50db8:	mov	r0, r7
   50dbc:	mov	r1, #51	; 0x33
   50dc0:	mov	r3, r8
   50dc4:	bl	4a1bc <fputs@plt+0x38e08>
   50dc8:	ldr	r0, [r7, #96]	; 0x60
   50dcc:	cmp	sl, #1
   50dd0:	orr	r0, r0, r5
   50dd4:	str	r0, [r7, #96]	; 0x60
   50dd8:	beq	50e00 <fputs@plt+0x3fa4c>
   50ddc:	ldr	r0, [r7]
   50de0:	ldr	r0, [r0, #16]
   50de4:	add	r0, r0, sl, lsl #4
   50de8:	ldr	r0, [r0, #4]
   50dec:	ldrb	r0, [r0, #9]
   50df0:	cmp	r0, #0
   50df4:	ldrne	r0, [r7, #100]	; 0x64
   50df8:	orrne	r0, r0, r5
   50dfc:	strne	r0, [r7, #100]	; 0x64
   50e00:	mov	r0, #0
   50e04:	mov	r1, #45	; 0x2d
   50e08:	mov	r2, r8
   50e0c:	mov	r3, #0
   50e10:	str	r0, [sp]
   50e14:	mov	r0, r7
   50e18:	bl	4a1bc <fputs@plt+0x38e08>
   50e1c:	mov	r5, r0
   50e20:	ldr	r0, [r6, #24]
   50e24:	mov	r1, #1
   50e28:	mov	r2, sl
   50e2c:	mov	r3, #2
   50e30:	tst	r0, #32768	; 0x8000
   50e34:	mov	r0, r7
   50e38:	movweq	r1, #4
   50e3c:	str	r1, [sp]
   50e40:	mov	r1, #52	; 0x34
   50e44:	bl	4a1bc <fputs@plt+0x38e08>
   50e48:	ldrb	r0, [r6, #66]	; 0x42
   50e4c:	mov	r1, #52	; 0x34
   50e50:	mov	r2, sl
   50e54:	mov	r3, #5
   50e58:	str	r0, [sp]
   50e5c:	mov	r0, r7
   50e60:	bl	4a1bc <fputs@plt+0x38e08>
   50e64:	ldr	r0, [r7, #32]
   50e68:	ldr	r2, [r7, #24]
   50e6c:	mov	r6, r4
   50e70:	sub	r1, r0, #1
   50e74:	str	r1, [r2, #96]	; 0x60
   50e78:	ldr	r2, [r7]
   50e7c:	ldrb	r2, [r2, #69]	; 0x45
   50e80:	cmp	r2, #0
   50e84:	beq	50f58 <fputs@plt+0x3fba4>
   50e88:	movw	r1, #35320	; 0x89f8
   50e8c:	movt	r1, #10
   50e90:	b	50f6c <fputs@plt+0x3fbb8>
   50e94:	ldr	r0, [fp, #8]
   50e98:	movw	r1, #15480	; 0x3c78
   50e9c:	mov	r2, r8
   50ea0:	mov	r3, #0
   50ea4:	str	r4, [sp]
   50ea8:	movt	r1, #9
   50eac:	add	r0, r7, r0, lsl #1
   50eb0:	ldrb	r1, [r1, r0]
   50eb4:	mov	r0, r9
   50eb8:	bl	66940 <fputs@plt+0x5558c>
   50ebc:	cmp	r0, #0
   50ec0:	bne	50c50 <fputs@plt+0x3f89c>
   50ec4:	b	50c84 <fputs@plt+0x3f8d0>
   50ec8:	ldr	r0, [r6, #16]
   50ecc:	ldr	r7, [r0, sl, lsl #4]
   50ed0:	mov	r0, r9
   50ed4:	bl	4a548 <fputs@plt+0x39194>
   50ed8:	cmp	r0, #0
   50edc:	bne	50c50 <fputs@plt+0x3f89c>
   50ee0:	mov	r0, r6
   50ee4:	mov	r1, r8
   50ee8:	mov	r2, r7
   50eec:	bl	22808 <fputs@plt+0x11454>
   50ef0:	cmp	r0, #0
   50ef4:	beq	50f2c <fputs@plt+0x3fb78>
   50ef8:	ldr	r0, [fp, #16]
   50efc:	cmp	r0, #0
   50f00:	beq	50fa8 <fputs@plt+0x3fbf4>
   50f04:	mov	r0, r9
   50f08:	mov	r1, sl
   50f0c:	bl	66394 <fputs@plt+0x54fe0>
   50f10:	b	50c50 <fputs@plt+0x3f89c>
   50f14:	mov	r0, #7
   50f18:	str	r0, [r9, #12]
   50f1c:	ldr	r0, [r9, #68]	; 0x44
   50f20:	add	r0, r0, #1
   50f24:	str	r0, [r9, #68]	; 0x44
   50f28:	b	50c50 <fputs@plt+0x3f89c>
   50f2c:	mov	r0, r6
   50f30:	mov	r1, r8
   50f34:	mov	r2, r7
   50f38:	bl	47530 <fputs@plt+0x3617c>
   50f3c:	cmp	r0, #0
   50f40:	beq	50c90 <fputs@plt+0x3f8dc>
   50f44:	movw	r1, #4690	; 0x1252
   50f48:	mov	r0, r9
   50f4c:	mov	r2, r8
   50f50:	movt	r1, #9
   50f54:	b	50fb8 <fputs@plt+0x3fc04>
   50f58:	ldr	r2, [r7, #4]
   50f5c:	cmp	r5, #0
   50f60:	movge	r1, r5
   50f64:	add	r1, r1, r1, lsl #2
   50f68:	add	r1, r2, r1, lsl #2
   50f6c:	str	r0, [r1, #8]
   50f70:	ldr	r0, [fp, #12]
   50f74:	ldr	r1, [fp, #8]
   50f78:	movw	r4, #1129	; 0x469
   50f7c:	movt	r4, #9
   50f80:	orrs	r0, r0, r1
   50f84:	beq	50fc0 <fputs@plt+0x3fc0c>
   50f88:	ldr	r3, [sp, #4]
   50f8c:	mov	r0, #0
   50f90:	mov	r1, #22
   50f94:	mov	r2, #0
   50f98:	str	r0, [sp]
   50f9c:	mov	r0, r7
   50fa0:	bl	4a1bc <fputs@plt+0x38e08>
   50fa4:	b	50fe0 <fputs@plt+0x3fc2c>
   50fa8:	movw	r1, #4666	; 0x123a
   50fac:	mov	r0, r9
   50fb0:	mov	r2, r5
   50fb4:	movt	r1, #9
   50fb8:	bl	1d2fc <fputs@plt+0xbf48>
   50fbc:	b	50c50 <fputs@plt+0x3f89c>
   50fc0:	ldr	r3, [sp, #4]
   50fc4:	mov	r0, #0
   50fc8:	mov	r1, #122	; 0x7a
   50fcc:	mov	r2, sl
   50fd0:	str	r0, [sp]
   50fd4:	mov	r0, r7
   50fd8:	bl	4a1bc <fputs@plt+0x38e08>
   50fdc:	str	r0, [r9, #424]	; 0x1a8
   50fe0:	movw	r0, #1110	; 0x456
   50fe4:	cmp	sl, #1
   50fe8:	movt	r0, #9
   50fec:	moveq	r4, r0
   50ff0:	mov	r0, r9
   50ff4:	bl	60898 <fputs@plt+0x4f4e4>
   50ff8:	mov	r5, r0
   50ffc:	mov	r0, r9
   51000:	mov	r1, sl
   51004:	mov	r2, #1
   51008:	mov	r3, #1
   5100c:	str	r4, [sp]
   51010:	bl	60b20 <fputs@plt+0x4f76c>
   51014:	mov	r0, r5
   51018:	mov	r1, #55	; 0x37
   5101c:	mov	r2, #0
   51020:	mov	r3, #1
   51024:	str	sl, [sp]
   51028:	mov	r4, #0
   5102c:	bl	4a1bc <fputs@plt+0x38e08>
   51030:	mov	r1, r0
   51034:	mov	r0, r5
   51038:	mov	r2, #5
   5103c:	mvn	r3, #13
   51040:	bl	1d530 <fputs@plt+0xc17c>
   51044:	ldr	r0, [r9, #72]	; 0x48
   51048:	mov	r1, #74	; 0x4a
   5104c:	mov	r2, #0
   51050:	mov	r3, r6
   51054:	cmp	r0, #0
   51058:	moveq	r0, #1
   5105c:	streq	r0, [r9, #72]	; 0x48
   51060:	mov	r0, r7
   51064:	str	r4, [sp]
   51068:	bl	4a1bc <fputs@plt+0x38e08>
   5106c:	mov	r0, r7
   51070:	mov	r1, #27
   51074:	mov	r2, #6
   51078:	mov	r3, r8
   5107c:	str	r4, [sp]
   51080:	bl	4a1bc <fputs@plt+0x38e08>
   51084:	movw	r2, #60364	; 0xebcc
   51088:	mov	r1, r0
   5108c:	mov	r0, r7
   51090:	mvn	r3, #1
   51094:	movt	r2, #8
   51098:	bl	1d530 <fputs@plt+0xc17c>
   5109c:	mov	r0, r7
   510a0:	mov	r1, #75	; 0x4b
   510a4:	mov	r2, #0
   510a8:	mov	r3, r8
   510ac:	str	r6, [sp]
   510b0:	bl	4a1bc <fputs@plt+0x38e08>
   510b4:	ldr	r0, [r7]
   510b8:	ldrb	r0, [r0, #69]	; 0x45
   510bc:	cmp	r0, #0
   510c0:	bne	510dc <fputs@plt+0x3fd28>
   510c4:	ldr	r1, [r7, #32]
   510c8:	ldr	r0, [r7, #4]
   510cc:	add	r1, r1, r1, lsl #2
   510d0:	add	r0, r0, r1, lsl #2
   510d4:	mov	r1, #8
   510d8:	strb	r1, [r0, #-17]	; 0xffffffef
   510dc:	mov	r0, #0
   510e0:	mov	r1, #61	; 0x3d
   510e4:	mov	r2, #0
   510e8:	mov	r3, #0
   510ec:	str	r0, [sp]
   510f0:	mov	r0, r7
   510f4:	bl	4a1bc <fputs@plt+0x38e08>
   510f8:	b	50c5c <fputs@plt+0x3f8a8>
   510fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51100:	add	fp, sp, #28
   51104:	sub	sp, sp, #188	; 0xbc
   51108:	str	r3, [sp, #64]	; 0x40
   5110c:	str	r1, [sp, #60]	; 0x3c
   51110:	ldr	r1, [r0]
   51114:	cmp	r2, #0
   51118:	ldr	r3, [fp, #8]
   5111c:	cmpeq	r3, #0
   51120:	beq	51710 <fputs@plt+0x4035c>
   51124:	ldr	lr, [r0, #488]	; 0x1e8
   51128:	cmp	lr, #0
   5112c:	beq	51710 <fputs@plt+0x4035c>
   51130:	str	r2, [sp, #48]	; 0x30
   51134:	str	r0, [sp, #52]	; 0x34
   51138:	ldrb	r0, [r1, #149]	; 0x95
   5113c:	cmp	r0, #0
   51140:	beq	5115c <fputs@plt+0x3fda8>
   51144:	ldr	r0, [r1, #144]	; 0x90
   51148:	str	r0, [lr, #28]
   5114c:	cmp	r0, #1
   51150:	ldrbeq	r0, [lr, #42]	; 0x2a
   51154:	orreq	r0, r0, #1
   51158:	strbeq	r0, [lr, #42]	; 0x2a
   5115c:	str	r1, [sp, #56]	; 0x38
   51160:	ldr	r0, [sp, #64]	; 0x40
   51164:	str	lr, [sp, #68]	; 0x44
   51168:	str	r3, [sp, #44]	; 0x2c
   5116c:	tst	r0, #32
   51170:	beq	511a4 <fputs@plt+0x3fdf0>
   51174:	ldrb	r0, [lr, #42]	; 0x2a
   51178:	tst	r0, #8
   5117c:	bne	51200 <fputs@plt+0x3fe4c>
   51180:	ldr	r5, [sp, #52]	; 0x34
   51184:	tst	r0, #4
   51188:	bne	51494 <fputs@plt+0x400e0>
   5118c:	ldr	r2, [lr]
   51190:	movw	r1, #4878	; 0x130e
   51194:	mov	r0, r5
   51198:	movt	r1, #9
   5119c:	bl	1d2fc <fputs@plt+0xbf48>
   511a0:	ldr	lr, [sp, #68]	; 0x44
   511a4:	ldr	r0, [lr, #64]	; 0x40
   511a8:	cmp	r0, #0
   511ac:	beq	511ec <fputs@plt+0x3fe38>
   511b0:	ldr	r8, [sp, #56]	; 0x38
   511b4:	ldr	r1, [r8, #20]
   511b8:	cmp	r1, #1
   511bc:	blt	51218 <fputs@plt+0x3fe64>
   511c0:	ldr	r2, [r8, #16]
   511c4:	ldr	sl, [sp, #52]	; 0x34
   511c8:	mov	r4, #0
   511cc:	add	r2, r2, #12
   511d0:	ldr	r3, [r2, r4, lsl #4]
   511d4:	cmp	r3, r0
   511d8:	beq	51220 <fputs@plt+0x3fe6c>
   511dc:	add	r4, r4, #1
   511e0:	cmp	r4, r1
   511e4:	blt	511d0 <fputs@plt+0x3fe1c>
   511e8:	b	51220 <fputs@plt+0x3fe6c>
   511ec:	ldr	r8, [sp, #56]	; 0x38
   511f0:	ldr	sl, [sp, #52]	; 0x34
   511f4:	movw	r4, #48576	; 0xbdc0
   511f8:	movt	r4, #65520	; 0xfff0
   511fc:	b	51220 <fputs@plt+0x3fe6c>
   51200:	ldr	r0, [sp, #52]	; 0x34
   51204:	movw	r1, #4828	; 0x12dc
   51208:	movt	r1, #9
   5120c:	sub	sp, fp, #28
   51210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51214:	b	1d2fc <fputs@plt+0xbf48>
   51218:	ldr	sl, [sp, #52]	; 0x34
   5121c:	mov	r4, #0
   51220:	ldr	r6, [lr, #24]
   51224:	cmp	r6, #0
   51228:	beq	512a0 <fputs@plt+0x3feec>
   5122c:	add	r5, sp, #72	; 0x48
   51230:	vmov.i32	q8, #0	; 0x00000000
   51234:	add	r7, sp, #104	; 0x68
   51238:	mov	r1, #0
   5123c:	mov	r2, #80	; 0x50
   51240:	add	r0, r5, #8
   51244:	vst1.64	{d16-d17}, [r0]
   51248:	mov	r0, #0
   5124c:	str	r0, [sp, #100]	; 0x64
   51250:	str	r0, [sp, #96]	; 0x60
   51254:	mov	r0, r7
   51258:	bl	11174 <memset@plt>
   5125c:	mov	r0, #1
   51260:	mvn	r1, #0
   51264:	str	r0, [sp, #104]	; 0x68
   51268:	ldr	r0, [sp, #68]	; 0x44
   5126c:	ldr	r0, [r0]
   51270:	str	r1, [sp, #156]	; 0x9c
   51274:	ldr	r1, [sp, #68]	; 0x44
   51278:	str	sl, [sp, #72]	; 0x48
   5127c:	str	r7, [sp, #76]	; 0x4c
   51280:	str	r1, [sp, #128]	; 0x80
   51284:	mov	r1, #4
   51288:	str	r0, [sp, #120]	; 0x78
   5128c:	mov	r0, r5
   51290:	strh	r1, [sp, #100]	; 0x64
   51294:	mov	r1, r6
   51298:	bl	6738c <fputs@plt+0x55fd8>
   5129c:	ldr	lr, [sp, #68]	; 0x44
   512a0:	ldrsh	r0, [lr, #34]	; 0x22
   512a4:	ldr	r9, [sp, #48]	; 0x30
   512a8:	cmp	r0, #1
   512ac:	blt	512d8 <fputs@plt+0x3ff24>
   512b0:	add	r1, r0, #1
   512b4:	ldr	r0, [lr, #4]
   512b8:	add	r2, r0, #14
   512bc:	mov	r0, #0
   512c0:	ldrb	r3, [r2], #16
   512c4:	sub	r1, r1, #1
   512c8:	cmp	r1, #1
   512cc:	add	r0, r0, r3
   512d0:	bgt	512c0 <fputs@plt+0x3ff0c>
   512d4:	b	512dc <fputs@plt+0x3ff28>
   512d8:	mov	r0, #0
   512dc:	ldrh	r1, [lr, #32]
   512e0:	mov	r5, lr
   512e4:	add	r0, r0, r1, lsr #15
   512e8:	mov	r1, #0
   512ec:	lsl	r0, r0, #2
   512f0:	bl	47bb0 <fputs@plt+0x367fc>
   512f4:	strh	r0, [r5, #40]	; 0x28
   512f8:	ldr	r6, [r5, #8]
   512fc:	b	5130c <fputs@plt+0x3ff58>
   51300:	mov	r0, r6
   51304:	bl	66c14 <fputs@plt+0x55860>
   51308:	ldr	r6, [r6, #20]
   5130c:	cmp	r6, #0
   51310:	bne	51300 <fputs@plt+0x3ff4c>
   51314:	ldrb	r0, [r8, #149]	; 0x95
   51318:	ldr	r2, [sp, #68]	; 0x44
   5131c:	cmp	r0, #0
   51320:	beq	5137c <fputs@plt+0x3ffc8>
   51324:	ldr	r0, [r2, #64]	; 0x40
   51328:	ldr	r1, [r2]
   5132c:	mov	r4, r2
   51330:	add	r0, r0, #8
   51334:	bl	47ca0 <fputs@plt+0x368ec>
   51338:	cmp	r0, #0
   5133c:	beq	51448 <fputs@plt+0x40094>
   51340:	ldrb	r0, [r8, #69]	; 0x45
   51344:	cmp	r0, #0
   51348:	bne	51710 <fputs@plt+0x4035c>
   5134c:	ldrb	r0, [r8, #70]	; 0x46
   51350:	cmp	r0, #0
   51354:	bne	51710 <fputs@plt+0x4035c>
   51358:	mov	r0, #1
   5135c:	strb	r0, [r8, #69]	; 0x45
   51360:	ldr	r1, [r8, #164]	; 0xa4
   51364:	cmp	r1, #1
   51368:	strge	r0, [r8, #248]	; 0xf8
   5136c:	ldr	r0, [r8, #256]	; 0x100
   51370:	add	r0, r0, #1
   51374:	str	r0, [r8, #256]	; 0x100
   51378:	b	51710 <fputs@plt+0x4035c>
   5137c:	mov	r0, sl
   51380:	bl	60898 <fputs@plt+0x4f4e4>
   51384:	cmp	r0, #0
   51388:	beq	51710 <fputs@plt+0x4035c>
   5138c:	mov	r6, r0
   51390:	mov	r0, #0
   51394:	mov	r1, #61	; 0x3d
   51398:	mov	r2, #0
   5139c:	mov	r3, #0
   513a0:	str	r0, [sp]
   513a4:	mov	r0, r6
   513a8:	bl	4a1bc <fputs@plt+0x38e08>
   513ac:	ldr	r0, [sp, #68]	; 0x44
   513b0:	movw	r2, #4916	; 0x1334
   513b4:	movw	r1, #7575	; 0x1d97
   513b8:	movw	r5, #13304	; 0x33f8
   513bc:	movt	r2, #9
   513c0:	movt	r1, #9
   513c4:	movt	r5, #9
   513c8:	ldr	r0, [r0, #12]
   513cc:	cmp	r0, #0
   513d0:	movw	r0, #4910	; 0x132e
   513d4:	movt	r0, #9
   513d8:	moveq	r5, r1
   513dc:	moveq	r2, r0
   513e0:	ldr	r0, [sp, #44]	; 0x2c
   513e4:	cmp	r0, #0
   513e8:	beq	514d8 <fputs@plt+0x40124>
   513ec:	ldr	r8, [sl, #76]	; 0x4c
   513f0:	ldr	r0, [sl, #416]	; 0x1a0
   513f4:	str	r5, [sp, #36]	; 0x24
   513f8:	mov	r2, #1
   513fc:	add	r1, r8, #3
   51400:	cmp	r0, #0
   51404:	str	r1, [sp, #64]	; 0x40
   51408:	str	r1, [sl, #76]	; 0x4c
   5140c:	moveq	r0, sl
   51410:	mov	r1, #1
   51414:	strb	r1, [r0, #21]
   51418:	mov	r0, r6
   5141c:	mov	r1, #55	; 0x37
   51420:	ldr	r3, [sl, #396]	; 0x18c
   51424:	str	r4, [sp]
   51428:	bl	4a1bc <fputs@plt+0x38e08>
   5142c:	ldr	r0, [r6]
   51430:	add	r9, r8, #1
   51434:	ldrb	r0, [r0, #69]	; 0x45
   51438:	cmp	r0, #0
   5143c:	beq	5162c <fputs@plt+0x40278>
   51440:	ldr	r7, [r6, #32]
   51444:	b	51644 <fputs@plt+0x40290>
   51448:	mov	r0, #0
   5144c:	str	r0, [sl, #488]	; 0x1e8
   51450:	ldr	r0, [r8, #24]
   51454:	orr	r0, r0, #2
   51458:	str	r0, [r8, #24]
   5145c:	ldr	r0, [r4, #12]
   51460:	cmp	r0, #0
   51464:	bne	51710 <fputs@plt+0x4035c>
   51468:	ldr	r1, [sp, #60]	; 0x3c
   5146c:	ldr	r0, [r1]
   51470:	cmp	r0, #0
   51474:	ldr	r0, [sl, #500]	; 0x1f4
   51478:	movne	r9, r1
   5147c:	ldr	r1, [r9]
   51480:	sub	r1, r1, r0
   51484:	bl	4afa0 <fputs@plt+0x39bec>
   51488:	add	r0, r0, #13
   5148c:	str	r0, [r4, #44]	; 0x2c
   51490:	b	51710 <fputs@plt+0x4035c>
   51494:	orr	r0, r0, #96	; 0x60
   51498:	ldr	r9, [sp, #56]	; 0x38
   5149c:	strb	r0, [lr, #42]	; 0x2a
   514a0:	ldr	r1, [r5, #424]	; 0x1a8
   514a4:	ldr	r0, [r5, #8]
   514a8:	cmp	r1, #0
   514ac:	beq	51830 <fputs@plt+0x4047c>
   514b0:	ldr	r2, [r0]
   514b4:	cmn	r1, #1
   514b8:	ldrle	r1, [r0, #32]
   514bc:	ldrb	r2, [r2, #69]	; 0x45
   514c0:	suble	r1, r1, #1
   514c4:	cmp	r2, #0
   514c8:	beq	5181c <fputs@plt+0x40468>
   514cc:	movw	r1, #35320	; 0x89f8
   514d0:	movt	r1, #10
   514d4:	b	51828 <fputs@plt+0x40474>
   514d8:	ldr	r0, [sp, #64]	; 0x40
   514dc:	mov	r1, r9
   514e0:	cmp	r0, #0
   514e4:	ldr	r0, [sl, #500]	; 0x1f4
   514e8:	addne	r1, sl, #508	; 0x1fc
   514ec:	ldr	r3, [r1]
   514f0:	ldrb	r7, [r3], -r0
   514f4:	cmp	r7, #59	; 0x3b
   514f8:	mov	r7, r5
   514fc:	ldrne	r1, [r1, #4]
   51500:	str	r0, [sp]
   51504:	mov	r0, r8
   51508:	addne	r3, r1, r3
   5150c:	movw	r1, #4921	; 0x1339
   51510:	movt	r1, #9
   51514:	bl	1d380 <fputs@plt+0xbfcc>
   51518:	ldr	r3, [sp, #68]	; 0x44
   5151c:	mov	sl, r0
   51520:	ldr	r0, [r8, #16]
   51524:	ldr	r5, [sp, #52]	; 0x34
   51528:	add	ip, sp, #8
   5152c:	cmp	r4, #1
   51530:	ldr	r2, [r0, r4, lsl #4]
   51534:	ldr	r0, [r3]
   51538:	ldr	r3, [r5, #396]	; 0x18c
   5153c:	ldr	r1, [r5, #392]	; 0x188
   51540:	str	r7, [sp]
   51544:	str	r0, [sp, #4]
   51548:	stm	ip, {r0, r3, sl}
   5154c:	movw	r0, #1110	; 0x456
   51550:	movw	r3, #1129	; 0x469
   51554:	str	r1, [sp, #20]
   51558:	movw	r1, #4936	; 0x1348
   5155c:	movt	r0, #9
   51560:	movt	r3, #9
   51564:	movt	r1, #9
   51568:	moveq	r3, r0
   5156c:	mov	r0, r5
   51570:	bl	66ed4 <fputs@plt+0x55b20>
   51574:	mov	r1, sl
   51578:	mov	r0, r8
   5157c:	mov	sl, r5
   51580:	bl	13ce4 <fputs@plt+0x2930>
   51584:	ldr	r1, [r5]
   51588:	ldr	r0, [r5, #8]
   5158c:	mov	r2, r4
   51590:	mov	r3, #1
   51594:	ldr	r1, [r1, #16]
   51598:	add	r1, r1, r4, lsl #4
   5159c:	ldr	r1, [r1, #12]
   515a0:	ldr	r1, [r1]
   515a4:	add	r1, r1, #1
   515a8:	str	r1, [sp]
   515ac:	mov	r1, #52	; 0x34
   515b0:	bl	4a1bc <fputs@plt+0x38e08>
   515b4:	ldr	r2, [sp, #68]	; 0x44
   515b8:	ldrb	r0, [r2, #42]	; 0x2a
   515bc:	tst	r0, #8
   515c0:	beq	515f4 <fputs@plt+0x40240>
   515c4:	ldr	r0, [r8, #16]
   515c8:	add	r1, r0, r4, lsl #4
   515cc:	ldr	r1, [r1, #12]
   515d0:	ldr	r1, [r1, #72]	; 0x48
   515d4:	cmp	r1, #0
   515d8:	bne	515f4 <fputs@plt+0x40240>
   515dc:	ldr	r2, [r0, r4, lsl #4]
   515e0:	movw	r1, #5023	; 0x139f
   515e4:	mov	r0, sl
   515e8:	movt	r1, #9
   515ec:	bl	66ed4 <fputs@plt+0x55b20>
   515f0:	ldr	r2, [sp, #68]	; 0x44
   515f4:	ldr	r2, [r2]
   515f8:	movw	r1, #5065	; 0x13c9
   515fc:	mov	r0, r8
   51600:	movt	r1, #9
   51604:	bl	1d380 <fputs@plt+0xbfcc>
   51608:	mov	r2, r0
   5160c:	mov	r0, r6
   51610:	mov	r1, r4
   51614:	bl	66fac <fputs@plt+0x55bf8>
   51618:	ldrb	r0, [r8, #149]	; 0x95
   5161c:	ldr	r2, [sp, #68]	; 0x44
   51620:	cmp	r0, #0
   51624:	bne	51324 <fputs@plt+0x3ff70>
   51628:	b	51710 <fputs@plt+0x4035c>
   5162c:	ldr	r7, [r6, #32]
   51630:	ldr	r0, [r6, #4]
   51634:	add	r1, r7, r7, lsl #2
   51638:	add	r0, r0, r1, lsl #2
   5163c:	mov	r1, #16
   51640:	strb	r1, [r0, #-17]	; 0xffffffef
   51644:	mov	r0, #2
   51648:	mov	r1, #16
   5164c:	mov	r2, r9
   51650:	mov	r3, #0
   51654:	mov	r5, #0
   51658:	str	r0, [sl, #72]	; 0x48
   5165c:	add	r0, r7, #1
   51660:	str	r0, [sp]
   51664:	mov	r0, r6
   51668:	bl	4a1bc <fputs@plt+0x38e08>
   5166c:	ldr	r1, [sp, #44]	; 0x2c
   51670:	mov	r0, #13
   51674:	str	r9, [sp, #108]	; 0x6c
   51678:	add	r2, sp, #104	; 0x68
   5167c:	strh	r0, [sp, #104]	; 0x68
   51680:	mov	r0, sl
   51684:	str	r5, [sp, #112]	; 0x70
   51688:	str	r5, [sp, #116]	; 0x74
   5168c:	bl	540f0 <fputs@plt+0x42d3c>
   51690:	mov	r0, r6
   51694:	mov	r1, #17
   51698:	mov	r2, r9
   5169c:	mov	r3, #0
   516a0:	str	r5, [sp]
   516a4:	bl	4a1bc <fputs@plt+0x38e08>
   516a8:	ldr	r2, [r6, #24]
   516ac:	str	r5, [r2, #60]	; 0x3c
   516b0:	strb	r5, [r2, #19]
   516b4:	ldr	r0, [r6, #32]
   516b8:	sub	r1, r0, #1
   516bc:	str	r1, [r2, #96]	; 0x60
   516c0:	ldr	r2, [r6]
   516c4:	ldrb	r2, [r2, #69]	; 0x45
   516c8:	cmp	r2, #0
   516cc:	beq	516e0 <fputs@plt+0x4032c>
   516d0:	movw	r1, #35320	; 0x89f8
   516d4:	mov	r7, r6
   516d8:	movt	r1, #10
   516dc:	b	516f8 <fputs@plt+0x40344>
   516e0:	ldr	r2, [r6, #4]
   516e4:	cmp	r7, #0
   516e8:	movge	r1, r7
   516ec:	mov	r7, r6
   516f0:	add	r1, r1, r1, lsl #2
   516f4:	add	r1, r2, r1, lsl #2
   516f8:	str	r0, [r1, #8]
   516fc:	ldr	r6, [sp, #56]	; 0x38
   51700:	ldr	r1, [sp, #44]	; 0x2c
   51704:	ldr	r0, [sl, #68]	; 0x44
   51708:	cmp	r0, #0
   5170c:	beq	51718 <fputs@plt+0x40364>
   51710:	sub	sp, fp, #28
   51714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51718:	mov	r0, sl
   5171c:	bl	66c84 <fputs@plt+0x558d0>
   51720:	ldr	r2, [sp, #68]	; 0x44
   51724:	cmp	r0, #0
   51728:	beq	51710 <fputs@plt+0x4035c>
   5172c:	mov	r1, r0
   51730:	ldrh	r0, [r0, #34]	; 0x22
   51734:	mov	r5, #0
   51738:	add	r8, r8, #2
   5173c:	strh	r0, [r2, #34]	; 0x22
   51740:	ldr	r0, [r1, #4]
   51744:	str	r0, [r2, #4]
   51748:	mov	r0, r6
   5174c:	str	r5, [r1, #4]
   51750:	strh	r5, [r1, #34]	; 0x22
   51754:	mov	r6, r2
   51758:	bl	13a8c <fputs@plt+0x26d8>
   5175c:	ldr	r2, [sp, #108]	; 0x6c
   51760:	mov	r0, r7
   51764:	mov	r1, #18
   51768:	mov	r3, #0
   5176c:	str	r5, [sp]
   51770:	bl	4a1bc <fputs@plt+0x38e08>
   51774:	ldr	r2, [sp, #112]	; 0x70
   51778:	ldr	r3, [sp, #116]	; 0x74
   5177c:	mov	r9, r0
   51780:	mov	r0, r7
   51784:	mov	r1, #49	; 0x31
   51788:	str	r8, [sp]
   5178c:	bl	4a1bc <fputs@plt+0x38e08>
   51790:	mov	r1, r6
   51794:	mov	r0, r7
   51798:	mov	r2, #0
   5179c:	mov	r6, r7
   517a0:	bl	66d94 <fputs@plt+0x559e0>
   517a4:	str	r5, [sp]
   517a8:	mov	r0, r7
   517ac:	mov	r1, #74	; 0x4a
   517b0:	mov	r2, #1
   517b4:	ldr	r7, [sp, #64]	; 0x40
   517b8:	mov	r3, r7
   517bc:	bl	4a1bc <fputs@plt+0x38e08>
   517c0:	mov	r0, r6
   517c4:	mov	r1, #75	; 0x4b
   517c8:	mov	r2, #1
   517cc:	mov	r3, r8
   517d0:	str	r7, [sp]
   517d4:	bl	4a1bc <fputs@plt+0x38e08>
   517d8:	mov	r0, r6
   517dc:	mov	r1, #13
   517e0:	mov	r2, #0
   517e4:	mov	r3, r9
   517e8:	str	r5, [sp]
   517ec:	bl	4a1bc <fputs@plt+0x38e08>
   517f0:	ldr	r0, [r6, #32]
   517f4:	ldr	r2, [r6, #24]
   517f8:	sub	r1, r0, #1
   517fc:	str	r1, [r2, #96]	; 0x60
   51800:	ldr	r2, [r6]
   51804:	ldrb	r2, [r2, #69]	; 0x45
   51808:	cmp	r2, #0
   5180c:	beq	51c2c <fputs@plt+0x40878>
   51810:	movw	r1, #35320	; 0x89f8
   51814:	movt	r1, #10
   51818:	b	51c40 <fputs@plt+0x4088c>
   5181c:	ldr	r2, [r0, #4]
   51820:	add	r1, r1, r1, lsl #2
   51824:	add	r1, r2, r1, lsl #2
   51828:	mov	r2, #121	; 0x79
   5182c:	strb	r2, [r1]
   51830:	ldrsh	r1, [lr, #32]
   51834:	cmp	r1, #0
   51838:	blt	5185c <fputs@plt+0x404a8>
   5183c:	ldr	r0, [lr, #4]
   51840:	ldr	r0, [r0, r1, lsl #4]
   51844:	cmp	r0, #0
   51848:	str	r0, [sp, #104]	; 0x68
   5184c:	beq	51888 <fputs@plt+0x404d4>
   51850:	bl	111f8 <strlen@plt>
   51854:	bic	r0, r0, #-1073741824	; 0xc0000000
   51858:	b	5188c <fputs@plt+0x404d8>
   5185c:	ldr	r1, [lr, #8]
   51860:	mov	sl, #0
   51864:	b	5187c <fputs@plt+0x404c8>
   51868:	ldrb	r2, [r1, #55]	; 0x37
   5186c:	and	r2, r2, #3
   51870:	cmp	r2, #2
   51874:	beq	51928 <fputs@plt+0x40574>
   51878:	ldr	r1, [r1, #20]
   5187c:	cmp	r1, #0
   51880:	bne	51868 <fputs@plt+0x404b4>
   51884:	b	5192c <fputs@plt+0x40578>
   51888:	mov	r0, #0
   5188c:	str	r0, [sp, #108]	; 0x6c
   51890:	add	r2, sp, #104	; 0x68
   51894:	mov	r0, r9
   51898:	mov	r1, #27
   5189c:	mov	r3, #0
   518a0:	mov	r4, #0
   518a4:	bl	6704c <fputs@plt+0x55c98>
   518a8:	mov	r2, r0
   518ac:	mov	r0, r5
   518b0:	mov	r1, #0
   518b4:	bl	57890 <fputs@plt+0x464dc>
   518b8:	cmp	r0, #0
   518bc:	beq	511a0 <fputs@plt+0x3fdec>
   518c0:	ldr	r1, [r0, #4]
   518c4:	ldrb	r2, [r5, #452]	; 0x1c4
   518c8:	mov	r3, #0
   518cc:	strb	r2, [r1, #12]
   518d0:	ldr	r1, [sp, #68]	; 0x44
   518d4:	mov	r2, #0
   518d8:	ldrb	r1, [r1, #43]	; 0x2b
   518dc:	stm	sp, {r0, r1, r4}
   518e0:	mov	r0, r5
   518e4:	mov	r1, #0
   518e8:	str	r4, [sp, #12]
   518ec:	str	r4, [sp, #16]
   518f0:	str	r4, [sp, #20]
   518f4:	bl	52414 <fputs@plt+0x41060>
   518f8:	cmp	r0, #0
   518fc:	beq	511a0 <fputs@plt+0x3fdec>
   51900:	mov	sl, r0
   51904:	ldrb	r2, [r0, #55]!	; 0x37
   51908:	ldr	lr, [sp, #68]	; 0x44
   5190c:	mvn	r1, #0
   51910:	and	r2, r2, #252	; 0xfc
   51914:	orr	r2, r2, #2
   51918:	strb	r2, [r0]
   5191c:	strh	r1, [lr, #32]
   51920:	ldrh	r4, [r0, #-5]
   51924:	b	519f0 <fputs@plt+0x4063c>
   51928:	mov	sl, r1
   5192c:	cmp	r0, #0
   51930:	beq	51974 <fputs@plt+0x405c0>
   51934:	ldr	r1, [sl, #44]	; 0x2c
   51938:	ldr	r2, [r0]
   5193c:	cmn	r1, #1
   51940:	ldrb	r2, [r2, #69]	; 0x45
   51944:	ldrle	r1, [r0, #32]
   51948:	suble	r1, r1, #1
   5194c:	cmp	r2, #0
   51950:	beq	51960 <fputs@plt+0x405ac>
   51954:	movw	r0, #35320	; 0x89f8
   51958:	movt	r0, #10
   5195c:	b	5196c <fputs@plt+0x405b8>
   51960:	ldr	r0, [r0, #4]
   51964:	add	r1, r1, r1, lsl #2
   51968:	add	r0, r0, r1, lsl #2
   5196c:	mov	r1, #13
   51970:	strb	r1, [r0]
   51974:	ldrh	r0, [sl, #50]	; 0x32
   51978:	mov	r4, #1
   5197c:	cmp	r0, #2
   51980:	bcc	519e8 <fputs@plt+0x40634>
   51984:	ldr	r7, [sl, #4]
   51988:	mov	r2, #1
   5198c:	mov	r4, #1
   51990:	add	r1, r7, r2, lsl #1
   51994:	mov	r6, r4
   51998:	ldrh	r3, [r1]
   5199c:	mov	r1, r7
   519a0:	cmp	r6, #1
   519a4:	blt	519c8 <fputs@plt+0x40614>
   519a8:	ldrh	r5, [r1], #2
   519ac:	sub	r6, r6, #1
   519b0:	cmp	r5, r3
   519b4:	bne	519a0 <fputs@plt+0x405ec>
   519b8:	ldrh	r1, [sl, #52]	; 0x34
   519bc:	sub	r1, r1, #1
   519c0:	strh	r1, [sl, #52]	; 0x34
   519c4:	b	519d8 <fputs@plt+0x40624>
   519c8:	add	r0, r7, r4, lsl #1
   519cc:	add	r4, r4, #1
   519d0:	strh	r3, [r0]
   519d4:	ldrh	r0, [sl, #50]	; 0x32
   519d8:	add	r2, r2, #1
   519dc:	uxth	r1, r0
   519e0:	cmp	r2, r1
   519e4:	bcc	51990 <fputs@plt+0x405dc>
   519e8:	add	r0, sl, #55	; 0x37
   519ec:	strh	r4, [sl, #50]	; 0x32
   519f0:	ldrb	r1, [sl, #55]	; 0x37
   519f4:	uxth	r8, r4
   519f8:	orr	r1, r1, #32
   519fc:	strb	r1, [sl, #55]	; 0x37
   51a00:	ldrb	r2, [r9, #151]	; 0x97
   51a04:	cmp	r2, #0
   51a08:	bne	51a48 <fputs@plt+0x40694>
   51a0c:	movw	r2, #65535	; 0xffff
   51a10:	tst	r4, r2
   51a14:	beq	51a40 <fputs@plt+0x4068c>
   51a18:	ldr	r1, [sl, #4]
   51a1c:	ldr	r2, [lr, #4]
   51a20:	mov	r3, #2
   51a24:	mov	r7, r8
   51a28:	ldrsh	r6, [r1], #2
   51a2c:	subs	r7, r7, #1
   51a30:	add	r6, r2, r6, lsl #4
   51a34:	strb	r3, [r6, #12]
   51a38:	bne	51a28 <fputs@plt+0x40674>
   51a3c:	ldrb	r1, [r0]
   51a40:	orr	r1, r1, #8
   51a44:	strb	r1, [r0]
   51a48:	ldr	r0, [lr, #28]
   51a4c:	str	r0, [sl, #44]	; 0x2c
   51a50:	ldr	r9, [lr, #8]
   51a54:	cmp	r9, #0
   51a58:	beq	51b90 <fputs@plt+0x407dc>
   51a5c:	str	r4, [sp, #40]	; 0x28
   51a60:	ldrb	r0, [r9, #55]	; 0x37
   51a64:	and	r0, r0, #3
   51a68:	cmp	r0, #2
   51a6c:	beq	51b84 <fputs@plt+0x407d0>
   51a70:	movw	r0, #65535	; 0xffff
   51a74:	tst	r4, r0
   51a78:	beq	51b74 <fputs@plt+0x407c0>
   51a7c:	ldr	r2, [sl, #4]
   51a80:	ldrh	ip, [r9, #50]	; 0x32
   51a84:	ldr	r4, [r9, #4]
   51a88:	mov	r1, #0
   51a8c:	mov	r7, #0
   51a90:	add	r0, r2, r7, lsl #1
   51a94:	mov	r3, r4
   51a98:	ldrh	r5, [r0]
   51a9c:	mov	r0, ip
   51aa0:	cmp	r0, #1
   51aa4:	blt	51abc <fputs@plt+0x40708>
   51aa8:	ldrh	r6, [r3], #2
   51aac:	sub	r0, r0, #1
   51ab0:	cmp	r6, r5
   51ab4:	bne	51aa0 <fputs@plt+0x406ec>
   51ab8:	b	51ac0 <fputs@plt+0x4070c>
   51abc:	add	r1, r1, #1
   51ac0:	add	r7, r7, #1
   51ac4:	cmp	r7, r8
   51ac8:	bne	51a90 <fputs@plt+0x406dc>
   51acc:	cmp	r1, #0
   51ad0:	beq	51b7c <fputs@plt+0x407c8>
   51ad4:	ldr	r0, [sp, #56]	; 0x38
   51ad8:	add	r2, r1, ip
   51adc:	mov	r1, r9
   51ae0:	bl	671a8 <fputs@plt+0x55df4>
   51ae4:	ldr	lr, [sp, #68]	; 0x44
   51ae8:	ldr	r4, [sp, #40]	; 0x28
   51aec:	cmp	r0, #0
   51af0:	bne	511a4 <fputs@plt+0x3fdf0>
   51af4:	movw	r0, #65535	; 0xffff
   51af8:	tst	r4, r0
   51afc:	beq	51b84 <fputs@plt+0x407d0>
   51b00:	ldrh	r3, [r9, #50]	; 0x32
   51b04:	mov	r0, #0
   51b08:	mov	r1, r3
   51b0c:	b	51b14 <fputs@plt+0x40760>
   51b10:	ldrh	r3, [r9, #50]	; 0x32
   51b14:	ldr	r2, [sl, #4]
   51b18:	ldr	r5, [r9, #4]
   51b1c:	uxth	r7, r3
   51b20:	add	r2, r2, r0, lsl #1
   51b24:	mov	r3, r5
   51b28:	ldrh	r2, [r2]
   51b2c:	cmp	r7, #1
   51b30:	blt	51b48 <fputs@plt+0x40794>
   51b34:	ldrh	r6, [r3], #2
   51b38:	sub	r7, r7, #1
   51b3c:	cmp	r6, r2
   51b40:	bne	51b2c <fputs@plt+0x40778>
   51b44:	b	51b64 <fputs@plt+0x407b0>
   51b48:	add	r3, r5, r1, lsl #1
   51b4c:	strh	r2, [r3]
   51b50:	ldr	r2, [sl, #32]
   51b54:	ldr	r3, [r9, #32]
   51b58:	ldr	r2, [r2, r0, lsl #2]
   51b5c:	str	r2, [r3, r1, lsl #2]
   51b60:	add	r1, r1, #1
   51b64:	add	r0, r0, #1
   51b68:	cmp	r0, r8
   51b6c:	bne	51b10 <fputs@plt+0x4075c>
   51b70:	b	51b84 <fputs@plt+0x407d0>
   51b74:	ldrh	ip, [r9, #50]	; 0x32
   51b78:	b	51b80 <fputs@plt+0x407cc>
   51b7c:	ldr	r4, [sp, #40]	; 0x28
   51b80:	strh	ip, [r9, #52]	; 0x34
   51b84:	ldr	r9, [r9, #20]
   51b88:	cmp	r9, #0
   51b8c:	bne	51a60 <fputs@plt+0x406ac>
   51b90:	ldrsh	r2, [lr, #34]	; 0x22
   51b94:	cmp	r8, r2
   51b98:	bge	51c20 <fputs@plt+0x4086c>
   51b9c:	ldr	r0, [sp, #56]	; 0x38
   51ba0:	mov	r1, sl
   51ba4:	bl	671a8 <fputs@plt+0x55df4>
   51ba8:	ldr	lr, [sp, #68]	; 0x44
   51bac:	cmp	r0, #0
   51bb0:	bne	511a4 <fputs@plt+0x3fdf0>
   51bb4:	ldrsh	r2, [lr, #34]	; 0x22
   51bb8:	cmp	r2, #1
   51bbc:	blt	511a4 <fputs@plt+0x3fdf0>
   51bc0:	movw	r1, #51248	; 0xc830
   51bc4:	mov	r0, #0
   51bc8:	movt	r1, #8
   51bcc:	ldr	r7, [sl, #4]
   51bd0:	mov	r6, r8
   51bd4:	mov	r3, r7
   51bd8:	cmp	r6, #1
   51bdc:	blt	51bf4 <fputs@plt+0x40840>
   51be0:	ldrsh	r5, [r3], #2
   51be4:	sub	r6, r6, #1
   51be8:	cmp	r0, r5
   51bec:	bne	51bd8 <fputs@plt+0x40824>
   51bf0:	b	51c0c <fputs@plt+0x40858>
   51bf4:	add	r2, r7, r8, lsl #1
   51bf8:	strh	r0, [r2]
   51bfc:	ldr	r2, [sl, #32]
   51c00:	str	r1, [r2, r8, lsl #2]
   51c04:	add	r8, r8, #1
   51c08:	ldrh	r2, [lr, #34]	; 0x22
   51c0c:	add	r0, r0, #1
   51c10:	sxth	r3, r2
   51c14:	cmp	r0, r3
   51c18:	blt	51bcc <fputs@plt+0x40818>
   51c1c:	b	511a4 <fputs@plt+0x3fdf0>
   51c20:	uxth	r0, r2
   51c24:	strh	r0, [sl, #52]	; 0x34
   51c28:	b	511a4 <fputs@plt+0x3fdf0>
   51c2c:	ldr	r2, [r6, #4]
   51c30:	cmp	r9, #0
   51c34:	movge	r1, r9
   51c38:	add	r1, r1, r1, lsl #2
   51c3c:	add	r1, r2, r1, lsl #2
   51c40:	ldr	r9, [sp, #48]	; 0x30
   51c44:	str	r0, [r1, #8]
   51c48:	mov	r0, r6
   51c4c:	mov	r1, #61	; 0x3d
   51c50:	mov	r2, #1
   51c54:	mov	r3, #0
   51c58:	str	r5, [sp]
   51c5c:	bl	4a1bc <fputs@plt+0x38e08>
   51c60:	ldr	ip, [sp, #68]	; 0x44
   51c64:	ldr	r8, [sp, #56]	; 0x38
   51c68:	ldrsh	r0, [ip, #34]	; 0x22
   51c6c:	cmp	r0, #1
   51c70:	blt	51cd4 <fputs@plt+0x40920>
   51c74:	ldr	r1, [ip, #4]
   51c78:	mov	lr, r6
   51c7c:	mov	r2, #0
   51c80:	mov	r3, #0
   51c84:	ldr	r7, [r1]
   51c88:	mov	r6, #0
   51c8c:	b	51c9c <fputs@plt+0x408e8>
   51c90:	add	r6, r6, #1
   51c94:	add	r7, r7, #1
   51c98:	add	r6, r6, #1
   51c9c:	ldrb	r5, [r7]
   51ca0:	cmp	r5, #34	; 0x22
   51ca4:	beq	51c90 <fputs@plt+0x408dc>
   51ca8:	cmp	r5, #0
   51cac:	bne	51c94 <fputs@plt+0x408e0>
   51cb0:	add	r3, r3, r6
   51cb4:	add	r2, r2, #1
   51cb8:	add	r1, r1, #16
   51cbc:	add	r3, r3, #7
   51cc0:	cmp	r2, r0
   51cc4:	bne	51c84 <fputs@plt+0x408d0>
   51cc8:	add	r1, r3, #2
   51ccc:	mov	r6, lr
   51cd0:	b	51cd8 <fputs@plt+0x40924>
   51cd4:	mov	r1, #2
   51cd8:	ldr	r3, [ip]
   51cdc:	mov	r2, #0
   51ce0:	b	51cf0 <fputs@plt+0x4093c>
   51ce4:	add	r2, r2, #1
   51ce8:	add	r3, r3, #1
   51cec:	add	r2, r2, #1
   51cf0:	ldrb	r7, [r3]
   51cf4:	cmp	r7, #34	; 0x22
   51cf8:	beq	51ce4 <fputs@plt+0x40930>
   51cfc:	cmp	r7, #0
   51d00:	bne	51ce8 <fputs@plt+0x40934>
   51d04:	add	r5, r2, r1
   51d08:	add	r0, r0, r0, lsl #1
   51d0c:	add	r0, r5, r0, lsl #1
   51d10:	add	r7, r0, #35	; 0x23
   51d14:	asr	r1, r7, #31
   51d18:	mov	r0, r7
   51d1c:	bl	142d0 <fputs@plt+0x2f1c>
   51d20:	movw	r1, #6676	; 0x1a14
   51d24:	mov	sl, r0
   51d28:	movw	r0, #6677	; 0x1a15
   51d2c:	cmp	r5, #50	; 0x32
   51d30:	movw	r2, #6671	; 0x1a0f
   51d34:	movt	r0, #9
   51d38:	movt	r1, #9
   51d3c:	movt	r2, #9
   51d40:	movlt	r1, r0
   51d44:	movw	r0, #6669	; 0x1a0d
   51d48:	movt	r0, #9
   51d4c:	movlt	r2, r0
   51d50:	cmp	sl, #0
   51d54:	beq	51eb8 <fputs@plt+0x40b04>
   51d58:	str	r2, [sp, #64]	; 0x40
   51d5c:	movw	r2, #6679	; 0x1a17
   51d60:	str	r1, [sp, #28]
   51d64:	mov	r0, r7
   51d68:	mov	r1, sl
   51d6c:	str	r6, [sp, #32]
   51d70:	movt	r2, #9
   51d74:	bl	15d40 <fputs@plt+0x498c>
   51d78:	mov	r0, sl
   51d7c:	bl	111f8 <strlen@plt>
   51d80:	ldr	r6, [sp, #68]	; 0x44
   51d84:	bic	r0, r0, #-1073741824	; 0xc0000000
   51d88:	add	r1, sp, #104	; 0x68
   51d8c:	str	r0, [sp, #104]	; 0x68
   51d90:	mov	r0, sl
   51d94:	ldr	r2, [r6]
   51d98:	bl	6b640 <fputs@plt+0x5a28c>
   51d9c:	ldr	r0, [sp, #104]	; 0x68
   51da0:	mov	r2, r7
   51da4:	mov	r1, #40	; 0x28
   51da8:	mov	r3, r6
   51dac:	add	r7, r0, #1
   51db0:	str	r7, [sp, #104]	; 0x68
   51db4:	strb	r1, [sl, r0]
   51db8:	add	r8, sl, r7
   51dbc:	sub	r0, r2, r7
   51dc0:	ldrsh	r1, [r6, #34]	; 0x22
   51dc4:	cmp	r1, #1
   51dc8:	blt	51e8c <fputs@plt+0x40ad8>
   51dcc:	movw	r1, #39819	; 0x9b8b
   51dd0:	mov	r6, r2
   51dd4:	movw	r2, #6672	; 0x1a10
   51dd8:	cmp	r5, #50	; 0x32
   51ddc:	mov	r9, #0
   51de0:	movt	r1, #8
   51de4:	movt	r2, #9
   51de8:	movlt	r2, r1
   51dec:	ldr	r1, [r3, #4]
   51df0:	str	r1, [sp, #44]	; 0x2c
   51df4:	str	r6, [sp, #40]	; 0x28
   51df8:	mov	r1, r8
   51dfc:	bl	15d40 <fputs@plt+0x498c>
   51e00:	mov	r0, r8
   51e04:	bl	111f8 <strlen@plt>
   51e08:	ldr	r5, [sp, #44]	; 0x2c
   51e0c:	bic	r0, r0, #-1073741824	; 0xc0000000
   51e10:	add	r1, sp, #104	; 0x68
   51e14:	add	r0, r0, r7
   51e18:	str	r0, [sp, #104]	; 0x68
   51e1c:	mov	r0, sl
   51e20:	ldr	r2, [r5, r9, lsl #4]!
   51e24:	bl	6b640 <fputs@plt+0x5a28c>
   51e28:	ldrb	r0, [r5, #13]
   51e2c:	movw	r1, #60372	; 0xebd4
   51e30:	movt	r1, #8
   51e34:	add	r0, r1, r0, lsl #2
   51e38:	ldr	r5, [r0, #-260]	; 0xfffffefc
   51e3c:	mov	r0, r5
   51e40:	bl	111f8 <strlen@plt>
   51e44:	ldr	r6, [sp, #104]	; 0x68
   51e48:	bic	r7, r0, #-1073741824	; 0xc0000000
   51e4c:	mov	r2, r7
   51e50:	add	r1, sl, r6
   51e54:	mov	r0, r1
   51e58:	mov	r1, r5
   51e5c:	bl	1121c <memcpy@plt>
   51e60:	ldr	r1, [sp, #68]	; 0x44
   51e64:	add	r7, r6, r7
   51e68:	ldr	r0, [sp, #40]	; 0x28
   51e6c:	ldr	r2, [sp, #64]	; 0x40
   51e70:	add	r9, r9, #1
   51e74:	str	r7, [sp, #104]	; 0x68
   51e78:	add	r8, sl, r7
   51e7c:	ldrsh	r1, [r1, #34]	; 0x22
   51e80:	sub	r0, r0, r7
   51e84:	cmp	r9, r1
   51e88:	blt	51df8 <fputs@plt+0x40a44>
   51e8c:	ldr	r3, [sp, #28]
   51e90:	movw	r2, #64280	; 0xfb18
   51e94:	mov	r1, r8
   51e98:	movt	r2, #8
   51e9c:	bl	15d40 <fputs@plt+0x498c>
   51ea0:	ldr	r8, [sp, #56]	; 0x38
   51ea4:	ldr	r9, [sp, #48]	; 0x30
   51ea8:	ldr	r3, [sp, #68]	; 0x44
   51eac:	ldr	r6, [sp, #32]
   51eb0:	ldr	r7, [sp, #36]	; 0x24
   51eb4:	b	51520 <fputs@plt+0x4016c>
   51eb8:	ldrb	r0, [r8, #69]	; 0x45
   51ebc:	ldr	r3, [sp, #68]	; 0x44
   51ec0:	ldr	r7, [sp, #36]	; 0x24
   51ec4:	cmp	r0, #0
   51ec8:	bne	51520 <fputs@plt+0x4016c>
   51ecc:	ldrb	r0, [r8, #70]	; 0x46
   51ed0:	cmp	r0, #0
   51ed4:	bne	51520 <fputs@plt+0x4016c>
   51ed8:	mov	r0, #1
   51edc:	strb	r0, [r8, #69]	; 0x45
   51ee0:	ldr	r1, [r8, #164]	; 0xa4
   51ee4:	cmp	r1, #1
   51ee8:	strge	r0, [r8, #248]	; 0xf8
   51eec:	ldr	r0, [r8, #256]	; 0x100
   51ef0:	add	r0, r0, #1
   51ef4:	str	r0, [r8, #256]	; 0x100
   51ef8:	b	51520 <fputs@plt+0x4016c>
   51efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51f00:	add	fp, sp, #28
   51f04:	sub	sp, sp, #52	; 0x34
   51f08:	mov	r6, r0
   51f0c:	ldr	r4, [r0]
   51f10:	ldr	r0, [r0, #488]	; 0x1e8
   51f14:	mov	r5, r1
   51f18:	cmp	r0, #0
   51f1c:	beq	52064 <fputs@plt+0x40cb0>
   51f20:	mov	r7, sp
   51f24:	vmov.i32	q8, #0	; 0x00000000
   51f28:	mov	r2, #24
   51f2c:	ldr	r1, [r5]
   51f30:	ldr	r8, [r0, #4]
   51f34:	ldrsh	r9, [r0, #34]	; 0x22
   51f38:	ldrb	r0, [r4, #149]	; 0x95
   51f3c:	mov	r3, r7
   51f40:	vst1.64	{d16-d17}, [r3], r2
   51f44:	mov	r2, #0
   51f48:	str	r2, [r3]
   51f4c:	str	r2, [sp, #20]
   51f50:	str	r2, [sp, #16]
   51f54:	movw	r2, #19748	; 0x4d24
   51f58:	movt	r2, #6
   51f5c:	add	r0, r0, #4
   51f60:	cmp	r1, #0
   51f64:	str	r2, [sp, #4]
   51f68:	movw	r2, #19920	; 0x4dd0
   51f6c:	movt	r2, #6
   51f70:	str	r2, [sp, #8]
   51f74:	strb	r0, [sp, #20]
   51f78:	beq	51f88 <fputs@plt+0x40bd4>
   51f7c:	mov	r0, sp
   51f80:	bl	64de0 <fputs@plt+0x53a2c>
   51f84:	ldrb	r0, [sp, #20]
   51f88:	sub	r1, r9, #1
   51f8c:	tst	r0, #255	; 0xff
   51f90:	beq	52050 <fputs@plt+0x40c9c>
   51f94:	add	r9, r8, r1, lsl #4
   51f98:	mov	r0, r4
   51f9c:	ldr	r1, [r9, #4]!
   51fa0:	bl	48008 <fputs@plt+0x36c54>
   51fa4:	vmov.i32	q8, #0	; 0x00000000
   51fa8:	add	r0, r7, #16
   51fac:	mov	sl, #0
   51fb0:	vst1.64	{d16-d17}, [r0]
   51fb4:	mov	r0, #32
   51fb8:	vst1.64	{d16-d17}, [r7], r0
   51fbc:	mov	r0, #159	; 0x9f
   51fc0:	vst1.64	{d16-d17}, [r7]
   51fc4:	strb	r0, [sp]
   51fc8:	ldr	r6, [r5, #4]
   51fcc:	cmp	r6, #0
   51fd0:	beq	52014 <fputs@plt+0x40c60>
   51fd4:	ldr	r0, [r5, #8]
   51fd8:	sub	r8, r0, r6
   51fdc:	asr	r0, r8, #31
   51fe0:	adds	r2, r8, #1
   51fe4:	adc	r3, r0, #0
   51fe8:	mov	r0, r4
   51fec:	bl	238bc <fputs@plt+0x12508>
   51ff0:	cmp	r0, #0
   51ff4:	beq	52014 <fputs@plt+0x40c60>
   51ff8:	mov	r1, r6
   51ffc:	mov	r2, r8
   52000:	mov	r7, r0
   52004:	bl	1121c <memcpy@plt>
   52008:	mov	r0, #0
   5200c:	mov	sl, r7
   52010:	strb	r0, [r7, r8]
   52014:	str	sl, [sp, #8]
   52018:	mov	r1, #4096	; 0x1000
   5201c:	mov	r2, #1
   52020:	mov	r3, #0
   52024:	ldr	r0, [r5]
   52028:	str	r1, [sp, #4]
   5202c:	mov	r1, sp
   52030:	str	r0, [sp, #12]
   52034:	mov	r0, r4
   52038:	bl	65170 <fputs@plt+0x53dbc>
   5203c:	str	r0, [r9]
   52040:	mov	r0, r4
   52044:	ldr	r1, [sp, #8]
   52048:	bl	13ce4 <fputs@plt+0x2930>
   5204c:	b	52064 <fputs@plt+0x40cb0>
   52050:	ldr	r2, [r8, r1, lsl #4]
   52054:	movw	r1, #6764	; 0x1a6c
   52058:	mov	r0, r6
   5205c:	movt	r1, #9
   52060:	bl	1d2fc <fputs@plt+0xbf48>
   52064:	ldr	r1, [r5]
   52068:	mov	r0, r4
   5206c:	bl	48008 <fputs@plt+0x36c54>
   52070:	sub	sp, fp, #28
   52074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52078:	push	{r4, r5, r6, r7, fp, lr}
   5207c:	add	fp, sp, #16
   52080:	mov	r4, r0
   52084:	cmp	r1, #72	; 0x48
   52088:	mov	r6, r3
   5208c:	mov	r7, r2
   52090:	ldreq	r0, [r4, #68]	; 0x44
   52094:	cmpeq	r0, #0
   52098:	beq	520fc <fputs@plt+0x40d48>
   5209c:	ldr	r2, [fp, #8]
   520a0:	ldr	r0, [r4]
   520a4:	uxtb	r1, r1
   520a8:	mov	r3, #1
   520ac:	bl	6704c <fputs@plt+0x55c98>
   520b0:	mov	r5, r0
   520b4:	ldr	r0, [r4]
   520b8:	mov	r2, r7
   520bc:	mov	r3, r6
   520c0:	mov	r1, r5
   520c4:	bl	6af10 <fputs@plt+0x59b5c>
   520c8:	cmp	r5, #0
   520cc:	beq	520f4 <fputs@plt+0x40d40>
   520d0:	ldr	r1, [r4]
   520d4:	ldr	r0, [r5, #24]
   520d8:	ldr	r2, [r1, #104]	; 0x68
   520dc:	cmp	r2, r0
   520e0:	bge	520f4 <fputs@plt+0x40d40>
   520e4:	movw	r1, #5099	; 0x13eb
   520e8:	mov	r0, r4
   520ec:	movt	r1, #9
   520f0:	bl	1d2fc <fputs@plt+0xbf48>
   520f4:	mov	r0, r5
   520f8:	pop	{r4, r5, r6, r7, fp, pc}
   520fc:	ldr	r0, [r4]
   52100:	mov	r1, r7
   52104:	mov	r2, r6
   52108:	bl	6acf0 <fputs@plt+0x5993c>
   5210c:	mov	r5, r0
   52110:	b	520c8 <fputs@plt+0x40d14>
   52114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52118:	add	fp, sp, #28
   5211c:	sub	sp, sp, #68	; 0x44
   52120:	ldr	r7, [r0, #488]	; 0x1e8
   52124:	mov	r5, r1
   52128:	mov	r4, r0
   5212c:	cmp	r7, #0
   52130:	beq	5237c <fputs@plt+0x40fc8>
   52134:	ldrb	r0, [r4, #454]	; 0x1c6
   52138:	cmp	r0, #0
   5213c:	bne	5237c <fputs@plt+0x40fc8>
   52140:	ldrb	r0, [r7, #42]	; 0x2a
   52144:	tst	r0, #4
   52148:	bne	522c0 <fputs@plt+0x40f0c>
   5214c:	ldr	r1, [fp, #8]
   52150:	orr	r0, r0, #4
   52154:	cmp	r5, #0
   52158:	strb	r0, [r7, #42]	; 0x2a
   5215c:	str	r1, [sp, #44]	; 0x2c
   52160:	str	r2, [sp, #40]	; 0x28
   52164:	str	r3, [sp, #48]	; 0x30
   52168:	str	r0, [sp, #36]	; 0x24
   5216c:	beq	522d8 <fputs@plt+0x40f24>
   52170:	ldr	r3, [r5]
   52174:	cmp	r3, #1
   52178:	blt	5230c <fputs@plt+0x40f58>
   5217c:	ldr	r6, [r5, #4]
   52180:	str	r4, [sp, #32]
   52184:	str	r5, [sp, #28]
   52188:	mov	r0, #0
   5218c:	mvn	sl, #0
   52190:	mov	r5, #0
   52194:	str	r0, [fp, #-44]	; 0xffffffd4
   52198:	str	r3, [fp, #-32]	; 0xffffffe0
   5219c:	str	r7, [fp, #-36]	; 0xffffffdc
   521a0:	str	r6, [fp, #-40]	; 0xffffffd8
   521a4:	add	r0, r5, r5, lsl #2
   521a8:	ldr	r1, [r6, r0, lsl #2]
   521ac:	mov	r0, #0
   521b0:	cmp	r1, #0
   521b4:	beq	521ec <fputs@plt+0x40e38>
   521b8:	ldr	r0, [r1, #4]
   521bc:	tst	r0, #4096	; 0x1000
   521c0:	beq	521e8 <fputs@plt+0x40e34>
   521c4:	tst	r0, #262144	; 0x40000
   521c8:	addeq	r0, r1, #12
   521cc:	ldrne	r0, [r1, #20]
   521d0:	ldrne	r0, [r0, #4]
   521d4:	ldr	r1, [r0]
   521d8:	cmp	r1, #0
   521dc:	bne	521b8 <fputs@plt+0x40e04>
   521e0:	mov	r0, #0
   521e4:	b	521ec <fputs@plt+0x40e38>
   521e8:	mov	r0, r1
   521ec:	ldrb	r1, [r0]
   521f0:	cmp	r1, #95	; 0x5f
   521f4:	beq	5220c <fputs@plt+0x40e58>
   521f8:	cmp	r1, #97	; 0x61
   521fc:	bne	52228 <fputs@plt+0x40e74>
   52200:	mov	r1, #27
   52204:	strb	r1, [r0]
   52208:	b	52230 <fputs@plt+0x40e7c>
   5220c:	ldr	r1, [r0, #12]
   52210:	ldrb	r2, [r1]
   52214:	cmp	r2, #97	; 0x61
   52218:	bne	5229c <fputs@plt+0x40ee8>
   5221c:	mov	r2, #27
   52220:	strb	r2, [r1]
   52224:	ldrb	r1, [r0]
   52228:	cmp	r1, #27
   5222c:	bne	5229c <fputs@plt+0x40ee8>
   52230:	ldrsh	r9, [r7, #34]	; 0x22
   52234:	cmp	r9, #1
   52238:	blt	52274 <fputs@plt+0x40ec0>
   5223c:	ldr	r4, [r7, #4]
   52240:	ldr	r6, [r0, #8]
   52244:	mov	sl, #0
   52248:	mov	r8, r4
   5224c:	ldr	r1, [r8]
   52250:	mov	r0, r6
   52254:	bl	15fac <fputs@plt+0x4bf8>
   52258:	cmp	r0, #0
   5225c:	beq	5227c <fputs@plt+0x40ec8>
   52260:	add	sl, sl, #1
   52264:	add	r8, r8, #16
   52268:	cmp	sl, r9
   5226c:	blt	5224c <fputs@plt+0x40e98>
   52270:	b	52290 <fputs@plt+0x40edc>
   52274:	mov	sl, #0
   52278:	b	5229c <fputs@plt+0x40ee8>
   5227c:	add	r0, r4, sl, lsl #4
   52280:	str	r8, [fp, #-44]	; 0xffffffd4
   52284:	ldrb	r1, [r0, #15]
   52288:	orr	r1, r1, #1
   5228c:	strb	r1, [r0, #15]
   52290:	ldr	r3, [fp, #-32]	; 0xffffffe0
   52294:	ldr	r7, [fp, #-36]	; 0xffffffdc
   52298:	ldr	r6, [fp, #-40]	; 0xffffffd8
   5229c:	add	r5, r5, #1
   522a0:	cmp	r5, r3
   522a4:	bne	521a4 <fputs@plt+0x40df0>
   522a8:	ldr	r4, [sp, #32]
   522ac:	ldr	r5, [sp, #28]
   522b0:	sub	r0, r3, #1
   522b4:	clz	r0, r0
   522b8:	lsr	r0, r0, #5
   522bc:	b	522fc <fputs@plt+0x40f48>
   522c0:	ldr	r2, [r7]
   522c4:	movw	r1, #6809	; 0x1a99
   522c8:	mov	r0, r4
   522cc:	movt	r1, #9
   522d0:	bl	1d2fc <fputs@plt+0xbf48>
   522d4:	b	5237c <fputs@plt+0x40fc8>
   522d8:	ldrsh	r1, [r7, #34]	; 0x22
   522dc:	ldr	r0, [r7, #4]
   522e0:	sub	sl, r1, #1
   522e4:	add	r1, r0, sl, lsl #4
   522e8:	ldrb	r0, [r1, #15]
   522ec:	str	r1, [fp, #-44]	; 0xffffffd4
   522f0:	orr	r0, r0, #1
   522f4:	strb	r0, [r1, #15]
   522f8:	mov	r0, #1
   522fc:	cmp	r0, #0
   52300:	ldr	r0, [fp, #-44]	; 0xffffffd4
   52304:	cmpne	r0, #0
   52308:	bne	52390 <fputs@plt+0x40fdc>
   5230c:	ldr	r0, [sp, #48]	; 0x30
   52310:	cmp	r0, #0
   52314:	beq	5232c <fputs@plt+0x40f78>
   52318:	movw	r1, #6850	; 0x1ac2
   5231c:	mov	r0, r4
   52320:	movt	r1, #9
   52324:	bl	1d2fc <fputs@plt+0xbf48>
   52328:	b	5237c <fputs@plt+0x40fc8>
   5232c:	str	r5, [sp]
   52330:	mov	r0, #0
   52334:	mov	r2, #0
   52338:	mov	r3, #0
   5233c:	ldr	r1, [sp, #40]	; 0x28
   52340:	str	r0, [sp, #8]
   52344:	str	r0, [sp, #12]
   52348:	str	r1, [sp, #4]
   5234c:	ldr	r1, [sp, #44]	; 0x2c
   52350:	str	r0, [sp, #20]
   52354:	mov	r0, r4
   52358:	str	r1, [sp, #16]
   5235c:	mov	r1, #0
   52360:	bl	52414 <fputs@plt+0x41060>
   52364:	cmp	r0, #0
   52368:	ldrbne	r1, [r0, #55]	; 0x37
   5236c:	andne	r1, r1, #252	; 0xfc
   52370:	orrne	r1, r1, #2
   52374:	strbne	r1, [r0, #55]	; 0x37
   52378:	mov	r5, #0
   5237c:	ldr	r0, [r4]
   52380:	mov	r1, r5
   52384:	sub	sp, fp, #28
   52388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5238c:	b	480a8 <fputs@plt+0x36cf4>
   52390:	mov	r1, r0
   52394:	ldrb	r0, [r0, #15]
   52398:	tst	r0, #4
   5239c:	bne	523ac <fputs@plt+0x40ff8>
   523a0:	movw	r0, #39819	; 0x9b8b
   523a4:	movt	r0, #8
   523a8:	b	523c0 <fputs@plt+0x4100c>
   523ac:	ldr	r6, [r1]
   523b0:	mov	r0, r6
   523b4:	bl	111f8 <strlen@plt>
   523b8:	add	r0, r6, r0
   523bc:	add	r0, r0, #1
   523c0:	movw	r1, #39334	; 0x99a6
   523c4:	movt	r1, #8
   523c8:	bl	15fac <fputs@plt+0x4bf8>
   523cc:	ldr	r1, [sp, #44]	; 0x2c
   523d0:	cmp	r1, #1
   523d4:	beq	5230c <fputs@plt+0x40f58>
   523d8:	cmp	r0, #0
   523dc:	bne	5230c <fputs@plt+0x40f58>
   523e0:	ldr	r0, [sp, #40]	; 0x28
   523e4:	ldr	r1, [sp, #36]	; 0x24
   523e8:	cmp	r5, #0
   523ec:	strb	r0, [r7, #43]	; 0x2b
   523f0:	ldr	r0, [sp, #48]	; 0x30
   523f4:	strh	sl, [r7, #32]
   523f8:	orr	r0, r1, r0, lsl #3
   523fc:	strb	r0, [r7, #42]	; 0x2a
   52400:	beq	52378 <fputs@plt+0x40fc4>
   52404:	ldr	r0, [r5, #4]
   52408:	ldrb	r0, [r0, #12]
   5240c:	strb	r0, [r4, #452]	; 0x1c4
   52410:	b	5237c <fputs@plt+0x40fc8>
   52414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52418:	add	fp, sp, #28
   5241c:	sub	sp, sp, #4
   52420:	vpush	{d8-d9}
   52424:	sub	sp, sp, #216	; 0xd8
   52428:	ldr	r4, [r0]
   5242c:	mov	sl, #0
   52430:	mov	r7, r0
   52434:	ldr	r9, [fp, #20]
   52438:	ldr	r6, [fp, #8]
   5243c:	str	r3, [sp, #60]	; 0x3c
   52440:	str	sl, [sp, #68]	; 0x44
   52444:	str	sl, [sp, #64]	; 0x40
   52448:	ldrb	r0, [r4, #69]	; 0x45
   5244c:	cmp	r0, #0
   52450:	bne	528e0 <fputs@plt+0x4152c>
   52454:	ldrb	r0, [r7, #454]	; 0x1c6
   52458:	mov	sl, #0
   5245c:	cmp	r0, #0
   52460:	bne	528e0 <fputs@plt+0x4152c>
   52464:	ldr	r0, [r7, #68]	; 0x44
   52468:	mov	sl, #0
   5246c:	cmp	r0, #0
   52470:	bgt	528e0 <fputs@plt+0x4152c>
   52474:	mov	r0, r7
   52478:	mov	r5, r2
   5247c:	mov	r8, r1
   52480:	bl	4a548 <fputs@plt+0x39194>
   52484:	mov	sl, #0
   52488:	cmp	r0, #0
   5248c:	bne	528e0 <fputs@plt+0x4152c>
   52490:	ldr	r0, [sp, #60]	; 0x3c
   52494:	cmp	r0, #0
   52498:	beq	5259c <fputs@plt+0x411e8>
   5249c:	add	r3, sp, #68	; 0x44
   524a0:	mov	r0, r7
   524a4:	mov	r1, r8
   524a8:	mov	r2, r5
   524ac:	bl	66ae4 <fputs@plt+0x55730>
   524b0:	cmp	r0, #0
   524b4:	blt	528dc <fputs@plt+0x41528>
   524b8:	mov	r8, r0
   524bc:	ldrb	r0, [r4, #149]	; 0x95
   524c0:	cmp	r0, #0
   524c4:	bne	524fc <fputs@plt+0x41148>
   524c8:	ldr	r1, [sp, #60]	; 0x3c
   524cc:	mov	r0, r7
   524d0:	bl	6b76c <fputs@plt+0x5a3b8>
   524d4:	cmp	r0, #0
   524d8:	beq	524fc <fputs@plt+0x41148>
   524dc:	ldr	r1, [r5, #4]
   524e0:	cmp	r1, #0
   524e4:	bne	524fc <fputs@plt+0x41148>
   524e8:	ldr	r1, [r4, #16]
   524ec:	ldr	r0, [r0, #64]	; 0x40
   524f0:	ldr	r1, [r1, #28]
   524f4:	cmp	r0, r1
   524f8:	movweq	r8, #1
   524fc:	ldr	r0, [r7]
   52500:	str	r7, [sp, #72]	; 0x48
   52504:	ldr	r5, [sp, #60]	; 0x3c
   52508:	ldr	r0, [r0, #16]
   5250c:	ldr	r1, [r0, r8, lsl #4]!
   52510:	str	r1, [sp, #84]	; 0x54
   52514:	movw	r1, #8527	; 0x214f
   52518:	movt	r1, #9
   5251c:	ldr	r0, [r0, #12]
   52520:	str	r1, [sp, #88]	; 0x58
   52524:	ldr	r1, [sp, #68]	; 0x44
   52528:	str	r1, [sp, #52]	; 0x34
   5252c:	str	r1, [sp, #92]	; 0x5c
   52530:	sub	r1, r8, #1
   52534:	clz	r1, r1
   52538:	lsr	r1, r1, #5
   5253c:	str	r1, [sp, #80]	; 0x50
   52540:	str	r0, [sp, #76]	; 0x4c
   52544:	add	r0, sp, #72	; 0x48
   52548:	mov	r1, r5
   5254c:	bl	6b7d0 <fputs@plt+0x5a41c>
   52550:	add	r2, r5, #8
   52554:	mov	r0, r7
   52558:	mov	r1, #0
   5255c:	mov	sl, #0
   52560:	bl	6a834 <fputs@plt+0x59480>
   52564:	cmp	r0, #0
   52568:	beq	528e0 <fputs@plt+0x4152c>
   5256c:	cmp	r8, #1
   52570:	bne	525e8 <fputs@plt+0x41234>
   52574:	ldr	r1, [r4, #16]
   52578:	ldr	r2, [r0, #64]	; 0x40
   5257c:	ldr	r1, [r1, #28]
   52580:	cmp	r1, r2
   52584:	beq	525e8 <fputs@plt+0x41234>
   52588:	ldr	r2, [r0]
   5258c:	movw	r1, #6906	; 0x1afa
   52590:	mov	r0, r7
   52594:	movt	r1, #9
   52598:	b	528d8 <fputs@plt+0x41524>
   5259c:	ldr	r0, [r7, #488]	; 0x1e8
   525a0:	cmp	r0, #0
   525a4:	beq	528dc <fputs@plt+0x41528>
   525a8:	ldr	r5, [r0, #64]	; 0x40
   525ac:	cmp	r5, #0
   525b0:	beq	52620 <fputs@plt+0x4126c>
   525b4:	ldr	ip, [r4, #20]
   525b8:	cmp	ip, #1
   525bc:	blt	52638 <fputs@plt+0x41284>
   525c0:	ldr	r2, [r4, #16]
   525c4:	mov	r1, #0
   525c8:	add	r2, r2, #12
   525cc:	ldr	r3, [r2, r1, lsl #4]
   525d0:	cmp	r3, r5
   525d4:	beq	52654 <fputs@plt+0x412a0>
   525d8:	add	r1, r1, #1
   525dc:	cmp	r1, ip
   525e0:	blt	525cc <fputs@plt+0x41218>
   525e4:	b	52628 <fputs@plt+0x41274>
   525e8:	ldrb	r1, [r0, #42]	; 0x2a
   525ec:	str	r8, [sp, #48]	; 0x30
   525f0:	tst	r1, #32
   525f4:	beq	52660 <fputs@plt+0x412ac>
   525f8:	ldr	r2, [r0, #8]
   525fc:	b	52614 <fputs@plt+0x41260>
   52600:	ldrb	r1, [r2, #55]	; 0x37
   52604:	and	r1, r1, #3
   52608:	cmp	r1, #2
   5260c:	beq	528ac <fputs@plt+0x414f8>
   52610:	ldr	r2, [r2, #20]
   52614:	cmp	r2, #0
   52618:	bne	52600 <fputs@plt+0x4124c>
   5261c:	b	52660 <fputs@plt+0x412ac>
   52620:	movw	r1, #48576	; 0xbdc0
   52624:	movt	r1, #65520	; 0xfff0
   52628:	str	r1, [sp, #48]	; 0x30
   5262c:	mov	r1, #0
   52630:	str	r1, [sp, #52]	; 0x34
   52634:	b	52660 <fputs@plt+0x412ac>
   52638:	mov	r1, #0
   5263c:	str	r1, [sp, #52]	; 0x34
   52640:	mov	r1, #0
   52644:	str	r1, [sp, #44]	; 0x2c
   52648:	mov	r1, #0
   5264c:	str	r1, [sp, #48]	; 0x30
   52650:	b	52668 <fputs@plt+0x412b4>
   52654:	mov	r2, #0
   52658:	str	r1, [sp, #48]	; 0x30
   5265c:	str	r2, [sp, #52]	; 0x34
   52660:	mov	r1, #0
   52664:	str	r1, [sp, #44]	; 0x2c
   52668:	ldr	sl, [r0]
   5266c:	ldr	r8, [r4, #16]
   52670:	movw	r1, #4778	; 0x12aa
   52674:	str	r0, [sp, #56]	; 0x38
   52678:	mov	r2, #7
   5267c:	movt	r1, #9
   52680:	mov	r0, sl
   52684:	bl	1343c <fputs@plt+0x2088>
   52688:	cmp	r0, #0
   5268c:	bne	5269c <fputs@plt+0x412e8>
   52690:	ldrb	r0, [r4, #149]	; 0x95
   52694:	cmp	r0, #0
   52698:	beq	52764 <fputs@plt+0x413b0>
   5269c:	ldr	r2, [sp, #56]	; 0x38
   526a0:	ldr	r0, [r2, #12]
   526a4:	cmp	r0, #0
   526a8:	beq	526b8 <fputs@plt+0x41304>
   526ac:	movw	r1, #6994	; 0x1b52
   526b0:	movt	r1, #9
   526b4:	b	52758 <fputs@plt+0x413a4>
   526b8:	ldrb	r0, [r2, #42]	; 0x2a
   526bc:	tst	r0, #16
   526c0:	bne	52750 <fputs@plt+0x4139c>
   526c4:	ldr	r0, [sp, #48]	; 0x30
   526c8:	add	r1, r8, r0, lsl #4
   526cc:	str	r1, [sp, #40]	; 0x28
   526d0:	ldr	r1, [sp, #52]	; 0x34
   526d4:	cmp	r1, #0
   526d8:	beq	527b8 <fputs@plt+0x41404>
   526dc:	mov	r8, r0
   526e0:	mov	r0, r4
   526e4:	bl	669ec <fputs@plt+0x55638>
   526e8:	cmp	r0, #0
   526ec:	beq	528dc <fputs@plt+0x41528>
   526f0:	mov	r5, r0
   526f4:	mov	r0, r7
   526f8:	mov	r1, r5
   526fc:	bl	66b64 <fputs@plt+0x557b0>
   52700:	mov	sl, #0
   52704:	cmp	r0, #0
   52708:	bne	528e4 <fputs@plt+0x41530>
   5270c:	ldrb	r0, [r4, #149]	; 0x95
   52710:	cmp	r0, #0
   52714:	beq	52928 <fputs@plt+0x41574>
   52718:	ldr	r0, [sp, #40]	; 0x28
   5271c:	mov	r1, r5
   52720:	ldr	r2, [r0]
   52724:	mov	r0, r4
   52728:	bl	47530 <fputs@plt+0x3617c>
   5272c:	cmp	r0, #0
   52730:	beq	527f4 <fputs@plt+0x41440>
   52734:	ldr	r0, [fp, #28]
   52738:	cmp	r0, #0
   5273c:	beq	5295c <fputs@plt+0x415a8>
   52740:	mov	r0, r7
   52744:	mov	r1, r8
   52748:	bl	66394 <fputs@plt+0x54fe0>
   5274c:	b	52970 <fputs@plt+0x415bc>
   52750:	movw	r1, #7019	; 0x1b6b
   52754:	movt	r1, #9
   52758:	mov	r0, r7
   5275c:	bl	1d2fc <fputs@plt+0xbf48>
   52760:	b	528dc <fputs@plt+0x41528>
   52764:	movw	r0, #49236	; 0xc054
   52768:	movw	ip, #6956	; 0x1b2c
   5276c:	mov	r1, #0
   52770:	movt	r0, #8
   52774:	movt	ip, #9
   52778:	sub	r2, sl, r1
   5277c:	ldrb	r2, [r2, #7]
   52780:	cmp	r2, #0
   52784:	beq	528b4 <fputs@plt+0x41500>
   52788:	rsb	r5, r1, #0
   5278c:	ldrb	r3, [r0, r2]
   52790:	ldrb	r2, [ip, r5]
   52794:	ldrb	r2, [r0, r2]
   52798:	cmp	r3, r2
   5279c:	bne	528c0 <fputs@plt+0x4150c>
   527a0:	sub	r2, r1, #1
   527a4:	add	r1, r1, #9
   527a8:	cmp	r1, #1
   527ac:	mov	r1, r2
   527b0:	bhi	52778 <fputs@plt+0x413c4>
   527b4:	b	5269c <fputs@plt+0x412e8>
   527b8:	ldr	r0, [r2, #8]
   527bc:	mov	r3, #1
   527c0:	b	527cc <fputs@plt+0x41418>
   527c4:	ldr	r0, [r0, #20]
   527c8:	add	r3, r3, #1
   527cc:	cmp	r0, #0
   527d0:	bne	527c4 <fputs@plt+0x41410>
   527d4:	movw	r1, #7111	; 0x1bc7
   527d8:	mov	r0, r4
   527dc:	mov	r2, sl
   527e0:	movt	r1, #9
   527e4:	bl	1d380 <fputs@plt+0xbfcc>
   527e8:	cmp	r0, #0
   527ec:	beq	528dc <fputs@plt+0x41528>
   527f0:	mov	r5, r0
   527f4:	ldr	r0, [sp, #40]	; 0x28
   527f8:	ldr	r8, [sp, #48]	; 0x30
   527fc:	movw	r2, #1129	; 0x469
   52800:	mov	r1, #18
   52804:	mov	r3, #0
   52808:	mov	sl, #0
   5280c:	movt	r2, #9
   52810:	ldr	r0, [r0]
   52814:	cmp	r8, #1
   52818:	str	r0, [sp, #36]	; 0x24
   5281c:	str	r0, [sp]
   52820:	movw	r0, #1110	; 0x456
   52824:	movt	r0, #9
   52828:	moveq	r2, r0
   5282c:	mov	r0, r7
   52830:	str	r2, [sp, #28]
   52834:	bl	66940 <fputs@plt+0x5558c>
   52838:	cmp	r0, #0
   5283c:	bne	528e4 <fputs@plt+0x41530>
   52840:	ldr	r0, [sp, #56]	; 0x38
   52844:	mov	r1, #1
   52848:	cmp	r8, #1
   5284c:	mov	r2, r5
   52850:	movweq	r1, #3
   52854:	ldr	r3, [r0]
   52858:	ldr	r0, [sp, #36]	; 0x24
   5285c:	str	r0, [sp]
   52860:	mov	r0, r7
   52864:	bl	66940 <fputs@plt+0x5558c>
   52868:	cmp	r0, #0
   5286c:	bne	528e4 <fputs@plt+0x41530>
   52870:	cmp	r6, #0
   52874:	beq	52978 <fputs@plt+0x415c4>
   52878:	ldr	r0, [r7]
   5287c:	ldr	r1, [r6]
   52880:	ldr	r0, [r0, #100]	; 0x64
   52884:	str	r1, [sp, #32]
   52888:	cmp	r1, r0
   5288c:	ble	52a00 <fputs@plt+0x4164c>
   52890:	movw	r1, #9184	; 0x23e0
   52894:	movw	r2, #8527	; 0x214f
   52898:	mov	r0, r7
   5289c:	movt	r1, #9
   528a0:	movt	r2, #9
   528a4:	bl	1d2fc <fputs@plt+0xbf48>
   528a8:	b	529f8 <fputs@plt+0x41644>
   528ac:	str	r2, [sp, #44]	; 0x2c
   528b0:	b	52668 <fputs@plt+0x412b4>
   528b4:	ldrb	r1, [ip, -r1]
   528b8:	mov	r3, #0
   528bc:	ldrb	r2, [r0, r1]
   528c0:	cmp	r3, r2
   528c4:	beq	5269c <fputs@plt+0x412e8>
   528c8:	movw	r1, #6966	; 0x1b36
   528cc:	mov	r0, r7
   528d0:	mov	r2, sl
   528d4:	movt	r1, #9
   528d8:	bl	1d2fc <fputs@plt+0xbf48>
   528dc:	mov	sl, #0
   528e0:	mov	r5, #0
   528e4:	mov	r0, r4
   528e8:	mov	r1, r9
   528ec:	bl	48008 <fputs@plt+0x36c54>
   528f0:	mov	r0, r4
   528f4:	mov	r1, r6
   528f8:	bl	480a8 <fputs@plt+0x36cf4>
   528fc:	ldr	r1, [sp, #60]	; 0x3c
   52900:	mov	r0, r4
   52904:	bl	481e0 <fputs@plt+0x36e2c>
   52908:	mov	r0, r4
   5290c:	mov	r1, r5
   52910:	bl	13ce4 <fputs@plt+0x2930>
   52914:	mov	r0, sl
   52918:	sub	sp, fp, #48	; 0x30
   5291c:	vpop	{d8-d9}
   52920:	add	sp, sp, #4
   52924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52928:	mov	r0, r4
   5292c:	mov	r1, r5
   52930:	mov	r2, #0
   52934:	mov	sl, #0
   52938:	bl	22808 <fputs@plt+0x11454>
   5293c:	cmp	r0, #0
   52940:	beq	52718 <fputs@plt+0x41364>
   52944:	movw	r1, #7053	; 0x1b8d
   52948:	mov	r0, r7
   5294c:	mov	r2, r5
   52950:	movt	r1, #9
   52954:	bl	1d2fc <fputs@plt+0xbf48>
   52958:	b	528e4 <fputs@plt+0x41530>
   5295c:	movw	r1, #7087	; 0x1baf
   52960:	mov	r0, r7
   52964:	mov	r2, r5
   52968:	movt	r1, #9
   5296c:	bl	1d2fc <fputs@plt+0xbf48>
   52970:	mov	sl, #0
   52974:	b	528e4 <fputs@plt+0x41530>
   52978:	ldr	r1, [sp, #56]	; 0x38
   5297c:	ldrsh	r0, [r1, #34]	; 0x22
   52980:	ldr	r1, [r1, #4]
   52984:	add	r0, r1, r0, lsl #4
   52988:	ldr	r0, [r0, #-16]
   5298c:	cmp	r0, #0
   52990:	str	r0, [sp, #128]	; 0x80
   52994:	beq	529a4 <fputs@plt+0x415f0>
   52998:	bl	111f8 <strlen@plt>
   5299c:	bic	r0, r0, #-1073741824	; 0xc0000000
   529a0:	b	529a8 <fputs@plt+0x415f4>
   529a4:	mov	r0, #0
   529a8:	str	r0, [sp, #132]	; 0x84
   529ac:	add	r2, sp, #128	; 0x80
   529b0:	mov	r0, r4
   529b4:	mov	r1, #27
   529b8:	mov	r3, #0
   529bc:	mov	sl, #0
   529c0:	bl	6704c <fputs@plt+0x55c98>
   529c4:	mov	r2, r0
   529c8:	mov	r0, r7
   529cc:	mov	r1, #0
   529d0:	bl	57890 <fputs@plt+0x464dc>
   529d4:	cmp	r0, #0
   529d8:	beq	52ed4 <fputs@plt+0x41b20>
   529dc:	mov	r6, r0
   529e0:	ldr	r0, [fp, #24]
   529e4:	cmn	r0, #1
   529e8:	ldmgt	r6, {r1, r2}
   529ec:	addgt	r1, r1, r1, lsl #2
   529f0:	addgt	r1, r2, r1, lsl #2
   529f4:	strbgt	r0, [r1, #-8]
   529f8:	ldr	r0, [r6]
   529fc:	str	r0, [sp, #32]
   52a00:	ldr	r0, [sp, #32]
   52a04:	cmp	r0, #1
   52a08:	blt	52a80 <fputs@plt+0x416cc>
   52a0c:	ldr	sl, [r6, #4]
   52a10:	ldr	r2, [sp, #32]
   52a14:	mov	r8, #0
   52a18:	mov	r3, #0
   52a1c:	ldr	r0, [sl]
   52a20:	ldrb	r1, [r0]
   52a24:	cmp	r1, #95	; 0x5f
   52a28:	bne	52a5c <fputs@plt+0x416a8>
   52a2c:	ldr	r0, [r0, #8]
   52a30:	cmp	r0, #0
   52a34:	beq	52a50 <fputs@plt+0x4169c>
   52a38:	str	r3, [sp, #36]	; 0x24
   52a3c:	bl	111f8 <strlen@plt>
   52a40:	ldr	r3, [sp, #36]	; 0x24
   52a44:	ldr	r2, [sp, #32]
   52a48:	bic	r0, r0, #-1073741824	; 0xc0000000
   52a4c:	b	52a54 <fputs@plt+0x416a0>
   52a50:	mov	r0, #0
   52a54:	add	r0, r3, r0
   52a58:	add	r3, r0, #1
   52a5c:	add	r8, r8, #1
   52a60:	add	sl, sl, #20
   52a64:	cmp	r8, r2
   52a68:	blt	52a1c <fputs@plt+0x41668>
   52a6c:	mov	sl, r3
   52a70:	cmp	r5, #0
   52a74:	bne	52a84 <fputs@plt+0x416d0>
   52a78:	mov	r8, #0
   52a7c:	b	52a90 <fputs@plt+0x416dc>
   52a80:	mov	sl, #0
   52a84:	mov	r0, r5
   52a88:	bl	111f8 <strlen@plt>
   52a8c:	bic	r8, r0, #-1073741824	; 0xc0000000
   52a90:	ldr	r0, [sp, #44]	; 0x2c
   52a94:	ldr	r1, [sp, #32]
   52a98:	add	r3, sp, #64	; 0x40
   52a9c:	cmp	r0, #0
   52aa0:	ldrne	r0, [sp, #44]	; 0x2c
   52aa4:	ldrhne	r0, [r0, #50]	; 0x32
   52aa8:	moveq	r0, #1
   52aac:	add	r0, r0, r1
   52ab0:	sxth	r1, r0
   52ab4:	add	r0, sl, r8
   52ab8:	add	r2, r0, #1
   52abc:	mov	r0, r4
   52ac0:	bl	6b8c8 <fputs@plt+0x5a514>
   52ac4:	str	r0, [sp, #36]	; 0x24
   52ac8:	ldrb	r0, [r4, #69]	; 0x45
   52acc:	cmp	r0, #0
   52ad0:	beq	52ae8 <fputs@plt+0x41734>
   52ad4:	ldr	r0, [sp, #36]	; 0x24
   52ad8:	mov	sl, #0
   52adc:	cmp	r0, #0
   52ae0:	bne	53200 <fputs@plt+0x41e4c>
   52ae4:	b	528e4 <fputs@plt+0x41530>
   52ae8:	ldr	r0, [sp, #64]	; 0x40
   52aec:	ldr	sl, [sp, #36]	; 0x24
   52af0:	add	r2, r8, #1
   52af4:	add	r1, r0, r2
   52af8:	str	r0, [sl]
   52afc:	str	r1, [sp, #64]	; 0x40
   52b00:	mov	r1, r5
   52b04:	bl	1121c <memcpy@plt>
   52b08:	ldr	r0, [sp, #56]	; 0x38
   52b0c:	ldr	r1, [sp, #52]	; 0x34
   52b10:	str	r0, [sl, #12]
   52b14:	ldr	r0, [fp, #12]
   52b18:	clz	r1, r1
   52b1c:	lsr	r1, r1, #5
   52b20:	cmp	r0, #0
   52b24:	strb	r0, [sl, #54]	; 0x36
   52b28:	movwne	r0, #1
   52b2c:	cmp	r9, #0
   52b30:	orr	r0, r1, r0, lsl #3
   52b34:	ldrb	r1, [sl, #55]	; 0x37
   52b38:	and	r1, r1, #244	; 0xf4
   52b3c:	orr	r0, r0, r1
   52b40:	ldr	r1, [sp, #48]	; 0x30
   52b44:	strb	r0, [sl, #55]	; 0x37
   52b48:	ldr	r0, [r4, #16]
   52b4c:	add	r0, r0, r1, lsl #4
   52b50:	ldr	r0, [r0, #12]
   52b54:	str	r0, [sl, #24]
   52b58:	ldr	r0, [r6]
   52b5c:	strh	r0, [sl, #50]	; 0x32
   52b60:	beq	52bdc <fputs@plt+0x41828>
   52b64:	add	r8, sp, #96	; 0x60
   52b68:	vmov.i32	q8, #0	; 0x00000000
   52b6c:	add	sl, sp, #128	; 0x80
   52b70:	mov	r1, #0
   52b74:	mov	r2, #80	; 0x50
   52b78:	add	r0, r8, #8
   52b7c:	vst1.64	{d16-d17}, [r0]
   52b80:	mov	r0, #0
   52b84:	str	r0, [sp, #124]	; 0x7c
   52b88:	str	r0, [sp, #120]	; 0x78
   52b8c:	mov	r0, sl
   52b90:	bl	11174 <memset@plt>
   52b94:	ldr	r2, [sp, #56]	; 0x38
   52b98:	mov	r0, #1
   52b9c:	mvn	r1, #0
   52ba0:	str	r0, [sp, #128]	; 0x80
   52ba4:	ldr	r0, [r2]
   52ba8:	str	r1, [sp, #180]	; 0xb4
   52bac:	mov	r1, #16
   52bb0:	str	r2, [sp, #152]	; 0x98
   52bb4:	str	r7, [sp, #96]	; 0x60
   52bb8:	str	sl, [sp, #100]	; 0x64
   52bbc:	strh	r1, [sp, #124]	; 0x7c
   52bc0:	mov	r1, r9
   52bc4:	str	r0, [sp, #144]	; 0x90
   52bc8:	mov	r0, r8
   52bcc:	bl	6727c <fputs@plt+0x55ec8>
   52bd0:	ldr	r0, [sp, #36]	; 0x24
   52bd4:	str	r9, [r0, #36]	; 0x24
   52bd8:	ldr	r0, [r6]
   52bdc:	cmp	r0, #1
   52be0:	blt	52edc <fputs@plt+0x41b28>
   52be4:	ldr	r0, [sp, #40]	; 0x28
   52be8:	ldr	r8, [r6, #4]
   52bec:	vmov.i32	q4, #0	; 0x00000000
   52bf0:	ldr	r0, [r0, #12]
   52bf4:	ldrb	r0, [r0, #76]	; 0x4c
   52bf8:	str	r0, [sp, #20]
   52bfc:	add	r0, sp, #96	; 0x60
   52c00:	add	r0, r0, #8
   52c04:	str	r0, [sp, #24]
   52c08:	mov	r0, #0
   52c0c:	str	r0, [sp, #40]	; 0x28
   52c10:	ldr	sl, [r8]
   52c14:	ldrb	r0, [sl]
   52c18:	cmp	r0, #95	; 0x5f
   52c1c:	beq	52c30 <fputs@plt+0x4187c>
   52c20:	cmp	r0, #97	; 0x61
   52c24:	moveq	r0, #27
   52c28:	strbeq	r0, [sl]
   52c2c:	b	52c44 <fputs@plt+0x41890>
   52c30:	ldr	r0, [sl, #12]
   52c34:	ldrb	r1, [r0]
   52c38:	cmp	r1, #97	; 0x61
   52c3c:	moveq	r1, #27
   52c40:	strbeq	r1, [r0]
   52c44:	ldr	r0, [sp, #24]
   52c48:	mov	r9, #0
   52c4c:	mov	r1, #20
   52c50:	mov	r2, #80	; 0x50
   52c54:	str	r9, [r0, #16]
   52c58:	vst1.64	{d8-d9}, [r0], r1
   52c5c:	mov	r1, #0
   52c60:	str	r9, [r0]
   52c64:	add	r0, sp, #128	; 0x80
   52c68:	bl	11174 <memset@plt>
   52c6c:	ldr	r1, [sp, #56]	; 0x38
   52c70:	mov	r0, #1
   52c74:	mvn	r2, #0
   52c78:	str	r0, [sp, #128]	; 0x80
   52c7c:	ldr	r0, [r1]
   52c80:	str	r2, [sp, #180]	; 0xb4
   52c84:	str	r1, [sp, #152]	; 0x98
   52c88:	add	r1, sp, #128	; 0x80
   52c8c:	str	r7, [sp, #96]	; 0x60
   52c90:	str	r1, [sp, #100]	; 0x64
   52c94:	mov	r1, #32
   52c98:	strh	r1, [sp, #124]	; 0x7c
   52c9c:	mov	r1, sl
   52ca0:	str	r0, [sp, #144]	; 0x90
   52ca4:	add	r0, sp, #96	; 0x60
   52ca8:	bl	6727c <fputs@plt+0x55ec8>
   52cac:	ldr	r0, [r7, #68]	; 0x44
   52cb0:	cmp	r0, #0
   52cb4:	bne	531fc <fputs@plt+0x41e48>
   52cb8:	ldr	r1, [r8]
   52cbc:	mov	r0, #0
   52cc0:	str	r8, [sp, #32]
   52cc4:	cmp	r1, #0
   52cc8:	beq	52cfc <fputs@plt+0x41948>
   52ccc:	ldr	r2, [r1, #4]
   52cd0:	tst	r2, #4096	; 0x1000
   52cd4:	beq	52cf8 <fputs@plt+0x41944>
   52cd8:	tst	r2, #262144	; 0x40000
   52cdc:	addeq	r1, r1, #12
   52ce0:	ldrne	r1, [r1, #20]
   52ce4:	ldrne	r1, [r1, #4]
   52ce8:	ldr	r1, [r1]
   52cec:	cmp	r1, #0
   52cf0:	bne	52ccc <fputs@plt+0x41918>
   52cf4:	b	52cfc <fputs@plt+0x41948>
   52cf8:	mov	r0, r1
   52cfc:	ldrb	r1, [r0]
   52d00:	cmp	r1, #152	; 0x98
   52d04:	bne	52d40 <fputs@plt+0x4198c>
   52d08:	ldrsh	r0, [r0, #32]
   52d0c:	cmn	r0, #1
   52d10:	ble	52dc4 <fputs@plt+0x41a10>
   52d14:	ldr	r1, [sp, #56]	; 0x38
   52d18:	ldr	r1, [r1, #4]
   52d1c:	add	r1, r1, r0, lsl #4
   52d20:	ldrb	r1, [r1, #12]
   52d24:	cmp	r1, #0
   52d28:	bne	52dcc <fputs@plt+0x41a18>
   52d2c:	ldr	r2, [sp, #36]	; 0x24
   52d30:	ldrb	r1, [r2, #55]	; 0x37
   52d34:	and	r1, r1, #247	; 0xf7
   52d38:	strb	r1, [r2, #55]	; 0x37
   52d3c:	b	52dcc <fputs@plt+0x41a18>
   52d40:	ldr	r0, [r7, #488]	; 0x1e8
   52d44:	ldr	r1, [sp, #56]	; 0x38
   52d48:	cmp	r1, r0
   52d4c:	beq	530a0 <fputs@plt+0x41cec>
   52d50:	ldr	r0, [sp, #36]	; 0x24
   52d54:	ldr	r0, [r0, #40]	; 0x28
   52d58:	cmp	r0, #0
   52d5c:	bne	52d98 <fputs@plt+0x419e4>
   52d60:	mov	r0, r4
   52d64:	mov	r1, r6
   52d68:	mov	r2, #0
   52d6c:	bl	65680 <fputs@plt+0x542cc>
   52d70:	ldr	r1, [sp, #36]	; 0x24
   52d74:	str	r0, [r1, #40]	; 0x28
   52d78:	ldrb	r1, [r4, #69]	; 0x45
   52d7c:	cmp	r1, #0
   52d80:	bne	52d98 <fputs@plt+0x419e4>
   52d84:	ldr	r1, [sp, #40]	; 0x28
   52d88:	ldr	r0, [r0, #4]
   52d8c:	add	r1, r1, r1, lsl #2
   52d90:	add	r0, r0, r1, lsl #2
   52d94:	str	r0, [sp, #32]
   52d98:	ldr	r1, [sp, #36]	; 0x24
   52d9c:	ldr	r2, [sp, #40]	; 0x28
   52da0:	ldr	r0, [r1, #4]
   52da4:	add	r0, r0, r2, lsl #1
   52da8:	movw	r2, #65534	; 0xfffe
   52dac:	strh	r2, [r0]
   52db0:	ldrb	r0, [r1, #55]	; 0x37
   52db4:	and	r0, r0, #247	; 0xf7
   52db8:	strb	r0, [r1, #55]	; 0x37
   52dbc:	mvn	r0, #1
   52dc0:	b	52de0 <fputs@plt+0x41a2c>
   52dc4:	ldr	r0, [sp, #56]	; 0x38
   52dc8:	ldrsh	r0, [r0, #32]
   52dcc:	ldr	r1, [sp, #36]	; 0x24
   52dd0:	ldr	r2, [sp, #40]	; 0x28
   52dd4:	ldr	r1, [r1, #4]
   52dd8:	add	r1, r1, r2, lsl #1
   52ddc:	strh	r0, [r1]
   52de0:	ldr	r1, [sp, #32]
   52de4:	ldr	r1, [r1]
   52de8:	ldrb	r2, [r1]
   52dec:	cmp	r2, #95	; 0x5f
   52df0:	bne	52e10 <fputs@plt+0x41a5c>
   52df4:	ldr	r9, [r1, #8]
   52df8:	cmp	r9, #0
   52dfc:	beq	52e2c <fputs@plt+0x41a78>
   52e00:	mov	r0, r9
   52e04:	bl	111f8 <strlen@plt>
   52e08:	bic	r0, r0, #-1073741824	; 0xc0000000
   52e0c:	b	52e30 <fputs@plt+0x41a7c>
   52e10:	cmp	r0, #0
   52e14:	blt	52e54 <fputs@plt+0x41aa0>
   52e18:	ldr	r1, [sp, #56]	; 0x38
   52e1c:	ldr	r1, [r1, #4]
   52e20:	add	r0, r1, r0, lsl #4
   52e24:	ldr	r8, [r0, #8]
   52e28:	b	52e58 <fputs@plt+0x41aa4>
   52e2c:	mov	r0, #0
   52e30:	ldr	r8, [sp, #64]	; 0x40
   52e34:	add	sl, r0, #1
   52e38:	mov	r1, r9
   52e3c:	mov	r2, sl
   52e40:	mov	r0, r8
   52e44:	bl	1121c <memcpy@plt>
   52e48:	add	r0, r8, sl
   52e4c:	str	r0, [sp, #64]	; 0x40
   52e50:	b	52e58 <fputs@plt+0x41aa4>
   52e54:	mov	r8, #0
   52e58:	movw	r0, #51248	; 0xc830
   52e5c:	cmp	r8, #0
   52e60:	movt	r0, #8
   52e64:	moveq	r8, r0
   52e68:	ldrb	r0, [r4, #149]	; 0x95
   52e6c:	cmp	r0, #0
   52e70:	bne	52e88 <fputs@plt+0x41ad4>
   52e74:	mov	r0, r7
   52e78:	mov	r1, r8
   52e7c:	bl	60dc4 <fputs@plt+0x4fa10>
   52e80:	cmp	r0, #0
   52e84:	beq	531f8 <fputs@plt+0x41e44>
   52e88:	ldr	r1, [sp, #36]	; 0x24
   52e8c:	ldr	r2, [sp, #40]	; 0x28
   52e90:	ldr	r3, [sp, #20]
   52e94:	ldr	r0, [r1, #32]
   52e98:	cmp	r3, #3
   52e9c:	mov	r3, #0
   52ea0:	str	r8, [r0, r2, lsl #2]
   52ea4:	ldr	r8, [sp, #32]
   52ea8:	ldr	r1, [r1, #28]
   52eac:	ldrb	r0, [r8, #12]
   52eb0:	add	r8, r8, #20
   52eb4:	movls	r0, r3
   52eb8:	strb	r0, [r1, r2]
   52ebc:	add	r2, r2, #1
   52ec0:	ldr	r0, [r6]
   52ec4:	str	r2, [sp, #40]	; 0x28
   52ec8:	cmp	r2, r0
   52ecc:	blt	52c10 <fputs@plt+0x4185c>
   52ed0:	b	52ee4 <fputs@plt+0x41b30>
   52ed4:	mov	r6, #0
   52ed8:	b	528e4 <fputs@plt+0x41530>
   52edc:	mov	r0, #0
   52ee0:	str	r0, [sp, #40]	; 0x28
   52ee4:	ldr	r0, [sp, #44]	; 0x2c
   52ee8:	cmp	r0, #0
   52eec:	beq	52f9c <fputs@plt+0x41be8>
   52ef0:	ldr	r9, [sp, #44]	; 0x2c
   52ef4:	ldrh	ip, [r9, #50]	; 0x32
   52ef8:	cmp	ip, #0
   52efc:	beq	52fc8 <fputs@plt+0x41c14>
   52f00:	mov	r8, #0
   52f04:	ldr	r1, [r9, #4]
   52f08:	ldr	r0, [sp, #36]	; 0x24
   52f0c:	add	r1, r1, r8, lsl #1
   52f10:	ldr	lr, [r0, #4]
   52f14:	ldrh	r2, [r1]
   52f18:	ldrh	r1, [r0, #50]	; 0x32
   52f1c:	mov	r3, lr
   52f20:	cmp	r1, #1
   52f24:	blt	52f4c <fputs@plt+0x41b98>
   52f28:	ldrh	r0, [r3], #2
   52f2c:	sub	r1, r1, #1
   52f30:	cmp	r0, r2
   52f34:	bne	52f20 <fputs@plt+0x41b6c>
   52f38:	ldr	r1, [sp, #36]	; 0x24
   52f3c:	ldrh	r0, [r1, #52]	; 0x34
   52f40:	sub	r0, r0, #1
   52f44:	strh	r0, [r1, #52]	; 0x34
   52f48:	b	52f88 <fputs@plt+0x41bd4>
   52f4c:	ldr	r3, [sp, #40]	; 0x28
   52f50:	add	r0, lr, r3, lsl #1
   52f54:	strh	r2, [r0]
   52f58:	ldr	r2, [sp, #36]	; 0x24
   52f5c:	ldr	r0, [r9, #32]
   52f60:	ldr	r1, [r2, #32]
   52f64:	ldr	r0, [r0, r8, lsl #2]
   52f68:	str	r0, [r1, r3, lsl #2]
   52f6c:	ldr	r0, [r9, #28]
   52f70:	ldr	r1, [r2, #28]
   52f74:	ldrb	r0, [r0, r8]
   52f78:	strb	r0, [r1, r3]
   52f7c:	add	r3, r3, #1
   52f80:	ldrh	ip, [r9, #50]	; 0x32
   52f84:	str	r3, [sp, #40]	; 0x28
   52f88:	add	r8, r8, #1
   52f8c:	uxth	r0, ip
   52f90:	cmp	r8, r0
   52f94:	bcc	52f04 <fputs@plt+0x41b50>
   52f98:	b	52fc8 <fputs@plt+0x41c14>
   52f9c:	ldr	r2, [sp, #36]	; 0x24
   52fa0:	ldr	r3, [sp, #40]	; 0x28
   52fa4:	mvn	r1, #1
   52fa8:	add	r1, r1, #1
   52fac:	ldr	r0, [r2, #4]
   52fb0:	add	r0, r0, r3, lsl #1
   52fb4:	strh	r1, [r0]
   52fb8:	movw	r1, #51248	; 0xc830
   52fbc:	ldr	r0, [r2, #32]
   52fc0:	movt	r1, #8
   52fc4:	str	r1, [r0, r3, lsl #2]
   52fc8:	ldr	r0, [sp, #36]	; 0x24
   52fcc:	bl	47848 <fputs@plt+0x36494>
   52fd0:	ldr	r0, [r7, #488]	; 0x1e8
   52fd4:	cmp	r0, #0
   52fd8:	bne	52fe4 <fputs@plt+0x41c30>
   52fdc:	ldr	r0, [sp, #36]	; 0x24
   52fe0:	bl	66c14 <fputs@plt+0x55860>
   52fe4:	ldr	r0, [sp, #60]	; 0x3c
   52fe8:	cmp	r0, #0
   52fec:	beq	530c0 <fputs@plt+0x41d0c>
   52ff0:	ldr	r0, [sp, #36]	; 0x24
   52ff4:	ldrh	sl, [r0, #52]	; 0x34
   52ff8:	ldr	r0, [sp, #56]	; 0x38
   52ffc:	ldrsh	r1, [r0, #34]	; 0x22
   53000:	cmp	sl, r1
   53004:	blt	530c0 <fputs@plt+0x41d0c>
   53008:	ldr	r0, [sp, #36]	; 0x24
   5300c:	ldrb	ip, [r0, #55]	; 0x37
   53010:	orr	r1, ip, #32
   53014:	strb	r1, [r0, #55]	; 0x37
   53018:	ldr	r0, [sp, #56]	; 0x38
   5301c:	ldrsh	r9, [r0, #34]	; 0x22
   53020:	cmp	r9, #1
   53024:	blt	530c0 <fputs@plt+0x41d0c>
   53028:	ldr	r0, [sp, #56]	; 0x38
   5302c:	mvn	r2, #1
   53030:	mov	r1, #0
   53034:	ldrsh	r8, [r0, #32]
   53038:	add	r0, r2, #1
   5303c:	str	r0, [sp, #44]	; 0x2c
   53040:	cmp	r1, r8
   53044:	beq	53090 <fputs@plt+0x41cdc>
   53048:	cmp	sl, #0
   5304c:	beq	530b4 <fputs@plt+0x41d00>
   53050:	ldr	r0, [sp, #36]	; 0x24
   53054:	mov	r3, #0
   53058:	ldr	r2, [r0, #4]
   5305c:	ldrh	r0, [r2]
   53060:	uxth	lr, r1
   53064:	cmp	r0, lr
   53068:	beq	53080 <fputs@plt+0x41ccc>
   5306c:	add	r3, r3, #1
   53070:	add	r2, r2, #2
   53074:	cmp	r3, sl
   53078:	bcc	5305c <fputs@plt+0x41ca8>
   5307c:	b	530b4 <fputs@plt+0x41d00>
   53080:	ldr	r2, [sp, #44]	; 0x2c
   53084:	sxth	r0, r3
   53088:	cmp	r0, r2
   5308c:	ble	530b4 <fputs@plt+0x41d00>
   53090:	add	r1, r1, #1
   53094:	cmp	r1, r9
   53098:	blt	53040 <fputs@plt+0x41c8c>
   5309c:	b	530c0 <fputs@plt+0x41d0c>
   530a0:	movw	r1, #7134	; 0x1bde
   530a4:	mov	r0, r7
   530a8:	movt	r1, #9
   530ac:	bl	1d2fc <fputs@plt+0xbf48>
   530b0:	b	53440 <fputs@plt+0x4208c>
   530b4:	ldr	r1, [sp, #36]	; 0x24
   530b8:	and	r0, ip, #223	; 0xdf
   530bc:	strb	r0, [r1, #55]	; 0x37
   530c0:	ldr	r0, [r7, #488]	; 0x1e8
   530c4:	ldr	r1, [sp, #56]	; 0x38
   530c8:	cmp	r1, r0
   530cc:	bne	53188 <fputs@plt+0x41dd4>
   530d0:	ldr	r0, [sp, #56]	; 0x38
   530d4:	ldr	sl, [r0, #8]
   530d8:	cmp	sl, #0
   530dc:	beq	53188 <fputs@plt+0x41dd4>
   530e0:	ldr	r0, [sp, #36]	; 0x24
   530e4:	ldrh	r0, [r0, #50]	; 0x32
   530e8:	str	r0, [sp, #40]	; 0x28
   530ec:	ldrh	r0, [sl, #50]	; 0x32
   530f0:	ldr	r1, [sp, #40]	; 0x28
   530f4:	cmp	r0, r1
   530f8:	bne	5317c <fputs@plt+0x41dc8>
   530fc:	ldr	r0, [sp, #40]	; 0x28
   53100:	cmp	r0, #0
   53104:	beq	5316c <fputs@plt+0x41db8>
   53108:	ldr	r0, [sp, #36]	; 0x24
   5310c:	ldr	r8, [sl, #4]
   53110:	mov	r9, #0
   53114:	ldr	r1, [r0, #4]
   53118:	str	r1, [sp, #44]	; 0x2c
   5311c:	ldrh	r0, [r1]
   53120:	ldrh	r1, [r8]
   53124:	cmp	r1, r0
   53128:	bne	53170 <fputs@plt+0x41dbc>
   5312c:	ldr	r0, [sp, #36]	; 0x24
   53130:	ldr	r0, [r0, #32]
   53134:	ldr	r1, [r0, r9, lsl #2]
   53138:	ldr	r0, [sl, #32]
   5313c:	ldr	r0, [r0, r9, lsl #2]
   53140:	bl	15fac <fputs@plt+0x4bf8>
   53144:	cmp	r0, #0
   53148:	bne	53170 <fputs@plt+0x41dbc>
   5314c:	ldr	r1, [sp, #44]	; 0x2c
   53150:	ldr	r0, [sp, #40]	; 0x28
   53154:	add	r9, r9, #1
   53158:	add	r8, r8, #2
   5315c:	add	r1, r1, #2
   53160:	cmp	r9, r0
   53164:	bcc	53118 <fputs@plt+0x41d64>
   53168:	b	53170 <fputs@plt+0x41dbc>
   5316c:	mov	r9, #0
   53170:	ldr	r0, [sp, #40]	; 0x28
   53174:	cmp	r9, r0
   53178:	beq	53470 <fputs@plt+0x420bc>
   5317c:	ldr	sl, [sl, #20]
   53180:	cmp	sl, #0
   53184:	bne	530ec <fputs@plt+0x41d38>
   53188:	ldrb	r0, [r4, #149]	; 0x95
   5318c:	cmp	r0, #0
   53190:	beq	53210 <fputs@plt+0x41e5c>
   53194:	ldr	r2, [sp, #36]	; 0x24
   53198:	ldr	r0, [r2, #24]
   5319c:	ldr	r1, [r2]
   531a0:	add	r0, r0, #24
   531a4:	bl	47ca0 <fputs@plt+0x368ec>
   531a8:	cmp	r0, #0
   531ac:	beq	53448 <fputs@plt+0x42094>
   531b0:	ldrb	r0, [r4, #69]	; 0x45
   531b4:	mov	r9, #0
   531b8:	mov	sl, #0
   531bc:	cmp	r0, #0
   531c0:	bne	53200 <fputs@plt+0x41e4c>
   531c4:	ldrb	r0, [r4, #70]	; 0x46
   531c8:	mov	r9, #0
   531cc:	mov	sl, #0
   531d0:	cmp	r0, #0
   531d4:	bne	53200 <fputs@plt+0x41e4c>
   531d8:	mov	r0, #1
   531dc:	strb	r0, [r4, #69]	; 0x45
   531e0:	ldr	r1, [r4, #164]	; 0xa4
   531e4:	cmp	r1, #1
   531e8:	strge	r0, [r4, #248]	; 0xf8
   531ec:	ldr	r0, [r4, #256]	; 0x100
   531f0:	add	r0, r0, #1
   531f4:	str	r0, [r4, #256]	; 0x100
   531f8:	mov	r9, #0
   531fc:	mov	sl, #0
   53200:	ldr	r1, [sp, #36]	; 0x24
   53204:	mov	r0, r4
   53208:	bl	47fb0 <fputs@plt+0x36bfc>
   5320c:	b	528e4 <fputs@plt+0x41530>
   53210:	ldr	r0, [sp, #60]	; 0x3c
   53214:	cmp	r0, #0
   53218:	bne	5322c <fputs@plt+0x41e78>
   5321c:	ldr	r0, [sp, #56]	; 0x38
   53220:	ldrb	r0, [r0, #42]	; 0x2a
   53224:	ands	r0, r0, #32
   53228:	bne	534f8 <fputs@plt+0x42144>
   5322c:	ldr	r0, [r7, #76]	; 0x4c
   53230:	add	r0, r0, #1
   53234:	str	r0, [sp, #44]	; 0x2c
   53238:	str	r0, [r7, #76]	; 0x4c
   5323c:	mov	r0, r7
   53240:	bl	60898 <fputs@plt+0x4f4e4>
   53244:	cmp	r0, #0
   53248:	beq	53440 <fputs@plt+0x4208c>
   5324c:	ldr	r8, [sp, #48]	; 0x30
   53250:	ldr	sl, [r7, #416]	; 0x1a0
   53254:	mov	r9, r0
   53258:	mov	r0, r7
   5325c:	mov	r1, r8
   53260:	bl	66394 <fputs@plt+0x54fe0>
   53264:	cmp	sl, #0
   53268:	mov	r1, #1
   5326c:	mov	r2, #0
   53270:	mov	r3, #0
   53274:	moveq	sl, r7
   53278:	ldr	r0, [sl, #336]	; 0x150
   5327c:	orr	r0, r0, r1, lsl r8
   53280:	mov	r1, #160	; 0xa0
   53284:	str	r0, [sl, #336]	; 0x150
   53288:	ldrb	r0, [sl, #20]
   5328c:	orr	r0, r0, #1
   53290:	strb	r0, [sl, #20]
   53294:	mov	sl, #0
   53298:	mov	r0, r9
   5329c:	str	sl, [sp]
   532a0:	bl	4a1bc <fputs@plt+0x38e08>
   532a4:	ldr	r1, [sp, #36]	; 0x24
   532a8:	ldr	r3, [sp, #44]	; 0x2c
   532ac:	mov	r2, r8
   532b0:	str	r0, [r1, #44]	; 0x2c
   532b4:	mov	r0, r9
   532b8:	mov	r1, #121	; 0x79
   532bc:	str	sl, [sp]
   532c0:	bl	4a1bc <fputs@plt+0x38e08>
   532c4:	ldr	r0, [fp, #16]
   532c8:	cmp	r0, #0
   532cc:	beq	5332c <fputs@plt+0x41f78>
   532d0:	ldr	r0, [sp, #52]	; 0x34
   532d4:	ldr	r1, [r7, #508]	; 0x1fc
   532d8:	ldr	r2, [r7, #512]	; 0x200
   532dc:	ldr	r0, [r0]
   532e0:	sub	r1, r1, r0
   532e4:	add	r3, r1, r2
   532e8:	sub	r1, r3, #1
   532ec:	ldrb	r2, [r0, r1]
   532f0:	str	r0, [sp]
   532f4:	movw	r0, #39819	; 0x9b8b
   532f8:	movt	r0, #8
   532fc:	cmp	r2, #59	; 0x3b
   53300:	movw	r2, #7257	; 0x1c59
   53304:	moveq	r3, r1
   53308:	ldr	r1, [fp, #12]
   5330c:	movt	r2, #9
   53310:	cmp	r1, #0
   53314:	movw	r1, #7237	; 0x1c45
   53318:	moveq	r2, r0
   5331c:	movt	r1, #9
   53320:	mov	r0, r4
   53324:	bl	1d380 <fputs@plt+0xbfcc>
   53328:	mov	sl, r0
   5332c:	ldr	r0, [r4, #16]
   53330:	ldr	r1, [sp, #48]	; 0x30
   53334:	ldr	r2, [r0, r1, lsl #4]
   53338:	ldr	r0, [sp, #36]	; 0x24
   5333c:	ldr	r1, [sp, #56]	; 0x38
   53340:	ldr	r0, [r0]
   53344:	ldr	r1, [r1]
   53348:	stm	sp, {r0, r1}
   5334c:	movw	r1, #7265	; 0x1c61
   53350:	str	sl, [sp, #12]
   53354:	ldr	r0, [sp, #44]	; 0x2c
   53358:	ldr	r3, [sp, #28]
   5335c:	movt	r1, #9
   53360:	str	r0, [sp, #8]
   53364:	mov	r0, r7
   53368:	bl	66ed4 <fputs@plt+0x55b20>
   5336c:	mov	r0, r4
   53370:	mov	r1, sl
   53374:	bl	13ce4 <fputs@plt+0x2930>
   53378:	ldr	r0, [sp, #60]	; 0x3c
   5337c:	cmp	r0, #0
   53380:	beq	5340c <fputs@plt+0x42058>
   53384:	ldr	r8, [sp, #36]	; 0x24
   53388:	ldr	r2, [sp, #44]	; 0x2c
   5338c:	mov	r0, r7
   53390:	mov	r1, r8
   53394:	bl	6b998 <fputs@plt+0x5a5e4>
   53398:	ldr	r1, [r7]
   5339c:	ldr	r0, [r7, #8]
   533a0:	ldr	r7, [sp, #48]	; 0x30
   533a4:	mov	r3, #1
   533a8:	ldr	r1, [r1, #16]
   533ac:	mov	r2, r7
   533b0:	add	r1, r1, r7, lsl #4
   533b4:	ldr	r1, [r1, #12]
   533b8:	ldr	r1, [r1]
   533bc:	add	r1, r1, #1
   533c0:	str	r1, [sp]
   533c4:	mov	r1, #52	; 0x34
   533c8:	bl	4a1bc <fputs@plt+0x38e08>
   533cc:	ldr	r2, [r8]
   533d0:	movw	r1, #7313	; 0x1c91
   533d4:	mov	r0, r4
   533d8:	movt	r1, #9
   533dc:	bl	1d380 <fputs@plt+0xbfcc>
   533e0:	mov	r2, r0
   533e4:	mov	r0, r9
   533e8:	mov	r1, r7
   533ec:	bl	66fac <fputs@plt+0x55bf8>
   533f0:	mov	r0, #0
   533f4:	mov	r1, #147	; 0x93
   533f8:	mov	r2, #0
   533fc:	mov	r3, #0
   53400:	str	r0, [sp]
   53404:	mov	r0, r9
   53408:	bl	4a1bc <fputs@plt+0x38e08>
   5340c:	ldr	r0, [sp, #36]	; 0x24
   53410:	ldr	r3, [r9, #24]
   53414:	ldr	r1, [r0, #44]	; 0x2c
   53418:	ldr	r0, [r9, #32]
   5341c:	sub	r2, r0, #1
   53420:	str	r2, [r3, #96]	; 0x60
   53424:	ldr	r3, [r9]
   53428:	ldrb	r3, [r3, #69]	; 0x45
   5342c:	cmp	r3, #0
   53430:	beq	534c0 <fputs@plt+0x4210c>
   53434:	movw	r1, #35320	; 0x89f8
   53438:	movt	r1, #10
   5343c:	b	534d4 <fputs@plt+0x42120>
   53440:	mov	r9, #0
   53444:	b	52ad4 <fputs@plt+0x41720>
   53448:	ldr	r0, [r4, #24]
   5344c:	orr	r0, r0, #2
   53450:	str	r0, [r4, #24]
   53454:	ldr	r0, [sp, #60]	; 0x3c
   53458:	cmp	r0, #0
   5345c:	beq	534f8 <fputs@plt+0x42144>
   53460:	ldr	r0, [r4, #144]	; 0x90
   53464:	ldr	r1, [sp, #36]	; 0x24
   53468:	str	r0, [r1, #44]	; 0x2c
   5346c:	b	534d8 <fputs@plt+0x42124>
   53470:	ldr	r0, [sp, #36]	; 0x24
   53474:	mov	r9, #0
   53478:	ldrb	r1, [r0, #54]	; 0x36
   5347c:	ldrb	r0, [sl, #54]	; 0x36
   53480:	cmp	r0, r1
   53484:	beq	53200 <fputs@plt+0x41e4c>
   53488:	cmp	r0, #10
   5348c:	cmpne	r1, #10
   53490:	beq	534ac <fputs@plt+0x420f8>
   53494:	movw	r1, #7195	; 0x1c1b
   53498:	mov	r0, r7
   5349c:	mov	r2, #0
   534a0:	movt	r1, #9
   534a4:	bl	1d2fc <fputs@plt+0xbf48>
   534a8:	ldrb	r0, [sl, #54]	; 0x36
   534ac:	cmp	r0, #10
   534b0:	ldreq	r0, [sp, #36]	; 0x24
   534b4:	ldrbeq	r0, [r0, #54]	; 0x36
   534b8:	strbeq	r0, [sl, #54]	; 0x36
   534bc:	b	53200 <fputs@plt+0x41e4c>
   534c0:	cmp	r1, #0
   534c4:	movge	r2, r1
   534c8:	add	r1, r2, r2, lsl #2
   534cc:	ldr	r2, [r9, #4]
   534d0:	add	r1, r2, r1, lsl #2
   534d4:	str	r0, [r1, #8]
   534d8:	ldr	r0, [sp, #60]	; 0x3c
   534dc:	cmp	r0, #0
   534e0:	beq	534f8 <fputs@plt+0x42144>
   534e4:	ldrb	r0, [r4, #149]	; 0x95
   534e8:	mov	r9, #0
   534ec:	mov	sl, #0
   534f0:	cmp	r0, #0
   534f4:	beq	53200 <fputs@plt+0x41e4c>
   534f8:	ldr	r0, [fp, #12]
   534fc:	cmp	r0, #5
   53500:	bne	5351c <fputs@plt+0x42168>
   53504:	ldr	r0, [sp, #56]	; 0x38
   53508:	ldr	r0, [r0, #8]
   5350c:	cmp	r0, #0
   53510:	ldrbne	r1, [r0, #54]	; 0x36
   53514:	cmpne	r1, #5
   53518:	bne	53538 <fputs@plt+0x42184>
   5351c:	ldr	r1, [sp, #56]	; 0x38
   53520:	ldr	sl, [sp, #36]	; 0x24
   53524:	ldr	r0, [r1, #8]
   53528:	str	r0, [sl, #20]
   5352c:	str	sl, [r1, #8]
   53530:	mov	r9, #0
   53534:	b	528e4 <fputs@plt+0x41530>
   53538:	mov	r1, r0
   5353c:	ldr	r0, [r0, #20]
   53540:	cmp	r0, #0
   53544:	ldrbne	r2, [r0, #54]	; 0x36
   53548:	cmpne	r2, #5
   5354c:	bne	53538 <fputs@plt+0x42184>
   53550:	ldr	sl, [sp, #36]	; 0x24
   53554:	str	r0, [sl, #20]
   53558:	str	sl, [r1, #20]
   5355c:	b	53530 <fputs@plt+0x4217c>
   53560:	push	{r4, r5, fp, lr}
   53564:	add	fp, sp, #8
   53568:	mov	r4, r0
   5356c:	ldr	r0, [r0]
   53570:	mov	r2, r1
   53574:	ldr	r5, [r4, #488]	; 0x1e8
   53578:	cmp	r5, #0
   5357c:	beq	535e0 <fputs@plt+0x4222c>
   53580:	ldrb	r1, [r4, #454]	; 0x1c6
   53584:	cmp	r1, #0
   53588:	bne	535e0 <fputs@plt+0x4222c>
   5358c:	ldrb	r1, [r0, #148]	; 0x94
   53590:	ldr	r3, [r0, #16]
   53594:	add	r1, r3, r1, lsl #4
   53598:	ldr	r1, [r1, #4]
   5359c:	ldr	r1, [r1, #4]
   535a0:	ldrb	r1, [r1, #22]
   535a4:	tst	r1, #1
   535a8:	bne	535e0 <fputs@plt+0x4222c>
   535ac:	ldr	r1, [r5, #24]
   535b0:	mov	r0, r4
   535b4:	bl	57890 <fputs@plt+0x464dc>
   535b8:	str	r0, [r5, #24]
   535bc:	mov	r1, r0
   535c0:	ldr	r0, [r4, #332]	; 0x14c
   535c4:	cmp	r0, #0
   535c8:	popeq	{r4, r5, fp, pc}
   535cc:	add	r2, r4, #328	; 0x148
   535d0:	mov	r0, r4
   535d4:	mov	r3, #1
   535d8:	pop	{r4, r5, fp, lr}
   535dc:	b	57970 <fputs@plt+0x465bc>
   535e0:	mov	r1, r2
   535e4:	pop	{r4, r5, fp, lr}
   535e8:	b	48008 <fputs@plt+0x36c54>
   535ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   535f0:	add	fp, sp, #28
   535f4:	sub	sp, sp, #44	; 0x2c
   535f8:	mov	r9, r3
   535fc:	mov	r3, r2
   53600:	ldr	r2, [r0, #488]	; 0x1e8
   53604:	ldr	r5, [r0]
   53608:	mov	r6, r1
   5360c:	mov	r4, #0
   53610:	cmp	r2, #0
   53614:	beq	53628 <fputs@plt+0x42274>
   53618:	mov	r7, r0
   5361c:	ldrb	r0, [r0, #454]	; 0x1c6
   53620:	cmp	r0, #0
   53624:	beq	53654 <fputs@plt+0x422a0>
   53628:	mov	r0, r5
   5362c:	mov	r1, r4
   53630:	bl	13ce4 <fputs@plt+0x2930>
   53634:	mov	r0, r5
   53638:	mov	r1, r6
   5363c:	bl	480a8 <fputs@plt+0x36cf4>
   53640:	mov	r0, r5
   53644:	mov	r1, r9
   53648:	sub	sp, fp, #28
   5364c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53650:	b	480a8 <fputs@plt+0x36cf4>
   53654:	ldr	r1, [fp, #8]
   53658:	cmp	r6, #0
   5365c:	beq	5368c <fputs@plt+0x422d8>
   53660:	cmp	r9, #0
   53664:	beq	53730 <fputs@plt+0x4237c>
   53668:	ldr	sl, [r9]
   5366c:	ldr	r0, [r6]
   53670:	cmp	sl, r0
   53674:	beq	536b0 <fputs@plt+0x422fc>
   53678:	movw	r1, #7487	; 0x1d3f
   5367c:	mov	r0, r7
   53680:	movt	r1, #9
   53684:	bl	1d2fc <fputs@plt+0xbf48>
   53688:	b	53628 <fputs@plt+0x42274>
   5368c:	ldrsh	r0, [r2, #34]	; 0x22
   53690:	subs	r0, r0, #1
   53694:	blt	53628 <fputs@plt+0x42274>
   53698:	cmp	r9, #0
   5369c:	beq	53740 <fputs@plt+0x4238c>
   536a0:	ldr	ip, [r9]
   536a4:	mov	sl, #1
   536a8:	cmp	ip, #1
   536ac:	bne	539d0 <fputs@plt+0x4261c>
   536b0:	ldr	r0, [r3, #4]
   536b4:	ldr	r4, [r9]
   536b8:	str	r1, [sp, #20]
   536bc:	str	r2, [sp, #36]	; 0x24
   536c0:	str	r3, [sp, #28]
   536c4:	add	r0, r0, sl, lsl #3
   536c8:	cmp	r4, #1
   536cc:	add	r8, r0, #37	; 0x25
   536d0:	mov	r0, #1
   536d4:	str	r0, [sp, #16]
   536d8:	blt	53728 <fputs@plt+0x42374>
   536dc:	ldr	r0, [r9, #4]
   536e0:	str	r5, [sp, #32]
   536e4:	str	r9, [fp, #-32]	; 0xffffffe0
   536e8:	mov	r5, #0
   536ec:	add	r9, r0, #4
   536f0:	ldr	r0, [r9]
   536f4:	mov	r1, #0
   536f8:	cmp	r0, #0
   536fc:	beq	53708 <fputs@plt+0x42354>
   53700:	bl	111f8 <strlen@plt>
   53704:	bic	r1, r0, #-1073741824	; 0xc0000000
   53708:	add	r0, r8, r1
   5370c:	add	r5, r5, #1
   53710:	add	r9, r9, #20
   53714:	add	r8, r0, #1
   53718:	cmp	r5, r4
   5371c:	blt	536f0 <fputs@plt+0x4233c>
   53720:	ldr	r9, [fp, #-32]	; 0xffffffe0
   53724:	ldr	r5, [sp, #32]
   53728:	mov	r4, #0
   5372c:	b	53764 <fputs@plt+0x423b0>
   53730:	ldr	sl, [r6]
   53734:	str	r1, [sp, #20]
   53738:	str	r2, [sp, #36]	; 0x24
   5373c:	b	5374c <fputs@plt+0x42398>
   53740:	str	r1, [sp, #20]
   53744:	str	r2, [sp, #36]	; 0x24
   53748:	mov	sl, #1
   5374c:	ldr	r0, [r3, #4]
   53750:	str	r3, [sp, #28]
   53754:	add	r0, r0, sl, lsl #3
   53758:	add	r8, r0, #37	; 0x25
   5375c:	mov	r0, #0
   53760:	str	r0, [sp, #16]
   53764:	cmp	r5, #0
   53768:	beq	53780 <fputs@plt+0x423cc>
   5376c:	asr	r3, r8, #31
   53770:	mov	r0, r5
   53774:	mov	r2, r8
   53778:	bl	238bc <fputs@plt+0x12508>
   5377c:	b	5378c <fputs@plt+0x423d8>
   53780:	asr	r1, r8, #31
   53784:	mov	r0, r8
   53788:	bl	142d0 <fputs@plt+0x2f1c>
   5378c:	cmp	r0, #0
   53790:	beq	53628 <fputs@plt+0x42274>
   53794:	mov	r1, #0
   53798:	mov	r2, r8
   5379c:	str	r9, [fp, #-32]	; 0xffffffe0
   537a0:	str	r5, [sp, #32]
   537a4:	mov	r4, r0
   537a8:	bl	11174 <memset@plt>
   537ac:	ldr	r8, [sp, #36]	; 0x24
   537b0:	add	r0, r4, #36	; 0x24
   537b4:	str	r0, [sp, #12]
   537b8:	add	r9, r0, sl, lsl #3
   537bc:	str	r8, [r4]
   537c0:	ldr	r0, [r8, #16]
   537c4:	stmib	r4, {r0, r9}
   537c8:	mov	r0, r9
   537cc:	ldr	r5, [sp, #28]
   537d0:	ldm	r5, {r1, r2}
   537d4:	bl	1121c <memcpy@plt>
   537d8:	ldr	r0, [r5, #4]
   537dc:	mov	r1, #0
   537e0:	str	r9, [sp, #8]
   537e4:	strb	r1, [r9, r0]
   537e8:	mov	r0, r9
   537ec:	bl	66a60 <fputs@plt+0x556ac>
   537f0:	ldr	r2, [r5, #4]
   537f4:	cmp	r6, #0
   537f8:	str	r4, [sp, #28]
   537fc:	str	sl, [r4, #20]
   53800:	str	r6, [sp, #24]
   53804:	beq	53888 <fputs@plt+0x424d4>
   53808:	cmp	sl, #1
   5380c:	blt	53920 <fputs@plt+0x4256c>
   53810:	ldr	r0, [sp, #36]	; 0x24
   53814:	mov	r9, #0
   53818:	str	r2, [sp, #4]
   5381c:	ldrsh	r8, [r0, #34]	; 0x22
   53820:	cmp	r8, #1
   53824:	blt	539ec <fputs@plt+0x42638>
   53828:	ldr	r0, [sp, #24]
   5382c:	add	r1, r9, r9, lsl #2
   53830:	mov	r5, #0
   53834:	ldr	r0, [r0, #4]
   53838:	add	r0, r0, r1, lsl #2
   5383c:	ldr	r4, [r0, #4]
   53840:	ldr	r0, [sp, #36]	; 0x24
   53844:	ldr	r6, [r0, #4]
   53848:	ldr	r0, [r6, r5, lsl #4]
   5384c:	mov	r1, r4
   53850:	bl	15fac <fputs@plt+0x4bf8>
   53854:	cmp	r0, #0
   53858:	beq	5386c <fputs@plt+0x424b8>
   5385c:	add	r5, r5, #1
   53860:	cmp	r5, r8
   53864:	blt	53848 <fputs@plt+0x42494>
   53868:	b	53a00 <fputs@plt+0x4264c>
   5386c:	ldr	r0, [sp, #12]
   53870:	ldr	r2, [sp, #4]
   53874:	str	r5, [r0, r9, lsl #3]
   53878:	add	r9, r9, #1
   5387c:	cmp	r9, sl
   53880:	blt	53820 <fputs@plt+0x4246c>
   53884:	b	53898 <fputs@plt+0x424e4>
   53888:	ldrsh	r0, [r8, #34]	; 0x22
   5388c:	ldr	r1, [sp, #12]
   53890:	sub	r0, r0, #1
   53894:	str	r0, [r1]
   53898:	ldr	r1, [sp, #16]
   5389c:	cmp	sl, #1
   538a0:	mov	r0, #0
   538a4:	mov	r5, #0
   538a8:	movwlt	r0, #1
   538ac:	eor	r1, r1, #1
   538b0:	orrs	r0, r1, r0
   538b4:	bne	53920 <fputs@plt+0x4256c>
   538b8:	ldr	r0, [sp, #8]
   538bc:	mov	r9, #4
   538c0:	add	r0, r0, r2
   538c4:	add	r4, r0, #1
   538c8:	ldr	r0, [sp, #28]
   538cc:	add	r8, r0, #40	; 0x28
   538d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   538d4:	ldr	r0, [r0, #4]
   538d8:	ldr	r6, [r0, r9]
   538dc:	cmp	r6, #0
   538e0:	beq	538f4 <fputs@plt+0x42540>
   538e4:	mov	r0, r6
   538e8:	bl	111f8 <strlen@plt>
   538ec:	bic	r7, r0, #-1073741824	; 0xc0000000
   538f0:	b	538f8 <fputs@plt+0x42544>
   538f4:	mov	r7, #0
   538f8:	mov	r0, r4
   538fc:	mov	r1, r6
   53900:	mov	r2, r7
   53904:	str	r4, [r8], #8
   53908:	bl	1121c <memcpy@plt>
   5390c:	strb	r5, [r4, r7]!
   53910:	add	r9, r9, #20
   53914:	subs	sl, sl, #1
   53918:	add	r4, r4, #1
   5391c:	bne	538d0 <fputs@plt+0x4251c>
   53920:	ldr	r5, [sp, #28]
   53924:	ldr	r1, [sp, #20]
   53928:	ldr	r4, [sp, #36]	; 0x24
   5392c:	mov	r0, #0
   53930:	strb	r1, [r5, #25]
   53934:	strb	r0, [r5, #24]
   53938:	lsr	r0, r1, #8
   5393c:	mov	r2, r5
   53940:	strb	r0, [r5, #26]
   53944:	ldr	r0, [r4, #64]	; 0x40
   53948:	ldr	r1, [r5, #8]
   5394c:	add	r0, r0, #56	; 0x38
   53950:	bl	47ca0 <fputs@plt+0x368ec>
   53954:	cmp	r0, r5
   53958:	beq	53984 <fputs@plt+0x425d0>
   5395c:	ldr	r1, [sp, #28]
   53960:	ldr	r5, [sp, #32]
   53964:	ldr	r6, [sp, #24]
   53968:	ldr	r9, [fp, #-32]	; 0xffffffe0
   5396c:	cmp	r0, #0
   53970:	strne	r0, [r1, #12]
   53974:	strne	r1, [r0, #16]
   53978:	str	r1, [r4, #16]
   5397c:	mov	r4, #0
   53980:	b	53628 <fputs@plt+0x42274>
   53984:	ldr	r5, [sp, #32]
   53988:	ldr	r6, [sp, #24]
   5398c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   53990:	ldrb	r0, [r5, #69]	; 0x45
   53994:	cmp	r0, #0
   53998:	bne	539c8 <fputs@plt+0x42614>
   5399c:	ldrb	r0, [r5, #70]	; 0x46
   539a0:	cmp	r0, #0
   539a4:	bne	539c8 <fputs@plt+0x42614>
   539a8:	mov	r0, #1
   539ac:	strb	r0, [r5, #69]	; 0x45
   539b0:	ldr	r1, [r5, #164]	; 0xa4
   539b4:	cmp	r1, #1
   539b8:	strge	r0, [r5, #248]	; 0xf8
   539bc:	ldr	r0, [r5, #256]	; 0x100
   539c0:	add	r0, r0, #1
   539c4:	str	r0, [r5, #256]	; 0x100
   539c8:	ldr	r4, [sp, #28]
   539cc:	b	53628 <fputs@plt+0x42274>
   539d0:	ldr	r1, [r2, #4]
   539d4:	ldr	r2, [r1, r0, lsl #4]
   539d8:	movw	r1, #7424	; 0x1d00
   539dc:	mov	r0, r7
   539e0:	movt	r1, #9
   539e4:	bl	1d2fc <fputs@plt+0xbf48>
   539e8:	b	53628 <fputs@plt+0x42274>
   539ec:	ldr	r0, [sp, #24]
   539f0:	add	r1, r9, r9, lsl #2
   539f4:	ldr	r0, [r0, #4]
   539f8:	add	r0, r0, r1, lsl #2
   539fc:	ldr	r4, [r0, #4]
   53a00:	ldr	r9, [fp, #-32]	; 0xffffffe0
   53a04:	movw	r1, #7581	; 0x1d9d
   53a08:	mov	r0, r7
   53a0c:	mov	r2, r4
   53a10:	movt	r1, #9
   53a14:	bl	1d2fc <fputs@plt+0xbf48>
   53a18:	ldr	r4, [sp, #28]
   53a1c:	ldr	r5, [sp, #32]
   53a20:	ldr	r6, [sp, #24]
   53a24:	b	53628 <fputs@plt+0x42274>
   53a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53a2c:	add	fp, sp, #28
   53a30:	sub	sp, sp, #36	; 0x24
   53a34:	ldr	r5, [r0]
   53a38:	mov	r6, r0
   53a3c:	mov	r4, r1
   53a40:	ldrb	r0, [r5, #69]	; 0x45
   53a44:	cmp	r0, #0
   53a48:	bne	53a64 <fputs@plt+0x426b0>
   53a4c:	mov	r0, r6
   53a50:	mov	r7, r3
   53a54:	mov	r9, r2
   53a58:	bl	4a548 <fputs@plt+0x39194>
   53a5c:	cmp	r0, #0
   53a60:	beq	53a78 <fputs@plt+0x426c4>
   53a64:	mov	r0, r5
   53a68:	mov	r1, r4
   53a6c:	sub	sp, fp, #28
   53a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53a74:	b	481e0 <fputs@plt+0x36e2c>
   53a78:	cmp	r7, #0
   53a7c:	beq	53ab0 <fputs@plt+0x426fc>
   53a80:	ldrb	r0, [r5, #73]	; 0x49
   53a84:	add	r2, r4, #8
   53a88:	mov	r1, r9
   53a8c:	add	r0, r0, #1
   53a90:	strb	r0, [r5, #73]	; 0x49
   53a94:	mov	r0, r6
   53a98:	bl	6a834 <fputs@plt+0x59480>
   53a9c:	mov	r8, r0
   53aa0:	ldrb	r0, [r5, #73]	; 0x49
   53aa4:	sub	r0, r0, #1
   53aa8:	strb	r0, [r5, #73]	; 0x49
   53aac:	b	53ac4 <fputs@plt+0x42710>
   53ab0:	add	r2, r4, #8
   53ab4:	mov	r0, r6
   53ab8:	mov	r1, r9
   53abc:	bl	6a834 <fputs@plt+0x59480>
   53ac0:	mov	r8, r0
   53ac4:	cmp	r8, #0
   53ac8:	beq	53b0c <fputs@plt+0x42758>
   53acc:	ldr	r0, [r8, #64]	; 0x40
   53ad0:	cmp	r0, #0
   53ad4:	beq	53b24 <fputs@plt+0x42770>
   53ad8:	ldr	r1, [r5, #20]
   53adc:	cmp	r1, #1
   53ae0:	blt	53b30 <fputs@plt+0x4277c>
   53ae4:	ldr	r2, [r5, #16]
   53ae8:	mov	r7, #0
   53aec:	add	r2, r2, #12
   53af0:	ldr	r3, [r2, r7, lsl #4]
   53af4:	cmp	r3, r0
   53af8:	beq	53b34 <fputs@plt+0x42780>
   53afc:	add	r7, r7, #1
   53b00:	cmp	r7, r1
   53b04:	blt	53af0 <fputs@plt+0x4273c>
   53b08:	b	53b34 <fputs@plt+0x42780>
   53b0c:	cmp	r7, #0
   53b10:	beq	53a64 <fputs@plt+0x426b0>
   53b14:	ldr	r1, [r4, #12]
   53b18:	mov	r0, r6
   53b1c:	bl	6c584 <fputs@plt+0x5b1d0>
   53b20:	b	53a64 <fputs@plt+0x426b0>
   53b24:	movw	r7, #48576	; 0xbdc0
   53b28:	movt	r7, #65520	; 0xfff0
   53b2c:	b	53b34 <fputs@plt+0x42780>
   53b30:	mov	r7, #0
   53b34:	ldrb	r0, [r8, #42]	; 0x2a
   53b38:	tst	r0, #16
   53b3c:	beq	53b54 <fputs@plt+0x427a0>
   53b40:	mov	r0, r6
   53b44:	mov	r1, r8
   53b48:	bl	6a8a0 <fputs@plt+0x594ec>
   53b4c:	cmp	r0, #0
   53b50:	bne	53a64 <fputs@plt+0x426b0>
   53b54:	ldr	r0, [r5, #16]
   53b58:	movw	r2, #1129	; 0x469
   53b5c:	cmp	r7, #1
   53b60:	mov	r1, #9
   53b64:	mov	r3, #0
   53b68:	movt	r2, #9
   53b6c:	ldr	sl, [r0, r7, lsl #4]
   53b70:	movw	r0, #1110	; 0x456
   53b74:	movt	r0, #9
   53b78:	moveq	r2, r0
   53b7c:	mov	r0, r6
   53b80:	str	sl, [sp]
   53b84:	str	r2, [sp, #28]
   53b88:	bl	66940 <fputs@plt+0x5558c>
   53b8c:	cmp	r0, #0
   53b90:	bne	53a64 <fputs@plt+0x426b0>
   53b94:	cmp	r9, #0
   53b98:	beq	53bac <fputs@plt+0x427f8>
   53b9c:	mov	r1, #17
   53ba0:	cmp	r7, #1
   53ba4:	movweq	r1, #15
   53ba8:	b	53bc4 <fputs@plt+0x42810>
   53bac:	ldrb	r0, [r8, #42]	; 0x2a
   53bb0:	tst	r0, #16
   53bb4:	bne	53c40 <fputs@plt+0x4288c>
   53bb8:	mov	r1, #11
   53bbc:	cmp	r7, #1
   53bc0:	movweq	r1, #13
   53bc4:	mov	r3, #0
   53bc8:	ldr	r2, [r8]
   53bcc:	mov	r0, r6
   53bd0:	str	sl, [sp]
   53bd4:	bl	66940 <fputs@plt+0x5558c>
   53bd8:	cmp	r0, #0
   53bdc:	bne	53a64 <fputs@plt+0x426b0>
   53be0:	ldr	r2, [r8]
   53be4:	mov	r0, r6
   53be8:	mov	r1, #9
   53bec:	mov	r3, #0
   53bf0:	str	sl, [sp]
   53bf4:	bl	66940 <fputs@plt+0x5558c>
   53bf8:	cmp	r0, #0
   53bfc:	bne	53a64 <fputs@plt+0x426b0>
   53c00:	ldr	sl, [r8]
   53c04:	movw	r1, #4778	; 0x12aa
   53c08:	mov	r2, #7
   53c0c:	movt	r1, #9
   53c10:	mov	r0, sl
   53c14:	bl	1343c <fputs@plt+0x2088>
   53c18:	cmp	r0, #0
   53c1c:	beq	53c68 <fputs@plt+0x428b4>
   53c20:	ldr	r0, [r8, #12]
   53c24:	cmp	r9, #0
   53c28:	beq	53c90 <fputs@plt+0x428dc>
   53c2c:	cmp	r0, #0
   53c30:	bne	53cb0 <fputs@plt+0x428fc>
   53c34:	movw	r1, #7667	; 0x1df3
   53c38:	movt	r1, #9
   53c3c:	b	53ca0 <fputs@plt+0x428ec>
   53c40:	add	r0, r8, #56	; 0x38
   53c44:	ldr	r1, [r0]
   53c48:	mov	r0, r1
   53c4c:	ldr	r2, [r0], #24
   53c50:	cmp	r2, r5
   53c54:	bne	53c44 <fputs@plt+0x42890>
   53c58:	ldr	r0, [r1, #4]
   53c5c:	mov	r1, #30
   53c60:	ldr	r3, [r0, #4]
   53c64:	b	53bc8 <fputs@plt+0x42814>
   53c68:	movw	r1, #7627	; 0x1dcb
   53c6c:	mov	r0, sl
   53c70:	mov	r2, #11
   53c74:	movt	r1, #9
   53c78:	bl	1343c <fputs@plt+0x2088>
   53c7c:	cmp	r0, #0
   53c80:	beq	53c20 <fputs@plt+0x4286c>
   53c84:	movw	r1, #7639	; 0x1dd7
   53c88:	movt	r1, #9
   53c8c:	b	53ca0 <fputs@plt+0x428ec>
   53c90:	cmp	r0, #0
   53c94:	beq	53cb0 <fputs@plt+0x428fc>
   53c98:	movw	r1, #7701	; 0x1e15
   53c9c:	movt	r1, #9
   53ca0:	mov	r0, r6
   53ca4:	mov	r2, sl
   53ca8:	bl	1d2fc <fputs@plt+0xbf48>
   53cac:	b	53a64 <fputs@plt+0x426b0>
   53cb0:	mov	r0, r6
   53cb4:	bl	60898 <fputs@plt+0x4f4e4>
   53cb8:	cmp	r0, #0
   53cbc:	beq	53a64 <fputs@plt+0x426b0>
   53cc0:	ldr	sl, [r6, #416]	; 0x1a0
   53cc4:	mov	r0, r6
   53cc8:	mov	r1, r7
   53ccc:	bl	66394 <fputs@plt+0x54fe0>
   53cd0:	cmp	sl, #0
   53cd4:	mov	r1, #1
   53cd8:	movw	r2, #7733	; 0x1e35
   53cdc:	moveq	sl, r6
   53ce0:	movt	r2, #9
   53ce4:	ldr	r0, [sl, #336]	; 0x150
   53ce8:	orr	r0, r0, r1, lsl r7
   53cec:	mov	r1, r7
   53cf0:	str	r0, [sl, #336]	; 0x150
   53cf4:	ldrb	r0, [sl, #20]
   53cf8:	orr	r0, r0, #1
   53cfc:	strb	r0, [sl, #20]
   53d00:	mov	r0, r6
   53d04:	ldr	r3, [r8]
   53d08:	bl	6c5f8 <fputs@plt+0x5b244>
   53d0c:	ldr	sl, [r6]
   53d10:	mov	r0, #1
   53d14:	lsl	r0, r0, r7
   53d18:	str	r0, [sp, #16]
   53d1c:	ldrb	r0, [sl, #26]
   53d20:	tst	r0, #8
   53d24:	beq	53d3c <fputs@plt+0x42988>
   53d28:	ldrb	r0, [r8, #42]	; 0x2a
   53d2c:	tst	r0, #16
   53d30:	ldreq	r0, [r8, #12]
   53d34:	cmpeq	r0, #0
   53d38:	beq	53f7c <fputs@plt+0x42bc8>
   53d3c:	ldr	r0, [r6]
   53d40:	str	r0, [sp, #20]
   53d44:	ldr	r0, [r0, #16]
   53d48:	str	r0, [sp, #12]
   53d4c:	mov	r0, r6
   53d50:	bl	60898 <fputs@plt+0x4f4e4>
   53d54:	ldr	sl, [r6, #416]	; 0x1a0
   53d58:	str	r0, [sp, #24]
   53d5c:	mov	r0, r6
   53d60:	mov	r1, r7
   53d64:	bl	66394 <fputs@plt+0x54fe0>
   53d68:	cmp	sl, #0
   53d6c:	ldr	r1, [sp, #16]
   53d70:	moveq	sl, r6
   53d74:	ldr	r0, [sl, #336]	; 0x150
   53d78:	orr	r0, r0, r1
   53d7c:	str	r0, [sl, #336]	; 0x150
   53d80:	ldrb	r0, [sl, #20]
   53d84:	orr	r0, r0, #1
   53d88:	strb	r0, [sl, #20]
   53d8c:	ldrb	r0, [r8, #42]	; 0x2a
   53d90:	tst	r0, #16
   53d94:	beq	53db4 <fputs@plt+0x42a00>
   53d98:	mov	r0, #0
   53d9c:	mov	r1, #149	; 0x95
   53da0:	mov	r2, #0
   53da4:	mov	r3, #0
   53da8:	str	r0, [sp]
   53dac:	ldr	r0, [sp, #24]
   53db0:	bl	4a1bc <fputs@plt+0x38e08>
   53db4:	mov	r0, r6
   53db8:	mov	r1, r8
   53dbc:	bl	6c68c <fputs@plt+0x5b2d8>
   53dc0:	cmp	r0, #0
   53dc4:	beq	53de4 <fputs@plt+0x42a30>
   53dc8:	mov	sl, r0
   53dcc:	mov	r0, r6
   53dd0:	mov	r1, sl
   53dd4:	bl	6c724 <fputs@plt+0x5b370>
   53dd8:	ldr	sl, [sl, #32]
   53ddc:	cmp	sl, #0
   53de0:	bne	53dcc <fputs@plt+0x42a18>
   53de4:	ldrb	r0, [r8, #42]	; 0x2a
   53de8:	ldr	sl, [sp, #12]
   53dec:	tst	r0, #8
   53df0:	beq	53e0c <fputs@plt+0x42a58>
   53df4:	ldr	r2, [sl, r7, lsl #4]
   53df8:	ldr	r3, [r8]
   53dfc:	movw	r1, #7781	; 0x1e65
   53e00:	mov	r0, r6
   53e04:	movt	r1, #9
   53e08:	bl	66ed4 <fputs@plt+0x55b20>
   53e0c:	ldr	r0, [r8]
   53e10:	ldr	r2, [sl, r7, lsl #4]
   53e14:	movw	r1, #7826	; 0x1e92
   53e18:	movt	r1, #9
   53e1c:	str	r0, [sp]
   53e20:	mov	r0, r6
   53e24:	ldr	r3, [sp, #28]
   53e28:	bl	66ed4 <fputs@plt+0x55b20>
   53e2c:	ldr	sl, [sp, #20]
   53e30:	cmp	r9, #0
   53e34:	bne	53e50 <fputs@plt+0x42a9c>
   53e38:	ldrb	r0, [r8, #42]	; 0x2a
   53e3c:	tst	r0, #16
   53e40:	bne	53e50 <fputs@plt+0x42a9c>
   53e44:	mov	r0, r6
   53e48:	mov	r1, r8
   53e4c:	bl	6c8bc <fputs@plt+0x5b508>
   53e50:	ldrb	r0, [r8, #42]	; 0x2a
   53e54:	tst	r0, #16
   53e58:	beq	53e98 <fputs@plt+0x42ae4>
   53e5c:	ldr	r0, [r8]
   53e60:	mov	r1, #151	; 0x97
   53e64:	mov	r2, r7
   53e68:	mov	r3, #0
   53e6c:	str	r0, [sp, #28]
   53e70:	mov	r0, #0
   53e74:	str	r0, [sp]
   53e78:	ldr	r9, [sp, #24]
   53e7c:	mov	r0, r9
   53e80:	bl	4a1bc <fputs@plt+0x38e08>
   53e84:	ldr	r2, [sp, #28]
   53e88:	mov	r1, r0
   53e8c:	mov	r0, r9
   53e90:	mov	r3, #0
   53e94:	bl	1d530 <fputs@plt+0xc17c>
   53e98:	mov	r0, #0
   53e9c:	ldr	r8, [r8]
   53ea0:	mov	r1, #125	; 0x7d
   53ea4:	mov	r2, r7
   53ea8:	mov	r3, #0
   53eac:	str	r0, [sp]
   53eb0:	ldr	r9, [sp, #24]
   53eb4:	mov	r0, r9
   53eb8:	bl	4a1bc <fputs@plt+0x38e08>
   53ebc:	mov	r1, r0
   53ec0:	mov	r0, r9
   53ec4:	mov	r2, r8
   53ec8:	mov	r3, #0
   53ecc:	bl	1d530 <fputs@plt+0xc17c>
   53ed0:	ldr	r1, [r6]
   53ed4:	ldr	r0, [r6, #8]
   53ed8:	mov	r2, r7
   53edc:	mov	r3, #1
   53ee0:	ldr	r1, [r1, #16]
   53ee4:	add	r1, r1, r7, lsl #4
   53ee8:	ldr	r1, [r1, #12]
   53eec:	ldr	r1, [r1]
   53ef0:	add	r1, r1, #1
   53ef4:	str	r1, [sp]
   53ef8:	mov	r1, #52	; 0x34
   53efc:	bl	4a1bc <fputs@plt+0x38e08>
   53f00:	ldr	r0, [sl, #16]
   53f04:	add	r0, r0, r7, lsl #4
   53f08:	ldr	r2, [r0, #12]
   53f0c:	mov	r0, r2
   53f10:	ldrh	r1, [r0, #78]!	; 0x4e
   53f14:	tst	r1, #2
   53f18:	beq	53a64 <fputs@plt+0x426b0>
   53f1c:	ldr	r6, [r2, #16]
   53f20:	cmp	r6, #0
   53f24:	beq	53f6c <fputs@plt+0x42bb8>
   53f28:	mov	r9, #0
   53f2c:	ldr	r8, [r6, #8]
   53f30:	ldr	r0, [r8, #12]
   53f34:	cmp	r0, #0
   53f38:	beq	53f50 <fputs@plt+0x42b9c>
   53f3c:	mov	r0, sl
   53f40:	mov	r1, r8
   53f44:	bl	4a640 <fputs@plt+0x3928c>
   53f48:	strh	r9, [r8, #34]	; 0x22
   53f4c:	str	r9, [r8, #4]
   53f50:	ldr	r6, [r6]
   53f54:	cmp	r6, #0
   53f58:	bne	53f2c <fputs@plt+0x42b78>
   53f5c:	ldr	r0, [sl, #16]
   53f60:	add	r0, r0, r7, lsl #4
   53f64:	ldr	r0, [r0, #12]
   53f68:	ldrh	r1, [r0, #78]!	; 0x4e
   53f6c:	movw	r2, #65533	; 0xfffd
   53f70:	and	r1, r1, r2
   53f74:	strh	r1, [r0]
   53f78:	b	53a64 <fputs@plt+0x426b0>
   53f7c:	mov	r0, r6
   53f80:	bl	60898 <fputs@plt+0x4f4e4>
   53f84:	str	r0, [sp, #24]
   53f88:	ldr	r0, [r8, #64]	; 0x40
   53f8c:	ldr	r1, [r8]
   53f90:	add	r2, sp, #32
   53f94:	add	r0, r0, #56	; 0x38
   53f98:	bl	47784 <fputs@plt+0x363d0>
   53f9c:	cmp	r0, #0
   53fa0:	beq	53fb8 <fputs@plt+0x42c04>
   53fa4:	ldr	r0, [r0, #8]
   53fa8:	mov	r1, #0
   53fac:	str	r1, [sp, #20]
   53fb0:	cmp	r0, #0
   53fb4:	bne	54014 <fputs@plt+0x42c60>
   53fb8:	ldr	r0, [r8, #16]
   53fbc:	cmp	r0, #0
   53fc0:	beq	53d3c <fputs@plt+0x42988>
   53fc4:	mov	r2, sl
   53fc8:	ldrb	r1, [r0, #24]
   53fcc:	cmp	r1, #0
   53fd0:	ldrbeq	r1, [r2, #27]
   53fd4:	tsteq	r1, #1
   53fd8:	bne	53fec <fputs@plt+0x42c38>
   53fdc:	ldr	r0, [r0, #4]
   53fe0:	cmp	r0, #0
   53fe4:	bne	53fc8 <fputs@plt+0x42c14>
   53fe8:	b	53d3c <fputs@plt+0x42988>
   53fec:	ldr	r0, [sp, #24]
   53ff0:	bl	62b34 <fputs@plt+0x51780>
   53ff4:	mov	r3, r0
   53ff8:	mov	r0, #0
   53ffc:	mov	r1, #136	; 0x88
   54000:	mov	r2, #1
   54004:	str	r0, [sp]
   54008:	ldr	r0, [sp, #24]
   5400c:	str	r3, [sp, #20]
   54010:	bl	4a1bc <fputs@plt+0x38e08>
   54014:	mov	r0, #1
   54018:	mov	r1, r4
   5401c:	mov	r2, #0
   54020:	strb	r0, [r6, #442]	; 0x1ba
   54024:	mov	r0, sl
   54028:	bl	65830 <fputs@plt+0x5447c>
   5402c:	mov	r1, r0
   54030:	mov	r0, r6
   54034:	mov	r2, #0
   54038:	bl	57d00 <fputs@plt+0x4694c>
   5403c:	mov	r0, #0
   54040:	mov	r2, #0
   54044:	strb	r0, [r6, #442]	; 0x1ba
   54048:	ldrb	r0, [sl, #27]
   5404c:	tst	r0, #1
   54050:	bne	54094 <fputs@plt+0x42ce0>
   54054:	ldr	r0, [sp, #24]
   54058:	ldr	r1, [r0, #32]
   5405c:	str	r2, [sp]
   54060:	mov	r2, #0
   54064:	add	r3, r1, #2
   54068:	mov	r1, #136	; 0x88
   5406c:	bl	4a1bc <fputs@plt+0x38e08>
   54070:	mov	r0, #4
   54074:	mvn	r1, #1
   54078:	mov	r2, #2
   5407c:	mov	r3, #0
   54080:	str	r1, [sp]
   54084:	str	r0, [sp, #4]
   54088:	mov	r0, r6
   5408c:	movw	r1, #787	; 0x313
   54090:	bl	641a8 <fputs@plt+0x52df4>
   54094:	ldr	r0, [sp, #20]
   54098:	cmp	r0, #0
   5409c:	beq	53d3c <fputs@plt+0x42988>
   540a0:	ldr	r0, [sp, #24]
   540a4:	ldr	r0, [r0, #24]
   540a8:	ldr	r1, [r0, #120]	; 0x78
   540ac:	cmp	r1, #0
   540b0:	beq	540d0 <fputs@plt+0x42d1c>
   540b4:	ldr	r3, [sp, #24]
   540b8:	ldr	r2, [r3, #32]!
   540bc:	str	r3, [sp, #24]
   540c0:	ldr	r3, [sp, #20]
   540c4:	mvn	r3, r3
   540c8:	str	r2, [r1, r3, lsl #2]
   540cc:	b	540dc <fputs@plt+0x42d28>
   540d0:	ldr	r1, [sp, #24]
   540d4:	add	r1, r1, #32
   540d8:	str	r1, [sp, #24]
   540dc:	ldr	r1, [sp, #24]
   540e0:	ldr	r1, [r1]
   540e4:	sub	r1, r1, #1
   540e8:	str	r1, [r0, #96]	; 0x60
   540ec:	b	53d3c <fputs@plt+0x42988>
   540f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   540f4:	add	fp, sp, #28
   540f8:	sub	sp, sp, #4
   540fc:	vpush	{d8-d9}
   54100:	sub	sp, sp, #280	; 0x118
   54104:	mov	r4, r0
   54108:	ldr	r7, [r0]
   5410c:	ldr	r9, [r0, #468]	; 0x1d4
   54110:	ldr	r0, [r0, #472]	; 0x1d8
   54114:	mov	sl, r1
   54118:	mov	r5, #1
   5411c:	cmp	sl, #0
   54120:	add	r1, r0, #1
   54124:	str	r0, [r4, #468]	; 0x1d4
   54128:	str	r1, [r4, #472]	; 0x1d8
   5412c:	beq	5422c <fputs@plt+0x42e78>
   54130:	ldrb	r0, [r7, #69]	; 0x45
   54134:	cmp	r0, #0
   54138:	bne	5422c <fputs@plt+0x42e78>
   5413c:	ldr	r0, [r4, #68]	; 0x44
   54140:	cmp	r0, #0
   54144:	bne	5422c <fputs@plt+0x42e78>
   54148:	mov	r0, #0
   5414c:	mov	r6, r2
   54150:	mov	r1, #21
   54154:	mov	r2, #0
   54158:	mov	r3, #0
   5415c:	str	r0, [sp]
   54160:	mov	r0, r4
   54164:	bl	66940 <fputs@plt+0x5558c>
   54168:	cmp	r0, #0
   5416c:	bne	5422c <fputs@plt+0x42e78>
   54170:	add	r2, sp, #152	; 0x98
   54174:	vmov.i32	q4, #0	; 0x00000000
   54178:	mov	r0, #32
   5417c:	mov	r1, r2
   54180:	vst1.64	{d8-d9}, [r1], r0
   54184:	add	r0, r2, #16
   54188:	vst1.64	{d8-d9}, [r1]
   5418c:	vst1.64	{d8-d9}, [r0]
   54190:	ldrb	r0, [r6]
   54194:	cmp	r0, #8
   54198:	bhi	541bc <fputs@plt+0x42e08>
   5419c:	ldr	r1, [sl, #44]	; 0x2c
   541a0:	mov	r0, r7
   541a4:	bl	480a8 <fputs@plt+0x36cf4>
   541a8:	mov	r0, #0
   541ac:	str	r0, [sl, #44]	; 0x2c
   541b0:	ldr	r0, [sl, #8]
   541b4:	bic	r0, r0, #1
   541b8:	str	r0, [sl, #8]
   541bc:	mov	r0, r4
   541c0:	mov	r1, sl
   541c4:	mov	r2, #0
   541c8:	str	r7, [sp, #116]	; 0x74
   541cc:	bl	6905c <fputs@plt+0x57ca8>
   541d0:	sub	r1, fp, #124	; 0x7c
   541d4:	add	r0, r1, #16
   541d8:	vst1.32	{d8-d9}, [r0]
   541dc:	add	r0, r1, #4
   541e0:	vst1.32	{d8-d9}, [r0]
   541e4:	ldr	r0, [sl, #44]	; 0x2c
   541e8:	str	r0, [fp, #-124]	; 0xffffff84
   541ec:	ldr	r0, [r4, #68]	; 0x44
   541f0:	cmp	r0, #0
   541f4:	bne	54208 <fputs@plt+0x42e54>
   541f8:	ldr	r0, [sp, #116]	; 0x74
   541fc:	ldrb	r0, [r0, #69]	; 0x45
   54200:	cmp	r0, #0
   54204:	beq	54240 <fputs@plt+0x42e8c>
   54208:	str	r9, [r4, #468]	; 0x1d4
   5420c:	mov	r5, #1
   54210:	ldr	r4, [sp, #116]	; 0x74
   54214:	ldr	r1, [sp, #180]	; 0xb4
   54218:	mov	r0, r4
   5421c:	bl	13ce4 <fputs@plt+0x2930>
   54220:	ldr	r1, [sp, #192]	; 0xc0
   54224:	mov	r0, r4
   54228:	bl	13ce4 <fputs@plt+0x2930>
   5422c:	mov	r0, r5
   54230:	sub	sp, fp, #48	; 0x30
   54234:	vpop	{d8-d9}
   54238:	add	sp, sp, #4
   5423c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54240:	ldr	r1, [sl]
   54244:	ldr	ip, [sl, #28]
   54248:	ldr	r0, [sl, #8]
   5424c:	ldr	r1, [r1]
   54250:	cmp	r1, #2
   54254:	blt	5427c <fputs@plt+0x42ec8>
   54258:	ldrb	r1, [r6]
   5425c:	orr	r1, r1, #1
   54260:	cmp	r1, #11
   54264:	bne	5427c <fputs@plt+0x42ec8>
   54268:	movw	r1, #8106	; 0x1faa
   5426c:	mov	r0, r4
   54270:	movt	r1, #9
   54274:	bl	1d2fc <fputs@plt+0xbf48>
   54278:	b	54208 <fputs@plt+0x42e54>
   5427c:	ldr	r1, [sl, #48]	; 0x30
   54280:	ubfx	r0, r0, #3, #1
   54284:	str	r9, [sp, #112]	; 0x70
   54288:	str	r6, [sp, #108]	; 0x6c
   5428c:	str	r0, [sp, #96]	; 0x60
   54290:	cmp	r1, #0
   54294:	beq	54310 <fputs@plt+0x42f5c>
   54298:	mov	r0, r4
   5429c:	str	ip, [sp, #100]	; 0x64
   542a0:	bl	60898 <fputs@plt+0x4f4e4>
   542a4:	cmp	r0, #0
   542a8:	str	r0, [sp, #104]	; 0x68
   542ac:	beq	54208 <fputs@plt+0x42e54>
   542b0:	ldr	r9, [sl, #48]	; 0x30
   542b4:	cmp	r9, #0
   542b8:	beq	54af8 <fputs@plt+0x43744>
   542bc:	ldr	r0, [sp, #108]	; 0x6c
   542c0:	add	r7, sp, #120	; 0x78
   542c4:	ldr	r8, [r4]
   542c8:	mov	r1, r7
   542cc:	vld1.32	{d16-d17}, [r0]!
   542d0:	vst1.64	{d16-d17}, [r1]!
   542d4:	ldr	r0, [r0]
   542d8:	str	r0, [r1]
   542dc:	ldr	r0, [r9, #44]	; 0x2c
   542e0:	cmp	r0, #0
   542e4:	beq	54e9c <fputs@plt+0x43ae8>
   542e8:	ldrb	r0, [sl, #4]
   542ec:	sub	r0, r0, #116	; 0x74
   542f0:	uxtb	r1, r0
   542f4:	cmp	r1, #2
   542f8:	bhi	54ed0 <fputs@plt+0x43b1c>
   542fc:	movw	r1, #63368	; 0xf788
   54300:	sxtb	r0, r0
   54304:	movt	r1, #8
   54308:	ldr	r2, [r1, r0, lsl #2]
   5430c:	b	54ed8 <fputs@plt+0x43b24>
   54310:	mov	r8, #0
   54314:	ldr	r0, [ip]
   54318:	cmp	r8, r0
   5431c:	bge	54298 <fputs@plt+0x42ee4>
   54320:	add	lr, r8, r8, lsl #3
   54324:	add	r7, ip, lr, lsl #3
   54328:	mov	r6, r7
   5432c:	ldr	r1, [r6, #24]!
   54330:	mov	r2, r6
   54334:	ldr	r9, [r2, #4]!
   54338:	cmp	r9, #0
   5433c:	beq	5452c <fputs@plt+0x43178>
   54340:	ldr	r3, [r9]
   54344:	str	r2, [sp, #104]	; 0x68
   54348:	ldrsh	r2, [r1, #34]	; 0x22
   5434c:	ldr	r5, [r3]
   54350:	cmp	r5, r2
   54354:	bne	54fe4 <fputs@plt+0x43c30>
   54358:	ldr	r5, [r4]
   5435c:	ldrb	r1, [r5, #64]	; 0x40
   54360:	tst	r1, #1
   54364:	bne	5453c <fputs@plt+0x43188>
   54368:	ldr	r2, [r9, #8]
   5436c:	mov	r1, r7
   54370:	str	r6, [sp, #92]	; 0x5c
   54374:	ldr	r3, [r1, #52]	; 0x34
   54378:	str	r1, [sp, #100]	; 0x64
   5437c:	mov	r7, r2
   54380:	ands	r6, r2, #8
   54384:	ldr	r2, [r4, #496]	; 0x1f0
   54388:	str	r2, [sp, #88]	; 0x58
   5438c:	beq	54450 <fputs@plt+0x4309c>
   54390:	ldr	r1, [sp, #96]	; 0x60
   54394:	cmp	r1, #0
   54398:	bne	5453c <fputs@plt+0x43188>
   5439c:	cmp	r0, #1
   543a0:	bgt	54534 <fputs@plt+0x43180>
   543a4:	ldr	r1, [sl, #32]
   543a8:	cmp	r1, #0
   543ac:	ldrbne	r1, [r1, #6]
   543b0:	tstne	r1, #32
   543b4:	bne	54534 <fputs@plt+0x43180>
   543b8:	ldr	r1, [sl]
   543bc:	cmp	r1, #0
   543c0:	beq	54404 <fputs@plt+0x43050>
   543c4:	ldr	r2, [r1]
   543c8:	cmp	r2, #1
   543cc:	blt	54404 <fputs@plt+0x43050>
   543d0:	ldr	r1, [r1, #4]
   543d4:	str	r3, [sp, #84]	; 0x54
   543d8:	mov	r3, #0
   543dc:	str	r5, [sp, #80]	; 0x50
   543e0:	ldr	r5, [r1], #20
   543e4:	subs	r2, r2, #1
   543e8:	ldr	r5, [r5, #4]
   543ec:	orr	r3, r5, r3
   543f0:	bne	543e0 <fputs@plt+0x4302c>
   543f4:	tst	r3, #2097152	; 0x200000
   543f8:	ldr	r5, [sp, #80]	; 0x50
   543fc:	ldr	r3, [sp, #84]	; 0x54
   54400:	bne	54534 <fputs@plt+0x43180>
   54404:	ldr	r1, [sl, #44]	; 0x2c
   54408:	cmp	r1, #0
   5440c:	beq	54450 <fputs@plt+0x4309c>
   54410:	ldr	r2, [r1]
   54414:	cmp	r2, #1
   54418:	blt	54450 <fputs@plt+0x4309c>
   5441c:	ldr	r1, [r1, #4]
   54420:	str	r3, [sp, #84]	; 0x54
   54424:	mov	r3, #0
   54428:	str	r5, [sp, #80]	; 0x50
   5442c:	ldr	r5, [r1], #20
   54430:	subs	r2, r2, #1
   54434:	ldr	r5, [r5, #4]
   54438:	orr	r3, r5, r3
   5443c:	bne	5442c <fputs@plt+0x43078>
   54440:	tst	r3, #2097152	; 0x200000
   54444:	ldr	r5, [sp, #80]	; 0x50
   54448:	ldr	r3, [sp, #84]	; 0x54
   5444c:	bne	54534 <fputs@plt+0x43180>
   54450:	ldr	r2, [r9, #56]	; 0x38
   54454:	str	r3, [sp, #84]	; 0x54
   54458:	ldr	r3, [r9, #28]
   5445c:	cmp	r2, #0
   54460:	ldrne	r1, [sl, #56]	; 0x38
   54464:	cmpne	r1, #0
   54468:	bne	5453c <fputs@plt+0x43188>
   5446c:	ldr	r1, [r9, #60]	; 0x3c
   54470:	cmp	r1, #0
   54474:	bne	5453c <fputs@plt+0x43188>
   54478:	str	r5, [sp, #80]	; 0x50
   5447c:	ldr	r5, [sl, #8]
   54480:	cmp	r2, #0
   54484:	andsne	r1, r5, #128	; 0x80
   54488:	bne	5453c <fputs@plt+0x43188>
   5448c:	ldr	r1, [r3]
   54490:	cmp	r1, #0
   54494:	beq	5453c <fputs@plt+0x43188>
   54498:	ands	r1, r7, #1
   5449c:	bne	5453c <fputs@plt+0x43188>
   544a0:	str	r6, [sp, #76]	; 0x4c
   544a4:	mov	r6, ip
   544a8:	cmp	r2, #0
   544ac:	str	lr, [sp, #72]	; 0x48
   544b0:	beq	544c8 <fputs@plt+0x43114>
   544b4:	ldr	r1, [sp, #96]	; 0x60
   544b8:	cmp	r1, #0
   544bc:	bne	5453c <fputs@plt+0x43188>
   544c0:	cmp	r0, #1
   544c4:	bgt	5453c <fputs@plt+0x43188>
   544c8:	ldr	r1, [sp, #76]	; 0x4c
   544cc:	and	lr, r5, #1
   544d0:	mov	ip, #0
   544d4:	cmp	r1, #0
   544d8:	cmpne	lr, #0
   544dc:	bne	5453c <fputs@plt+0x43188>
   544e0:	ldr	r1, [sl, #44]	; 0x2c
   544e4:	cmp	r1, #0
   544e8:	ldrne	r3, [r9, #44]	; 0x2c
   544ec:	cmpne	r3, #0
   544f0:	bne	5453c <fputs@plt+0x43188>
   544f4:	ldr	r3, [sp, #96]	; 0x60
   544f8:	cmp	r3, #0
   544fc:	ldrne	r3, [r9, #44]	; 0x2c
   54500:	cmpne	r3, #0
   54504:	bne	5453c <fputs@plt+0x43188>
   54508:	cmp	r2, #0
   5450c:	beq	5457c <fputs@plt+0x431c8>
   54510:	and	r2, r7, #12288	; 0x3000
   54514:	orrs	r2, r2, lr
   54518:	bne	5453c <fputs@plt+0x43188>
   5451c:	ldr	r2, [sl, #32]
   54520:	cmp	r2, #0
   54524:	beq	54584 <fputs@plt+0x431d0>
   54528:	b	5453c <fputs@plt+0x43188>
   5452c:	ldr	r9, [sp, #112]	; 0x70
   54530:	b	54568 <fputs@plt+0x431b4>
   54534:	mov	r0, #0
   54538:	str	r0, [sp, #96]	; 0x60
   5453c:	ldr	r0, [sp, #116]	; 0x74
   54540:	ldr	r9, [sp, #112]	; 0x70
   54544:	ldr	r1, [sp, #108]	; 0x6c
   54548:	ldrb	r0, [r0, #69]	; 0x45
   5454c:	cmp	r0, #0
   54550:	bne	54208 <fputs@plt+0x42e54>
   54554:	ldrb	r0, [r1]
   54558:	ldr	ip, [sl, #28]
   5455c:	cmp	r0, #9
   54560:	ldrcs	r0, [sl, #44]	; 0x2c
   54564:	strcs	r0, [fp, #-124]	; 0xffffff84
   54568:	ldr	r0, [sl, #48]	; 0x30
   5456c:	add	r8, r8, #1
   54570:	cmp	r0, #0
   54574:	beq	54314 <fputs@plt+0x42f60>
   54578:	b	54298 <fputs@plt+0x42ee4>
   5457c:	tst	r7, #12288	; 0x3000
   54580:	bne	5453c <fputs@plt+0x43188>
   54584:	tst	r5, #8192	; 0x2000
   54588:	ldrne	r2, [r9, #48]	; 0x30
   5458c:	cmpne	r2, #0
   54590:	bne	5453c <fputs@plt+0x43188>
   54594:	ldr	r3, [sp, #100]	; 0x64
   54598:	ldrb	r2, [r3, #44]!	; 0x2c
   5459c:	tst	r2, #32
   545a0:	str	r3, [sp, #68]	; 0x44
   545a4:	bne	5453c <fputs@plt+0x43188>
   545a8:	ldr	r2, [r9, #48]	; 0x30
   545ac:	cmp	r2, #0
   545b0:	beq	54654 <fputs@plt+0x432a0>
   545b4:	cmp	lr, #0
   545b8:	ldreq	r2, [sp, #96]	; 0x60
   545bc:	cmpeq	r2, #0
   545c0:	bne	5453c <fputs@plt+0x43188>
   545c4:	ldr	r2, [r9, #44]	; 0x2c
   545c8:	cmp	r2, #0
   545cc:	cmpeq	r0, #1
   545d0:	bne	5453c <fputs@plt+0x43188>
   545d4:	mov	r0, r9
   545d8:	cmp	r0, #0
   545dc:	beq	54618 <fputs@plt+0x43264>
   545e0:	ldrb	r2, [r0, #8]
   545e4:	tst	r2, #9
   545e8:	bne	5453c <fputs@plt+0x43188>
   545ec:	ldr	r2, [r0, #48]	; 0x30
   545f0:	cmp	r2, #0
   545f4:	ldrbne	r3, [r0, #4]
   545f8:	cmpne	r3, #116	; 0x74
   545fc:	bne	5453c <fputs@plt+0x43188>
   54600:	ldr	r0, [r0, #28]
   54604:	ldr	r0, [r0]
   54608:	cmp	r0, #1
   5460c:	mov	r0, r2
   54610:	bge	545d8 <fputs@plt+0x43224>
   54614:	b	5453c <fputs@plt+0x43188>
   54618:	cmp	r1, #0
   5461c:	beq	54654 <fputs@plt+0x432a0>
   54620:	ldr	r0, [r1]
   54624:	cmp	r0, #1
   54628:	blt	54654 <fputs@plt+0x432a0>
   5462c:	ldr	r1, [r1, #4]
   54630:	mov	r2, #0
   54634:	add	r1, r1, #16
   54638:	ldrh	r3, [r1]
   5463c:	cmp	r3, #0
   54640:	beq	5453c <fputs@plt+0x43188>
   54644:	add	r2, r2, #1
   54648:	add	r1, r1, #20
   5464c:	cmp	r2, r0
   54650:	blt	54638 <fputs@plt+0x43284>
   54654:	ldr	r1, [sp, #100]	; 0x64
   54658:	mov	r2, #0
   5465c:	mov	r3, #0
   54660:	ldr	r0, [r1, #16]!
   54664:	str	r0, [r4, #496]	; 0x1f0
   54668:	str	r1, [sp, #60]	; 0x3c
   5466c:	mov	r0, r4
   54670:	mov	r1, #21
   54674:	str	ip, [sp]
   54678:	bl	66940 <fputs@plt+0x5558c>
   5467c:	ldr	r0, [sp, #88]	; 0x58
   54680:	str	r0, [r4, #496]	; 0x1f0
   54684:	ldr	r9, [r9, #48]	; 0x30
   54688:	cmp	r9, #0
   5468c:	beq	5472c <fputs@plt+0x43378>
   54690:	ldr	r0, [sl, #56]	; 0x38
   54694:	ldr	r7, [sl, #44]	; 0x2c
   54698:	ldr	r5, [sl, #48]	; 0x30
   5469c:	str	r0, [sp, #88]	; 0x58
   546a0:	ldr	r0, [sl, #60]	; 0x3c
   546a4:	str	r0, [sp, #64]	; 0x40
   546a8:	mov	r0, #0
   546ac:	mov	r1, sl
   546b0:	mov	r2, #0
   546b4:	str	r0, [sl, #28]
   546b8:	str	r0, [sl, #44]	; 0x2c
   546bc:	str	r0, [sl, #48]	; 0x30
   546c0:	str	r0, [sl, #56]	; 0x38
   546c4:	str	r0, [sl, #60]	; 0x3c
   546c8:	ldr	r0, [sp, #80]	; 0x50
   546cc:	bl	65450 <fputs@plt+0x5409c>
   546d0:	ldr	r1, [sp, #88]	; 0x58
   546d4:	cmp	r0, #0
   546d8:	str	r1, [sl, #56]	; 0x38
   546dc:	ldr	r1, [sp, #64]	; 0x40
   546e0:	str	r1, [sl, #60]	; 0x3c
   546e4:	mov	r1, #116	; 0x74
   546e8:	str	r7, [sl, #44]	; 0x2c
   546ec:	str	r6, [sl, #28]
   546f0:	strb	r1, [sl, #4]
   546f4:	beq	5470c <fputs@plt+0x43358>
   546f8:	cmp	r5, #0
   546fc:	str	r5, [r0, #48]	; 0x30
   54700:	strne	r0, [r5, #52]	; 0x34
   54704:	mov	r5, r0
   54708:	str	sl, [r0, #52]	; 0x34
   5470c:	ldr	r0, [sp, #80]	; 0x50
   54710:	str	r5, [sl, #48]	; 0x30
   54714:	ldrb	r0, [r0, #69]	; 0x45
   54718:	cmp	r0, #0
   5471c:	bne	54ad4 <fputs@plt+0x43720>
   54720:	ldr	r9, [r9, #48]	; 0x30
   54724:	cmp	r9, #0
   54728:	bne	546a8 <fputs@plt+0x432f4>
   5472c:	ldr	r9, [sp, #104]	; 0x68
   54730:	ldr	r7, [sp, #100]	; 0x64
   54734:	ldr	r5, [sp, #80]	; 0x50
   54738:	ldr	r0, [r9]
   5473c:	ldr	r1, [r7, #12]
   54740:	str	r0, [sp, #56]	; 0x38
   54744:	mov	r0, r5
   54748:	bl	13ce4 <fputs@plt+0x2930>
   5474c:	ldr	r6, [sp, #60]	; 0x3c
   54750:	mov	r0, r5
   54754:	ldr	r1, [r6]
   54758:	bl	13ce4 <fputs@plt+0x2930>
   5475c:	ldr	r1, [r7, #20]
   54760:	mov	r0, r5
   54764:	bl	13ce4 <fputs@plt+0x2930>
   54768:	mov	r0, #0
   5476c:	str	r0, [r7, #12]
   54770:	str	r0, [r6]
   54774:	str	r0, [r7, #20]
   54778:	str	r0, [r9]
   5477c:	ldr	r0, [sp, #92]	; 0x5c
   54780:	ldr	r0, [r0]
   54784:	cmp	r0, #0
   54788:	beq	547c8 <fputs@plt+0x43414>
   5478c:	ldrh	r1, [r0, #36]	; 0x24
   54790:	cmp	r1, #1
   54794:	bne	547b4 <fputs@plt+0x43400>
   54798:	ldr	r1, [r4, #416]	; 0x1a0
   5479c:	cmp	r1, #0
   547a0:	moveq	r1, r4
   547a4:	ldr	r2, [r1, #528]	; 0x210
   547a8:	str	r2, [r0, #68]	; 0x44
   547ac:	str	r0, [r1, #528]	; 0x210
   547b0:	b	547bc <fputs@plt+0x43408>
   547b4:	sub	r1, r1, #1
   547b8:	strh	r1, [r0, #36]	; 0x24
   547bc:	ldr	r0, [sp, #92]	; 0x5c
   547c0:	mov	r1, #0
   547c4:	str	r1, [r0]
   547c8:	add	r0, r8, #1
   547cc:	str	sl, [sp, #104]	; 0x68
   547d0:	str	r0, [sp, #60]	; 0x3c
   547d4:	ldr	r0, [sp, #72]	; 0x48
   547d8:	lsl	r0, r0, #1
   547dc:	str	r0, [sp, #64]	; 0x40
   547e0:	ldr	r0, [sp, #56]	; 0x38
   547e4:	str	r0, [sp, #100]	; 0x64
   547e8:	ldr	r0, [sp, #104]	; 0x68
   547ec:	ldr	r1, [r0, #28]
   547f0:	ldr	r0, [sp, #100]	; 0x64
   547f4:	ldr	r9, [r0, #28]
   547f8:	cmp	r1, #0
   547fc:	str	r1, [sp, #92]	; 0x5c
   54800:	ldr	r6, [r9]
   54804:	beq	54818 <fputs@plt+0x43464>
   54808:	ldr	r0, [sp, #68]	; 0x44
   5480c:	ldrb	r0, [r0]
   54810:	str	r0, [sp, #88]	; 0x58
   54814:	b	5484c <fputs@plt+0x43498>
   54818:	mov	r0, #0
   5481c:	mov	r1, #0
   54820:	mov	r2, #0
   54824:	mov	r3, #0
   54828:	str	r0, [sp, #88]	; 0x58
   5482c:	ldr	r0, [sp, #80]	; 0x50
   54830:	bl	57ae4 <fputs@plt+0x46730>
   54834:	mov	r1, r0
   54838:	ldr	r0, [sp, #104]	; 0x68
   5483c:	cmp	r1, #0
   54840:	str	r1, [sp, #92]	; 0x5c
   54844:	str	r1, [r0, #28]
   54848:	beq	54ac4 <fputs@plt+0x43710>
   5484c:	cmp	r6, #2
   54850:	blt	5488c <fputs@plt+0x434d8>
   54854:	ldr	r5, [sp, #80]	; 0x50
   54858:	ldr	r1, [sp, #92]	; 0x5c
   5485c:	ldr	r3, [sp, #60]	; 0x3c
   54860:	sub	r2, r6, #1
   54864:	mov	r0, r5
   54868:	bl	72cec <fputs@plt+0x61938>
   5486c:	mov	r1, r0
   54870:	ldr	r0, [sp, #104]	; 0x68
   54874:	str	r1, [sp, #92]	; 0x5c
   54878:	str	r1, [r0, #28]
   5487c:	ldrb	r0, [r5, #69]	; 0x45
   54880:	cmp	r0, #0
   54884:	beq	54894 <fputs@plt+0x434e0>
   54888:	b	54ac4 <fputs@plt+0x43710>
   5488c:	cmp	r6, #1
   54890:	bne	548ec <fputs@plt+0x43538>
   54894:	ldr	r0, [sp, #64]	; 0x40
   54898:	ldr	r1, [sp, #92]	; 0x5c
   5489c:	ldr	r7, [sp, #80]	; 0x50
   548a0:	add	r9, r9, #8
   548a4:	add	r0, r1, r0, lsl #2
   548a8:	add	r8, r0, #60	; 0x3c
   548ac:	mov	r5, r8
   548b0:	ldr	r1, [r5], #72	; 0x48
   548b4:	mov	r0, r7
   548b8:	bl	4832c <fputs@plt+0x36f78>
   548bc:	sub	r0, r8, #52	; 0x34
   548c0:	mov	r1, r9
   548c4:	mov	r2, #72	; 0x48
   548c8:	bl	1121c <memcpy@plt>
   548cc:	mov	r0, r9
   548d0:	mov	r1, #0
   548d4:	mov	r2, #72	; 0x48
   548d8:	bl	11174 <memset@plt>
   548dc:	add	r9, r9, #72	; 0x48
   548e0:	subs	r6, r6, #1
   548e4:	mov	r8, r5
   548e8:	bne	548b0 <fputs@plt+0x434fc>
   548ec:	ldr	r0, [sp, #72]	; 0x48
   548f0:	ldr	r1, [sp, #92]	; 0x5c
   548f4:	add	r0, r1, r0, lsl #3
   548f8:	ldr	r1, [sp, #88]	; 0x58
   548fc:	strb	r1, [r0, #44]	; 0x2c
   54900:	ldr	r0, [sp, #104]	; 0x68
   54904:	ldr	r6, [r0]
   54908:	ldr	r0, [r6]
   5490c:	cmp	r0, #1
   54910:	blt	54964 <fputs@plt+0x435b0>
   54914:	ldr	r1, [r6, #4]
   54918:	mov	r8, #0
   5491c:	mov	r5, #0
   54920:	add	r2, r1, r8
   54924:	ldr	r3, [r2, #4]
   54928:	cmp	r3, #0
   5492c:	bne	54954 <fputs@plt+0x435a0>
   54930:	ldr	r1, [r2, #8]
   54934:	ldr	r0, [sp, #80]	; 0x50
   54938:	bl	1b704 <fputs@plt+0xa350>
   5493c:	mov	r9, r0
   54940:	bl	66a60 <fputs@plt+0x556ac>
   54944:	ldr	r1, [r6, #4]
   54948:	add	r0, r1, r8
   5494c:	str	r9, [r0, #4]
   54950:	ldr	r0, [r6]
   54954:	add	r5, r5, #1
   54958:	add	r8, r8, #20
   5495c:	cmp	r5, r0
   54960:	blt	54920 <fputs@plt+0x4356c>
   54964:	ldr	r0, [sp, #100]	; 0x64
   54968:	ldr	r0, [r0, #44]	; 0x2c
   5496c:	cmp	r0, #0
   54970:	beq	549bc <fputs@plt+0x43608>
   54974:	ldr	r1, [r0]
   54978:	mov	r7, #0
   5497c:	cmp	r1, #1
   54980:	blt	549ac <fputs@plt+0x435f8>
   54984:	mov	r1, #0
   54988:	mov	r2, #16
   5498c:	ldr	r3, [r0, #4]
   54990:	add	r1, r1, #1
   54994:	add	r3, r3, r2
   54998:	add	r2, r2, #20
   5499c:	strh	r7, [r3]
   549a0:	ldr	r3, [r0]
   549a4:	cmp	r1, r3
   549a8:	blt	5498c <fputs@plt+0x435d8>
   549ac:	ldr	r1, [sp, #104]	; 0x68
   549b0:	str	r0, [r1, #44]	; 0x2c
   549b4:	ldr	r0, [sp, #100]	; 0x64
   549b8:	str	r7, [r0, #44]	; 0x2c
   549bc:	ldr	r0, [sp, #100]	; 0x64
   549c0:	mov	r2, #0
   549c4:	mov	r3, #0
   549c8:	ldr	r1, [r0, #32]
   549cc:	ldr	r0, [sp, #80]	; 0x50
   549d0:	bl	65170 <fputs@plt+0x53dbc>
   549d4:	mov	r2, r0
   549d8:	ldr	r0, [sp, #76]	; 0x4c
   549dc:	cmp	r0, #0
   549e0:	beq	54a3c <fputs@plt+0x43688>
   549e4:	ldr	r7, [sp, #104]	; 0x68
   549e8:	ldr	r8, [sp, #100]	; 0x64
   549ec:	ldr	r5, [sp, #80]	; 0x50
   549f0:	mov	r3, #0
   549f4:	ldr	r9, [r7, #32]
   549f8:	str	r2, [r7, #32]
   549fc:	mov	r0, r5
   54a00:	mov	r2, #0
   54a04:	str	r9, [r7, #40]	; 0x28
   54a08:	ldr	r1, [r8, #40]	; 0x28
   54a0c:	bl	65170 <fputs@plt+0x53dbc>
   54a10:	mov	r2, r0
   54a14:	mov	r0, r5
   54a18:	mov	r1, r9
   54a1c:	bl	6acf0 <fputs@plt+0x5993c>
   54a20:	str	r0, [r7, #40]	; 0x28
   54a24:	mov	r0, r5
   54a28:	mov	r2, #0
   54a2c:	ldr	r1, [r8, #36]	; 0x24
   54a30:	bl	65680 <fputs@plt+0x542cc>
   54a34:	str	r0, [r7, #36]	; 0x24
   54a38:	b	54a50 <fputs@plt+0x4369c>
   54a3c:	ldr	r5, [sp, #104]	; 0x68
   54a40:	ldr	r0, [sp, #80]	; 0x50
   54a44:	ldr	r1, [r5, #32]
   54a48:	bl	6acf0 <fputs@plt+0x5993c>
   54a4c:	str	r0, [r5, #32]
   54a50:	ldr	r7, [sp, #100]	; 0x64
   54a54:	ldr	r5, [sp, #104]	; 0x68
   54a58:	mov	r0, #0
   54a5c:	ldr	r2, [sp, #84]	; 0x54
   54a60:	ldr	r3, [r7]
   54a64:	str	r0, [sp]
   54a68:	ldr	r0, [sp, #80]	; 0x50
   54a6c:	mov	r1, r5
   54a70:	bl	72e4c <fputs@plt+0x61a98>
   54a74:	ldr	r1, [r7, #8]
   54a78:	ldr	r0, [r5, #8]
   54a7c:	and	r1, r1, #1
   54a80:	orr	r0, r0, r1
   54a84:	str	r0, [r5, #8]
   54a88:	ldr	r0, [r7, #56]	; 0x38
   54a8c:	cmp	r0, #0
   54a90:	ldrne	r1, [sp, #104]	; 0x68
   54a94:	strne	r0, [r1, #56]	; 0x38
   54a98:	ldrne	r1, [sp, #100]	; 0x64
   54a9c:	movne	r0, #0
   54aa0:	strne	r0, [r1, #56]	; 0x38
   54aa4:	ldr	r0, [sp, #100]	; 0x64
   54aa8:	ldr	r0, [r0, #48]	; 0x30
   54aac:	str	r0, [sp, #100]	; 0x64
   54ab0:	ldr	r0, [sp, #104]	; 0x68
   54ab4:	ldr	r0, [r0, #48]	; 0x30
   54ab8:	cmp	r0, #0
   54abc:	str	r0, [sp, #104]	; 0x68
   54ac0:	bne	547e8 <fputs@plt+0x43434>
   54ac4:	ldr	r0, [sp, #80]	; 0x50
   54ac8:	ldr	r1, [sp, #56]	; 0x38
   54acc:	mov	r2, #1
   54ad0:	bl	48128 <fputs@plt+0x36d74>
   54ad4:	ldr	r0, [sp, #76]	; 0x4c
   54ad8:	mvn	r8, #0
   54adc:	cmp	r0, #0
   54ae0:	beq	5453c <fputs@plt+0x43188>
   54ae4:	ldr	r0, [sl, #8]
   54ae8:	orr	r0, r0, #8
   54aec:	str	r0, [sl, #8]
   54af0:	mov	r0, #1
   54af4:	b	54538 <fputs@plt+0x43184>
   54af8:	ldr	r6, [sp, #100]	; 0x64
   54afc:	ldr	r0, [r6]
   54b00:	cmp	r0, #0
   54b04:	ble	54eec <fputs@plt+0x43b38>
   54b08:	ldr	r7, [sp, #104]	; 0x68
   54b0c:	add	r0, sl, #32
   54b10:	mov	r5, #0
   54b14:	mov	r9, #0
   54b18:	str	r0, [sp, #84]	; 0x54
   54b1c:	b	54c58 <fputs@plt+0x438a4>
   54b20:	ldr	r0, [r6]
   54b24:	cmp	r0, #1
   54b28:	beq	54b38 <fputs@plt+0x43784>
   54b2c:	ldrb	r0, [r6, #116]	; 0x74
   54b30:	tst	r0, #10
   54b34:	beq	54cf0 <fputs@plt+0x4393c>
   54b38:	ldrb	r0, [sl, #8]
   54b3c:	tst	r0, #2
   54b40:	bne	54cf0 <fputs@plt+0x4393c>
   54b44:	ldr	r0, [sp, #116]	; 0x74
   54b48:	ldrb	r0, [r0, #65]	; 0x41
   54b4c:	tst	r0, #1
   54b50:	bne	54cf0 <fputs@plt+0x4393c>
   54b54:	ldr	r1, [r7, #32]
   54b58:	ldr	r0, [r4, #76]	; 0x4c
   54b5c:	mov	r3, #0
   54b60:	add	r2, r0, #1
   54b64:	add	r0, r1, #1
   54b68:	str	r1, [sp, #80]	; 0x50
   54b6c:	mov	r1, #16
   54b70:	str	r2, [r4, #76]	; 0x4c
   54b74:	str	r2, [r6, #36]	; 0x24
   54b78:	str	r0, [sp, #88]	; 0x58
   54b7c:	str	r0, [sp]
   54b80:	mov	r0, r7
   54b84:	bl	4a1bc <fputs@plt+0x38e08>
   54b88:	ldr	r0, [sp, #88]	; 0x58
   54b8c:	mov	r1, #13
   54b90:	ldr	r7, [sp, #92]	; 0x5c
   54b94:	add	r2, sp, #120	; 0x78
   54b98:	str	r0, [r8, #32]
   54b9c:	mov	r8, #0
   54ba0:	ldr	r0, [r6, #36]	; 0x24
   54ba4:	strh	r1, [sp, #120]	; 0x78
   54ba8:	str	r8, [sp, #128]	; 0x80
   54bac:	str	r8, [sp, #132]	; 0x84
   54bb0:	mov	r1, r7
   54bb4:	str	r0, [sp, #124]	; 0x7c
   54bb8:	ldr	r0, [r4, #472]	; 0x1d8
   54bbc:	strb	r0, [r6, #48]	; 0x30
   54bc0:	mov	r0, r4
   54bc4:	bl	540f0 <fputs@plt+0x42d3c>
   54bc8:	ldrh	r0, [r7, #6]
   54bcc:	ldr	r1, [r6, #24]
   54bd0:	ldr	r7, [sp, #104]	; 0x68
   54bd4:	mov	r3, #0
   54bd8:	strh	r0, [r1, #38]	; 0x26
   54bdc:	mov	r1, #17
   54be0:	ldrb	r0, [r6, #45]	; 0x2d
   54be4:	orr	r0, r0, #16
   54be8:	strb	r0, [r6, #45]	; 0x2d
   54bec:	ldr	r0, [sp, #128]	; 0x80
   54bf0:	str	r0, [r6, #40]	; 0x28
   54bf4:	mov	r0, r7
   54bf8:	ldr	r2, [r6, #36]	; 0x24
   54bfc:	str	r8, [sp]
   54c00:	bl	4a1bc <fputs@plt+0x38e08>
   54c04:	ldr	r2, [r7, #24]
   54c08:	str	r8, [r2, #60]	; 0x3c
   54c0c:	strb	r8, [r2, #19]
   54c10:	ldr	r0, [r7, #32]
   54c14:	sub	r1, r0, #1
   54c18:	str	r1, [r2, #96]	; 0x60
   54c1c:	ldr	r2, [r7]
   54c20:	ldrb	r2, [r2, #69]	; 0x45
   54c24:	cmp	r2, #0
   54c28:	movw	r2, #35320	; 0x89f8
   54c2c:	movt	r2, #10
   54c30:	bne	54c50 <fputs@plt+0x4389c>
   54c34:	ldr	r2, [sp, #80]	; 0x50
   54c38:	cmp	r2, #0
   54c3c:	movge	r1, r2
   54c40:	ldr	r2, [sp, #104]	; 0x68
   54c44:	add	r1, r1, r1, lsl #2
   54c48:	ldr	r2, [r2, #4]
   54c4c:	add	r2, r2, r1, lsl #2
   54c50:	str	r0, [r2, #8]
   54c54:	b	54e48 <fputs@plt+0x43a94>
   54c58:	add	r8, r6, r5
   54c5c:	ldr	r0, [r8, #28]
   54c60:	cmp	r0, #0
   54c64:	beq	54e84 <fputs@plt+0x43ad0>
   54c68:	ldr	r3, [r8, #32]
   54c6c:	cmp	r3, #0
   54c70:	beq	54c9c <fputs@plt+0x438e8>
   54c74:	ldrb	r0, [r8, #45]	; 0x2d
   54c78:	tst	r0, #16
   54c7c:	bne	54e84 <fputs@plt+0x43ad0>
   54c80:	ldr	r2, [r8, #36]	; 0x24
   54c84:	mov	r0, #0
   54c88:	mov	r1, #14
   54c8c:	str	r0, [sp]
   54c90:	mov	r0, r7
   54c94:	bl	4a1bc <fputs@plt+0x38e08>
   54c98:	b	54e84 <fputs@plt+0x43ad0>
   54c9c:	str	r0, [sp, #92]	; 0x5c
   54ca0:	mov	r0, #0
   54ca4:	sub	r1, fp, #80	; 0x50
   54ca8:	str	r0, [fp, #-80]	; 0xffffffb0
   54cac:	mov	r0, sl
   54cb0:	bl	6b098 <fputs@plt+0x59ce4>
   54cb4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   54cb8:	ldr	r1, [r4, #464]	; 0x1d0
   54cbc:	add	r0, r1, r0
   54cc0:	str	r0, [r4, #464]	; 0x1d0
   54cc4:	ldrb	r0, [r8, #44]	; 0x2c
   54cc8:	tst	r0, #32
   54ccc:	bne	54ce8 <fputs@plt+0x43934>
   54cd0:	ldr	r0, [sp, #84]	; 0x54
   54cd4:	ldr	r3, [r8, #52]	; 0x34
   54cd8:	ldr	r1, [sp, #92]	; 0x5c
   54cdc:	ldr	r2, [r0]
   54ce0:	ldr	r0, [sp, #116]	; 0x74
   54ce4:	bl	6caa4 <fputs@plt+0x5b6f0>
   54ce8:	cmp	r5, #0
   54cec:	beq	54b20 <fputs@plt+0x4376c>
   54cf0:	ldr	r0, [r4, #76]	; 0x4c
   54cf4:	mov	r6, #0
   54cf8:	mov	r1, #22
   54cfc:	mov	r2, #0
   54d00:	add	r3, r0, #1
   54d04:	mov	r0, r7
   54d08:	str	r3, [r4, #76]	; 0x4c
   54d0c:	str	r3, [r8, #36]	; 0x24
   54d10:	str	r6, [sp]
   54d14:	bl	4a1bc <fputs@plt+0x38e08>
   54d18:	str	r0, [sp, #88]	; 0x58
   54d1c:	add	r0, r0, #1
   54d20:	str	r0, [r8, #32]
   54d24:	ldrb	r0, [r8, #45]	; 0x2d
   54d28:	tst	r0, #8
   54d2c:	bne	54d5c <fputs@plt+0x439a8>
   54d30:	mov	r0, r4
   54d34:	bl	60898 <fputs@plt+0x4f4e4>
   54d38:	ldr	r2, [r4, #84]	; 0x54
   54d3c:	mov	r3, #0
   54d40:	add	r1, r2, #1
   54d44:	str	r1, [r4, #84]	; 0x54
   54d48:	mov	r1, #0
   54d4c:	str	r1, [sp]
   54d50:	mov	r1, #44	; 0x2c
   54d54:	bl	4a1bc <fputs@plt+0x38e08>
   54d58:	mov	r6, r0
   54d5c:	ldr	r0, [r8, #52]	; 0x34
   54d60:	mov	r1, #12
   54d64:	ldr	r7, [sp, #92]	; 0x5c
   54d68:	add	r2, sp, #120	; 0x78
   54d6c:	strh	r1, [sp, #120]	; 0x78
   54d70:	mov	r1, #0
   54d74:	str	r1, [sp, #128]	; 0x80
   54d78:	str	r1, [sp, #132]	; 0x84
   54d7c:	str	r0, [sp, #124]	; 0x7c
   54d80:	mov	r1, r7
   54d84:	ldr	r0, [r4, #472]	; 0x1d8
   54d88:	strb	r0, [r8, #48]	; 0x30
   54d8c:	mov	r0, r4
   54d90:	bl	540f0 <fputs@plt+0x42d3c>
   54d94:	ldrh	r1, [r7, #6]
   54d98:	ldr	r0, [r8, #24]
   54d9c:	ldr	r7, [sp, #104]	; 0x68
   54da0:	cmp	r6, #0
   54da4:	strh	r1, [r0, #38]	; 0x26
   54da8:	beq	54dec <fputs@plt+0x43a38>
   54dac:	ldr	r0, [r7, #32]
   54db0:	ldr	r2, [r7, #24]
   54db4:	sub	r1, r0, #1
   54db8:	str	r1, [r2, #96]	; 0x60
   54dbc:	ldr	r2, [r7]
   54dc0:	ldrb	r2, [r2, #69]	; 0x45
   54dc4:	cmp	r2, #0
   54dc8:	movw	r2, #35320	; 0x89f8
   54dcc:	movt	r2, #10
   54dd0:	bne	54de8 <fputs@plt+0x43a34>
   54dd4:	ldr	r2, [r7, #4]
   54dd8:	cmp	r6, #0
   54ddc:	movge	r1, r6
   54de0:	add	r1, r1, r1, lsl #2
   54de4:	add	r2, r2, r1, lsl #2
   54de8:	str	r0, [r2, #8]
   54dec:	ldr	r2, [r8, #36]	; 0x24
   54df0:	mov	r8, #0
   54df4:	mov	r0, r7
   54df8:	mov	r1, #15
   54dfc:	mov	r3, #0
   54e00:	str	r8, [sp]
   54e04:	bl	4a1bc <fputs@plt+0x38e08>
   54e08:	ldr	r2, [sp, #88]	; 0x58
   54e0c:	ldr	r6, [sp, #100]	; 0x64
   54e10:	cmn	r2, #1
   54e14:	ldrle	r1, [r7, #32]
   54e18:	suble	r2, r1, #1
   54e1c:	ldr	r1, [r7]
   54e20:	ldrb	r1, [r1, #69]	; 0x45
   54e24:	cmp	r1, #0
   54e28:	movw	r1, #35320	; 0x89f8
   54e2c:	movt	r1, #10
   54e30:	bne	54e44 <fputs@plt+0x43a90>
   54e34:	ldr	r1, [sp, #104]	; 0x68
   54e38:	add	r2, r2, r2, lsl #2
   54e3c:	ldr	r1, [r1, #4]
   54e40:	add	r1, r1, r2, lsl #2
   54e44:	str	r0, [r1, #4]
   54e48:	ldr	r0, [sp, #116]	; 0x74
   54e4c:	str	r8, [r4, #60]	; 0x3c
   54e50:	strb	r8, [r4, #19]
   54e54:	ldrb	r0, [r0, #69]	; 0x45
   54e58:	cmp	r0, #0
   54e5c:	bne	54ffc <fputs@plt+0x43c48>
   54e60:	mov	r0, sl
   54e64:	sub	r1, fp, #80	; 0x50
   54e68:	str	r8, [fp, #-80]	; 0xffffffb0
   54e6c:	bl	6b098 <fputs@plt+0x59ce4>
   54e70:	ldr	r0, [fp, #-80]	; 0xffffffb0
   54e74:	ldr	r1, [r4, #464]	; 0x1d0
   54e78:	ldr	r7, [sp, #104]	; 0x68
   54e7c:	sub	r0, r1, r0
   54e80:	str	r0, [r4, #464]	; 0x1d0
   54e84:	ldr	r0, [r6]
   54e88:	add	r9, r9, #1
   54e8c:	add	r5, r5, #72	; 0x48
   54e90:	cmp	r9, r0
   54e94:	blt	54c58 <fputs@plt+0x438a4>
   54e98:	b	54ef8 <fputs@plt+0x43b44>
   54e9c:	ldr	r0, [r9, #56]	; 0x38
   54ea0:	cmp	r0, #0
   54ea4:	beq	550a0 <fputs@plt+0x43cec>
   54ea8:	ldrb	r0, [sl, #4]
   54eac:	sub	r0, r0, #116	; 0x74
   54eb0:	uxtb	r1, r0
   54eb4:	cmp	r1, #2
   54eb8:	bhi	5511c <fputs@plt+0x43d68>
   54ebc:	movw	r1, #63368	; 0xf788
   54ec0:	sxtb	r0, r0
   54ec4:	movt	r1, #8
   54ec8:	ldr	r2, [r1, r0, lsl #2]
   54ecc:	b	55124 <fputs@plt+0x43d70>
   54ed0:	movw	r2, #6568	; 0x19a8
   54ed4:	movt	r2, #9
   54ed8:	ldr	r6, [sp, #112]	; 0x70
   54edc:	ldr	r7, [sp, #108]	; 0x6c
   54ee0:	movw	r1, #8178	; 0x1ff2
   54ee4:	movt	r1, #9
   54ee8:	b	55134 <fputs@plt+0x43d80>
   54eec:	ldr	r7, [sp, #104]	; 0x68
   54ef0:	add	r0, sl, #32
   54ef4:	str	r0, [sp, #84]	; 0x54
   54ef8:	ldr	r0, [sl, #32]
   54efc:	ldr	r5, [sl, #8]
   54f00:	ldr	r1, [sl, #36]	; 0x24
   54f04:	ldr	r6, [sl]
   54f08:	str	r0, [sp, #76]	; 0x4c
   54f0c:	ldr	r0, [sl, #40]	; 0x28
   54f10:	str	r0, [sp, #80]	; 0x50
   54f14:	and	r0, r5, #1
   54f18:	strb	r0, [fp, #-92]	; 0xffffffa4
   54f1c:	and	r0, r5, #9
   54f20:	cmp	r0, #1
   54f24:	bne	54f68 <fputs@plt+0x43bb4>
   54f28:	ldr	r8, [fp, #-124]	; 0xffffff84
   54f2c:	str	r1, [sp, #92]	; 0x5c
   54f30:	mov	r1, r6
   54f34:	mvn	r2, #0
   54f38:	mov	r0, r8
   54f3c:	bl	650cc <fputs@plt+0x53d18>
   54f40:	cmp	r0, #0
   54f44:	bne	54f70 <fputs@plt+0x43bbc>
   54f48:	bic	r0, r5, #1
   54f4c:	mov	r1, r6
   54f50:	mov	r2, #0
   54f54:	str	r0, [sl, #8]
   54f58:	ldr	r0, [sp, #116]	; 0x74
   54f5c:	bl	65680 <fputs@plt+0x542cc>
   54f60:	mov	r1, r0
   54f64:	str	r0, [sl, #36]	; 0x24
   54f68:	ldr	r8, [fp, #-124]	; 0xffffff84
   54f6c:	str	r1, [sp, #92]	; 0x5c
   54f70:	cmp	r8, #0
   54f74:	beq	55004 <fputs@plt+0x43c50>
   54f78:	ldr	r3, [r6]
   54f7c:	mov	r0, r4
   54f80:	mov	r1, r8
   54f84:	mov	r2, #0
   54f88:	mov	r5, #0
   54f8c:	bl	6cbe8 <fputs@plt+0x5b834>
   54f90:	ldr	r2, [r4, #72]	; 0x48
   54f94:	mov	r9, r0
   54f98:	add	r0, r2, #1
   54f9c:	str	r0, [r4, #72]	; 0x48
   54fa0:	str	r2, [fp, #-116]	; 0xffffff8c
   54fa4:	ldr	r1, [fp, #-124]	; 0xffffff84
   54fa8:	ldr	r0, [r6]
   54fac:	ldr	r1, [r1]
   54fb0:	str	r5, [sp]
   54fb4:	add	r0, r1, r0
   54fb8:	mov	r1, #57	; 0x39
   54fbc:	add	r3, r0, #1
   54fc0:	mov	r0, r7
   54fc4:	bl	4a1bc <fputs@plt+0x38e08>
   54fc8:	mov	r5, r0
   54fcc:	mov	r0, r7
   54fd0:	mov	r2, r9
   54fd4:	mvn	r3, #5
   54fd8:	mov	r1, r5
   54fdc:	bl	1d530 <fputs@plt+0xc17c>
   54fe0:	b	55008 <fputs@plt+0x43c54>
   54fe4:	ldr	r3, [r1]
   54fe8:	movw	r1, #8025	; 0x1f59
   54fec:	mov	r0, r4
   54ff0:	str	r5, [sp]
   54ff4:	movt	r1, #9
   54ff8:	bl	1d2fc <fputs@plt+0xbf48>
   54ffc:	ldr	r9, [sp, #112]	; 0x70
   55000:	b	54208 <fputs@plt+0x42e54>
   55004:	mvn	r5, #0
   55008:	ldr	r7, [sp, #108]	; 0x6c
   5500c:	str	r5, [fp, #-104]	; 0xffffff98
   55010:	ldr	r9, [sp, #112]	; 0x70
   55014:	ldrb	r0, [r7]
   55018:	cmp	r0, #12
   5501c:	bne	5503c <fputs@plt+0x43c88>
   55020:	mov	r0, #0
   55024:	ldr	r3, [r6]
   55028:	ldr	r2, [r7, #4]
   5502c:	mov	r1, #57	; 0x39
   55030:	str	r0, [sp]
   55034:	ldr	r0, [sp, #104]	; 0x68
   55038:	bl	4a1bc <fputs@plt+0x38e08>
   5503c:	ldr	r0, [sp, #104]	; 0x68
   55040:	bl	62b34 <fputs@plt+0x51780>
   55044:	mov	r2, r0
   55048:	mov	r0, #320	; 0x140
   5504c:	mov	r1, sl
   55050:	strh	r0, [sl, #6]
   55054:	mov	r0, r4
   55058:	str	r2, [sp, #72]	; 0x48
   5505c:	bl	6cc84 <fputs@plt+0x5b8d0>
   55060:	ldr	r0, [sl, #12]
   55064:	ldr	r3, [sp, #92]	; 0x5c
   55068:	add	r5, sp, #152	; 0x98
   5506c:	cmp	r0, #0
   55070:	bne	551ac <fputs@plt+0x43df8>
   55074:	ldr	r0, [fp, #-104]	; 0xffffff98
   55078:	cmp	r0, #0
   5507c:	blt	551ac <fputs@plt+0x43df8>
   55080:	ldr	r1, [sp, #104]	; 0x68
   55084:	ldr	r1, [r1]
   55088:	ldrb	r1, [r1, #69]	; 0x45
   5508c:	cmp	r1, #0
   55090:	beq	55188 <fputs@plt+0x43dd4>
   55094:	movw	r0, #35320	; 0x89f8
   55098:	movt	r0, #10
   5509c:	b	55198 <fputs@plt+0x43de4>
   550a0:	mov	r0, r4
   550a4:	bl	60898 <fputs@plt+0x4f4e4>
   550a8:	ldrb	r2, [sp, #120]	; 0x78
   550ac:	str	r0, [sp, #116]	; 0x74
   550b0:	cmp	r2, #12
   550b4:	bne	550dc <fputs@plt+0x43d28>
   550b8:	ldr	r1, [sl]
   550bc:	ldr	r2, [sp, #124]	; 0x7c
   550c0:	ldr	r3, [r1]
   550c4:	mov	r1, #0
   550c8:	str	r1, [sp]
   550cc:	mov	r1, #57	; 0x39
   550d0:	bl	4a1bc <fputs@plt+0x38e08>
   550d4:	mov	r2, #14
   550d8:	strb	r2, [sp, #120]	; 0x78
   550dc:	ldr	r1, [sl, #8]
   550e0:	tst	r1, #512	; 0x200
   550e4:	bne	55168 <fputs@plt+0x43db4>
   550e8:	tst	r1, #8192	; 0x2000
   550ec:	str	r8, [sp, #104]	; 0x68
   550f0:	bne	557e0 <fputs@plt+0x4442c>
   550f4:	ldr	r1, [sl, #44]	; 0x2c
   550f8:	cmp	r1, #0
   550fc:	beq	55a24 <fputs@plt+0x44670>
   55100:	ldr	r2, [sp, #108]	; 0x6c
   55104:	mov	r0, r4
   55108:	mov	r1, sl
   5510c:	bl	735a8 <fputs@plt+0x621f4>
   55110:	ldr	r6, [sp, #112]	; 0x70
   55114:	mov	r5, r0
   55118:	b	55160 <fputs@plt+0x43dac>
   5511c:	movw	r2, #6568	; 0x19a8
   55120:	movt	r2, #9
   55124:	ldr	r6, [sp, #112]	; 0x70
   55128:	ldr	r7, [sp, #108]	; 0x6c
   5512c:	movw	r1, #8226	; 0x2022
   55130:	movt	r1, #9
   55134:	mov	r0, r4
   55138:	bl	1d2fc <fputs@plt+0xbf48>
   5513c:	mov	r5, #1
   55140:	mov	r1, #0
   55144:	ldr	r0, [sp, #128]	; 0x80
   55148:	ldr	r2, [sp, #132]	; 0x84
   5514c:	str	r0, [r7, #8]
   55150:	str	r2, [r7, #12]
   55154:	mov	r0, r8
   55158:	mov	r2, #1
   5515c:	bl	48128 <fputs@plt+0x36d74>
   55160:	str	r6, [r4, #468]	; 0x1d4
   55164:	b	5422c <fputs@plt+0x42e78>
   55168:	add	r2, sp, #120	; 0x78
   5516c:	mov	r0, r4
   55170:	mov	r1, sl
   55174:	bl	730d4 <fputs@plt+0x61d20>
   55178:	ldr	r6, [sp, #112]	; 0x70
   5517c:	ldr	r7, [sp, #108]	; 0x6c
   55180:	mov	r5, r0
   55184:	b	55140 <fputs@plt+0x43d8c>
   55188:	ldr	r1, [sp, #104]	; 0x68
   5518c:	add	r0, r0, r0, lsl #2
   55190:	ldr	r1, [r1, #4]
   55194:	add	r0, r1, r0, lsl #2
   55198:	mov	r1, #58	; 0x3a
   5519c:	strb	r1, [r0]
   551a0:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   551a4:	orr	r0, r0, #1
   551a8:	strb	r0, [fp, #-96]	; 0xffffffa0
   551ac:	ldrb	r1, [sl, #8]
   551b0:	mov	r0, #0
   551b4:	str	r6, [sp, #88]	; 0x58
   551b8:	tst	r1, #1
   551bc:	beq	55264 <fputs@plt+0x43eb0>
   551c0:	ldr	r5, [r4, #72]	; 0x48
   551c4:	mov	r2, #0
   551c8:	mov	r3, #0
   551cc:	mov	r8, #0
   551d0:	add	r0, r5, #1
   551d4:	str	r0, [r4, #72]	; 0x48
   551d8:	str	r5, [fp, #-88]	; 0xffffffa8
   551dc:	mov	r0, r4
   551e0:	ldr	r1, [sl]
   551e4:	bl	6cbe8 <fputs@plt+0x5b834>
   551e8:	ldr	r6, [sp, #104]	; 0x68
   551ec:	mov	r9, r0
   551f0:	mov	r1, #57	; 0x39
   551f4:	mov	r2, r5
   551f8:	mov	r3, #0
   551fc:	str	r8, [sp]
   55200:	mov	r0, r6
   55204:	bl	4a1bc <fputs@plt+0x38e08>
   55208:	mov	r5, r0
   5520c:	mov	r0, r6
   55210:	mov	r2, r9
   55214:	mvn	r3, #5
   55218:	mov	r1, r5
   5521c:	bl	1d530 <fputs@plt+0xc17c>
   55220:	str	r5, [fp, #-84]	; 0xffffffac
   55224:	ldr	r0, [r6]
   55228:	ldrb	r1, [r0, #69]	; 0x45
   5522c:	mov	r0, #3
   55230:	cmp	r1, #0
   55234:	bne	55250 <fputs@plt+0x43e9c>
   55238:	ldr	r2, [r6, #32]
   5523c:	ldr	r1, [r6, #4]
   55240:	add	r2, r2, r2, lsl #2
   55244:	add	r1, r1, r2, lsl #2
   55248:	mov	r2, #8
   5524c:	strb	r2, [r1, #-17]	; 0xffffffef
   55250:	ldr	r9, [sp, #112]	; 0x70
   55254:	ldr	r7, [sp, #108]	; 0x6c
   55258:	ldr	r6, [sp, #88]	; 0x58
   5525c:	ldr	r3, [sp, #92]	; 0x5c
   55260:	add	r5, sp, #152	; 0x98
   55264:	strb	r0, [fp, #-91]	; 0xffffffa5
   55268:	ldr	r0, [sp, #96]	; 0x60
   5526c:	cmp	r0, #0
   55270:	cmpeq	r3, #0
   55274:	beq	552f8 <fputs@plt+0x43f44>
   55278:	cmp	r3, #0
   5527c:	beq	553d8 <fputs@plt+0x44024>
   55280:	ldr	r1, [sl]
   55284:	ldr	r6, [sp, #116]	; 0x74
   55288:	ldr	r7, [sp, #100]	; 0x64
   5528c:	ldr	r0, [r1]
   55290:	cmp	r0, #1
   55294:	blt	552b8 <fputs@plt+0x43f04>
   55298:	ldr	r1, [r1, #4]
   5529c:	add	r0, r0, #1
   552a0:	mov	r2, #0
   552a4:	add	r1, r1, #18
   552a8:	sub	r0, r0, #1
   552ac:	strh	r2, [r1], #20
   552b0:	cmp	r0, #1
   552b4:	bgt	552a8 <fputs@plt+0x43ef4>
   552b8:	ldr	r0, [r3]
   552bc:	cmp	r0, #1
   552c0:	blt	552e4 <fputs@plt+0x43f30>
   552c4:	ldr	r1, [r3, #4]
   552c8:	add	r0, r0, #1
   552cc:	mov	r2, #0
   552d0:	add	r1, r1, #18
   552d4:	sub	r0, r0, #1
   552d8:	strh	r2, [r1], #20
   552dc:	cmp	r0, #1
   552e0:	bgt	552d4 <fputs@plt+0x43f20>
   552e4:	ldrsh	r1, [sl, #6]
   552e8:	mov	r0, #66	; 0x42
   552ec:	cmp	r1, #67	; 0x43
   552f0:	strhge	r0, [sl, #6]
   552f4:	b	553e8 <fputs@plt+0x44034>
   552f8:	ldr	r1, [sl, #8]
   552fc:	ldrb	r5, [fp, #-92]	; 0xffffffa4
   55300:	ldr	r0, [sl]
   55304:	ldrsh	r2, [sl, #6]
   55308:	ldr	r3, [fp, #-124]	; 0xffffff84
   5530c:	and	r1, r1, #16384	; 0x4000
   55310:	cmp	r5, #0
   55314:	orrne	r1, r1, #1024	; 0x400
   55318:	stm	sp, {r0, r1, r2}
   5531c:	mov	r0, r4
   55320:	ldr	r1, [sp, #100]	; 0x64
   55324:	ldr	r2, [sp, #76]	; 0x4c
   55328:	bl	6ce50 <fputs@plt+0x5ba9c>
   5532c:	cmp	r0, #0
   55330:	sub	r3, fp, #124	; 0x7c
   55334:	beq	54208 <fputs@plt+0x42e54>
   55338:	mov	r5, r0
   5533c:	ldrsh	r0, [r0, #32]
   55340:	ldrsh	r1, [sl, #6]
   55344:	cmp	r0, r1
   55348:	strhlt	r0, [sl, #6]
   5534c:	ldrb	r0, [fp, #-92]	; 0xffffffa4
   55350:	cmp	r0, #0
   55354:	ldrbne	r0, [r5, #42]	; 0x2a
   55358:	cmpne	r0, #0
   5535c:	strbne	r0, [fp, #-91]	; 0xffffffa5
   55360:	ldr	r0, [fp, #-124]	; 0xffffff84
   55364:	cmp	r0, #0
   55368:	beq	55388 <fputs@plt+0x43fd4>
   5536c:	ldrsb	r1, [r5, #38]	; 0x26
   55370:	str	r1, [fp, #-120]	; 0xffffff88
   55374:	ldr	r0, [r0]
   55378:	cmp	r0, r1
   5537c:	bne	553a0 <fputs@plt+0x43fec>
   55380:	mov	r0, #0
   55384:	str	r0, [fp, #-124]	; 0xffffff84
   55388:	ldr	r1, [fp, #-104]	; 0xffffff98
   5538c:	cmp	r1, #0
   55390:	blt	553a0 <fputs@plt+0x43fec>
   55394:	ldr	r0, [sp, #104]	; 0x68
   55398:	bl	609cc <fputs@plt+0x4f618>
   5539c:	sub	r3, fp, #124	; 0x7c
   553a0:	ldrd	r0, [r5, #48]	; 0x30
   553a4:	sub	r2, fp, #92	; 0x5c
   553a8:	str	r3, [sp]
   553ac:	mvn	r3, #0
   553b0:	stmib	sp, {r2, r7}
   553b4:	mov	r2, r6
   553b8:	str	r0, [sp, #12]
   553bc:	str	r1, [sp, #16]
   553c0:	mov	r0, r4
   553c4:	mov	r1, sl
   553c8:	bl	70d34 <fputs@plt+0x5f980>
   553cc:	mov	r0, r5
   553d0:	bl	71a70 <fputs@plt+0x606bc>
   553d4:	b	566b4 <fputs@plt+0x45300>
   553d8:	ldr	r6, [sp, #116]	; 0x74
   553dc:	ldr	r7, [sp, #100]	; 0x64
   553e0:	mov	r0, #0
   553e4:	strh	r0, [sl, #6]
   553e8:	ldr	r1, [fp, #-124]	; 0xffffff84
   553ec:	mov	r0, r3
   553f0:	mvn	r2, #0
   553f4:	bl	650cc <fputs@plt+0x53d18>
   553f8:	str	r0, [sp, #64]	; 0x40
   553fc:	ldr	r0, [sp, #104]	; 0x68
   55400:	bl	62b34 <fputs@plt+0x51780>
   55404:	str	r0, [sp, #68]	; 0x44
   55408:	add	r0, sp, #120	; 0x78
   5540c:	vmov.i32	q8, #0	; 0x00000000
   55410:	ldr	r2, [sp, #92]	; 0x5c
   55414:	add	r0, r0, #8
   55418:	vst1.64	{d16-d17}, [r0]
   5541c:	mov	r0, #0
   55420:	str	r0, [sp, #148]	; 0x94
   55424:	str	r0, [sp, #144]	; 0x90
   55428:	str	r4, [sp, #120]	; 0x78
   5542c:	str	r7, [sp, #124]	; 0x7c
   55430:	str	r5, [sp, #132]	; 0x84
   55434:	add	r5, sp, #120	; 0x78
   55438:	ldr	r1, [r4, #76]	; 0x4c
   5543c:	cmp	r2, #0
   55440:	add	r1, r1, #1
   55444:	str	r1, [sp, #168]	; 0xa8
   55448:	ldr	r1, [sp, #88]	; 0x58
   5544c:	ldrne	r0, [r2]
   55450:	str	r2, [sp, #176]	; 0xb0
   55454:	str	r0, [sp, #164]	; 0xa4
   55458:	mov	r0, r5
   5545c:	bl	72220 <fputs@plt+0x60e6c>
   55460:	ldr	r1, [fp, #-124]	; 0xffffff84
   55464:	mov	r0, r5
   55468:	bl	72220 <fputs@plt+0x60e6c>
   5546c:	ldr	r0, [sp, #80]	; 0x50
   55470:	cmp	r0, #0
   55474:	beq	554bc <fputs@plt+0x44108>
   55478:	sub	r0, fp, #80	; 0x50
   5547c:	vmov.i32	q8, #0	; 0x00000000
   55480:	mov	r1, #20
   55484:	mov	r2, r0
   55488:	vst1.64	{d16-d17}, [r2], r1
   5548c:	mov	r1, #0
   55490:	str	r1, [r2]
   55494:	str	r1, [fp, #-64]	; 0xffffffc0
   55498:	movw	r1, #48728	; 0xbe58
   5549c:	str	r5, [fp, #-56]	; 0xffffffc8
   554a0:	movt	r1, #7
   554a4:	str	r1, [fp, #-76]	; 0xffffffb4
   554a8:	movw	r1, #49460	; 0xc134
   554ac:	movt	r1, #7
   554b0:	str	r1, [fp, #-72]	; 0xffffffb8
   554b4:	ldr	r1, [sp, #80]	; 0x50
   554b8:	bl	64de0 <fputs@plt+0x53a2c>
   554bc:	ldr	r0, [sp, #196]	; 0xc4
   554c0:	ldr	r1, [sp, #184]	; 0xb8
   554c4:	cmp	r0, #1
   554c8:	str	r1, [sp, #188]	; 0xbc
   554cc:	blt	55514 <fputs@plt+0x44160>
   554d0:	ldrh	r1, [sp, #148]	; 0x94
   554d4:	mov	r5, #0
   554d8:	add	r8, sp, #120	; 0x78
   554dc:	orr	r0, r1, #8
   554e0:	strh	r0, [sp, #148]	; 0x94
   554e4:	ldr	r0, [sp, #192]	; 0xc0
   554e8:	ldr	r0, [r0, r5, lsl #4]
   554ec:	ldr	r1, [r0, #20]
   554f0:	mov	r0, r8
   554f4:	bl	72220 <fputs@plt+0x60e6c>
   554f8:	ldrh	r0, [sp, #148]	; 0x94
   554fc:	add	r5, r5, #1
   55500:	bic	r1, r0, #8
   55504:	ldr	r0, [sp, #196]	; 0xc4
   55508:	strh	r1, [sp, #148]	; 0x94
   5550c:	cmp	r5, r0
   55510:	blt	554dc <fputs@plt+0x44128>
   55514:	ldr	r1, [r4, #76]	; 0x4c
   55518:	str	r1, [sp, #172]	; 0xac
   5551c:	ldrb	r1, [r6, #69]	; 0x45
   55520:	cmp	r1, #0
   55524:	bne	54208 <fputs@plt+0x42e54>
   55528:	ldr	r7, [sp, #92]	; 0x5c
   5552c:	cmp	r7, #0
   55530:	beq	55700 <fputs@plt+0x4434c>
   55534:	ldr	r0, [r4, #72]	; 0x48
   55538:	mov	r2, #0
   5553c:	mov	r6, #0
   55540:	add	r1, r0, #1
   55544:	str	r1, [r4, #72]	; 0x48
   55548:	str	r0, [sp, #156]	; 0x9c
   5554c:	mov	r0, r4
   55550:	mov	r1, r7
   55554:	ldr	r3, [sp, #184]	; 0xb8
   55558:	bl	6cbe8 <fputs@plt+0x5b834>
   5555c:	str	r6, [sp]
   55560:	ldr	r6, [sp, #104]	; 0x68
   55564:	ldr	r2, [sp, #156]	; 0x9c
   55568:	ldr	r3, [sp, #164]	; 0xa4
   5556c:	mov	r5, r0
   55570:	mov	r1, #58	; 0x3a
   55574:	mov	r0, r6
   55578:	bl	4a1bc <fputs@plt+0x38e08>
   5557c:	mov	r1, r0
   55580:	mov	r0, r6
   55584:	mov	r2, r5
   55588:	mvn	r3, #5
   5558c:	str	r5, [sp, #32]
   55590:	str	r1, [sp, #24]
   55594:	bl	1d530 <fputs@plt+0xc17c>
   55598:	ldr	r8, [r4, #76]	; 0x4c
   5559c:	add	r0, r8, #3
   555a0:	str	r0, [sp, #56]	; 0x38
   555a4:	str	r0, [r4, #76]	; 0x4c
   555a8:	mov	r0, r6
   555ac:	bl	62b34 <fputs@plt+0x51780>
   555b0:	str	r0, [sp, #52]	; 0x34
   555b4:	ldr	r0, [r4, #76]	; 0x4c
   555b8:	add	r0, r0, #1
   555bc:	str	r0, [sp, #84]	; 0x54
   555c0:	str	r0, [r4, #76]	; 0x4c
   555c4:	mov	r0, r6
   555c8:	bl	62b34 <fputs@plt+0x51780>
   555cc:	str	r0, [sp, #60]	; 0x3c
   555d0:	ldr	r5, [r4, #76]	; 0x4c
   555d4:	ldr	r0, [r7]
   555d8:	add	r3, r8, #2
   555dc:	mov	r2, #0
   555e0:	str	r3, [sp, #44]	; 0x2c
   555e4:	add	r1, r0, r5
   555e8:	add	r0, r1, r0
   555ec:	str	r1, [sp, #40]	; 0x28
   555f0:	mov	r1, #22
   555f4:	str	r0, [r4, #76]	; 0x4c
   555f8:	mov	r0, #0
   555fc:	str	r0, [sp]
   55600:	mov	r0, r6
   55604:	bl	4a1bc <fputs@plt+0x38e08>
   55608:	mov	r0, #0
   5560c:	add	r3, r8, #1
   55610:	mov	r1, #22
   55614:	mov	r2, #0
   55618:	str	r0, [sp]
   5561c:	mov	r0, r6
   55620:	str	r3, [sp, #48]	; 0x30
   55624:	bl	4a1bc <fputs@plt+0x38e08>
   55628:	ldr	r0, [r7]
   5562c:	add	r3, r5, #1
   55630:	mov	r1, #25
   55634:	mov	r2, #0
   55638:	str	r3, [sp, #28]
   5563c:	add	r0, r0, r5
   55640:	str	r0, [sp]
   55644:	mov	r0, r6
   55648:	bl	4a1bc <fputs@plt+0x38e08>
   5564c:	ldr	r2, [sp, #84]	; 0x54
   55650:	ldr	r3, [sp, #60]	; 0x3c
   55654:	mov	r0, #0
   55658:	mov	r1, #14
   5565c:	str	r0, [sp]
   55660:	mov	r0, r6
   55664:	bl	4a1bc <fputs@plt+0x38e08>
   55668:	ldr	r1, [sp, #64]	; 0x40
   5566c:	ldr	r2, [sp, #76]	; 0x4c
   55670:	mov	r0, #256	; 0x100
   55674:	mov	r3, r7
   55678:	mov	r6, #0
   5567c:	cmp	r1, #0
   55680:	mov	r1, #0
   55684:	str	r1, [sp]
   55688:	str	r1, [sp, #8]
   5568c:	ldr	r1, [sp, #100]	; 0x64
   55690:	movweq	r0, #2304	; 0x900
   55694:	str	r0, [sp, #4]
   55698:	mov	r0, r4
   5569c:	bl	6ce50 <fputs@plt+0x5ba9c>
   556a0:	cmp	r0, #0
   556a4:	str	r0, [sp, #36]	; 0x24
   556a8:	beq	54208 <fputs@plt+0x42e54>
   556ac:	ldr	r0, [sp, #36]	; 0x24
   556b0:	ldr	r1, [sp, #92]	; 0x5c
   556b4:	ldrsb	r0, [r0, #38]	; 0x26
   556b8:	ldr	r1, [r1]
   556bc:	cmp	r1, r0
   556c0:	mov	r0, #0
   556c4:	str	r0, [sp, #96]	; 0x60
   556c8:	mov	r0, #0
   556cc:	str	r0, [sp, #76]	; 0x4c
   556d0:	beq	56198 <fputs@plt+0x44de4>
   556d4:	ldrb	r0, [fp, #-92]	; 0xffffffa4
   556d8:	cmp	r0, #0
   556dc:	beq	55a48 <fputs@plt+0x44694>
   556e0:	ldrb	r0, [sl, #8]
   556e4:	movw	r2, #8065	; 0x1f81
   556e8:	movw	r1, #8074	; 0x1f8a
   556ec:	movt	r2, #9
   556f0:	movt	r1, #9
   556f4:	tst	r0, #1
   556f8:	moveq	r1, r2
   556fc:	b	55a50 <fputs@plt+0x4469c>
   55700:	ldr	r1, [sp, #84]	; 0x54
   55704:	ldr	r1, [r1]
   55708:	cmp	r1, #0
   5570c:	bne	55738 <fputs@plt+0x44384>
   55710:	ldr	r1, [sl]
   55714:	ldr	r2, [r1]
   55718:	cmp	r2, #1
   5571c:	bne	55738 <fputs@plt+0x44384>
   55720:	ldr	r2, [sl, #28]
   55724:	ldr	r3, [r2]
   55728:	cmp	r3, #1
   5572c:	ldreq	r3, [r2, #28]
   55730:	cmpeq	r3, #0
   55734:	beq	56f4c <fputs@plt+0x45b98>
   55738:	mov	r7, #0
   5573c:	cmp	r0, #1
   55740:	bne	5592c <fputs@plt+0x44578>
   55744:	ldr	r0, [sl, #40]	; 0x28
   55748:	mov	r8, #0
   5574c:	mov	r9, #0
   55750:	cmp	r0, #0
   55754:	bne	55934 <fputs@plt+0x44580>
   55758:	ldr	r0, [sp, #192]	; 0xc0
   5575c:	ldr	r0, [r0]
   55760:	ldr	r5, [r0, #20]
   55764:	cmp	r5, #0
   55768:	beq	5592c <fputs@plt+0x44578>
   5576c:	ldr	r1, [r5]
   55770:	mov	r8, #0
   55774:	mov	r9, #0
   55778:	cmp	r1, #1
   5577c:	bne	55934 <fputs@plt+0x44580>
   55780:	ldr	r1, [r5, #4]
   55784:	mov	r8, #0
   55788:	mov	r9, #0
   5578c:	ldr	r1, [r1]
   55790:	ldrb	r1, [r1]
   55794:	cmp	r1, #154	; 0x9a
   55798:	bne	55934 <fputs@plt+0x44580>
   5579c:	ldr	r9, [r0, #8]
   557a0:	movw	r1, #8853	; 0x2295
   557a4:	movt	r1, #9
   557a8:	mov	r0, r9
   557ac:	bl	15fac <fputs@plt+0x4bf8>
   557b0:	cmp	r0, #0
   557b4:	beq	56fe0 <fputs@plt+0x45c2c>
   557b8:	movw	r1, #8857	; 0x2299
   557bc:	mov	r0, r9
   557c0:	movt	r1, #9
   557c4:	bl	15fac <fputs@plt+0x4bf8>
   557c8:	mov	r8, #0
   557cc:	cmp	r0, #0
   557d0:	mov	r9, #0
   557d4:	bne	55934 <fputs@plt+0x44580>
   557d8:	mov	r8, #2
   557dc:	b	56fe4 <fputs@plt+0x45c30>
   557e0:	add	r2, sp, #120	; 0x78
   557e4:	mov	r0, r4
   557e8:	mov	r1, sl
   557ec:	bl	73144 <fputs@plt+0x61d90>
   557f0:	mov	r0, #0
   557f4:	mov	r5, #0
   557f8:	str	r0, [sp, #96]	; 0x60
   557fc:	mov	r0, #0
   55800:	str	r0, [sp, #100]	; 0x64
   55804:	mov	r0, #0
   55808:	str	r0, [sp, #92]	; 0x5c
   5580c:	ldrb	r1, [sl, #4]
   55810:	ldr	r2, [sp, #100]	; 0x64
   55814:	ldr	r3, [sp, #96]	; 0x60
   55818:	subs	r0, r1, #116	; 0x74
   5581c:	movwne	r0, #1
   55820:	str	r0, [sp]
   55824:	mov	r0, r4
   55828:	bl	73fe4 <fputs@plt+0x62c30>
   5582c:	ldrb	r0, [sl, #8]
   55830:	tst	r0, #16
   55834:	beq	55c58 <fputs@plt+0x448a4>
   55838:	ldr	r0, [sl]
   5583c:	mov	r2, #1
   55840:	ldr	r1, [r0]
   55844:	ldr	r0, [sp, #104]	; 0x68
   55848:	mov	r6, r1
   5584c:	bl	60d14 <fputs@plt+0x4f960>
   55850:	cmp	r0, #0
   55854:	beq	55c54 <fputs@plt+0x448a0>
   55858:	mov	r8, r0
   5585c:	cmp	r6, #1
   55860:	blt	5589c <fputs@plt+0x444e8>
   55864:	add	r9, r8, #20
   55868:	mov	r7, #0
   5586c:	mov	r0, r4
   55870:	mov	r1, sl
   55874:	mov	r2, r7
   55878:	bl	7409c <fputs@plt+0x62ce8>
   5587c:	cmp	r0, #0
   55880:	str	r0, [r9, r7, lsl #2]
   55884:	ldreq	r0, [sp, #104]	; 0x68
   55888:	ldreq	r0, [r0, #8]
   5588c:	streq	r0, [r9, r7, lsl #2]
   55890:	add	r7, r7, #1
   55894:	cmp	r6, r7
   55898:	bne	5586c <fputs@plt+0x444b8>
   5589c:	add	r7, sl, #20
   558a0:	mov	r9, #0
   558a4:	ldr	r1, [r7, r9, lsl #2]
   558a8:	cmp	r1, #0
   558ac:	blt	55904 <fputs@plt+0x44550>
   558b0:	ldr	r0, [sp, #116]	; 0x74
   558b4:	ldr	r2, [r0]
   558b8:	ldrb	r2, [r2, #69]	; 0x45
   558bc:	cmp	r2, #0
   558c0:	movw	r2, #35320	; 0x89f8
   558c4:	ldreq	r3, [r0, #4]
   558c8:	movt	r2, #10
   558cc:	addeq	r2, r1, r1, lsl #2
   558d0:	addeq	r2, r3, r2, lsl #2
   558d4:	mvn	r3, #5
   558d8:	str	r6, [r2, #8]
   558dc:	ldr	r2, [r8]
   558e0:	add	r2, r2, #1
   558e4:	str	r2, [r8]
   558e8:	mov	r2, r8
   558ec:	bl	1d530 <fputs@plt+0xc17c>
   558f0:	mvn	r0, #0
   558f4:	str	r0, [r7, r9, lsl #2]
   558f8:	add	r9, r9, #1
   558fc:	cmp	r9, #2
   55900:	bcc	558a4 <fputs@plt+0x444f0>
   55904:	ldr	sl, [sl, #48]	; 0x30
   55908:	cmp	sl, #0
   5590c:	bne	5589c <fputs@plt+0x444e8>
   55910:	ldr	r0, [r8]
   55914:	subs	r0, r0, #1
   55918:	str	r0, [r8]
   5591c:	bne	55c58 <fputs@plt+0x448a4>
   55920:	mov	r0, r8
   55924:	bl	14400 <fputs@plt+0x304c>
   55928:	b	55c58 <fputs@plt+0x448a4>
   5592c:	mov	r8, #0
   55930:	mov	r9, #0
   55934:	add	r1, sp, #152	; 0x98
   55938:	mov	r0, r4
   5593c:	bl	7291c <fputs@plt+0x61568>
   55940:	stm	sp, {r7, r8}
   55944:	mov	r0, r4
   55948:	mov	r3, r9
   5594c:	str	r7, [sp, #8]
   55950:	ldr	r1, [sp, #100]	; 0x64
   55954:	ldr	r2, [sp, #76]	; 0x4c
   55958:	bl	6ce50 <fputs@plt+0x5ba9c>
   5595c:	cmp	r0, #0
   55960:	beq	55a14 <fputs@plt+0x44660>
   55964:	mov	r5, r0
   55968:	add	r1, sp, #152	; 0x98
   5596c:	mov	r0, r4
   55970:	bl	72384 <fputs@plt+0x60fd0>
   55974:	ldrsb	r0, [r5, #38]	; 0x26
   55978:	cmp	r0, #1
   5597c:	blt	5599c <fputs@plt+0x445e8>
   55980:	mov	r0, #0
   55984:	ldr	r3, [r5, #52]	; 0x34
   55988:	mov	r1, #13
   5598c:	mov	r2, #0
   55990:	str	r0, [sp]
   55994:	ldr	r0, [sp, #104]	; 0x68
   55998:	bl	4a1bc <fputs@plt+0x38e08>
   5599c:	mov	r0, r5
   559a0:	bl	71a70 <fputs@plt+0x606bc>
   559a4:	add	r1, sp, #152	; 0x98
   559a8:	mov	r0, r4
   559ac:	bl	72894 <fputs@plt+0x614e0>
   559b0:	ldr	r6, [sp, #68]	; 0x44
   559b4:	ldr	r1, [sp, #80]	; 0x50
   559b8:	mov	r5, #0
   559bc:	mov	r0, r4
   559c0:	mov	r3, #16
   559c4:	str	r5, [fp, #-124]	; 0xffffff84
   559c8:	mov	r2, r6
   559cc:	bl	63e1c <fputs@plt+0x52a68>
   559d0:	ldr	r0, [sp, #108]	; 0x6c
   559d4:	ldr	r2, [sl]
   559d8:	mov	r1, sl
   559dc:	mvn	r3, #0
   559e0:	str	r5, [sp]
   559e4:	str	r5, [sp, #4]
   559e8:	str	r6, [sp, #12]
   559ec:	str	r6, [sp, #16]
   559f0:	str	r0, [sp, #8]
   559f4:	mov	r0, r4
   559f8:	bl	70d34 <fputs@plt+0x5f980>
   559fc:	ldr	r0, [sp, #116]	; 0x74
   55a00:	mov	r1, r9
   55a04:	bl	480a8 <fputs@plt+0x36cf4>
   55a08:	ldr	r0, [sp, #104]	; 0x68
   55a0c:	add	r9, r0, #24
   55a10:	b	5666c <fputs@plt+0x452b8>
   55a14:	ldr	r0, [sp, #116]	; 0x74
   55a18:	mov	r1, r9
   55a1c:	bl	480a8 <fputs@plt+0x36cf4>
   55a20:	b	54ffc <fputs@plt+0x43c48>
   55a24:	ldrb	r1, [sl, #4]
   55a28:	cmp	r1, #115	; 0x73
   55a2c:	cmpne	r1, #117	; 0x75
   55a30:	bne	55c6c <fputs@plt+0x448b8>
   55a34:	cmp	r2, #1
   55a38:	bne	55dd0 <fputs@plt+0x44a1c>
   55a3c:	ldr	r0, [sp, #124]	; 0x7c
   55a40:	str	r0, [sp, #88]	; 0x58
   55a44:	b	55e1c <fputs@plt+0x44a68>
   55a48:	movw	r1, #8074	; 0x1f8a
   55a4c:	movt	r1, #9
   55a50:	mov	r0, r4
   55a54:	bl	722c4 <fputs@plt+0x60f10>
   55a58:	ldr	r0, [sp, #92]	; 0x5c
   55a5c:	ldr	r6, [r0]
   55a60:	ldr	r0, [sp, #184]	; 0xb8
   55a64:	cmp	r0, #1
   55a68:	mov	r9, r6
   55a6c:	blt	55aa8 <fputs@plt+0x446f4>
   55a70:	ldr	r1, [sp, #180]	; 0xb4
   55a74:	mov	r2, #0
   55a78:	mov	r3, r6
   55a7c:	mov	r9, r6
   55a80:	add	r1, r1, #12
   55a84:	ldr	r5, [r1], #24
   55a88:	add	r2, r2, #1
   55a8c:	cmp	r5, r3
   55a90:	mov	r5, #0
   55a94:	movwge	r5, #1
   55a98:	cmp	r2, r0
   55a9c:	add	r3, r3, r5
   55aa0:	add	r9, r9, r5
   55aa4:	blt	55a84 <fputs@plt+0x446d0>
   55aa8:	ldr	r0, [r4, #60]	; 0x3c
   55aac:	cmp	r0, r9
   55ab0:	bge	55ac8 <fputs@plt+0x44714>
   55ab4:	ldr	r0, [r4, #76]	; 0x4c
   55ab8:	add	r1, r0, r9
   55abc:	add	r7, r0, #1
   55ac0:	str	r1, [r4, #76]	; 0x4c
   55ac4:	b	55adc <fputs@plt+0x44728>
   55ac8:	ldr	r7, [r4, #64]	; 0x40
   55acc:	sub	r0, r0, r9
   55ad0:	str	r0, [r4, #60]	; 0x3c
   55ad4:	add	r1, r7, r9
   55ad8:	str	r1, [r4, #64]	; 0x40
   55adc:	mov	ip, #0
   55ae0:	mov	r1, #0
   55ae4:	add	r2, r4, r1
   55ae8:	ldr	r3, [r2, #136]	; 0x88
   55aec:	cmp	r3, #0
   55af0:	beq	55b20 <fputs@plt+0x4476c>
   55af4:	ldrb	r5, [r2, #130]	; 0x82
   55af8:	cmp	r5, #0
   55afc:	beq	55b1c <fputs@plt+0x44768>
   55b00:	ldrb	r5, [r4, #19]
   55b04:	cmp	r5, #7
   55b08:	addls	r0, r5, #1
   55b0c:	strbls	r0, [r4, #19]
   55b10:	addls	r0, r4, r5, lsl #2
   55b14:	strls	r3, [r0, #28]
   55b18:	strb	ip, [r2, #130]	; 0x82
   55b1c:	str	ip, [r2, #136]	; 0x88
   55b20:	add	r1, r1, #20
   55b24:	cmp	r1, #200	; 0xc8
   55b28:	bne	55ae4 <fputs@plt+0x44730>
   55b2c:	ldr	r1, [sp, #92]	; 0x5c
   55b30:	mov	r5, #0
   55b34:	mov	r0, r4
   55b38:	mov	r2, r7
   55b3c:	mov	r3, #0
   55b40:	str	r5, [sp]
   55b44:	bl	62e00 <fputs@plt+0x51a4c>
   55b48:	ldr	r0, [sp, #184]	; 0xb8
   55b4c:	cmp	r0, #1
   55b50:	blt	55ba0 <fputs@plt+0x447ec>
   55b54:	mov	r8, #0
   55b58:	ldr	r2, [sp, #180]	; 0xb4
   55b5c:	add	r1, r2, r5
   55b60:	ldr	r1, [r1, #12]
   55b64:	cmp	r1, r6
   55b68:	blt	55b90 <fputs@plt+0x447dc>
   55b6c:	ldr	r1, [r2, r5]!
   55b70:	add	r0, r6, r7
   55b74:	ldr	r3, [r2, #4]
   55b78:	ldr	r2, [r2, #8]
   55b7c:	str	r0, [sp]
   55b80:	mov	r0, r4
   55b84:	bl	72338 <fputs@plt+0x60f84>
   55b88:	ldr	r0, [sp, #184]	; 0xb8
   55b8c:	add	r6, r6, #1
   55b90:	add	r8, r8, #1
   55b94:	add	r5, r5, #24
   55b98:	cmp	r8, r0
   55b9c:	blt	55b58 <fputs@plt+0x447a4>
   55ba0:	ldrb	r0, [r4, #19]
   55ba4:	cmp	r0, #0
   55ba8:	beq	55bc4 <fputs@plt+0x44810>
   55bac:	sub	r0, r0, #1
   55bb0:	strb	r0, [r4, #19]
   55bb4:	uxtb	r0, r0
   55bb8:	add	r0, r4, r0, lsl #2
   55bbc:	ldr	r5, [r0, #28]
   55bc0:	b	55bd0 <fputs@plt+0x4481c>
   55bc4:	ldr	r0, [r4, #76]	; 0x4c
   55bc8:	add	r5, r0, #1
   55bcc:	str	r5, [r4, #76]	; 0x4c
   55bd0:	ldr	r6, [sp, #104]	; 0x68
   55bd4:	mov	r1, #49	; 0x31
   55bd8:	mov	r2, r7
   55bdc:	mov	r3, r9
   55be0:	str	r5, [sp]
   55be4:	mov	r0, r6
   55be8:	bl	4a1bc <fputs@plt+0x38e08>
   55bec:	ldr	r2, [sp, #156]	; 0x9c
   55bf0:	mov	r8, #0
   55bf4:	mov	r0, r6
   55bf8:	mov	r1, #109	; 0x6d
   55bfc:	mov	r3, r5
   55c00:	str	r8, [sp]
   55c04:	bl	4a1bc <fputs@plt+0x38e08>
   55c08:	cmp	r5, #0
   55c0c:	beq	5604c <fputs@plt+0x44c98>
   55c10:	ldrb	r0, [r4, #19]
   55c14:	cmp	r0, #7
   55c18:	bhi	5604c <fputs@plt+0x44c98>
   55c1c:	add	r1, r4, #130	; 0x82
   55c20:	mov	r2, #0
   55c24:	ldr	r3, [r1, #6]
   55c28:	cmp	r3, r5
   55c2c:	beq	56044 <fputs@plt+0x44c90>
   55c30:	add	r2, r2, #1
   55c34:	add	r1, r1, #20
   55c38:	cmp	r2, #10
   55c3c:	bcc	55c24 <fputs@plt+0x44870>
   55c40:	add	r1, r0, #1
   55c44:	add	r0, r4, r0, lsl #2
   55c48:	strb	r1, [r4, #19]
   55c4c:	str	r5, [r0, #28]
   55c50:	b	5604c <fputs@plt+0x44c98>
   55c54:	mov	r5, #7
   55c58:	ldr	r6, [sp, #112]	; 0x70
   55c5c:	ldr	r7, [sp, #108]	; 0x6c
   55c60:	ldr	r8, [sp, #104]	; 0x68
   55c64:	ldr	r1, [sp, #92]	; 0x5c
   55c68:	b	55144 <fputs@plt+0x43d90>
   55c6c:	cmp	r1, #116	; 0x74
   55c70:	bne	56eb0 <fputs@plt+0x45afc>
   55c74:	ldr	r0, [sl, #12]
   55c78:	add	r2, sp, #120	; 0x78
   55c7c:	mov	r1, r9
   55c80:	str	r0, [r9, #12]
   55c84:	ldr	r0, [sl, #16]
   55c88:	str	r0, [r9, #16]
   55c8c:	ldr	r0, [sl, #56]	; 0x38
   55c90:	str	r0, [r9, #56]	; 0x38
   55c94:	ldr	r0, [sl, #60]	; 0x3c
   55c98:	str	r0, [r9, #60]	; 0x3c
   55c9c:	ldr	r0, [r4, #472]	; 0x1d8
   55ca0:	str	r0, [sp, #100]	; 0x64
   55ca4:	mov	r0, r4
   55ca8:	bl	540f0 <fputs@plt+0x42d3c>
   55cac:	mov	r5, r0
   55cb0:	mov	r0, #0
   55cb4:	cmp	r5, #0
   55cb8:	str	r0, [sl, #56]	; 0x38
   55cbc:	str	r0, [sl, #60]	; 0x3c
   55cc0:	bne	56f3c <fputs@plt+0x45b88>
   55cc4:	mov	r7, #0
   55cc8:	str	r7, [sl, #48]	; 0x30
   55ccc:	ldr	r2, [r9, #12]
   55cd0:	str	r2, [sl, #12]
   55cd4:	cmp	r2, #0
   55cd8:	ldr	r0, [r9, #16]
   55cdc:	str	r0, [sl, #16]
   55ce0:	beq	55d24 <fputs@plt+0x44970>
   55ce4:	mov	r0, #0
   55ce8:	mov	r1, #46	; 0x2e
   55cec:	mov	r3, #0
   55cf0:	str	r0, [sp]
   55cf4:	ldr	r0, [sp, #116]	; 0x74
   55cf8:	bl	4a1bc <fputs@plt+0x38e08>
   55cfc:	mov	r7, r0
   55d00:	ldr	r0, [sl, #16]
   55d04:	cmp	r0, #0
   55d08:	beq	55d24 <fputs@plt+0x44970>
   55d0c:	ldr	r2, [sl, #12]
   55d10:	str	r0, [sp]
   55d14:	add	r3, r0, #1
   55d18:	ldr	r0, [sp, #116]	; 0x74
   55d1c:	mov	r1, #139	; 0x8b
   55d20:	bl	4a1bc <fputs@plt+0x38e08>
   55d24:	ldr	r0, [r4, #472]	; 0x1d8
   55d28:	add	r2, sp, #120	; 0x78
   55d2c:	mov	r1, sl
   55d30:	str	r0, [sp, #96]	; 0x60
   55d34:	mov	r0, r4
   55d38:	bl	540f0 <fputs@plt+0x42d3c>
   55d3c:	mov	r5, r0
   55d40:	ldr	r0, [sl, #48]	; 0x30
   55d44:	str	r9, [sl, #48]	; 0x30
   55d48:	ldrsh	r1, [r9, #6]
   55d4c:	str	r0, [sp, #92]	; 0x5c
   55d50:	ldrsh	r0, [sl, #6]
   55d54:	bl	73f60 <fputs@plt+0x62bac>
   55d58:	strh	r0, [sl, #6]
   55d5c:	ldr	r0, [r9, #56]	; 0x38
   55d60:	cmp	r0, #0
   55d64:	beq	55d98 <fputs@plt+0x449e4>
   55d68:	sub	r1, fp, #80	; 0x50
   55d6c:	bl	65c4c <fputs@plt+0x54898>
   55d70:	cmp	r0, #0
   55d74:	beq	55d98 <fputs@plt+0x449e4>
   55d78:	ldr	r0, [fp, #-80]	; 0xffffffb0
   55d7c:	cmp	r0, #1
   55d80:	blt	55d98 <fputs@plt+0x449e4>
   55d84:	ldrsh	r8, [sl, #6]
   55d88:	asr	r1, r0, #31
   55d8c:	bl	47bb0 <fputs@plt+0x367fc>
   55d90:	cmp	r8, r0
   55d94:	strhgt	r0, [sl, #6]
   55d98:	cmp	r7, #0
   55d9c:	beq	5580c <fputs@plt+0x44458>
   55da0:	ldr	r3, [sp, #116]	; 0x74
   55da4:	ldr	r0, [r3, #32]
   55da8:	ldr	r2, [r3, #24]
   55dac:	sub	r1, r0, #1
   55db0:	str	r1, [r2, #96]	; 0x60
   55db4:	ldr	r2, [r3]
   55db8:	ldrb	r2, [r2, #69]	; 0x45
   55dbc:	cmp	r2, #0
   55dc0:	beq	57208 <fputs@plt+0x45e54>
   55dc4:	movw	r1, #35320	; 0x89f8
   55dc8:	movt	r1, #10
   55dcc:	b	57220 <fputs@plt+0x45e6c>
   55dd0:	ldr	r2, [r4, #72]	; 0x48
   55dd4:	mov	r1, #57	; 0x39
   55dd8:	mov	r3, #0
   55ddc:	add	r0, r2, #1
   55de0:	str	r2, [sp, #88]	; 0x58
   55de4:	str	r0, [r4, #72]	; 0x48
   55de8:	mov	r0, #0
   55dec:	str	r0, [sp]
   55df0:	ldr	r0, [sp, #116]	; 0x74
   55df4:	bl	4a1bc <fputs@plt+0x38e08>
   55df8:	mov	r1, sl
   55dfc:	str	r0, [sl, #20]
   55e00:	mov	r0, r1
   55e04:	ldr	r1, [r1, #52]	; 0x34
   55e08:	cmp	r1, #0
   55e0c:	bne	55e00 <fputs@plt+0x44a4c>
   55e10:	ldr	r1, [r0, #8]
   55e14:	orr	r1, r1, #16
   55e18:	str	r1, [r0, #8]
   55e1c:	ldr	r0, [sp, #88]	; 0x58
   55e20:	mov	r8, #1
   55e24:	sub	r2, fp, #80	; 0x50
   55e28:	mov	r1, r9
   55e2c:	str	r0, [fp, #-76]	; 0xffffffb4
   55e30:	mov	r0, #0
   55e34:	strh	r8, [fp, #-80]	; 0xffffffb0
   55e38:	str	r0, [fp, #-72]	; 0xffffffb8
   55e3c:	str	r0, [fp, #-68]	; 0xffffffbc
   55e40:	ldr	r0, [r4, #472]	; 0x1d8
   55e44:	str	r0, [sp, #100]	; 0x64
   55e48:	mov	r0, r4
   55e4c:	bl	540f0 <fputs@plt+0x42d3c>
   55e50:	cmp	r0, #0
   55e54:	bne	56f38 <fputs@plt+0x45b84>
   55e58:	mov	r6, #0
   55e5c:	sub	r2, fp, #80	; 0x50
   55e60:	mov	r1, sl
   55e64:	str	r6, [sl, #48]	; 0x30
   55e68:	ldr	r0, [sl, #56]	; 0x38
   55e6c:	str	r6, [sl, #56]	; 0x38
   55e70:	str	r0, [sp, #84]	; 0x54
   55e74:	ldr	r0, [sl, #60]	; 0x3c
   55e78:	str	r6, [sl, #60]	; 0x3c
   55e7c:	str	r0, [sp, #80]	; 0x50
   55e80:	ldrb	r0, [sl, #4]
   55e84:	cmp	r0, #117	; 0x75
   55e88:	movweq	r8, #2
   55e8c:	strb	r8, [fp, #-80]	; 0xffffffb0
   55e90:	ldr	r0, [r4, #472]	; 0x1d8
   55e94:	str	r0, [sp, #96]	; 0x60
   55e98:	mov	r0, r4
   55e9c:	bl	540f0 <fputs@plt+0x42d3c>
   55ea0:	mov	r5, r0
   55ea4:	ldr	r1, [sl, #44]	; 0x2c
   55ea8:	ldr	r0, [sp, #104]	; 0x68
   55eac:	bl	480a8 <fputs@plt+0x36cf4>
   55eb0:	str	r6, [sl, #44]	; 0x2c
   55eb4:	ldr	r0, [sl, #48]	; 0x30
   55eb8:	str	r9, [sl, #48]	; 0x30
   55ebc:	str	r0, [sp, #92]	; 0x5c
   55ec0:	ldrb	r0, [sl, #4]
   55ec4:	cmp	r0, #115	; 0x73
   55ec8:	bne	55edc <fputs@plt+0x44b28>
   55ecc:	ldrsh	r1, [r9, #6]
   55ed0:	ldrsh	r0, [sl, #6]
   55ed4:	bl	73f60 <fputs@plt+0x62bac>
   55ed8:	strh	r0, [sl, #6]
   55edc:	ldr	r1, [sl, #56]	; 0x38
   55ee0:	ldr	r0, [sp, #104]	; 0x68
   55ee4:	bl	48008 <fputs@plt+0x36c54>
   55ee8:	ldr	r0, [sp, #84]	; 0x54
   55eec:	str	r0, [sl, #56]	; 0x38
   55ef0:	ldr	r0, [sp, #80]	; 0x50
   55ef4:	str	r0, [sl, #60]	; 0x3c
   55ef8:	str	r6, [sl, #12]
   55efc:	str	r6, [sl, #16]
   55f00:	ldrb	r0, [sp, #120]	; 0x78
   55f04:	cmp	r0, #1
   55f08:	beq	5580c <fputs@plt+0x44458>
   55f0c:	cmp	r0, #9
   55f10:	bne	55f38 <fputs@plt+0x44b84>
   55f14:	mov	r1, sl
   55f18:	mov	r0, r1
   55f1c:	ldr	r1, [r1, #48]	; 0x30
   55f20:	cmp	r1, #0
   55f24:	bne	55f18 <fputs@plt+0x44b64>
   55f28:	ldr	r2, [r0]
   55f2c:	ldr	r1, [r0, #28]
   55f30:	mov	r0, r4
   55f34:	bl	72a34 <fputs@plt+0x61680>
   55f38:	ldr	r6, [sp, #116]	; 0x74
   55f3c:	mov	r0, r6
   55f40:	bl	62b34 <fputs@plt+0x51780>
   55f44:	mov	r9, r0
   55f48:	mov	r0, r6
   55f4c:	bl	62b34 <fputs@plt+0x51780>
   55f50:	str	r0, [sp, #80]	; 0x50
   55f54:	mov	r0, r4
   55f58:	mov	r1, sl
   55f5c:	mov	r2, r9
   55f60:	bl	6cc84 <fputs@plt+0x5b8d0>
   55f64:	ldr	r8, [sp, #88]	; 0x58
   55f68:	mov	r0, #0
   55f6c:	mov	r1, #108	; 0x6c
   55f70:	mov	r3, r9
   55f74:	str	r0, [sp]
   55f78:	mov	r0, r6
   55f7c:	mov	r2, r8
   55f80:	bl	4a1bc <fputs@plt+0x38e08>
   55f84:	ldr	r0, [r6, #32]
   55f88:	ldr	r2, [sl]
   55f8c:	mov	r1, sl
   55f90:	mov	r3, r8
   55f94:	str	r0, [sp, #84]	; 0x54
   55f98:	mov	r0, #0
   55f9c:	str	r0, [sp]
   55fa0:	stmib	sp, {r0, r7}
   55fa4:	str	r9, [sp, #76]	; 0x4c
   55fa8:	str	r9, [sp, #16]
   55fac:	ldr	r0, [sp, #80]	; 0x50
   55fb0:	mov	r7, r0
   55fb4:	str	r0, [sp, #12]
   55fb8:	mov	r0, r4
   55fbc:	bl	70d34 <fputs@plt+0x5f980>
   55fc0:	ldr	r0, [r6, #24]
   55fc4:	ldr	r6, [sp, #116]	; 0x74
   55fc8:	ldr	r1, [r0, #120]	; 0x78
   55fcc:	cmp	r1, #0
   55fd0:	ldrne	r2, [sp, #116]	; 0x74
   55fd4:	mvnne	r3, r7
   55fd8:	ldrne	r2, [r2, #32]
   55fdc:	strne	r2, [r1, r3, lsl #2]
   55fe0:	ldr	r2, [sp, #88]	; 0x58
   55fe4:	ldr	r3, [sp, #84]	; 0x54
   55fe8:	ldr	r1, [r6, #32]
   55fec:	sub	r1, r1, #1
   55ff0:	str	r1, [r0, #96]	; 0x60
   55ff4:	mov	r0, #0
   55ff8:	mov	r1, #7
   55ffc:	str	r0, [sp]
   56000:	mov	r0, r6
   56004:	bl	4a1bc <fputs@plt+0x38e08>
   56008:	ldr	r7, [r6, #24]
   5600c:	ldr	r1, [r7, #120]	; 0x78
   56010:	cmp	r1, #0
   56014:	ldrne	r0, [sp, #116]	; 0x74
   56018:	ldrne	r2, [r0, #32]
   5601c:	ldrne	r0, [sp, #76]	; 0x4c
   56020:	mvnne	r3, r0
   56024:	ldr	r0, [sp, #116]	; 0x74
   56028:	strne	r2, [r1, r3, lsl #2]
   5602c:	ldr	r1, [r0, #32]
   56030:	sub	r1, r1, #1
   56034:	str	r1, [r7, #96]	; 0x60
   56038:	mov	r1, #0
   5603c:	str	r1, [sp]
   56040:	b	57300 <fputs@plt+0x45f4c>
   56044:	mov	r0, #1
   56048:	strb	r0, [r1]
   5604c:	add	ip, r7, r9
   56050:	mov	r1, #0
   56054:	add	r2, r4, r1
   56058:	ldr	r3, [r2, #136]	; 0x88
   5605c:	cmp	r3, r7
   56060:	blt	56098 <fputs@plt+0x44ce4>
   56064:	cmp	r3, ip
   56068:	bge	56098 <fputs@plt+0x44ce4>
   5606c:	ldrb	r5, [r2, #130]	; 0x82
   56070:	cmp	r5, #0
   56074:	beq	56094 <fputs@plt+0x44ce0>
   56078:	ldrb	r5, [r4, #19]
   5607c:	cmp	r5, #7
   56080:	addls	r0, r5, #1
   56084:	strbls	r0, [r4, #19]
   56088:	addls	r0, r4, r5, lsl #2
   5608c:	strls	r3, [r0, #28]
   56090:	strb	r8, [r2, #130]	; 0x82
   56094:	str	r8, [r2, #136]	; 0x88
   56098:	add	r1, r1, #20
   5609c:	cmp	r1, #200	; 0xc8
   560a0:	bne	56054 <fputs@plt+0x44ca0>
   560a4:	ldr	r0, [r4, #60]	; 0x3c
   560a8:	cmp	r0, r9
   560ac:	ldr	r0, [sp, #36]	; 0x24
   560b0:	strlt	r9, [r4, #60]	; 0x3c
   560b4:	strlt	r7, [r4, #64]	; 0x40
   560b8:	bl	71a70 <fputs@plt+0x606bc>
   560bc:	ldr	r1, [r4, #72]	; 0x48
   560c0:	add	r0, r1, #1
   560c4:	str	r1, [sp, #96]	; 0x60
   560c8:	str	r0, [r4, #72]	; 0x48
   560cc:	str	r1, [sp, #160]	; 0xa0
   560d0:	ldrb	r0, [r4, #19]
   560d4:	cmp	r0, #0
   560d8:	beq	560f4 <fputs@plt+0x44d40>
   560dc:	sub	r0, r0, #1
   560e0:	strb	r0, [r4, #19]
   560e4:	uxtb	r0, r0
   560e8:	add	r0, r4, r0, lsl #2
   560ec:	ldr	r6, [r0, #28]
   560f0:	b	56104 <fputs@plt+0x44d50>
   560f4:	ldr	r0, [r4, #76]	; 0x4c
   560f8:	add	r0, r0, #1
   560fc:	mov	r6, r0
   56100:	str	r0, [r4, #76]	; 0x4c
   56104:	ldr	r5, [sp, #104]	; 0x68
   56108:	ldr	r2, [sp, #96]	; 0x60
   5610c:	mov	r1, #60	; 0x3c
   56110:	mov	r3, r6
   56114:	str	r9, [sp]
   56118:	mov	r0, r5
   5611c:	bl	4a1bc <fputs@plt+0x38e08>
   56120:	ldr	r2, [sp, #156]	; 0x9c
   56124:	ldr	r3, [sp, #68]	; 0x44
   56128:	mov	r8, #0
   5612c:	mov	r0, r5
   56130:	mov	r1, #106	; 0x6a
   56134:	str	r8, [sp]
   56138:	bl	4a1bc <fputs@plt+0x38e08>
   5613c:	mov	r0, #1
   56140:	strb	r0, [sp, #153]	; 0x99
   56144:	mov	r0, #0
   56148:	add	r1, r4, r0
   5614c:	ldr	r2, [r1, #136]	; 0x88
   56150:	cmp	r2, #0
   56154:	beq	56184 <fputs@plt+0x44dd0>
   56158:	ldrb	r3, [r1, #130]	; 0x82
   5615c:	cmp	r3, #0
   56160:	beq	56180 <fputs@plt+0x44dcc>
   56164:	ldrb	r3, [r4, #19]
   56168:	cmp	r3, #7
   5616c:	addls	r5, r3, #1
   56170:	addls	r3, r4, r3, lsl #2
   56174:	strbls	r5, [r4, #19]
   56178:	strls	r2, [r3, #28]
   5617c:	strb	r8, [r1, #130]	; 0x82
   56180:	str	r8, [r1, #136]	; 0x88
   56184:	add	r0, r0, #20
   56188:	cmp	r0, #200	; 0xc8
   5618c:	bne	56148 <fputs@plt+0x44d94>
   56190:	mov	r0, #1
   56194:	str	r0, [sp, #76]	; 0x4c
   56198:	ldr	r0, [sp, #64]	; 0x40
   5619c:	cmp	r0, #0
   561a0:	bne	561e4 <fputs@plt+0x44e30>
   561a4:	ldr	r0, [sp, #116]	; 0x74
   561a8:	ldrb	r0, [r0, #64]	; 0x40
   561ac:	tst	r0, #4
   561b0:	bne	561e4 <fputs@plt+0x44e30>
   561b4:	ldr	r0, [sp, #76]	; 0x4c
   561b8:	cmp	r0, #0
   561bc:	bne	561d0 <fputs@plt+0x44e1c>
   561c0:	ldr	r0, [sp, #36]	; 0x24
   561c4:	ldrb	r0, [r0, #39]	; 0x27
   561c8:	cmp	r0, #0
   561cc:	beq	561e4 <fputs@plt+0x44e30>
   561d0:	mov	r0, #0
   561d4:	str	r0, [fp, #-124]	; 0xffffff84
   561d8:	ldr	r0, [sp, #104]	; 0x68
   561dc:	ldr	r1, [fp, #-104]	; 0xffffff98
   561e0:	bl	609cc <fputs@plt+0x4f618>
   561e4:	ldr	r0, [sp, #40]	; 0x28
   561e8:	mov	ip, #0
   561ec:	mov	r1, #0
   561f0:	add	r9, r0, #1
   561f4:	ldr	r0, [sp, #104]	; 0x68
   561f8:	ldr	r0, [r0, #32]
   561fc:	str	r0, [sp, #64]	; 0x40
   56200:	add	r2, r4, r1
   56204:	ldr	r3, [r2, #136]	; 0x88
   56208:	cmp	r3, #0
   5620c:	beq	5623c <fputs@plt+0x44e88>
   56210:	ldrb	r5, [r2, #130]	; 0x82
   56214:	cmp	r5, #0
   56218:	beq	56238 <fputs@plt+0x44e84>
   5621c:	ldrb	r5, [r4, #19]
   56220:	cmp	r5, #7
   56224:	addls	r0, r5, #1
   56228:	strbls	r0, [r4, #19]
   5622c:	addls	r0, r4, r5, lsl #2
   56230:	strls	r3, [r0, #28]
   56234:	strb	ip, [r2, #130]	; 0x82
   56238:	str	ip, [r2, #136]	; 0x88
   5623c:	add	r1, r1, #20
   56240:	cmp	r1, #200	; 0xc8
   56244:	bne	56200 <fputs@plt+0x44e4c>
   56248:	ldr	r0, [sp, #76]	; 0x4c
   5624c:	cmp	r0, #0
   56250:	beq	56270 <fputs@plt+0x44ebc>
   56254:	ldr	r0, [sp, #96]	; 0x60
   56258:	ldr	r2, [sp, #156]	; 0x9c
   5625c:	mov	r1, #100	; 0x64
   56260:	mov	r3, r6
   56264:	str	r0, [sp]
   56268:	ldr	r0, [sp, #104]	; 0x68
   5626c:	bl	4a1bc <fputs@plt+0x38e08>
   56270:	ldr	r1, [sp, #92]	; 0x5c
   56274:	ldr	r6, [sp, #104]	; 0x68
   56278:	ldr	r7, [sp, #76]	; 0x4c
   5627c:	ldr	r0, [r1]
   56280:	cmp	r0, #1
   56284:	blt	562ec <fputs@plt+0x44f38>
   56288:	mov	r8, #0
   5628c:	mov	r5, #0
   56290:	cmp	r7, #0
   56294:	beq	562b8 <fputs@plt+0x44f04>
   56298:	ldr	r2, [sp, #96]	; 0x60
   5629c:	add	r0, r9, r5
   562a0:	mov	r1, #47	; 0x2f
   562a4:	mov	r3, r5
   562a8:	str	r0, [sp]
   562ac:	mov	r0, r6
   562b0:	bl	4a1bc <fputs@plt+0x38e08>
   562b4:	b	562d4 <fputs@plt+0x44f20>
   562b8:	mov	r0, #1
   562bc:	add	r2, r9, r5
   562c0:	strb	r0, [sp, #152]	; 0x98
   562c4:	ldr	r0, [r1, #4]
   562c8:	ldr	r1, [r0, r8]
   562cc:	mov	r0, r4
   562d0:	bl	6094c <fputs@plt+0x4f598>
   562d4:	ldr	r1, [sp, #92]	; 0x5c
   562d8:	add	r5, r5, #1
   562dc:	add	r8, r8, #20
   562e0:	ldr	r0, [r1]
   562e4:	cmp	r5, r0
   562e8:	blt	56290 <fputs@plt+0x44edc>
   562ec:	ldr	r6, [sp, #32]
   562f0:	ldr	r7, [sp, #28]
   562f4:	ldr	r5, [sp, #104]	; 0x68
   562f8:	mov	r3, r9
   562fc:	cmp	r6, #0
   56300:	mov	r2, r7
   56304:	ldrne	r1, [r6]
   56308:	addne	r1, r1, #1
   5630c:	strne	r1, [r6]
   56310:	str	r0, [sp]
   56314:	mov	r0, r5
   56318:	mov	r1, #42	; 0x2a
   5631c:	bl	4a1bc <fputs@plt+0x38e08>
   56320:	mov	r1, r0
   56324:	mov	r0, r5
   56328:	mov	r2, r6
   5632c:	mvn	r3, #5
   56330:	bl	1d530 <fputs@plt+0xc17c>
   56334:	ldr	r0, [r5, #32]
   56338:	mov	r1, #43	; 0x2b
   5633c:	mov	r3, #0
   56340:	mov	r8, #0
   56344:	add	r2, r0, #1
   56348:	str	r0, [sp, #96]	; 0x60
   5634c:	mov	r0, r5
   56350:	str	r2, [sp]
   56354:	bl	4a1bc <fputs@plt+0x38e08>
   56358:	ldr	r1, [sp, #92]	; 0x5c
   5635c:	ldr	r0, [r4, #8]
   56360:	mov	r2, r9
   56364:	mov	r3, r7
   56368:	ldr	r5, [r1]
   5636c:	mov	r1, #29
   56370:	str	r5, [sp]
   56374:	bl	4a1bc <fputs@plt+0x38e08>
   56378:	ldr	r6, [sp, #40]	; 0x28
   5637c:	add	ip, r5, r9
   56380:	mov	r1, #0
   56384:	add	r2, r4, r1
   56388:	ldr	r3, [r2, #136]	; 0x88
   5638c:	cmp	r3, r6
   56390:	ble	563c8 <fputs@plt+0x45014>
   56394:	cmp	r3, ip
   56398:	bge	563c8 <fputs@plt+0x45014>
   5639c:	ldrb	r5, [r2, #130]	; 0x82
   563a0:	cmp	r5, #0
   563a4:	beq	563c4 <fputs@plt+0x45010>
   563a8:	ldrb	r5, [r4, #19]
   563ac:	cmp	r5, #7
   563b0:	addls	r0, r5, #1
   563b4:	strbls	r0, [r4, #19]
   563b8:	addls	r0, r4, r5, lsl #2
   563bc:	strls	r3, [r0, #28]
   563c0:	strb	r8, [r2, #130]	; 0x82
   563c4:	str	r8, [r2, #136]	; 0x88
   563c8:	add	r1, r1, #20
   563cc:	cmp	r1, #200	; 0xc8
   563d0:	bne	56384 <fputs@plt+0x44fd0>
   563d4:	ldr	r6, [sp, #104]	; 0x68
   563d8:	ldr	r2, [sp, #56]	; 0x38
   563dc:	ldr	r3, [sp, #52]	; 0x34
   563e0:	mov	r5, #0
   563e4:	mov	r1, #14
   563e8:	str	r5, [sp]
   563ec:	mov	r0, r6
   563f0:	bl	4a1bc <fputs@plt+0x38e08>
   563f4:	ldr	r2, [sp, #44]	; 0x2c
   563f8:	ldr	r3, [sp, #68]	; 0x44
   563fc:	mov	r0, r6
   56400:	mov	r1, #138	; 0x8a
   56404:	str	r5, [sp]
   56408:	bl	4a1bc <fputs@plt+0x38e08>
   5640c:	ldr	r2, [sp, #84]	; 0x54
   56410:	ldr	r3, [sp, #60]	; 0x3c
   56414:	mov	r0, r6
   56418:	mov	r1, #14
   5641c:	str	r5, [sp]
   56420:	bl	4a1bc <fputs@plt+0x38e08>
   56424:	mov	r9, r6
   56428:	ldr	r0, [r6, #32]
   5642c:	ldr	r2, [r9, #24]!
   56430:	sub	r1, r0, #1
   56434:	str	r1, [r2, #96]	; 0x60
   56438:	ldr	r2, [r6]
   5643c:	ldrb	r2, [r2, #69]	; 0x45
   56440:	cmp	r2, #0
   56444:	beq	56454 <fputs@plt+0x450a0>
   56448:	movw	r1, #35320	; 0x89f8
   5644c:	movt	r1, #10
   56450:	b	56470 <fputs@plt+0x450bc>
   56454:	ldr	r2, [sp, #96]	; 0x60
   56458:	cmp	r2, #0
   5645c:	movge	r1, r2
   56460:	ldr	r2, [sp, #104]	; 0x68
   56464:	add	r1, r1, r1, lsl #2
   56468:	ldr	r2, [r2, #4]
   5646c:	add	r1, r2, r1, lsl #2
   56470:	str	r0, [r1, #8]
   56474:	add	r1, sp, #152	; 0x98
   56478:	mov	r0, r4
   5647c:	bl	72384 <fputs@plt+0x60fd0>
   56480:	ldr	r0, [sp, #104]	; 0x68
   56484:	ldr	r3, [sp, #48]	; 0x30
   56488:	mov	r1, #22
   5648c:	mov	r2, #1
   56490:	str	r5, [sp]
   56494:	bl	4a1bc <fputs@plt+0x38e08>
   56498:	ldr	r0, [sp, #76]	; 0x4c
   5649c:	cmp	r0, #0
   564a0:	beq	564c4 <fputs@plt+0x45110>
   564a4:	mov	r0, #0
   564a8:	ldr	r2, [sp, #156]	; 0x9c
   564ac:	ldr	r3, [sp, #64]	; 0x40
   564b0:	mov	r1, #3
   564b4:	str	r0, [sp]
   564b8:	ldr	r0, [sp, #104]	; 0x68
   564bc:	bl	4a1bc <fputs@plt+0x38e08>
   564c0:	b	564d8 <fputs@plt+0x45124>
   564c4:	ldr	r0, [sp, #36]	; 0x24
   564c8:	bl	71a70 <fputs@plt+0x606bc>
   564cc:	ldr	r0, [sp, #104]	; 0x68
   564d0:	ldr	r1, [sp, #24]
   564d4:	bl	609cc <fputs@plt+0x4f618>
   564d8:	ldr	r6, [sp, #104]	; 0x68
   564dc:	ldr	r5, [sp, #56]	; 0x38
   564e0:	ldr	r3, [sp, #52]	; 0x34
   564e4:	mov	r8, #0
   564e8:	mov	r1, #14
   564ec:	str	r8, [sp]
   564f0:	mov	r0, r6
   564f4:	mov	r2, r5
   564f8:	bl	4a1bc <fputs@plt+0x38e08>
   564fc:	ldr	r3, [sp, #68]	; 0x44
   56500:	mov	r0, r6
   56504:	mov	r1, #13
   56508:	mov	r2, #0
   5650c:	str	r8, [sp]
   56510:	bl	4a1bc <fputs@plt+0x38e08>
   56514:	ldr	r0, [r6, #32]
   56518:	ldr	r3, [sp, #44]	; 0x2c
   5651c:	mov	r1, #22
   56520:	mov	r2, #1
   56524:	str	r8, [sp]
   56528:	str	r0, [sp, #96]	; 0x60
   5652c:	mov	r0, r6
   56530:	bl	4a1bc <fputs@plt+0x38e08>
   56534:	mov	r0, r6
   56538:	mov	r1, #15
   5653c:	mov	r2, r5
   56540:	mov	r3, #0
   56544:	str	r8, [sp]
   56548:	bl	4a1bc <fputs@plt+0x38e08>
   5654c:	ldr	r0, [r6, #24]
   56550:	ldr	r1, [r0, #120]	; 0x78
   56554:	cmp	r1, #0
   56558:	ldrne	r3, [sp, #52]	; 0x34
   5655c:	ldrne	r2, [r6, #32]
   56560:	mvnne	r3, r3
   56564:	strne	r2, [r1, r3, lsl #2]
   56568:	ldr	r2, [sp, #48]	; 0x30
   5656c:	ldr	r5, [r6, #32]
   56570:	sub	r1, r5, #1
   56574:	add	r3, r5, #2
   56578:	str	r1, [r0, #96]	; 0x60
   5657c:	mov	r0, r6
   56580:	mov	r1, #138	; 0x8a
   56584:	str	r8, [sp]
   56588:	bl	4a1bc <fputs@plt+0x38e08>
   5658c:	ldr	r7, [sp, #56]	; 0x38
   56590:	mov	r0, r6
   56594:	mov	r1, #15
   56598:	mov	r3, #0
   5659c:	str	r8, [sp]
   565a0:	mov	r2, r7
   565a4:	bl	4a1bc <fputs@plt+0x38e08>
   565a8:	add	r1, sp, #152	; 0x98
   565ac:	mov	r0, r4
   565b0:	bl	72894 <fputs@plt+0x614e0>
   565b4:	ldr	r1, [sp, #80]	; 0x50
   565b8:	add	r5, r5, #1
   565bc:	mov	r0, r4
   565c0:	mov	r3, #16
   565c4:	mov	r2, r5
   565c8:	bl	63e1c <fputs@plt+0x52a68>
   565cc:	sub	r0, fp, #92	; 0x5c
   565d0:	ldr	r2, [sl]
   565d4:	sub	r1, fp, #124	; 0x7c
   565d8:	mvn	r3, #0
   565dc:	str	r5, [sp, #12]
   565e0:	str	r0, [sp, #4]
   565e4:	ldr	r0, [sp, #108]	; 0x6c
   565e8:	str	r1, [sp]
   565ec:	mov	r1, sl
   565f0:	str	r0, [sp, #8]
   565f4:	ldr	r0, [sp, #96]	; 0x60
   565f8:	str	r0, [sp, #16]
   565fc:	mov	r0, r4
   56600:	bl	70d34 <fputs@plt+0x5f980>
   56604:	mov	r0, r6
   56608:	mov	r1, #15
   5660c:	mov	r2, r7
   56610:	mov	r3, #0
   56614:	str	r8, [sp]
   56618:	bl	4a1bc <fputs@plt+0x38e08>
   5661c:	ldr	r0, [r6, #24]
   56620:	ldr	r1, [r0, #120]	; 0x78
   56624:	cmp	r1, #0
   56628:	ldrne	r3, [sp, #60]	; 0x3c
   5662c:	ldrne	r2, [r6, #32]
   56630:	mvnne	r3, r3
   56634:	strne	r2, [r1, r3, lsl #2]
   56638:	ldr	r1, [r6, #32]
   5663c:	sub	r1, r1, #1
   56640:	str	r1, [r0, #96]	; 0x60
   56644:	add	r1, sp, #152	; 0x98
   56648:	mov	r0, r4
   5664c:	bl	7291c <fputs@plt+0x61568>
   56650:	ldr	r2, [sp, #84]	; 0x54
   56654:	mov	r0, #0
   56658:	mov	r1, #15
   5665c:	mov	r3, #0
   56660:	str	r0, [sp]
   56664:	mov	r0, r6
   56668:	bl	4a1bc <fputs@plt+0x38e08>
   5666c:	ldr	r0, [r9]
   56670:	ldr	r2, [r0, #120]	; 0x78
   56674:	cmp	r2, #0
   56678:	beq	56694 <fputs@plt+0x452e0>
   5667c:	ldr	r1, [sp, #104]	; 0x68
   56680:	ldr	r7, [sp, #68]	; 0x44
   56684:	ldr	r3, [r1, #32]!
   56688:	mvn	r5, r7
   5668c:	str	r3, [r2, r5, lsl #2]
   56690:	b	5669c <fputs@plt+0x452e8>
   56694:	ldr	r1, [sp, #104]	; 0x68
   56698:	add	r1, r1, #32
   5669c:	ldr	r1, [r1]
   566a0:	ldr	r9, [sp, #112]	; 0x70
   566a4:	ldr	r7, [sp, #108]	; 0x6c
   566a8:	ldr	r6, [sp, #88]	; 0x58
   566ac:	sub	r1, r1, #1
   566b0:	str	r1, [r0, #96]	; 0x60
   566b4:	ldrb	r0, [fp, #-91]	; 0xffffffa5
   566b8:	cmp	r0, #3
   566bc:	bne	566d0 <fputs@plt+0x4531c>
   566c0:	movw	r1, #8065	; 0x1f81
   566c4:	mov	r0, r4
   566c8:	movt	r1, #9
   566cc:	bl	722c4 <fputs@plt+0x60f10>
   566d0:	ldr	r0, [fp, #-124]	; 0xffffff84
   566d4:	cmp	r0, #0
   566d8:	beq	56e40 <fputs@plt+0x45a8c>
   566dc:	ldr	r0, [fp, #-120]	; 0xffffff88
   566e0:	movw	r2, #8083	; 0x1f93
   566e4:	movw	r1, #8097	; 0x1fa1
   566e8:	movt	r2, #9
   566ec:	movt	r1, #9
   566f0:	cmp	r0, #0
   566f4:	mov	r0, r4
   566f8:	movgt	r1, r2
   566fc:	bl	722c4 <fputs@plt+0x60f10>
   56700:	ldr	r0, [r6]
   56704:	ldr	r1, [fp, #-100]	; 0xffffff9c
   56708:	str	r0, [sp, #56]	; 0x38
   5670c:	ldr	r0, [r4, #8]
   56710:	str	r1, [sp, #84]	; 0x54
   56714:	str	r0, [sp, #96]	; 0x60
   56718:	bl	62b34 <fputs@plt+0x51780>
   5671c:	str	r0, [sp, #64]	; 0x40
   56720:	ldr	r0, [r7, #4]
   56724:	ldr	r3, [fp, #-108]	; 0xffffff94
   56728:	ldr	r8, [fp, #-124]	; 0xffffff84
   5672c:	str	r0, [sp, #44]	; 0x2c
   56730:	ldrb	r0, [r7]
   56734:	cmp	r3, #0
   56738:	str	r0, [sp, #76]	; 0x4c
   5673c:	beq	567ac <fputs@plt+0x453f8>
   56740:	ldr	r6, [sp, #96]	; 0x60
   56744:	ldr	r2, [fp, #-112]	; 0xffffff90
   56748:	mov	r5, #0
   5674c:	mov	r1, #14
   56750:	str	r5, [sp]
   56754:	mov	r0, r6
   56758:	bl	4a1bc <fputs@plt+0x38e08>
   5675c:	ldr	r3, [sp, #84]	; 0x54
   56760:	mov	r0, r6
   56764:	mov	r1, #13
   56768:	mov	r2, #0
   5676c:	str	r5, [sp]
   56770:	bl	4a1bc <fputs@plt+0x38e08>
   56774:	ldr	r0, [r6, #24]
   56778:	ldr	r2, [r0, #120]	; 0x78
   5677c:	cmp	r2, #0
   56780:	beq	56798 <fputs@plt+0x453e4>
   56784:	ldr	r5, [fp, #-108]	; 0xffffff94
   56788:	ldr	r3, [r6, #32]!
   5678c:	mvn	r5, r5
   56790:	str	r3, [r2, r5, lsl #2]
   56794:	b	5679c <fputs@plt+0x453e8>
   56798:	add	r6, r6, #32
   5679c:	ldr	r1, [r6]
   567a0:	ldr	r7, [sp, #108]	; 0x6c
   567a4:	sub	r1, r1, #1
   567a8:	str	r1, [r0, #96]	; 0x60
   567ac:	ldr	r0, [sp, #76]	; 0x4c
   567b0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   567b4:	orr	r0, r0, #4
   567b8:	str	r1, [sp, #80]	; 0x50
   567bc:	cmp	r0, #13
   567c0:	bne	567d8 <fputs@plt+0x45424>
   567c4:	ldr	r1, [r7, #8]
   567c8:	ldr	r9, [sp, #56]	; 0x38
   567cc:	mov	r0, #0
   567d0:	str	r0, [sp, #92]	; 0x5c
   567d4:	b	56848 <fputs@plt+0x45494>
   567d8:	ldrb	r0, [r4, #19]
   567dc:	cmp	r0, #0
   567e0:	beq	5681c <fputs@plt+0x45468>
   567e4:	sub	r1, r0, #1
   567e8:	strb	r1, [r4, #19]
   567ec:	uxtb	r1, r1
   567f0:	add	r2, r4, r1, lsl #2
   567f4:	cmp	r1, #0
   567f8:	ldr	r2, [r2, #28]
   567fc:	str	r2, [sp, #92]	; 0x5c
   56800:	beq	56834 <fputs@plt+0x45480>
   56804:	sub	r0, r0, #2
   56808:	strb	r0, [r4, #19]
   5680c:	uxtb	r0, r0
   56810:	add	r0, r4, r0, lsl #2
   56814:	ldr	r1, [r0, #28]
   56818:	b	56844 <fputs@plt+0x45490>
   5681c:	mov	r0, r4
   56820:	ldr	r1, [r0, #76]!	; 0x4c
   56824:	add	r1, r1, #1
   56828:	str	r1, [r0]
   5682c:	str	r1, [sp, #92]	; 0x5c
   56830:	b	5683c <fputs@plt+0x45488>
   56834:	mov	r0, r4
   56838:	ldr	r1, [r0, #76]!	; 0x4c
   5683c:	add	r1, r1, #1
   56840:	str	r1, [r0]
   56844:	mov	r9, #1
   56848:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   5684c:	str	r1, [sp, #68]	; 0x44
   56850:	ldr	r1, [r8]
   56854:	ldr	r2, [fp, #-120]	; 0xffffff88
   56858:	tst	r0, #1
   5685c:	str	r1, [sp, #52]	; 0x34
   56860:	str	r2, [sp, #48]	; 0x30
   56864:	bne	568b4 <fputs@plt+0x45500>
   56868:	ldr	r7, [sp, #80]	; 0x50
   5686c:	ldr	r8, [sp, #96]	; 0x60
   56870:	ldr	r3, [sp, #84]	; 0x54
   56874:	mov	r0, #0
   56878:	mov	r1, #107	; 0x6b
   5687c:	str	r0, [sp]
   56880:	mov	r0, r8
   56884:	mov	r2, r7
   56888:	bl	4a1bc <fputs@plt+0x38e08>
   5688c:	ldr	r2, [sl, #16]
   56890:	mov	r5, #1
   56894:	str	r0, [sp, #60]	; 0x3c
   56898:	cmp	r2, #1
   5689c:	blt	569f4 <fputs@plt+0x45640>
   568a0:	ldr	r3, [sp, #64]	; 0x40
   568a4:	mov	r0, r8
   568a8:	mov	r1, #138	; 0x8a
   568ac:	str	r5, [sp]
   568b0:	b	569f0 <fputs@plt+0x4563c>
   568b4:	sub	r8, r1, r2
   568b8:	ldr	r1, [r4, #72]	; 0x48
   568bc:	ldr	r0, [r4, #76]	; 0x4c
   568c0:	add	r2, r0, #1
   568c4:	add	r0, r1, #1
   568c8:	str	r1, [sp, #40]	; 0x28
   568cc:	str	r0, [r4, #72]	; 0x48
   568d0:	str	r2, [r4, #76]	; 0x4c
   568d4:	str	r2, [sp, #36]	; 0x24
   568d8:	ldr	r0, [fp, #-108]	; 0xffffff94
   568dc:	cmp	r0, #0
   568e0:	beq	56914 <fputs@plt+0x45560>
   568e4:	mov	r0, r4
   568e8:	bl	60898 <fputs@plt+0x4f4e4>
   568ec:	ldr	r2, [r4, #84]	; 0x54
   568f0:	mov	r3, #0
   568f4:	add	r1, r2, #1
   568f8:	str	r1, [r4, #84]	; 0x54
   568fc:	mov	r1, #0
   56900:	str	r1, [sp]
   56904:	mov	r1, #44	; 0x2c
   56908:	bl	4a1bc <fputs@plt+0x38e08>
   5690c:	mov	r5, r0
   56910:	b	56918 <fputs@plt+0x45564>
   56914:	mov	r5, #0
   56918:	add	r0, r9, r8
   5691c:	ldr	r8, [sp, #96]	; 0x60
   56920:	ldr	r2, [sp, #40]	; 0x28
   56924:	ldr	r3, [sp, #36]	; 0x24
   56928:	mov	r1, #60	; 0x3c
   5692c:	add	r0, r0, #1
   56930:	str	r0, [sp]
   56934:	mov	r0, r8
   56938:	bl	4a1bc <fputs@plt+0x38e08>
   5693c:	cmp	r5, #0
   56940:	beq	56990 <fputs@plt+0x455dc>
   56944:	ldr	r0, [r8, #32]
   56948:	ldr	r2, [r8, #24]
   5694c:	sub	r1, r0, #1
   56950:	str	r1, [r2, #96]	; 0x60
   56954:	ldr	r2, [r8]
   56958:	ldrb	r2, [r2, #69]	; 0x45
   5695c:	cmp	r2, #0
   56960:	beq	56970 <fputs@plt+0x455bc>
   56964:	movw	r1, #35320	; 0x89f8
   56968:	movt	r1, #10
   5696c:	b	56988 <fputs@plt+0x455d4>
   56970:	ldr	r2, [sp, #96]	; 0x60
   56974:	cmp	r5, #0
   56978:	movge	r1, r5
   5697c:	add	r1, r1, r1, lsl #2
   56980:	ldr	r2, [r2, #4]
   56984:	add	r1, r2, r1, lsl #2
   56988:	ldr	r8, [sp, #96]	; 0x60
   5698c:	str	r0, [r1, #8]
   56990:	ldr	r6, [sp, #80]	; 0x50
   56994:	ldr	r3, [sp, #84]	; 0x54
   56998:	mov	r5, #0
   5699c:	mov	r0, r8
   569a0:	mov	r1, #106	; 0x6a
   569a4:	str	r5, [sp]
   569a8:	mov	r2, r6
   569ac:	bl	4a1bc <fputs@plt+0x38e08>
   569b0:	ldr	r2, [sl, #16]
   569b4:	str	r0, [sp, #60]	; 0x3c
   569b8:	cmp	r2, #1
   569bc:	blt	569d8 <fputs@plt+0x45624>
   569c0:	ldr	r3, [sp, #64]	; 0x40
   569c4:	mov	r0, #1
   569c8:	mov	r1, #138	; 0x8a
   569cc:	str	r0, [sp]
   569d0:	mov	r0, r8
   569d4:	bl	4a1bc <fputs@plt+0x38e08>
   569d8:	ldr	r7, [sp, #40]	; 0x28
   569dc:	ldr	r3, [sp, #36]	; 0x24
   569e0:	mov	r0, r8
   569e4:	mov	r1, #100	; 0x64
   569e8:	mov	r2, r6
   569ec:	str	r7, [sp]
   569f0:	bl	4a1bc <fputs@plt+0x38e08>
   569f4:	ldr	sl, [sp, #92]	; 0x5c
   569f8:	cmp	r9, #1
   569fc:	blt	56a3c <fputs@plt+0x45688>
   56a00:	ldr	r0, [sp, #52]	; 0x34
   56a04:	ldr	r1, [sp, #48]	; 0x30
   56a08:	ldr	r6, [sp, #68]	; 0x44
   56a0c:	add	r0, r5, r0
   56a10:	sub	r5, r0, r1
   56a14:	mov	r0, r8
   56a18:	mov	r1, #47	; 0x2f
   56a1c:	mov	r2, r7
   56a20:	mov	r3, r5
   56a24:	str	r6, [sp]
   56a28:	bl	4a1bc <fputs@plt+0x38e08>
   56a2c:	add	r5, r5, #1
   56a30:	subs	r9, r9, #1
   56a34:	add	r6, r6, #1
   56a38:	bne	56a14 <fputs@plt+0x45660>
   56a3c:	ldr	r0, [sp, #76]	; 0x4c
   56a40:	sub	r0, r0, #9
   56a44:	cmp	r0, #3
   56a48:	bhi	56af4 <fputs@plt+0x45740>
   56a4c:	add	r1, pc, #0
   56a50:	ldr	pc, [r1, r0, lsl #2]
   56a54:	andeq	r6, r5, r4, ror #20
   56a58:	andeq	r6, r5, r4, lsr #22
   56a5c:	andeq	r6, r5, r0, lsr #23
   56a60:	andeq	r6, r5, r8, asr #24
   56a64:	ldr	r5, [sp, #108]	; 0x6c
   56a68:	ldr	r6, [sp, #56]	; 0x38
   56a6c:	mov	r0, r8
   56a70:	mov	r8, #0
   56a74:	mov	r1, #33	; 0x21
   56a78:	str	sl, [sp, #92]	; 0x5c
   56a7c:	ldr	r2, [r5, #8]
   56a80:	mov	r3, r6
   56a84:	str	r8, [sp]
   56a88:	bl	4a1bc <fputs@plt+0x38e08>
   56a8c:	ldr	r0, [r5, #8]
   56a90:	ldr	r9, [sp, #112]	; 0x70
   56a94:	ldr	r7, [sp, #68]	; 0x44
   56a98:	mov	r2, #0
   56a9c:	add	ip, r0, r6
   56aa0:	add	r3, r4, r2
   56aa4:	ldr	r6, [r3, #136]	; 0x88
   56aa8:	cmp	r6, r0
   56aac:	blt	56ae4 <fputs@plt+0x45730>
   56ab0:	cmp	r6, ip
   56ab4:	bge	56ae4 <fputs@plt+0x45730>
   56ab8:	ldrb	r5, [r3, #130]	; 0x82
   56abc:	cmp	r5, #0
   56ac0:	beq	56ae0 <fputs@plt+0x4572c>
   56ac4:	ldrb	r5, [r4, #19]
   56ac8:	cmp	r5, #7
   56acc:	addls	r1, r5, #1
   56ad0:	strbls	r1, [r4, #19]
   56ad4:	addls	r1, r4, r5, lsl #2
   56ad8:	strls	r6, [r1, #28]
   56adc:	strb	r8, [r3, #130]	; 0x82
   56ae0:	str	r8, [r3, #136]	; 0x88
   56ae4:	add	r2, r2, #20
   56ae8:	cmp	r2, #200	; 0xc8
   56aec:	bne	56aa0 <fputs@plt+0x456ec>
   56af0:	b	56cb8 <fputs@plt+0x45904>
   56af4:	ldr	r0, [sp, #108]	; 0x6c
   56af8:	mov	r1, #18
   56afc:	mov	r3, #0
   56b00:	str	sl, [sp, #92]	; 0x5c
   56b04:	ldr	r2, [r0, #4]
   56b08:	mov	r0, #0
   56b0c:	str	r0, [sp]
   56b10:	mov	r0, r8
   56b14:	bl	4a1bc <fputs@plt+0x38e08>
   56b18:	ldr	r9, [sp, #112]	; 0x70
   56b1c:	ldr	r7, [sp, #68]	; 0x44
   56b20:	b	56cb8 <fputs@plt+0x45904>
   56b24:	ldr	r7, [sp, #68]	; 0x44
   56b28:	ldr	r0, [r4, #8]
   56b2c:	ldr	r3, [sp, #44]	; 0x2c
   56b30:	mov	r1, #1
   56b34:	str	sl, [sp, #92]	; 0x5c
   56b38:	str	r1, [sp]
   56b3c:	mov	r1, #29
   56b40:	mov	r2, r7
   56b44:	bl	4a1bc <fputs@plt+0x38e08>
   56b48:	ldr	r9, [sp, #112]	; 0x70
   56b4c:	mov	r0, #0
   56b50:	mov	r1, #0
   56b54:	add	r2, r4, r1
   56b58:	ldr	r3, [r2, #136]	; 0x88
   56b5c:	cmp	r3, r7
   56b60:	bne	56b90 <fputs@plt+0x457dc>
   56b64:	ldrb	r3, [r2, #130]	; 0x82
   56b68:	cmp	r3, #0
   56b6c:	beq	56b8c <fputs@plt+0x457d8>
   56b70:	ldrb	r3, [r4, #19]
   56b74:	cmp	r3, #7
   56b78:	addls	r6, r3, #1
   56b7c:	addls	r3, r4, r3, lsl #2
   56b80:	strbls	r6, [r4, #19]
   56b84:	strls	r7, [r3, #28]
   56b88:	strb	r0, [r2, #130]	; 0x82
   56b8c:	str	r0, [r2, #136]	; 0x88
   56b90:	add	r1, r1, #20
   56b94:	cmp	r1, #200	; 0xc8
   56b98:	bne	56b54 <fputs@plt+0x457a0>
   56b9c:	b	56cb8 <fputs@plt+0x45904>
   56ba0:	ldr	r7, [sp, #68]	; 0x44
   56ba4:	mov	r0, r8
   56ba8:	mov	r1, #49	; 0x31
   56bac:	mov	r3, #1
   56bb0:	str	sl, [sp]
   56bb4:	mov	r2, r7
   56bb8:	bl	4a1bc <fputs@plt+0x38e08>
   56bbc:	mov	r1, r0
   56bc0:	ldr	r0, [sp, #108]	; 0x6c
   56bc4:	mov	r3, #1
   56bc8:	add	r2, r0, #1
   56bcc:	mov	r0, r8
   56bd0:	bl	1d530 <fputs@plt+0xc17c>
   56bd4:	mov	r0, #0
   56bd8:	mov	r1, #0
   56bdc:	add	r2, r4, r1
   56be0:	ldr	r3, [r2, #136]	; 0x88
   56be4:	cmp	r3, r7
   56be8:	bne	56c18 <fputs@plt+0x45864>
   56bec:	ldrb	r3, [r2, #130]	; 0x82
   56bf0:	cmp	r3, #0
   56bf4:	beq	56c14 <fputs@plt+0x45860>
   56bf8:	ldrb	r3, [r4, #19]
   56bfc:	cmp	r3, #7
   56c00:	addls	r6, r3, #1
   56c04:	addls	r3, r4, r3, lsl #2
   56c08:	strbls	r6, [r4, #19]
   56c0c:	strls	r7, [r3, #28]
   56c10:	strb	r0, [r2, #130]	; 0x82
   56c14:	str	r0, [r2, #136]	; 0x88
   56c18:	add	r1, r1, #20
   56c1c:	cmp	r1, #200	; 0xc8
   56c20:	bne	56bdc <fputs@plt+0x45828>
   56c24:	mov	r0, #0
   56c28:	ldr	r2, [sp, #44]	; 0x2c
   56c2c:	ldr	r3, [sp, #92]	; 0x5c
   56c30:	mov	r1, #110	; 0x6e
   56c34:	str	r0, [sp]
   56c38:	ldr	r0, [sp, #96]	; 0x60
   56c3c:	bl	4a1bc <fputs@plt+0x38e08>
   56c40:	ldr	r9, [sp, #112]	; 0x70
   56c44:	b	56cb8 <fputs@plt+0x45904>
   56c48:	ldr	r5, [sp, #44]	; 0x2c
   56c4c:	mov	r0, #0
   56c50:	mov	r1, #74	; 0x4a
   56c54:	mov	r3, sl
   56c58:	str	r0, [sp]
   56c5c:	mov	r0, r8
   56c60:	mov	r2, r5
   56c64:	bl	4a1bc <fputs@plt+0x38e08>
   56c68:	ldr	r7, [sp, #68]	; 0x44
   56c6c:	mov	r0, r8
   56c70:	mov	r1, #75	; 0x4b
   56c74:	mov	r2, r5
   56c78:	str	sl, [sp, #92]	; 0x5c
   56c7c:	str	sl, [sp]
   56c80:	mov	r3, r7
   56c84:	bl	4a1bc <fputs@plt+0x38e08>
   56c88:	ldr	r0, [r8]
   56c8c:	ldr	r9, [sp, #112]	; 0x70
   56c90:	ldrb	r0, [r0, #69]	; 0x45
   56c94:	cmp	r0, #0
   56c98:	bne	56cb8 <fputs@plt+0x45904>
   56c9c:	ldr	r1, [sp, #96]	; 0x60
   56ca0:	ldr	r0, [r1, #4]
   56ca4:	ldr	r1, [r1, #32]
   56ca8:	add	r1, r1, r1, lsl #2
   56cac:	add	r0, r0, r1, lsl #2
   56cb0:	mov	r1, #8
   56cb4:	strb	r1, [r0, #-17]	; 0xffffffef
   56cb8:	ldr	r0, [sp, #92]	; 0x5c
   56cbc:	ldr	r5, [sp, #96]	; 0x60
   56cc0:	cmp	r0, #0
   56cc4:	beq	56d80 <fputs@plt+0x459cc>
   56cc8:	ldrb	r0, [r4, #19]
   56ccc:	cmp	r7, #0
   56cd0:	beq	56d20 <fputs@plt+0x4596c>
   56cd4:	cmp	r0, #7
   56cd8:	bhi	56d80 <fputs@plt+0x459cc>
   56cdc:	add	r1, r4, #130	; 0x82
   56ce0:	mov	r2, #0
   56ce4:	ldr	r3, [r1, #6]
   56ce8:	cmp	r3, r7
   56cec:	beq	56d18 <fputs@plt+0x45964>
   56cf0:	add	r2, r2, #1
   56cf4:	add	r1, r1, #20
   56cf8:	cmp	r2, #10
   56cfc:	bcc	56ce4 <fputs@plt+0x45930>
   56d00:	add	r1, r0, #1
   56d04:	add	r0, r4, r0, lsl #2
   56d08:	strb	r1, [r4, #19]
   56d0c:	str	r7, [r0, #28]
   56d10:	mov	r0, r1
   56d14:	b	56d20 <fputs@plt+0x4596c>
   56d18:	mov	r2, #1
   56d1c:	strb	r2, [r1]
   56d20:	ldr	r9, [sp, #112]	; 0x70
   56d24:	ldr	r5, [sp, #96]	; 0x60
   56d28:	ldr	r7, [sp, #92]	; 0x5c
   56d2c:	uxtb	r1, r0
   56d30:	cmp	r1, #7
   56d34:	bhi	56d80 <fputs@plt+0x459cc>
   56d38:	add	r2, r4, #130	; 0x82
   56d3c:	mov	r3, #0
   56d40:	ldr	r6, [r2, #6]
   56d44:	cmp	r6, r7
   56d48:	beq	56d70 <fputs@plt+0x459bc>
   56d4c:	add	r3, r3, #1
   56d50:	add	r2, r2, #20
   56d54:	cmp	r3, #10
   56d58:	bcc	56d40 <fputs@plt+0x4598c>
   56d5c:	add	r0, r0, #1
   56d60:	strb	r0, [r4, #19]
   56d64:	add	r0, r4, r1, lsl #2
   56d68:	str	r7, [r0, #28]
   56d6c:	b	56d78 <fputs@plt+0x459c4>
   56d70:	mov	r0, #1
   56d74:	strb	r0, [r2]
   56d78:	ldr	r9, [sp, #112]	; 0x70
   56d7c:	ldr	r5, [sp, #96]	; 0x60
   56d80:	ldr	r0, [r5, #24]
   56d84:	ldr	r2, [r0, #120]	; 0x78
   56d88:	cmp	r2, #0
   56d8c:	beq	56da8 <fputs@plt+0x459f4>
   56d90:	mov	r1, r5
   56d94:	ldr	r7, [sp, #64]	; 0x40
   56d98:	ldr	r3, [r1, #32]!
   56d9c:	mvn	r6, r7
   56da0:	str	r3, [r2, r6, lsl #2]
   56da4:	b	56dac <fputs@plt+0x459f8>
   56da8:	add	r1, r5, #32
   56dac:	ldr	r1, [r1]
   56db0:	ldr	r2, [sp, #60]	; 0x3c
   56db4:	ldr	r7, [sp, #108]	; 0x6c
   56db8:	sub	r1, r1, #1
   56dbc:	add	r3, r2, #1
   56dc0:	ldr	r2, [sp, #80]	; 0x50
   56dc4:	str	r1, [r0, #96]	; 0x60
   56dc8:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   56dcc:	tst	r0, #1
   56dd0:	mov	r0, #0
   56dd4:	moveq	r1, #7
   56dd8:	str	r0, [sp]
   56ddc:	mov	r0, r5
   56de0:	movne	r1, #3
   56de4:	bl	4a1bc <fputs@plt+0x38e08>
   56de8:	ldr	r2, [fp, #-112]	; 0xffffff90
   56dec:	cmp	r2, #0
   56df0:	beq	56e0c <fputs@plt+0x45a58>
   56df4:	mov	r0, #0
   56df8:	mov	r1, #15
   56dfc:	mov	r3, #0
   56e00:	str	r0, [sp]
   56e04:	mov	r0, r5
   56e08:	bl	4a1bc <fputs@plt+0x38e08>
   56e0c:	ldr	r0, [r5, #24]
   56e10:	ldr	r1, [r0, #120]	; 0x78
   56e14:	cmp	r1, #0
   56e18:	beq	56e30 <fputs@plt+0x45a7c>
   56e1c:	ldr	r3, [sp, #84]	; 0x54
   56e20:	ldr	r2, [r5, #32]!
   56e24:	mvn	r3, r3
   56e28:	str	r2, [r1, r3, lsl #2]
   56e2c:	b	56e34 <fputs@plt+0x45a80>
   56e30:	add	r5, r5, #32
   56e34:	ldr	r1, [r5]
   56e38:	sub	r1, r1, #1
   56e3c:	str	r1, [r0, #96]	; 0x60
   56e40:	ldr	r6, [sp, #104]	; 0x68
   56e44:	ldr	r0, [r6, #24]
   56e48:	ldr	r1, [r0, #120]	; 0x78
   56e4c:	cmp	r1, #0
   56e50:	beq	56e68 <fputs@plt+0x45ab4>
   56e54:	ldr	r3, [sp, #72]	; 0x48
   56e58:	ldr	r2, [r6, #32]!
   56e5c:	mvn	r3, r3
   56e60:	str	r2, [r1, r3, lsl #2]
   56e64:	b	56e6c <fputs@plt+0x45ab8>
   56e68:	add	r6, r6, #32
   56e6c:	ldr	r1, [r6]
   56e70:	mov	r5, #1
   56e74:	sub	r1, r1, #1
   56e78:	str	r1, [r0, #96]	; 0x60
   56e7c:	str	r9, [r4, #468]	; 0x1d4
   56e80:	ldr	r0, [r4, #68]	; 0x44
   56e84:	cmp	r0, #0
   56e88:	bgt	54210 <fputs@plt+0x42e5c>
   56e8c:	ldrb	r0, [r7]
   56e90:	mov	r5, #0
   56e94:	cmp	r0, #9
   56e98:	bne	54210 <fputs@plt+0x42e5c>
   56e9c:	ldr	r1, [sp, #100]	; 0x64
   56ea0:	ldr	r2, [sp, #88]	; 0x58
   56ea4:	mov	r0, r4
   56ea8:	bl	72a34 <fputs@plt+0x61680>
   56eac:	b	54210 <fputs@plt+0x42e5c>
   56eb0:	ldr	r2, [r4, #72]	; 0x48
   56eb4:	mov	r1, #57	; 0x39
   56eb8:	mov	r3, #0
   56ebc:	add	r0, r2, #2
   56ec0:	str	r2, [sp, #88]	; 0x58
   56ec4:	str	r0, [r4, #72]	; 0x48
   56ec8:	mov	r0, #0
   56ecc:	str	r0, [sp]
   56ed0:	ldr	r0, [sp, #116]	; 0x74
   56ed4:	bl	4a1bc <fputs@plt+0x38e08>
   56ed8:	mov	r1, sl
   56edc:	str	r0, [sl, #20]
   56ee0:	mov	r0, r1
   56ee4:	ldr	r1, [r1, #52]	; 0x34
   56ee8:	cmp	r1, #0
   56eec:	bne	56ee0 <fputs@plt+0x45b2c>
   56ef0:	ldr	r1, [r0, #8]
   56ef4:	sub	r2, fp, #80	; 0x50
   56ef8:	orr	r1, r1, #16
   56efc:	str	r1, [r0, #8]
   56f00:	ldr	r0, [sp, #88]	; 0x58
   56f04:	mov	r1, r9
   56f08:	str	r0, [fp, #-76]	; 0xffffffb4
   56f0c:	mov	r0, #1
   56f10:	strh	r0, [fp, #-80]	; 0xffffffb0
   56f14:	mov	r0, #0
   56f18:	str	r0, [fp, #-72]	; 0xffffffb8
   56f1c:	str	r0, [fp, #-68]	; 0xffffffbc
   56f20:	ldr	r0, [r4, #472]	; 0x1d8
   56f24:	str	r0, [sp, #100]	; 0x64
   56f28:	mov	r0, r4
   56f2c:	bl	540f0 <fputs@plt+0x42d3c>
   56f30:	cmp	r0, #0
   56f34:	beq	57028 <fputs@plt+0x45c74>
   56f38:	mov	r5, r0
   56f3c:	ldr	r6, [sp, #112]	; 0x70
   56f40:	ldr	r7, [sp, #108]	; 0x6c
   56f44:	ldr	r8, [sp, #104]	; 0x68
   56f48:	b	55140 <fputs@plt+0x43d8c>
   56f4c:	ldr	r5, [r2, #24]
   56f50:	ldrb	r2, [r5, #42]	; 0x2a
   56f54:	tst	r2, #16
   56f58:	bne	55738 <fputs@plt+0x44384>
   56f5c:	cmp	r0, #0
   56f60:	beq	55738 <fputs@plt+0x44384>
   56f64:	ldr	r1, [r1, #4]
   56f68:	ldr	r1, [r1]
   56f6c:	ldrb	r2, [r1]
   56f70:	cmp	r2, #153	; 0x99
   56f74:	bne	55738 <fputs@plt+0x44384>
   56f78:	ldr	r2, [sp, #192]	; 0xc0
   56f7c:	ldr	r2, [r2, #4]
   56f80:	ldrb	r2, [r2, #3]
   56f84:	tst	r2, #1
   56f88:	cmpne	r5, #0
   56f8c:	beq	55738 <fputs@plt+0x44384>
   56f90:	ldr	r1, [r1, #4]
   56f94:	ands	r1, r1, #16
   56f98:	bne	55738 <fputs@plt+0x44384>
   56f9c:	ldr	r0, [r5, #64]	; 0x40
   56fa0:	cmp	r0, #0
   56fa4:	beq	57314 <fputs@plt+0x45f60>
   56fa8:	ldr	r2, [r4]
   56fac:	ldr	r1, [r2, #20]
   56fb0:	cmp	r1, #1
   56fb4:	blt	57320 <fputs@plt+0x45f6c>
   56fb8:	ldr	r2, [r2, #16]
   56fbc:	mov	r9, #0
   56fc0:	add	r2, r2, #12
   56fc4:	ldr	r3, [r2, r9, lsl #4]
   56fc8:	cmp	r3, r0
   56fcc:	beq	57324 <fputs@plt+0x45f70>
   56fd0:	add	r9, r9, #1
   56fd4:	cmp	r9, r1
   56fd8:	blt	56fc4 <fputs@plt+0x45c10>
   56fdc:	b	57324 <fputs@plt+0x45f70>
   56fe0:	mov	r8, #1
   56fe4:	ldr	r6, [sp, #116]	; 0x74
   56fe8:	mov	r1, r5
   56fec:	mov	r2, #0
   56ff0:	mov	r0, r6
   56ff4:	bl	65680 <fputs@plt+0x542cc>
   56ff8:	mov	r9, r0
   56ffc:	ldrb	r0, [r6, #69]	; 0x45
   57000:	cmp	r0, #0
   57004:	bne	55934 <fputs@plt+0x44580>
   57008:	ldr	r1, [r9, #4]
   5700c:	subs	r0, r8, #1
   57010:	movwne	r0, #1
   57014:	strb	r0, [r1, #12]
   57018:	ldr	r0, [r1]
   5701c:	mov	r1, #152	; 0x98
   57020:	strb	r1, [r0]
   57024:	b	55934 <fputs@plt+0x44580>
   57028:	ldr	r0, [sp, #88]	; 0x58
   5702c:	mov	r5, #0
   57030:	mov	r1, #57	; 0x39
   57034:	mov	r3, #0
   57038:	str	r5, [sp]
   5703c:	add	r8, r0, #1
   57040:	ldr	r0, [sp, #116]	; 0x74
   57044:	mov	r2, r8
   57048:	bl	4a1bc <fputs@plt+0x38e08>
   5704c:	str	r0, [sl, #24]
   57050:	str	r5, [sl, #48]	; 0x30
   57054:	sub	r2, fp, #80	; 0x50
   57058:	mov	r1, sl
   5705c:	str	r8, [sp, #80]	; 0x50
   57060:	ldr	r0, [sl, #60]	; 0x3c
   57064:	ldr	r6, [sl, #56]	; 0x38
   57068:	str	r5, [sl, #56]	; 0x38
   5706c:	str	r5, [sl, #60]	; 0x3c
   57070:	str	r8, [fp, #-76]	; 0xffffffb4
   57074:	str	r0, [sp, #84]	; 0x54
   57078:	ldr	r0, [r4, #472]	; 0x1d8
   5707c:	str	r0, [sp, #96]	; 0x60
   57080:	mov	r0, r4
   57084:	bl	540f0 <fputs@plt+0x42d3c>
   57088:	mov	r5, r0
   5708c:	ldr	r0, [sl, #48]	; 0x30
   57090:	str	r9, [sl, #48]	; 0x30
   57094:	ldrsh	r1, [sl, #6]
   57098:	str	r0, [sp, #92]	; 0x5c
   5709c:	ldrsh	r0, [r9, #6]
   570a0:	cmp	r1, r0
   570a4:	strhgt	r0, [sl, #6]
   570a8:	ldr	r0, [sp, #104]	; 0x68
   570ac:	ldr	r1, [sl, #56]	; 0x38
   570b0:	bl	48008 <fputs@plt+0x36c54>
   570b4:	ldr	r0, [sp, #84]	; 0x54
   570b8:	str	r6, [sl, #56]	; 0x38
   570bc:	str	r0, [sl, #60]	; 0x3c
   570c0:	ldrb	r0, [sp, #120]	; 0x78
   570c4:	cmp	r0, #9
   570c8:	bne	570f0 <fputs@plt+0x45d3c>
   570cc:	mov	r1, sl
   570d0:	mov	r0, r1
   570d4:	ldr	r1, [r1, #48]	; 0x30
   570d8:	cmp	r1, #0
   570dc:	bne	570d0 <fputs@plt+0x45d1c>
   570e0:	ldr	r2, [r0]
   570e4:	ldr	r1, [r0, #28]
   570e8:	mov	r0, r4
   570ec:	bl	72a34 <fputs@plt+0x61680>
   570f0:	ldr	r6, [sp, #116]	; 0x74
   570f4:	mov	r0, r6
   570f8:	bl	62b34 <fputs@plt+0x51780>
   570fc:	mov	r8, r0
   57100:	mov	r0, r6
   57104:	bl	62b34 <fputs@plt+0x51780>
   57108:	str	r0, [sp, #84]	; 0x54
   5710c:	mov	r0, r4
   57110:	mov	r1, sl
   57114:	mov	r2, r8
   57118:	bl	6cc84 <fputs@plt+0x5b8d0>
   5711c:	ldr	r2, [sp, #88]	; 0x58
   57120:	mov	r0, #0
   57124:	mov	r1, #108	; 0x6c
   57128:	mov	r3, r8
   5712c:	str	r8, [sp, #76]	; 0x4c
   57130:	str	r0, [sp]
   57134:	mov	r0, r6
   57138:	bl	4a1bc <fputs@plt+0x38e08>
   5713c:	ldrb	r0, [r4, #19]
   57140:	cmp	r0, #0
   57144:	beq	57160 <fputs@plt+0x45dac>
   57148:	sub	r0, r0, #1
   5714c:	strb	r0, [r4, #19]
   57150:	uxtb	r0, r0
   57154:	add	r0, r4, r0, lsl #2
   57158:	ldr	r9, [r0, #28]
   5715c:	b	5716c <fputs@plt+0x45db8>
   57160:	ldr	r0, [r4, #76]	; 0x4c
   57164:	add	r9, r0, #1
   57168:	str	r9, [r4, #76]	; 0x4c
   5716c:	ldr	r6, [sp, #116]	; 0x74
   57170:	ldr	r2, [sp, #88]	; 0x58
   57174:	mov	r8, #0
   57178:	mov	r1, #101	; 0x65
   5717c:	mov	r3, r9
   57180:	str	r8, [sp]
   57184:	mov	r0, r6
   57188:	bl	4a1bc <fputs@plt+0x38e08>
   5718c:	ldr	r2, [sp, #80]	; 0x50
   57190:	ldr	r3, [sp, #84]	; 0x54
   57194:	str	r0, [sp, #72]	; 0x48
   57198:	mov	r0, r6
   5719c:	mov	r1, #68	; 0x44
   571a0:	str	r9, [sp]
   571a4:	bl	4a1bc <fputs@plt+0x38e08>
   571a8:	mov	r1, r0
   571ac:	mov	r0, r6
   571b0:	mov	r2, #0
   571b4:	mvn	r3, #13
   571b8:	bl	1d530 <fputs@plt+0xc17c>
   571bc:	cmp	r9, #0
   571c0:	beq	57230 <fputs@plt+0x45e7c>
   571c4:	ldrb	r0, [r4, #19]
   571c8:	cmp	r0, #7
   571cc:	bhi	57230 <fputs@plt+0x45e7c>
   571d0:	add	r1, r4, #130	; 0x82
   571d4:	mov	r2, #0
   571d8:	ldr	r3, [r1, #6]
   571dc:	cmp	r3, r9
   571e0:	beq	57228 <fputs@plt+0x45e74>
   571e4:	add	r2, r2, #1
   571e8:	add	r1, r1, #20
   571ec:	cmp	r2, #10
   571f0:	bcc	571d8 <fputs@plt+0x45e24>
   571f4:	add	r1, r0, #1
   571f8:	add	r0, r4, r0, lsl #2
   571fc:	strb	r1, [r4, #19]
   57200:	str	r9, [r0, #28]
   57204:	b	57230 <fputs@plt+0x45e7c>
   57208:	ldr	r2, [sp, #116]	; 0x74
   5720c:	cmp	r7, #0
   57210:	movge	r1, r7
   57214:	add	r1, r1, r1, lsl #2
   57218:	ldr	r2, [r2, #4]
   5721c:	add	r1, r2, r1, lsl #2
   57220:	str	r0, [r1, #8]
   57224:	b	5580c <fputs@plt+0x44458>
   57228:	mov	r0, #1
   5722c:	strb	r0, [r1]
   57230:	ldr	r0, [sp, #84]	; 0x54
   57234:	ldr	r2, [sl]
   57238:	ldr	r3, [sp, #88]	; 0x58
   5723c:	mov	r1, sl
   57240:	str	r8, [sp]
   57244:	str	r8, [sp, #4]
   57248:	str	r7, [sp, #8]
   5724c:	str	r0, [sp, #12]
   57250:	ldr	r0, [sp, #76]	; 0x4c
   57254:	str	r0, [sp, #16]
   57258:	mov	r0, r4
   5725c:	bl	70d34 <fputs@plt+0x5f980>
   57260:	ldr	r0, [sp, #116]	; 0x74
   57264:	ldr	r6, [sp, #116]	; 0x74
   57268:	mov	r7, #0
   5726c:	ldr	r0, [r0, #24]
   57270:	ldr	r1, [r0, #120]	; 0x78
   57274:	cmp	r1, #0
   57278:	ldrne	r2, [sp, #116]	; 0x74
   5727c:	ldrne	r3, [sp, #84]	; 0x54
   57280:	ldrne	r2, [r2, #32]
   57284:	mvnne	r3, r3
   57288:	strne	r2, [r1, r3, lsl #2]
   5728c:	ldr	r2, [sp, #88]	; 0x58
   57290:	ldr	r3, [sp, #72]	; 0x48
   57294:	ldr	r1, [r6, #32]
   57298:	sub	r1, r1, #1
   5729c:	str	r1, [r0, #96]	; 0x60
   572a0:	mov	r0, r6
   572a4:	mov	r1, #7
   572a8:	str	r7, [sp]
   572ac:	bl	4a1bc <fputs@plt+0x38e08>
   572b0:	ldr	r0, [r6, #24]
   572b4:	ldr	r6, [sp, #116]	; 0x74
   572b8:	ldr	r1, [r0, #120]	; 0x78
   572bc:	cmp	r1, #0
   572c0:	ldrne	r2, [sp, #116]	; 0x74
   572c4:	ldrne	r3, [sp, #76]	; 0x4c
   572c8:	ldrne	r2, [r2, #32]
   572cc:	mvnne	r3, r3
   572d0:	strne	r2, [r1, r3, lsl #2]
   572d4:	ldr	r2, [sp, #80]	; 0x50
   572d8:	mov	r3, #0
   572dc:	ldr	r1, [r6, #32]
   572e0:	sub	r1, r1, #1
   572e4:	str	r1, [r0, #96]	; 0x60
   572e8:	mov	r0, r6
   572ec:	mov	r1, #61	; 0x3d
   572f0:	str	r7, [sp]
   572f4:	bl	4a1bc <fputs@plt+0x38e08>
   572f8:	mov	r0, r6
   572fc:	str	r7, [sp]
   57300:	ldr	r2, [sp, #88]	; 0x58
   57304:	mov	r1, #61	; 0x3d
   57308:	mov	r3, #0
   5730c:	bl	4a1bc <fputs@plt+0x38e08>
   57310:	b	5580c <fputs@plt+0x44458>
   57314:	movw	r9, #48576	; 0xbdc0
   57318:	movt	r9, #65520	; 0xfff0
   5731c:	b	57324 <fputs@plt+0x45f70>
   57320:	mov	r9, #0
   57324:	ldr	r0, [r4, #72]	; 0x48
   57328:	mov	r1, r9
   5732c:	mov	r8, r0
   57330:	add	r0, r0, #1
   57334:	str	r0, [r4, #72]	; 0x48
   57338:	ldr	r0, [r5, #28]
   5733c:	str	r0, [sp, #92]	; 0x5c
   57340:	mov	r0, r4
   57344:	bl	66394 <fputs@plt+0x54fe0>
   57348:	ldr	r0, [r5]
   5734c:	ldr	r2, [r5, #28]
   57350:	mov	r1, r9
   57354:	mov	r3, #0
   57358:	mov	r7, #0
   5735c:	str	r0, [sp]
   57360:	mov	r0, r4
   57364:	bl	60b20 <fputs@plt+0x4f76c>
   57368:	ldrb	r1, [r5, #42]	; 0x2a
   5736c:	ldr	r0, [r5, #8]
   57370:	tst	r1, #32
   57374:	beq	573f0 <fputs@plt+0x4603c>
   57378:	cmp	r0, #0
   5737c:	beq	57424 <fputs@plt+0x46070>
   57380:	mov	r7, r0
   57384:	ldrb	r1, [r7, #55]	; 0x37
   57388:	and	r1, r1, #3
   5738c:	cmp	r1, #2
   57390:	beq	573f0 <fputs@plt+0x4603c>
   57394:	ldr	r7, [r7, #20]
   57398:	cmp	r7, #0
   5739c:	bne	57384 <fputs@plt+0x45fd0>
   573a0:	mov	r7, #0
   573a4:	b	573f0 <fputs@plt+0x4603c>
   573a8:	ldrb	r1, [r0, #55]	; 0x37
   573ac:	tst	r1, #4
   573b0:	bne	573ec <fputs@plt+0x46038>
   573b4:	ldrsh	r1, [r0, #48]	; 0x30
   573b8:	ldrsh	r2, [r5, #40]	; 0x28
   573bc:	cmp	r1, r2
   573c0:	bge	573ec <fputs@plt+0x46038>
   573c4:	ldr	r2, [r0, #36]	; 0x24
   573c8:	cmp	r2, #0
   573cc:	bne	573ec <fputs@plt+0x46038>
   573d0:	cmp	r7, #0
   573d4:	beq	573e8 <fputs@plt+0x46034>
   573d8:	ldrsh	r2, [r7, #48]	; 0x30
   573dc:	cmp	r1, r2
   573e0:	movlt	r7, r0
   573e4:	b	573ec <fputs@plt+0x46038>
   573e8:	mov	r7, r0
   573ec:	ldr	r0, [r0, #20]
   573f0:	cmp	r0, #0
   573f4:	bne	573a8 <fputs@plt+0x45ff4>
   573f8:	cmp	r7, #0
   573fc:	beq	57424 <fputs@plt+0x46070>
   57400:	ldr	r0, [r7, #44]	; 0x2c
   57404:	mov	r1, r7
   57408:	str	r0, [sp, #92]	; 0x5c
   5740c:	mov	r0, r4
   57410:	bl	60c28 <fputs@plt+0x4f874>
   57414:	str	r0, [sp, #96]	; 0x60
   57418:	mov	r0, #0
   5741c:	str	r0, [sp, #84]	; 0x54
   57420:	b	57438 <fputs@plt+0x46084>
   57424:	mov	r0, #1
   57428:	mov	r7, #0
   5742c:	str	r0, [sp, #84]	; 0x54
   57430:	mov	r0, #0
   57434:	str	r0, [sp, #96]	; 0x60
   57438:	ldr	r6, [sp, #104]	; 0x68
   5743c:	ldr	r3, [sp, #92]	; 0x5c
   57440:	mov	r1, #54	; 0x36
   57444:	mov	r2, r8
   57448:	str	r9, [sp]
   5744c:	mov	r0, r6
   57450:	bl	4a1bc <fputs@plt+0x38e08>
   57454:	mov	r1, r0
   57458:	mov	r0, r6
   5745c:	mov	r2, #1
   57460:	mvn	r3, #13
   57464:	bl	1d530 <fputs@plt+0xc17c>
   57468:	ldr	r0, [sp, #96]	; 0x60
   5746c:	cmp	r0, #0
   57470:	beq	57488 <fputs@plt+0x460d4>
   57474:	ldr	r0, [sp, #104]	; 0x68
   57478:	ldr	r2, [sp, #96]	; 0x60
   5747c:	mvn	r1, #0
   57480:	mvn	r3, #5
   57484:	bl	1d530 <fputs@plt+0xc17c>
   57488:	ldr	r0, [sp, #192]	; 0xc0
   5748c:	ldr	r6, [sp, #104]	; 0x68
   57490:	mov	r9, #0
   57494:	mov	r1, #50	; 0x32
   57498:	mov	r2, r8
   5749c:	ldr	r3, [r0, #8]
   574a0:	mov	r0, r6
   574a4:	str	r9, [sp]
   574a8:	bl	4a1bc <fputs@plt+0x38e08>
   574ac:	mov	r0, r6
   574b0:	mov	r1, #61	; 0x3d
   574b4:	mov	r2, r8
   574b8:	mov	r3, #0
   574bc:	str	r9, [sp]
   574c0:	bl	4a1bc <fputs@plt+0x38e08>
   574c4:	ldrb	r0, [r4, #453]	; 0x1c5
   574c8:	cmp	r0, #2
   574cc:	bne	559b0 <fputs@plt+0x445fc>
   574d0:	ldr	r0, [sp, #84]	; 0x54
   574d4:	cmp	r0, #0
   574d8:	beq	574e8 <fputs@plt+0x46134>
   574dc:	ldr	r2, [r5]
   574e0:	ldr	r0, [r4]
   574e4:	b	57518 <fputs@plt+0x46164>
   574e8:	ldrb	r0, [r5, #42]	; 0x2a
   574ec:	tst	r0, #32
   574f0:	bne	57500 <fputs@plt+0x4614c>
   574f4:	ldr	r2, [r5]
   574f8:	ldr	r0, [r4]
   574fc:	b	57528 <fputs@plt+0x46174>
   57500:	ldrb	r1, [r7, #55]	; 0x37
   57504:	ldr	r2, [r5]
   57508:	ldr	r0, [r4]
   5750c:	and	r1, r1, #3
   57510:	cmp	r1, #2
   57514:	bne	57528 <fputs@plt+0x46174>
   57518:	movw	r3, #39819	; 0x9b8b
   5751c:	movt	r3, #8
   57520:	mov	r1, r3
   57524:	b	57534 <fputs@plt+0x46180>
   57528:	ldr	r1, [r7]
   5752c:	movw	r3, #8830	; 0x227e
   57530:	movt	r3, #9
   57534:	str	r1, [sp]
   57538:	movw	r1, #8812	; 0x226c
   5753c:	movt	r1, #9
   57540:	bl	1d380 <fputs@plt+0xbfcc>
   57544:	ldr	r5, [r4, #8]
   57548:	ldr	r2, [r4, #468]	; 0x1d4
   5754c:	mov	r6, r0
   57550:	mov	r9, #0
   57554:	mov	r1, #161	; 0xa1
   57558:	mov	r3, #0
   5755c:	str	r9, [sp]
   57560:	mov	r0, r5
   57564:	bl	4a1bc <fputs@plt+0x38e08>
   57568:	mov	r1, r0
   5756c:	mov	r0, r5
   57570:	mov	r2, r6
   57574:	mvn	r3, #0
   57578:	bl	1d530 <fputs@plt+0xc17c>
   5757c:	b	559b0 <fputs@plt+0x445fc>
   57580:	ldr	r3, [r1, #48]	; 0x30
   57584:	cmp	r3, #0
   57588:	bxeq	lr
   5758c:	push	{fp, lr}
   57590:	mov	fp, sp
   57594:	mov	ip, #0
   57598:	str	ip, [r1, #52]	; 0x34
   5759c:	ldr	r2, [r1, #8]
   575a0:	orr	r2, r2, #128	; 0x80
   575a4:	str	r2, [r1, #8]
   575a8:	mov	r2, r1
   575ac:	str	r2, [r3, #52]	; 0x34
   575b0:	add	ip, ip, #1
   575b4:	ldr	r2, [r3, #8]
   575b8:	ldr	lr, [r3, #48]	; 0x30
   575bc:	orr	r2, r2, #128	; 0x80
   575c0:	cmp	lr, #0
   575c4:	str	r2, [r3, #8]
   575c8:	mov	r2, r3
   575cc:	mov	r3, lr
   575d0:	bne	575ac <fputs@plt+0x461f8>
   575d4:	ldrb	r1, [r1, #9]
   575d8:	tst	r1, #2
   575dc:	pop	{fp, lr}
   575e0:	bne	575f8 <fputs@plt+0x46244>
   575e4:	ldr	r1, [r0]
   575e8:	ldr	r1, [r1, #108]	; 0x6c
   575ec:	cmp	r1, #1
   575f0:	cmpge	ip, r1
   575f4:	bge	575fc <fputs@plt+0x46248>
   575f8:	bx	lr
   575fc:	movw	r1, #8870	; 0x22a6
   57600:	movt	r1, #9
   57604:	b	1d2fc <fputs@plt+0xbf48>
   57608:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5760c:	add	fp, sp, #24
   57610:	ldr	r5, [r0]
   57614:	ldr	r7, [fp, #20]
   57618:	ldr	r8, [fp, #16]
   5761c:	ldr	r9, [fp, #12]
   57620:	cmp	r1, #0
   57624:	bne	5765c <fputs@plt+0x462a8>
   57628:	cmp	r8, #0
   5762c:	cmpeq	r7, #0
   57630:	beq	5765c <fputs@plt+0x462a8>
   57634:	movw	r1, #6571	; 0x19ab
   57638:	movw	r2, #8940	; 0x22ec
   5763c:	cmp	r8, #0
   57640:	movt	r1, #9
   57644:	movt	r2, #9
   57648:	movne	r2, r1
   5764c:	movw	r1, #8904	; 0x22c8
   57650:	movt	r1, #9
   57654:	bl	1d2fc <fputs@plt+0xbf48>
   57658:	b	576bc <fputs@plt+0x46308>
   5765c:	mov	r0, r5
   57660:	bl	57ae4 <fputs@plt+0x46730>
   57664:	cmp	r0, #0
   57668:	beq	576bc <fputs@plt+0x46308>
   5766c:	mov	r6, r0
   57670:	ldr	r0, [r0]
   57674:	cmp	r0, #0
   57678:	beq	576bc <fputs@plt+0x46308>
   5767c:	ldr	r1, [fp, #8]
   57680:	sub	r4, r0, #1
   57684:	ldr	r2, [r1, #4]
   57688:	cmp	r2, #0
   5768c:	beq	576a4 <fputs@plt+0x462f0>
   57690:	mov	r0, r5
   57694:	bl	669ec <fputs@plt+0x55638>
   57698:	add	r1, r4, r4, lsl #3
   5769c:	add	r1, r6, r1, lsl #3
   576a0:	str	r0, [r1, #20]
   576a4:	add	r0, r4, r4, lsl #3
   576a8:	add	r0, r6, r0, lsl #3
   576ac:	str	r9, [r0, #28]
   576b0:	str	r8, [r0, #56]	; 0x38
   576b4:	str	r7, [r0, #60]	; 0x3c
   576b8:	b	576e8 <fputs@plt+0x46334>
   576bc:	mov	r0, r5
   576c0:	mov	r1, r8
   576c4:	bl	48008 <fputs@plt+0x36c54>
   576c8:	mov	r0, r5
   576cc:	mov	r1, r7
   576d0:	bl	4832c <fputs@plt+0x36f78>
   576d4:	mov	r0, r5
   576d8:	mov	r1, r9
   576dc:	mov	r2, #1
   576e0:	bl	48128 <fputs@plt+0x36d74>
   576e4:	mov	r6, #0
   576e8:	mov	r0, r6
   576ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   576f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   576f4:	add	fp, sp, #28
   576f8:	sub	sp, sp, #84	; 0x54
   576fc:	ldr	r9, [r0]
   57700:	str	r3, [sp, #4]
   57704:	mov	r8, r2
   57708:	mov	r4, r0
   5770c:	mov	r2, #68	; 0x44
   57710:	mov	r3, #0
   57714:	mov	r6, r1
   57718:	mov	r7, #0
   5771c:	mov	r0, r9
   57720:	bl	238bc <fputs@plt+0x12508>
   57724:	mov	r5, r0
   57728:	add	lr, sp, #8
   5772c:	cmp	r0, #0
   57730:	moveq	r5, lr
   57734:	cmp	r6, #0
   57738:	bne	57774 <fputs@plt+0x463c0>
   5773c:	sub	r2, fp, #36	; 0x24
   57740:	mov	r0, r9
   57744:	mov	r1, #158	; 0x9e
   57748:	mov	r3, #0
   5774c:	str	r7, [fp, #-32]	; 0xffffffe0
   57750:	str	r7, [fp, #-36]	; 0xffffffdc
   57754:	mov	r6, lr
   57758:	bl	6704c <fputs@plt+0x55c98>
   5775c:	mov	r2, r0
   57760:	mov	r0, r4
   57764:	mov	r1, #0
   57768:	bl	57890 <fputs@plt+0x464dc>
   5776c:	mov	lr, r6
   57770:	mov	r6, r0
   57774:	mov	r0, #119	; 0x77
   57778:	add	r1, pc, #256	; 0x100
   5777c:	ldr	ip, [fp, #28]
   57780:	ldr	r7, [fp, #24]
   57784:	ldr	r3, [fp, #16]
   57788:	ldr	r2, [fp, #12]
   5778c:	ldr	sl, [fp, #8]
   57790:	cmp	r8, #0
   57794:	mov	r4, #0
   57798:	strb	r0, [r5, #4]
   5779c:	ldr	r0, [fp, #20]
   577a0:	vld1.64	{d16-d17}, [r1]
   577a4:	str	r6, [r5]
   577a8:	str	r0, [r5, #8]
   577ac:	add	r0, r5, #12
   577b0:	strh	r4, [r5, #6]
   577b4:	vst1.32	{d16-d17}, [r0]
   577b8:	bne	57820 <fputs@plt+0x4646c>
   577bc:	mov	sl, r3
   577c0:	mov	r6, ip
   577c4:	mov	r4, lr
   577c8:	cmp	r9, #0
   577cc:	beq	577e4 <fputs@plt+0x46430>
   577d0:	mov	r0, r9
   577d4:	mov	r2, #80	; 0x50
   577d8:	mov	r3, #0
   577dc:	bl	238bc <fputs@plt+0x12508>
   577e0:	b	577f0 <fputs@plt+0x4643c>
   577e4:	mov	r0, #80	; 0x50
   577e8:	mov	r1, #0
   577ec:	bl	142d0 <fputs@plt+0x2f1c>
   577f0:	mov	r8, r0
   577f4:	cmp	r0, #0
   577f8:	beq	5780c <fputs@plt+0x46458>
   577fc:	mov	r0, r8
   57800:	mov	r1, #0
   57804:	mov	r2, #80	; 0x50
   57808:	bl	11174 <memset@plt>
   5780c:	mov	r3, sl
   57810:	ldr	r2, [fp, #12]
   57814:	ldr	sl, [fp, #8]
   57818:	mov	lr, r4
   5781c:	mov	ip, r6
   57820:	ldr	r0, [sp, #4]
   57824:	str	r8, [r5, #28]
   57828:	mov	r4, #0
   5782c:	str	r0, [r5, #32]
   57830:	add	r0, r5, #40	; 0x28
   57834:	str	sl, [r5, #36]	; 0x24
   57838:	stm	r0, {r2, r3, r4}
   5783c:	add	r0, r5, #52	; 0x34
   57840:	stm	r0, {r4, r7, ip}
   57844:	str	r4, [r5, #64]	; 0x40
   57848:	ldrb	r0, [r9, #69]	; 0x45
   5784c:	cmp	r0, #0
   57850:	beq	5786c <fputs@plt+0x464b8>
   57854:	subs	r2, r5, lr
   57858:	mov	r0, r9
   5785c:	mov	r1, r5
   57860:	movwne	r2, #1
   57864:	bl	48128 <fputs@plt+0x36d74>
   57868:	b	57870 <fputs@plt+0x464bc>
   5786c:	mov	r4, r5
   57870:	mov	r0, r4
   57874:	sub	sp, fp, #28
   57878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5787c:	nop	{0}
	...
   57888:			; <UNDEFINED> instruction: 0xffffffff
   5788c:			; <UNDEFINED> instruction: 0xffffffff
   57890:	push	{r4, r5, r6, r7, fp, lr}
   57894:	add	fp, sp, #16
   57898:	ldr	r6, [r0]
   5789c:	mov	r5, r2
   578a0:	cmp	r1, #0
   578a4:	beq	578e4 <fputs@plt+0x46530>
   578a8:	ldr	r0, [r1]
   578ac:	mov	r4, r1
   578b0:	sub	r1, r0, #1
   578b4:	tst	r1, r0
   578b8:	bne	57924 <fputs@plt+0x46570>
   578bc:	ldr	r1, [r4, #4]
   578c0:	add	r0, r0, r0, lsl #2
   578c4:	mov	r3, #0
   578c8:	lsl	r2, r0, #3
   578cc:	mov	r0, r6
   578d0:	bl	2387c <fputs@plt+0x124c8>
   578d4:	cmp	r0, #0
   578d8:	beq	5794c <fputs@plt+0x46598>
   578dc:	str	r0, [r4, #4]
   578e0:	b	57924 <fputs@plt+0x46570>
   578e4:	mov	r0, r6
   578e8:	mov	r2, #8
   578ec:	mov	r3, #0
   578f0:	mov	r7, #0
   578f4:	bl	238bc <fputs@plt+0x12508>
   578f8:	mov	r4, r0
   578fc:	cmp	r0, #0
   57900:	beq	5794c <fputs@plt+0x46598>
   57904:	mov	r0, r6
   57908:	mov	r2, #20
   5790c:	mov	r3, #0
   57910:	str	r7, [r4]
   57914:	bl	238bc <fputs@plt+0x12508>
   57918:	cmp	r0, #0
   5791c:	str	r0, [r4, #4]
   57920:	beq	5794c <fputs@plt+0x46598>
   57924:	ldr	r1, [r4]
   57928:	ldr	r0, [r4, #4]
   5792c:	vmov.i32	q8, #0	; 0x00000000
   57930:	add	r2, r1, #1
   57934:	add	r1, r1, r1, lsl #2
   57938:	str	r2, [r4]
   5793c:	str	r5, [r0, r1, lsl #2]!
   57940:	add	r0, r0, #4
   57944:	vst1.32	{d16-d17}, [r0]
   57948:	b	57968 <fputs@plt+0x465b4>
   5794c:	mov	r0, r6
   57950:	mov	r1, r5
   57954:	bl	48008 <fputs@plt+0x36c54>
   57958:	mov	r0, r6
   5795c:	mov	r1, r4
   57960:	bl	480a8 <fputs@plt+0x36cf4>
   57964:	mov	r4, #0
   57968:	mov	r0, r4
   5796c:	pop	{r4, r5, r6, r7, fp, pc}
   57970:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57974:	add	fp, sp, #28
   57978:	sub	sp, sp, #4
   5797c:	cmp	r1, #0
   57980:	beq	57a04 <fputs@plt+0x46650>
   57984:	ldr	r5, [r2]
   57988:	mov	r8, r3
   5798c:	ldm	r1, {r3, r9}
   57990:	sub	r4, r3, #1
   57994:	cmp	r5, #0
   57998:	beq	579f4 <fputs@plt+0x46640>
   5799c:	ldr	r6, [r2, #4]
   579a0:	ldr	r0, [r0]
   579a4:	mov	sl, #0
   579a8:	adds	r2, r6, #1
   579ac:	adc	r3, sl, #0
   579b0:	bl	238bc <fputs@plt+0x12508>
   579b4:	cmp	r0, #0
   579b8:	beq	579f4 <fputs@plt+0x46640>
   579bc:	mov	r1, r5
   579c0:	mov	r2, r6
   579c4:	mov	r7, r0
   579c8:	bl	1121c <memcpy@plt>
   579cc:	add	r0, r4, r4, lsl #2
   579d0:	cmp	r8, #0
   579d4:	strb	sl, [r7, r6]
   579d8:	add	r0, r9, r0, lsl #2
   579dc:	str	r7, [r0, #4]
   579e0:	beq	57a04 <fputs@plt+0x46650>
   579e4:	mov	r0, r7
   579e8:	sub	sp, fp, #28
   579ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   579f0:	b	66a60 <fputs@plt+0x556ac>
   579f4:	add	r0, r4, r4, lsl #2
   579f8:	mov	r1, #0
   579fc:	add	r0, r9, r0, lsl #2
   57a00:	str	r1, [r0, #4]
   57a04:	sub	sp, fp, #28
   57a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57a0c:	push	{r4, r5, fp, lr}
   57a10:	add	fp, sp, #8
   57a14:	sub	sp, sp, #8
   57a18:	mov	r4, r1
   57a1c:	mov	r5, r0
   57a20:	cmp	r2, #0
   57a24:	str	r2, [sp]
   57a28:	beq	57a3c <fputs@plt+0x46688>
   57a2c:	mov	r0, r2
   57a30:	bl	111f8 <strlen@plt>
   57a34:	bic	r0, r0, #-1073741824	; 0xc0000000
   57a38:	b	57a40 <fputs@plt+0x4668c>
   57a3c:	mov	r0, #0
   57a40:	str	r0, [sp, #4]
   57a44:	mov	r2, sp
   57a48:	mov	r0, r5
   57a4c:	mov	r1, r4
   57a50:	mov	r3, #0
   57a54:	bl	6704c <fputs@plt+0x55c98>
   57a58:	sub	sp, fp, #8
   57a5c:	pop	{r4, r5, fp, pc}
   57a60:	push	{r4, r5, fp, lr}
   57a64:	add	fp, sp, #8
   57a68:	cmp	r1, #0
   57a6c:	popeq	{r4, r5, fp, pc}
   57a70:	mov	r4, r1
   57a74:	ldr	r1, [r1]
   57a78:	cmp	r1, #1
   57a7c:	blt	57ac8 <fputs@plt+0x46714>
   57a80:	ldr	r3, [r2, #4]
   57a84:	sub	r5, r1, #1
   57a88:	cmp	r3, #1
   57a8c:	ldreq	r1, [r2]
   57a90:	cmpeq	r1, #0
   57a94:	beq	57acc <fputs@plt+0x46718>
   57a98:	ldr	r0, [r0]
   57a9c:	mov	r1, r2
   57aa0:	bl	669ec <fputs@plt+0x55638>
   57aa4:	add	r1, r5, r5, lsl #3
   57aa8:	cmp	r0, #0
   57aac:	add	r1, r4, r1, lsl #3
   57ab0:	str	r0, [r1, #72]	; 0x48
   57ab4:	movwne	r0, #1
   57ab8:	ldrb	r2, [r1, #45]	; 0x2d
   57abc:	and	r2, r2, #253	; 0xfd
   57ac0:	orr	r0, r2, r0, lsl #1
   57ac4:	strb	r0, [r1, #45]	; 0x2d
   57ac8:	pop	{r4, r5, fp, pc}
   57acc:	add	r0, r5, r5, lsl #3
   57ad0:	add	r0, r4, r0, lsl #3
   57ad4:	ldrb	r1, [r0, #45]	; 0x2d
   57ad8:	orr	r1, r1, #1
   57adc:	strb	r1, [r0, #45]	; 0x2d
   57ae0:	pop	{r4, r5, fp, pc}
   57ae4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   57ae8:	add	fp, sp, #24
   57aec:	mov	r7, r3
   57af0:	mov	r8, r2
   57af4:	mov	r4, r0
   57af8:	cmp	r1, #0
   57afc:	bne	57b2c <fputs@plt+0x46778>
   57b00:	mov	r0, r4
   57b04:	mov	r2, #80	; 0x50
   57b08:	mov	r3, #0
   57b0c:	mov	r6, #0
   57b10:	bl	238bc <fputs@plt+0x12508>
   57b14:	cmp	r0, #0
   57b18:	beq	57bbc <fputs@plt+0x46808>
   57b1c:	mov	r1, r0
   57b20:	mov	r0, #0
   57b24:	mov	r3, #1
   57b28:	stm	r1, {r0, r3}
   57b2c:	ldr	r3, [r1]
   57b30:	mov	r0, r4
   57b34:	mov	r2, #1
   57b38:	bl	72cec <fputs@plt+0x61938>
   57b3c:	mov	r6, r0
   57b40:	ldrb	r0, [r4, #69]	; 0x45
   57b44:	cmp	r0, #0
   57b48:	beq	57b60 <fputs@plt+0x467ac>
   57b4c:	mov	r0, r4
   57b50:	mov	r1, r6
   57b54:	bl	481e0 <fputs@plt+0x36e2c>
   57b58:	mov	r6, #0
   57b5c:	b	57bbc <fputs@plt+0x46808>
   57b60:	ldr	r0, [r6]
   57b64:	cmp	r7, #0
   57b68:	sub	r9, r0, #1
   57b6c:	beq	57b80 <fputs@plt+0x467cc>
   57b70:	ldr	r5, [r7]
   57b74:	cmp	r5, #0
   57b78:	movne	r5, r7
   57b7c:	b	57b84 <fputs@plt+0x467d0>
   57b80:	mov	r5, #0
   57b84:	cmp	r5, #0
   57b88:	mov	r1, r5
   57b8c:	mov	r0, r4
   57b90:	moveq	r1, r8
   57b94:	bl	669ec <fputs@plt+0x55638>
   57b98:	cmp	r5, #0
   57b9c:	add	r1, r9, r9, lsl #3
   57ba0:	add	r7, r6, r1, lsl #3
   57ba4:	movne	r5, r8
   57ba8:	str	r0, [r7, #16]
   57bac:	mov	r0, r4
   57bb0:	mov	r1, r5
   57bb4:	bl	669ec <fputs@plt+0x55638>
   57bb8:	str	r0, [r7, #12]
   57bbc:	mov	r0, r6
   57bc0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   57bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57bc8:	add	fp, sp, #28
   57bcc:	sub	sp, sp, #44	; 0x2c
   57bd0:	add	ip, sp, #32
   57bd4:	cmp	r1, #0
   57bd8:	mov	r4, #0
   57bdc:	stm	ip, {r1, r2, r3}
   57be0:	str	r0, [sp, #28]
   57be4:	str	r2, [sp, #24]
   57be8:	str	r1, [sp, #20]
   57bec:	str	r3, [sp, #16]
   57bf0:	beq	57c88 <fputs@plt+0x468d4>
   57bf4:	movw	r7, #60466	; 0xec32
   57bf8:	movw	r8, #60432	; 0xec10
   57bfc:	mov	r2, #0
   57c00:	mov	r6, r1
   57c04:	movt	r7, #8
   57c08:	movt	r8, #8
   57c0c:	ldr	r5, [r6, #4]
   57c10:	mov	sl, #0
   57c14:	str	r2, [sp, #12]
   57c18:	add	r0, sl, sl, lsl #1
   57c1c:	add	r9, r7, r0
   57c20:	ldrb	r1, [r9, #1]
   57c24:	cmp	r5, r1
   57c28:	bne	57c48 <fputs@plt+0x46894>
   57c2c:	ldrb	r0, [r7, r0]
   57c30:	mov	r2, r5
   57c34:	add	r1, r8, r0
   57c38:	ldr	r0, [r6]
   57c3c:	bl	1343c <fputs@plt+0x2088>
   57c40:	cmp	r0, #0
   57c44:	beq	57c58 <fputs@plt+0x468a4>
   57c48:	add	sl, sl, #1
   57c4c:	cmp	sl, #7
   57c50:	bcc	57c18 <fputs@plt+0x46864>
   57c54:	b	57c84 <fputs@plt+0x468d0>
   57c58:	ldr	r2, [sp, #12]
   57c5c:	ldrb	r0, [r9, #2]
   57c60:	add	r2, r2, #1
   57c64:	orr	r4, r4, r0
   57c68:	cmp	r2, #2
   57c6c:	bhi	57c88 <fputs@plt+0x468d4>
   57c70:	add	r0, sp, #32
   57c74:	ldr	r6, [r0, r2, lsl #2]
   57c78:	cmp	r6, #0
   57c7c:	bne	57c0c <fputs@plt+0x46858>
   57c80:	b	57c88 <fputs@plt+0x468d4>
   57c84:	orr	r4, r4, #64	; 0x40
   57c88:	and	r0, r4, #33	; 0x21
   57c8c:	cmp	r0, #33	; 0x21
   57c90:	beq	57cc0 <fputs@plt+0x4690c>
   57c94:	ands	r0, r4, #64	; 0x40
   57c98:	bne	57cc0 <fputs@plt+0x4690c>
   57c9c:	tst	r4, #32
   57ca0:	andne	r0, r4, #24
   57ca4:	cmpne	r0, #8
   57ca8:	beq	57cf4 <fputs@plt+0x46940>
   57cac:	ldr	r0, [sp, #28]
   57cb0:	movw	r1, #8990	; 0x231e
   57cb4:	movt	r1, #9
   57cb8:	bl	1d2fc <fputs@plt+0xbf48>
   57cbc:	b	57cf0 <fputs@plt+0x4693c>
   57cc0:	ldr	r1, [sp, #16]
   57cc4:	movw	r0, #6674	; 0x1a12
   57cc8:	movt	r0, #9
   57ccc:	cmp	r1, #0
   57cd0:	addeq	r0, r0, #1
   57cd4:	stm	sp, {r0, r1}
   57cd8:	movw	r1, #8946	; 0x22f2
   57cdc:	ldr	r0, [sp, #28]
   57ce0:	ldr	r2, [sp, #20]
   57ce4:	ldr	r3, [sp, #24]
   57ce8:	movt	r1, #9
   57cec:	bl	1d2fc <fputs@plt+0xbf48>
   57cf0:	mov	r4, #1
   57cf4:	mov	r0, r4
   57cf8:	sub	sp, fp, #28
   57cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57d00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57d04:	add	fp, sp, #28
   57d08:	sub	sp, sp, #156	; 0x9c
   57d0c:	mov	r9, #0
   57d10:	mov	r8, r0
   57d14:	mov	r4, r2
   57d18:	mov	r7, r1
   57d1c:	str	r9, [fp, #-32]	; 0xffffffe0
   57d20:	str	r9, [fp, #-36]	; 0xffffffdc
   57d24:	ldr	r5, [r0]
   57d28:	ldr	r0, [r0, #68]	; 0x44
   57d2c:	cmp	r0, #0
   57d30:	bne	57d40 <fputs@plt+0x4698c>
   57d34:	ldrb	r0, [r5, #69]	; 0x45
   57d38:	cmp	r0, #0
   57d3c:	beq	57d6c <fputs@plt+0x469b8>
   57d40:	mov	r0, r5
   57d44:	mov	r1, r7
   57d48:	bl	481e0 <fputs@plt+0x36e2c>
   57d4c:	mov	r0, r5
   57d50:	mov	r1, r4
   57d54:	bl	48008 <fputs@plt+0x36c54>
   57d58:	mov	r0, r5
   57d5c:	mov	r1, r9
   57d60:	bl	13ce4 <fputs@plt+0x2930>
   57d64:	sub	sp, fp, #28
   57d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57d6c:	mov	r0, r8
   57d70:	mov	r1, r7
   57d74:	bl	6b76c <fputs@plt+0x5a3b8>
   57d78:	cmp	r0, #0
   57d7c:	beq	57d40 <fputs@plt+0x4698c>
   57d80:	mov	r6, r0
   57d84:	mov	r9, #0
   57d88:	mov	r0, r8
   57d8c:	mov	r2, #109	; 0x6d
   57d90:	mov	r3, #0
   57d94:	mov	r1, r6
   57d98:	str	r9, [sp]
   57d9c:	bl	7c1cc <fputs@plt+0x6ae18>
   57da0:	ldr	sl, [r6, #12]
   57da4:	mov	r1, #1
   57da8:	cmp	r0, #0
   57dac:	str	r0, [fp, #-76]	; 0xffffffb4
   57db0:	bne	57dd4 <fputs@plt+0x46a20>
   57db4:	mov	r0, r8
   57db8:	mov	r1, r6
   57dbc:	mov	r2, #0
   57dc0:	mov	r3, #0
   57dc4:	bl	7c264 <fputs@plt+0x6aeb0>
   57dc8:	mov	r1, r0
   57dcc:	cmp	r0, #0
   57dd0:	movwne	r1, #1
   57dd4:	str	r1, [fp, #-80]	; 0xffffffb0
   57dd8:	mov	r0, r8
   57ddc:	mov	r1, r6
   57de0:	bl	6a8a0 <fputs@plt+0x594ec>
   57de4:	cmp	r0, #0
   57de8:	bne	57d40 <fputs@plt+0x4698c>
   57dec:	ldr	r2, [fp, #-76]	; 0xffffffb4
   57df0:	mov	r0, r8
   57df4:	mov	r1, r6
   57df8:	str	sl, [fp, #-84]	; 0xffffffac
   57dfc:	cmp	r2, #0
   57e00:	movwne	r2, #1
   57e04:	bl	7c394 <fputs@plt+0x6afe0>
   57e08:	cmp	r0, #0
   57e0c:	bne	57d40 <fputs@plt+0x4698c>
   57e10:	ldr	r0, [r6, #64]	; 0x40
   57e14:	cmp	r0, #0
   57e18:	beq	57e50 <fputs@plt+0x46a9c>
   57e1c:	ldr	r1, [r5, #20]
   57e20:	cmp	r1, #1
   57e24:	blt	57e5c <fputs@plt+0x46aa8>
   57e28:	ldr	r2, [r5, #16]
   57e2c:	mov	sl, #0
   57e30:	add	r2, r2, #12
   57e34:	ldr	r3, [r2, sl, lsl #4]
   57e38:	cmp	r3, r0
   57e3c:	beq	57e60 <fputs@plt+0x46aac>
   57e40:	add	sl, sl, #1
   57e44:	cmp	sl, r1
   57e48:	blt	57e34 <fputs@plt+0x46a80>
   57e4c:	b	57e60 <fputs@plt+0x46aac>
   57e50:	movw	sl, #48576	; 0xbdc0
   57e54:	movt	sl, #65520	; 0xfff0
   57e58:	b	57e60 <fputs@plt+0x46aac>
   57e5c:	mov	sl, #0
   57e60:	ldr	r0, [r5, #16]
   57e64:	ldr	r2, [r6]
   57e68:	mov	r1, #9
   57e6c:	mov	r3, #0
   57e70:	mov	r9, #0
   57e74:	ldr	r0, [r0, sl, lsl #4]
   57e78:	str	r0, [sp]
   57e7c:	mov	r0, r8
   57e80:	bl	66940 <fputs@plt+0x5558c>
   57e84:	cmp	r0, #1
   57e88:	beq	57d40 <fputs@plt+0x4698c>
   57e8c:	ldr	r9, [r8, #72]	; 0x48
   57e90:	mov	r2, r0
   57e94:	str	r7, [sp, #92]	; 0x5c
   57e98:	str	r6, [fp, #-88]	; 0xffffffa8
   57e9c:	add	r1, r9, #1
   57ea0:	str	r1, [r8, #72]	; 0x48
   57ea4:	str	r9, [r7, #52]	; 0x34
   57ea8:	mov	r7, #0
   57eac:	ldr	r0, [r6, #8]
   57eb0:	cmp	r0, #0
   57eb4:	beq	57ed8 <fputs@plt+0x46b24>
   57eb8:	mov	r7, #0
   57ebc:	ldr	r0, [r0, #20]
   57ec0:	add	r7, r7, #1
   57ec4:	cmp	r0, #0
   57ec8:	bne	57ebc <fputs@plt+0x46b08>
   57ecc:	add	r0, r9, r7
   57ed0:	add	r0, r0, #1
   57ed4:	str	r0, [r8, #72]	; 0x48
   57ed8:	ldr	r0, [fp, #-84]	; 0xffffffac
   57edc:	str	r1, [sp, #64]	; 0x40
   57ee0:	str	r2, [sp, #72]	; 0x48
   57ee4:	cmp	r0, #0
   57ee8:	beq	57f08 <fputs@plt+0x46b54>
   57eec:	ldr	r0, [r8, #496]	; 0x1f0
   57ef0:	str	r8, [sp, #88]	; 0x58
   57ef4:	str	r0, [sp, #80]	; 0x50
   57ef8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   57efc:	ldr	r0, [r0]
   57f00:	str	r0, [r8, #496]	; 0x1f0
   57f04:	b	57f18 <fputs@plt+0x46b64>
   57f08:	mov	r0, #0
   57f0c:	str	r0, [sp, #80]	; 0x50
   57f10:	mov	r0, #0
   57f14:	str	r0, [sp, #88]	; 0x58
   57f18:	mov	r0, r8
   57f1c:	bl	60898 <fputs@plt+0x4f4e4>
   57f20:	cmp	r0, #0
   57f24:	beq	580a4 <fputs@plt+0x46cf0>
   57f28:	mov	r6, r0
   57f2c:	ldrb	r0, [r8, #18]
   57f30:	str	r4, [sp, #76]	; 0x4c
   57f34:	mov	r1, sl
   57f38:	cmp	r0, #0
   57f3c:	ldrbeq	r0, [r6, #89]	; 0x59
   57f40:	orreq	r0, r0, #4
   57f44:	strbeq	r0, [r6, #89]	; 0x59
   57f48:	mov	r0, r8
   57f4c:	ldr	r4, [r8, #416]	; 0x1a0
   57f50:	bl	66394 <fputs@plt+0x54fe0>
   57f54:	cmp	r4, #0
   57f58:	mov	r1, #1
   57f5c:	moveq	r4, r8
   57f60:	ldr	r0, [r4, #336]	; 0x150
   57f64:	orr	r0, r0, r1, lsl sl
   57f68:	str	r0, [r4, #336]	; 0x150
   57f6c:	ldrb	r0, [r4, #20]
   57f70:	orr	r0, r0, #1
   57f74:	strb	r0, [r4, #20]
   57f78:	ldr	r0, [fp, #-84]	; 0xffffffac
   57f7c:	ldr	r4, [sp, #76]	; 0x4c
   57f80:	cmp	r0, #0
   57f84:	beq	57fa4 <fputs@plt+0x46bf0>
   57f88:	ldr	r1, [fp, #-88]	; 0xffffffa8
   57f8c:	mov	r0, r8
   57f90:	mov	r2, r4
   57f94:	mov	r3, r9
   57f98:	bl	7c43c <fputs@plt+0x6b088>
   57f9c:	str	r9, [fp, #-32]	; 0xffffffe0
   57fa0:	str	r9, [fp, #-36]	; 0xffffffdc
   57fa4:	sub	r0, fp, #72	; 0x48
   57fa8:	vmov.i32	q8, #0	; 0x00000000
   57fac:	str	r9, [sp, #84]	; 0x54
   57fb0:	mov	r9, #0
   57fb4:	add	r1, r0, #8
   57fb8:	str	r9, [fp, #-44]	; 0xffffffd4
   57fbc:	str	r9, [fp, #-48]	; 0xffffffd0
   57fc0:	vst1.64	{d16-d17}, [r1]
   57fc4:	ldr	r1, [sp, #92]	; 0x5c
   57fc8:	str	r8, [fp, #-72]	; 0xffffffb8
   57fcc:	str	r1, [fp, #-68]	; 0xffffffbc
   57fd0:	mov	r1, r4
   57fd4:	bl	6727c <fputs@plt+0x55ec8>
   57fd8:	cmp	r0, #0
   57fdc:	bne	580a8 <fputs@plt+0x46cf4>
   57fe0:	ldrb	r0, [r5, #24]
   57fe4:	mvn	r1, #0
   57fe8:	str	r1, [sp, #60]	; 0x3c
   57fec:	tst	r0, #128	; 0x80
   57ff0:	beq	5801c <fputs@plt+0x46c68>
   57ff4:	ldr	r0, [r8, #76]	; 0x4c
   57ff8:	mov	r1, #22
   57ffc:	mov	r2, #0
   58000:	add	r3, r0, #1
   58004:	mov	r0, #0
   58008:	str	r3, [r8, #76]	; 0x4c
   5800c:	str	r0, [sp]
   58010:	mov	r0, r6
   58014:	str	r3, [sp, #60]	; 0x3c
   58018:	bl	4a1bc <fputs@plt+0x38e08>
   5801c:	ldr	r0, [sp, #72]	; 0x48
   58020:	ldr	r2, [fp, #-80]	; 0xffffffb0
   58024:	orrs	r1, r4, r0
   58028:	ldr	r0, [fp, #-88]	; 0xffffffa8
   5802c:	movwne	r1, #1
   58030:	ldrb	r0, [r0, #42]	; 0x2a
   58034:	tst	r0, #16
   58038:	orrseq	r1, r2, r1
   5803c:	beq	580c0 <fputs@plt+0x46d0c>
   58040:	movw	r1, #8204	; 0x200c
   58044:	cmp	r2, #0
   58048:	movwne	r1, #12
   5804c:	tst	r0, #32
   58050:	str	r1, [sp, #52]	; 0x34
   58054:	bne	58154 <fputs@plt+0x46da0>
   58058:	ldr	r0, [r8, #76]	; 0x4c
   5805c:	mov	sl, #0
   58060:	mov	r1, #25
   58064:	mov	r2, #0
   58068:	add	r3, r0, #1
   5806c:	mov	r0, r6
   58070:	str	r3, [r8, #76]	; 0x4c
   58074:	str	sl, [sp]
   58078:	str	r3, [sp, #32]
   5807c:	bl	4a1bc <fputs@plt+0x38e08>
   58080:	mov	r0, #1
   58084:	str	r0, [sp, #56]	; 0x38
   58088:	mov	r0, #0
   5808c:	str	r0, [sp, #72]	; 0x48
   58090:	mov	r0, #0
   58094:	str	r0, [sp, #48]	; 0x30
   58098:	mov	r0, #0
   5809c:	str	r0, [sp, #36]	; 0x24
   580a0:	b	58218 <fputs@plt+0x46e64>
   580a4:	mov	r9, #0
   580a8:	ldr	r1, [sp, #88]	; 0x58
   580ac:	ldr	r7, [sp, #92]	; 0x5c
   580b0:	cmp	r1, #0
   580b4:	ldrne	r0, [sp, #80]	; 0x50
   580b8:	strne	r0, [r1, #496]	; 0x1f0
   580bc:	b	57d40 <fputs@plt+0x4698c>
   580c0:	ldr	r4, [fp, #-88]	; 0xffffffa8
   580c4:	mov	r1, sl
   580c8:	mov	r3, #1
   580cc:	ldr	r0, [r4]
   580d0:	ldr	r2, [r4, #28]
   580d4:	str	r0, [sp]
   580d8:	mov	r0, r8
   580dc:	bl	60b20 <fputs@plt+0x4f76c>
   580e0:	ldrb	r0, [r4, #42]	; 0x2a
   580e4:	tst	r0, #32
   580e8:	bne	58120 <fputs@plt+0x46d6c>
   580ec:	ldr	r0, [sp, #60]	; 0x3c
   580f0:	ldr	r2, [r4, #28]
   580f4:	ldr	r9, [r4]
   580f8:	mov	r1, #119	; 0x77
   580fc:	mov	r3, sl
   58100:	str	r0, [sp]
   58104:	mov	r0, r6
   58108:	bl	4a1bc <fputs@plt+0x38e08>
   5810c:	mov	r1, r0
   58110:	mov	r0, r6
   58114:	mov	r2, r9
   58118:	mvn	r3, #1
   5811c:	bl	1d530 <fputs@plt+0xc17c>
   58120:	ldr	r4, [r4, #8]
   58124:	mov	r9, #0
   58128:	b	58148 <fputs@plt+0x46d94>
   5812c:	ldr	r2, [r4, #44]	; 0x2c
   58130:	mov	r0, r6
   58134:	mov	r1, #119	; 0x77
   58138:	mov	r3, sl
   5813c:	str	r9, [sp]
   58140:	bl	4a1bc <fputs@plt+0x38e08>
   58144:	ldr	r4, [r4, #20]
   58148:	cmp	r4, #0
   5814c:	bne	5812c <fputs@plt+0x46d78>
   58150:	b	58960 <fputs@plt+0x475ac>
   58154:	ldr	r0, [fp, #-88]	; 0xffffffa8
   58158:	mov	r3, #0
   5815c:	mov	r4, #0
   58160:	ldr	r0, [r0, #8]
   58164:	cmp	r0, #0
   58168:	beq	58194 <fputs@plt+0x46de0>
   5816c:	ldrb	r1, [r0, #55]	; 0x37
   58170:	and	r1, r1, #3
   58174:	cmp	r1, #2
   58178:	beq	58190 <fputs@plt+0x46ddc>
   5817c:	ldr	r0, [r0, #20]
   58180:	cmp	r0, #0
   58184:	bne	5816c <fputs@plt+0x46db8>
   58188:	mov	r4, #0
   5818c:	b	58194 <fputs@plt+0x46de0>
   58190:	mov	r4, r0
   58194:	ldr	r2, [r8, #72]	; 0x48
   58198:	ldr	r0, [r8, #76]	; 0x4c
   5819c:	ldrsh	r9, [r4, #50]	; 0x32
   581a0:	str	r0, [sp, #72]	; 0x48
   581a4:	add	r1, r2, #1
   581a8:	add	r0, r0, r9
   581ac:	str	r2, [sp, #48]	; 0x30
   581b0:	str	r1, [r8, #72]	; 0x48
   581b4:	str	r0, [r8, #76]	; 0x4c
   581b8:	mov	r0, #0
   581bc:	str	r3, [sp]
   581c0:	mov	r1, #57	; 0x39
   581c4:	mov	r3, r9
   581c8:	str	r0, [sp, #32]
   581cc:	mov	r0, r6
   581d0:	bl	4a1bc <fputs@plt+0x38e08>
   581d4:	ldr	sl, [r8, #8]
   581d8:	str	r0, [sp, #36]	; 0x24
   581dc:	mov	r0, r8
   581e0:	mov	r1, r4
   581e4:	bl	60c28 <fputs@plt+0x4f874>
   581e8:	mov	r2, r0
   581ec:	mov	r0, sl
   581f0:	mvn	r1, #0
   581f4:	mvn	r3, #5
   581f8:	mov	sl, r4
   581fc:	bl	1d530 <fputs@plt+0xc17c>
   58200:	ldr	r0, [sp, #72]	; 0x48
   58204:	ldr	r4, [sp, #76]	; 0x4c
   58208:	add	r0, r0, #1
   5820c:	str	r0, [sp, #72]	; 0x48
   58210:	uxth	r0, r9
   58214:	str	r0, [sp, #56]	; 0x38
   58218:	ldr	r0, [sp, #52]	; 0x34
   5821c:	ldr	r1, [sp, #92]	; 0x5c
   58220:	mov	r9, #0
   58224:	mov	r2, r4
   58228:	mov	r3, #0
   5822c:	str	r9, [sp]
   58230:	str	r0, [sp, #4]
   58234:	ldr	r0, [sp, #64]	; 0x40
   58238:	str	r0, [sp, #8]
   5823c:	mov	r0, r8
   58240:	bl	6ce50 <fputs@plt+0x5ba9c>
   58244:	cmp	r0, #0
   58248:	beq	580a8 <fputs@plt+0x46cf4>
   5824c:	ldrb	r1, [r0, #40]	; 0x28
   58250:	str	r0, [sp, #44]	; 0x2c
   58254:	str	r1, [sp, #64]	; 0x40
   58258:	ldr	r1, [r0, #60]	; 0x3c
   5825c:	ldr	r0, [r0, #64]	; 0x40
   58260:	str	r0, [sp, #40]	; 0x28
   58264:	ldrb	r0, [r5, #24]
   58268:	str	r1, [sp, #28]
   5826c:	tst	r0, #128	; 0x80
   58270:	beq	58290 <fputs@plt+0x46edc>
   58274:	ldr	r2, [sp, #60]	; 0x3c
   58278:	mov	r0, #0
   5827c:	mov	r1, #37	; 0x25
   58280:	mov	r3, #1
   58284:	str	r0, [sp]
   58288:	mov	r0, r6
   5828c:	bl	4a1bc <fputs@plt+0x38e08>
   58290:	str	sl, [sp, #52]	; 0x34
   58294:	cmp	sl, #0
   58298:	ldr	sl, [fp, #-84]	; 0xffffffac
   5829c:	ldr	r9, [sp, #84]	; 0x54
   582a0:	str	r6, [sp, #68]	; 0x44
   582a4:	beq	58324 <fputs@plt+0x46f70>
   582a8:	ldr	r0, [sp, #56]	; 0x38
   582ac:	ldr	r1, [sp, #72]	; 0x48
   582b0:	sxth	r0, r0
   582b4:	mov	r3, r1
   582b8:	cmp	r0, #1
   582bc:	blt	58358 <fputs@plt+0x46fa4>
   582c0:	ldr	r9, [sp, #52]	; 0x34
   582c4:	mov	r4, #0
   582c8:	mov	sl, #0
   582cc:	mov	r6, r0
   582d0:	ldr	r0, [r9, #4]
   582d4:	ldr	r2, [sp, #84]	; 0x54
   582d8:	add	r0, r0, r4
   582dc:	ldrsh	r3, [r0]
   582e0:	add	r0, r1, sl
   582e4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   582e8:	str	r0, [sp]
   582ec:	ldr	r0, [sp, #68]	; 0x44
   582f0:	bl	6424c <fputs@plt+0x52e98>
   582f4:	ldr	r1, [sp, #72]	; 0x48
   582f8:	add	sl, sl, #1
   582fc:	mov	r0, r6
   58300:	add	r4, r4, #2
   58304:	cmp	r6, sl
   58308:	bne	582cc <fputs@plt+0x46f18>
   5830c:	ldr	r4, [sp, #76]	; 0x4c
   58310:	ldr	r6, [sp, #68]	; 0x44
   58314:	ldr	sl, [fp, #-84]	; 0xffffffac
   58318:	ldr	r9, [sp, #84]	; 0x54
   5831c:	mov	r3, r1
   58320:	b	58358 <fputs@plt+0x46fa4>
   58324:	ldr	r0, [r8, #76]	; 0x4c
   58328:	mov	r1, #0
   5832c:	mvn	r2, #0
   58330:	mov	r3, r9
   58334:	add	r0, r0, #1
   58338:	stm	sp, {r0, r1}
   5833c:	mov	r0, r8
   58340:	ldr	r1, [fp, #-88]	; 0xffffffa8
   58344:	bl	623b0 <fputs@plt+0x50ffc>
   58348:	mov	r3, r0
   5834c:	ldr	r0, [r8, #76]	; 0x4c
   58350:	cmp	r3, r0
   58354:	strgt	r3, [r8, #76]	; 0x4c
   58358:	ldr	r0, [sp, #64]	; 0x40
   5835c:	cmp	r0, #0
   58360:	beq	583f4 <fputs@plt+0x47040>
   58364:	str	r3, [sp, #72]	; 0x48
   58368:	add	r2, r7, #2
   5836c:	mov	r0, r5
   58370:	mov	r3, #0
   58374:	mov	r9, #0
   58378:	bl	238bc <fputs@plt+0x12508>
   5837c:	cmp	r0, #0
   58380:	beq	5847c <fputs@plt+0x470c8>
   58384:	add	r4, r7, #1
   58388:	mov	r1, #1
   5838c:	mov	sl, r0
   58390:	mov	r2, r4
   58394:	bl	11174 <memset@plt>
   58398:	ldr	r0, [sp, #28]
   5839c:	strb	r9, [sl, r4]
   583a0:	ldr	r9, [sp, #84]	; 0x54
   583a4:	mov	r4, sl
   583a8:	ldr	r6, [fp, #-88]	; 0xffffffa8
   583ac:	ldr	sl, [fp, #-84]	; 0xffffffac
   583b0:	cmp	r0, #0
   583b4:	subge	r0, r0, r9
   583b8:	movge	r1, #0
   583bc:	strbge	r1, [r4, r0]
   583c0:	ldr	r0, [sp, #40]	; 0x28
   583c4:	cmp	r0, #0
   583c8:	ldrge	r0, [sp, #40]	; 0x28
   583cc:	movge	r1, #0
   583d0:	subge	r0, r0, r9
   583d4:	strbge	r1, [r4, r0]
   583d8:	ldr	r1, [sp, #36]	; 0x24
   583dc:	cmp	r1, #0
   583e0:	ldrne	r0, [sp, #68]	; 0x44
   583e4:	blne	609cc <fputs@plt+0x4f618>
   583e8:	ldr	r0, [sp, #68]	; 0x44
   583ec:	bl	62b34 <fputs@plt+0x51780>
   583f0:	b	584c0 <fputs@plt+0x4710c>
   583f4:	ldr	r1, [sp, #52]	; 0x34
   583f8:	cmp	r1, #0
   583fc:	beq	58488 <fputs@plt+0x470d4>
   58400:	ldr	r2, [r8, #76]	; 0x4c
   58404:	ldr	r0, [r8]
   58408:	add	r4, r2, #1
   5840c:	str	r4, [r8, #76]	; 0x4c
   58410:	bl	7b644 <fputs@plt+0x6a290>
   58414:	mov	r7, r0
   58418:	ldr	r0, [sp, #56]	; 0x38
   5841c:	ldr	r2, [sp, #72]	; 0x48
   58420:	mov	r1, #49	; 0x31
   58424:	str	r4, [sp]
   58428:	sxth	r9, r0
   5842c:	mov	r0, r6
   58430:	mov	r3, r9
   58434:	bl	4a1bc <fputs@plt+0x38e08>
   58438:	mov	r3, r9
   5843c:	ldr	r9, [sp, #84]	; 0x54
   58440:	mov	r1, r0
   58444:	mov	r0, r6
   58448:	mov	r2, r7
   5844c:	bl	1d530 <fputs@plt+0xc17c>
   58450:	ldr	r2, [sp, #48]	; 0x30
   58454:	mov	r1, #0
   58458:	mov	r0, #0
   5845c:	mov	r3, r4
   58460:	str	r4, [sp, #72]	; 0x48
   58464:	str	r0, [sp, #56]	; 0x38
   58468:	str	r1, [sp]
   5846c:	mov	r0, r6
   58470:	mov	r1, #110	; 0x6e
   58474:	bl	4a1bc <fputs@plt+0x38e08>
   58478:	b	584ac <fputs@plt+0x470f8>
   5847c:	ldr	r0, [sp, #44]	; 0x2c
   58480:	bl	71a70 <fputs@plt+0x606bc>
   58484:	b	580a8 <fputs@plt+0x46cf4>
   58488:	ldr	r2, [sp, #32]
   5848c:	mov	r0, #0
   58490:	mov	r1, #129	; 0x81
   58494:	str	r3, [sp, #72]	; 0x48
   58498:	str	r0, [sp]
   5849c:	mov	r0, r6
   584a0:	bl	4a1bc <fputs@plt+0x38e08>
   584a4:	mov	r0, #1
   584a8:	str	r0, [sp, #56]	; 0x38
   584ac:	ldr	r0, [sp, #44]	; 0x2c
   584b0:	ldr	r6, [fp, #-88]	; 0xffffffa8
   584b4:	bl	71a70 <fputs@plt+0x606bc>
   584b8:	mov	r4, #0
   584bc:	mov	r0, #0
   584c0:	cmp	sl, #0
   584c4:	str	r0, [sp, #28]
   584c8:	bne	585c4 <fputs@plt+0x47210>
   584cc:	ldr	r0, [sp, #64]	; 0x40
   584d0:	cmp	r0, #2
   584d4:	bne	58568 <fputs@plt+0x471b4>
   584d8:	mov	r0, r8
   584dc:	bl	60898 <fputs@plt+0x4f4e4>
   584e0:	ldr	r2, [r8, #84]	; 0x54
   584e4:	mov	r3, #0
   584e8:	add	r1, r2, #1
   584ec:	str	r1, [r8, #84]	; 0x54
   584f0:	mov	r1, #0
   584f4:	str	r1, [sp]
   584f8:	mov	r1, #44	; 0x2c
   584fc:	bl	4a1bc <fputs@plt+0x38e08>
   58500:	mov	r2, r9
   58504:	mov	r9, r0
   58508:	sub	r0, fp, #36	; 0x24
   5850c:	sub	r1, fp, #32
   58510:	mov	r3, #8
   58514:	mov	r7, r4
   58518:	str	r4, [sp, #4]
   5851c:	str	r2, [sp]
   58520:	str	r1, [sp, #8]
   58524:	str	r0, [sp, #12]
   58528:	mov	r0, r8
   5852c:	mov	r1, r6
   58530:	mov	r2, #55	; 0x37
   58534:	bl	7c57c <fputs@plt+0x6b1c8>
   58538:	ldr	r3, [sp, #68]	; 0x44
   5853c:	ldr	r0, [r3, #32]
   58540:	ldr	r2, [r3, #24]
   58544:	sub	r1, r0, #1
   58548:	str	r1, [r2, #96]	; 0x60
   5854c:	ldr	r2, [r3]
   58550:	ldrb	r2, [r2, #69]	; 0x45
   58554:	cmp	r2, #0
   58558:	beq	58598 <fputs@plt+0x471e4>
   5855c:	movw	r1, #35320	; 0x89f8
   58560:	movt	r1, #10
   58564:	b	585b0 <fputs@plt+0x471fc>
   58568:	sub	r0, fp, #36	; 0x24
   5856c:	sub	r1, fp, #32
   58570:	mov	r2, #55	; 0x37
   58574:	mov	r3, #8
   58578:	str	r9, [sp]
   5857c:	str	r4, [sp, #4]
   58580:	str	r1, [sp, #8]
   58584:	str	r0, [sp, #12]
   58588:	mov	r0, r8
   5858c:	mov	r1, r6
   58590:	bl	7c57c <fputs@plt+0x6b1c8>
   58594:	b	585c4 <fputs@plt+0x47210>
   58598:	ldr	r2, [sp, #68]	; 0x44
   5859c:	cmp	r9, #0
   585a0:	movge	r1, r9
   585a4:	add	r1, r1, r1, lsl #2
   585a8:	ldr	r2, [r2, #4]
   585ac:	add	r1, r2, r1, lsl #2
   585b0:	ldr	r6, [fp, #-88]	; 0xffffffa8
   585b4:	ldr	sl, [fp, #-84]	; 0xffffffac
   585b8:	ldr	r9, [sp, #84]	; 0x54
   585bc:	mov	r4, r7
   585c0:	str	r0, [r1, #8]
   585c4:	ldr	r0, [sp, #64]	; 0x40
   585c8:	str	r4, [sp, #36]	; 0x24
   585cc:	cmp	r0, #0
   585d0:	beq	58634 <fputs@plt+0x47280>
   585d4:	ldrb	r0, [r6, #42]	; 0x2a
   585d8:	mov	r1, #0
   585dc:	str	r1, [sp, #32]
   585e0:	tst	r0, #16
   585e4:	bne	586a4 <fputs@plt+0x472f0>
   585e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   585ec:	sub	r0, r2, r9
   585f0:	ldrb	r0, [r4, r0]
   585f4:	cmp	r0, #0
   585f8:	beq	586a4 <fputs@plt+0x472f0>
   585fc:	ldr	r0, [sp, #72]	; 0x48
   58600:	ldr	r4, [sp, #68]	; 0x44
   58604:	ldr	r3, [sp, #28]
   58608:	mov	r1, #68	; 0x44
   5860c:	str	r0, [sp]
   58610:	mov	r0, r4
   58614:	bl	4a1bc <fputs@plt+0x38e08>
   58618:	mov	r1, r0
   5861c:	ldr	r0, [sp, #56]	; 0x38
   58620:	mvn	r3, #13
   58624:	sxth	r2, r0
   58628:	mov	r0, r4
   5862c:	bl	1d530 <fputs@plt+0xc17c>
   58630:	b	586a4 <fputs@plt+0x472f0>
   58634:	ldr	r0, [sp, #52]	; 0x34
   58638:	cmp	r0, #0
   5863c:	beq	58684 <fputs@plt+0x472d0>
   58640:	ldr	r7, [sp, #68]	; 0x44
   58644:	ldr	r9, [sp, #48]	; 0x30
   58648:	mov	r4, #0
   5864c:	mov	r1, #108	; 0x6c
   58650:	mov	r3, #0
   58654:	str	r4, [sp]
   58658:	mov	r0, r7
   5865c:	mov	r2, r9
   58660:	bl	4a1bc <fputs@plt+0x38e08>
   58664:	ldr	r3, [sp, #72]	; 0x48
   58668:	str	r0, [sp, #32]
   5866c:	mov	r0, r7
   58670:	mov	r1, #101	; 0x65
   58674:	mov	r2, r9
   58678:	str	r4, [sp]
   5867c:	bl	4a1bc <fputs@plt+0x38e08>
   58680:	b	586a4 <fputs@plt+0x472f0>
   58684:	ldr	r0, [sp, #72]	; 0x48
   58688:	ldr	r2, [sp, #32]
   5868c:	mov	r1, #130	; 0x82
   58690:	mov	r3, #0
   58694:	str	r0, [sp]
   58698:	ldr	r0, [sp, #68]	; 0x44
   5869c:	bl	4a1bc <fputs@plt+0x38e08>
   586a0:	str	r0, [sp, #32]
   586a4:	ldrb	r0, [r6, #42]	; 0x2a
   586a8:	tst	r0, #16
   586ac:	bne	5871c <fputs@plt+0x47368>
   586b0:	ldr	r7, [sp, #56]	; 0x38
   586b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   586b8:	ldrb	r0, [r8, #18]
   586bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   586c0:	ldr	r2, [sp, #40]	; 0x28
   586c4:	mov	ip, #10
   586c8:	sxth	r4, r7
   586cc:	str	r1, [sp]
   586d0:	ldr	r7, [fp, #-80]	; 0xffffffb0
   586d4:	ldr	r1, [sp, #72]	; 0x48
   586d8:	cmp	r3, r2
   586dc:	clz	r0, r0
   586e0:	mvneq	r2, #0
   586e4:	lsr	r0, r0, #5
   586e8:	stmib	sp, {r1, r4}
   586ec:	cmp	r7, #0
   586f0:	str	r0, [sp, #12]
   586f4:	mov	r1, r6
   586f8:	str	ip, [sp, #16]
   586fc:	mvnne	r2, #0
   58700:	ldr	r0, [sp, #64]	; 0x40
   58704:	str	r2, [sp, #24]
   58708:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5870c:	str	r0, [sp, #20]
   58710:	mov	r0, r8
   58714:	bl	7c890 <fputs@plt+0x6b4dc>
   58718:	b	587e8 <fputs@plt+0x47434>
   5871c:	ldr	r0, [r6, #56]	; 0x38
   58720:	mov	sl, #0
   58724:	b	58738 <fputs@plt+0x47384>
   58728:	ldr	r1, [r0]
   5872c:	cmp	r1, r5
   58730:	beq	58744 <fputs@plt+0x47390>
   58734:	ldr	r0, [r0, #24]
   58738:	cmp	r0, #0
   5873c:	bne	58728 <fputs@plt+0x47374>
   58740:	b	58748 <fputs@plt+0x47394>
   58744:	mov	sl, r0
   58748:	mov	r0, r8
   5874c:	mov	r1, r6
   58750:	bl	7c7c0 <fputs@plt+0x6b40c>
   58754:	ldr	r0, [sp, #72]	; 0x48
   58758:	ldr	r6, [sp, #68]	; 0x44
   5875c:	mov	r1, #12
   58760:	mov	r2, #0
   58764:	mov	r3, #1
   58768:	mov	r4, #1
   5876c:	str	r0, [sp]
   58770:	mov	r0, r6
   58774:	bl	4a1bc <fputs@plt+0x38e08>
   58778:	mov	r1, r0
   5877c:	mov	r0, r6
   58780:	mov	r2, sl
   58784:	mvn	r3, #9
   58788:	bl	1d530 <fputs@plt+0xc17c>
   5878c:	ldr	r0, [r6]
   58790:	ldrb	r0, [r0, #69]	; 0x45
   58794:	cmp	r0, #0
   58798:	bne	587b4 <fputs@plt+0x47400>
   5879c:	ldr	r1, [r6, #32]
   587a0:	ldr	r0, [r6, #4]
   587a4:	add	r1, r1, r1, lsl #2
   587a8:	add	r0, r0, r1, lsl #2
   587ac:	mov	r1, #2
   587b0:	strb	r1, [r0, #-17]	; 0xffffffef
   587b4:	ldr	r0, [r8, #416]	; 0x1a0
   587b8:	ldr	r6, [fp, #-88]	; 0xffffffa8
   587bc:	ldr	sl, [fp, #-84]	; 0xffffffac
   587c0:	cmp	r0, #0
   587c4:	mov	r1, r0
   587c8:	moveq	r1, r8
   587cc:	strb	r4, [r1, #21]
   587d0:	ldr	r1, [sp, #64]	; 0x40
   587d4:	cmp	r1, #1
   587d8:	bne	587e8 <fputs@plt+0x47434>
   587dc:	cmp	r0, #0
   587e0:	moveq	r0, #0
   587e4:	strbeq	r0, [r8, #20]
   587e8:	ldr	r0, [sp, #64]	; 0x40
   587ec:	cmp	r0, #0
   587f0:	beq	58820 <fputs@plt+0x4746c>
   587f4:	ldr	r1, [sp, #68]	; 0x44
   587f8:	ldr	r0, [r1, #24]
   587fc:	mov	r7, r1
   58800:	ldr	r2, [r0, #120]	; 0x78
   58804:	cmp	r2, #0
   58808:	beq	5884c <fputs@plt+0x47498>
   5880c:	ldr	r4, [sp, #28]
   58810:	ldr	r3, [r1, #32]!
   58814:	mvn	r4, r4
   58818:	str	r3, [r2, r4, lsl #2]
   5881c:	b	58850 <fputs@plt+0x4749c>
   58820:	ldr	r0, [sp, #52]	; 0x34
   58824:	cmp	r0, #0
   58828:	beq	58868 <fputs@plt+0x474b4>
   5882c:	mov	r0, #0
   58830:	ldr	r4, [sp, #68]	; 0x44
   58834:	ldr	r2, [sp, #48]	; 0x30
   58838:	mov	r1, #7
   5883c:	str	r0, [sp]
   58840:	ldr	r0, [sp, #32]
   58844:	add	r3, r0, #1
   58848:	b	58880 <fputs@plt+0x474cc>
   5884c:	add	r1, r1, #32
   58850:	ldr	r1, [r1]
   58854:	sub	r1, r1, #1
   58858:	str	r1, [r0, #96]	; 0x60
   5885c:	ldr	r0, [sp, #44]	; 0x2c
   58860:	bl	71a70 <fputs@plt+0x606bc>
   58864:	b	588dc <fputs@plt+0x47528>
   58868:	ldr	r4, [sp, #68]	; 0x44
   5886c:	ldr	r3, [sp, #32]
   58870:	mov	r0, #0
   58874:	mov	r1, #13
   58878:	mov	r2, #0
   5887c:	str	r0, [sp]
   58880:	mov	r0, r4
   58884:	bl	4a1bc <fputs@plt+0x38e08>
   58888:	ldr	r0, [r4, #32]
   5888c:	ldr	r2, [r4, #24]
   58890:	mov	r7, r4
   58894:	sub	r1, r0, #1
   58898:	str	r1, [r2, #96]	; 0x60
   5889c:	ldr	r2, [r4]
   588a0:	ldrb	r2, [r2, #69]	; 0x45
   588a4:	cmp	r2, #0
   588a8:	beq	588b8 <fputs@plt+0x47504>
   588ac:	movw	r1, #35320	; 0x89f8
   588b0:	movt	r1, #10
   588b4:	b	588d0 <fputs@plt+0x4751c>
   588b8:	ldr	r2, [sp, #32]
   588bc:	cmp	r2, #0
   588c0:	movge	r1, r2
   588c4:	ldr	r2, [r7, #4]
   588c8:	add	r1, r1, r1, lsl #2
   588cc:	add	r1, r2, r1, lsl #2
   588d0:	str	r0, [r1, #8]
   588d4:	ldr	r6, [fp, #-88]	; 0xffffffa8
   588d8:	ldr	sl, [fp, #-84]	; 0xffffffac
   588dc:	cmp	sl, #0
   588e0:	bne	58958 <fputs@plt+0x475a4>
   588e4:	ldrb	r0, [r6, #42]	; 0x2a
   588e8:	tst	r0, #16
   588ec:	bne	58958 <fputs@plt+0x475a4>
   588f0:	ldr	r0, [sp, #52]	; 0x34
   588f4:	cmp	r0, #0
   588f8:	bne	58918 <fputs@plt+0x47564>
   588fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   58900:	mov	r0, #0
   58904:	mov	r1, #61	; 0x3d
   58908:	mov	r3, #0
   5890c:	str	r0, [sp]
   58910:	mov	r0, r7
   58914:	bl	4a1bc <fputs@plt+0x38e08>
   58918:	ldr	r6, [r6, #8]
   5891c:	cmp	r6, #0
   58920:	beq	58958 <fputs@plt+0x475a4>
   58924:	mov	r9, #0
   58928:	mov	r4, #0
   5892c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   58930:	mov	r1, #61	; 0x3d
   58934:	mov	r3, #0
   58938:	str	r9, [sp]
   5893c:	add	r2, r4, r0
   58940:	mov	r0, r7
   58944:	bl	4a1bc <fputs@plt+0x38e08>
   58948:	ldr	r6, [r6, #20]
   5894c:	add	r4, r4, #1
   58950:	cmp	r6, #0
   58954:	bne	5892c <fputs@plt+0x47578>
   58958:	ldr	r9, [sp, #36]	; 0x24
   5895c:	mov	r6, r7
   58960:	ldrb	r0, [r8, #18]
   58964:	cmp	r0, #0
   58968:	bne	58988 <fputs@plt+0x475d4>
   5896c:	ldr	r0, [r8, #420]	; 0x1a4
   58970:	cmp	r0, #0
   58974:	bne	58988 <fputs@plt+0x475d4>
   58978:	ldr	r0, [r8, #412]	; 0x19c
   5897c:	cmp	r0, #0
   58980:	movne	r0, r8
   58984:	blne	7f540 <fputs@plt+0x6e18c>
   58988:	ldrb	r0, [r5, #24]
   5898c:	ldr	r4, [sp, #76]	; 0x4c
   58990:	tst	r0, #128	; 0x80
   58994:	beq	580a8 <fputs@plt+0x46cf4>
   58998:	ldrb	r0, [r8, #18]
   5899c:	cmp	r0, #0
   589a0:	bne	580a8 <fputs@plt+0x46cf4>
   589a4:	ldr	r0, [r8, #420]	; 0x1a4
   589a8:	cmp	r0, #0
   589ac:	bne	580a8 <fputs@plt+0x46cf4>
   589b0:	ldr	r2, [sp, #60]	; 0x3c
   589b4:	mov	r4, #0
   589b8:	mov	r0, r6
   589bc:	mov	r1, #33	; 0x21
   589c0:	mov	r3, #1
   589c4:	str	r4, [sp]
   589c8:	bl	4a1bc <fputs@plt+0x38e08>
   589cc:	mov	r0, r6
   589d0:	mov	r1, #1
   589d4:	bl	4aee0 <fputs@plt+0x39b2c>
   589d8:	ldr	r0, [r6]
   589dc:	ldrb	r0, [r0, #69]	; 0x45
   589e0:	cmp	r0, #0
   589e4:	bne	58a04 <fputs@plt+0x47650>
   589e8:	ldr	r0, [r6, #16]
   589ec:	movw	r1, #9045	; 0x2355
   589f0:	mvn	r2, #0
   589f4:	mov	r3, #1
   589f8:	str	r4, [sp]
   589fc:	movt	r1, #9
   58a00:	bl	1a2f4 <fputs@plt+0x8f40>
   58a04:	ldr	r4, [sp, #76]	; 0x4c
   58a08:	b	580a8 <fputs@plt+0x46cf4>
   58a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58a10:	add	fp, sp, #28
   58a14:	sub	sp, sp, #244	; 0xf4
   58a18:	mov	r5, r0
   58a1c:	ldr	r7, [r0]
   58a20:	ldr	r0, [r0, #68]	; 0x44
   58a24:	mov	r8, r2
   58a28:	mov	r6, r1
   58a2c:	mov	r9, #0
   58a30:	str	r3, [fp, #-76]	; 0xffffffb4
   58a34:	cmp	r0, #0
   58a38:	bne	58a48 <fputs@plt+0x47694>
   58a3c:	ldrb	r0, [r7, #69]	; 0x45
   58a40:	cmp	r0, #0
   58a44:	beq	58a80 <fputs@plt+0x476cc>
   58a48:	mov	r0, r7
   58a4c:	mov	r1, r9
   58a50:	bl	13ce4 <fputs@plt+0x2930>
   58a54:	mov	r0, r7
   58a58:	mov	r1, r6
   58a5c:	bl	481e0 <fputs@plt+0x36e2c>
   58a60:	mov	r0, r7
   58a64:	mov	r1, r8
   58a68:	bl	480a8 <fputs@plt+0x36cf4>
   58a6c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   58a70:	mov	r0, r7
   58a74:	bl	48008 <fputs@plt+0x36c54>
   58a78:	sub	sp, fp, #28
   58a7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58a80:	mov	r0, r5
   58a84:	mov	r1, r6
   58a88:	bl	6b76c <fputs@plt+0x5a3b8>
   58a8c:	cmp	r0, #0
   58a90:	beq	58a48 <fputs@plt+0x47694>
   58a94:	mov	r4, r0
   58a98:	ldr	r0, [r0, #64]	; 0x40
   58a9c:	cmp	r0, #0
   58aa0:	beq	58adc <fputs@plt+0x47728>
   58aa4:	ldr	r2, [r5]
   58aa8:	ldr	r1, [r2, #20]
   58aac:	cmp	r1, #1
   58ab0:	blt	58ae8 <fputs@plt+0x47734>
   58ab4:	ldr	r2, [r2, #16]
   58ab8:	mov	sl, #0
   58abc:	add	r2, r2, #12
   58ac0:	ldr	r3, [r2, sl, lsl #4]
   58ac4:	cmp	r3, r0
   58ac8:	beq	58aec <fputs@plt+0x47738>
   58acc:	add	sl, sl, #1
   58ad0:	cmp	sl, r1
   58ad4:	blt	58ac0 <fputs@plt+0x4770c>
   58ad8:	b	58aec <fputs@plt+0x47738>
   58adc:	movw	sl, #48576	; 0xbdc0
   58ae0:	movt	sl, #65520	; 0xfff0
   58ae4:	b	58aec <fputs@plt+0x47738>
   58ae8:	mov	sl, #0
   58aec:	sub	r0, fp, #68	; 0x44
   58af0:	mov	r1, r4
   58af4:	mov	r2, #110	; 0x6e
   58af8:	mov	r3, r8
   58afc:	str	r0, [sp]
   58b00:	mov	r0, r5
   58b04:	bl	7c1cc <fputs@plt+0x6ae18>
   58b08:	str	r0, [fp, #-100]	; 0xffffff9c
   58b0c:	ldr	r0, [r4, #12]
   58b10:	mov	r1, r4
   58b14:	str	r0, [fp, #-96]	; 0xffffffa0
   58b18:	mov	r0, r5
   58b1c:	bl	6a8a0 <fputs@plt+0x594ec>
   58b20:	cmp	r0, #0
   58b24:	bne	58a48 <fputs@plt+0x47694>
   58b28:	ldr	r2, [fp, #-68]	; 0xffffffbc
   58b2c:	mov	r0, r5
   58b30:	mov	r1, r4
   58b34:	bl	7c394 <fputs@plt+0x6afe0>
   58b38:	cmp	r0, #0
   58b3c:	bne	58a48 <fputs@plt+0x47694>
   58b40:	ldr	ip, [r5, #72]	; 0x48
   58b44:	mov	r3, #0
   58b48:	mov	r9, r4
   58b4c:	add	r0, ip, #1
   58b50:	str	ip, [sp, #124]	; 0x7c
   58b54:	str	r0, [r5, #72]	; 0x48
   58b58:	str	ip, [r6, #52]	; 0x34
   58b5c:	str	r0, [sp, #128]	; 0x80
   58b60:	ldrb	r1, [r4, #42]	; 0x2a
   58b64:	ldr	r0, [r4, #8]
   58b68:	tst	r1, #32
   58b6c:	mov	r1, #0
   58b70:	str	r1, [fp, #-112]	; 0xffffff90
   58b74:	beq	58bc4 <fputs@plt+0x47810>
   58b78:	cmp	r0, #0
   58b7c:	beq	58bac <fputs@plt+0x477f8>
   58b80:	mov	r2, r0
   58b84:	ldrb	r1, [r2, #55]	; 0x37
   58b88:	and	r1, r1, #3
   58b8c:	cmp	r1, #2
   58b90:	beq	58bc0 <fputs@plt+0x4780c>
   58b94:	ldr	r2, [r2, #20]
   58b98:	cmp	r2, #0
   58b9c:	bne	58b84 <fputs@plt+0x477d0>
   58ba0:	mov	r1, #0
   58ba4:	str	r1, [fp, #-112]	; 0xffffff90
   58ba8:	b	58bc4 <fputs@plt+0x47810>
   58bac:	mov	r0, #0
   58bb0:	str	ip, [sp, #132]	; 0x84
   58bb4:	mov	r3, #0
   58bb8:	str	r0, [fp, #-112]	; 0xffffff90
   58bbc:	b	58c1c <fputs@plt+0x47868>
   58bc0:	str	r2, [fp, #-112]	; 0xffffff90
   58bc4:	cmp	r0, #0
   58bc8:	beq	58c18 <fputs@plt+0x47864>
   58bcc:	ldr	r4, [fp, #-112]	; 0xffffff90
   58bd0:	mov	r3, #0
   58bd4:	mov	lr, ip
   58bd8:	add	r1, ip, r3
   58bdc:	cmp	r4, #0
   58be0:	beq	58bf8 <fputs@plt+0x47844>
   58be4:	ldrb	r2, [r0, #55]	; 0x37
   58be8:	and	r2, r2, #3
   58bec:	cmp	r2, #2
   58bf0:	addeq	lr, r1, #1
   58bf4:	streq	lr, [r6, #52]	; 0x34
   58bf8:	add	r1, r1, #2
   58bfc:	add	r3, r3, #1
   58c00:	str	r1, [r5, #72]	; 0x48
   58c04:	ldr	r0, [r0, #20]
   58c08:	cmp	r0, #0
   58c0c:	bne	58bd8 <fputs@plt+0x47824>
   58c10:	str	lr, [sp, #132]	; 0x84
   58c14:	b	58c1c <fputs@plt+0x47868>
   58c18:	str	ip, [sp, #132]	; 0x84
   58c1c:	ldrsh	r0, [r9, #34]	; 0x22
   58c20:	mov	r4, r3
   58c24:	str	r9, [fp, #-80]	; 0xffffffb0
   58c28:	mov	r9, #0
   58c2c:	add	r0, r3, r0
   58c30:	add	r0, r3, r0, lsl #2
   58c34:	mov	r3, #0
   58c38:	add	r2, r0, #2
   58c3c:	mov	r0, r7
   58c40:	bl	238bc <fputs@plt+0x12508>
   58c44:	cmp	r0, #0
   58c48:	beq	58a48 <fputs@plt+0x47694>
   58c4c:	ldr	r9, [fp, #-80]	; 0xffffffb0
   58c50:	mov	r1, r0
   58c54:	str	r5, [fp, #-84]	; 0xffffffac
   58c58:	str	r4, [sp, #116]	; 0x74
   58c5c:	str	r1, [fp, #-108]	; 0xffffff94
   58c60:	ldrsh	r0, [r9, #34]	; 0x22
   58c64:	str	r0, [sp, #112]	; 0x70
   58c68:	add	r0, r1, r0, lsl #2
   58c6c:	mov	r1, #1
   58c70:	add	r5, r0, r4, lsl #2
   58c74:	add	r4, r4, #1
   58c78:	str	r0, [sp, #120]	; 0x78
   58c7c:	mov	r0, r5
   58c80:	mov	r2, r4
   58c84:	bl	11174 <memset@plt>
   58c88:	mov	r1, #0
   58c8c:	str	r5, [fp, #-120]	; 0xffffff88
   58c90:	str	r4, [sp, #108]	; 0x6c
   58c94:	strb	r1, [r5, r4]
   58c98:	ldrsh	r0, [r9, #34]	; 0x22
   58c9c:	ldr	r9, [fp, #-108]	; 0xffffff94
   58ca0:	cmp	r0, #1
   58ca4:	blt	58cc4 <fputs@plt+0x47910>
   58ca8:	mov	r1, #1
   58cac:	movgt	r1, r0
   58cb0:	mov	r0, r9
   58cb4:	lsl	r2, r1, #2
   58cb8:	mov	r1, #255	; 0xff
   58cbc:	bl	11174 <memset@plt>
   58cc0:	mov	r1, #0
   58cc4:	ldr	r5, [fp, #-84]	; 0xffffffac
   58cc8:	sub	r0, fp, #64	; 0x40
   58ccc:	vmov.i32	q8, #0	; 0x00000000
   58cd0:	str	r1, [fp, #-36]	; 0xffffffdc
   58cd4:	str	r1, [fp, #-40]	; 0xffffffd8
   58cd8:	str	r7, [fp, #-116]	; 0xffffff8c
   58cdc:	str	r8, [fp, #-92]	; 0xffffffa4
   58ce0:	str	r6, [fp, #-88]	; 0xffffffa8
   58ce4:	add	r0, r0, #8
   58ce8:	vst1.64	{d16-d17}, [r0]
   58cec:	str	r5, [fp, #-64]	; 0xffffffc0
   58cf0:	str	r6, [fp, #-60]	; 0xffffffc4
   58cf4:	ldr	r0, [r8]
   58cf8:	cmp	r0, #1
   58cfc:	blt	58eb8 <fputs@plt+0x47b04>
   58d00:	mov	r0, #0
   58d04:	mov	r1, #0
   58d08:	str	r0, [sp, #136]	; 0x88
   58d0c:	mov	r0, #0
   58d10:	str	r0, [fp, #-124]	; 0xffffff84
   58d14:	mov	r0, #0
   58d18:	str	r0, [fp, #-128]	; 0xffffff80
   58d1c:	ldr	r0, [r8, #4]
   58d20:	add	r9, r1, r1, lsl #2
   58d24:	str	r1, [fp, #-104]	; 0xffffff98
   58d28:	ldr	r1, [r0, r9, lsl #2]
   58d2c:	sub	r0, fp, #64	; 0x40
   58d30:	bl	6727c <fputs@plt+0x55ec8>
   58d34:	cmp	r0, #0
   58d38:	bne	590f0 <fputs@plt+0x47d3c>
   58d3c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   58d40:	ldrsh	r5, [r0, #34]	; 0x22
   58d44:	cmp	r5, #1
   58d48:	blt	58d90 <fputs@plt+0x479dc>
   58d4c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   58d50:	mov	r8, #0
   58d54:	ldr	r0, [r0, #4]
   58d58:	str	r0, [fp, #-132]	; 0xffffff7c
   58d5c:	add	r0, r0, r9, lsl #2
   58d60:	ldr	r7, [r0, #4]
   58d64:	ldr	r0, [fp, #-80]	; 0xffffffb0
   58d68:	ldr	r4, [r0, #4]
   58d6c:	ldr	r6, [r4, r8, lsl #4]
   58d70:	mov	r1, r7
   58d74:	mov	r0, r6
   58d78:	bl	15fac <fputs@plt+0x4bf8>
   58d7c:	cmp	r0, #0
   58d80:	beq	58dec <fputs@plt+0x47a38>
   58d84:	add	r8, r8, #1
   58d88:	cmp	r8, r5
   58d8c:	blt	58d6c <fputs@plt+0x479b8>
   58d90:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58d94:	ldr	r5, [r8, #4]
   58d98:	add	r0, r5, r9, lsl #2
   58d9c:	ldr	r6, [r0, #4]
   58da0:	ldr	r0, [fp, #-112]	; 0xffffff90
   58da4:	cmp	r0, #0
   58da8:	bne	590bc <fputs@plt+0x47d08>
   58dac:	mov	r0, r6
   58db0:	bl	228b8 <fputs@plt+0x11504>
   58db4:	cmp	r0, #0
   58db8:	beq	590bc <fputs@plt+0x47d08>
   58dbc:	ldr	r0, [r5, r9, lsl #2]
   58dc0:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58dc4:	ldr	r5, [fp, #-84]	; 0xffffffac
   58dc8:	ldr	r9, [fp, #-108]	; 0xffffff94
   58dcc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   58dd0:	movw	r6, #5513	; 0x1589
   58dd4:	mvn	r8, #0
   58dd8:	movt	r6, #9
   58ddc:	str	r0, [fp, #-128]	; 0xffffff80
   58de0:	mov	r0, #1
   58de4:	str	r0, [fp, #-124]	; 0xffffff84
   58de8:	b	58e54 <fputs@plt+0x47aa0>
   58dec:	ldr	r1, [fp, #-80]	; 0xffffffb0
   58df0:	ldrsh	r0, [r1, #32]
   58df4:	cmp	r0, r8
   58df8:	bne	58e1c <fputs@plt+0x47a68>
   58dfc:	ldr	r0, [fp, #-132]	; 0xffffff7c
   58e00:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58e04:	ldr	r5, [fp, #-84]	; 0xffffffac
   58e08:	ldr	r0, [r0, r9, lsl #2]
   58e0c:	str	r0, [fp, #-128]	; 0xffffff80
   58e10:	mov	r0, #1
   58e14:	str	r0, [fp, #-124]	; 0xffffff84
   58e18:	b	58e48 <fputs@plt+0x47a94>
   58e1c:	ldr	r0, [fp, #-112]	; 0xffffff90
   58e20:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58e24:	ldr	r5, [fp, #-84]	; 0xffffffac
   58e28:	cmp	r0, #0
   58e2c:	beq	58e48 <fputs@plt+0x47a94>
   58e30:	add	r0, r4, r8, lsl #4
   58e34:	ldrb	r0, [r0, #15]
   58e38:	tst	r0, #1
   58e3c:	ldr	r0, [sp, #136]	; 0x88
   58e40:	movne	r0, #1
   58e44:	str	r0, [sp, #136]	; 0x88
   58e48:	ldr	r9, [fp, #-108]	; 0xffffff94
   58e4c:	ldr	r0, [fp, #-104]	; 0xffffff98
   58e50:	str	r0, [r9, r8, lsl #2]
   58e54:	ldr	r0, [r7, #16]
   58e58:	ldr	r2, [r1]
   58e5c:	mov	r1, #23
   58e60:	mov	r3, r6
   58e64:	ldr	r0, [r0, sl, lsl #4]
   58e68:	str	r0, [sp]
   58e6c:	mov	r0, r5
   58e70:	bl	66940 <fputs@plt+0x5558c>
   58e74:	cmp	r0, #2
   58e78:	beq	58e90 <fputs@plt+0x47adc>
   58e7c:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58e80:	ldr	r1, [fp, #-104]	; 0xffffff98
   58e84:	cmp	r0, #1
   58e88:	bne	58ea0 <fputs@plt+0x47aec>
   58e8c:	b	590f8 <fputs@plt+0x47d44>
   58e90:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58e94:	ldr	r1, [fp, #-104]	; 0xffffff98
   58e98:	mvn	r0, #0
   58e9c:	str	r0, [r9, r8, lsl #2]
   58ea0:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58ea4:	add	r1, r1, #1
   58ea8:	ldr	r0, [r8]
   58eac:	cmp	r1, r0
   58eb0:	blt	58d1c <fputs@plt+0x47968>
   58eb4:	b	58ed0 <fputs@plt+0x47b1c>
   58eb8:	mov	r0, #0
   58ebc:	str	r0, [fp, #-128]	; 0xffffff80
   58ec0:	mov	r0, #0
   58ec4:	str	r0, [fp, #-124]	; 0xffffff84
   58ec8:	mov	r0, #0
   58ecc:	str	r0, [sp, #136]	; 0x88
   58ed0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   58ed4:	ldr	r1, [sp, #136]	; 0x88
   58ed8:	mov	r2, r9
   58edc:	ldrb	r0, [r4, #42]	; 0x2a
   58ee0:	lsl	r0, r0, #3
   58ee4:	sxtb	r0, r0
   58ee8:	asr	r0, r0, #7
   58eec:	str	r0, [r6, #64]	; 0x40
   58ef0:	str	r0, [r6, #68]	; 0x44
   58ef4:	ldr	r0, [fp, #-124]	; 0xffffff84
   58ef8:	add	r0, r1, r0
   58efc:	mov	r1, r4
   58f00:	uxtb	r3, r0
   58f04:	str	r0, [sp, #92]	; 0x5c
   58f08:	mov	r0, r5
   58f0c:	str	r3, [sp, #100]	; 0x64
   58f10:	bl	7c264 <fputs@plt+0x6aeb0>
   58f14:	ldr	r4, [r4, #8]
   58f18:	ldr	ip, [fp, #-112]	; 0xffffff90
   58f1c:	ldr	lr, [sp, #120]	; 0x78
   58f20:	cmp	r4, #0
   58f24:	beq	58fd4 <fputs@plt+0x47c20>
   58f28:	ldr	r1, [sp, #100]	; 0x64
   58f2c:	mov	r2, #0
   58f30:	orrs	r1, r1, r0
   58f34:	movwne	r1, #1
   58f38:	cmp	r1, #0
   58f3c:	beq	58f5c <fputs@plt+0x47ba8>
   58f40:	ldr	r6, [fp, #-84]	; 0xffffffac
   58f44:	ldr	r3, [r6, #76]	; 0x4c
   58f48:	adds	r7, r3, #1
   58f4c:	str	r7, [r6, #76]	; 0x4c
   58f50:	beq	58fac <fputs@plt+0x47bf8>
   58f54:	add	r3, r2, #1
   58f58:	b	58fbc <fputs@plt+0x47c08>
   58f5c:	cmp	r4, ip
   58f60:	beq	58f40 <fputs@plt+0x47b8c>
   58f64:	ldr	r3, [r4, #36]	; 0x24
   58f68:	cmp	r3, #0
   58f6c:	bne	58f40 <fputs@plt+0x47b8c>
   58f70:	ldrh	r3, [r4, #50]	; 0x32
   58f74:	cmp	r3, #0
   58f78:	beq	58fac <fputs@plt+0x47bf8>
   58f7c:	ldr	r7, [r4, #4]
   58f80:	mov	r6, #0
   58f84:	ldrsh	r5, [r7]
   58f88:	cmp	r5, #0
   58f8c:	blt	58f40 <fputs@plt+0x47b8c>
   58f90:	ldr	r5, [r9, r5, lsl #2]
   58f94:	cmp	r5, #0
   58f98:	bge	58f40 <fputs@plt+0x47b8c>
   58f9c:	add	r6, r6, #1
   58fa0:	add	r7, r7, #2
   58fa4:	cmp	r6, r3
   58fa8:	bcc	58f84 <fputs@plt+0x47bd0>
   58fac:	ldr	r5, [fp, #-120]	; 0xffffff88
   58fb0:	add	r3, r2, #1
   58fb4:	mov	r7, #0
   58fb8:	strb	r7, [r5, r3]
   58fbc:	str	r7, [lr, r2, lsl #2]
   58fc0:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58fc4:	mov	r2, r3
   58fc8:	ldr	r4, [r4, #20]
   58fcc:	cmp	r4, #0
   58fd0:	bne	58f38 <fputs@plt+0x47b84>
   58fd4:	ldr	r5, [fp, #-84]	; 0xffffffac
   58fd8:	str	r0, [sp, #96]	; 0x60
   58fdc:	mov	r0, r5
   58fe0:	bl	60898 <fputs@plt+0x4f4e4>
   58fe4:	cmp	r0, #0
   58fe8:	beq	590e8 <fputs@plt+0x47d34>
   58fec:	ldrb	r1, [r5, #18]
   58ff0:	str	r0, [fp, #-104]	; 0xffffff98
   58ff4:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58ff8:	cmp	r1, #0
   58ffc:	ldrbeq	r1, [r0, #89]	; 0x59
   59000:	orreq	r1, r1, #4
   59004:	strbeq	r1, [r0, #89]	; 0x59
   59008:	ldr	r0, [fp, #-84]	; 0xffffffac
   5900c:	mov	r1, sl
   59010:	ldr	r5, [r0, #416]	; 0x1a0
   59014:	ldr	r0, [fp, #-84]	; 0xffffffac
   59018:	bl	66394 <fputs@plt+0x54fe0>
   5901c:	ldr	r0, [fp, #-84]	; 0xffffffac
   59020:	cmp	r5, #0
   59024:	mov	r1, #1
   59028:	ldr	r8, [fp, #-96]	; 0xffffffa0
   5902c:	ldr	r4, [fp, #-76]	; 0xffffffb4
   59030:	mov	r9, #0
   59034:	mov	r3, #0
   59038:	moveq	r5, r0
   5903c:	ldr	r0, [r5, #336]	; 0x150
   59040:	orr	r0, r0, r1, lsl sl
   59044:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59048:	mov	sl, #0
   5904c:	str	r0, [r5, #336]	; 0x150
   59050:	ldrb	r0, [r5, #20]
   59054:	orr	r0, r0, #1
   59058:	strb	r0, [r5, #20]
   5905c:	ldr	r5, [fp, #-84]	; 0xffffffac
   59060:	ldrb	r0, [r1, #42]	; 0x2a
   59064:	tst	r0, #16
   59068:	mov	r0, #0
   5906c:	str	r0, [fp, #-132]	; 0xffffff7c
   59070:	mov	r0, #0
   59074:	str	r0, [sp, #104]	; 0x68
   59078:	bne	59158 <fputs@plt+0x47da4>
   5907c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   59080:	ldr	r0, [r5, #76]	; 0x4c
   59084:	ldr	r6, [sp, #96]	; 0x60
   59088:	cmp	r3, #0
   5908c:	add	r9, r0, #2
   59090:	ldreq	r2, [sp, #136]	; 0x88
   59094:	str	r9, [r5, #76]	; 0x4c
   59098:	tsteq	r2, #255	; 0xff
   5909c:	beq	59100 <fputs@plt+0x47d4c>
   590a0:	ldrsh	r2, [r1, #34]	; 0x22
   590a4:	add	r4, r0, #3
   590a8:	str	r4, [sp, #104]	; 0x68
   590ac:	ldr	r4, [fp, #-76]	; 0xffffffb4
   590b0:	add	r2, r9, r2
   590b4:	str	r2, [r5, #76]	; 0x4c
   590b8:	b	59114 <fputs@plt+0x47d60>
   590bc:	ldr	r5, [fp, #-84]	; 0xffffffac
   590c0:	movw	r1, #9207	; 0x23f7
   590c4:	mov	r2, r6
   590c8:	movt	r1, #9
   590cc:	mov	r0, r5
   590d0:	bl	1d2fc <fputs@plt+0xbf48>
   590d4:	ldr	r9, [fp, #-108]	; 0xffffff94
   590d8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   590dc:	mov	r0, #1
   590e0:	strb	r0, [r5, #17]
   590e4:	b	591c8 <fputs@plt+0x47e14>
   590e8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   590ec:	b	58a48 <fputs@plt+0x47694>
   590f0:	ldr	r9, [fp, #-108]	; 0xffffff94
   590f4:	b	58a48 <fputs@plt+0x47694>
   590f8:	ldr	r8, [fp, #-92]	; 0xffffffa4
   590fc:	b	58a48 <fputs@plt+0x47694>
   59100:	mov	r2, #0
   59104:	cmp	r6, #0
   59108:	str	r2, [sp, #104]	; 0x68
   5910c:	mov	r2, r9
   59110:	bne	590a0 <fputs@plt+0x47cec>
   59114:	cmp	r3, #0
   59118:	bne	5912c <fputs@plt+0x47d78>
   5911c:	ldr	r3, [sp, #92]	; 0x5c
   59120:	tst	r3, #255	; 0xff
   59124:	cmpeq	r6, #0
   59128:	beq	5913c <fputs@plt+0x47d88>
   5912c:	add	r2, r2, #1
   59130:	mov	sl, r2
   59134:	str	r2, [r5, #76]	; 0x4c
   59138:	b	59140 <fputs@plt+0x47d8c>
   5913c:	mov	sl, r9
   59140:	add	r3, r0, #1
   59144:	ldrsh	r0, [r1, #34]	; 0x22
   59148:	add	r0, r2, r0
   5914c:	str	r0, [r5, #76]	; 0x4c
   59150:	add	r0, r2, #1
   59154:	str	r0, [fp, #-132]	; 0xffffff7c
   59158:	cmp	r8, #0
   5915c:	str	r3, [sp, #80]	; 0x50
   59160:	beq	5918c <fputs@plt+0x47dd8>
   59164:	ldr	r0, [r5, #496]	; 0x1f0
   59168:	ldr	r3, [sp, #132]	; 0x84
   5916c:	mov	r2, r4
   59170:	str	r0, [sp, #84]	; 0x54
   59174:	ldr	r0, [r1]
   59178:	str	r0, [r5, #496]	; 0x1f0
   5917c:	mov	r0, r5
   59180:	bl	7c43c <fputs@plt+0x6b088>
   59184:	str	r5, [sp, #88]	; 0x58
   59188:	b	5919c <fputs@plt+0x47de8>
   5918c:	mov	r0, #0
   59190:	str	r0, [sp, #88]	; 0x58
   59194:	mov	r0, #0
   59198:	str	r0, [sp, #84]	; 0x54
   5919c:	sub	r0, fp, #64	; 0x40
   591a0:	mov	r1, r4
   591a4:	bl	6727c <fputs@plt+0x55ec8>
   591a8:	cmp	r0, #0
   591ac:	beq	591d0 <fputs@plt+0x47e1c>
   591b0:	ldr	r0, [sp, #88]	; 0x58
   591b4:	ldr	r9, [fp, #-108]	; 0xffffff94
   591b8:	ldr	r8, [fp, #-92]	; 0xffffffa4
   591bc:	cmp	r0, #0
   591c0:	ldrne	r1, [sp, #84]	; 0x54
   591c4:	strne	r1, [r0, #496]	; 0x1f0
   591c8:	ldr	r6, [fp, #-88]	; 0xffffffa8
   591cc:	b	58a48 <fputs@plt+0x47694>
   591d0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   591d4:	ldrb	r0, [r3, #42]	; 0x2a
   591d8:	tst	r0, #16
   591dc:	bne	592bc <fputs@plt+0x47f08>
   591e0:	tst	r0, #32
   591e4:	str	r9, [sp, #76]	; 0x4c
   591e8:	str	sl, [sp, #60]	; 0x3c
   591ec:	bne	592fc <fputs@plt+0x47f48>
   591f0:	ldr	r0, [fp, #-104]	; 0xffffff98
   591f4:	ldr	r3, [sp, #80]	; 0x50
   591f8:	mov	r1, #25
   591fc:	mov	r2, #0
   59200:	str	r9, [sp]
   59204:	mov	r4, #0
   59208:	bl	4a1bc <fputs@plt+0x38e08>
   5920c:	mov	r0, #4
   59210:	ldr	r1, [fp, #-88]	; 0xffffffa8
   59214:	ldr	r2, [fp, #-76]	; 0xffffffb4
   59218:	mov	r3, #0
   5921c:	str	r4, [sp]
   59220:	str	r0, [sp, #4]
   59224:	ldr	r0, [sp, #128]	; 0x80
   59228:	str	r0, [sp, #8]
   5922c:	mov	r0, r5
   59230:	bl	6ce50 <fputs@plt+0x5ba9c>
   59234:	cmp	r0, #0
   59238:	beq	591b0 <fputs@plt+0x47dfc>
   5923c:	mov	r6, r0
   59240:	ldr	r0, [r0, #60]	; 0x3c
   59244:	ldr	r2, [sp, #132]	; 0x84
   59248:	mov	r1, #103	; 0x67
   5924c:	mov	r3, r9
   59250:	ldrb	r4, [r6, #40]	; 0x28
   59254:	str	r0, [sp, #40]	; 0x28
   59258:	ldr	r0, [r6, #64]	; 0x40
   5925c:	str	r0, [sp, #44]	; 0x2c
   59260:	mov	r0, #0
   59264:	str	r0, [sp]
   59268:	ldr	r0, [fp, #-104]	; 0xffffff98
   5926c:	bl	4a1bc <fputs@plt+0x38e08>
   59270:	cmp	r4, #0
   59274:	str	r4, [sp, #72]	; 0x48
   59278:	bne	59298 <fputs@plt+0x47ee4>
   5927c:	mov	r0, #0
   59280:	ldr	r2, [sp, #80]	; 0x50
   59284:	mov	r1, #129	; 0x81
   59288:	mov	r3, r9
   5928c:	str	r0, [sp]
   59290:	ldr	r0, [fp, #-104]	; 0xffffff98
   59294:	bl	4a1bc <fputs@plt+0x38e08>
   59298:	mov	r0, r6
   5929c:	bl	71a70 <fputs@plt+0x606bc>
   592a0:	ldr	r6, [fp, #-112]	; 0xffffff90
   592a4:	mov	r0, #0
   592a8:	mov	r2, #0
   592ac:	str	r0, [sp, #52]	; 0x34
   592b0:	mov	r0, #0
   592b4:	str	r0, [sp, #68]	; 0x44
   592b8:	b	59830 <fputs@plt+0x4847c>
   592bc:	ldr	r0, [r3, #56]	; 0x38
   592c0:	ldr	r9, [r5, #8]
   592c4:	ldr	r4, [fp, #-88]	; 0xffffffa8
   592c8:	mov	r8, #0
   592cc:	mov	r1, #0
   592d0:	cmp	r0, #0
   592d4:	beq	59464 <fputs@plt+0x480b0>
   592d8:	ldr	r1, [r5]
   592dc:	ldr	r2, [r0]
   592e0:	cmp	r2, r1
   592e4:	beq	59460 <fputs@plt+0x480ac>
   592e8:	ldr	r0, [r0, #24]
   592ec:	cmp	r0, #0
   592f0:	bne	592dc <fputs@plt+0x47f28>
   592f4:	mov	r1, #0
   592f8:	b	59464 <fputs@plt+0x480b0>
   592fc:	ldr	r4, [fp, #-112]	; 0xffffff90
   59300:	ldr	r0, [r5, #76]	; 0x4c
   59304:	ldr	r7, [r5, #72]	; 0x48
   59308:	ldr	r6, [fp, #-104]	; 0xffffff98
   5930c:	mov	r2, #0
   59310:	ldrsh	r8, [r4, #50]	; 0x32
   59314:	add	r3, r0, #1
   59318:	add	r1, r7, #1
   5931c:	str	r1, [r5, #72]	; 0x48
   59320:	mov	r1, #25
   59324:	str	r3, [sp, #68]	; 0x44
   59328:	add	r0, r3, r8
   5932c:	str	r0, [sp, #36]	; 0x24
   59330:	str	r0, [r5, #76]	; 0x4c
   59334:	mov	r0, #0
   59338:	str	r0, [sp]
   5933c:	mov	r0, r6
   59340:	bl	4a1bc <fputs@plt+0x38e08>
   59344:	mov	r0, #0
   59348:	mov	r1, #57	; 0x39
   5934c:	mov	r2, r7
   59350:	mov	r3, r8
   59354:	str	r7, [sp, #52]	; 0x34
   59358:	str	r0, [sp]
   5935c:	mov	r0, r6
   59360:	bl	4a1bc <fputs@plt+0x38e08>
   59364:	ldr	r6, [r5, #8]
   59368:	str	r0, [sp, #56]	; 0x38
   5936c:	mov	r0, r5
   59370:	mov	r1, r4
   59374:	bl	60c28 <fputs@plt+0x4f874>
   59378:	mov	r2, r0
   5937c:	mov	r0, r6
   59380:	mvn	r1, #0
   59384:	mvn	r3, #5
   59388:	bl	1d530 <fputs@plt+0xc17c>
   5938c:	mov	r0, #4
   59390:	mov	r1, #0
   59394:	ldr	r2, [fp, #-76]	; 0xffffffb4
   59398:	ldr	r7, [fp, #-116]	; 0xffffff8c
   5939c:	mov	r3, #0
   593a0:	str	r0, [sp, #4]
   593a4:	ldr	r0, [sp, #128]	; 0x80
   593a8:	str	r1, [sp]
   593ac:	ldr	r1, [fp, #-88]	; 0xffffffa8
   593b0:	str	r0, [sp, #8]
   593b4:	mov	r0, r5
   593b8:	bl	6ce50 <fputs@plt+0x5ba9c>
   593bc:	cmp	r0, #0
   593c0:	beq	591b0 <fputs@plt+0x47dfc>
   593c4:	mov	r1, r0
   593c8:	ldrb	r0, [r0, #40]	; 0x28
   593cc:	str	r8, [sp, #64]	; 0x40
   593d0:	cmp	r8, #1
   593d4:	ldr	r6, [fp, #-80]	; 0xffffffb0
   593d8:	ldr	r8, [sp, #132]	; 0x84
   593dc:	ldr	sl, [fp, #-112]	; 0xffffff90
   593e0:	ldr	r9, [fp, #-104]	; 0xffffff98
   593e4:	str	r1, [sp, #48]	; 0x30
   593e8:	str	r0, [sp, #72]	; 0x48
   593ec:	ldr	r0, [r1, #60]	; 0x3c
   593f0:	str	r0, [sp, #40]	; 0x28
   593f4:	ldr	r0, [r1, #64]	; 0x40
   593f8:	str	r0, [sp, #44]	; 0x2c
   593fc:	blt	5943c <fputs@plt+0x48088>
   59400:	ldr	r5, [sp, #68]	; 0x44
   59404:	ldr	r7, [sp, #64]	; 0x40
   59408:	mov	r4, #0
   5940c:	ldr	r0, [sl, #4]
   59410:	mov	r1, r6
   59414:	mov	r2, r8
   59418:	add	r0, r0, r4
   5941c:	ldrsh	r3, [r0]
   59420:	mov	r0, r9
   59424:	str	r5, [sp]
   59428:	bl	6424c <fputs@plt+0x52e98>
   5942c:	add	r5, r5, #1
   59430:	subs	r7, r7, #1
   59434:	add	r4, r4, #2
   59438:	bne	5940c <fputs@plt+0x48058>
   5943c:	ldr	r0, [sp, #72]	; 0x48
   59440:	cmp	r0, #0
   59444:	beq	5979c <fputs@plt+0x483e8>
   59448:	ldr	r0, [fp, #-104]	; 0xffffff98
   5944c:	ldr	r1, [sp, #56]	; 0x38
   59450:	bl	609cc <fputs@plt+0x4f618>
   59454:	ldr	r7, [fp, #-116]	; 0xffffff8c
   59458:	ldr	r6, [fp, #-112]	; 0xffffff90
   5945c:	b	59814 <fputs@plt+0x48460>
   59460:	mov	r1, r0
   59464:	ldr	r2, [r5, #72]	; 0x48
   59468:	str	r1, [fp, #-112]	; 0xffffff90
   5946c:	ldrsh	r1, [r3, #34]	; 0x22
   59470:	ldr	sl, [r4, #52]	; 0x34
   59474:	add	r0, r2, #1
   59478:	add	r7, r1, #2
   5947c:	str	r1, [fp, #-132]	; 0xffffff7c
   59480:	mov	r1, #57	; 0x39
   59484:	str	r2, [fp, #-104]	; 0xffffff98
   59488:	str	r0, [r5, #72]	; 0x48
   5948c:	mov	r0, r9
   59490:	mov	r3, r7
   59494:	str	r8, [sp]
   59498:	bl	4a1bc <fputs@plt+0x38e08>
   5949c:	ldr	r6, [r5, #76]	; 0x4c
   594a0:	str	r0, [fp, #-124]	; 0xffffff84
   594a4:	mov	r1, r4
   594a8:	str	r7, [fp, #-100]	; 0xffffff9c
   594ac:	mov	r3, #0
   594b0:	add	r0, r6, r7
   594b4:	add	r4, r0, #2
   594b8:	str	r0, [sp, #136]	; 0x88
   594bc:	mov	r0, #4
   594c0:	str	r4, [r5, #76]	; 0x4c
   594c4:	str	r8, [sp]
   594c8:	stmib	sp, {r0, r8}
   594cc:	mov	r0, r5
   594d0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   594d4:	bl	6ce50 <fputs@plt+0x5ba9c>
   594d8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   594dc:	cmp	r0, #0
   594e0:	str	r0, [fp, #-96]	; 0xffffffa0
   594e4:	beq	591b0 <fputs@plt+0x47dfc>
   594e8:	add	r7, r6, #1
   594ec:	str	r4, [sp, #132]	; 0x84
   594f0:	mov	r4, #0
   594f4:	mov	r0, r9
   594f8:	mov	r1, #103	; 0x67
   594fc:	mov	r2, sl
   59500:	mov	r3, r7
   59504:	str	r4, [sp]
   59508:	bl	4a1bc <fputs@plt+0x38e08>
   5950c:	ldr	r1, [fp, #-128]	; 0xffffff80
   59510:	add	r3, r6, #2
   59514:	str	r7, [fp, #-120]	; 0xffffff88
   59518:	cmp	r1, #0
   5951c:	beq	59530 <fputs@plt+0x4817c>
   59520:	mov	r0, r5
   59524:	mov	r2, r3
   59528:	bl	6094c <fputs@plt+0x4f598>
   5952c:	b	59544 <fputs@plt+0x48190>
   59530:	mov	r0, r9
   59534:	mov	r1, #103	; 0x67
   59538:	mov	r2, sl
   5953c:	str	r4, [sp]
   59540:	bl	4a1bc <fputs@plt+0x38e08>
   59544:	ldr	r0, [fp, #-80]	; 0xffffffb0
   59548:	ldrsh	r0, [r0, #34]	; 0x22
   5954c:	cmp	r0, #1
   59550:	blt	595bc <fputs@plt+0x48208>
   59554:	add	r7, r6, #3
   59558:	mov	r6, #0
   5955c:	ldr	r0, [fp, #-108]	; 0xffffff94
   59560:	ldr	r0, [r0, r6, lsl #2]
   59564:	cmp	r0, #0
   59568:	blt	5958c <fputs@plt+0x481d8>
   5956c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   59570:	add	r0, r0, r0, lsl #2
   59574:	add	r2, r7, r6
   59578:	ldr	r1, [r1, #4]
   5957c:	ldr	r1, [r1, r0, lsl #2]
   59580:	mov	r0, r5
   59584:	bl	6094c <fputs@plt+0x4f598>
   59588:	b	595a8 <fputs@plt+0x481f4>
   5958c:	add	r0, r7, r6
   59590:	mov	r1, #153	; 0x99
   59594:	mov	r2, sl
   59598:	mov	r3, r6
   5959c:	str	r0, [sp]
   595a0:	mov	r0, r9
   595a4:	bl	4a1bc <fputs@plt+0x38e08>
   595a8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   595ac:	add	r6, r6, #1
   595b0:	ldrsh	r0, [r0, #34]	; 0x22
   595b4:	cmp	r6, r0
   595b8:	blt	5955c <fputs@plt+0x481a8>
   595bc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   595c0:	ldrb	sl, [r0, #40]	; 0x28
   595c4:	cmp	sl, #0
   595c8:	beq	595f0 <fputs@plt+0x4823c>
   595cc:	ldr	r8, [fp, #-124]	; 0xffffff84
   595d0:	mov	r0, r9
   595d4:	mov	r1, r8
   595d8:	bl	609cc <fputs@plt+0x4f618>
   595dc:	ldr	r0, [r5, #416]	; 0x1a0
   595e0:	cmp	r0, #0
   595e4:	moveq	r0, #0
   595e8:	strbeq	r0, [r5, #20]
   595ec:	b	596b8 <fputs@plt+0x48304>
   595f0:	ldr	r0, [sp, #136]	; 0x88
   595f4:	ldr	r2, [fp, #-120]	; 0xffffff88
   595f8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   595fc:	mov	r1, #49	; 0x31
   59600:	add	r8, r0, #1
   59604:	mov	r0, r9
   59608:	str	r8, [sp]
   5960c:	bl	4a1bc <fputs@plt+0x38e08>
   59610:	ldr	r4, [fp, #-104]	; 0xffffff98
   59614:	ldr	r7, [sp, #132]	; 0x84
   59618:	mov	r6, #0
   5961c:	mov	r0, r9
   59620:	mov	r1, #74	; 0x4a
   59624:	str	r6, [sp]
   59628:	mov	r2, r4
   5962c:	mov	r3, r7
   59630:	bl	4a1bc <fputs@plt+0x38e08>
   59634:	mov	r0, r9
   59638:	mov	r1, #75	; 0x4b
   5963c:	mov	r2, r4
   59640:	mov	r3, r8
   59644:	str	r7, [sp]
   59648:	bl	4a1bc <fputs@plt+0x38e08>
   5964c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59650:	bl	71a70 <fputs@plt+0x606bc>
   59654:	mov	r0, r9
   59658:	mov	r1, #108	; 0x6c
   5965c:	mov	r2, r4
   59660:	mov	r3, #0
   59664:	str	r6, [sp]
   59668:	bl	4a1bc <fputs@plt+0x38e08>
   5966c:	mov	r8, r0
   59670:	ldr	r0, [fp, #-132]	; 0xffffff7c
   59674:	cmn	r0, #1
   59678:	blt	596b8 <fputs@plt+0x48304>
   5967c:	ldr	r5, [fp, #-100]	; 0xffffff9c
   59680:	ldr	r7, [fp, #-120]	; 0xffffff88
   59684:	add	r0, r7, r6
   59688:	mov	r1, #47	; 0x2f
   5968c:	mov	r2, r4
   59690:	mov	r3, r6
   59694:	str	r0, [sp]
   59698:	mov	r0, r9
   5969c:	bl	4a1bc <fputs@plt+0x38e08>
   596a0:	add	r6, r6, #1
   596a4:	cmp	r6, r5
   596a8:	blt	59684 <fputs@plt+0x482d0>
   596ac:	ldr	r7, [fp, #-116]	; 0xffffff8c
   596b0:	ldr	r5, [fp, #-84]	; 0xffffffac
   596b4:	b	596bc <fputs@plt+0x48308>
   596b8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   596bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   596c0:	ldr	r4, [fp, #-112]	; 0xffffff90
   596c4:	mov	r0, r5
   596c8:	bl	7c7c0 <fputs@plt+0x6b40c>
   596cc:	ldr	r0, [fp, #-120]	; 0xffffff88
   596d0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   596d4:	mov	r1, #12
   596d8:	mov	r2, #0
   596dc:	str	r0, [sp]
   596e0:	mov	r0, r9
   596e4:	bl	4a1bc <fputs@plt+0x38e08>
   596e8:	mov	r1, r0
   596ec:	mov	r0, r9
   596f0:	mov	r2, r4
   596f4:	mvn	r3, #9
   596f8:	bl	1d530 <fputs@plt+0xc17c>
   596fc:	ldr	r0, [r9]
   59700:	ldrb	r0, [r0, #69]	; 0x45
   59704:	cmp	r0, #0
   59708:	bne	5972c <fputs@plt+0x48378>
   5970c:	ldr	r1, [r9, #32]
   59710:	ldr	r0, [r9, #4]
   59714:	add	r1, r1, r1, lsl #2
   59718:	add	r0, r0, r1, lsl #2
   5971c:	ldr	r1, [fp, #8]
   59720:	cmp	r1, #10
   59724:	movweq	r1, #2
   59728:	strb	r1, [r0, #-17]	; 0xffffffef
   5972c:	ldr	r0, [r5, #416]	; 0x1a0
   59730:	mov	r1, #1
   59734:	cmp	r0, #0
   59738:	moveq	r0, r5
   5973c:	cmp	sl, #0
   59740:	strb	r1, [r0, #21]
   59744:	beq	59754 <fputs@plt+0x483a0>
   59748:	ldr	r0, [fp, #-96]	; 0xffffffa0
   5974c:	bl	71a70 <fputs@plt+0x606bc>
   59750:	b	591b0 <fputs@plt+0x47dfc>
   59754:	ldr	r2, [fp, #-104]	; 0xffffff98
   59758:	mov	r4, #0
   5975c:	add	r3, r8, #1
   59760:	mov	r0, r9
   59764:	mov	r1, #7
   59768:	str	r4, [sp]
   5976c:	bl	4a1bc <fputs@plt+0x38e08>
   59770:	ldr	r0, [r9, #32]
   59774:	ldr	r2, [r9, #24]
   59778:	sub	r1, r0, #1
   5977c:	str	r1, [r2, #96]	; 0x60
   59780:	ldr	r2, [r9]
   59784:	ldrb	r2, [r2, #69]	; 0x45
   59788:	cmp	r2, #0
   5978c:	beq	59f10 <fputs@plt+0x48b5c>
   59790:	movw	r1, #35320	; 0x89f8
   59794:	movt	r1, #10
   59798:	b	59f24 <fputs@plt+0x48b70>
   5979c:	ldr	r7, [fp, #-116]	; 0xffffff8c
   597a0:	ldr	r6, [fp, #-112]	; 0xffffff90
   597a4:	mov	r0, r7
   597a8:	mov	r1, r6
   597ac:	bl	7b644 <fputs@plt+0x6a290>
   597b0:	ldr	r5, [sp, #64]	; 0x40
   597b4:	ldr	r4, [fp, #-104]	; 0xffffff98
   597b8:	ldr	r8, [sp, #36]	; 0x24
   597bc:	ldr	r2, [sp, #68]	; 0x44
   597c0:	mov	r9, r0
   597c4:	mov	r1, #49	; 0x31
   597c8:	mov	r0, r4
   597cc:	mov	r3, r5
   597d0:	str	r8, [sp]
   597d4:	bl	4a1bc <fputs@plt+0x38e08>
   597d8:	mov	r1, r0
   597dc:	mov	r0, r4
   597e0:	mov	r2, r9
   597e4:	mov	r3, r5
   597e8:	bl	1d530 <fputs@plt+0xc17c>
   597ec:	ldr	r2, [sp, #52]	; 0x34
   597f0:	mov	r1, #0
   597f4:	mov	r0, #0
   597f8:	mov	r3, r8
   597fc:	str	r0, [sp, #64]	; 0x40
   59800:	str	r1, [sp]
   59804:	mov	r0, r4
   59808:	mov	r1, #110	; 0x6e
   5980c:	bl	4a1bc <fputs@plt+0x38e08>
   59810:	str	r8, [sp, #68]	; 0x44
   59814:	ldr	r0, [sp, #48]	; 0x30
   59818:	ldr	r8, [fp, #-96]	; 0xffffffa0
   5981c:	ldr	r9, [sp, #76]	; 0x4c
   59820:	ldr	sl, [sp, #60]	; 0x3c
   59824:	bl	71a70 <fputs@plt+0x606bc>
   59828:	ldr	r5, [fp, #-84]	; 0xffffffac
   5982c:	ldr	r2, [sp, #64]	; 0x40
   59830:	ldrb	r0, [r7, #24]
   59834:	mov	r1, #0
   59838:	str	r2, [sp, #64]	; 0x40
   5983c:	str	r1, [sp, #48]	; 0x30
   59840:	tst	r0, #128	; 0x80
   59844:	beq	5987c <fputs@plt+0x484c8>
   59848:	ldr	r0, [r5, #420]	; 0x1a4
   5984c:	cmp	r0, #0
   59850:	bne	5987c <fputs@plt+0x484c8>
   59854:	ldr	r0, [r5, #76]	; 0x4c
   59858:	mov	r1, #22
   5985c:	mov	r2, #0
   59860:	add	r3, r0, #1
   59864:	mov	r0, #0
   59868:	str	r3, [r5, #76]	; 0x4c
   5986c:	str	r0, [sp]
   59870:	ldr	r0, [fp, #-104]	; 0xffffff98
   59874:	str	r3, [sp, #48]	; 0x30
   59878:	bl	4a1bc <fputs@plt+0x38e08>
   5987c:	ldr	r0, [fp, #-104]	; 0xffffff98
   59880:	bl	62b34 <fputs@plt+0x51780>
   59884:	mov	r7, r0
   59888:	cmp	r8, #0
   5988c:	str	r0, [sp, #56]	; 0x38
   59890:	bne	5996c <fputs@plt+0x485b8>
   59894:	ldr	r0, [fp, #8]
   59898:	cmp	r0, #5
   5989c:	beq	598c8 <fputs@plt+0x48514>
   598a0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   598a4:	ldr	r0, [r0, #8]
   598a8:	b	598bc <fputs@plt+0x48508>
   598ac:	ldrb	r1, [r0, #54]	; 0x36
   598b0:	cmp	r1, #5
   598b4:	beq	598c8 <fputs@plt+0x48514>
   598b8:	ldr	r0, [r0, #20]
   598bc:	cmp	r0, #0
   598c0:	bne	598ac <fputs@plt+0x484f8>
   598c4:	b	598d8 <fputs@plt+0x48524>
   598c8:	ldr	r0, [fp, #-120]	; 0xffffff88
   598cc:	ldr	r2, [sp, #108]	; 0x6c
   598d0:	mov	r1, #1
   598d4:	bl	11174 <memset@plt>
   598d8:	ldr	r0, [sp, #72]	; 0x48
   598dc:	cmp	r0, #0
   598e0:	beq	5992c <fputs@plt+0x48578>
   598e4:	ldr	r0, [sp, #40]	; 0x28
   598e8:	cmp	r0, #0
   598ec:	blt	59908 <fputs@plt+0x48554>
   598f0:	ldr	r0, [sp, #124]	; 0x7c
   598f4:	ldr	r1, [sp, #40]	; 0x28
   598f8:	ldr	r2, [fp, #-120]	; 0xffffff88
   598fc:	sub	r0, r1, r0
   59900:	mov	r1, #0
   59904:	strb	r1, [r2, r0]
   59908:	ldr	r0, [sp, #44]	; 0x2c
   5990c:	cmp	r0, #0
   59910:	blt	5992c <fputs@plt+0x48578>
   59914:	ldr	r0, [sp, #124]	; 0x7c
   59918:	ldr	r1, [sp, #44]	; 0x2c
   5991c:	ldr	r2, [fp, #-120]	; 0xffffff88
   59920:	sub	r0, r1, r0
   59924:	mov	r1, #0
   59928:	strb	r1, [r2, r0]
   5992c:	ldr	r1, [sp, #124]	; 0x7c
   59930:	ldr	r5, [fp, #-84]	; 0xffffffac
   59934:	mov	r0, #0
   59938:	mov	r2, #55	; 0x37
   5993c:	mov	r3, #0
   59940:	str	r0, [sp, #8]
   59944:	str	r0, [sp, #12]
   59948:	str	r1, [sp]
   5994c:	ldr	r1, [fp, #-120]	; 0xffffff88
   59950:	mov	r0, r5
   59954:	str	r1, [sp, #4]
   59958:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5995c:	bl	7c57c <fputs@plt+0x6b1c8>
   59960:	ldr	r6, [fp, #-112]	; 0xffffff90
   59964:	ldr	r8, [fp, #-96]	; 0xffffffa0
   59968:	ldr	r7, [sp, #56]	; 0x38
   5996c:	ldr	r0, [sp, #72]	; 0x48
   59970:	cmp	r0, #0
   59974:	beq	59a08 <fputs@plt+0x48654>
   59978:	ldr	r4, [fp, #-104]	; 0xffffff98
   5997c:	cmp	r8, #0
   59980:	bne	599d0 <fputs@plt+0x4861c>
   59984:	ldr	r0, [sp, #124]	; 0x7c
   59988:	ldr	r1, [sp, #132]	; 0x84
   5998c:	sub	r0, r1, r0
   59990:	ldr	r1, [fp, #-120]	; 0xffffff88
   59994:	ldrb	r0, [r1, r0]
   59998:	cmp	r0, #0
   5999c:	beq	599d0 <fputs@plt+0x4861c>
   599a0:	ldr	r0, [sp, #68]	; 0x44
   599a4:	ldr	r2, [sp, #132]	; 0x84
   599a8:	mov	r1, #68	; 0x44
   599ac:	mov	r3, r7
   599b0:	str	r0, [sp]
   599b4:	mov	r0, r4
   599b8:	bl	4a1bc <fputs@plt+0x38e08>
   599bc:	ldr	r2, [sp, #64]	; 0x40
   599c0:	mov	r1, r0
   599c4:	mov	r0, r4
   599c8:	mvn	r3, #13
   599cc:	bl	1d530 <fputs@plt+0xc17c>
   599d0:	ldr	r2, [sp, #68]	; 0x44
   599d4:	mov	r1, #0
   599d8:	mov	r0, #0
   599dc:	cmp	r6, #0
   599e0:	mov	r3, r7
   599e4:	str	r0, [sp, #108]	; 0x6c
   599e8:	str	r1, [sp]
   599ec:	mov	r0, r4
   599f0:	mov	r1, #76	; 0x4c
   599f4:	moveq	r2, r9
   599f8:	bl	4a1bc <fputs@plt+0x38e08>
   599fc:	str	r7, [fp, #-120]	; 0xffffff88
   59a00:	ldr	r7, [fp, #-100]	; 0xffffff9c
   59a04:	b	59a98 <fputs@plt+0x486e4>
   59a08:	cmp	r6, #0
   59a0c:	beq	59f48 <fputs@plt+0x48b94>
   59a10:	ldr	r6, [fp, #-104]	; 0xffffff98
   59a14:	mov	r0, r6
   59a18:	bl	62b34 <fputs@plt+0x51780>
   59a1c:	ldr	r8, [sp, #52]	; 0x34
   59a20:	str	r0, [fp, #-120]	; 0xffffff88
   59a24:	mov	r4, #0
   59a28:	mov	r0, r6
   59a2c:	mov	r1, #108	; 0x6c
   59a30:	mov	r3, r7
   59a34:	str	r4, [sp]
   59a38:	mov	r2, r8
   59a3c:	bl	4a1bc <fputs@plt+0x38e08>
   59a40:	str	r4, [sp]
   59a44:	mov	r4, r6
   59a48:	mov	r0, r6
   59a4c:	ldr	r6, [sp, #68]	; 0x44
   59a50:	mov	r1, #101	; 0x65
   59a54:	mov	r2, r8
   59a58:	mov	r3, r6
   59a5c:	bl	4a1bc <fputs@plt+0x38e08>
   59a60:	ldr	r2, [sp, #132]	; 0x84
   59a64:	ldr	r3, [fp, #-120]	; 0xffffff88
   59a68:	str	r0, [sp, #108]	; 0x6c
   59a6c:	mov	r0, r4
   59a70:	mov	r1, #68	; 0x44
   59a74:	str	r6, [sp]
   59a78:	bl	4a1bc <fputs@plt+0x38e08>
   59a7c:	mov	r1, r0
   59a80:	mov	r0, r4
   59a84:	mov	r2, #0
   59a88:	mvn	r3, #13
   59a8c:	bl	1d530 <fputs@plt+0xc17c>
   59a90:	ldr	r7, [fp, #-100]	; 0xffffff9c
   59a94:	ldr	r6, [fp, #-112]	; 0xffffff90
   59a98:	ldr	r0, [fp, #-124]	; 0xffffff84
   59a9c:	str	r6, [fp, #-112]	; 0xffffff90
   59aa0:	tst	r0, #255	; 0xff
   59aa4:	beq	59ad4 <fputs@plt+0x48720>
   59aa8:	ldr	r1, [fp, #-128]	; 0xffffff80
   59aac:	mov	r0, r5
   59ab0:	mov	r2, sl
   59ab4:	bl	6094c <fputs@plt+0x4f598>
   59ab8:	mov	r0, #0
   59abc:	mov	r1, #38	; 0x26
   59ac0:	mov	r2, sl
   59ac4:	mov	r3, #0
   59ac8:	str	r0, [sp]
   59acc:	mov	r0, r4
   59ad0:	bl	4a1bc <fputs@plt+0x38e08>
   59ad4:	cmp	r7, #0
   59ad8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   59adc:	ldreq	r0, [sp, #136]	; 0x88
   59ae0:	tsteq	r0, #255	; 0xff
   59ae4:	beq	59b08 <fputs@plt+0x48754>
   59ae8:	ldr	r0, [sp, #96]	; 0x60
   59aec:	cmp	r0, #0
   59af0:	beq	59b18 <fputs@plt+0x48764>
   59af4:	mov	r0, r5
   59af8:	mov	r1, r4
   59afc:	bl	7ce0c <fputs@plt+0x6ba58>
   59b00:	mov	r6, r0
   59b04:	b	59b1c <fputs@plt+0x48768>
   59b08:	ldr	r0, [sp, #96]	; 0x60
   59b0c:	cmp	r0, #0
   59b10:	beq	59c14 <fputs@plt+0x48860>
   59b14:	b	59ae8 <fputs@plt+0x48734>
   59b18:	mov	r6, #0
   59b1c:	mov	r0, #3
   59b20:	mov	r1, r7
   59b24:	mov	r3, #0
   59b28:	mov	r8, #0
   59b2c:	stm	sp, {r0, r4}
   59b30:	ldr	r0, [fp, #8]
   59b34:	ldr	r2, [fp, #-92]	; 0xffffffa4
   59b38:	str	r0, [sp, #8]
   59b3c:	mov	r0, r5
   59b40:	bl	7cd64 <fputs@plt+0x6b9b0>
   59b44:	ldrsh	r1, [r4, #34]	; 0x22
   59b48:	cmp	r1, #1
   59b4c:	blt	59bd8 <fputs@plt+0x48824>
   59b50:	orr	r7, r0, r6
   59b54:	mov	sl, #1
   59b58:	mov	r6, #0
   59b5c:	cmn	r7, #1
   59b60:	beq	59ba8 <fputs@plt+0x487f4>
   59b64:	cmp	r6, #31
   59b68:	bhi	59b74 <fputs@plt+0x487c0>
   59b6c:	tst	r7, sl, lsl r6
   59b70:	bne	59ba8 <fputs@plt+0x487f4>
   59b74:	ldr	r0, [r4, #4]
   59b78:	add	r0, r0, r6, lsl #4
   59b7c:	ldrb	r0, [r0, #15]
   59b80:	tst	r0, #1
   59b84:	bne	59ba8 <fputs@plt+0x487f4>
   59b88:	ldr	r0, [sp, #104]	; 0x68
   59b8c:	mov	r1, #25
   59b90:	mov	r2, #0
   59b94:	str	r8, [sp]
   59b98:	add	r3, r0, r6
   59b9c:	ldr	r0, [fp, #-104]	; 0xffffff98
   59ba0:	bl	4a1bc <fputs@plt+0x38e08>
   59ba4:	b	59bc8 <fputs@plt+0x48814>
   59ba8:	ldr	r0, [sp, #104]	; 0x68
   59bac:	ldr	r2, [sp, #132]	; 0x84
   59bb0:	mov	r1, r4
   59bb4:	mov	r3, r6
   59bb8:	add	r0, r0, r6
   59bbc:	str	r0, [sp]
   59bc0:	ldr	r0, [fp, #-104]	; 0xffffff98
   59bc4:	bl	6424c <fputs@plt+0x52e98>
   59bc8:	ldrsh	r0, [r4, #34]	; 0x22
   59bcc:	add	r6, r6, #1
   59bd0:	cmp	r6, r0
   59bd4:	blt	59b5c <fputs@plt+0x487a8>
   59bd8:	ldr	r0, [fp, #-112]	; 0xffffff90
   59bdc:	ldr	r7, [fp, #-100]	; 0xffffff9c
   59be0:	ldr	sl, [sp, #60]	; 0x3c
   59be4:	cmp	r0, #0
   59be8:	ldreq	r0, [fp, #-124]	; 0xffffff84
   59bec:	tsteq	r0, #255	; 0xff
   59bf0:	bne	59c14 <fputs@plt+0x48860>
   59bf4:	mov	r0, #0
   59bf8:	mov	r1, #30
   59bfc:	mov	r2, r9
   59c00:	mov	r3, sl
   59c04:	str	r0, [sp]
   59c08:	ldr	r0, [fp, #-104]	; 0xffffff98
   59c0c:	bl	4a1bc <fputs@plt+0x38e08>
   59c10:	ldr	r4, [fp, #-80]	; 0xffffffb0
   59c14:	ldr	r0, [fp, #8]
   59c18:	ldr	r2, [fp, #-92]	; 0xffffffa4
   59c1c:	mov	r8, #1
   59c20:	mov	r1, r7
   59c24:	mov	r3, #1
   59c28:	str	r4, [sp, #4]
   59c2c:	str	r8, [sp]
   59c30:	str	r0, [sp, #8]
   59c34:	mov	r0, r5
   59c38:	bl	7cd64 <fputs@plt+0x6b9b0>
   59c3c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59c40:	mov	r6, r0
   59c44:	ldr	r4, [fp, #-108]	; 0xffffff94
   59c48:	ldrsh	r0, [r1, #34]	; 0x22
   59c4c:	cmp	r0, #1
   59c50:	blt	59d04 <fputs@plt+0x48950>
   59c54:	mov	r7, #0
   59c58:	mov	sl, #0
   59c5c:	ldrsh	r0, [r1, #32]
   59c60:	cmp	sl, r0
   59c64:	bne	59c88 <fputs@plt+0x488d4>
   59c68:	ldr	r0, [fp, #-132]	; 0xffffff7c
   59c6c:	mov	r1, #25
   59c70:	mov	r2, #0
   59c74:	str	r7, [sp]
   59c78:	add	r3, r0, sl
   59c7c:	ldr	r0, [fp, #-104]	; 0xffffff98
   59c80:	bl	4a1bc <fputs@plt+0x38e08>
   59c84:	b	59cf0 <fputs@plt+0x4893c>
   59c88:	ldr	r0, [r4, sl, lsl #2]
   59c8c:	cmp	r0, #0
   59c90:	blt	59cb8 <fputs@plt+0x48904>
   59c94:	ldr	r1, [fp, #-92]	; 0xffffffa4
   59c98:	add	r0, r0, r0, lsl #2
   59c9c:	ldr	r1, [r1, #4]
   59ca0:	ldr	r1, [r1, r0, lsl #2]
   59ca4:	ldr	r0, [fp, #-132]	; 0xffffff7c
   59ca8:	add	r2, r0, sl
   59cac:	mov	r0, r5
   59cb0:	bl	6094c <fputs@plt+0x4f598>
   59cb4:	b	59cf0 <fputs@plt+0x4893c>
   59cb8:	cmp	sl, #31
   59cbc:	bhi	59cd4 <fputs@plt+0x48920>
   59cc0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   59cc4:	ands	r0, r0, #1
   59cc8:	beq	59cd4 <fputs@plt+0x48920>
   59ccc:	tst	r6, r8, lsl sl
   59cd0:	beq	59c68 <fputs@plt+0x488b4>
   59cd4:	ldr	r0, [fp, #-132]	; 0xffffff7c
   59cd8:	ldr	r3, [sp, #132]	; 0x84
   59cdc:	mov	r2, sl
   59ce0:	add	r0, r0, sl
   59ce4:	str	r0, [sp]
   59ce8:	mov	r0, r5
   59cec:	bl	72338 <fputs@plt+0x60f84>
   59cf0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59cf4:	add	sl, sl, #1
   59cf8:	ldrsh	r0, [r1, #34]	; 0x22
   59cfc:	cmp	sl, r0
   59d00:	blt	59c5c <fputs@plt+0x488a8>
   59d04:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   59d08:	ldr	r8, [fp, #-116]	; 0xffffff8c
   59d0c:	ldr	r9, [fp, #-92]	; 0xffffffa4
   59d10:	ldr	r5, [sp, #128]	; 0x80
   59d14:	ldr	r7, [fp, #-100]	; 0xffffff9c
   59d18:	tst	r0, #1
   59d1c:	beq	59e28 <fputs@plt+0x48a74>
   59d20:	ldr	sl, [fp, #-104]	; 0xffffff98
   59d24:	ldr	r2, [fp, #-132]	; 0xffffff7c
   59d28:	mov	r6, r1
   59d2c:	mov	r0, sl
   59d30:	bl	66d94 <fputs@plt+0x559e0>
   59d34:	mov	r0, #1
   59d38:	mov	r1, r7
   59d3c:	mov	r2, #110	; 0x6e
   59d40:	mov	r3, r9
   59d44:	stm	sp, {r0, r6}
   59d48:	ldr	r0, [sp, #76]	; 0x4c
   59d4c:	ldr	r6, [fp, #-120]	; 0xffffff88
   59d50:	str	r0, [sp, #8]
   59d54:	ldr	r0, [fp, #8]
   59d58:	str	r6, [sp, #16]
   59d5c:	str	r0, [sp, #12]
   59d60:	ldr	r0, [fp, #-84]	; 0xffffffac
   59d64:	bl	7cf24 <fputs@plt+0x6bb70>
   59d68:	ldr	r0, [fp, #-112]	; 0xffffff90
   59d6c:	cmp	r0, #0
   59d70:	beq	59da8 <fputs@plt+0x489f4>
   59d74:	ldr	r0, [sp, #68]	; 0x44
   59d78:	ldr	r2, [sp, #132]	; 0x84
   59d7c:	mov	r1, #68	; 0x44
   59d80:	mov	r3, r6
   59d84:	str	r0, [sp]
   59d88:	mov	r0, sl
   59d8c:	bl	4a1bc <fputs@plt+0x38e08>
   59d90:	ldr	r2, [sp, #64]	; 0x40
   59d94:	mov	r1, r0
   59d98:	mov	r0, sl
   59d9c:	mvn	r3, #13
   59da0:	bl	1d530 <fputs@plt+0xc17c>
   59da4:	b	59dc4 <fputs@plt+0x48a10>
   59da8:	ldr	r0, [sp, #76]	; 0x4c
   59dac:	ldr	r2, [sp, #132]	; 0x84
   59db0:	mov	r1, #70	; 0x46
   59db4:	mov	r3, r6
   59db8:	str	r0, [sp]
   59dbc:	mov	r0, sl
   59dc0:	bl	4a1bc <fputs@plt+0x38e08>
   59dc4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59dc8:	ldr	r7, [fp, #-100]	; 0xffffff9c
   59dcc:	ldrsh	r0, [r1, #34]	; 0x22
   59dd0:	cmp	r0, #1
   59dd4:	blt	59e28 <fputs@plt+0x48a74>
   59dd8:	mov	r6, #0
   59ddc:	ldr	r2, [r4, r6, lsl #2]
   59de0:	cmn	r2, #1
   59de4:	bgt	59e18 <fputs@plt+0x48a64>
   59de8:	ldrsh	r2, [r1, #32]
   59dec:	cmp	r6, r2
   59df0:	beq	59e18 <fputs@plt+0x48a64>
   59df4:	ldr	r0, [fp, #-132]	; 0xffffff7c
   59df8:	ldr	r2, [sp, #132]	; 0x84
   59dfc:	mov	r3, r6
   59e00:	add	r0, r0, r6
   59e04:	str	r0, [sp]
   59e08:	ldr	r0, [fp, #-104]	; 0xffffff98
   59e0c:	bl	6424c <fputs@plt+0x52e98>
   59e10:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59e14:	ldrh	r0, [r1, #34]	; 0x22
   59e18:	add	r6, r6, #1
   59e1c:	sxth	r2, r0
   59e20:	cmp	r6, r2
   59e24:	blt	59ddc <fputs@plt+0x48a28>
   59e28:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59e2c:	cmp	r0, #0
   59e30:	bne	5a154 <fputs@plt+0x48da0>
   59e34:	ldr	r2, [fp, #8]
   59e38:	ldr	r3, [sp, #60]	; 0x3c
   59e3c:	str	r5, [sp]
   59e40:	ldr	r5, [fp, #-84]	; 0xffffffac
   59e44:	ldr	r7, [sp, #100]	; 0x64
   59e48:	sub	r0, fp, #72	; 0x48
   59e4c:	mov	r6, #0
   59e50:	str	r4, [sp, #28]
   59e54:	str	r0, [sp, #24]
   59e58:	str	r6, [fp, #-72]	; 0xffffffb8
   59e5c:	uxtb	r2, r2
   59e60:	str	r3, [sp, #4]
   59e64:	ldr	r3, [sp, #76]	; 0x4c
   59e68:	mov	r0, r5
   59e6c:	str	r7, [sp, #12]
   59e70:	str	r2, [sp, #16]
   59e74:	ldr	r2, [fp, #-120]	; 0xffffff88
   59e78:	str	r3, [sp, #8]
   59e7c:	ldr	r3, [sp, #132]	; 0x84
   59e80:	str	r2, [sp, #20]
   59e84:	ldr	r2, [sp, #120]	; 0x78
   59e88:	bl	7f674 <fputs@plt+0x6e2c0>
   59e8c:	ldr	r0, [sp, #96]	; 0x60
   59e90:	cmp	r0, #0
   59e94:	beq	59eb0 <fputs@plt+0x48afc>
   59e98:	stm	sp, {r4, r7}
   59e9c:	mov	r0, r5
   59ea0:	mov	r3, #0
   59ea4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59ea8:	ldr	r2, [sp, #76]	; 0x4c
   59eac:	bl	7cfbc <fputs@plt+0x6bc08>
   59eb0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   59eb4:	orrs	r0, r7, r0
   59eb8:	clz	r7, r0
   59ebc:	bne	59ec8 <fputs@plt+0x48b14>
   59ec0:	ldr	r4, [fp, #-104]	; 0xffffff98
   59ec4:	b	59fbc <fputs@plt+0x48c08>
   59ec8:	ldr	r0, [fp, #-112]	; 0xffffff90
   59ecc:	cmp	r0, #0
   59ed0:	beq	59f90 <fputs@plt+0x48bdc>
   59ed4:	ldr	r0, [sp, #68]	; 0x44
   59ed8:	ldr	r4, [fp, #-104]	; 0xffffff98
   59edc:	ldr	r2, [sp, #132]	; 0x84
   59ee0:	mov	r1, #68	; 0x44
   59ee4:	mov	r3, #0
   59ee8:	str	r0, [sp]
   59eec:	mov	r0, r4
   59ef0:	bl	4a1bc <fputs@plt+0x38e08>
   59ef4:	ldr	r2, [sp, #64]	; 0x40
   59ef8:	mov	r6, r0
   59efc:	mov	r0, r4
   59f00:	mvn	r3, #13
   59f04:	mov	r1, r6
   59f08:	bl	1d530 <fputs@plt+0xc17c>
   59f0c:	b	59fbc <fputs@plt+0x48c08>
   59f10:	ldr	r2, [r9, #4]
   59f14:	cmp	r8, #0
   59f18:	movge	r1, r8
   59f1c:	add	r1, r1, r1, lsl #2
   59f20:	add	r1, r2, r1, lsl #2
   59f24:	ldr	r2, [fp, #-104]	; 0xffffff98
   59f28:	str	r0, [r1, #8]
   59f2c:	mov	r0, r9
   59f30:	mov	r1, #61	; 0x3d
   59f34:	mov	r3, #0
   59f38:	str	r4, [sp]
   59f3c:	bl	4a1bc <fputs@plt+0x38e08>
   59f40:	ldr	r7, [fp, #-116]	; 0xffffff8c
   59f44:	b	591b0 <fputs@plt+0x47dfc>
   59f48:	ldr	r4, [fp, #-104]	; 0xffffff98
   59f4c:	ldr	r2, [sp, #80]	; 0x50
   59f50:	mov	r1, #130	; 0x82
   59f54:	mov	r3, r7
   59f58:	str	r9, [sp]
   59f5c:	mov	r0, r4
   59f60:	bl	4a1bc <fputs@plt+0x38e08>
   59f64:	ldr	r2, [sp, #132]	; 0x84
   59f68:	mov	r3, r0
   59f6c:	mov	r0, r4
   59f70:	mov	r1, #70	; 0x46
   59f74:	str	r9, [sp]
   59f78:	str	r3, [fp, #-120]	; 0xffffff88
   59f7c:	bl	4a1bc <fputs@plt+0x38e08>
   59f80:	mov	r6, #0
   59f84:	mov	r0, #0
   59f88:	str	r0, [sp, #108]	; 0x6c
   59f8c:	b	59a00 <fputs@plt+0x4864c>
   59f90:	ldr	r0, [sp, #76]	; 0x4c
   59f94:	ldr	r4, [fp, #-104]	; 0xffffff98
   59f98:	ldr	r2, [sp, #132]	; 0x84
   59f9c:	mov	r1, #70	; 0x46
   59fa0:	mov	r3, #0
   59fa4:	str	r0, [sp]
   59fa8:	mov	r0, #0
   59fac:	str	r0, [fp, #-112]	; 0xffffff90
   59fb0:	mov	r0, r4
   59fb4:	bl	4a1bc <fputs@plt+0x38e08>
   59fb8:	mov	r6, r0
   59fbc:	ldr	r1, [sp, #120]	; 0x78
   59fc0:	mvn	r0, #0
   59fc4:	ldr	r2, [sp, #132]	; 0x84
   59fc8:	ldr	r3, [sp, #128]	; 0x80
   59fcc:	lsr	r7, r7, #5
   59fd0:	str	r0, [sp, #4]
   59fd4:	ldr	r0, [fp, #-84]	; 0xffffffac
   59fd8:	str	r1, [sp]
   59fdc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59fe0:	bl	7d664 <fputs@plt+0x6c2b0>
   59fe4:	ldr	r0, [sp, #96]	; 0x60
   59fe8:	cmp	r0, #0
   59fec:	bne	5a004 <fputs@plt+0x48c50>
   59ff0:	ldr	r0, [fp, #-112]	; 0xffffff90
   59ff4:	cmp	r0, #0
   59ff8:	ldreq	r0, [sp, #92]	; 0x5c
   59ffc:	tsteq	r0, #255	; 0xff
   5a000:	beq	5a020 <fputs@plt+0x48c6c>
   5a004:	ldr	r2, [sp, #132]	; 0x84
   5a008:	mov	r0, #0
   5a00c:	mov	r1, #95	; 0x5f
   5a010:	mov	r3, #0
   5a014:	str	r0, [sp]
   5a018:	mov	r0, r4
   5a01c:	bl	4a1bc <fputs@plt+0x38e08>
   5a020:	cmp	r7, #0
   5a024:	bne	5a070 <fputs@plt+0x48cbc>
   5a028:	ldr	r0, [r4, #32]
   5a02c:	ldr	r2, [r4, #24]
   5a030:	sub	r1, r0, #1
   5a034:	str	r1, [r2, #96]	; 0x60
   5a038:	ldr	r2, [r4]
   5a03c:	ldrb	r2, [r2, #69]	; 0x45
   5a040:	cmp	r2, #0
   5a044:	beq	5a054 <fputs@plt+0x48ca0>
   5a048:	movw	r1, #35320	; 0x89f8
   5a04c:	movt	r1, #10
   5a050:	b	5a06c <fputs@plt+0x48cb8>
   5a054:	ldr	r2, [fp, #-104]	; 0xffffff98
   5a058:	cmp	r6, #0
   5a05c:	movge	r1, r6
   5a060:	add	r1, r1, r1, lsl #2
   5a064:	ldr	r2, [r2, #4]
   5a068:	add	r1, r2, r1, lsl #2
   5a06c:	str	r0, [r1, #8]
   5a070:	ldr	r0, [sp, #96]	; 0x60
   5a074:	cmp	r0, #0
   5a078:	beq	5a104 <fputs@plt+0x48d50>
   5a07c:	ldr	r6, [fp, #-84]	; 0xffffffac
   5a080:	ldr	r7, [fp, #-80]	; 0xffffffb0
   5a084:	ldr	sl, [sp, #60]	; 0x3c
   5a088:	ldr	r4, [fp, #-108]	; 0xffffff94
   5a08c:	ldr	r8, [sp, #100]	; 0x64
   5a090:	mov	r2, #0
   5a094:	mov	r5, #0
   5a098:	mov	r0, r6
   5a09c:	mov	r1, r7
   5a0a0:	mov	r3, sl
   5a0a4:	str	r4, [sp]
   5a0a8:	str	r8, [sp, #4]
   5a0ac:	bl	7cfbc <fputs@plt+0x6bc08>
   5a0b0:	ldr	r1, [sp, #120]	; 0x78
   5a0b4:	str	r5, [sp, #12]
   5a0b8:	str	r5, [sp, #16]
   5a0bc:	ldr	r5, [sp, #128]	; 0x80
   5a0c0:	ldr	r2, [sp, #132]	; 0x84
   5a0c4:	mov	r0, #1
   5a0c8:	str	sl, [sp]
   5a0cc:	str	r0, [sp, #8]
   5a0d0:	mov	r0, r6
   5a0d4:	str	r1, [sp, #4]
   5a0d8:	mov	r1, r7
   5a0dc:	mov	r3, r5
   5a0e0:	bl	8079c <fputs@plt+0x6f3e8>
   5a0e4:	stm	sp, {r4, r8}
   5a0e8:	mov	r0, r6
   5a0ec:	mov	r1, r7
   5a0f0:	ldr	r9, [fp, #-92]	; 0xffffffa4
   5a0f4:	ldr	r3, [sp, #76]	; 0x4c
   5a0f8:	mov	r2, r9
   5a0fc:	bl	7d7a8 <fputs@plt+0x6c3f4>
   5a100:	b	5a148 <fputs@plt+0x48d94>
   5a104:	ldr	r2, [sp, #60]	; 0x3c
   5a108:	mov	r0, #0
   5a10c:	mov	r1, #1
   5a110:	ldr	r5, [sp, #128]	; 0x80
   5a114:	str	r1, [sp, #8]
   5a118:	str	r0, [sp, #12]
   5a11c:	str	r0, [sp, #16]
   5a120:	ldr	r0, [fp, #-84]	; 0xffffffac
   5a124:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5a128:	str	r2, [sp]
   5a12c:	ldr	r2, [sp, #120]	; 0x78
   5a130:	mov	r3, r5
   5a134:	str	r2, [sp, #4]
   5a138:	ldr	r2, [sp, #132]	; 0x84
   5a13c:	bl	8079c <fputs@plt+0x6f3e8>
   5a140:	ldr	r9, [fp, #-92]	; 0xffffffa4
   5a144:	ldr	r4, [fp, #-108]	; 0xffffff94
   5a148:	ldr	r8, [fp, #-116]	; 0xffffff8c
   5a14c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5a150:	ldr	r7, [fp, #-100]	; 0xffffff9c
   5a154:	ldrb	r0, [r8, #24]
   5a158:	ldr	r6, [fp, #-120]	; 0xffffff88
   5a15c:	tst	r0, #128	; 0x80
   5a160:	beq	5a194 <fputs@plt+0x48de0>
   5a164:	ldr	r0, [fp, #-84]	; 0xffffffac
   5a168:	ldr	r0, [r0, #420]	; 0x1a4
   5a16c:	cmp	r0, #0
   5a170:	bne	5a194 <fputs@plt+0x48de0>
   5a174:	mov	r0, #0
   5a178:	ldr	r2, [sp, #48]	; 0x30
   5a17c:	mov	r1, #37	; 0x25
   5a180:	mov	r3, #1
   5a184:	str	r0, [sp]
   5a188:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a18c:	bl	4a1bc <fputs@plt+0x38e08>
   5a190:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5a194:	mov	r0, #2
   5a198:	mov	r2, #110	; 0x6e
   5a19c:	mov	r3, r9
   5a1a0:	stm	sp, {r0, r1}
   5a1a4:	mov	r1, r7
   5a1a8:	str	r6, [sp, #16]
   5a1ac:	ldr	r0, [sp, #76]	; 0x4c
   5a1b0:	str	r0, [sp, #8]
   5a1b4:	ldr	r0, [fp, #8]
   5a1b8:	str	r0, [sp, #12]
   5a1bc:	ldr	r0, [fp, #-84]	; 0xffffffac
   5a1c0:	bl	7cf24 <fputs@plt+0x6bb70>
   5a1c4:	ldr	r0, [sp, #72]	; 0x48
   5a1c8:	ldr	r6, [sp, #56]	; 0x38
   5a1cc:	cmp	r0, #0
   5a1d0:	bne	5a240 <fputs@plt+0x48e8c>
   5a1d4:	ldr	r0, [fp, #-112]	; 0xffffff90
   5a1d8:	cmp	r0, #0
   5a1dc:	beq	5a224 <fputs@plt+0x48e70>
   5a1e0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a1e4:	ldr	r7, [r0, #24]
   5a1e8:	ldr	r1, [r7, #120]	; 0x78
   5a1ec:	cmp	r1, #0
   5a1f0:	ldrne	r3, [fp, #-120]	; 0xffffff88
   5a1f4:	ldrne	r2, [r0, #32]
   5a1f8:	mvnne	r3, r3
   5a1fc:	strne	r2, [r1, r3, lsl #2]
   5a200:	ldr	r2, [sp, #52]	; 0x34
   5a204:	ldr	r3, [sp, #108]	; 0x6c
   5a208:	ldr	r1, [r0, #32]
   5a20c:	sub	r1, r1, #1
   5a210:	str	r1, [r7, #96]	; 0x60
   5a214:	mov	r1, #0
   5a218:	str	r1, [sp]
   5a21c:	mov	r1, #7
   5a220:	b	5a23c <fputs@plt+0x48e88>
   5a224:	mov	r0, #0
   5a228:	ldr	r3, [fp, #-120]	; 0xffffff88
   5a22c:	mov	r1, #13
   5a230:	mov	r2, #0
   5a234:	str	r0, [sp]
   5a238:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a23c:	bl	4a1bc <fputs@plt+0x38e08>
   5a240:	ldr	r1, [fp, #-104]	; 0xffffff98
   5a244:	ldr	r0, [r1, #24]
   5a248:	ldr	r2, [r0, #120]	; 0x78
   5a24c:	cmp	r2, #0
   5a250:	beq	5a264 <fputs@plt+0x48eb0>
   5a254:	ldr	r3, [r1, #32]!
   5a258:	mvn	r7, r6
   5a25c:	str	r3, [r2, r7, lsl #2]
   5a260:	b	5a268 <fputs@plt+0x48eb4>
   5a264:	add	r1, r1, #32
   5a268:	ldr	r1, [r1]
   5a26c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   5a270:	ldr	sl, [fp, #-84]	; 0xffffffac
   5a274:	sub	r1, r1, #1
   5a278:	str	r1, [r0, #96]	; 0x60
   5a27c:	ldr	r6, [r2, #8]
   5a280:	cmp	r6, #0
   5a284:	beq	5a2dc <fputs@plt+0x48f28>
   5a288:	ldr	r0, [sp, #116]	; 0x74
   5a28c:	ldr	r1, [sp, #112]	; 0x70
   5a290:	mov	r8, #0
   5a294:	lsl	r0, r0, #2
   5a298:	add	r0, r0, r1, lsl #2
   5a29c:	add	r0, r4, r0
   5a2a0:	add	r7, r0, #1
   5a2a4:	ldrb	r0, [r7]
   5a2a8:	cmp	r0, #0
   5a2ac:	beq	5a2c8 <fputs@plt+0x48f14>
   5a2b0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a2b4:	mov	r1, #61	; 0x3d
   5a2b8:	mov	r2, r5
   5a2bc:	mov	r3, #0
   5a2c0:	str	r8, [sp]
   5a2c4:	bl	4a1bc <fputs@plt+0x38e08>
   5a2c8:	ldr	r6, [r6, #20]
   5a2cc:	add	r5, r5, #1
   5a2d0:	add	r7, r7, #1
   5a2d4:	cmp	r6, #0
   5a2d8:	bne	5a2a4 <fputs@plt+0x48ef0>
   5a2dc:	ldr	r2, [sp, #132]	; 0x84
   5a2e0:	ldr	r0, [sp, #124]	; 0x7c
   5a2e4:	cmp	r2, r0
   5a2e8:	bgt	5a304 <fputs@plt+0x48f50>
   5a2ec:	mov	r0, #0
   5a2f0:	mov	r1, #61	; 0x3d
   5a2f4:	mov	r3, #0
   5a2f8:	str	r0, [sp]
   5a2fc:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a300:	bl	4a1bc <fputs@plt+0x38e08>
   5a304:	ldrb	r0, [sl, #18]
   5a308:	ldr	r7, [fp, #-116]	; 0xffffff8c
   5a30c:	cmp	r0, #0
   5a310:	bne	5a330 <fputs@plt+0x48f7c>
   5a314:	ldr	r0, [sl, #420]	; 0x1a4
   5a318:	cmp	r0, #0
   5a31c:	bne	5a330 <fputs@plt+0x48f7c>
   5a320:	ldr	r0, [sl, #412]	; 0x19c
   5a324:	cmp	r0, #0
   5a328:	movne	r0, sl
   5a32c:	blne	7f540 <fputs@plt+0x6e18c>
   5a330:	ldrb	r0, [r7, #24]
   5a334:	tst	r0, #128	; 0x80
   5a338:	beq	591b0 <fputs@plt+0x47dfc>
   5a33c:	ldr	r0, [sl, #420]	; 0x1a4
   5a340:	cmp	r0, #0
   5a344:	bne	591b0 <fputs@plt+0x47dfc>
   5a348:	ldrb	r0, [sl, #18]
   5a34c:	cmp	r0, #0
   5a350:	bne	591b0 <fputs@plt+0x47dfc>
   5a354:	ldr	r5, [fp, #-104]	; 0xffffff98
   5a358:	ldr	r2, [sp, #48]	; 0x30
   5a35c:	mov	r4, #0
   5a360:	mov	r1, #33	; 0x21
   5a364:	mov	r3, #1
   5a368:	str	r4, [sp]
   5a36c:	mov	r0, r5
   5a370:	bl	4a1bc <fputs@plt+0x38e08>
   5a374:	mov	r0, r5
   5a378:	mov	r1, #1
   5a37c:	bl	4aee0 <fputs@plt+0x39b2c>
   5a380:	ldr	r0, [r5]
   5a384:	ldrb	r0, [r0, #69]	; 0x45
   5a388:	cmp	r0, #0
   5a38c:	bne	591b0 <fputs@plt+0x47dfc>
   5a390:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a394:	movw	r1, #9226	; 0x240a
   5a398:	mvn	r2, #0
   5a39c:	mov	r3, #1
   5a3a0:	movt	r1, #9
   5a3a4:	ldr	r0, [r0, #16]
   5a3a8:	str	r4, [sp]
   5a3ac:	bl	1a2f4 <fputs@plt+0x8f40>
   5a3b0:	b	591b0 <fputs@plt+0x47dfc>
   5a3b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a3b8:	add	fp, sp, #28
   5a3bc:	sub	sp, sp, #220	; 0xdc
   5a3c0:	mov	r5, #0
   5a3c4:	mov	r4, r0
   5a3c8:	vmov.i32	q8, #0	; 0x00000000
   5a3cc:	mov	r8, r3
   5a3d0:	mov	sl, r1
   5a3d4:	str	r5, [fp, #-36]	; 0xffffffdc
   5a3d8:	str	r5, [fp, #-40]	; 0xffffffd8
   5a3dc:	ldr	r9, [r0]
   5a3e0:	sub	r0, fp, #64	; 0x40
   5a3e4:	vst1.64	{d16-d17}, [r0]!
   5a3e8:	str	r5, [r0]
   5a3ec:	ldr	r0, [r4, #68]	; 0x44
   5a3f0:	cmp	r0, #0
   5a3f4:	bne	5a408 <fputs@plt+0x49054>
   5a3f8:	ldrb	r0, [r9, #69]	; 0x45
   5a3fc:	mov	r5, #0
   5a400:	cmp	r0, #0
   5a404:	beq	5a458 <fputs@plt+0x490a4>
   5a408:	mov	r7, #0
   5a40c:	mov	r6, r2
   5a410:	mov	r0, r9
   5a414:	mov	r1, sl
   5a418:	bl	481e0 <fputs@plt+0x36e2c>
   5a41c:	mov	r0, r9
   5a420:	mov	r1, r5
   5a424:	bl	480a8 <fputs@plt+0x36cf4>
   5a428:	mov	r0, r9
   5a42c:	mov	r1, r6
   5a430:	mov	r2, #1
   5a434:	bl	48128 <fputs@plt+0x36d74>
   5a438:	mov	r0, r9
   5a43c:	mov	r1, r8
   5a440:	bl	4832c <fputs@plt+0x36f78>
   5a444:	mov	r0, r9
   5a448:	mov	r1, r7
   5a44c:	bl	13ce4 <fputs@plt+0x2930>
   5a450:	sub	sp, fp, #28
   5a454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a458:	mov	r7, #0
   5a45c:	cmp	r2, #0
   5a460:	beq	5a488 <fputs@plt+0x490d4>
   5a464:	ldrb	r0, [r2, #9]
   5a468:	mov	r5, #0
   5a46c:	tst	r0, #1
   5a470:	beq	5a480 <fputs@plt+0x490cc>
   5a474:	ldr	r0, [r2, #48]	; 0x30
   5a478:	cmp	r0, #0
   5a47c:	beq	5a494 <fputs@plt+0x490e0>
   5a480:	mov	r6, r2
   5a484:	b	5a4b0 <fputs@plt+0x490fc>
   5a488:	mov	r5, #0
   5a48c:	mov	r6, #0
   5a490:	b	5a4b0 <fputs@plt+0x490fc>
   5a494:	ldr	r5, [r2]
   5a498:	mov	r6, #0
   5a49c:	mov	r0, r9
   5a4a0:	mov	r1, r2
   5a4a4:	str	r6, [r2]
   5a4a8:	mov	r2, #1
   5a4ac:	bl	48128 <fputs@plt+0x36d74>
   5a4b0:	ldr	r0, [sl, #16]
   5a4b4:	cmp	r0, #0
   5a4b8:	beq	5a410 <fputs@plt+0x4905c>
   5a4bc:	mov	r0, r4
   5a4c0:	mov	r1, sl
   5a4c4:	bl	6b76c <fputs@plt+0x5a3b8>
   5a4c8:	cmp	r0, #0
   5a4cc:	beq	5a410 <fputs@plt+0x4905c>
   5a4d0:	mov	ip, r0
   5a4d4:	ldr	r0, [r0, #64]	; 0x40
   5a4d8:	movw	r7, #48576	; 0xbdc0
   5a4dc:	str	r4, [fp, #-104]	; 0xffffff98
   5a4e0:	movt	r7, #65520	; 0xfff0
   5a4e4:	mov	r1, r7
   5a4e8:	str	r7, [fp, #-112]	; 0xffffff90
   5a4ec:	cmp	r0, #0
   5a4f0:	beq	5a52c <fputs@plt+0x49178>
   5a4f4:	ldr	r1, [r9, #20]
   5a4f8:	cmp	r1, #1
   5a4fc:	blt	5a528 <fputs@plt+0x49174>
   5a500:	ldr	r2, [r9, #16]
   5a504:	mov	r7, #0
   5a508:	add	r2, r2, #12
   5a50c:	ldr	r3, [r2, r7, lsl #4]
   5a510:	cmp	r3, r0
   5a514:	beq	5a52c <fputs@plt+0x49178>
   5a518:	add	r7, r7, #1
   5a51c:	cmp	r7, r1
   5a520:	blt	5a50c <fputs@plt+0x49158>
   5a524:	b	5a52c <fputs@plt+0x49178>
   5a528:	mov	r7, #0
   5a52c:	ldr	r0, [r9, #16]
   5a530:	str	r9, [fp, #-108]	; 0xffffff94
   5a534:	ldr	r9, [fp, #-104]	; 0xffffff98
   5a538:	ldr	r2, [ip]
   5a53c:	mov	r1, #18
   5a540:	mov	r3, #0
   5a544:	mov	r4, ip
   5a548:	ldr	r0, [r0, r7, lsl #4]
   5a54c:	str	r0, [sp]
   5a550:	mov	r0, r9
   5a554:	bl	66940 <fputs@plt+0x5558c>
   5a558:	cmp	r0, #0
   5a55c:	bne	5a5d8 <fputs@plt+0x49224>
   5a560:	str	r6, [fp, #-116]	; 0xffffff8c
   5a564:	ldrb	r6, [r4, #42]	; 0x2a
   5a568:	sub	r0, fp, #68	; 0x44
   5a56c:	mov	r1, r4
   5a570:	mov	r2, #108	; 0x6c
   5a574:	mov	r3, #0
   5a578:	str	r7, [fp, #-120]	; 0xffffff88
   5a57c:	str	r0, [sp]
   5a580:	mov	r0, r9
   5a584:	bl	7c1cc <fputs@plt+0x6ae18>
   5a588:	mov	r7, r0
   5a58c:	ldr	r0, [r4, #12]
   5a590:	mov	r1, r4
   5a594:	str	r0, [sp, #124]	; 0x7c
   5a598:	mov	r0, r9
   5a59c:	bl	6a8a0 <fputs@plt+0x594ec>
   5a5a0:	ubfx	r1, r6, #5, #1
   5a5a4:	cmp	r0, #0
   5a5a8:	beq	5a5b4 <fputs@plt+0x49200>
   5a5ac:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5a5b0:	b	5a5d8 <fputs@plt+0x49224>
   5a5b4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   5a5b8:	str	r1, [sp, #116]	; 0x74
   5a5bc:	mov	r0, r9
   5a5c0:	mov	r1, r4
   5a5c4:	str	r7, [sp, #108]	; 0x6c
   5a5c8:	bl	7c394 <fputs@plt+0x6afe0>
   5a5cc:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5a5d0:	cmp	r0, #0
   5a5d4:	beq	5a5e4 <fputs@plt+0x49230>
   5a5d8:	mov	r7, #0
   5a5dc:	ldr	r9, [fp, #-108]	; 0xffffff94
   5a5e0:	b	5a410 <fputs@plt+0x4905c>
   5a5e4:	mov	r0, r9
   5a5e8:	str	r4, [sp, #120]	; 0x78
   5a5ec:	bl	60898 <fputs@plt+0x4f4e4>
   5a5f0:	cmp	r0, #0
   5a5f4:	str	r0, [sp, #100]	; 0x64
   5a5f8:	beq	5a5d8 <fputs@plt+0x49224>
   5a5fc:	ldrb	r0, [r9, #18]
   5a600:	str	r5, [sp, #92]	; 0x5c
   5a604:	ldr	r5, [sp, #100]	; 0x64
   5a608:	ldr	r4, [fp, #-120]	; 0xffffff88
   5a60c:	mov	r7, r9
   5a610:	ldr	r9, [fp, #-108]	; 0xffffff94
   5a614:	str	sl, [sp, #88]	; 0x58
   5a618:	cmp	r0, #0
   5a61c:	mov	r1, r4
   5a620:	ldrbeq	r0, [r5, #89]	; 0x59
   5a624:	orreq	r0, r0, #4
   5a628:	strbeq	r0, [r5, #89]	; 0x59
   5a62c:	mov	r0, r7
   5a630:	ldr	r6, [r7, #416]	; 0x1a0
   5a634:	bl	66394 <fputs@plt+0x54fe0>
   5a638:	cmp	r6, #0
   5a63c:	mov	r1, #1
   5a640:	ldr	r2, [sp, #108]	; 0x6c
   5a644:	str	r8, [sp, #96]	; 0x60
   5a648:	moveq	r6, r7
   5a64c:	ldr	r0, [r6, #336]	; 0x150
   5a650:	orr	r0, r0, r1, lsl r4
   5a654:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5a658:	str	r0, [r6, #336]	; 0x150
   5a65c:	ldrb	r0, [r6, #20]
   5a660:	orrs	r1, r1, r2
   5a664:	movwne	r1, #1
   5a668:	cmp	r8, #0
   5a66c:	orr	r0, r0, r1
   5a670:	strb	r0, [r6, #20]
   5a674:	beq	5a7e8 <fputs@plt+0x49434>
   5a678:	ldr	r4, [sp, #120]	; 0x78
   5a67c:	ldr	r1, [fp, #-120]	; 0xffffff88
   5a680:	mov	r0, r7
   5a684:	mov	r2, r4
   5a688:	bl	80af8 <fputs@plt+0x6f744>
   5a68c:	ldr	r1, [r7, #76]	; 0x4c
   5a690:	str	r0, [sp, #76]	; 0x4c
   5a694:	ldrsh	r0, [r4, #34]	; 0x22
   5a698:	mov	ip, r4
   5a69c:	add	r2, r1, #1
   5a6a0:	mov	sl, r0
   5a6a4:	add	r6, r2, r0
   5a6a8:	str	r2, [sp, #72]	; 0x48
   5a6ac:	str	r6, [r7, #76]	; 0x4c
   5a6b0:	ldrb	r0, [r4, #42]	; 0x2a
   5a6b4:	tst	r0, #16
   5a6b8:	bne	5a6c4 <fputs@plt+0x49310>
   5a6bc:	str	r2, [sp, #84]	; 0x54
   5a6c0:	b	5a6d4 <fputs@plt+0x49320>
   5a6c4:	add	r6, r6, #1
   5a6c8:	add	r1, r1, #2
   5a6cc:	str	r6, [r7, #76]	; 0x4c
   5a6d0:	str	r1, [sp, #84]	; 0x54
   5a6d4:	ldr	r3, [sp, #96]	; 0x60
   5a6d8:	mov	r1, #1
   5a6dc:	str	r6, [sp, #80]	; 0x50
   5a6e0:	eor	r7, r1, r0, lsr #7
   5a6e4:	mvn	r0, #0
   5a6e8:	cmp	r3, #0
   5a6ec:	beq	5a86c <fputs@plt+0x494b8>
   5a6f0:	ldr	r4, [r3, #4]
   5a6f4:	cmp	r4, #1
   5a6f8:	blt	5a86c <fputs@plt+0x494b8>
   5a6fc:	ldr	r0, [r3]
   5a700:	mov	r1, #0
   5a704:	mvn	r2, #0
   5a708:	add	r0, r0, #4
   5a70c:	str	r2, [r0, r1, lsl #3]
   5a710:	add	r1, r1, #1
   5a714:	cmp	r1, r4
   5a718:	blt	5a70c <fputs@plt+0x49358>
   5a71c:	cmp	r4, #1
   5a720:	blt	5a868 <fputs@plt+0x494b4>
   5a724:	ldr	r0, [r3]
   5a728:	mov	r5, #0
   5a72c:	str	r4, [sp, #104]	; 0x68
   5a730:	str	r0, [fp, #-112]	; 0xffffff90
   5a734:	mvn	r0, #0
   5a738:	ldr	r1, [fp, #-112]	; 0xffffff90
   5a73c:	cmp	sl, #1
   5a740:	ldr	r6, [r1, r5, lsl #3]
   5a744:	blt	5a77c <fputs@plt+0x493c8>
   5a748:	ldr	r4, [ip, #4]
   5a74c:	mov	r8, #0
   5a750:	str	r0, [sp, #112]	; 0x70
   5a754:	ldr	r1, [r4, r8, lsl #4]
   5a758:	mov	r0, r6
   5a75c:	bl	15fac <fputs@plt+0x4bf8>
   5a760:	cmp	r0, #0
   5a764:	beq	5a7a8 <fputs@plt+0x493f4>
   5a768:	ldr	r0, [fp, #-112]	; 0xffffff90
   5a76c:	add	r8, r8, #1
   5a770:	cmp	r8, sl
   5a774:	ldr	r6, [r0, r5, lsl #3]
   5a778:	blt	5a754 <fputs@plt+0x493a0>
   5a77c:	mov	r0, r6
   5a780:	bl	228b8 <fputs@plt+0x11504>
   5a784:	ldr	r1, [sp, #116]	; 0x74
   5a788:	ldr	ip, [sp, #120]	; 0x78
   5a78c:	cmp	r1, #0
   5a790:	bne	5aa50 <fputs@plt+0x4969c>
   5a794:	cmp	r0, #0
   5a798:	mov	r7, #0
   5a79c:	mov	r0, r5
   5a7a0:	bne	5a7d4 <fputs@plt+0x49420>
   5a7a4:	b	5aa50 <fputs@plt+0x4969c>
   5a7a8:	ldr	r0, [fp, #-112]	; 0xffffff90
   5a7ac:	ldr	ip, [sp, #120]	; 0x78
   5a7b0:	cmp	r5, r8
   5a7b4:	add	r0, r0, r5, lsl #3
   5a7b8:	str	r8, [r0, #4]
   5a7bc:	mov	r0, #0
   5a7c0:	movne	r7, r0
   5a7c4:	ldrsh	r0, [ip, #32]
   5a7c8:	cmp	r0, r8
   5a7cc:	ldr	r0, [sp, #112]	; 0x70
   5a7d0:	moveq	r0, r5
   5a7d4:	ldr	r4, [sp, #104]	; 0x68
   5a7d8:	add	r5, r5, #1
   5a7dc:	cmp	r5, r4
   5a7e0:	blt	5a738 <fputs@plt+0x49384>
   5a7e4:	b	5a86c <fputs@plt+0x494b8>
   5a7e8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5a7ec:	cmp	r0, #0
   5a7f0:	beq	5a678 <fputs@plt+0x492c4>
   5a7f4:	ldr	r0, [r7, #536]	; 0x218
   5a7f8:	cmp	r0, #0
   5a7fc:	bne	5a678 <fputs@plt+0x492c4>
   5a800:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5a804:	ldr	r0, [r0, #64]	; 0x40
   5a808:	cmp	r0, #0
   5a80c:	bne	5a678 <fputs@plt+0x492c4>
   5a810:	ldr	r1, [sp, #120]	; 0x78
   5a814:	ldr	r6, [r7]
   5a818:	mov	r0, r7
   5a81c:	bl	6c68c <fputs@plt+0x5b2d8>
   5a820:	cmp	r0, #0
   5a824:	bne	5a678 <fputs@plt+0x492c4>
   5a828:	ldr	r0, [sp, #120]	; 0x78
   5a82c:	ldrb	r0, [r0, #42]	; 0x2a
   5a830:	tst	r0, #16
   5a834:	bne	5a678 <fputs@plt+0x492c4>
   5a838:	ldr	r8, [fp, #8]
   5a83c:	cmp	r8, #10
   5a840:	bne	5bd78 <fputs@plt+0x4a9c4>
   5a844:	ldr	r0, [sp, #120]	; 0x78
   5a848:	ldrsh	r0, [r0, #32]
   5a84c:	cmp	r0, #0
   5a850:	blt	5bd74 <fputs@plt+0x4a9c0>
   5a854:	ldr	r0, [sp, #120]	; 0x78
   5a858:	ldrb	r8, [r0, #43]	; 0x2b
   5a85c:	cmp	r8, #10
   5a860:	moveq	r8, #2
   5a864:	b	5bd78 <fputs@plt+0x4a9c4>
   5a868:	mvn	r0, #0
   5a86c:	str	r0, [sp, #112]	; 0x70
   5a870:	ldr	r0, [sp, #84]	; 0x54
   5a874:	ldr	r8, [fp, #-116]	; 0xffffff8c
   5a878:	add	r5, r0, #1
   5a87c:	cmp	r8, #0
   5a880:	beq	5a988 <fputs@plt+0x495d4>
   5a884:	ldr	r0, [sp, #80]	; 0x50
   5a888:	ldr	sl, [fp, #-104]	; 0xffffff98
   5a88c:	mov	r3, #0
   5a890:	mov	r4, ip
   5a894:	add	r6, r0, #1
   5a898:	ldr	r0, [sp, #100]	; 0x64
   5a89c:	str	r6, [sl, #76]	; 0x4c
   5a8a0:	mov	r2, r6
   5a8a4:	ldr	r1, [r0, #32]
   5a8a8:	str	r1, [fp, #-112]	; 0xffffff90
   5a8ac:	add	r1, r1, #1
   5a8b0:	str	r1, [sp]
   5a8b4:	mov	r1, #16
   5a8b8:	bl	4a1bc <fputs@plt+0x38e08>
   5a8bc:	mov	r0, #13
   5a8c0:	str	r6, [fp, #-60]	; 0xffffffc4
   5a8c4:	sub	r2, fp, #64	; 0x40
   5a8c8:	mov	r1, r8
   5a8cc:	strh	r0, [fp, #-64]	; 0xffffffc0
   5a8d0:	uxtb	r0, r7
   5a8d4:	cmp	r0, #0
   5a8d8:	movne	r0, r5
   5a8dc:	str	r0, [fp, #-56]	; 0xffffffc8
   5a8e0:	ldrsh	r0, [r4, #34]	; 0x22
   5a8e4:	str	r0, [fp, #-52]	; 0xffffffcc
   5a8e8:	mov	r0, sl
   5a8ec:	bl	540f0 <fputs@plt+0x42d3c>
   5a8f0:	cmp	r0, #0
   5a8f4:	mov	r0, r5
   5a8f8:	ldr	r8, [sp, #96]	; 0x60
   5a8fc:	ldr	sl, [sp, #88]	; 0x58
   5a900:	ldr	r5, [sp, #92]	; 0x5c
   5a904:	bne	5abc0 <fputs@plt+0x4980c>
   5a908:	str	r0, [sp, #68]	; 0x44
   5a90c:	ldrb	r0, [r9, #69]	; 0x45
   5a910:	ldr	r7, [fp, #-112]	; 0xffffff90
   5a914:	cmp	r0, #0
   5a918:	bne	5abc0 <fputs@plt+0x4980c>
   5a91c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a920:	ldr	r0, [r0, #68]	; 0x44
   5a924:	cmp	r0, #0
   5a928:	bne	5abc0 <fputs@plt+0x4980c>
   5a92c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5a930:	ldr	r5, [sp, #100]	; 0x64
   5a934:	mov	r4, #0
   5a938:	mov	r1, #17
   5a93c:	mov	r2, r6
   5a940:	mov	r3, #0
   5a944:	str	r4, [sp]
   5a948:	str	r0, [sp, #48]	; 0x30
   5a94c:	mov	r0, r5
   5a950:	bl	4a1bc <fputs@plt+0x38e08>
   5a954:	ldr	r2, [r5, #24]
   5a958:	str	r4, [r2, #60]	; 0x3c
   5a95c:	strb	r4, [r2, #19]
   5a960:	ldr	r0, [r5, #32]
   5a964:	sub	r1, r0, #1
   5a968:	str	r1, [r2, #96]	; 0x60
   5a96c:	ldr	r2, [r5]
   5a970:	ldrb	r2, [r2, #69]	; 0x45
   5a974:	cmp	r2, #0
   5a978:	beq	5b124 <fputs@plt+0x49d70>
   5a97c:	movw	r1, #35320	; 0x89f8
   5a980:	movt	r1, #10
   5a984:	b	5b13c <fputs@plt+0x49d88>
   5a988:	sub	r0, fp, #100	; 0x64
   5a98c:	str	r5, [sp, #68]	; 0x44
   5a990:	ldr	r5, [sp, #92]	; 0x5c
   5a994:	vmov.i32	q8, #0	; 0x00000000
   5a998:	ldr	r8, [sp, #96]	; 0x60
   5a99c:	ldr	sl, [sp, #88]	; 0x58
   5a9a0:	mov	r6, #0
   5a9a4:	mov	r7, #0
   5a9a8:	add	r1, r0, #16
   5a9ac:	add	r0, r0, #4
   5a9b0:	vst1.32	{d16-d17}, [r1]
   5a9b4:	vst1.32	{d16-d17}, [r0]
   5a9b8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a9bc:	cmp	r5, #0
   5a9c0:	str	r0, [fp, #-100]	; 0xffffff9c
   5a9c4:	beq	5a9f0 <fputs@plt+0x4963c>
   5a9c8:	ldr	r7, [r5]
   5a9cc:	sub	r0, fp, #100	; 0x64
   5a9d0:	mov	r1, r5
   5a9d4:	bl	6738c <fputs@plt+0x55fd8>
   5a9d8:	ldr	ip, [sp, #120]	; 0x78
   5a9dc:	cmp	r0, #0
   5a9e0:	beq	5a9f0 <fputs@plt+0x4963c>
   5a9e4:	mov	r7, #0
   5a9e8:	mov	r6, #0
   5a9ec:	b	5a410 <fputs@plt+0x4905c>
   5a9f0:	mvn	r0, #0
   5a9f4:	str	r0, [sp, #80]	; 0x50
   5a9f8:	mov	r0, #0
   5a9fc:	str	r0, [sp, #104]	; 0x68
   5aa00:	cmp	r8, #0
   5aa04:	bne	5aa14 <fputs@plt+0x49660>
   5aa08:	cmp	r7, #1
   5aa0c:	ldrshge	r0, [ip, #32]
   5aa10:	strge	r0, [sp, #112]	; 0x70
   5aa14:	ldrsh	r0, [ip, #34]	; 0x22
   5aa18:	mov	r4, r6
   5aa1c:	cmp	r0, #1
   5aa20:	blt	5aa90 <fputs@plt+0x496dc>
   5aa24:	ldr	r1, [ip, #4]
   5aa28:	mov	r3, #0
   5aa2c:	add	r2, r1, #15
   5aa30:	mov	r1, #0
   5aa34:	ldrb	r6, [r2, r3, lsl #4]
   5aa38:	add	r3, r3, #1
   5aa3c:	cmp	r3, r0
   5aa40:	ubfx	r6, r6, #1, #1
   5aa44:	add	r1, r1, r6
   5aa48:	blt	5aa34 <fputs@plt+0x49680>
   5aa4c:	b	5aa94 <fputs@plt+0x496e0>
   5aa50:	ldr	r4, [fp, #-104]	; 0xffffff98
   5aa54:	ldr	sl, [sp, #88]	; 0x58
   5aa58:	movw	r1, #9248	; 0x2420
   5aa5c:	mov	r3, #0
   5aa60:	str	r6, [sp]
   5aa64:	mov	r7, #0
   5aa68:	movt	r1, #9
   5aa6c:	mov	r0, r4
   5aa70:	mov	r2, sl
   5aa74:	bl	1d2fc <fputs@plt+0xbf48>
   5aa78:	ldr	r8, [sp, #96]	; 0x60
   5aa7c:	ldr	r5, [sp, #92]	; 0x5c
   5aa80:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5aa84:	mov	r0, #1
   5aa88:	strb	r0, [r4, #17]
   5aa8c:	b	5a410 <fputs@plt+0x4905c>
   5aa90:	mov	r1, #0
   5aa94:	cmp	r8, #0
   5aa98:	bne	5aaac <fputs@plt+0x496f8>
   5aa9c:	cmp	r7, #0
   5aaa0:	subne	r0, r0, r1
   5aaa4:	cmpne	r7, r0
   5aaa8:	bne	5abcc <fputs@plt+0x49818>
   5aaac:	cmp	r8, #0
   5aab0:	ldrne	r3, [r8, #4]
   5aab4:	cmpne	r7, r3
   5aab8:	bne	5abac <fputs@plt+0x497f8>
   5aabc:	ldrb	r0, [r9, #24]
   5aac0:	str	r7, [sp, #64]	; 0x40
   5aac4:	ldr	r7, [sp, #100]	; 0x64
   5aac8:	ldr	r5, [fp, #-104]	; 0xffffff98
   5aacc:	mov	r1, #0
   5aad0:	str	r4, [sp, #48]	; 0x30
   5aad4:	str	r1, [sp, #60]	; 0x3c
   5aad8:	tst	r0, #128	; 0x80
   5aadc:	mov	r0, #0
   5aae0:	str	r0, [sp, #44]	; 0x2c
   5aae4:	beq	5ab14 <fputs@plt+0x49760>
   5aae8:	ldr	r0, [r5, #76]	; 0x4c
   5aaec:	mov	r1, #22
   5aaf0:	mov	r2, #0
   5aaf4:	add	r3, r0, #1
   5aaf8:	mov	r0, #0
   5aafc:	str	r3, [r5, #76]	; 0x4c
   5ab00:	str	r0, [sp]
   5ab04:	mov	r0, r7
   5ab08:	str	r3, [sp, #44]	; 0x2c
   5ab0c:	bl	4a1bc <fputs@plt+0x38e08>
   5ab10:	ldr	ip, [sp, #120]	; 0x78
   5ab14:	ldr	r4, [sp, #124]	; 0x7c
   5ab18:	cmp	r4, #0
   5ab1c:	bne	5ac14 <fputs@plt+0x49860>
   5ab20:	sub	r0, fp, #40	; 0x28
   5ab24:	sub	r1, fp, #36	; 0x24
   5ab28:	mov	r2, #0
   5ab2c:	mvn	r3, #0
   5ab30:	str	r3, [sp]
   5ab34:	str	r2, [sp, #4]
   5ab38:	str	r1, [sp, #8]
   5ab3c:	str	r0, [sp, #12]
   5ab40:	mov	r0, r5
   5ab44:	mov	r1, ip
   5ab48:	mov	r2, #55	; 0x37
   5ab4c:	mov	r3, #0
   5ab50:	bl	7c57c <fputs@plt+0x6b1c8>
   5ab54:	mov	r6, r0
   5ab58:	mov	r0, #4
   5ab5c:	mov	r3, #0
   5ab60:	add	r2, r0, r6, lsl #2
   5ab64:	mov	r0, r9
   5ab68:	bl	238bc <fputs@plt+0x12508>
   5ab6c:	cmp	r0, #0
   5ab70:	str	r0, [sp, #60]	; 0x3c
   5ab74:	beq	5abf4 <fputs@plt+0x49840>
   5ab78:	cmp	r6, #1
   5ab7c:	blt	5ac04 <fputs@plt+0x49850>
   5ab80:	ldr	r5, [fp, #-104]	; 0xffffff98
   5ab84:	ldr	r2, [sp, #60]	; 0x3c
   5ab88:	mov	r0, #0
   5ab8c:	ldr	r1, [r5, #76]	; 0x4c
   5ab90:	add	r1, r1, #1
   5ab94:	str	r1, [r5, #76]	; 0x4c
   5ab98:	str	r1, [r2, r0, lsl #2]
   5ab9c:	add	r0, r0, #1
   5aba0:	cmp	r6, r0
   5aba4:	bne	5ab8c <fputs@plt+0x497d8>
   5aba8:	b	5ac08 <fputs@plt+0x49854>
   5abac:	ldr	r0, [fp, #-104]	; 0xffffff98
   5abb0:	movw	r1, #5981	; 0x175d
   5abb4:	mov	r2, r7
   5abb8:	movt	r1, #9
   5abbc:	bl	1d2fc <fputs@plt+0xbf48>
   5abc0:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5abc4:	mov	r7, #0
   5abc8:	b	5a410 <fputs@plt+0x4905c>
   5abcc:	stm	sp, {r0, r7}
   5abd0:	movw	r1, #9280	; 0x2440
   5abd4:	mov	r2, sl
   5abd8:	mov	r3, #0
   5abdc:	mov	r7, #0
   5abe0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5abe4:	movt	r1, #9
   5abe8:	bl	1d2fc <fputs@plt+0xbf48>
   5abec:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5abf0:	b	5a410 <fputs@plt+0x4905c>
   5abf4:	ldr	r8, [sp, #96]	; 0x60
   5abf8:	ldr	sl, [sp, #88]	; 0x58
   5abfc:	ldr	r5, [sp, #92]	; 0x5c
   5ac00:	b	5a5ac <fputs@plt+0x491f8>
   5ac04:	ldr	r5, [fp, #-104]	; 0xffffff98
   5ac08:	ldr	r7, [sp, #100]	; 0x64
   5ac0c:	ldr	r4, [sp, #124]	; 0x7c
   5ac10:	ldr	r9, [fp, #-108]	; 0xffffff94
   5ac14:	ldr	r0, [sp, #104]	; 0x68
   5ac18:	cmp	r0, #0
   5ac1c:	beq	5ac4c <fputs@plt+0x49898>
   5ac20:	ldr	r2, [sp, #80]	; 0x50
   5ac24:	mov	r0, #0
   5ac28:	mov	r1, #108	; 0x6c
   5ac2c:	mov	r3, #0
   5ac30:	str	r0, [sp]
   5ac34:	mov	r0, r7
   5ac38:	bl	4a1bc <fputs@plt+0x38e08>
   5ac3c:	str	r0, [sp, #32]
   5ac40:	ldr	r0, [r7, #32]
   5ac44:	str	r0, [sp, #40]	; 0x28
   5ac48:	b	5ac8c <fputs@plt+0x498d8>
   5ac4c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5ac50:	cmp	r0, #0
   5ac54:	beq	5ac7c <fputs@plt+0x498c8>
   5ac58:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5ac5c:	mov	r0, #0
   5ac60:	mov	r1, #18
   5ac64:	mov	r3, #0
   5ac68:	str	r0, [sp]
   5ac6c:	mov	r0, r7
   5ac70:	bl	4a1bc <fputs@plt+0x38e08>
   5ac74:	str	r0, [sp, #40]	; 0x28
   5ac78:	b	5ac88 <fputs@plt+0x498d4>
   5ac7c:	mov	r0, #0
   5ac80:	str	r0, [sp, #40]	; 0x28
   5ac84:	mov	r0, #0
   5ac88:	str	r0, [sp, #32]
   5ac8c:	mov	r0, r7
   5ac90:	bl	62b34 <fputs@plt+0x51780>
   5ac94:	mov	r8, r0
   5ac98:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   5ac9c:	tst	r0, #1
   5aca0:	beq	5b088 <fputs@plt+0x49cd4>
   5aca4:	ldr	r0, [sp, #120]	; 0x78
   5aca8:	ldr	r1, [r5, #60]	; 0x3c
   5acac:	str	r8, [sp, #36]	; 0x24
   5acb0:	ldrsh	r2, [r0, #34]	; 0x22
   5acb4:	add	r0, r2, #1
   5acb8:	cmp	r1, r2
   5acbc:	ble	5acdc <fputs@plt+0x49928>
   5acc0:	ldr	r2, [r5, #64]	; 0x40
   5acc4:	sub	r1, r1, r0
   5acc8:	str	r1, [r5, #60]	; 0x3c
   5accc:	add	r0, r0, r2
   5acd0:	str	r2, [sp, #56]	; 0x38
   5acd4:	str	r0, [r5, #64]	; 0x40
   5acd8:	b	5acf0 <fputs@plt+0x4993c>
   5acdc:	ldr	r1, [r5, #76]	; 0x4c
   5ace0:	add	r0, r1, r0
   5ace4:	str	r0, [r5, #76]	; 0x4c
   5ace8:	add	r0, r1, #1
   5acec:	str	r0, [sp, #56]	; 0x38
   5acf0:	ldr	r0, [sp, #112]	; 0x70
   5acf4:	cmn	r0, #1
   5acf8:	ble	5ad28 <fputs@plt+0x49974>
   5acfc:	ldr	r0, [sp, #104]	; 0x68
   5ad00:	cmp	r0, #0
   5ad04:	beq	5ad44 <fputs@plt+0x49990>
   5ad08:	ldr	r0, [sp, #56]	; 0x38
   5ad0c:	ldr	r2, [sp, #80]	; 0x50
   5ad10:	ldr	r3, [sp, #112]	; 0x70
   5ad14:	mov	r1, #47	; 0x2f
   5ad18:	str	r0, [sp]
   5ad1c:	ldr	r0, [sp, #100]	; 0x64
   5ad20:	bl	4a1bc <fputs@plt+0x38e08>
   5ad24:	b	5ad64 <fputs@plt+0x499b0>
   5ad28:	mov	r0, #0
   5ad2c:	ldr	r3, [sp, #56]	; 0x38
   5ad30:	mov	r1, #22
   5ad34:	mvn	r2, #0
   5ad38:	str	r0, [sp]
   5ad3c:	ldr	r0, [sp, #100]	; 0x64
   5ad40:	b	5ae00 <fputs@plt+0x49a4c>
   5ad44:	ldr	r0, [sp, #92]	; 0x5c
   5ad48:	ldr	r1, [sp, #112]	; 0x70
   5ad4c:	ldr	r2, [sp, #56]	; 0x38
   5ad50:	ldr	r0, [r0, #4]
   5ad54:	add	r1, r1, r1, lsl #2
   5ad58:	ldr	r1, [r0, r1, lsl #2]
   5ad5c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5ad60:	bl	6094c <fputs@plt+0x4f598>
   5ad64:	ldr	r5, [sp, #100]	; 0x64
   5ad68:	ldr	r7, [sp, #56]	; 0x38
   5ad6c:	mov	r4, #0
   5ad70:	mov	r1, #77	; 0x4d
   5ad74:	mov	r3, #0
   5ad78:	str	r4, [sp]
   5ad7c:	mov	r0, r5
   5ad80:	mov	r2, r7
   5ad84:	bl	4a1bc <fputs@plt+0x38e08>
   5ad88:	mov	r6, r0
   5ad8c:	mov	r0, r5
   5ad90:	mov	r1, #22
   5ad94:	mvn	r2, #0
   5ad98:	mov	r3, r7
   5ad9c:	str	r4, [sp]
   5ada0:	bl	4a1bc <fputs@plt+0x38e08>
   5ada4:	ldr	r0, [r5, #32]
   5ada8:	ldr	r2, [r5, #24]
   5adac:	sub	r1, r0, #1
   5adb0:	str	r1, [r2, #96]	; 0x60
   5adb4:	ldr	r2, [r5]
   5adb8:	ldrb	r2, [r2, #69]	; 0x45
   5adbc:	cmp	r2, #0
   5adc0:	beq	5add0 <fputs@plt+0x49a1c>
   5adc4:	movw	r1, #35320	; 0x89f8
   5adc8:	movt	r1, #10
   5adcc:	b	5ade8 <fputs@plt+0x49a34>
   5add0:	ldr	r2, [sp, #100]	; 0x64
   5add4:	cmp	r6, #0
   5add8:	movge	r1, r6
   5addc:	add	r1, r1, r1, lsl #2
   5ade0:	ldr	r2, [r2, #4]
   5ade4:	add	r1, r2, r1, lsl #2
   5ade8:	str	r0, [r1, #8]
   5adec:	ldr	r0, [sp, #100]	; 0x64
   5adf0:	ldr	r2, [sp, #56]	; 0x38
   5adf4:	mov	r1, #38	; 0x26
   5adf8:	mov	r3, #0
   5adfc:	str	r4, [sp]
   5ae00:	bl	4a1bc <fputs@plt+0x38e08>
   5ae04:	ldr	r7, [sp, #120]	; 0x78
   5ae08:	ldrsh	r0, [r7, #34]	; 0x22
   5ae0c:	cmp	r0, #1
   5ae10:	blt	5af98 <fputs@plt+0x49be4>
   5ae14:	ldr	r0, [sp, #104]	; 0x68
   5ae18:	ldr	r1, [sp, #92]	; 0x5c
   5ae1c:	ldr	r4, [sp, #96]	; 0x60
   5ae20:	ldr	r8, [sp, #100]	; 0x64
   5ae24:	mov	r6, #0
   5ae28:	mov	sl, #0
   5ae2c:	orrs	r5, r1, r0
   5ae30:	ldr	r0, [sp, #56]	; 0x38
   5ae34:	movwne	r5, #1
   5ae38:	add	r0, r0, #1
   5ae3c:	str	r0, [fp, #-112]	; 0xffffff90
   5ae40:	clz	r0, r4
   5ae44:	lsr	r0, r0, #5
   5ae48:	str	r0, [fp, #-120]	; 0xffffff88
   5ae4c:	cmp	r4, #0
   5ae50:	beq	5ae8c <fputs@plt+0x49ad8>
   5ae54:	ldr	r0, [r4, #4]
   5ae58:	cmp	r0, #1
   5ae5c:	blt	5ae88 <fputs@plt+0x49ad4>
   5ae60:	ldr	r1, [r4]
   5ae64:	mov	sl, #0
   5ae68:	add	r1, r1, #4
   5ae6c:	ldr	r2, [r1, sl, lsl #3]
   5ae70:	cmp	r2, r6
   5ae74:	beq	5ae8c <fputs@plt+0x49ad8>
   5ae78:	add	sl, sl, #1
   5ae7c:	cmp	sl, r0
   5ae80:	blt	5ae6c <fputs@plt+0x49ab8>
   5ae84:	b	5ae8c <fputs@plt+0x49ad8>
   5ae88:	mov	sl, #0
   5ae8c:	cmp	r5, #0
   5ae90:	beq	5aed8 <fputs@plt+0x49b24>
   5ae94:	cmp	r4, #0
   5ae98:	beq	5aea8 <fputs@plt+0x49af4>
   5ae9c:	ldr	r0, [r4, #4]
   5aea0:	cmp	sl, r0
   5aea4:	bge	5aed8 <fputs@plt+0x49b24>
   5aea8:	ldr	r0, [sp, #104]	; 0x68
   5aeac:	cmp	r0, #0
   5aeb0:	beq	5aef8 <fputs@plt+0x49b44>
   5aeb4:	ldr	r0, [fp, #-112]	; 0xffffff90
   5aeb8:	ldr	r2, [sp, #80]	; 0x50
   5aebc:	mov	r1, #47	; 0x2f
   5aec0:	mov	r3, sl
   5aec4:	add	r0, r0, r6
   5aec8:	str	r0, [sp]
   5aecc:	mov	r0, r8
   5aed0:	bl	4a1bc <fputs@plt+0x38e08>
   5aed4:	b	5af78 <fputs@plt+0x49bc4>
   5aed8:	ldr	r0, [fp, #-112]	; 0xffffff90
   5aedc:	add	r2, r0, r6
   5aee0:	ldr	r0, [r7, #4]
   5aee4:	add	r0, r0, r6, lsl #4
   5aee8:	ldr	r1, [r0, #4]
   5aeec:	ldr	r0, [fp, #-104]	; 0xffffff98
   5aef0:	bl	6094c <fputs@plt+0x4f598>
   5aef4:	b	5af7c <fputs@plt+0x49bc8>
   5aef8:	ldr	r0, [sp, #92]	; 0x5c
   5aefc:	add	r1, sl, sl, lsl #2
   5af00:	ldr	r7, [fp, #-104]	; 0xffffff98
   5af04:	ldr	r0, [r0, #4]
   5af08:	ldr	r8, [r0, r1, lsl #2]
   5af0c:	ldr	r0, [fp, #-112]	; 0xffffff90
   5af10:	add	r9, r0, r6
   5af14:	ldr	r0, [r7, #8]
   5af18:	mov	r1, r8
   5af1c:	mov	r2, r9
   5af20:	str	r0, [sp, #52]	; 0x34
   5af24:	mov	r0, r7
   5af28:	bl	6094c <fputs@plt+0x4f598>
   5af2c:	ldr	r0, [r7, #76]	; 0x4c
   5af30:	mov	r1, #30
   5af34:	mov	r2, r9
   5af38:	add	r3, r0, #1
   5af3c:	mov	r0, #0
   5af40:	str	r3, [r7, #76]	; 0x4c
   5af44:	str	r0, [sp]
   5af48:	ldr	r0, [sp, #52]	; 0x34
   5af4c:	mov	r7, r3
   5af50:	bl	4a1bc <fputs@plt+0x38e08>
   5af54:	str	r7, [r8, #28]
   5af58:	mov	r1, #157	; 0x9d
   5af5c:	ldrb	r0, [r8]
   5af60:	strb	r1, [r8]
   5af64:	strb	r0, [r8, #38]	; 0x26
   5af68:	ldr	r0, [r8, #4]
   5af6c:	bic	r0, r0, #4096	; 0x1000
   5af70:	str	r0, [r8, #4]
   5af74:	ldr	r8, [sp, #100]	; 0x64
   5af78:	ldr	r7, [sp, #120]	; 0x78
   5af7c:	ldr	r0, [fp, #-120]	; 0xffffff88
   5af80:	add	r6, r6, #1
   5af84:	add	sl, sl, r0
   5af88:	ldrsh	r0, [r7, #34]	; 0x22
   5af8c:	cmp	r6, r0
   5af90:	blt	5ae4c <fputs@plt+0x49a98>
   5af94:	uxth	r0, r0
   5af98:	ldr	r1, [sp, #124]	; 0x7c
   5af9c:	cmp	r1, #0
   5afa0:	bne	5afc0 <fputs@plt+0x49c0c>
   5afa4:	ldr	r0, [sp, #56]	; 0x38
   5afa8:	mov	r1, r7
   5afac:	add	r2, r0, #1
   5afb0:	ldr	r0, [sp, #100]	; 0x64
   5afb4:	bl	66d94 <fputs@plt+0x559e0>
   5afb8:	ldr	r7, [sp, #120]	; 0x78
   5afbc:	ldrh	r0, [r7, #34]	; 0x22
   5afc0:	ldr	r4, [sp, #56]	; 0x38
   5afc4:	mvn	r0, r0
   5afc8:	mov	r1, #1
   5afcc:	mov	r2, #108	; 0x6c
   5afd0:	mov	r3, #0
   5afd4:	mov	sl, #0
   5afd8:	stm	sp, {r1, r7}
   5afdc:	ldr	r5, [fp, #-104]	; 0xffffff98
   5afe0:	ldr	r8, [sp, #36]	; 0x24
   5afe4:	ldr	r1, [sp, #108]	; 0x6c
   5afe8:	sxtah	r0, r4, r0
   5afec:	str	r0, [sp, #8]
   5aff0:	ldr	r0, [fp, #8]
   5aff4:	str	r8, [sp, #16]
   5aff8:	str	r0, [sp, #12]
   5affc:	mov	r0, r5
   5b000:	bl	7cf24 <fputs@plt+0x6bb70>
   5b004:	ldrsh	lr, [r7, #34]	; 0x22
   5b008:	mov	r7, r4
   5b00c:	mov	r3, #0
   5b010:	add	ip, lr, #1
   5b014:	add	r2, ip, r4
   5b018:	add	r0, r5, r3
   5b01c:	ldr	r4, [r0, #136]	; 0x88
   5b020:	cmp	r4, r7
   5b024:	blt	5b05c <fputs@plt+0x49ca8>
   5b028:	cmp	r4, r2
   5b02c:	bge	5b05c <fputs@plt+0x49ca8>
   5b030:	ldrb	r1, [r0, #130]	; 0x82
   5b034:	cmp	r1, #0
   5b038:	beq	5b058 <fputs@plt+0x49ca4>
   5b03c:	ldrb	r1, [r5, #19]
   5b040:	cmp	r1, #7
   5b044:	addls	r6, r1, #1
   5b048:	addls	r1, r5, r1, lsl #2
   5b04c:	strbls	r6, [r5, #19]
   5b050:	strls	r4, [r1, #28]
   5b054:	strb	sl, [r0, #130]	; 0x82
   5b058:	str	sl, [r0, #136]	; 0x88
   5b05c:	add	r3, r3, #20
   5b060:	cmp	r3, #200	; 0xc8
   5b064:	bne	5b018 <fputs@plt+0x49c64>
   5b068:	ldr	r0, [r5, #60]	; 0x3c
   5b06c:	ldr	r7, [sp, #100]	; 0x64
   5b070:	ldr	r4, [sp, #124]	; 0x7c
   5b074:	ldr	r9, [fp, #-108]	; 0xffffff94
   5b078:	cmp	r0, lr
   5b07c:	ldrle	r0, [sp, #56]	; 0x38
   5b080:	strle	ip, [r5, #60]	; 0x3c
   5b084:	strle	r0, [r5, #64]	; 0x40
   5b088:	cmp	r4, #0
   5b08c:	bne	5b86c <fputs@plt+0x4a4b8>
   5b090:	ldr	r0, [sp, #120]	; 0x78
   5b094:	str	r8, [sp, #36]	; 0x24
   5b098:	ldrb	r0, [r0, #42]	; 0x2a
   5b09c:	tst	r0, #16
   5b0a0:	beq	5b0c0 <fputs@plt+0x49d0c>
   5b0a4:	ldr	r3, [sp, #72]	; 0x48
   5b0a8:	mov	r0, #0
   5b0ac:	mov	r1, #25
   5b0b0:	mov	r2, #0
   5b0b4:	str	r0, [sp]
   5b0b8:	mov	r0, r7
   5b0bc:	bl	4a1bc <fputs@plt+0x38e08>
   5b0c0:	ldr	r0, [sp, #112]	; 0x70
   5b0c4:	cmp	r0, #0
   5b0c8:	blt	5b0f4 <fputs@plt+0x49d40>
   5b0cc:	ldr	r0, [sp, #104]	; 0x68
   5b0d0:	cmp	r0, #0
   5b0d4:	beq	5b21c <fputs@plt+0x49e68>
   5b0d8:	ldr	r0, [sp, #84]	; 0x54
   5b0dc:	ldr	r2, [sp, #80]	; 0x50
   5b0e0:	ldr	r3, [sp, #112]	; 0x70
   5b0e4:	mov	r1, #47	; 0x2f
   5b0e8:	str	r0, [sp]
   5b0ec:	ldr	r0, [sp, #100]	; 0x64
   5b0f0:	b	5b248 <fputs@plt+0x49e94>
   5b0f4:	ldr	r0, [sp, #120]	; 0x78
   5b0f8:	ldr	r1, [sp, #116]	; 0x74
   5b0fc:	ldrb	r0, [r0, #42]	; 0x2a
   5b100:	and	r0, r0, #16
   5b104:	orrs	r0, r0, r1
   5b108:	beq	5b454 <fputs@plt+0x4a0a0>
   5b10c:	ldr	r0, [sp, #100]	; 0x64
   5b110:	ldr	r3, [sp, #84]	; 0x54
   5b114:	mov	r9, #0
   5b118:	mov	r1, #25
   5b11c:	mov	r2, #0
   5b120:	b	5b4a8 <fputs@plt+0x4a0f4>
   5b124:	ldr	r2, [sp, #100]	; 0x64
   5b128:	cmp	r7, #0
   5b12c:	movge	r1, r7
   5b130:	add	r1, r1, r1, lsl #2
   5b134:	ldr	r2, [r2, #4]
   5b138:	add	r1, r2, r1, lsl #2
   5b13c:	str	r0, [r1, #8]
   5b140:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b144:	ldr	r0, [r0]
   5b148:	ldr	r0, [r0]
   5b14c:	str	r0, [sp, #64]	; 0x40
   5b150:	ldr	r0, [sp, #108]	; 0x6c
   5b154:	cmp	r0, #0
   5b158:	beq	5b1b8 <fputs@plt+0x49e04>
   5b15c:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b160:	ldr	r0, [r1, #72]	; 0x48
   5b164:	str	r0, [sp, #80]	; 0x50
   5b168:	add	r0, r0, #1
   5b16c:	str	r0, [r1, #72]	; 0x48
   5b170:	ldrb	r0, [r1, #19]
   5b174:	cmp	r0, #0
   5b178:	beq	5b2f0 <fputs@plt+0x49f3c>
   5b17c:	ldr	r2, [fp, #-104]	; 0xffffff98
   5b180:	sub	r1, r0, #1
   5b184:	strb	r1, [r2, #19]
   5b188:	uxtb	r1, r1
   5b18c:	add	r2, r2, r1, lsl #2
   5b190:	cmp	r1, #0
   5b194:	ldr	sl, [r2, #28]
   5b198:	beq	5b300 <fputs@plt+0x49f4c>
   5b19c:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b1a0:	sub	r0, r0, #2
   5b1a4:	strb	r0, [r1, #19]
   5b1a8:	uxtb	r0, r0
   5b1ac:	add	r0, r1, r0, lsl #2
   5b1b0:	ldr	r8, [r0, #28]
   5b1b4:	b	5b310 <fputs@plt+0x49f5c>
   5b1b8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b1bc:	bl	60898 <fputs@plt+0x4f4e4>
   5b1c0:	ldr	r1, [sp, #120]	; 0x78
   5b1c4:	ldr	r8, [r0, #32]
   5b1c8:	mov	lr, #0
   5b1cc:	ldrb	r2, [r1, #42]	; 0x2a
   5b1d0:	mov	r1, #0
   5b1d4:	str	r1, [sp, #104]	; 0x68
   5b1d8:	tst	r2, #16
   5b1dc:	beq	5bc40 <fputs@plt+0x4a88c>
   5b1e0:	ldr	r1, [sp, #120]	; 0x78
   5b1e4:	mov	lr, #0
   5b1e8:	ldr	r3, [r1, #56]	; 0x38
   5b1ec:	cmp	r3, #0
   5b1f0:	beq	5bc40 <fputs@plt+0x4a88c>
   5b1f4:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b1f8:	ldr	r2, [r1]
   5b1fc:	ldr	r6, [r3]
   5b200:	cmp	r6, r2
   5b204:	beq	5bc3c <fputs@plt+0x4a888>
   5b208:	ldr	r3, [r3, #24]
   5b20c:	cmp	r3, #0
   5b210:	bne	5b1fc <fputs@plt+0x49e48>
   5b214:	mov	lr, #0
   5b218:	b	5bc40 <fputs@plt+0x4a88c>
   5b21c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b220:	cmp	r0, #0
   5b224:	beq	5bb80 <fputs@plt+0x4a7cc>
   5b228:	mov	r0, #0
   5b22c:	ldr	r1, [sp, #48]	; 0x30
   5b230:	ldr	r3, [sp, #84]	; 0x54
   5b234:	str	r0, [sp]
   5b238:	ldr	r0, [sp, #112]	; 0x70
   5b23c:	add	r2, r0, r1
   5b240:	ldr	r0, [sp, #100]	; 0x64
   5b244:	mov	r1, #30
   5b248:	bl	4a1bc <fputs@plt+0x38e08>
   5b24c:	ldr	r0, [sp, #120]	; 0x78
   5b250:	ldrb	r0, [r0, #42]	; 0x2a
   5b254:	tst	r0, #16
   5b258:	bne	5b2cc <fputs@plt+0x49f18>
   5b25c:	ldr	r5, [sp, #84]	; 0x54
   5b260:	ldr	r4, [sp, #100]	; 0x64
   5b264:	mov	r0, #0
   5b268:	mov	r1, #77	; 0x4d
   5b26c:	mov	r3, #0
   5b270:	str	r0, [sp]
   5b274:	mov	r0, r4
   5b278:	mov	r2, r5
   5b27c:	bl	4a1bc <fputs@plt+0x38e08>
   5b280:	mov	r6, r0
   5b284:	ldr	r0, [sp, #76]	; 0x4c
   5b288:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b28c:	mov	r1, #74	; 0x4a
   5b290:	mov	r3, r5
   5b294:	str	r0, [sp]
   5b298:	mov	r0, r4
   5b29c:	bl	4a1bc <fputs@plt+0x38e08>
   5b2a0:	ldr	r0, [r4, #32]
   5b2a4:	ldr	r2, [r4, #24]
   5b2a8:	sub	r1, r0, #1
   5b2ac:	str	r1, [r2, #96]	; 0x60
   5b2b0:	ldr	r2, [r4]
   5b2b4:	ldrb	r2, [r2, #69]	; 0x45
   5b2b8:	cmp	r2, #0
   5b2bc:	beq	5b478 <fputs@plt+0x4a0c4>
   5b2c0:	movw	r1, #35320	; 0x89f8
   5b2c4:	movt	r1, #10
   5b2c8:	b	5b490 <fputs@plt+0x4a0dc>
   5b2cc:	ldr	r0, [sp, #100]	; 0x64
   5b2d0:	mov	r1, #0
   5b2d4:	ldr	r2, [r0, #32]
   5b2d8:	str	r1, [sp]
   5b2dc:	mov	r1, #76	; 0x4c
   5b2e0:	add	r3, r2, #2
   5b2e4:	ldr	r2, [sp, #84]	; 0x54
   5b2e8:	bl	4a1bc <fputs@plt+0x38e08>
   5b2ec:	b	5b494 <fputs@plt+0x4a0e0>
   5b2f0:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b2f4:	ldr	r0, [r1, #76]	; 0x4c
   5b2f8:	add	sl, r0, #1
   5b2fc:	str	sl, [r1, #76]	; 0x4c
   5b300:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b304:	ldr	r0, [r1, #76]	; 0x4c
   5b308:	add	r8, r0, #1
   5b30c:	str	r8, [r1, #76]	; 0x4c
   5b310:	ldr	r4, [sp, #100]	; 0x64
   5b314:	ldr	r5, [sp, #80]	; 0x50
   5b318:	ldr	r7, [sp, #64]	; 0x40
   5b31c:	mov	r9, #0
   5b320:	mov	r1, #57	; 0x39
   5b324:	str	r9, [sp]
   5b328:	mov	r0, r4
   5b32c:	mov	r2, r5
   5b330:	mov	r3, r7
   5b334:	bl	4a1bc <fputs@plt+0x38e08>
   5b338:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5b33c:	mov	r0, r4
   5b340:	mov	r1, #18
   5b344:	mov	r3, #0
   5b348:	str	r9, [sp]
   5b34c:	bl	4a1bc <fputs@plt+0x38e08>
   5b350:	ldr	r2, [sp, #48]	; 0x30
   5b354:	mov	r6, r0
   5b358:	mov	r0, r4
   5b35c:	mov	r1, #49	; 0x31
   5b360:	mov	r3, r7
   5b364:	str	sl, [sp]
   5b368:	bl	4a1bc <fputs@plt+0x38e08>
   5b36c:	mov	r0, r4
   5b370:	mov	r1, #74	; 0x4a
   5b374:	mov	r2, r5
   5b378:	mov	r3, r8
   5b37c:	str	r9, [sp]
   5b380:	bl	4a1bc <fputs@plt+0x38e08>
   5b384:	mov	r0, r4
   5b388:	mov	r1, #75	; 0x4b
   5b38c:	mov	r2, r5
   5b390:	mov	r3, sl
   5b394:	str	r8, [sp]
   5b398:	bl	4a1bc <fputs@plt+0x38e08>
   5b39c:	mov	r0, r4
   5b3a0:	mov	r1, #13
   5b3a4:	mov	r2, #0
   5b3a8:	mov	r3, r6
   5b3ac:	str	r9, [sp]
   5b3b0:	bl	4a1bc <fputs@plt+0x38e08>
   5b3b4:	ldr	r0, [r4, #32]
   5b3b8:	ldr	r2, [r4, #24]
   5b3bc:	sub	r1, r0, #1
   5b3c0:	str	r1, [r2, #96]	; 0x60
   5b3c4:	ldr	r2, [r4]
   5b3c8:	ldrb	r2, [r2, #69]	; 0x45
   5b3cc:	cmp	r2, #0
   5b3d0:	beq	5b3e0 <fputs@plt+0x4a02c>
   5b3d4:	movw	r1, #35320	; 0x89f8
   5b3d8:	movt	r1, #10
   5b3dc:	b	5b3f8 <fputs@plt+0x4a044>
   5b3e0:	ldr	r2, [sp, #100]	; 0x64
   5b3e4:	cmp	r6, #0
   5b3e8:	movge	r1, r6
   5b3ec:	add	r1, r1, r1, lsl #2
   5b3f0:	ldr	r2, [r2, #4]
   5b3f4:	add	r1, r2, r1, lsl #2
   5b3f8:	cmp	sl, #0
   5b3fc:	str	r0, [r1, #8]
   5b400:	beq	5bbc8 <fputs@plt+0x4a814>
   5b404:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b408:	ldrb	r0, [r0, #19]
   5b40c:	cmp	r0, #7
   5b410:	bhi	5bbc8 <fputs@plt+0x4a814>
   5b414:	ldr	r1, [fp, #-104]	; 0xffffff98
   5b418:	mov	r2, #0
   5b41c:	add	r1, r1, #130	; 0x82
   5b420:	ldr	r3, [r1, #6]
   5b424:	cmp	r3, sl
   5b428:	beq	5bbc0 <fputs@plt+0x4a80c>
   5b42c:	add	r2, r2, #1
   5b430:	add	r1, r1, #20
   5b434:	cmp	r2, #10
   5b438:	bcc	5b420 <fputs@plt+0x4a06c>
   5b43c:	ldr	r2, [fp, #-104]	; 0xffffff98
   5b440:	add	r1, r0, #1
   5b444:	add	r0, r2, r0, lsl #2
   5b448:	strb	r1, [r2, #19]
   5b44c:	str	sl, [r0, #28]
   5b450:	b	5bbc8 <fputs@plt+0x4a814>
   5b454:	ldr	r0, [sp, #76]	; 0x4c
   5b458:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b45c:	ldr	r3, [sp, #84]	; 0x54
   5b460:	mov	r1, #74	; 0x4a
   5b464:	str	r0, [sp]
   5b468:	ldr	r0, [sp, #100]	; 0x64
   5b46c:	bl	4a1bc <fputs@plt+0x38e08>
   5b470:	mov	r9, #1
   5b474:	b	5b4b0 <fputs@plt+0x4a0fc>
   5b478:	ldr	r2, [sp, #100]	; 0x64
   5b47c:	cmp	r6, #0
   5b480:	movge	r1, r6
   5b484:	add	r1, r1, r1, lsl #2
   5b488:	ldr	r2, [r2, #4]
   5b48c:	add	r1, r2, r1, lsl #2
   5b490:	str	r0, [r1, #8]
   5b494:	ldr	r0, [sp, #100]	; 0x64
   5b498:	ldr	r2, [sp, #84]	; 0x54
   5b49c:	mov	r9, #0
   5b4a0:	mov	r1, #38	; 0x26
   5b4a4:	mov	r3, #0
   5b4a8:	str	r9, [sp]
   5b4ac:	bl	4a1bc <fputs@plt+0x38e08>
   5b4b0:	ldr	r0, [sp, #76]	; 0x4c
   5b4b4:	cmp	r0, #1
   5b4b8:	blt	5b4dc <fputs@plt+0x4a128>
   5b4bc:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b4c0:	ldr	r2, [sp, #76]	; 0x4c
   5b4c4:	ldr	r3, [sp, #84]	; 0x54
   5b4c8:	mov	r1, #0
   5b4cc:	ldr	r0, [r0, #8]
   5b4d0:	str	r1, [sp]
   5b4d4:	mov	r1, #137	; 0x89
   5b4d8:	bl	4a1bc <fputs@plt+0x38e08>
   5b4dc:	ldr	r1, [sp, #120]	; 0x78
   5b4e0:	ldr	r4, [sp, #96]	; 0x60
   5b4e4:	ldr	r8, [sp, #100]	; 0x64
   5b4e8:	ldr	r5, [sp, #68]	; 0x44
   5b4ec:	ldrsh	r0, [r1, #34]	; 0x22
   5b4f0:	cmp	r0, #1
   5b4f4:	blt	5b6d4 <fputs@plt+0x4a320>
   5b4f8:	mov	sl, #0
   5b4fc:	mov	r0, #0
   5b500:	str	r0, [fp, #-112]	; 0xffffff90
   5b504:	b	5b58c <fputs@plt+0x4a1d8>
   5b508:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b50c:	mov	r7, r2
   5b510:	cmp	r0, #0
   5b514:	beq	5b534 <fputs@plt+0x4a180>
   5b518:	ldr	r0, [sp, #48]	; 0x30
   5b51c:	mov	r6, r5
   5b520:	cmp	r0, r5
   5b524:	bne	5b55c <fputs@plt+0x4a1a8>
   5b528:	ldr	r4, [sp, #96]	; 0x60
   5b52c:	ldr	r8, [sp, #100]	; 0x64
   5b530:	b	5b584 <fputs@plt+0x4a1d0>
   5b534:	ldr	r0, [sp, #92]	; 0x5c
   5b538:	add	r1, r3, r3, lsl #2
   5b53c:	mov	r2, r7
   5b540:	ldr	r0, [r0, #4]
   5b544:	ldr	r1, [r0, r1, lsl #2]
   5b548:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b54c:	bl	6094c <fputs@plt+0x4f598>
   5b550:	ldr	r4, [sp, #96]	; 0x60
   5b554:	ldr	r8, [sp, #100]	; 0x64
   5b558:	b	5b6c0 <fputs@plt+0x4a30c>
   5b55c:	mov	r0, #0
   5b560:	ldr	r8, [sp, #100]	; 0x64
   5b564:	mov	r1, #31
   5b568:	str	r0, [sp]
   5b56c:	ldr	r0, [sp, #48]	; 0x30
   5b570:	add	r2, r3, r0
   5b574:	mov	r0, r8
   5b578:	mov	r3, r7
   5b57c:	bl	4a1bc <fputs@plt+0x38e08>
   5b580:	ldr	r4, [sp, #96]	; 0x60
   5b584:	mov	r5, r6
   5b588:	b	5b6c0 <fputs@plt+0x4a30c>
   5b58c:	ldrsh	r0, [r1, #32]
   5b590:	add	r2, sl, r5
   5b594:	cmp	sl, r0
   5b598:	bne	5b5b8 <fputs@plt+0x4a204>
   5b59c:	mov	r0, #0
   5b5a0:	mov	r1, #26
   5b5a4:	mov	r3, #0
   5b5a8:	str	r0, [sp]
   5b5ac:	mov	r0, r8
   5b5b0:	bl	4a1bc <fputs@plt+0x38e08>
   5b5b4:	b	5b6c0 <fputs@plt+0x4a30c>
   5b5b8:	cmp	r4, #0
   5b5bc:	beq	5b5f4 <fputs@plt+0x4a240>
   5b5c0:	ldr	r0, [r4, #4]
   5b5c4:	cmp	r0, #1
   5b5c8:	blt	5b614 <fputs@plt+0x4a260>
   5b5cc:	ldr	r3, [r4]
   5b5d0:	add	r7, r3, #4
   5b5d4:	mov	r3, #0
   5b5d8:	ldr	r6, [r7, r3, lsl #3]
   5b5dc:	cmp	r6, sl
   5b5e0:	beq	5b618 <fputs@plt+0x4a264>
   5b5e4:	add	r3, r3, #1
   5b5e8:	cmp	r3, r0
   5b5ec:	blt	5b5d8 <fputs@plt+0x4a224>
   5b5f0:	b	5b618 <fputs@plt+0x4a264>
   5b5f4:	ldr	r0, [r1, #4]
   5b5f8:	add	r0, r0, sl, lsl #4
   5b5fc:	ldrb	r0, [r0, #15]
   5b600:	tst	r0, #2
   5b604:	bne	5b660 <fputs@plt+0x4a2ac>
   5b608:	ldr	r0, [fp, #-112]	; 0xffffff90
   5b60c:	sub	r3, sl, r0
   5b610:	b	5b618 <fputs@plt+0x4a264>
   5b614:	mov	r3, #0
   5b618:	ldr	r0, [sp, #64]	; 0x40
   5b61c:	cmp	r0, #0
   5b620:	beq	5b66c <fputs@plt+0x4a2b8>
   5b624:	cmp	r3, #0
   5b628:	blt	5b66c <fputs@plt+0x4a2b8>
   5b62c:	cmp	r4, #0
   5b630:	beq	5b640 <fputs@plt+0x4a28c>
   5b634:	ldr	r0, [r4, #4]
   5b638:	cmp	r3, r0
   5b63c:	bge	5b66c <fputs@plt+0x4a2b8>
   5b640:	ldr	r0, [sp, #104]	; 0x68
   5b644:	cmp	r0, #0
   5b648:	beq	5b508 <fputs@plt+0x4a154>
   5b64c:	str	r2, [sp]
   5b650:	ldr	r2, [sp, #80]	; 0x50
   5b654:	mov	r0, r8
   5b658:	mov	r1, #47	; 0x2f
   5b65c:	b	5b5b0 <fputs@plt+0x4a1fc>
   5b660:	ldr	r0, [fp, #-112]	; 0xffffff90
   5b664:	add	r0, r0, #1
   5b668:	str	r0, [fp, #-112]	; 0xffffff90
   5b66c:	ldr	r0, [r1, #4]
   5b670:	add	r0, r0, sl, lsl #4
   5b674:	ldr	r6, [r0, #4]
   5b678:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b67c:	ldrb	r0, [r0, #23]
   5b680:	cmp	r0, #0
   5b684:	beq	5b6b4 <fputs@plt+0x4a300>
   5b688:	mov	r0, r6
   5b68c:	mov	r7, r2
   5b690:	bl	62c08 <fputs@plt+0x51854>
   5b694:	mov	r2, r7
   5b698:	cmp	r0, #0
   5b69c:	beq	5b6b4 <fputs@plt+0x4a300>
   5b6a0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b6a4:	mov	r1, r6
   5b6a8:	mov	r3, #0
   5b6ac:	bl	64cb8 <fputs@plt+0x53904>
   5b6b0:	b	5b6c0 <fputs@plt+0x4a30c>
   5b6b4:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b6b8:	mov	r1, r6
   5b6bc:	bl	6094c <fputs@plt+0x4f598>
   5b6c0:	ldr	r1, [sp, #120]	; 0x78
   5b6c4:	add	sl, sl, #1
   5b6c8:	ldrsh	r0, [r1, #34]	; 0x22
   5b6cc:	cmp	sl, r0
   5b6d0:	blt	5b58c <fputs@plt+0x4a1d8>
   5b6d4:	ldrb	r0, [r1, #42]	; 0x2a
   5b6d8:	tst	r0, #16
   5b6dc:	bne	5b794 <fputs@plt+0x4a3e0>
   5b6e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5b6e4:	ldr	r6, [sp, #72]	; 0x48
   5b6e8:	ldr	r5, [sp, #112]	; 0x70
   5b6ec:	mov	sl, #0
   5b6f0:	ldr	r2, [fp, #8]
   5b6f4:	mov	r4, #1
   5b6f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   5b6fc:	sub	r7, fp, #100	; 0x64
   5b700:	str	r0, [sp]
   5b704:	stmib	sp, {r6, sl}
   5b708:	eor	r4, r4, r5, lsr #31
   5b70c:	str	r7, [sp, #24]
   5b710:	uxtb	r2, r2
   5b714:	str	sl, [sp, #28]
   5b718:	ldr	r5, [fp, #-104]	; 0xffffff98
   5b71c:	ldr	r7, [sp, #60]	; 0x3c
   5b720:	ldr	r8, [sp, #36]	; 0x24
   5b724:	str	r2, [sp, #16]
   5b728:	str	r4, [sp, #12]
   5b72c:	mov	r4, r1
   5b730:	mov	r0, r5
   5b734:	mov	r2, r7
   5b738:	str	r8, [sp, #20]
   5b73c:	bl	7f674 <fputs@plt+0x6e2c0>
   5b740:	mov	r0, r5
   5b744:	mov	r1, r4
   5b748:	mov	r2, #0
   5b74c:	mov	r3, r6
   5b750:	str	sl, [sp]
   5b754:	str	sl, [sp, #4]
   5b758:	bl	7cfbc <fputs@plt+0x6bc08>
   5b75c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   5b760:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5b764:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b768:	stm	sp, {r6, r7, sl}
   5b76c:	mov	r1, r4
   5b770:	str	r9, [sp, #12]
   5b774:	clz	r0, r0
   5b778:	lsr	r0, r0, #5
   5b77c:	str	r0, [sp, #16]
   5b780:	mov	r0, r5
   5b784:	bl	8079c <fputs@plt+0x6f3e8>
   5b788:	ldr	r7, [sp, #100]	; 0x64
   5b78c:	ldr	r4, [sp, #124]	; 0x7c
   5b790:	b	5b868 <fputs@plt+0x4a4b4>
   5b794:	ldr	r0, [r1, #56]	; 0x38
   5b798:	mov	sl, #0
   5b79c:	cmp	r0, #0
   5b7a0:	beq	5b7c8 <fputs@plt+0x4a414>
   5b7a4:	ldr	r2, [fp, #-108]	; 0xffffff94
   5b7a8:	ldr	r1, [r0]
   5b7ac:	cmp	r1, r2
   5b7b0:	beq	5b7c4 <fputs@plt+0x4a410>
   5b7b4:	ldr	r0, [r0, #24]
   5b7b8:	cmp	r0, #0
   5b7bc:	bne	5b7a8 <fputs@plt+0x4a3f4>
   5b7c0:	b	5b7c8 <fputs@plt+0x4a414>
   5b7c4:	mov	sl, r0
   5b7c8:	ldr	r4, [sp, #120]	; 0x78
   5b7cc:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b7d0:	mov	r1, r4
   5b7d4:	bl	7c7c0 <fputs@plt+0x6b40c>
   5b7d8:	ldrsh	r0, [r4, #34]	; 0x22
   5b7dc:	ldr	r1, [sp, #72]	; 0x48
   5b7e0:	ldr	r4, [sp, #100]	; 0x64
   5b7e4:	mov	r2, #1
   5b7e8:	mov	r6, #1
   5b7ec:	str	r1, [sp]
   5b7f0:	add	r3, r0, #2
   5b7f4:	mov	r0, r4
   5b7f8:	mov	r1, #12
   5b7fc:	bl	4a1bc <fputs@plt+0x38e08>
   5b800:	mov	r1, r0
   5b804:	mov	r0, r4
   5b808:	mov	r2, sl
   5b80c:	mvn	r3, #9
   5b810:	bl	1d530 <fputs@plt+0xc17c>
   5b814:	ldr	r0, [r4]
   5b818:	ldrb	r0, [r0, #69]	; 0x45
   5b81c:	cmp	r0, #0
   5b820:	bne	5b848 <fputs@plt+0x4a494>
   5b824:	ldr	r1, [sp, #100]	; 0x64
   5b828:	ldr	r0, [r1, #4]
   5b82c:	ldr	r1, [r1, #32]
   5b830:	add	r1, r1, r1, lsl #2
   5b834:	add	r0, r0, r1, lsl #2
   5b838:	ldr	r1, [fp, #8]
   5b83c:	cmp	r1, #10
   5b840:	movweq	r1, #2
   5b844:	strb	r1, [r0, #-17]	; 0xffffffef
   5b848:	ldr	r5, [fp, #-104]	; 0xffffff98
   5b84c:	ldr	r7, [sp, #100]	; 0x64
   5b850:	ldr	r4, [sp, #124]	; 0x7c
   5b854:	ldr	r8, [sp, #36]	; 0x24
   5b858:	ldr	r0, [r5, #416]	; 0x1a0
   5b85c:	cmp	r0, #0
   5b860:	moveq	r0, r5
   5b864:	strb	r6, [r0, #21]
   5b868:	ldr	r9, [fp, #-108]	; 0xffffff94
   5b86c:	ldrb	r0, [r9, #24]
   5b870:	tst	r0, #128	; 0x80
   5b874:	beq	5b894 <fputs@plt+0x4a4e0>
   5b878:	ldr	r2, [sp, #44]	; 0x2c
   5b87c:	mov	r0, #0
   5b880:	mov	r1, #37	; 0x25
   5b884:	mov	r3, #1
   5b888:	str	r0, [sp]
   5b88c:	mov	r0, r7
   5b890:	bl	4a1bc <fputs@plt+0x38e08>
   5b894:	ldr	r1, [sp, #108]	; 0x6c
   5b898:	cmp	r1, #0
   5b89c:	beq	5b8e0 <fputs@plt+0x4a52c>
   5b8a0:	ldr	r2, [sp, #120]	; 0x78
   5b8a4:	ldr	r6, [sp, #84]	; 0x54
   5b8a8:	mov	r3, #2
   5b8ac:	ldrsh	r0, [r2, #34]	; 0x22
   5b8b0:	str	r3, [sp]
   5b8b4:	str	r2, [sp, #4]
   5b8b8:	mov	r2, #108	; 0x6c
   5b8bc:	mov	r3, #0
   5b8c0:	str	r8, [sp, #16]
   5b8c4:	mvn	r0, r0
   5b8c8:	add	r0, r6, r0
   5b8cc:	str	r0, [sp, #8]
   5b8d0:	ldr	r0, [fp, #8]
   5b8d4:	str	r0, [sp, #12]
   5b8d8:	mov	r0, r5
   5b8dc:	bl	7cf24 <fputs@plt+0x6bb70>
   5b8e0:	ldr	r0, [r7, #24]
   5b8e4:	ldr	r2, [r0, #120]	; 0x78
   5b8e8:	cmp	r2, #0
   5b8ec:	beq	5b904 <fputs@plt+0x4a550>
   5b8f0:	mov	r1, r7
   5b8f4:	mvn	r6, r8
   5b8f8:	ldr	r3, [r1, #32]!
   5b8fc:	str	r3, [r2, r6, lsl #2]
   5b900:	b	5b908 <fputs@plt+0x4a554>
   5b904:	add	r1, r7, #32
   5b908:	ldr	r1, [r1]
   5b90c:	sub	r1, r1, #1
   5b910:	str	r1, [r0, #96]	; 0x60
   5b914:	ldr	r0, [sp, #104]	; 0x68
   5b918:	cmp	r0, #0
   5b91c:	beq	5b968 <fputs@plt+0x4a5b4>
   5b920:	ldr	r2, [sp, #80]	; 0x50
   5b924:	ldr	r3, [sp, #40]	; 0x28
   5b928:	mov	r6, #0
   5b92c:	mov	r0, r7
   5b930:	mov	r1, #7
   5b934:	str	r6, [sp]
   5b938:	bl	4a1bc <fputs@plt+0x38e08>
   5b93c:	ldr	r0, [r7, #32]
   5b940:	ldr	r2, [r7, #24]
   5b944:	sub	r1, r0, #1
   5b948:	str	r1, [r2, #96]	; 0x60
   5b94c:	ldr	r2, [r7]
   5b950:	ldrb	r2, [r2, #69]	; 0x45
   5b954:	cmp	r2, #0
   5b958:	beq	5b9bc <fputs@plt+0x4a608>
   5b95c:	movw	r1, #35320	; 0x89f8
   5b960:	movt	r1, #10
   5b964:	b	5b9d4 <fputs@plt+0x4a620>
   5b968:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b96c:	cmp	r0, #0
   5b970:	beq	5ba1c <fputs@plt+0x4a668>
   5b974:	ldr	r3, [sp, #40]	; 0x28
   5b978:	mov	r0, #0
   5b97c:	mov	r1, #13
   5b980:	mov	r2, #0
   5b984:	str	r0, [sp]
   5b988:	mov	r0, r7
   5b98c:	bl	4a1bc <fputs@plt+0x38e08>
   5b990:	ldr	r0, [r7, #32]
   5b994:	ldr	r2, [r7, #24]
   5b998:	sub	r1, r0, #1
   5b99c:	str	r1, [r2, #96]	; 0x60
   5b9a0:	ldr	r2, [r7]
   5b9a4:	ldrb	r2, [r2, #69]	; 0x45
   5b9a8:	cmp	r2, #0
   5b9ac:	beq	5b9f4 <fputs@plt+0x4a640>
   5b9b0:	movw	r1, #35320	; 0x89f8
   5b9b4:	movt	r1, #10
   5b9b8:	b	5ba10 <fputs@plt+0x4a65c>
   5b9bc:	ldr	r2, [sp, #32]
   5b9c0:	cmp	r2, #0
   5b9c4:	movge	r1, r2
   5b9c8:	ldr	r2, [r7, #4]
   5b9cc:	add	r1, r1, r1, lsl #2
   5b9d0:	add	r1, r2, r1, lsl #2
   5b9d4:	ldr	r2, [sp, #80]	; 0x50
   5b9d8:	str	r0, [r1, #8]
   5b9dc:	mov	r0, r7
   5b9e0:	mov	r1, #61	; 0x3d
   5b9e4:	mov	r3, #0
   5b9e8:	str	r6, [sp]
   5b9ec:	bl	4a1bc <fputs@plt+0x38e08>
   5b9f0:	b	5ba18 <fputs@plt+0x4a664>
   5b9f4:	ldr	r2, [sp, #32]
   5b9f8:	cmp	r2, #0
   5b9fc:	movge	r1, r2
   5ba00:	ldr	r2, [sp, #100]	; 0x64
   5ba04:	add	r1, r1, r1, lsl #2
   5ba08:	ldr	r2, [r2, #4]
   5ba0c:	add	r1, r2, r1, lsl #2
   5ba10:	ldr	r7, [sp, #100]	; 0x64
   5ba14:	str	r0, [r1, #8]
   5ba18:	ldr	r4, [sp, #124]	; 0x7c
   5ba1c:	ldr	r0, [sp, #120]	; 0x78
   5ba20:	cmp	r4, #0
   5ba24:	ldrbeq	r0, [r0, #42]	; 0x2a
   5ba28:	andseq	r0, r0, #16
   5ba2c:	beq	5ba90 <fputs@plt+0x4a6dc>
   5ba30:	ldr	r4, [fp, #-104]	; 0xffffff98
   5ba34:	ldr	r9, [fp, #-108]	; 0xffffff94
   5ba38:	ldrb	r0, [r4, #18]
   5ba3c:	cmp	r0, #0
   5ba40:	bne	5ba60 <fputs@plt+0x4a6ac>
   5ba44:	ldr	r0, [r4, #420]	; 0x1a4
   5ba48:	cmp	r0, #0
   5ba4c:	bne	5ba60 <fputs@plt+0x4a6ac>
   5ba50:	ldr	r0, [r4, #412]	; 0x19c
   5ba54:	cmp	r0, #0
   5ba58:	movne	r0, r4
   5ba5c:	blne	7f540 <fputs@plt+0x6e18c>
   5ba60:	ldrb	r0, [r9, #24]
   5ba64:	tst	r0, #128	; 0x80
   5ba68:	beq	5ba78 <fputs@plt+0x4a6c4>
   5ba6c:	ldrb	r0, [r4, #18]
   5ba70:	cmp	r0, #0
   5ba74:	beq	5bb00 <fputs@plt+0x4a74c>
   5ba78:	ldr	r8, [sp, #96]	; 0x60
   5ba7c:	ldr	sl, [sp, #88]	; 0x58
   5ba80:	ldr	r5, [sp, #92]	; 0x5c
   5ba84:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5ba88:	ldr	r7, [sp, #60]	; 0x3c
   5ba8c:	b	5a410 <fputs@plt+0x4905c>
   5ba90:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5ba94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5ba98:	cmp	r2, r0
   5ba9c:	bge	5bab8 <fputs@plt+0x4a704>
   5baa0:	mov	r0, #0
   5baa4:	mov	r1, #61	; 0x3d
   5baa8:	mov	r3, #0
   5baac:	str	r0, [sp]
   5bab0:	mov	r0, r7
   5bab4:	bl	4a1bc <fputs@plt+0x38e08>
   5bab8:	ldr	r0, [sp, #120]	; 0x78
   5babc:	ldr	r6, [r0, #8]
   5bac0:	cmp	r6, #0
   5bac4:	beq	5ba30 <fputs@plt+0x4a67c>
   5bac8:	mov	r5, #0
   5bacc:	mov	r4, #0
   5bad0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5bad4:	mov	r1, #61	; 0x3d
   5bad8:	mov	r3, #0
   5badc:	str	r5, [sp]
   5bae0:	add	r2, r4, r0
   5bae4:	mov	r0, r7
   5bae8:	bl	4a1bc <fputs@plt+0x38e08>
   5baec:	ldr	r6, [r6, #20]
   5baf0:	add	r4, r4, #1
   5baf4:	cmp	r6, #0
   5baf8:	bne	5bad0 <fputs@plt+0x4a71c>
   5bafc:	b	5ba30 <fputs@plt+0x4a67c>
   5bb00:	ldr	r0, [r4, #420]	; 0x1a4
   5bb04:	cmp	r0, #0
   5bb08:	bne	5bb68 <fputs@plt+0x4a7b4>
   5bb0c:	ldr	r5, [sp, #100]	; 0x64
   5bb10:	ldr	r2, [sp, #44]	; 0x2c
   5bb14:	mov	r4, #0
   5bb18:	mov	r1, #33	; 0x21
   5bb1c:	mov	r3, #1
   5bb20:	str	r4, [sp]
   5bb24:	mov	r0, r5
   5bb28:	bl	4a1bc <fputs@plt+0x38e08>
   5bb2c:	mov	r0, r5
   5bb30:	mov	r1, #1
   5bb34:	bl	4aee0 <fputs@plt+0x39b2c>
   5bb38:	ldr	r0, [r5]
   5bb3c:	ldrb	r0, [r0, #69]	; 0x45
   5bb40:	cmp	r0, #0
   5bb44:	bne	5bb68 <fputs@plt+0x4a7b4>
   5bb48:	ldr	r0, [sp, #100]	; 0x64
   5bb4c:	movw	r1, #9332	; 0x2474
   5bb50:	mvn	r2, #0
   5bb54:	mov	r3, #1
   5bb58:	movt	r1, #9
   5bb5c:	ldr	r0, [r0, #16]
   5bb60:	str	r4, [sp]
   5bb64:	bl	1a2f4 <fputs@plt+0x8f40>
   5bb68:	ldr	r8, [sp, #96]	; 0x60
   5bb6c:	ldr	sl, [sp, #88]	; 0x58
   5bb70:	ldr	r5, [sp, #92]	; 0x5c
   5bb74:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5bb78:	ldr	r7, [sp, #60]	; 0x3c
   5bb7c:	b	5a5dc <fputs@plt+0x49228>
   5bb80:	ldr	r0, [sp, #92]	; 0x5c
   5bb84:	ldr	r1, [sp, #112]	; 0x70
   5bb88:	ldr	r2, [sp, #84]	; 0x54
   5bb8c:	ldr	r0, [r0, #4]
   5bb90:	add	r1, r1, r1, lsl #2
   5bb94:	ldr	r1, [r0, r1, lsl #2]
   5bb98:	ldr	r0, [fp, #-104]	; 0xffffff98
   5bb9c:	bl	6094c <fputs@plt+0x4f598>
   5bba0:	ldr	r0, [sp, #100]	; 0x64
   5bba4:	ldr	r0, [r0]
   5bba8:	ldrb	r0, [r0, #69]	; 0x45
   5bbac:	cmp	r0, #0
   5bbb0:	beq	5bd18 <fputs@plt+0x4a964>
   5bbb4:	movw	r0, #35320	; 0x89f8
   5bbb8:	movt	r0, #10
   5bbbc:	b	5bd34 <fputs@plt+0x4a980>
   5bbc0:	mov	r0, #1
   5bbc4:	strb	r0, [r1]
   5bbc8:	mov	r0, #1
   5bbcc:	cmp	r8, #0
   5bbd0:	str	r0, [sp, #104]	; 0x68
   5bbd4:	beq	5bcf8 <fputs@plt+0x4a944>
   5bbd8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5bbdc:	ldrb	r0, [r0, #19]
   5bbe0:	cmp	r0, #7
   5bbe4:	bhi	5bcf8 <fputs@plt+0x4a944>
   5bbe8:	ldr	r1, [fp, #-104]	; 0xffffff98
   5bbec:	mov	r2, #0
   5bbf0:	add	r1, r1, #130	; 0x82
   5bbf4:	ldr	r3, [r1, #6]
   5bbf8:	cmp	r3, r8
   5bbfc:	beq	5bc28 <fputs@plt+0x4a874>
   5bc00:	add	r2, r2, #1
   5bc04:	add	r1, r1, #20
   5bc08:	cmp	r2, #10
   5bc0c:	bcc	5bbf4 <fputs@plt+0x4a840>
   5bc10:	ldr	r2, [fp, #-104]	; 0xffffff98
   5bc14:	add	r1, r0, #1
   5bc18:	add	r0, r2, r0, lsl #2
   5bc1c:	strb	r1, [r2, #19]
   5bc20:	str	r8, [r0, #28]
   5bc24:	b	5bcf8 <fputs@plt+0x4a944>
   5bc28:	mov	r2, #1
   5bc2c:	mov	r0, #1
   5bc30:	str	r0, [sp, #104]	; 0x68
   5bc34:	strb	r2, [r1]
   5bc38:	b	5bcf8 <fputs@plt+0x4a944>
   5bc3c:	mov	lr, r3
   5bc40:	cmp	r8, #2
   5bc44:	blt	5bcf0 <fputs@plt+0x4a93c>
   5bc48:	ldr	r2, [r0]
   5bc4c:	movw	ip, #35320	; 0x89f8
   5bc50:	mov	r6, #1
   5bc54:	movt	ip, #10
   5bc58:	ldrb	r3, [r2, #69]	; 0x45
   5bc5c:	cmp	r3, #0
   5bc60:	mov	r4, ip
   5bc64:	ldreq	r2, [r0, #4]
   5bc68:	addeq	r4, r6, r6, lsl #2
   5bc6c:	addeq	r4, r2, r4, lsl #2
   5bc70:	ldrb	r2, [r4]
   5bc74:	cmp	r2, #152	; 0x98
   5bc78:	beq	5bcd0 <fputs@plt+0x4a91c>
   5bc7c:	cmp	r2, #54	; 0x36
   5bc80:	bne	5bcdc <fputs@plt+0x4a928>
   5bc84:	ldr	r2, [r4, #12]
   5bc88:	ldr	r1, [fp, #-120]	; 0xffffff88
   5bc8c:	cmp	r2, r1
   5bc90:	bne	5bcdc <fputs@plt+0x4a928>
   5bc94:	ldr	r1, [sp, #120]	; 0x78
   5bc98:	ldr	r4, [r4, #8]
   5bc9c:	ldr	r2, [r1, #28]
   5bca0:	cmp	r4, r2
   5bca4:	beq	5b15c <fputs@plt+0x49da8>
   5bca8:	ldr	r1, [sp, #120]	; 0x78
   5bcac:	ldr	r2, [r1, #8]
   5bcb0:	b	5bcc4 <fputs@plt+0x4a910>
   5bcb4:	ldr	r1, [r2, #44]	; 0x2c
   5bcb8:	cmp	r4, r1
   5bcbc:	beq	5b15c <fputs@plt+0x49da8>
   5bcc0:	ldr	r2, [r2, #20]
   5bcc4:	cmp	r2, #0
   5bcc8:	bne	5bcb4 <fputs@plt+0x4a900>
   5bccc:	b	5bcdc <fputs@plt+0x4a928>
   5bcd0:	ldr	r1, [r4, #16]
   5bcd4:	cmp	r1, lr
   5bcd8:	beq	5b15c <fputs@plt+0x49da8>
   5bcdc:	add	r6, r6, #1
   5bce0:	mov	r1, #0
   5bce4:	cmp	r6, r8
   5bce8:	str	r1, [sp, #104]	; 0x68
   5bcec:	blt	5bc5c <fputs@plt+0x4a8a8>
   5bcf0:	mov	r0, #0
   5bcf4:	str	r0, [sp, #80]	; 0x50
   5bcf8:	ldr	r8, [sp, #96]	; 0x60
   5bcfc:	ldr	sl, [sp, #88]	; 0x58
   5bd00:	ldr	r5, [sp, #92]	; 0x5c
   5bd04:	ldr	ip, [sp, #120]	; 0x78
   5bd08:	ldr	r6, [sp, #48]	; 0x30
   5bd0c:	ldr	r7, [sp, #64]	; 0x40
   5bd10:	ldr	r9, [fp, #-108]	; 0xffffff94
   5bd14:	b	5aa00 <fputs@plt+0x4964c>
   5bd18:	ldr	r1, [sp, #100]	; 0x64
   5bd1c:	ldr	r0, [r1, #4]
   5bd20:	ldr	r1, [r1, #32]
   5bd24:	add	r1, r1, r1, lsl #2
   5bd28:	add	r0, r0, r1, lsl #2
   5bd2c:	subs	r0, r0, #20
   5bd30:	beq	5b24c <fputs@plt+0x49e98>
   5bd34:	ldrb	r1, [r0]
   5bd38:	cmp	r1, #25
   5bd3c:	bne	5b24c <fputs@plt+0x49e98>
   5bd40:	ldr	r1, [sp, #120]	; 0x78
   5bd44:	ldrb	r1, [r1, #42]	; 0x2a
   5bd48:	tst	r1, #16
   5bd4c:	bne	5b24c <fputs@plt+0x49e98>
   5bd50:	mov	r1, #74	; 0x4a
   5bd54:	strb	r1, [r0]
   5bd58:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5bd5c:	str	r1, [r0, #4]
   5bd60:	ldr	r1, [sp, #84]	; 0x54
   5bd64:	str	r1, [r0, #8]
   5bd68:	ldr	r1, [sp, #76]	; 0x4c
   5bd6c:	str	r1, [r0, #12]
   5bd70:	b	5b470 <fputs@plt+0x4a0bc>
   5bd74:	mov	r8, #2
   5bd78:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5bd7c:	ldr	r7, [fp, #-104]	; 0xffffff98
   5bd80:	ldr	r9, [fp, #-108]	; 0xffffff94
   5bd84:	ldr	r0, [r0, #28]
   5bd88:	ldr	r1, [r0]
   5bd8c:	cmp	r1, #1
   5bd90:	ldreq	r1, [r0, #28]
   5bd94:	cmpeq	r1, #0
   5bd98:	bne	5a678 <fputs@plt+0x492c4>
   5bd9c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bda0:	ldr	r1, [r1, #32]
   5bda4:	cmp	r1, #0
   5bda8:	bne	5a678 <fputs@plt+0x492c4>
   5bdac:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bdb0:	ldr	r1, [r1, #44]	; 0x2c
   5bdb4:	cmp	r1, #0
   5bdb8:	bne	5a678 <fputs@plt+0x492c4>
   5bdbc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bdc0:	ldr	r1, [r1, #36]	; 0x24
   5bdc4:	cmp	r1, #0
   5bdc8:	bne	5a678 <fputs@plt+0x492c4>
   5bdcc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bdd0:	ldr	r1, [r1, #56]	; 0x38
   5bdd4:	cmp	r1, #0
   5bdd8:	bne	5a678 <fputs@plt+0x492c4>
   5bddc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bde0:	ldr	r1, [r1, #48]	; 0x30
   5bde4:	cmp	r1, #0
   5bde8:	bne	5a678 <fputs@plt+0x492c4>
   5bdec:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5bdf0:	ldrb	r1, [r1, #8]
   5bdf4:	tst	r1, #1
   5bdf8:	bne	5a678 <fputs@plt+0x492c4>
   5bdfc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5be00:	ldr	r1, [r1]
   5be04:	ldr	r2, [r1]
   5be08:	cmp	r2, #1
   5be0c:	bne	5a678 <fputs@plt+0x492c4>
   5be10:	ldr	r1, [r1, #4]
   5be14:	ldr	r1, [r1]
   5be18:	ldrb	r1, [r1]
   5be1c:	cmp	r1, #158	; 0x9e
   5be20:	bne	5a678 <fputs@plt+0x492c4>
   5be24:	add	r2, r0, #8
   5be28:	mov	r0, r7
   5be2c:	mov	r1, #0
   5be30:	bl	6a834 <fputs@plt+0x59480>
   5be34:	str	r0, [sp, #112]	; 0x70
   5be38:	cmp	r0, #0
   5be3c:	ldrne	r0, [sp, #120]	; 0x78
   5be40:	ldrne	r1, [sp, #112]	; 0x70
   5be44:	cmpne	r1, r0
   5be48:	beq	5a678 <fputs@plt+0x492c4>
   5be4c:	ldr	r0, [sp, #112]	; 0x70
   5be50:	ldrb	r0, [r0, #42]	; 0x2a
   5be54:	tst	r0, #16
   5be58:	bne	5a678 <fputs@plt+0x492c4>
   5be5c:	ldr	r1, [sp, #120]	; 0x78
   5be60:	mov	r2, #1
   5be64:	bic	r0, r2, r0, lsr #5
   5be68:	ldrb	r1, [r1, #42]	; 0x2a
   5be6c:	bic	r1, r2, r1, lsr #5
   5be70:	cmp	r0, r1
   5be74:	bne	5a678 <fputs@plt+0x492c4>
   5be78:	ldr	r0, [sp, #112]	; 0x70
   5be7c:	ldr	r0, [r0, #12]
   5be80:	cmp	r0, #0
   5be84:	bne	5a678 <fputs@plt+0x492c4>
   5be88:	ldr	r0, [sp, #120]	; 0x78
   5be8c:	ldr	r1, [sp, #112]	; 0x70
   5be90:	ldrh	r0, [r0, #34]	; 0x22
   5be94:	ldrh	r1, [r1, #34]	; 0x22
   5be98:	cmp	r0, r1
   5be9c:	bne	5a678 <fputs@plt+0x492c4>
   5bea0:	ldr	r1, [sp, #112]	; 0x70
   5bea4:	ldr	r2, [sp, #120]	; 0x78
   5bea8:	ldrh	r1, [r1, #32]
   5beac:	ldrh	r2, [r2, #32]
   5beb0:	cmp	r2, r1
   5beb4:	bne	5a678 <fputs@plt+0x492c4>
   5beb8:	sxth	r0, r0
   5bebc:	cmp	r0, #1
   5bec0:	str	r0, [sp, #76]	; 0x4c
   5bec4:	blt	5bfd4 <fputs@plt+0x4ac20>
   5bec8:	ldr	r0, [sp, #112]	; 0x70
   5becc:	ldr	r0, [r0, #4]
   5bed0:	str	r0, [sp, #84]	; 0x54
   5bed4:	ldr	r0, [sp, #120]	; 0x78
   5bed8:	ldr	r0, [r0, #4]
   5bedc:	str	r0, [sp, #80]	; 0x50
   5bee0:	mov	r0, #0
   5bee4:	str	r0, [sp, #104]	; 0x68
   5bee8:	ldr	r0, [sp, #84]	; 0x54
   5beec:	ldr	r2, [sp, #104]	; 0x68
   5bef0:	ldr	r1, [sp, #80]	; 0x50
   5bef4:	ldr	r7, [fp, #-104]	; 0xffffff98
   5bef8:	ldr	r9, [fp, #-108]	; 0xffffff94
   5befc:	add	r4, r1, r2, lsl #4
   5bf00:	add	r0, r0, r2, lsl #4
   5bf04:	mov	sl, r0
   5bf08:	ldrb	r0, [r0, #13]
   5bf0c:	ldrb	r1, [r4, #13]
   5bf10:	cmp	r1, r0
   5bf14:	bne	5a678 <fputs@plt+0x492c4>
   5bf18:	ldr	r0, [r4, #8]
   5bf1c:	ldr	r1, [sl, #8]
   5bf20:	cmp	r0, #0
   5bf24:	beq	5bf44 <fputs@plt+0x4ab90>
   5bf28:	ldr	r7, [fp, #-104]	; 0xffffff98
   5bf2c:	ldr	r9, [fp, #-108]	; 0xffffff94
   5bf30:	cmp	r1, #0
   5bf34:	beq	5a678 <fputs@plt+0x492c4>
   5bf38:	bl	15fac <fputs@plt+0x4bf8>
   5bf3c:	mov	r1, r0
   5bf40:	b	5bf4c <fputs@plt+0x4ab98>
   5bf44:	cmp	r1, #0
   5bf48:	mvnne	r1, #0
   5bf4c:	ldr	r7, [fp, #-104]	; 0xffffff98
   5bf50:	ldr	r9, [fp, #-108]	; 0xffffff94
   5bf54:	cmp	r1, #0
   5bf58:	bne	5a678 <fputs@plt+0x492c4>
   5bf5c:	ldrb	r0, [r4, #12]
   5bf60:	cmp	r0, #0
   5bf64:	beq	5bf74 <fputs@plt+0x4abc0>
   5bf68:	ldrb	r0, [sl, #12]
   5bf6c:	cmp	r0, #0
   5bf70:	beq	5a678 <fputs@plt+0x492c4>
   5bf74:	ldr	r0, [sp, #104]	; 0x68
   5bf78:	cmp	r0, #0
   5bf7c:	beq	5bfbc <fputs@plt+0x4ac08>
   5bf80:	ldr	r0, [sl, #4]
   5bf84:	ldr	r2, [r4, #4]
   5bf88:	clz	r1, r0
   5bf8c:	clz	r3, r2
   5bf90:	lsr	r1, r1, #5
   5bf94:	lsr	r3, r3, #5
   5bf98:	teq	r3, r1
   5bf9c:	bne	5a678 <fputs@plt+0x492c4>
   5bfa0:	cmp	r2, #0
   5bfa4:	beq	5bfbc <fputs@plt+0x4ac08>
   5bfa8:	ldr	r1, [r0, #8]
   5bfac:	ldr	r0, [r2, #8]
   5bfb0:	bl	11390 <strcmp@plt>
   5bfb4:	cmp	r0, #0
   5bfb8:	bne	5a678 <fputs@plt+0x492c4>
   5bfbc:	ldr	r1, [sp, #104]	; 0x68
   5bfc0:	ldr	r0, [sp, #76]	; 0x4c
   5bfc4:	add	r1, r1, #1
   5bfc8:	cmp	r1, r0
   5bfcc:	str	r1, [sp, #104]	; 0x68
   5bfd0:	blt	5bee8 <fputs@plt+0x4ab34>
   5bfd4:	ldr	r0, [sp, #120]	; 0x78
   5bfd8:	ldr	r4, [r0, #8]
   5bfdc:	cmp	r4, #0
   5bfe0:	beq	5c064 <fputs@plt+0x4acb0>
   5bfe4:	ldr	r0, [sp, #112]	; 0x70
   5bfe8:	ldr	r7, [fp, #-104]	; 0xffffff98
   5bfec:	ldr	r9, [fp, #-108]	; 0xffffff94
   5bff0:	ldr	r0, [r0, #8]
   5bff4:	cmp	r0, #0
   5bff8:	str	r0, [sp, #104]	; 0x68
   5bffc:	beq	5a678 <fputs@plt+0x492c4>
   5c000:	ldr	r7, [fp, #-104]	; 0xffffff98
   5c004:	ldr	r9, [fp, #-108]	; 0xffffff94
   5c008:	mov	r0, #0
   5c00c:	str	r0, [sp, #76]	; 0x4c
   5c010:	ldrb	r0, [r4, #54]	; 0x36
   5c014:	ldr	sl, [sp, #104]	; 0x68
   5c018:	cmp	r0, #0
   5c01c:	ldr	r0, [sp, #76]	; 0x4c
   5c020:	movne	r0, #1
   5c024:	str	r0, [sp, #76]	; 0x4c
   5c028:	mov	r0, r4
   5c02c:	mov	r1, sl
   5c030:	bl	80b94 <fputs@plt+0x6f7e0>
   5c034:	cmp	r0, #0
   5c038:	bne	5c054 <fputs@plt+0x4aca0>
   5c03c:	mov	r0, sl
   5c040:	ldr	r0, [sl, #20]
   5c044:	mov	sl, r0
   5c048:	cmp	r0, #0
   5c04c:	bne	5c028 <fputs@plt+0x4ac74>
   5c050:	b	5a678 <fputs@plt+0x492c4>
   5c054:	ldr	r4, [r4, #20]
   5c058:	cmp	r4, #0
   5c05c:	bne	5c010 <fputs@plt+0x4ac5c>
   5c060:	b	5c06c <fputs@plt+0x4acb8>
   5c064:	mov	r0, #0
   5c068:	str	r0, [sp, #76]	; 0x4c
   5c06c:	ldr	r0, [sp, #120]	; 0x78
   5c070:	ldr	r7, [fp, #-104]	; 0xffffff98
   5c074:	ldr	r9, [fp, #-108]	; 0xffffff94
   5c078:	ldr	r1, [r0, #24]
   5c07c:	cmp	r1, #0
   5c080:	beq	5c09c <fputs@plt+0x4ace8>
   5c084:	ldr	r0, [sp, #112]	; 0x70
   5c088:	mvn	r2, #0
   5c08c:	ldr	r0, [r0, #24]
   5c090:	bl	650cc <fputs@plt+0x53d18>
   5c094:	cmp	r0, #0
   5c098:	bne	5a678 <fputs@plt+0x492c4>
   5c09c:	ldr	r0, [r6, #24]
   5c0a0:	tst	r0, #524288	; 0x80000
   5c0a4:	bne	5c0bc <fputs@plt+0x4ad08>
   5c0a8:	ldr	r7, [fp, #-104]	; 0xffffff98
   5c0ac:	ldr	r9, [fp, #-108]	; 0xffffff94
   5c0b0:	tst	r0, #128	; 0x80
   5c0b4:	bne	5a678 <fputs@plt+0x492c4>
   5c0b8:	b	5c0dc <fputs@plt+0x4ad28>
   5c0bc:	ldr	r7, [fp, #-104]	; 0xffffff98
   5c0c0:	ldr	r9, [fp, #-108]	; 0xffffff94
   5c0c4:	tst	r0, #128	; 0x80
   5c0c8:	bne	5a678 <fputs@plt+0x492c4>
   5c0cc:	ldr	r0, [sp, #120]	; 0x78
   5c0d0:	ldr	r0, [r0, #16]
   5c0d4:	cmp	r0, #0
   5c0d8:	bne	5a678 <fputs@plt+0x492c4>
   5c0dc:	ldr	r0, [sp, #112]	; 0x70
   5c0e0:	ldr	r0, [r0, #64]	; 0x40
   5c0e4:	cmp	r0, #0
   5c0e8:	beq	5c140 <fputs@plt+0x4ad8c>
   5c0ec:	ldr	r1, [r6, #20]
   5c0f0:	cmp	r1, #1
   5c0f4:	blt	5c138 <fputs@plt+0x4ad84>
   5c0f8:	ldr	r2, [r6, #16]
   5c0fc:	mov	r3, #0
   5c100:	str	r3, [fp, #-112]	; 0xffffff90
   5c104:	add	r2, r2, #12
   5c108:	ldr	r3, [fp, #-112]	; 0xffffff90
   5c10c:	ldr	r3, [r2, r3, lsl #4]
   5c110:	cmp	r3, r0
   5c114:	beq	5c140 <fputs@plt+0x4ad8c>
   5c118:	ldr	r3, [fp, #-112]	; 0xffffff90
   5c11c:	mov	r5, r3
   5c120:	add	r5, r3, #1
   5c124:	cmp	r5, r1
   5c128:	mov	r3, r5
   5c12c:	str	r5, [fp, #-112]	; 0xffffff90
   5c130:	blt	5c108 <fputs@plt+0x4ad54>
   5c134:	b	5c140 <fputs@plt+0x4ad8c>
   5c138:	mov	r0, #0
   5c13c:	str	r0, [fp, #-112]	; 0xffffff90
   5c140:	ldr	r4, [fp, #-104]	; 0xffffff98
   5c144:	mov	r0, r4
   5c148:	bl	60898 <fputs@plt+0x4f4e4>
   5c14c:	ldr	r1, [fp, #-112]	; 0xffffff90
   5c150:	str	r0, [sp, #104]	; 0x68
   5c154:	mov	r0, r4
   5c158:	bl	66394 <fputs@plt+0x54fe0>
   5c15c:	ldr	r5, [r4, #72]	; 0x48
   5c160:	ldr	r1, [fp, #-120]	; 0xffffff88
   5c164:	ldr	r2, [sp, #120]	; 0x78
   5c168:	add	r0, r5, #2
   5c16c:	str	r0, [r4, #72]	; 0x48
   5c170:	mov	r0, r4
   5c174:	bl	80af8 <fputs@plt+0x6f744>
   5c178:	mov	r9, r0
   5c17c:	add	r0, r5, #1
   5c180:	str	r5, [sp, #84]	; 0x54
   5c184:	str	r0, [sp, #80]	; 0x50
   5c188:	ldrb	r0, [r4, #19]
   5c18c:	cmp	r0, #0
   5c190:	beq	5c1d8 <fputs@plt+0x4ae24>
   5c194:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c198:	sub	r1, r0, #1
   5c19c:	strb	r1, [r2, #19]
   5c1a0:	uxtb	r1, r1
   5c1a4:	add	r2, r2, r1, lsl #2
   5c1a8:	cmp	r1, #0
   5c1ac:	ldr	r2, [r2, #28]
   5c1b0:	str	r2, [sp, #72]	; 0x48
   5c1b4:	beq	5c1ec <fputs@plt+0x4ae38>
   5c1b8:	ldr	r1, [fp, #-104]	; 0xffffff98
   5c1bc:	sub	r0, r0, #2
   5c1c0:	strb	r0, [r1, #19]
   5c1c4:	uxtb	r0, r0
   5c1c8:	add	r0, r1, r0, lsl #2
   5c1cc:	ldr	r0, [r0, #28]
   5c1d0:	str	r0, [sp, #60]	; 0x3c
   5c1d4:	b	5c200 <fputs@plt+0x4ae4c>
   5c1d8:	ldr	r1, [fp, #-104]	; 0xffffff98
   5c1dc:	ldr	r0, [r1, #76]	; 0x4c
   5c1e0:	add	r0, r0, #1
   5c1e4:	str	r0, [sp, #72]	; 0x48
   5c1e8:	str	r0, [r1, #76]	; 0x4c
   5c1ec:	ldr	r1, [fp, #-104]	; 0xffffff98
   5c1f0:	ldr	r0, [r1, #76]	; 0x4c
   5c1f4:	add	r0, r0, #1
   5c1f8:	str	r0, [sp, #60]	; 0x3c
   5c1fc:	str	r0, [r1, #76]	; 0x4c
   5c200:	mov	r0, #55	; 0x37
   5c204:	ldr	r1, [sp, #80]	; 0x50
   5c208:	ldr	r2, [fp, #-120]	; 0xffffff88
   5c20c:	ldr	r3, [sp, #120]	; 0x78
   5c210:	str	r0, [sp]
   5c214:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c218:	bl	60a24 <fputs@plt+0x4f670>
   5c21c:	ldrb	r0, [r6, #27]
   5c220:	mov	r1, #0
   5c224:	str	r1, [sp, #56]	; 0x38
   5c228:	tst	r0, #8
   5c22c:	bne	5c304 <fputs@plt+0x4af50>
   5c230:	ldr	r0, [sp, #120]	; 0x78
   5c234:	ldrsh	r0, [r0, #32]
   5c238:	cmn	r0, #1
   5c23c:	ble	5c254 <fputs@plt+0x4aea0>
   5c240:	sub	r0, r8, #1
   5c244:	cmp	r0, #1
   5c248:	bhi	5c27c <fputs@plt+0x4aec8>
   5c24c:	ldr	r0, [sp, #76]	; 0x4c
   5c250:	b	5c274 <fputs@plt+0x4aec0>
   5c254:	sub	r0, r8, #1
   5c258:	cmp	r0, #1
   5c25c:	bhi	5c27c <fputs@plt+0x4aec8>
   5c260:	ldr	r0, [sp, #76]	; 0x4c
   5c264:	cmp	r0, #0
   5c268:	bne	5c27c <fputs@plt+0x4aec8>
   5c26c:	ldr	r0, [sp, #120]	; 0x78
   5c270:	ldr	r0, [r0, #8]
   5c274:	cmp	r0, #0
   5c278:	beq	5c304 <fputs@plt+0x4af50>
   5c27c:	ldr	r5, [sp, #104]	; 0x68
   5c280:	ldr	r2, [sp, #80]	; 0x50
   5c284:	mov	r4, #0
   5c288:	mov	r1, #108	; 0x6c
   5c28c:	mov	r3, #0
   5c290:	str	r4, [sp]
   5c294:	mov	r0, r5
   5c298:	bl	4a1bc <fputs@plt+0x38e08>
   5c29c:	mov	r7, r0
   5c2a0:	mov	r0, r5
   5c2a4:	mov	r1, #13
   5c2a8:	mov	r2, #0
   5c2ac:	mov	r3, #0
   5c2b0:	str	r4, [sp]
   5c2b4:	bl	4a1bc <fputs@plt+0x38e08>
   5c2b8:	str	r0, [sp, #56]	; 0x38
   5c2bc:	ldr	r0, [r5, #32]
   5c2c0:	ldr	r2, [r5, #24]
   5c2c4:	sub	r1, r0, #1
   5c2c8:	str	r1, [r2, #96]	; 0x60
   5c2cc:	ldr	r2, [r5]
   5c2d0:	ldrb	r2, [r2, #69]	; 0x45
   5c2d4:	cmp	r2, #0
   5c2d8:	beq	5c2e8 <fputs@plt+0x4af34>
   5c2dc:	movw	r1, #35320	; 0x89f8
   5c2e0:	movt	r1, #10
   5c2e4:	b	5c300 <fputs@plt+0x4af4c>
   5c2e8:	ldr	r2, [sp, #104]	; 0x68
   5c2ec:	cmp	r7, #0
   5c2f0:	movge	r1, r7
   5c2f4:	add	r1, r1, r1, lsl #2
   5c2f8:	ldr	r2, [r2, #4]
   5c2fc:	add	r1, r2, r1, lsl #2
   5c300:	str	r0, [r1, #8]
   5c304:	ldr	r0, [sp, #112]	; 0x70
   5c308:	ldrb	r0, [r0, #42]	; 0x2a
   5c30c:	tst	r0, #32
   5c310:	bne	5c3e0 <fputs@plt+0x4b02c>
   5c314:	mov	r0, #54	; 0x36
   5c318:	ldr	r5, [sp, #84]	; 0x54
   5c31c:	ldr	r2, [fp, #-112]	; 0xffffff90
   5c320:	ldr	r3, [sp, #112]	; 0x70
   5c324:	str	r0, [sp]
   5c328:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c32c:	mov	r1, r5
   5c330:	bl	60a24 <fputs@plt+0x4f670>
   5c334:	ldr	r0, [sp, #104]	; 0x68
   5c338:	mov	r4, #0
   5c33c:	mov	r1, #108	; 0x6c
   5c340:	mov	r2, r5
   5c344:	mov	r3, #0
   5c348:	str	r4, [sp]
   5c34c:	bl	4a1bc <fputs@plt+0x38e08>
   5c350:	str	r0, [sp, #52]	; 0x34
   5c354:	ldr	r0, [sp, #120]	; 0x78
   5c358:	ldrsh	r0, [r0, #32]
   5c35c:	cmp	r0, #0
   5c360:	blt	5c430 <fputs@plt+0x4b07c>
   5c364:	str	r4, [sp]
   5c368:	ldr	r4, [sp, #104]	; 0x68
   5c36c:	ldr	r5, [sp, #60]	; 0x3c
   5c370:	ldr	r2, [sp, #84]	; 0x54
   5c374:	mov	r1, #103	; 0x67
   5c378:	mov	r0, r4
   5c37c:	mov	r3, r5
   5c380:	bl	4a1bc <fputs@plt+0x38e08>
   5c384:	ldr	r2, [sp, #80]	; 0x50
   5c388:	mov	sl, r0
   5c38c:	mov	r0, r4
   5c390:	mov	r1, #70	; 0x46
   5c394:	mov	r3, #0
   5c398:	str	r5, [sp]
   5c39c:	bl	4a1bc <fputs@plt+0x38e08>
   5c3a0:	mov	r5, r0
   5c3a4:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c3a8:	ldr	r2, [sp, #120]	; 0x78
   5c3ac:	mov	r1, r8
   5c3b0:	bl	80a2c <fputs@plt+0x6f678>
   5c3b4:	ldr	r0, [r4, #32]
   5c3b8:	ldr	r2, [r4, #24]
   5c3bc:	sub	r1, r0, #1
   5c3c0:	str	r1, [r2, #96]	; 0x60
   5c3c4:	ldr	r2, [r4]
   5c3c8:	ldrb	r2, [r2, #69]	; 0x45
   5c3cc:	cmp	r2, #0
   5c3d0:	beq	5c450 <fputs@plt+0x4b09c>
   5c3d4:	movw	r1, #35320	; 0x89f8
   5c3d8:	movt	r1, #10
   5c3dc:	b	5c468 <fputs@plt+0x4b0b4>
   5c3e0:	ldr	r1, [sp, #120]	; 0x78
   5c3e4:	ldr	r4, [fp, #-104]	; 0xffffff98
   5c3e8:	mov	r3, #1
   5c3ec:	ldr	r0, [r1]
   5c3f0:	ldr	r2, [r1, #28]
   5c3f4:	ldr	r1, [fp, #-120]	; 0xffffff88
   5c3f8:	str	r0, [sp]
   5c3fc:	mov	r0, r4
   5c400:	bl	60b20 <fputs@plt+0x4f76c>
   5c404:	ldr	r1, [sp, #112]	; 0x70
   5c408:	mov	r3, #0
   5c40c:	ldr	r0, [r1]
   5c410:	ldr	r2, [r1, #28]
   5c414:	ldr	r1, [fp, #-112]	; 0xffffff90
   5c418:	str	r0, [sp]
   5c41c:	mov	r0, #0
   5c420:	str	r0, [sp, #52]	; 0x34
   5c424:	mov	r0, r4
   5c428:	bl	60b20 <fputs@plt+0x4f76c>
   5c42c:	b	5c590 <fputs@plt+0x4b1dc>
   5c430:	ldr	r0, [sp, #120]	; 0x78
   5c434:	ldr	r0, [r0, #8]
   5c438:	cmp	r0, #0
   5c43c:	beq	5c498 <fputs@plt+0x4b0e4>
   5c440:	mov	r0, #0
   5c444:	ldr	r2, [sp, #84]	; 0x54
   5c448:	mov	r1, #103	; 0x67
   5c44c:	b	5c4a4 <fputs@plt+0x4b0f0>
   5c450:	ldr	r2, [sp, #104]	; 0x68
   5c454:	cmp	r5, #0
   5c458:	movge	r1, r5
   5c45c:	add	r1, r1, r1, lsl #2
   5c460:	ldr	r2, [r2, #4]
   5c464:	add	r1, r2, r1, lsl #2
   5c468:	cmp	r9, #1
   5c46c:	str	r0, [r1, #8]
   5c470:	blt	5c4b8 <fputs@plt+0x4b104>
   5c474:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c478:	ldr	r3, [sp, #60]	; 0x3c
   5c47c:	mov	r1, #0
   5c480:	mov	r2, r9
   5c484:	ldr	r0, [r0, #8]
   5c488:	str	r1, [sp]
   5c48c:	mov	r1, #137	; 0x89
   5c490:	bl	4a1bc <fputs@plt+0x38e08>
   5c494:	b	5c4b8 <fputs@plt+0x4b104>
   5c498:	mov	r0, #0
   5c49c:	ldr	r2, [sp, #80]	; 0x50
   5c4a0:	mov	r1, #74	; 0x4a
   5c4a4:	str	r0, [sp]
   5c4a8:	ldr	r0, [sp, #104]	; 0x68
   5c4ac:	ldr	r3, [sp, #60]	; 0x3c
   5c4b0:	bl	4a1bc <fputs@plt+0x38e08>
   5c4b4:	mov	sl, r0
   5c4b8:	ldr	r5, [sp, #104]	; 0x68
   5c4bc:	ldr	r4, [sp, #72]	; 0x48
   5c4c0:	ldr	r2, [sp, #84]	; 0x54
   5c4c4:	mov	r7, #0
   5c4c8:	mov	r1, #102	; 0x66
   5c4cc:	str	r7, [sp]
   5c4d0:	mov	r0, r5
   5c4d4:	mov	r3, r4
   5c4d8:	bl	4a1bc <fputs@plt+0x38e08>
   5c4dc:	ldr	r0, [sp, #120]	; 0x78
   5c4e0:	ldr	r2, [sp, #80]	; 0x50
   5c4e4:	mov	r1, #75	; 0x4b
   5c4e8:	mov	r3, r4
   5c4ec:	ldr	r8, [r0]
   5c4f0:	ldr	r0, [sp, #60]	; 0x3c
   5c4f4:	str	r0, [sp]
   5c4f8:	mov	r0, r5
   5c4fc:	bl	4a1bc <fputs@plt+0x38e08>
   5c500:	mov	r1, r0
   5c504:	mov	r0, r5
   5c508:	mov	r2, r8
   5c50c:	mov	r3, #0
   5c510:	bl	1d530 <fputs@plt+0xc17c>
   5c514:	ldr	r0, [r5]
   5c518:	ldrb	r0, [r0, #69]	; 0x45
   5c51c:	cmp	r0, #0
   5c520:	bne	5c540 <fputs@plt+0x4b18c>
   5c524:	ldr	r1, [sp, #104]	; 0x68
   5c528:	ldr	r0, [r1, #4]
   5c52c:	ldr	r1, [r1, #32]
   5c530:	add	r1, r1, r1, lsl #2
   5c534:	add	r0, r0, r1, lsl #2
   5c538:	mov	r1, #11
   5c53c:	strb	r1, [r0, #-17]	; 0xffffffef
   5c540:	ldr	r5, [sp, #104]	; 0x68
   5c544:	ldr	r4, [sp, #84]	; 0x54
   5c548:	mov	r1, #7
   5c54c:	mov	r3, sl
   5c550:	str	r7, [sp]
   5c554:	mov	r0, r5
   5c558:	mov	r2, r4
   5c55c:	bl	4a1bc <fputs@plt+0x38e08>
   5c560:	mov	r0, r5
   5c564:	mov	r1, #61	; 0x3d
   5c568:	mov	r2, r4
   5c56c:	mov	r3, #0
   5c570:	str	r7, [sp]
   5c574:	bl	4a1bc <fputs@plt+0x38e08>
   5c578:	ldr	r2, [sp, #80]	; 0x50
   5c57c:	mov	r0, r5
   5c580:	mov	r1, #61	; 0x3d
   5c584:	mov	r3, #0
   5c588:	str	r7, [sp]
   5c58c:	bl	4a1bc <fputs@plt+0x38e08>
   5c590:	ldr	r0, [sp, #120]	; 0x78
   5c594:	ldr	r9, [r0, #8]
   5c598:	cmp	r9, #0
   5c59c:	beq	5c878 <fputs@plt+0x4b4c4>
   5c5a0:	ldr	r0, [sp, #112]	; 0x70
   5c5a4:	add	r0, r0, #8
   5c5a8:	str	r0, [sp, #64]	; 0x40
   5c5ac:	ldr	r1, [sp, #64]	; 0x40
   5c5b0:	ldr	r8, [r1]
   5c5b4:	mov	r0, r9
   5c5b8:	mov	r1, r8
   5c5bc:	bl	80b94 <fputs@plt+0x6f7e0>
   5c5c0:	add	r1, r8, #20
   5c5c4:	cmp	r0, #0
   5c5c8:	beq	5c5b0 <fputs@plt+0x4b1fc>
   5c5cc:	ldr	r0, [fp, #-112]	; 0xffffff90
   5c5d0:	ldr	r5, [sp, #104]	; 0x68
   5c5d4:	ldr	r3, [r8, #44]	; 0x2c
   5c5d8:	ldr	r2, [sp, #84]	; 0x54
   5c5dc:	mov	r1, #54	; 0x36
   5c5e0:	str	r0, [sp]
   5c5e4:	mov	r0, r5
   5c5e8:	bl	4a1bc <fputs@plt+0x38e08>
   5c5ec:	ldr	r4, [fp, #-104]	; 0xffffff98
   5c5f0:	mov	r1, r8
   5c5f4:	ldr	r7, [r4, #8]
   5c5f8:	mov	r0, r4
   5c5fc:	bl	60c28 <fputs@plt+0x4f874>
   5c600:	mov	r2, r0
   5c604:	mov	r0, r7
   5c608:	mvn	r1, #0
   5c60c:	mvn	r3, #5
   5c610:	bl	1d530 <fputs@plt+0xc17c>
   5c614:	ldr	r0, [fp, #-120]	; 0xffffff88
   5c618:	ldr	r3, [r9, #44]	; 0x2c
   5c61c:	ldr	r2, [sp, #80]	; 0x50
   5c620:	mov	r1, #55	; 0x37
   5c624:	str	r0, [sp]
   5c628:	mov	r0, r5
   5c62c:	bl	4a1bc <fputs@plt+0x38e08>
   5c630:	ldr	r7, [r4, #8]
   5c634:	mov	r0, r4
   5c638:	mov	r1, r9
   5c63c:	bl	60c28 <fputs@plt+0x4f874>
   5c640:	mov	r2, r0
   5c644:	mov	r0, r7
   5c648:	mvn	r1, #0
   5c64c:	mvn	r3, #5
   5c650:	bl	1d530 <fputs@plt+0xc17c>
   5c654:	ldr	r0, [r5]
   5c658:	ldrb	r0, [r0, #69]	; 0x45
   5c65c:	cmp	r0, #0
   5c660:	bne	5c680 <fputs@plt+0x4b2cc>
   5c664:	ldr	r1, [sp, #104]	; 0x68
   5c668:	ldr	r0, [r1, #4]
   5c66c:	ldr	r1, [r1, #32]
   5c670:	add	r1, r1, r1, lsl #2
   5c674:	add	r0, r0, r1, lsl #2
   5c678:	mov	r1, #1
   5c67c:	strb	r1, [r0, #-17]	; 0xffffffef
   5c680:	ldr	r4, [sp, #104]	; 0x68
   5c684:	ldr	r5, [sp, #84]	; 0x54
   5c688:	mov	r7, #0
   5c68c:	mov	r1, #108	; 0x6c
   5c690:	mov	r3, #0
   5c694:	str	r7, [sp]
   5c698:	mov	r0, r4
   5c69c:	mov	r2, r5
   5c6a0:	bl	4a1bc <fputs@plt+0x38e08>
   5c6a4:	ldr	r3, [sp, #72]	; 0x48
   5c6a8:	str	r0, [sp, #68]	; 0x44
   5c6ac:	mov	r0, #0
   5c6b0:	mov	r1, #101	; 0x65
   5c6b4:	mov	r2, r5
   5c6b8:	str	r7, [sp]
   5c6bc:	str	r0, [sp, #76]	; 0x4c
   5c6c0:	mov	r0, r4
   5c6c4:	bl	4a1bc <fputs@plt+0x38e08>
   5c6c8:	ldrb	r0, [r6, #27]
   5c6cc:	tst	r0, #8
   5c6d0:	beq	5c74c <fputs@plt+0x4b398>
   5c6d4:	ldrh	r7, [r8, #52]	; 0x34
   5c6d8:	mov	r0, #0
   5c6dc:	mov	r5, #0
   5c6e0:	str	r0, [sp, #76]	; 0x4c
   5c6e4:	cmp	r7, #0
   5c6e8:	beq	5c720 <fputs@plt+0x4b36c>
   5c6ec:	ldr	r4, [r8, #32]
   5c6f0:	mov	r5, #0
   5c6f4:	ldr	r1, [r4, r5, lsl #2]
   5c6f8:	cmp	r1, #0
   5c6fc:	beq	5c720 <fputs@plt+0x4b36c>
   5c700:	movw	r0, #51248	; 0xc830
   5c704:	movt	r0, #8
   5c708:	bl	15fac <fputs@plt+0x4bf8>
   5c70c:	cmp	r0, #0
   5c710:	bne	5c720 <fputs@plt+0x4b36c>
   5c714:	add	r5, r5, #1
   5c718:	cmp	r5, r7
   5c71c:	bcc	5c6f4 <fputs@plt+0x4b340>
   5c720:	cmp	r5, r7
   5c724:	bne	5c74c <fputs@plt+0x4b398>
   5c728:	mvn	r0, #0
   5c72c:	ldr	r2, [sp, #80]	; 0x50
   5c730:	mov	r1, #105	; 0x69
   5c734:	mov	r3, #0
   5c738:	str	r0, [sp]
   5c73c:	ldr	r0, [sp, #104]	; 0x68
   5c740:	bl	4a1bc <fputs@plt+0x38e08>
   5c744:	mov	r0, #16
   5c748:	str	r0, [sp, #76]	; 0x4c
   5c74c:	ldr	r0, [sp, #112]	; 0x70
   5c750:	ldrb	r0, [r0, #42]	; 0x2a
   5c754:	tst	r0, #32
   5c758:	beq	5c77c <fputs@plt+0x4b3c8>
   5c75c:	ldrb	r0, [r9, #55]	; 0x37
   5c760:	ldr	r1, [sp, #76]	; 0x4c
   5c764:	and	r0, r0, #3
   5c768:	sub	r0, r0, #2
   5c76c:	clz	r0, r0
   5c770:	lsr	r0, r0, #5
   5c774:	orr	r1, r1, r0
   5c778:	str	r1, [sp, #76]	; 0x4c
   5c77c:	ldr	r4, [sp, #104]	; 0x68
   5c780:	ldr	r2, [sp, #80]	; 0x50
   5c784:	ldr	r3, [sp, #72]	; 0x48
   5c788:	mov	r0, #1
   5c78c:	mov	r1, #110	; 0x6e
   5c790:	str	r0, [sp]
   5c794:	mov	r0, r4
   5c798:	bl	4a1bc <fputs@plt+0x38e08>
   5c79c:	ldr	r0, [r4]
   5c7a0:	ldrb	r0, [r0, #69]	; 0x45
   5c7a4:	cmp	r0, #0
   5c7a8:	bne	5c7c8 <fputs@plt+0x4b414>
   5c7ac:	ldr	r1, [sp, #104]	; 0x68
   5c7b0:	ldr	r0, [r1, #4]
   5c7b4:	ldr	r1, [r1, #32]
   5c7b8:	add	r1, r1, r1, lsl #2
   5c7bc:	add	r0, r0, r1, lsl #2
   5c7c0:	ldr	r1, [sp, #76]	; 0x4c
   5c7c4:	strb	r1, [r0, #-17]	; 0xffffffef
   5c7c8:	mov	r0, #0
   5c7cc:	ldr	r4, [sp, #104]	; 0x68
   5c7d0:	ldr	r2, [sp, #84]	; 0x54
   5c7d4:	mov	r1, #7
   5c7d8:	str	r0, [sp]
   5c7dc:	ldr	r0, [sp, #68]	; 0x44
   5c7e0:	add	r3, r0, #1
   5c7e4:	mov	r0, r4
   5c7e8:	bl	4a1bc <fputs@plt+0x38e08>
   5c7ec:	ldr	r0, [r4, #32]
   5c7f0:	ldr	r2, [r4, #24]
   5c7f4:	sub	r1, r0, #1
   5c7f8:	str	r1, [r2, #96]	; 0x60
   5c7fc:	ldr	r2, [r4]
   5c800:	ldrb	r2, [r2, #69]	; 0x45
   5c804:	cmp	r2, #0
   5c808:	movw	r2, #35320	; 0x89f8
   5c80c:	movt	r2, #10
   5c810:	bne	5c830 <fputs@plt+0x4b47c>
   5c814:	ldr	r2, [sp, #68]	; 0x44
   5c818:	cmp	r2, #0
   5c81c:	movge	r1, r2
   5c820:	ldr	r2, [sp, #104]	; 0x68
   5c824:	add	r1, r1, r1, lsl #2
   5c828:	ldr	r2, [r2, #4]
   5c82c:	add	r2, r2, r1, lsl #2
   5c830:	ldr	r4, [sp, #104]	; 0x68
   5c834:	str	r0, [r2, #8]
   5c838:	ldr	r2, [sp, #84]	; 0x54
   5c83c:	mov	r5, #0
   5c840:	mov	r1, #61	; 0x3d
   5c844:	mov	r3, #0
   5c848:	str	r5, [sp]
   5c84c:	mov	r0, r4
   5c850:	bl	4a1bc <fputs@plt+0x38e08>
   5c854:	ldr	r2, [sp, #80]	; 0x50
   5c858:	mov	r0, r4
   5c85c:	mov	r1, #61	; 0x3d
   5c860:	mov	r3, #0
   5c864:	str	r5, [sp]
   5c868:	bl	4a1bc <fputs@plt+0x38e08>
   5c86c:	ldr	r9, [r9, #20]
   5c870:	cmp	r9, #0
   5c874:	bne	5c5ac <fputs@plt+0x4b1f8>
   5c878:	ldr	r0, [sp, #52]	; 0x34
   5c87c:	cmp	r0, #0
   5c880:	beq	5c8d4 <fputs@plt+0x4b520>
   5c884:	ldr	r3, [sp, #104]	; 0x68
   5c888:	ldr	r0, [r3, #32]
   5c88c:	ldr	r2, [r3, #24]
   5c890:	sub	r1, r0, #1
   5c894:	str	r1, [r2, #96]	; 0x60
   5c898:	ldr	r2, [r3]
   5c89c:	ldrb	r2, [r2, #69]	; 0x45
   5c8a0:	cmp	r2, #0
   5c8a4:	beq	5c8b4 <fputs@plt+0x4b500>
   5c8a8:	movw	r1, #35320	; 0x89f8
   5c8ac:	movt	r1, #10
   5c8b0:	b	5c8d0 <fputs@plt+0x4b51c>
   5c8b4:	ldr	r2, [sp, #52]	; 0x34
   5c8b8:	cmp	r2, #0
   5c8bc:	movge	r1, r2
   5c8c0:	ldr	r2, [sp, #104]	; 0x68
   5c8c4:	add	r1, r1, r1, lsl #2
   5c8c8:	ldr	r2, [r2, #4]
   5c8cc:	add	r1, r2, r1, lsl #2
   5c8d0:	str	r0, [r1, #8]
   5c8d4:	ldr	r0, [sp, #60]	; 0x3c
   5c8d8:	cmp	r0, #0
   5c8dc:	beq	5c940 <fputs@plt+0x4b58c>
   5c8e0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c8e4:	ldrb	r0, [r0, #19]
   5c8e8:	cmp	r0, #7
   5c8ec:	bhi	5c940 <fputs@plt+0x4b58c>
   5c8f0:	ldr	r1, [fp, #-104]	; 0xffffff98
   5c8f4:	ldr	r6, [sp, #60]	; 0x3c
   5c8f8:	mov	r2, #0
   5c8fc:	add	r1, r1, #130	; 0x82
   5c900:	ldr	r3, [r1, #6]
   5c904:	cmp	r3, r6
   5c908:	beq	5c938 <fputs@plt+0x4b584>
   5c90c:	add	r2, r2, #1
   5c910:	add	r1, r1, #20
   5c914:	cmp	r2, #10
   5c918:	bcc	5c900 <fputs@plt+0x4b54c>
   5c91c:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c920:	add	r1, r0, #1
   5c924:	strb	r1, [r2, #19]
   5c928:	ldr	r1, [sp, #60]	; 0x3c
   5c92c:	add	r0, r2, r0, lsl #2
   5c930:	str	r1, [r0, #28]
   5c934:	b	5c940 <fputs@plt+0x4b58c>
   5c938:	mov	r0, #1
   5c93c:	strb	r0, [r1]
   5c940:	ldr	r0, [sp, #72]	; 0x48
   5c944:	cmp	r0, #0
   5c948:	beq	5c9ac <fputs@plt+0x4b5f8>
   5c94c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c950:	ldrb	r0, [r0, #19]
   5c954:	cmp	r0, #7
   5c958:	bhi	5c9ac <fputs@plt+0x4b5f8>
   5c95c:	ldr	r1, [fp, #-104]	; 0xffffff98
   5c960:	ldr	r6, [sp, #72]	; 0x48
   5c964:	mov	r2, #0
   5c968:	add	r1, r1, #130	; 0x82
   5c96c:	ldr	r3, [r1, #6]
   5c970:	cmp	r3, r6
   5c974:	beq	5c9a4 <fputs@plt+0x4b5f0>
   5c978:	add	r2, r2, #1
   5c97c:	add	r1, r1, #20
   5c980:	cmp	r2, #10
   5c984:	bcc	5c96c <fputs@plt+0x4b5b8>
   5c988:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c98c:	add	r1, r0, #1
   5c990:	strb	r1, [r2, #19]
   5c994:	ldr	r1, [sp, #72]	; 0x48
   5c998:	add	r0, r2, r0, lsl #2
   5c99c:	str	r1, [r0, #28]
   5c9a0:	b	5c9ac <fputs@plt+0x4b5f8>
   5c9a4:	mov	r0, #1
   5c9a8:	strb	r0, [r1]
   5c9ac:	ldr	r0, [sp, #56]	; 0x38
   5c9b0:	cmp	r0, #0
   5c9b4:	beq	5ca04 <fputs@plt+0x4b650>
   5c9b8:	ldr	r4, [sp, #104]	; 0x68
   5c9bc:	mov	r6, #0
   5c9c0:	mov	r1, #21
   5c9c4:	mov	r2, #0
   5c9c8:	mov	r3, #0
   5c9cc:	str	r6, [sp]
   5c9d0:	mov	r0, r4
   5c9d4:	bl	4a1bc <fputs@plt+0x38e08>
   5c9d8:	ldr	r0, [r4, #32]
   5c9dc:	ldr	r2, [r4, #24]
   5c9e0:	sub	r1, r0, #1
   5c9e4:	str	r1, [r2, #96]	; 0x60
   5c9e8:	ldr	r2, [r4]
   5c9ec:	ldrb	r2, [r2, #69]	; 0x45
   5c9f0:	cmp	r2, #0
   5c9f4:	beq	5ca18 <fputs@plt+0x4b664>
   5c9f8:	movw	r1, #35320	; 0x89f8
   5c9fc:	movt	r1, #10
   5ca00:	b	5ca34 <fputs@plt+0x4b680>
   5ca04:	mov	r0, #0
   5ca08:	str	r0, [sp, #44]	; 0x2c
   5ca0c:	mov	r0, #0
   5ca10:	str	r0, [sp, #60]	; 0x3c
   5ca14:	b	5ba30 <fputs@plt+0x4a67c>
   5ca18:	ldr	r2, [sp, #56]	; 0x38
   5ca1c:	cmp	r2, #0
   5ca20:	movge	r1, r2
   5ca24:	ldr	r2, [sp, #104]	; 0x68
   5ca28:	add	r1, r1, r1, lsl #2
   5ca2c:	ldr	r2, [r2, #4]
   5ca30:	add	r1, r2, r1, lsl #2
   5ca34:	str	r0, [r1, #8]
   5ca38:	ldr	r0, [sp, #104]	; 0x68
   5ca3c:	ldr	r2, [sp, #80]	; 0x50
   5ca40:	mov	r1, #61	; 0x3d
   5ca44:	mov	r3, #0
   5ca48:	str	r6, [sp]
   5ca4c:	bl	4a1bc <fputs@plt+0x38e08>
   5ca50:	ldr	r7, [fp, #-104]	; 0xffffff98
   5ca54:	ldr	r9, [fp, #-108]	; 0xffffff94
   5ca58:	b	5a678 <fputs@plt+0x492c4>
   5ca5c:	push	{r4, r5, r6, r7, fp, lr}
   5ca60:	add	fp, sp, #16
   5ca64:	sub	sp, sp, #8
   5ca68:	mov	r4, r2
   5ca6c:	mov	r6, r1
   5ca70:	mov	r5, r0
   5ca74:	cmp	r1, #0
   5ca78:	bne	5cabc <fputs@plt+0x4b708>
   5ca7c:	cmp	r5, #0
   5ca80:	beq	5ca98 <fputs@plt+0x4b6e4>
   5ca84:	mov	r0, r5
   5ca88:	mov	r2, #8
   5ca8c:	mov	r3, #0
   5ca90:	bl	238bc <fputs@plt+0x12508>
   5ca94:	b	5caa4 <fputs@plt+0x4b6f0>
   5ca98:	mov	r0, #8
   5ca9c:	mov	r1, #0
   5caa0:	bl	142d0 <fputs@plt+0x2f1c>
   5caa4:	mov	r6, r0
   5caa8:	cmp	r0, #0
   5caac:	beq	5cb08 <fputs@plt+0x4b754>
   5cab0:	mov	r0, #0
   5cab4:	str	r0, [r6, #4]
   5cab8:	str	r0, [r6]
   5cabc:	mov	r3, r6
   5cac0:	add	r0, sp, #4
   5cac4:	mov	r2, #8
   5cac8:	ldr	r1, [r3], #4
   5cacc:	str	r0, [sp]
   5cad0:	mov	r0, r5
   5cad4:	bl	7c13c <fputs@plt+0x6ad88>
   5cad8:	str	r0, [r6]
   5cadc:	mov	r0, r5
   5cae0:	ldr	r7, [sp, #4]
   5cae4:	cmn	r7, #1
   5cae8:	ble	5cb00 <fputs@plt+0x4b74c>
   5caec:	mov	r1, r4
   5caf0:	bl	669ec <fputs@plt+0x55638>
   5caf4:	ldr	r1, [r6]
   5caf8:	str	r0, [r1, r7, lsl #3]
   5cafc:	b	5cb0c <fputs@plt+0x4b758>
   5cb00:	mov	r1, r6
   5cb04:	bl	4832c <fputs@plt+0x36f78>
   5cb08:	mov	r6, #0
   5cb0c:	mov	r0, r6
   5cb10:	sub	sp, fp, #16
   5cb14:	pop	{r4, r5, r6, r7, fp, pc}
   5cb18:	push	{r4, sl, fp, lr}
   5cb1c:	add	fp, sp, #8
   5cb20:	mov	r4, r1
   5cb24:	ldr	r1, [r2, #4]
   5cb28:	cmp	r1, #0
   5cb2c:	beq	5cb54 <fputs@plt+0x4b7a0>
   5cb30:	ldr	r0, [r0]
   5cb34:	mov	r1, #95	; 0x5f
   5cb38:	bl	6704c <fputs@plt+0x55c98>
   5cb3c:	cmp	r0, #0
   5cb40:	strne	r4, [r0, #12]
   5cb44:	ldrne	r1, [r0, #4]
   5cb48:	orrne	r1, r1, #4352	; 0x1100
   5cb4c:	strne	r1, [r0, #4]
   5cb50:	popne	{r4, sl, fp, pc}
   5cb54:	mov	r0, r4
   5cb58:	pop	{r4, sl, fp, pc}
   5cb5c:	push	{r4, r5, r6, r7, fp, lr}
   5cb60:	add	fp, sp, #16
   5cb64:	ldr	r7, [r0]
   5cb68:	mov	r4, r1
   5cb6c:	mov	r6, r0
   5cb70:	mov	r1, #151	; 0x97
   5cb74:	mov	r3, #1
   5cb78:	mov	r0, r7
   5cb7c:	bl	6704c <fputs@plt+0x55c98>
   5cb80:	mov	r5, r0
   5cb84:	cmp	r0, #0
   5cb88:	beq	5cba0 <fputs@plt+0x4b7ec>
   5cb8c:	mov	r0, r6
   5cb90:	mov	r1, r5
   5cb94:	str	r4, [r5, #20]
   5cb98:	bl	5cbb4 <fputs@plt+0x4b800>
   5cb9c:	b	5cbac <fputs@plt+0x4b7f8>
   5cba0:	mov	r0, r7
   5cba4:	mov	r1, r4
   5cba8:	bl	480a8 <fputs@plt+0x36cf4>
   5cbac:	mov	r0, r5
   5cbb0:	pop	{r4, r5, r6, r7, fp, pc}
   5cbb4:	push	{r4, r5, fp, lr}
   5cbb8:	add	fp, sp, #8
   5cbbc:	mov	r4, r0
   5cbc0:	ldr	r0, [r0, #68]	; 0x44
   5cbc4:	cmp	r0, #0
   5cbc8:	popne	{r4, r5, fp, pc}
   5cbcc:	mov	r0, r1
   5cbd0:	mov	r5, r1
   5cbd4:	bl	6af94 <fputs@plt+0x59be0>
   5cbd8:	ldr	r0, [r4]
   5cbdc:	ldr	r2, [r0, #104]	; 0x68
   5cbe0:	ldr	r0, [r5, #24]
   5cbe4:	cmp	r2, r0
   5cbe8:	bge	5cc00 <fputs@plt+0x4b84c>
   5cbec:	movw	r1, #5099	; 0x13eb
   5cbf0:	mov	r0, r4
   5cbf4:	movt	r1, #9
   5cbf8:	pop	{r4, r5, fp, lr}
   5cbfc:	b	1d2fc <fputs@plt+0xbf48>
   5cc00:	pop	{r4, r5, fp, pc}
   5cc04:	push	{r4, r5, r6, r7, fp, lr}
   5cc08:	add	fp, sp, #16
   5cc0c:	mov	r4, r2
   5cc10:	mov	r2, #0
   5cc14:	mov	r7, r3
   5cc18:	mov	r5, r0
   5cc1c:	bl	57890 <fputs@plt+0x464dc>
   5cc20:	cmp	r7, #0
   5cc24:	mov	r6, r0
   5cc28:	ldreq	r0, [fp, #8]
   5cc2c:	cmneq	r0, #1
   5cc30:	beq	5cc5c <fputs@plt+0x4b8a8>
   5cc34:	ldr	r0, [r5]
   5cc38:	ldrb	r0, [r0, #149]	; 0x95
   5cc3c:	cmp	r0, #0
   5cc40:	bne	5cc5c <fputs@plt+0x4b8a8>
   5cc44:	ldr	r3, [r4]
   5cc48:	ldr	r2, [r4, #4]
   5cc4c:	movw	r1, #9412	; 0x24c4
   5cc50:	mov	r0, r5
   5cc54:	movt	r1, #9
   5cc58:	bl	1d2fc <fputs@plt+0xbf48>
   5cc5c:	mov	r0, r5
   5cc60:	mov	r1, r6
   5cc64:	mov	r2, r4
   5cc68:	mov	r3, #1
   5cc6c:	bl	57970 <fputs@plt+0x465bc>
   5cc70:	mov	r0, r6
   5cc74:	pop	{r4, r5, r6, r7, fp, pc}
   5cc78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cc7c:	add	fp, sp, #28
   5cc80:	sub	sp, sp, #148	; 0x94
   5cc84:	ldr	r7, [r0]
   5cc88:	mov	r8, r3
   5cc8c:	mov	r5, r2
   5cc90:	mov	r6, r1
   5cc94:	mov	r4, r0
   5cc98:	bl	60898 <fputs@plt+0x4f4e4>
   5cc9c:	cmp	r0, #0
   5cca0:	beq	5cda8 <fputs@plt+0x4b9f4>
   5cca4:	mov	sl, r0
   5cca8:	ldrb	r0, [r0, #89]	; 0x59
   5ccac:	sub	r3, fp, #32
   5ccb0:	mov	r1, r6
   5ccb4:	mov	r2, r5
   5ccb8:	orr	r0, r0, #8
   5ccbc:	strb	r0, [sl, #89]	; 0x59
   5ccc0:	mov	r0, #2
   5ccc4:	str	r0, [r4, #76]	; 0x4c
   5ccc8:	mov	r0, r4
   5cccc:	bl	66ae4 <fputs@plt+0x55730>
   5ccd0:	cmp	r0, #0
   5ccd4:	blt	5cda8 <fputs@plt+0x4b9f4>
   5ccd8:	ldr	r9, [r7, #16]
   5ccdc:	mov	r6, r0
   5cce0:	cmp	r0, #1
   5cce4:	bne	5ccf8 <fputs@plt+0x4b944>
   5cce8:	mov	r0, r4
   5ccec:	bl	26178 <fputs@plt+0x14dc4>
   5ccf0:	cmp	r0, #0
   5ccf4:	bne	5cda8 <fputs@plt+0x4b9f4>
   5ccf8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5ccfc:	mov	r0, r7
   5cd00:	bl	669ec <fputs@plt+0x55638>
   5cd04:	cmp	r0, #0
   5cd08:	str	r0, [fp, #-80]	; 0xffffffb0
   5cd0c:	beq	5cda8 <fputs@plt+0x4b9f4>
   5cd10:	ldr	r0, [fp, #8]
   5cd14:	cmp	r0, #0
   5cd18:	beq	5cd34 <fputs@plt+0x4b980>
   5cd1c:	movw	r1, #9594	; 0x257a
   5cd20:	mov	r0, r7
   5cd24:	mov	r2, r8
   5cd28:	movt	r1, #9
   5cd2c:	bl	1d380 <fputs@plt+0xbfcc>
   5cd30:	b	5cd40 <fputs@plt+0x4b98c>
   5cd34:	mov	r0, r7
   5cd38:	mov	r1, r8
   5cd3c:	bl	669ec <fputs@plt+0x55638>
   5cd40:	mov	r3, r0
   5cd44:	ldr	r0, [r5, #4]
   5cd48:	ldr	r2, [fp, #-80]	; 0xffffffb0
   5cd4c:	mov	r1, #19
   5cd50:	str	r7, [sp, #88]	; 0x58
   5cd54:	str	r6, [sp, #68]	; 0x44
   5cd58:	str	r5, [fp, #-84]	; 0xffffffac
   5cd5c:	str	r9, [fp, #-76]	; 0xffffffb4
   5cd60:	str	r4, [sp, #80]	; 0x50
   5cd64:	str	r3, [sp, #84]	; 0x54
   5cd68:	cmp	r0, #0
   5cd6c:	ldrne	r0, [r9, r6, lsl #4]
   5cd70:	moveq	r0, #0
   5cd74:	str	r0, [fp, #-72]	; 0xffffffb8
   5cd78:	str	r0, [sp]
   5cd7c:	mov	r0, r4
   5cd80:	bl	66940 <fputs@plt+0x5558c>
   5cd84:	cmp	r0, #0
   5cd88:	beq	5cdb0 <fputs@plt+0x4b9fc>
   5cd8c:	ldr	r4, [sp, #88]	; 0x58
   5cd90:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5cd94:	mov	r0, r4
   5cd98:	bl	13ce4 <fputs@plt+0x2930>
   5cd9c:	ldr	r1, [sp, #84]	; 0x54
   5cda0:	mov	r0, r4
   5cda4:	bl	13ce4 <fputs@plt+0x2930>
   5cda8:	sub	sp, fp, #28
   5cdac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cdb0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5cdb4:	mov	r1, #0
   5cdb8:	sub	r3, fp, #48	; 0x30
   5cdbc:	mov	r2, #14
   5cdc0:	str	r0, [fp, #-44]	; 0xffffffd4
   5cdc4:	ldr	r0, [sp, #84]	; 0x54
   5cdc8:	str	r1, [fp, #-48]	; 0xffffffd0
   5cdcc:	str	r0, [fp, #-40]	; 0xffffffd8
   5cdd0:	ldr	r0, [sp, #88]	; 0x58
   5cdd4:	str	r1, [fp, #-36]	; 0xffffffdc
   5cdd8:	str	r1, [r0, #388]	; 0x184
   5cddc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   5cde0:	bl	22990 <fputs@plt+0x115dc>
   5cde4:	cmp	r0, #0
   5cde8:	beq	5ce48 <fputs@plt+0x4ba94>
   5cdec:	mov	r5, r0
   5cdf0:	cmp	r0, #12
   5cdf4:	bne	5ce68 <fputs@plt+0x4bab4>
   5cdf8:	movw	r4, #60524	; 0xec6c
   5cdfc:	mov	r6, #57	; 0x39
   5ce00:	mov	r8, #0
   5ce04:	movt	r4, #8
   5ce08:	add	r0, r8, r6
   5ce0c:	add	r0, r0, r0, lsr #31
   5ce10:	asr	r7, r0, #1
   5ce14:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5ce18:	add	r9, r7, r7, lsl #1
   5ce1c:	ldr	r5, [r4, r9, lsl #2]
   5ce20:	mov	r1, r5
   5ce24:	bl	15fac <fputs@plt+0x4bf8>
   5ce28:	cmp	r0, #0
   5ce2c:	beq	5cea4 <fputs@plt+0x4baf0>
   5ce30:	addge	r8, r7, #1
   5ce34:	cmp	r0, #0
   5ce38:	sublt	r6, r7, #1
   5ce3c:	cmp	r8, r6
   5ce40:	ble	5ce08 <fputs@plt+0x4ba54>
   5ce44:	b	5cd8c <fputs@plt+0x4b9d8>
   5ce48:	ldr	r2, [fp, #-48]	; 0xffffffd0
   5ce4c:	movw	r1, #9598	; 0x257e
   5ce50:	mov	r0, sl
   5ce54:	movt	r1, #9
   5ce58:	bl	80cbc <fputs@plt+0x6f908>
   5ce5c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5ce60:	bl	14400 <fputs@plt+0x304c>
   5ce64:	b	5cd8c <fputs@plt+0x4b9d8>
   5ce68:	ldr	r2, [fp, #-48]	; 0xffffffd0
   5ce6c:	ldr	r4, [sp, #80]	; 0x50
   5ce70:	cmp	r2, #0
   5ce74:	beq	5ce90 <fputs@plt+0x4badc>
   5ce78:	movw	r1, #64280	; 0xfb18
   5ce7c:	mov	r0, r4
   5ce80:	movt	r1, #8
   5ce84:	bl	1d2fc <fputs@plt+0xbf48>
   5ce88:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5ce8c:	bl	14400 <fputs@plt+0x304c>
   5ce90:	str	r5, [r4, #12]
   5ce94:	ldr	r0, [r4, #68]	; 0x44
   5ce98:	add	r0, r0, #1
   5ce9c:	str	r0, [r4, #68]	; 0x44
   5cea0:	b	5cd8c <fputs@plt+0x4b9d8>
   5cea4:	add	r6, r4, r9, lsl #2
   5cea8:	ldrb	r0, [r6, #5]
   5ceac:	tst	r0, #1
   5ceb0:	beq	5cec4 <fputs@plt+0x4bb10>
   5ceb4:	ldr	r0, [sp, #80]	; 0x50
   5ceb8:	bl	4a548 <fputs@plt+0x39194>
   5cebc:	cmp	r0, #0
   5cec0:	bne	5cd8c <fputs@plt+0x4b9d8>
   5cec4:	ldrb	r0, [r6, #4]
   5cec8:	cmp	r0, #36	; 0x24
   5cecc:	bhi	5d0f4 <fputs@plt+0x4bd40>
   5ced0:	add	r1, pc, #0
   5ced4:	ldr	pc, [r1, r0, lsl #2]
   5ced8:	andeq	ip, r5, ip, ror #30
   5cedc:	andeq	sp, r5, r8, lsr #32
   5cee0:	strheq	sp, [r5], -r0
   5cee4:	strdeq	sp, [r5], -r4
   5cee8:	andeq	sp, r5, r4, lsr r1
   5ceec:	andeq	sp, r5, ip, ror #2
   5cef0:	strdeq	sp, [r5], -r8
   5cef4:	andeq	sp, r5, ip, lsr #6
   5cef8:			; <UNDEFINED> instruction: 0x0005d3b8
   5cefc:	strdeq	sp, [r5], -r4
   5cf00:	andeq	sp, r5, r0, asr r4
   5cf04:	andeq	sp, r5, r0, lsl r5
   5cf08:	andeq	sp, r5, ip, lsl #11
   5cf0c:	andeq	sp, r5, r8, lsl #12
   5cf10:	andeq	sp, r5, r8, lsl #25
   5cf14:	andeq	sp, r5, ip, ror #27
   5cf18:	strdeq	sp, [r5], -r8
   5cf1c:	andeq	lr, r5, r8, lsr #32
   5cf20:	andeq	lr, r5, r4, lsr #2
   5cf24:	andeq	lr, r5, r8, lsr pc
   5cf28:	andeq	pc, r5, r8, lsl #1
   5cf2c:	strdeq	sp, [r5], -r4
   5cf30:	strdeq	pc, [r5], -ip
   5cf34:	andeq	pc, r5, r0, ror #2
   5cf38:	andeq	pc, r5, r8, lsr #3
   5cf3c:	andeq	pc, r5, r0, ror #3
   5cf40:	andeq	pc, r5, r0, lsl #5
   5cf44:	andeq	pc, r5, r0, lsr r3	; <UNPREDICTABLE>
   5cf48:	andeq	pc, r5, ip, lsr r3	; <UNPREDICTABLE>
   5cf4c:	muleq	r5, r0, r3
   5cf50:	muleq	r5, r8, r4
   5cf54:	andeq	pc, r5, r8, ror #9
   5cf58:	andeq	pc, r5, r4, asr #10
   5cf5c:	muleq	r5, r8, r5
   5cf60:	andeq	pc, r5, r8, lsr #12
   5cf64:	andeq	pc, r5, r4, ror r6	; <UNPREDICTABLE>
   5cf68:			; <UNDEFINED> instruction: 0x0005f6b8
   5cf6c:	ldr	r4, [sp, #68]	; 0x44
   5cf70:	ldr	r1, [sl, #96]	; 0x60
   5cf74:	mov	r0, #1
   5cf78:	orr	r1, r1, r0, lsl r4
   5cf7c:	cmp	r4, #1
   5cf80:	str	r1, [sl, #96]	; 0x60
   5cf84:	beq	5cfb0 <fputs@plt+0x4bbfc>
   5cf88:	ldr	r1, [sl]
   5cf8c:	ldr	r1, [r1, #16]
   5cf90:	add	r1, r1, r4, lsl #4
   5cf94:	ldr	r1, [r1, #4]
   5cf98:	ldrb	r1, [r1, #9]
   5cf9c:	cmp	r1, #0
   5cfa0:	ldrne	r1, [sl, #100]	; 0x64
   5cfa4:	lslne	r0, r0, r4
   5cfa8:	orrne	r0, r1, r0
   5cfac:	strne	r0, [sl, #100]	; 0x64
   5cfb0:	ldr	r5, [r6, #8]
   5cfb4:	ldr	r6, [sp, #84]	; 0x54
   5cfb8:	cmp	r6, #0
   5cfbc:	beq	5cfcc <fputs@plt+0x4bc18>
   5cfc0:	cmp	r7, #12
   5cfc4:	cmpne	r7, #21
   5cfc8:	bne	5fc34 <fputs@plt+0x4e880>
   5cfcc:	movw	r2, #61384	; 0xefc8
   5cfd0:	mov	r0, sl
   5cfd4:	mov	r1, #3
   5cfd8:	movt	r2, #8
   5cfdc:	bl	1d444 <fputs@plt+0xc090>
   5cfe0:	str	r4, [r0, #4]
   5cfe4:	str	r4, [r0, #24]
   5cfe8:	str	r5, [r0, #32]
   5cfec:	mov	r0, sl
   5cff0:	mov	r1, #1
   5cff4:	bl	4aee0 <fputs@plt+0x39b2c>
   5cff8:	ldr	r0, [sl]
   5cffc:	ldrb	r0, [r0, #69]	; 0x45
   5d000:	cmp	r0, #0
   5d004:	bne	5d440 <fputs@plt+0x4c08c>
   5d008:	mvn	r1, #0
   5d00c:	ldr	r0, [sl, #16]
   5d010:	mvn	r2, #0
   5d014:	mov	r3, #1
   5d018:	str	r1, [sp]
   5d01c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5d020:	bl	1a2f4 <fputs@plt+0x8f40>
   5d024:	b	5d440 <fputs@plt+0x4c08c>
   5d028:	ldr	r6, [sp, #68]	; 0x44
   5d02c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5d030:	ldr	r5, [sp, #84]	; 0x54
   5d034:	add	r0, r0, r6, lsl #4
   5d038:	cmp	r5, #0
   5d03c:	ldr	r4, [r0, #4]
   5d040:	beq	5f768 <fputs@plt+0x4e3b4>
   5d044:	movw	r1, #63414	; 0xf7b6
   5d048:	mov	r0, r5
   5d04c:	movt	r1, #8
   5d050:	bl	15fac <fputs@plt+0x4bf8>
   5d054:	cmp	r0, #0
   5d058:	beq	5fa2c <fputs@plt+0x4e678>
   5d05c:	movw	r1, #14614	; 0x3916
   5d060:	mov	r0, r5
   5d064:	movt	r1, #9
   5d068:	bl	15fac <fputs@plt+0x4bf8>
   5d06c:	cmp	r0, #0
   5d070:	beq	5fc94 <fputs@plt+0x4e8e0>
   5d074:	movw	r1, #10927	; 0x2aaf
   5d078:	mov	r0, r5
   5d07c:	movt	r1, #9
   5d080:	bl	15fac <fputs@plt+0x4bf8>
   5d084:	cmp	r0, #0
   5d088:	beq	60050 <fputs@plt+0x4ec9c>
   5d08c:	ldr	r0, [sp, #84]	; 0x54
   5d090:	mov	r5, #0
   5d094:	sub	r1, fp, #56	; 0x38
   5d098:	str	r5, [fp, #-56]	; 0xffffffc8
   5d09c:	bl	475e4 <fputs@plt+0x36230>
   5d0a0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5d0a4:	cmp	r0, #3
   5d0a8:	uxtbcc	r5, r0
   5d0ac:	b	60054 <fputs@plt+0x4eca0>
   5d0b0:	ldr	r0, [sp, #84]	; 0x54
   5d0b4:	cmp	r0, #0
   5d0b8:	beq	5f798 <fputs@plt+0x4e3e4>
   5d0bc:	ldr	r5, [sp, #88]	; 0x58
   5d0c0:	ldr	r4, [r6, #8]
   5d0c4:	mov	r2, #0
   5d0c8:	ldrb	r1, [r5, #67]	; 0x43
   5d0cc:	cmp	r1, #0
   5d0d0:	mov	r1, #1
   5d0d4:	biceq	r4, r4, #524288	; 0x80000
   5d0d8:	bl	80f00 <fputs@plt+0x6fb4c>
   5d0dc:	cmp	r0, #0
   5d0e0:	beq	5fa34 <fputs@plt+0x4e680>
   5d0e4:	ldr	r0, [r5, #24]
   5d0e8:	orr	r0, r0, r4
   5d0ec:	str	r0, [r5, #24]
   5d0f0:	b	5fa50 <fputs@plt+0x4e69c>
   5d0f4:	ldr	r0, [sp, #84]	; 0x54
   5d0f8:	cmp	r0, #0
   5d0fc:	beq	5f7b8 <fputs@plt+0x4e404>
   5d100:	mov	r4, #0
   5d104:	sub	r1, fp, #56	; 0x38
   5d108:	str	r4, [fp, #-56]	; 0xffffffc8
   5d10c:	bl	475e4 <fputs@plt+0x36230>
   5d110:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5d114:	ldr	r1, [sp, #88]	; 0x58
   5d118:	cmp	r2, #1
   5d11c:	blt	5fa70 <fputs@plt+0x4e6bc>
   5d120:	movw	r0, #2552	; 0x9f8
   5d124:	movt	r0, #2
   5d128:	str	r0, [r1, #380]	; 0x17c
   5d12c:	str	r1, [r1, #384]	; 0x180
   5d130:	b	5fa7c <fputs@plt+0x4e6c8>
   5d134:	ldr	r0, [sp, #84]	; 0x54
   5d138:	cmp	r0, #0
   5d13c:	beq	5f7c4 <fputs@plt+0x4e410>
   5d140:	mov	r1, #0
   5d144:	str	r1, [fp, #-56]	; 0xffffffc8
   5d148:	sub	r1, fp, #56	; 0x38
   5d14c:	bl	475e4 <fputs@plt+0x36230>
   5d150:	ldr	r0, [sp, #68]	; 0x44
   5d154:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5d158:	add	r0, r1, r0, lsl #4
   5d15c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5d160:	ldr	r2, [r0, #12]
   5d164:	str	r1, [r2, #80]	; 0x50
   5d168:	b	5fafc <fputs@plt+0x4e748>
   5d16c:	ldr	r6, [sp, #84]	; 0x54
   5d170:	cmp	r6, #0
   5d174:	beq	5f7e4 <fputs@plt+0x4e430>
   5d178:	mov	r0, #1
   5d17c:	sub	r1, fp, #56	; 0x38
   5d180:	str	r0, [fp, #-56]	; 0xffffffc8
   5d184:	mov	r0, r6
   5d188:	bl	475e4 <fputs@plt+0x36230>
   5d18c:	cmp	r0, #0
   5d190:	beq	5fa98 <fputs@plt+0x4e6e4>
   5d194:	ldr	r0, [sp, #68]	; 0x44
   5d198:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5d19c:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5d1a0:	add	r0, r1, r0, lsl #4
   5d1a4:	cmp	r4, #0
   5d1a8:	ldr	r0, [r0, #4]
   5d1ac:	ldr	r1, [r0]
   5d1b0:	ldr	r0, [r0, #4]
   5d1b4:	str	r1, [r0, #4]
   5d1b8:	beq	5fc9c <fputs@plt+0x4e8e8>
   5d1bc:	ldr	r0, [r0]
   5d1c0:	cmn	r4, #1
   5d1c4:	ldr	r5, [r0, #212]	; 0xd4
   5d1c8:	mov	r0, r4
   5d1cc:	bgt	5d1f0 <fputs@plt+0x4be3c>
   5d1d0:	ldr	r2, [r5, #24]
   5d1d4:	ldr	r3, [r5, #28]
   5d1d8:	movw	r0, #64512	; 0xfc00
   5d1dc:	movt	r0, #65535	; 0xffff
   5d1e0:	smull	r0, r1, r4, r0
   5d1e4:	add	r2, r3, r2
   5d1e8:	asr	r3, r2, #31
   5d1ec:	bl	8905c <fputs@plt+0x77ca8>
   5d1f0:	str	r0, [r5, #20]
   5d1f4:	b	5fca0 <fputs@plt+0x4e8ec>
   5d1f8:	ldr	r0, [sp, #84]	; 0x54
   5d1fc:	cmp	r0, #0
   5d200:	beq	5cd8c <fputs@plt+0x4b9d8>
   5d204:	ldr	r0, [sp, #84]	; 0x54
   5d208:	mov	r1, #1
   5d20c:	mov	r2, #0
   5d210:	mov	r6, #0
   5d214:	bl	80f00 <fputs@plt+0x6fb4c>
   5d218:	mov	r8, r0
   5d21c:	movw	r0, #61421	; 0xefed
   5d220:	movw	r4, #49544	; 0xc188
   5d224:	movw	r9, #4572	; 0x11dc
   5d228:	movw	r5, #10378	; 0x288a
   5d22c:	mov	r2, #2
   5d230:	mov	r3, #1
   5d234:	movt	r0, #8
   5d238:	movt	r4, #8
   5d23c:	cmp	r8, #0
   5d240:	movt	r9, #8
   5d244:	movt	r5, #9
   5d248:	movne	r4, r0
   5d24c:	mov	r1, r5
   5d250:	stm	sp, {r4, r9}
   5d254:	str	r6, [sp, #8]
   5d258:	str	r6, [sp, #12]
   5d25c:	str	r6, [sp, #16]
   5d260:	ldr	r7, [sp, #88]	; 0x58
   5d264:	mov	r0, r7
   5d268:	bl	20bd0 <fputs@plt+0xf81c>
   5d26c:	mov	r0, r7
   5d270:	mov	r1, r5
   5d274:	mov	r2, #3
   5d278:	mov	r3, #1
   5d27c:	stm	sp, {r4, r9}
   5d280:	str	r6, [sp, #8]
   5d284:	str	r6, [sp, #12]
   5d288:	str	r6, [sp, #16]
   5d28c:	bl	20bd0 <fputs@plt+0xf81c>
   5d290:	movw	r0, #49540	; 0xc184
   5d294:	movw	r5, #8440	; 0x20f8
   5d298:	mov	r2, #2
   5d29c:	mov	r3, #1
   5d2a0:	movt	r0, #8
   5d2a4:	movt	r5, #9
   5d2a8:	stm	sp, {r0, r9}
   5d2ac:	mov	r0, r7
   5d2b0:	mov	r1, r5
   5d2b4:	str	r6, [sp, #8]
   5d2b8:	str	r6, [sp, #12]
   5d2bc:	str	r6, [sp, #16]
   5d2c0:	bl	20bd0 <fputs@plt+0xf81c>
   5d2c4:	mov	r0, r7
   5d2c8:	mov	r1, r5
   5d2cc:	mov	r2, #2
   5d2d0:	mov	r3, #1
   5d2d4:	str	r6, [sp]
   5d2d8:	bl	2107c <fputs@plt+0xfcc8>
   5d2dc:	cmp	r0, #0
   5d2e0:	mov	r2, #2
   5d2e4:	mov	r3, #1
   5d2e8:	ldrhne	r1, [r0, #2]
   5d2ec:	orrne	r1, r1, #12
   5d2f0:	strhne	r1, [r0, #2]
   5d2f4:	ldr	r0, [sp, #88]	; 0x58
   5d2f8:	movw	r1, #10378	; 0x288a
   5d2fc:	str	r6, [sp]
   5d300:	movt	r1, #9
   5d304:	bl	2107c <fputs@plt+0xfcc8>
   5d308:	cmp	r0, #0
   5d30c:	beq	5cd8c <fputs@plt+0x4b9d8>
   5d310:	ldrh	r2, [r0, #2]
   5d314:	mov	r1, #4
   5d318:	cmp	r8, #0
   5d31c:	movwne	r1, #12
   5d320:	orr	r1, r2, r1
   5d324:	strh	r1, [r0, #2]
   5d328:	b	5cd8c <fputs@plt+0x4b9d8>
   5d32c:	ldr	r1, [sp, #80]	; 0x50
   5d330:	movw	r2, #17780	; 0x4574
   5d334:	mov	r0, #2
   5d338:	movt	r2, #10
   5d33c:	str	r0, [r1, #76]	; 0x4c
   5d340:	mov	r0, sl
   5d344:	mov	r1, #2
   5d348:	bl	80fd4 <fputs@plt+0x6fc20>
   5d34c:	ldr	r0, [sp, #88]	; 0x58
   5d350:	ldr	r6, [r0, #372]	; 0x174
   5d354:	cmp	r6, #0
   5d358:	beq	5cd8c <fputs@plt+0x4b9d8>
   5d35c:	movw	r4, #9920	; 0x26c0
   5d360:	mov	r7, #0
   5d364:	mov	r5, #0
   5d368:	movt	r4, #9
   5d36c:	ldr	r0, [r6, #8]
   5d370:	mov	r1, #1
   5d374:	mov	r2, r4
   5d378:	mov	r3, r5
   5d37c:	ldr	r0, [r0]
   5d380:	str	r0, [sp]
   5d384:	mov	r0, sl
   5d388:	bl	81044 <fputs@plt+0x6fc90>
   5d38c:	mov	r0, sl
   5d390:	mov	r1, #33	; 0x21
   5d394:	mov	r2, #1
   5d398:	mov	r3, #2
   5d39c:	str	r7, [sp]
   5d3a0:	bl	4a1bc <fputs@plt+0x38e08>
   5d3a4:	ldr	r6, [r6]
   5d3a8:	add	r5, r5, #1
   5d3ac:	cmp	r6, #0
   5d3b0:	bne	5d36c <fputs@plt+0x4bfb8>
   5d3b4:	b	5cd8c <fputs@plt+0x4b9d8>
   5d3b8:	ldr	r1, [sp, #80]	; 0x50
   5d3bc:	mov	r0, #1
   5d3c0:	sub	r2, fp, #56	; 0x38
   5d3c4:	str	r0, [r1, #76]	; 0x4c
   5d3c8:	movw	r0, #10235	; 0x27fb
   5d3cc:	mov	r1, #1
   5d3d0:	movt	r0, #9
   5d3d4:	str	r0, [fp, #-56]	; 0xffffffc8
   5d3d8:	mov	r0, sl
   5d3dc:	bl	80fd4 <fputs@plt+0x6fc20>
   5d3e0:	movw	r5, #49224	; 0xc048
   5d3e4:	mov	r4, #0
   5d3e8:	mov	r6, #0
   5d3ec:	movt	r5, #8
   5d3f0:	mov	r0, sl
   5d3f4:	mov	r1, #97	; 0x61
   5d3f8:	mov	r2, #0
   5d3fc:	mov	r3, #1
   5d400:	str	r4, [sp]
   5d404:	bl	4a1bc <fputs@plt+0x38e08>
   5d408:	ldr	r2, [r5, -r6, lsl #2]
   5d40c:	mov	r1, r0
   5d410:	mov	r0, sl
   5d414:	mov	r3, #0
   5d418:	bl	1d530 <fputs@plt+0xc17c>
   5d41c:	mov	r0, sl
   5d420:	mov	r1, #33	; 0x21
   5d424:	mov	r2, #1
   5d428:	mov	r3, #1
   5d42c:	str	r4, [sp]
   5d430:	bl	4a1bc <fputs@plt+0x38e08>
   5d434:	sub	r6, r6, #1
   5d438:	cmn	r6, #3
   5d43c:	bne	5d3f0 <fputs@plt+0x4c03c>
   5d440:	ldrb	r0, [sl, #89]	; 0x59
   5d444:	and	r0, r0, #247	; 0xf7
   5d448:	strb	r0, [sl, #89]	; 0x59
   5d44c:	b	5cd8c <fputs@plt+0x4b9d8>
   5d450:	ldr	r1, [sp, #80]	; 0x50
   5d454:	movw	r2, #17768	; 0x4568
   5d458:	mov	r0, #3
   5d45c:	movt	r2, #10
   5d460:	str	r0, [r1, #76]	; 0x4c
   5d464:	mov	r0, sl
   5d468:	mov	r1, #3
   5d46c:	bl	80fd4 <fputs@plt+0x6fc20>
   5d470:	ldr	r0, [sp, #88]	; 0x58
   5d474:	ldr	r0, [r0, #20]
   5d478:	cmp	r0, #1
   5d47c:	blt	5cd8c <fputs@plt+0x4b9d8>
   5d480:	ldr	r6, [sp, #88]	; 0x58
   5d484:	movw	r7, #39819	; 0x9b8b
   5d488:	movw	r4, #9955	; 0x26e3
   5d48c:	mov	r8, #0
   5d490:	mov	r5, #0
   5d494:	movt	r7, #8
   5d498:	movt	r4, #9
   5d49c:	ldr	r1, [r6, #16]
   5d4a0:	add	r2, r1, r5, lsl #4
   5d4a4:	ldr	r2, [r2, #4]
   5d4a8:	cmp	r2, #0
   5d4ac:	beq	5d500 <fputs@plt+0x4c14c>
   5d4b0:	ldr	r0, [r1, r5, lsl #4]
   5d4b4:	ldr	r1, [r2, #4]
   5d4b8:	mov	r3, r5
   5d4bc:	ldr	r2, [r1]
   5d4c0:	ldrb	r1, [r2, #16]
   5d4c4:	cmp	r1, #0
   5d4c8:	mov	r1, r7
   5d4cc:	ldreq	r1, [r2, #176]	; 0xb0
   5d4d0:	mov	r2, r4
   5d4d4:	stm	sp, {r0, r1}
   5d4d8:	mov	r0, sl
   5d4dc:	mov	r1, #1
   5d4e0:	bl	81044 <fputs@plt+0x6fc90>
   5d4e4:	mov	r0, sl
   5d4e8:	mov	r1, #33	; 0x21
   5d4ec:	mov	r2, #1
   5d4f0:	mov	r3, #3
   5d4f4:	str	r8, [sp]
   5d4f8:	bl	4a1bc <fputs@plt+0x38e08>
   5d4fc:	ldr	r0, [r6, #20]
   5d500:	add	r5, r5, #1
   5d504:	cmp	r5, r0
   5d508:	blt	5d49c <fputs@plt+0x4c0e8>
   5d50c:	b	5cd8c <fputs@plt+0x4b9d8>
   5d510:	ldr	r7, [sp, #68]	; 0x44
   5d514:	ldr	r0, [sl, #96]	; 0x60
   5d518:	mov	r1, #1
   5d51c:	orr	r0, r0, r1, lsl r7
   5d520:	lsl	r8, r1, r7
   5d524:	cmp	r7, #1
   5d528:	str	r0, [sl, #96]	; 0x60
   5d52c:	beq	5d554 <fputs@plt+0x4c1a0>
   5d530:	ldr	r0, [sl]
   5d534:	ldr	r0, [r0, #16]
   5d538:	add	r0, r0, r7, lsl #4
   5d53c:	ldr	r0, [r0, #4]
   5d540:	ldrb	r0, [r0, #9]
   5d544:	cmp	r0, #0
   5d548:	ldrne	r0, [sl, #100]	; 0x64
   5d54c:	orrne	r0, r0, r8
   5d550:	strne	r0, [sl, #100]	; 0x64
   5d554:	ldr	r0, [sp, #84]	; 0x54
   5d558:	cmp	r0, #0
   5d55c:	beq	5f86c <fputs@plt+0x4e4b8>
   5d560:	mov	r1, #0
   5d564:	str	r1, [fp, #-56]	; 0xffffffc8
   5d568:	sub	r1, fp, #56	; 0x38
   5d56c:	bl	475e4 <fputs@plt+0x36230>
   5d570:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5d574:	ldr	r5, [sp, #80]	; 0x50
   5d578:	ldr	r9, [fp, #-76]	; 0xffffffb4
   5d57c:	cmn	r0, #1
   5d580:	ble	5faa4 <fputs@plt+0x4e6f0>
   5d584:	mov	r4, r0
   5d588:	b	5fab0 <fputs@plt+0x4e6fc>
   5d58c:	ldr	r0, [sp, #84]	; 0x54
   5d590:	cmp	r0, #0
   5d594:	beq	5f8c4 <fputs@plt+0x4e510>
   5d598:	ldr	r0, [sp, #88]	; 0x58
   5d59c:	ldr	r0, [r0, #16]
   5d5a0:	ldr	r4, [r0, #12]
   5d5a4:	ldrh	r0, [r4, #78]	; 0x4e
   5d5a8:	and	r0, r0, #5
   5d5ac:	cmp	r0, #1
   5d5b0:	beq	5cd8c <fputs@plt+0x4b9d8>
   5d5b4:	ldr	r6, [sp, #84]	; 0x54
   5d5b8:	movw	r0, #61304	; 0xef78
   5d5bc:	movw	r1, #10143	; 0x279f
   5d5c0:	movt	r0, #8
   5d5c4:	movt	r1, #9
   5d5c8:	add	r5, r0, #4
   5d5cc:	mov	r0, r6
   5d5d0:	bl	15fac <fputs@plt+0x4bf8>
   5d5d4:	cmp	r0, #0
   5d5d8:	beq	5fc78 <fputs@plt+0x4e8c4>
   5d5dc:	ldr	r1, [r5, #4]
   5d5e0:	add	r0, r5, #8
   5d5e4:	mov	r5, r0
   5d5e8:	cmp	r1, #0
   5d5ec:	bne	5d5cc <fputs@plt+0x4c218>
   5d5f0:	ldr	r0, [sp, #80]	; 0x50
   5d5f4:	movw	r1, #10210	; 0x27e2
   5d5f8:	mov	r2, r6
   5d5fc:	movt	r1, #9
   5d600:	bl	1d2fc <fputs@plt+0xbf48>
   5d604:	b	5cd8c <fputs@plt+0x4b9d8>
   5d608:	ldr	r4, [sp, #80]	; 0x50
   5d60c:	ldr	r5, [r4, #76]	; 0x4c
   5d610:	add	r0, r5, #6
   5d614:	str	r0, [sp, #72]	; 0x48
   5d618:	str	r0, [r4, #76]	; 0x4c
   5d61c:	mov	r0, r4
   5d620:	bl	60898 <fputs@plt+0x4f4e4>
   5d624:	movw	r2, #17820	; 0x459c
   5d628:	mov	r1, #4
   5d62c:	mov	r9, r0
   5d630:	movt	r2, #10
   5d634:	bl	80fd4 <fputs@plt+0x6fc20>
   5d638:	ldr	r6, [sp, #68]	; 0x44
   5d63c:	mov	r0, r4
   5d640:	mov	r1, r6
   5d644:	bl	66394 <fputs@plt+0x54fe0>
   5d648:	ldr	r4, [sp, #88]	; 0x58
   5d64c:	ldr	r0, [r4, #16]
   5d650:	add	r0, r0, r6, lsl #4
   5d654:	ldr	r0, [r0, #12]
   5d658:	ldr	r0, [r0, #16]
   5d65c:	cmp	r0, #0
   5d660:	str	r0, [sp, #32]
   5d664:	beq	5cd8c <fputs@plt+0x4b9d8>
   5d668:	add	r0, r5, #5
   5d66c:	str	r9, [sp, #64]	; 0x40
   5d670:	str	r0, [sp, #36]	; 0x24
   5d674:	add	r0, r5, #1
   5d678:	str	r0, [sp, #48]	; 0x30
   5d67c:	add	r0, r5, #3
   5d680:	str	r0, [sp, #44]	; 0x2c
   5d684:	add	r0, r5, #2
   5d688:	str	r0, [sp, #40]	; 0x28
   5d68c:	ldr	r2, [sp, #84]	; 0x54
   5d690:	cmp	r2, #0
   5d694:	beq	5d6b8 <fputs@plt+0x4c304>
   5d698:	mov	r0, #0
   5d69c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   5d6a0:	mov	r1, #0
   5d6a4:	str	r0, [sp, #32]
   5d6a8:	ldr	r0, [sp, #80]	; 0x50
   5d6ac:	bl	1d068 <fputs@plt+0xbcb4>
   5d6b0:	mov	r7, r0
   5d6b4:	b	5d6c8 <fputs@plt+0x4c314>
   5d6b8:	ldr	r1, [sp, #32]
   5d6bc:	ldr	r0, [r1]
   5d6c0:	ldr	r7, [r1, #8]
   5d6c4:	str	r0, [sp, #32]
   5d6c8:	cmp	r7, #0
   5d6cc:	ldr	r5, [sp, #68]	; 0x44
   5d6d0:	ldrne	r0, [r7, #16]
   5d6d4:	cmpne	r0, #0
   5d6d8:	beq	5dc78 <fputs@plt+0x4c8c4>
   5d6dc:	ldr	r0, [r7]
   5d6e0:	ldr	r6, [sp, #80]	; 0x50
   5d6e4:	ldr	r2, [r7, #28]
   5d6e8:	mov	r1, r5
   5d6ec:	mov	r3, #0
   5d6f0:	str	r0, [sp]
   5d6f4:	mov	r0, r6
   5d6f8:	bl	60b20 <fputs@plt+0x4f76c>
   5d6fc:	ldrsh	r0, [r7, #34]	; 0x22
   5d700:	ldr	r1, [sp, #72]	; 0x48
   5d704:	str	r7, [sp, #56]	; 0x38
   5d708:	mov	r2, r5
   5d70c:	add	r0, r1, r0
   5d710:	ldr	r1, [r6, #76]	; 0x4c
   5d714:	cmp	r0, r1
   5d718:	mov	r1, #0
   5d71c:	strgt	r0, [r6, #76]	; 0x4c
   5d720:	mov	r0, #54	; 0x36
   5d724:	str	r0, [sp]
   5d728:	mov	r0, r6
   5d72c:	ldr	r6, [sp, #56]	; 0x38
   5d730:	mov	r3, r6
   5d734:	bl	60a24 <fputs@plt+0x4f670>
   5d738:	ldr	r3, [sp, #48]	; 0x30
   5d73c:	ldr	r5, [r6]
   5d740:	mov	r0, #0
   5d744:	mov	r1, #97	; 0x61
   5d748:	mov	r2, #0
   5d74c:	str	r0, [sp]
   5d750:	mov	r0, r9
   5d754:	bl	4a1bc <fputs@plt+0x38e08>
   5d758:	mov	r1, r0
   5d75c:	mov	r0, r9
   5d760:	mov	r2, r5
   5d764:	mov	r3, #0
   5d768:	bl	1d530 <fputs@plt+0xc17c>
   5d76c:	ldr	r6, [r6, #16]
   5d770:	mov	r5, #1
   5d774:	b	5d854 <fputs@plt+0x4c4a0>
   5d778:	ldr	r1, [r6, #8]
   5d77c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d780:	mov	r0, r4
   5d784:	bl	22808 <fputs@plt+0x11454>
   5d788:	cmp	r0, #0
   5d78c:	beq	5d84c <fputs@plt+0x4c498>
   5d790:	mov	r8, #0
   5d794:	mov	r7, r0
   5d798:	ldr	r4, [sp, #80]	; 0x50
   5d79c:	ldr	r1, [sp, #68]	; 0x44
   5d7a0:	mov	r3, #0
   5d7a4:	str	r8, [fp, #-56]	; 0xffffffc8
   5d7a8:	ldr	r0, [r0]
   5d7ac:	ldr	r2, [r7, #28]
   5d7b0:	str	r0, [sp]
   5d7b4:	mov	r0, r4
   5d7b8:	bl	60b20 <fputs@plt+0x4f76c>
   5d7bc:	mov	r0, r4
   5d7c0:	mov	r1, r7
   5d7c4:	mov	r2, r6
   5d7c8:	sub	r3, fp, #56	; 0x38
   5d7cc:	str	r8, [sp]
   5d7d0:	bl	7e644 <fputs@plt+0x6d290>
   5d7d4:	cmp	r0, #0
   5d7d8:	bne	5cd8c <fputs@plt+0x4b9d8>
   5d7dc:	ldr	r8, [fp, #-56]	; 0xffffffc8
   5d7e0:	cmp	r8, #0
   5d7e4:	beq	5d82c <fputs@plt+0x4c478>
   5d7e8:	ldr	r0, [sp, #68]	; 0x44
   5d7ec:	ldr	r3, [r8, #44]	; 0x2c
   5d7f0:	mov	r1, #54	; 0x36
   5d7f4:	mov	r2, r5
   5d7f8:	str	r0, [sp]
   5d7fc:	mov	r0, r9
   5d800:	bl	4a1bc <fputs@plt+0x38e08>
   5d804:	ldr	r0, [sp, #80]	; 0x50
   5d808:	mov	r1, r8
   5d80c:	ldr	r7, [r0, #8]
   5d810:	bl	60c28 <fputs@plt+0x4f874>
   5d814:	mov	r2, r0
   5d818:	mov	r0, r7
   5d81c:	mvn	r1, #0
   5d820:	mvn	r3, #5
   5d824:	bl	1d530 <fputs@plt+0xc17c>
   5d828:	b	5d848 <fputs@plt+0x4c494>
   5d82c:	mov	r0, #54	; 0x36
   5d830:	ldr	r2, [sp, #68]	; 0x44
   5d834:	mov	r1, r5
   5d838:	mov	r3, r7
   5d83c:	str	r0, [sp]
   5d840:	ldr	r0, [sp, #80]	; 0x50
   5d844:	bl	60a24 <fputs@plt+0x4f670>
   5d848:	ldr	r4, [sp, #88]	; 0x58
   5d84c:	ldr	r6, [r6, #4]
   5d850:	add	r5, r5, #1
   5d854:	cmp	r6, #0
   5d858:	bne	5d778 <fputs@plt+0x4c3c4>
   5d85c:	ldr	r0, [sp, #80]	; 0x50
   5d860:	mov	r1, #108	; 0x6c
   5d864:	mov	r2, #0
   5d868:	mov	r3, #0
   5d86c:	ldr	r0, [r0, #72]	; 0x48
   5d870:	cmp	r0, r5
   5d874:	ldrlt	r0, [sp, #80]	; 0x50
   5d878:	strlt	r5, [r0, #72]	; 0x48
   5d87c:	mov	r5, #0
   5d880:	mov	r0, r9
   5d884:	str	r5, [sp]
   5d888:	bl	4a1bc <fputs@plt+0x38e08>
   5d88c:	str	r0, [sp, #28]
   5d890:	ldr	r0, [sp, #56]	; 0x38
   5d894:	ldr	r6, [r0, #16]
   5d898:	cmp	r6, #0
   5d89c:	beq	5dc1c <fputs@plt+0x4c868>
   5d8a0:	mov	r7, #1
   5d8a4:	ldr	r1, [r6, #8]
   5d8a8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d8ac:	mov	r0, r4
   5d8b0:	bl	22808 <fputs@plt+0x11454>
   5d8b4:	mov	r4, r0
   5d8b8:	cmp	r0, #0
   5d8bc:	str	r5, [fp, #-56]	; 0xffffffc8
   5d8c0:	str	r5, [fp, #-60]	; 0xffffffc4
   5d8c4:	str	r7, [sp, #76]	; 0x4c
   5d8c8:	beq	5d938 <fputs@plt+0x4c584>
   5d8cc:	sub	r0, fp, #60	; 0x3c
   5d8d0:	mov	r1, r4
   5d8d4:	mov	r2, r6
   5d8d8:	sub	r3, fp, #56	; 0x38
   5d8dc:	str	r0, [sp]
   5d8e0:	ldr	r0, [sp, #80]	; 0x50
   5d8e4:	bl	7e644 <fputs@plt+0x6d290>
   5d8e8:	ldr	r8, [fp, #-56]	; 0xffffffc8
   5d8ec:	mov	r0, r9
   5d8f0:	bl	62b34 <fputs@plt+0x51780>
   5d8f4:	mov	sl, r0
   5d8f8:	cmp	r4, #0
   5d8fc:	beq	5d954 <fputs@plt+0x4c5a0>
   5d900:	cmp	r8, #0
   5d904:	bne	5d954 <fputs@plt+0x4c5a0>
   5d908:	ldr	r4, [sp, #56]	; 0x38
   5d90c:	ldr	r7, [r6, #36]	; 0x24
   5d910:	ldrsh	r0, [r4, #32]
   5d914:	cmp	r7, r0
   5d918:	bne	5daa8 <fputs@plt+0x4c6f4>
   5d91c:	ldr	r8, [sp, #72]	; 0x48
   5d920:	mov	r0, r9
   5d924:	mov	r1, #103	; 0x67
   5d928:	mov	r2, #0
   5d92c:	str	r5, [sp]
   5d930:	mov	r3, r8
   5d934:	b	5db10 <fputs@plt+0x4c75c>
   5d938:	mov	r0, r9
   5d93c:	str	r4, [sp, #60]	; 0x3c
   5d940:	bl	62b34 <fputs@plt+0x51780>
   5d944:	str	r0, [fp, #-76]	; 0xffffffb4
   5d948:	mov	r0, #0
   5d94c:	str	r0, [sp, #52]	; 0x34
   5d950:	b	5d960 <fputs@plt+0x4c5ac>
   5d954:	str	r8, [sp, #52]	; 0x34
   5d958:	str	r4, [sp, #60]	; 0x3c
   5d95c:	str	sl, [fp, #-76]	; 0xffffffb4
   5d960:	ldr	r8, [r6, #20]
   5d964:	str	r6, [fp, #-84]	; 0xffffffac
   5d968:	ldr	r2, [sp, #72]	; 0x48
   5d96c:	ldr	r6, [sp, #64]	; 0x40
   5d970:	ldr	r9, [sp, #56]	; 0x38
   5d974:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5d978:	cmp	r8, #1
   5d97c:	blt	5da04 <fputs@plt+0x4c650>
   5d980:	ldr	r0, [fp, #-84]	; 0xffffffac
   5d984:	mov	r5, #0
   5d988:	mov	r4, #0
   5d98c:	str	r7, [fp, #-76]	; 0xffffffb4
   5d990:	add	sl, r0, #36	; 0x24
   5d994:	ldr	r0, [fp, #-60]	; 0xffffffc4
   5d998:	mov	r3, sl
   5d99c:	add	r7, r2, r4
   5d9a0:	mov	r8, r2
   5d9a4:	mov	r1, r9
   5d9a8:	mov	r2, #0
   5d9ac:	cmp	r0, #0
   5d9b0:	addne	r3, r0, r5
   5d9b4:	mov	r0, r6
   5d9b8:	ldr	r3, [r3]
   5d9bc:	str	r7, [sp]
   5d9c0:	bl	6424c <fputs@plt+0x52e98>
   5d9c4:	mov	r2, r7
   5d9c8:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5d9cc:	mov	r0, #0
   5d9d0:	mov	r1, #76	; 0x4c
   5d9d4:	str	r0, [sp]
   5d9d8:	mov	r0, r6
   5d9dc:	mov	r3, r7
   5d9e0:	bl	4a1bc <fputs@plt+0x38e08>
   5d9e4:	ldr	r0, [fp, #-84]	; 0xffffffac
   5d9e8:	mov	r2, r8
   5d9ec:	add	r4, r4, #1
   5d9f0:	add	sl, sl, #8
   5d9f4:	add	r5, r5, #4
   5d9f8:	ldr	r8, [r0, #20]
   5d9fc:	cmp	r4, r8
   5da00:	blt	5d994 <fputs@plt+0x4c5e0>
   5da04:	ldr	r0, [sp, #60]	; 0x3c
   5da08:	ldr	r6, [fp, #-84]	; 0xffffffac
   5da0c:	cmp	r0, #0
   5da10:	beq	5da94 <fputs@plt+0x4c6e0>
   5da14:	ldr	r0, [sp, #88]	; 0x58
   5da18:	ldr	r1, [sp, #52]	; 0x34
   5da1c:	bl	7b644 <fputs@plt+0x6a290>
   5da20:	ldr	r9, [sp, #64]	; 0x40
   5da24:	ldr	r4, [sp, #36]	; 0x24
   5da28:	ldr	r2, [sp, #72]	; 0x48
   5da2c:	ldr	r5, [r6, #20]
   5da30:	mov	r7, r0
   5da34:	mov	r1, #49	; 0x31
   5da38:	mov	r3, r8
   5da3c:	mov	r0, r9
   5da40:	str	r4, [sp]
   5da44:	bl	4a1bc <fputs@plt+0x38e08>
   5da48:	mov	r1, r0
   5da4c:	mov	r0, r9
   5da50:	mov	r2, r7
   5da54:	mov	r3, r5
   5da58:	bl	1d530 <fputs@plt+0xc17c>
   5da5c:	ldr	r7, [sp, #76]	; 0x4c
   5da60:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5da64:	mov	r0, r9
   5da68:	mov	r1, #69	; 0x45
   5da6c:	str	r4, [sp]
   5da70:	mov	r2, r7
   5da74:	mov	r3, sl
   5da78:	bl	4a1bc <fputs@plt+0x38e08>
   5da7c:	mov	r1, r0
   5da80:	mov	r0, r9
   5da84:	mov	r2, #0
   5da88:	mvn	r3, #13
   5da8c:	bl	1d530 <fputs@plt+0xc17c>
   5da90:	b	5daa0 <fputs@plt+0x4c6ec>
   5da94:	ldr	r9, [sp, #64]	; 0x40
   5da98:	ldr	r7, [sp, #76]	; 0x4c
   5da9c:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5daa0:	mov	r5, #0
   5daa4:	b	5db88 <fputs@plt+0x4c7d4>
   5daa8:	ldr	r8, [sp, #72]	; 0x48
   5daac:	mov	r0, r9
   5dab0:	mov	r1, #47	; 0x2f
   5dab4:	mov	r2, #0
   5dab8:	mov	r3, r7
   5dabc:	str	sl, [fp, #-76]	; 0xffffffb4
   5dac0:	str	r8, [sp]
   5dac4:	bl	4a1bc <fputs@plt+0x38e08>
   5dac8:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5dacc:	mov	r0, r9
   5dad0:	mov	r1, r4
   5dad4:	mov	r2, r7
   5dad8:	mov	r3, r8
   5dadc:	bl	6443c <fputs@plt+0x53088>
   5dae0:	mov	r0, r9
   5dae4:	mov	r1, #76	; 0x4c
   5dae8:	mov	r2, r8
   5daec:	mov	r3, sl
   5daf0:	str	r5, [sp]
   5daf4:	bl	4a1bc <fputs@plt+0x38e08>
   5daf8:	ldr	r0, [r9, #32]
   5dafc:	str	r5, [sp]
   5db00:	mov	r1, #38	; 0x26
   5db04:	mov	r2, r8
   5db08:	add	r3, r0, #3
   5db0c:	mov	r0, r9
   5db10:	bl	4a1bc <fputs@plt+0x38e08>
   5db14:	ldr	r7, [sp, #76]	; 0x4c
   5db18:	mov	r0, r9
   5db1c:	mov	r1, #70	; 0x46
   5db20:	mov	r3, #0
   5db24:	str	r8, [sp]
   5db28:	mov	r2, r7
   5db2c:	bl	4a1bc <fputs@plt+0x38e08>
   5db30:	mov	r0, r9
   5db34:	mov	r1, #13
   5db38:	mov	r2, #0
   5db3c:	mov	r3, sl
   5db40:	str	r5, [sp]
   5db44:	bl	4a1bc <fputs@plt+0x38e08>
   5db48:	ldr	r0, [r9, #32]
   5db4c:	ldr	r2, [r9, #24]
   5db50:	sub	r1, r0, #1
   5db54:	str	r1, [r2, #96]	; 0x60
   5db58:	ldr	r2, [r9]
   5db5c:	ldrb	r2, [r2, #69]	; 0x45
   5db60:	cmp	r2, #0
   5db64:	movw	r2, #35320	; 0x89f8
   5db68:	movt	r2, #10
   5db6c:	bne	5db84 <fputs@plt+0x4c7d0>
   5db70:	subs	r2, r0, #2
   5db74:	movlt	r2, r1
   5db78:	add	r1, r2, r2, lsl #2
   5db7c:	ldr	r2, [r9, #4]
   5db80:	add	r2, r2, r1, lsl #2
   5db84:	str	r0, [r2, #8]
   5db88:	ldr	r3, [sp, #40]	; 0x28
   5db8c:	mov	r0, r9
   5db90:	mov	r1, #103	; 0x67
   5db94:	mov	r2, #0
   5db98:	str	r5, [sp]
   5db9c:	bl	4a1bc <fputs@plt+0x38e08>
   5dba0:	ldr	r3, [r6, #8]
   5dba4:	ldr	r1, [sp, #44]	; 0x2c
   5dba8:	movw	r2, #9952	; 0x26e0
   5dbac:	sub	r0, r7, #1
   5dbb0:	str	r0, [sp]
   5dbb4:	mov	r0, r9
   5dbb8:	movt	r2, #9
   5dbbc:	bl	81044 <fputs@plt+0x6fc90>
   5dbc0:	ldr	r2, [sp, #48]	; 0x30
   5dbc4:	mov	r0, r9
   5dbc8:	mov	r1, #33	; 0x21
   5dbcc:	mov	r3, #4
   5dbd0:	str	r5, [sp]
   5dbd4:	bl	4a1bc <fputs@plt+0x38e08>
   5dbd8:	ldr	r0, [r9, #24]
   5dbdc:	ldr	r4, [sp, #88]	; 0x58
   5dbe0:	ldr	r1, [r0, #120]	; 0x78
   5dbe4:	cmp	r1, #0
   5dbe8:	ldrne	r2, [r9, #32]
   5dbec:	mvnne	r3, sl
   5dbf0:	strne	r2, [r1, r3, lsl #2]
   5dbf4:	ldr	r1, [r9, #32]
   5dbf8:	sub	r1, r1, #1
   5dbfc:	str	r1, [r0, #96]	; 0x60
   5dc00:	mov	r0, r4
   5dc04:	ldr	r1, [fp, #-60]	; 0xffffffc4
   5dc08:	bl	13ce4 <fputs@plt+0x2930>
   5dc0c:	ldr	r6, [r6, #4]
   5dc10:	add	r7, r7, #1
   5dc14:	cmp	r6, #0
   5dc18:	bne	5d8a4 <fputs@plt+0x4c4f0>
   5dc1c:	str	r5, [sp]
   5dc20:	ldr	r5, [sp, #28]
   5dc24:	mov	r0, r9
   5dc28:	mov	r1, #7
   5dc2c:	mov	r2, #0
   5dc30:	add	r3, r5, #1
   5dc34:	bl	4a1bc <fputs@plt+0x38e08>
   5dc38:	ldr	r0, [r9, #32]
   5dc3c:	ldr	r2, [r9, #24]
   5dc40:	sub	r1, r0, #1
   5dc44:	str	r1, [r2, #96]	; 0x60
   5dc48:	ldr	r2, [r9]
   5dc4c:	ldrb	r2, [r2, #69]	; 0x45
   5dc50:	cmp	r2, #0
   5dc54:	movw	r2, #35320	; 0x89f8
   5dc58:	movt	r2, #10
   5dc5c:	bne	5dc74 <fputs@plt+0x4c8c0>
   5dc60:	ldr	r2, [r9, #4]
   5dc64:	cmp	r5, #0
   5dc68:	movge	r1, r5
   5dc6c:	add	r1, r1, r1, lsl #2
   5dc70:	add	r2, r2, r1, lsl #2
   5dc74:	str	r0, [r2, #8]
   5dc78:	ldr	r0, [sp, #32]
   5dc7c:	cmp	r0, #0
   5dc80:	bne	5d68c <fputs@plt+0x4c2d8>
   5dc84:	b	5cd8c <fputs@plt+0x4b9d8>
   5dc88:	ldr	r0, [sp, #84]	; 0x54
   5dc8c:	cmp	r0, #0
   5dc90:	beq	5cd8c <fputs@plt+0x4b9d8>
   5dc94:	ldr	r0, [sp, #88]	; 0x58
   5dc98:	ldr	r1, [sp, #84]	; 0x54
   5dc9c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5dca0:	bl	22808 <fputs@plt+0x11454>
   5dca4:	cmp	r0, #0
   5dca8:	str	r0, [fp, #-72]	; 0xffffffb8
   5dcac:	beq	5cd8c <fputs@plt+0x4b9d8>
   5dcb0:	ldr	r0, [sp, #80]	; 0x50
   5dcb4:	bl	60898 <fputs@plt+0x4f4e4>
   5dcb8:	mov	r5, r0
   5dcbc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5dcc0:	ldr	r6, [r0, #16]
   5dcc4:	cmp	r6, #0
   5dcc8:	beq	5cd8c <fputs@plt+0x4b9d8>
   5dccc:	ldr	r0, [sp, #80]	; 0x50
   5dcd0:	mov	r1, #8
   5dcd4:	str	r1, [r0, #76]	; 0x4c
   5dcd8:	ldr	r1, [sp, #68]	; 0x44
   5dcdc:	bl	66394 <fputs@plt+0x54fe0>
   5dce0:	movw	r2, #17788	; 0x457c
   5dce4:	mov	r0, r5
   5dce8:	mov	r1, #8
   5dcec:	movt	r2, #10
   5dcf0:	bl	80fd4 <fputs@plt+0x6fc20>
   5dcf4:	movw	r8, #11039	; 0x2b1f
   5dcf8:	mov	sl, #0
   5dcfc:	movt	r8, #9
   5dd00:	ldr	r0, [r6, #20]
   5dd04:	cmp	r0, #1
   5dd08:	blt	5ddd8 <fputs@plt+0x4ca24>
   5dd0c:	mov	r9, #0
   5dd10:	ldrb	r3, [r6, #26]
   5dd14:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5dd18:	add	r0, r6, r9, lsl #3
   5dd1c:	ldr	r1, [r0, #36]	; 0x24
   5dd20:	ldr	r0, [r0, #40]	; 0x28
   5dd24:	sub	r4, r3, #6
   5dd28:	ldr	r2, [r2, #4]
   5dd2c:	uxtb	r3, r4
   5dd30:	cmp	r3, #3
   5dd34:	mov	r3, r8
   5dd38:	movwls	r7, #63352	; 0xf778
   5dd3c:	sxtbls	r3, r4
   5dd40:	movtls	r7, #8
   5dd44:	ldr	r1, [r2, r1, lsl #4]
   5dd48:	ldr	r2, [r6, #8]
   5dd4c:	ldrls	r3, [r7, r3, lsl #2]
   5dd50:	ldrb	r7, [r6, #25]
   5dd54:	str	r9, [sp]
   5dd58:	str	r1, [sp, #8]
   5dd5c:	add	r1, sp, #12
   5dd60:	str	r2, [sp, #4]
   5dd64:	movw	r2, #9979	; 0x26fb
   5dd68:	sub	r7, r7, #6
   5dd6c:	movt	r2, #9
   5dd70:	uxtb	r4, r7
   5dd74:	cmp	r4, #3
   5dd78:	mov	r4, r8
   5dd7c:	movwls	r4, #63352	; 0xf778
   5dd80:	sxtbls	r7, r7
   5dd84:	movtls	r4, #8
   5dd88:	ldrls	r4, [r4, r7, lsl #2]
   5dd8c:	stm	r1, {r0, r3, r4}
   5dd90:	movw	r0, #9988	; 0x2704
   5dd94:	mov	r1, #1
   5dd98:	mov	r3, sl
   5dd9c:	movt	r0, #9
   5dda0:	str	r0, [sp, #24]
   5dda4:	mov	r0, r5
   5dda8:	bl	81044 <fputs@plt+0x6fc90>
   5ddac:	mov	r0, #0
   5ddb0:	mov	r1, #33	; 0x21
   5ddb4:	mov	r2, #1
   5ddb8:	mov	r3, #8
   5ddbc:	str	r0, [sp]
   5ddc0:	mov	r0, r5
   5ddc4:	bl	4a1bc <fputs@plt+0x38e08>
   5ddc8:	ldr	r0, [r6, #20]
   5ddcc:	add	r9, r9, #1
   5ddd0:	cmp	r9, r0
   5ddd4:	blt	5dd10 <fputs@plt+0x4c95c>
   5ddd8:	ldr	r6, [r6, #4]
   5dddc:	add	sl, sl, #1
   5dde0:	cmp	r6, #0
   5dde4:	bne	5dd00 <fputs@plt+0x4c94c>
   5dde8:	b	5cd8c <fputs@plt+0x4b9d8>
   5ddec:	ldr	r0, [sp, #84]	; 0x54
   5ddf0:	cmp	r0, #0
   5ddf4:	beq	5de14 <fputs@plt+0x4ca60>
   5ddf8:	sub	r1, fp, #56	; 0x38
   5ddfc:	bl	475e4 <fputs@plt+0x36230>
   5de00:	cmp	r0, #0
   5de04:	beq	5de14 <fputs@plt+0x4ca60>
   5de08:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5de0c:	cmp	r4, #0
   5de10:	bgt	5de1c <fputs@plt+0x4ca68>
   5de14:	mvn	r4, #-2147483648	; 0x80000000
   5de18:	str	r4, [fp, #-56]	; 0xffffffc8
   5de1c:	ldr	r7, [sp, #80]	; 0x50
   5de20:	ldr	r6, [sp, #68]	; 0x44
   5de24:	ldr	r5, [r7, #416]	; 0x1a0
   5de28:	mov	r0, r7
   5de2c:	mov	r1, r6
   5de30:	bl	66394 <fputs@plt+0x54fe0>
   5de34:	cmp	r5, #0
   5de38:	mov	r1, #1
   5de3c:	mov	r2, r4
   5de40:	mov	r3, #1
   5de44:	moveq	r5, r7
   5de48:	ldr	r0, [r5, #336]	; 0x150
   5de4c:	orr	r0, r0, r1, lsl r6
   5de50:	mov	r1, #22
   5de54:	str	r0, [r5, #336]	; 0x150
   5de58:	mov	r5, #0
   5de5c:	mov	r0, sl
   5de60:	str	r5, [sp]
   5de64:	bl	4a1bc <fputs@plt+0x38e08>
   5de68:	mov	r0, sl
   5de6c:	mov	r1, #146	; 0x92
   5de70:	mov	r2, r6
   5de74:	mov	r3, #0
   5de78:	str	r5, [sp]
   5de7c:	bl	4a1bc <fputs@plt+0x38e08>
   5de80:	mov	r4, r0
   5de84:	mov	r0, sl
   5de88:	mov	r1, #33	; 0x21
   5de8c:	mov	r2, #1
   5de90:	mov	r3, #0
   5de94:	str	r5, [sp]
   5de98:	bl	4a1bc <fputs@plt+0x38e08>
   5de9c:	mov	r0, sl
   5dea0:	mov	r1, #37	; 0x25
   5dea4:	mov	r2, #1
   5dea8:	mvn	r3, #0
   5deac:	str	r5, [sp]
   5deb0:	bl	4a1bc <fputs@plt+0x38e08>
   5deb4:	mov	r0, sl
   5deb8:	mov	r1, #138	; 0x8a
   5debc:	mov	r2, #1
   5dec0:	mov	r3, r4
   5dec4:	str	r5, [sp]
   5dec8:	bl	4a1bc <fputs@plt+0x38e08>
   5decc:	ldr	r0, [sl, #32]
   5ded0:	ldr	r2, [sl, #24]
   5ded4:	sub	r1, r0, #1
   5ded8:	str	r1, [r2, #96]	; 0x60
   5dedc:	ldr	r2, [sl]
   5dee0:	ldrb	r2, [r2, #69]	; 0x45
   5dee4:	cmp	r2, #0
   5dee8:	beq	5f8f8 <fputs@plt+0x4e544>
   5deec:	movw	r1, #35320	; 0x89f8
   5def0:	movt	r1, #10
   5def4:	b	5f90c <fputs@plt+0x4e558>
   5def8:	ldr	r0, [sp, #84]	; 0x54
   5defc:	cmp	r0, #0
   5df00:	beq	5cd8c <fputs@plt+0x4b9d8>
   5df04:	ldr	r0, [sp, #88]	; 0x58
   5df08:	ldr	r1, [sp, #84]	; 0x54
   5df0c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5df10:	bl	47530 <fputs@plt+0x3617c>
   5df14:	cmp	r0, #0
   5df18:	beq	5cd8c <fputs@plt+0x4b9d8>
   5df1c:	ldr	r7, [r6, #8]
   5df20:	mov	r4, r0
   5df24:	mov	r0, #52	; 0x34
   5df28:	ldr	r6, [sp, #80]	; 0x50
   5df2c:	ldr	r1, [sp, #68]	; 0x44
   5df30:	cmp	r7, #0
   5df34:	movweq	r0, #50	; 0x32
   5df38:	add	r0, r4, r0
   5df3c:	ldrh	r5, [r0]
   5df40:	mov	r0, #6
   5df44:	movweq	r0, #3
   5df48:	str	r0, [r6, #76]	; 0x4c
   5df4c:	mov	r0, r6
   5df50:	ldr	r8, [r4, #12]
   5df54:	bl	66394 <fputs@plt+0x54fe0>
   5df58:	ldr	r1, [r6, #76]	; 0x4c
   5df5c:	movw	r2, #17724	; 0x453c
   5df60:	mov	r0, sl
   5df64:	movt	r2, #10
   5df68:	bl	80fd4 <fputs@plt+0x6fc20>
   5df6c:	cmp	r5, #0
   5df70:	beq	5cd8c <fputs@plt+0x4b9d8>
   5df74:	movw	r9, #9919	; 0x26bf
   5df78:	mov	r6, #0
   5df7c:	movt	r9, #9
   5df80:	ldr	r0, [r4, #4]
   5df84:	mov	r1, #0
   5df88:	mov	r2, r9
   5df8c:	mov	r3, r6
   5df90:	add	r0, r0, r6, lsl #1
   5df94:	ldrsh	r0, [r0]
   5df98:	cmp	r0, #0
   5df9c:	ldrge	r1, [r8, #4]
   5dfa0:	ldrge	r1, [r1, r0, lsl #4]
   5dfa4:	stm	sp, {r0, r1}
   5dfa8:	mov	r0, sl
   5dfac:	mov	r1, #1
   5dfb0:	bl	81044 <fputs@plt+0x6fc90>
   5dfb4:	cmp	r7, #0
   5dfb8:	beq	5dff8 <fputs@plt+0x4cc44>
   5dfbc:	ldr	r1, [r4, #28]
   5dfc0:	ldr	r2, [r4, #32]
   5dfc4:	ldrh	r0, [r4, #50]	; 0x32
   5dfc8:	ldrb	r3, [r1, r6]
   5dfcc:	ldr	r1, [r2, r6, lsl #2]
   5dfd0:	cmp	r6, r0
   5dfd4:	mov	r0, #0
   5dfd8:	movw	r2, #9951	; 0x26df
   5dfdc:	movwcc	r0, #1
   5dfe0:	movt	r2, #9
   5dfe4:	str	r0, [sp, #4]
   5dfe8:	mov	r0, sl
   5dfec:	str	r1, [sp]
   5dff0:	mov	r1, #4
   5dff4:	bl	81044 <fputs@plt+0x6fc90>
   5dff8:	ldr	r0, [sp, #80]	; 0x50
   5dffc:	mov	r1, #33	; 0x21
   5e000:	mov	r2, #1
   5e004:	ldr	r3, [r0, #76]	; 0x4c
   5e008:	mov	r0, #0
   5e00c:	str	r0, [sp]
   5e010:	mov	r0, sl
   5e014:	bl	4a1bc <fputs@plt+0x38e08>
   5e018:	add	r6, r6, #1
   5e01c:	cmp	r6, r5
   5e020:	bne	5df80 <fputs@plt+0x4cbcc>
   5e024:	b	5cd8c <fputs@plt+0x4b9d8>
   5e028:	ldr	r0, [sp, #84]	; 0x54
   5e02c:	cmp	r0, #0
   5e030:	beq	5cd8c <fputs@plt+0x4b9d8>
   5e034:	ldr	r0, [sp, #88]	; 0x58
   5e038:	ldr	r1, [sp, #84]	; 0x54
   5e03c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5e040:	bl	22808 <fputs@plt+0x11454>
   5e044:	cmp	r0, #0
   5e048:	beq	5cd8c <fputs@plt+0x4b9d8>
   5e04c:	ldr	r6, [sp, #80]	; 0x50
   5e050:	mov	r5, r0
   5e054:	mov	r0, r6
   5e058:	bl	60898 <fputs@plt+0x4f4e4>
   5e05c:	ldr	r1, [sp, #68]	; 0x44
   5e060:	mov	r4, r0
   5e064:	mov	r0, #5
   5e068:	str	r0, [r6, #76]	; 0x4c
   5e06c:	mov	r0, r6
   5e070:	bl	66394 <fputs@plt+0x54fe0>
   5e074:	movw	r2, #17748	; 0x4554
   5e078:	mov	r0, r4
   5e07c:	mov	r1, #5
   5e080:	movt	r2, #10
   5e084:	bl	80fd4 <fputs@plt+0x6fc20>
   5e088:	ldr	r7, [r5, #8]
   5e08c:	cmp	r7, #0
   5e090:	beq	5cd8c <fputs@plt+0x4b9d8>
   5e094:	movw	r9, #61276	; 0xef5c
   5e098:	movw	r5, #9949	; 0x26dd
   5e09c:	mov	r8, #0
   5e0a0:	mov	r6, #0
   5e0a4:	movt	r9, #8
   5e0a8:	movt	r5, #9
   5e0ac:	ldrb	r0, [r7, #55]	; 0x37
   5e0b0:	ldr	r3, [r7, #36]	; 0x24
   5e0b4:	ldrb	r1, [r7, #54]	; 0x36
   5e0b8:	ldr	r2, [r7]
   5e0bc:	and	r0, r0, #3
   5e0c0:	cmp	r3, #0
   5e0c4:	str	r2, [sp]
   5e0c8:	mov	r2, r5
   5e0cc:	ldr	r0, [r9, r0, lsl #2]
   5e0d0:	movwne	r3, #1
   5e0d4:	cmp	r1, #0
   5e0d8:	movwne	r1, #1
   5e0dc:	str	r3, [sp, #12]
   5e0e0:	mov	r3, r6
   5e0e4:	str	r1, [sp, #4]
   5e0e8:	mov	r1, #1
   5e0ec:	str	r0, [sp, #8]
   5e0f0:	mov	r0, r4
   5e0f4:	bl	81044 <fputs@plt+0x6fc90>
   5e0f8:	mov	r0, r4
   5e0fc:	mov	r1, #33	; 0x21
   5e100:	mov	r2, #1
   5e104:	mov	r3, #5
   5e108:	str	r8, [sp]
   5e10c:	bl	4a1bc <fputs@plt+0x38e08>
   5e110:	ldr	r7, [r7, #20]
   5e114:	add	r6, r6, #1
   5e118:	cmp	r7, #0
   5e11c:	bne	5e0ac <fputs@plt+0x4ccf8>
   5e120:	b	5cd8c <fputs@plt+0x4b9d8>
   5e124:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5e128:	ldr	r1, [sp, #80]	; 0x50
   5e12c:	sub	r2, fp, #56	; 0x38
   5e130:	ldrb	r5, [r0]
   5e134:	ldr	r0, [fp, #-84]	; 0xffffffac
   5e138:	mov	r9, r1
   5e13c:	ldr	r4, [r0]
   5e140:	mov	r0, #6
   5e144:	str	r0, [r1, #76]	; 0x4c
   5e148:	movw	r0, #9998	; 0x270e
   5e14c:	mov	r1, #1
   5e150:	movt	r0, #9
   5e154:	str	r0, [fp, #-56]	; 0xffffffc8
   5e158:	mov	r0, sl
   5e15c:	bl	80fd4 <fputs@plt+0x6fc20>
   5e160:	ldr	r0, [sp, #68]	; 0x44
   5e164:	cmp	r4, #0
   5e168:	mov	r2, #100	; 0x64
   5e16c:	str	r2, [fp, #-56]	; 0xffffffc8
   5e170:	mvneq	r0, #0
   5e174:	str	r0, [sp, #68]	; 0x44
   5e178:	ldr	r0, [sp, #84]	; 0x54
   5e17c:	cmp	r0, #0
   5e180:	beq	5e19c <fputs@plt+0x4cde8>
   5e184:	sub	r1, fp, #56	; 0x38
   5e188:	bl	475e4 <fputs@plt+0x36230>
   5e18c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5e190:	cmp	r2, #0
   5e194:	movle	r2, #100	; 0x64
   5e198:	strle	r2, [fp, #-56]	; 0xffffffc8
   5e19c:	mov	r7, #0
   5e1a0:	mov	r0, sl
   5e1a4:	mov	r1, #22
   5e1a8:	mov	r3, #1
   5e1ac:	str	r2, [sp, #48]	; 0x30
   5e1b0:	str	r7, [sp]
   5e1b4:	bl	4a1bc <fputs@plt+0x38e08>
   5e1b8:	ldr	r8, [sp, #88]	; 0x58
   5e1bc:	ldr	r0, [r8, #20]
   5e1c0:	cmp	r0, #1
   5e1c4:	blt	5eef8 <fputs@plt+0x4db44>
   5e1c8:	orr	r0, r5, #32
   5e1cc:	uxtb	r0, r0
   5e1d0:	str	r0, [sp, #52]	; 0x34
   5e1d4:	mov	r0, #0
   5e1d8:	str	r0, [sp, #56]	; 0x38
   5e1dc:	ldr	r0, [sp, #68]	; 0x44
   5e1e0:	cmp	r0, #0
   5e1e4:	blt	5e1f8 <fputs@plt+0x4ce44>
   5e1e8:	ldr	r0, [sp, #68]	; 0x44
   5e1ec:	ldr	r1, [sp, #56]	; 0x38
   5e1f0:	cmp	r1, r0
   5e1f4:	bne	5eed8 <fputs@plt+0x4db24>
   5e1f8:	ldr	r5, [sp, #56]	; 0x38
   5e1fc:	mov	r0, r9
   5e200:	mov	r1, r5
   5e204:	bl	66394 <fputs@plt+0x54fe0>
   5e208:	mov	r0, sl
   5e20c:	mov	r1, #138	; 0x8a
   5e210:	mov	r2, #1
   5e214:	mov	r3, #0
   5e218:	str	r7, [sp]
   5e21c:	bl	4a1bc <fputs@plt+0x38e08>
   5e220:	mov	r4, r0
   5e224:	mov	r0, sl
   5e228:	mov	r1, #21
   5e22c:	mov	r2, #0
   5e230:	mov	r3, #0
   5e234:	str	r7, [sp]
   5e238:	bl	4a1bc <fputs@plt+0x38e08>
   5e23c:	ldr	r0, [sl, #32]
   5e240:	ldr	r2, [sl, #24]
   5e244:	sub	r1, r0, #1
   5e248:	str	r1, [r2, #96]	; 0x60
   5e24c:	ldr	r2, [sl]
   5e250:	ldrb	r2, [r2, #69]	; 0x45
   5e254:	cmp	r2, #0
   5e258:	movw	r2, #35320	; 0x89f8
   5e25c:	movt	r2, #10
   5e260:	bne	5e278 <fputs@plt+0x4cec4>
   5e264:	ldr	r2, [sl, #4]
   5e268:	cmp	r4, #0
   5e26c:	movge	r1, r4
   5e270:	add	r1, r1, r1, lsl #2
   5e274:	add	r2, r2, r1, lsl #2
   5e278:	str	r0, [r2, #8]
   5e27c:	mov	r6, #1
   5e280:	ldr	r0, [r8, #16]
   5e284:	add	r0, r0, r5, lsl #4
   5e288:	ldr	r0, [r0, #12]
   5e28c:	str	r0, [fp, #-72]	; 0xffffffb8
   5e290:	ldr	r0, [r0, #16]
   5e294:	cmp	r0, #0
   5e298:	beq	5e2fc <fputs@plt+0x4cf48>
   5e29c:	mov	r5, #0
   5e2a0:	mov	r1, #0
   5e2a4:	ldr	r2, [r0, #8]
   5e2a8:	ldrb	r3, [r2, #42]	; 0x2a
   5e2ac:	ldr	r7, [r2, #8]
   5e2b0:	bic	r3, r6, r3, lsr #5
   5e2b4:	cmp	r7, #0
   5e2b8:	beq	5e2dc <fputs@plt+0x4cf28>
   5e2bc:	mov	r2, #0
   5e2c0:	ldr	r7, [r7, #20]
   5e2c4:	add	r2, r2, #1
   5e2c8:	cmp	r7, #0
   5e2cc:	bne	5e2c0 <fputs@plt+0x4cf0c>
   5e2d0:	add	r1, r1, r3
   5e2d4:	add	r1, r1, r2
   5e2d8:	b	5e2e4 <fputs@plt+0x4cf30>
   5e2dc:	add	r1, r1, r3
   5e2e0:	mov	r2, #0
   5e2e4:	ldr	r0, [r0]
   5e2e8:	cmp	r2, r5
   5e2ec:	movgt	r5, r2
   5e2f0:	cmp	r0, #0
   5e2f4:	bne	5e2a4 <fputs@plt+0x4cef0>
   5e2f8:	b	5e304 <fputs@plt+0x4cf50>
   5e2fc:	mov	r1, #0
   5e300:	mov	r5, #0
   5e304:	mov	r0, #4
   5e308:	mov	r3, #0
   5e30c:	add	r2, r0, r1, lsl #2
   5e310:	mov	r0, r8
   5e314:	bl	238bc <fputs@plt+0x12508>
   5e318:	cmp	r0, #0
   5e31c:	mov	r7, #0
   5e320:	beq	5eef8 <fputs@plt+0x4db44>
   5e324:	mov	r4, r0
   5e328:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e32c:	mov	r3, #0
   5e330:	mov	r6, #1
   5e334:	ldr	r0, [r0, #16]
   5e338:	b	5e378 <fputs@plt+0x4cfc4>
   5e33c:	ldr	r1, [r0, #8]
   5e340:	ldrb	r2, [r1, #42]	; 0x2a
   5e344:	tst	r2, #32
   5e348:	ldreq	r2, [r1, #28]
   5e34c:	streq	r2, [r4, r3, lsl #2]
   5e350:	addeq	r3, r3, #1
   5e354:	ldr	r1, [r1, #8]
   5e358:	b	5e36c <fputs@plt+0x4cfb8>
   5e35c:	ldr	r2, [r1, #44]	; 0x2c
   5e360:	str	r2, [r4, r3, lsl #2]
   5e364:	add	r3, r3, #1
   5e368:	ldr	r1, [r1, #20]
   5e36c:	cmp	r1, #0
   5e370:	bne	5e35c <fputs@plt+0x4cfa8>
   5e374:	ldr	r0, [r0]
   5e378:	cmp	r0, #0
   5e37c:	bne	5e33c <fputs@plt+0x4cf88>
   5e380:	str	r7, [r4, r3, lsl #2]
   5e384:	add	r1, r5, #8
   5e388:	mov	r2, #2
   5e38c:	ldr	r0, [r9, #76]	; 0x4c
   5e390:	cmp	r0, r1
   5e394:	movgt	r1, r0
   5e398:	mov	r0, sl
   5e39c:	str	r1, [r9, #76]	; 0x4c
   5e3a0:	mov	r1, #128	; 0x80
   5e3a4:	str	r6, [sp]
   5e3a8:	mov	r6, #1
   5e3ac:	bl	4a1bc <fputs@plt+0x38e08>
   5e3b0:	mov	r1, r0
   5e3b4:	mov	r0, sl
   5e3b8:	mov	r2, r4
   5e3bc:	mvn	r3, #14
   5e3c0:	bl	1d530 <fputs@plt+0xc17c>
   5e3c4:	ldr	r0, [sl]
   5e3c8:	ldrb	r0, [r0, #69]	; 0x45
   5e3cc:	cmp	r0, #0
   5e3d0:	bne	5e3ec <fputs@plt+0x4d038>
   5e3d4:	ldr	r1, [sl, #32]
   5e3d8:	ldr	r0, [sl, #4]
   5e3dc:	add	r1, r1, r1, lsl #2
   5e3e0:	add	r0, r0, r1, lsl #2
   5e3e4:	ldr	r1, [sp, #56]	; 0x38
   5e3e8:	strb	r1, [r0, #-17]	; 0xffffffef
   5e3ec:	mov	r0, sl
   5e3f0:	mov	r1, #76	; 0x4c
   5e3f4:	mov	r2, #2
   5e3f8:	mov	r3, #0
   5e3fc:	str	r7, [sp]
   5e400:	bl	4a1bc <fputs@plt+0x38e08>
   5e404:	mov	r4, r0
   5e408:	ldr	r0, [r8, #16]
   5e40c:	ldr	r1, [sp, #56]	; 0x38
   5e410:	ldr	r2, [r0, r1, lsl #4]
   5e414:	movw	r1, #10014	; 0x271e
   5e418:	mov	r0, r8
   5e41c:	movt	r1, #9
   5e420:	bl	1d380 <fputs@plt+0xbfcc>
   5e424:	mov	r5, r0
   5e428:	mov	r0, sl
   5e42c:	mov	r1, #97	; 0x61
   5e430:	mov	r2, #0
   5e434:	mov	r3, #3
   5e438:	str	r7, [sp]
   5e43c:	bl	4a1bc <fputs@plt+0x38e08>
   5e440:	mov	r1, r0
   5e444:	mov	r0, sl
   5e448:	mov	r2, r5
   5e44c:	mvn	r3, #0
   5e450:	bl	1d530 <fputs@plt+0xc17c>
   5e454:	mov	r0, sl
   5e458:	mov	r1, #29
   5e45c:	mov	r2, #2
   5e460:	mov	r3, #4
   5e464:	str	r6, [sp]
   5e468:	bl	4a1bc <fputs@plt+0x38e08>
   5e46c:	mov	r0, #2
   5e470:	mov	r1, #94	; 0x5e
   5e474:	mov	r2, #4
   5e478:	mov	r3, #3
   5e47c:	str	r0, [sp]
   5e480:	mov	r0, sl
   5e484:	bl	4a1bc <fputs@plt+0x38e08>
   5e488:	mov	r0, sl
   5e48c:	mov	r1, #33	; 0x21
   5e490:	mov	r2, #2
   5e494:	mov	r3, #1
   5e498:	str	r7, [sp]
   5e49c:	bl	4a1bc <fputs@plt+0x38e08>
   5e4a0:	ldr	r0, [sl, #32]
   5e4a4:	ldr	r2, [sl, #24]
   5e4a8:	sub	r1, r0, #1
   5e4ac:	str	r1, [r2, #96]	; 0x60
   5e4b0:	ldr	r2, [sl]
   5e4b4:	ldrb	r2, [r2, #69]	; 0x45
   5e4b8:	cmp	r2, #0
   5e4bc:	movw	r2, #35320	; 0x89f8
   5e4c0:	movt	r2, #10
   5e4c4:	bne	5e4dc <fputs@plt+0x4d128>
   5e4c8:	ldr	r2, [sl, #4]
   5e4cc:	cmp	r4, #0
   5e4d0:	movge	r1, r4
   5e4d4:	add	r1, r1, r1, lsl #2
   5e4d8:	add	r2, r2, r1, lsl #2
   5e4dc:	str	r0, [r2, #8]
   5e4e0:	ldr	r0, [sp, #52]	; 0x34
   5e4e4:	cmp	r0, #113	; 0x71
   5e4e8:	beq	5eed8 <fputs@plt+0x4db24>
   5e4ec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e4f0:	ldr	r0, [r0, #16]
   5e4f4:	b	5eed0 <fputs@plt+0x4db1c>
   5e4f8:	ldr	r3, [r0, #8]
   5e4fc:	str	r0, [sp, #64]	; 0x40
   5e500:	ldr	r0, [r3, #8]
   5e504:	cmp	r0, #0
   5e508:	beq	5eec8 <fputs@plt+0x4db14>
   5e50c:	ldrb	r1, [r3, #42]	; 0x2a
   5e510:	mov	r2, #0
   5e514:	str	r2, [fp, #-84]	; 0xffffffac
   5e518:	tst	r1, #32
   5e51c:	beq	5e544 <fputs@plt+0x4d190>
   5e520:	ldrb	r1, [r0, #55]	; 0x37
   5e524:	and	r1, r1, #3
   5e528:	cmp	r1, #2
   5e52c:	beq	5e540 <fputs@plt+0x4d18c>
   5e530:	ldr	r0, [r0, #20]
   5e534:	cmp	r0, #0
   5e538:	bne	5e520 <fputs@plt+0x4d16c>
   5e53c:	b	5e544 <fputs@plt+0x4d190>
   5e540:	str	r0, [fp, #-84]	; 0xffffffac
   5e544:	str	r3, [fp, #-76]	; 0xffffffb4
   5e548:	mov	r0, sl
   5e54c:	mov	r1, #138	; 0x8a
   5e550:	mov	r2, #1
   5e554:	mov	r3, #0
   5e558:	str	r7, [sp]
   5e55c:	bl	4a1bc <fputs@plt+0x38e08>
   5e560:	mov	r4, r0
   5e564:	mov	r0, sl
   5e568:	mov	r1, #21
   5e56c:	mov	r2, #0
   5e570:	mov	r3, #0
   5e574:	str	r7, [sp]
   5e578:	bl	4a1bc <fputs@plt+0x38e08>
   5e57c:	ldr	r0, [sl, #32]
   5e580:	ldr	r2, [sl, #24]
   5e584:	sub	r1, r0, #1
   5e588:	str	r1, [r2, #96]	; 0x60
   5e58c:	ldr	r2, [sl]
   5e590:	ldrb	r2, [r2, #69]	; 0x45
   5e594:	cmp	r2, #0
   5e598:	movw	r2, #35320	; 0x89f8
   5e59c:	movt	r2, #10
   5e5a0:	bne	5e5b8 <fputs@plt+0x4d204>
   5e5a4:	ldr	r2, [sl, #4]
   5e5a8:	cmp	r4, #0
   5e5ac:	movge	r1, r4
   5e5b0:	add	r1, r1, r1, lsl #2
   5e5b4:	add	r2, r2, r1, lsl #2
   5e5b8:	str	r0, [r2, #8]
   5e5bc:	mov	r0, #0
   5e5c0:	mov	r6, #1
   5e5c4:	add	r1, r9, r0
   5e5c8:	ldr	r2, [r1, #136]	; 0x88
   5e5cc:	cmp	r2, #0
   5e5d0:	beq	5e608 <fputs@plt+0x4d254>
   5e5d4:	ldrb	r3, [r1, #130]	; 0x82
   5e5d8:	cmp	r3, #0
   5e5dc:	beq	5e604 <fputs@plt+0x4d250>
   5e5e0:	ldrb	r3, [r9, #19]
   5e5e4:	cmp	r3, #7
   5e5e8:	bhi	5e600 <fputs@plt+0x4d24c>
   5e5ec:	add	r7, r3, #1
   5e5f0:	add	r3, r9, r3, lsl #2
   5e5f4:	strb	r7, [r9, #19]
   5e5f8:	mov	r7, #0
   5e5fc:	str	r2, [r3, #28]
   5e600:	strb	r7, [r1, #130]	; 0x82
   5e604:	str	r7, [r1, #136]	; 0x88
   5e608:	add	r0, r0, #20
   5e60c:	cmp	r0, #200	; 0xc8
   5e610:	bne	5e5c4 <fputs@plt+0x4d210>
   5e614:	stm	sp, {r6, r7}
   5e618:	sub	r0, fp, #60	; 0x3c
   5e61c:	mov	r2, #54	; 0x36
   5e620:	mov	r3, #0
   5e624:	ldr	r6, [fp, #-76]	; 0xffffffb4
   5e628:	str	r0, [sp, #8]
   5e62c:	sub	r0, fp, #64	; 0x40
   5e630:	str	r0, [sp, #12]
   5e634:	mov	r0, r9
   5e638:	mov	r1, r6
   5e63c:	bl	7c57c <fputs@plt+0x6b1c8>
   5e640:	mov	r0, sl
   5e644:	mov	r1, #22
   5e648:	mov	r2, #0
   5e64c:	mov	r3, #7
   5e650:	str	r7, [sp]
   5e654:	bl	4a1bc <fputs@plt+0x38e08>
   5e658:	ldr	r5, [r6, #8]
   5e65c:	cmp	r5, #0
   5e660:	beq	5e690 <fputs@plt+0x4d2dc>
   5e664:	mov	r4, #8
   5e668:	mov	r0, sl
   5e66c:	mov	r1, #22
   5e670:	mov	r2, #0
   5e674:	mov	r3, r4
   5e678:	str	r7, [sp]
   5e67c:	bl	4a1bc <fputs@plt+0x38e08>
   5e680:	ldr	r5, [r5, #20]
   5e684:	add	r4, r4, #1
   5e688:	cmp	r5, #0
   5e68c:	bne	5e668 <fputs@plt+0x4d2b4>
   5e690:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5e694:	mov	r0, sl
   5e698:	mov	r1, #108	; 0x6c
   5e69c:	mov	r3, #0
   5e6a0:	str	r7, [sp]
   5e6a4:	bl	4a1bc <fputs@plt+0x38e08>
   5e6a8:	mov	r0, sl
   5e6ac:	mov	r1, #37	; 0x25
   5e6b0:	mov	r2, #7
   5e6b4:	mov	r3, #1
   5e6b8:	str	r7, [sp]
   5e6bc:	bl	4a1bc <fputs@plt+0x38e08>
   5e6c0:	str	r0, [sp, #60]	; 0x3c
   5e6c4:	ldrsh	r0, [r6, #34]	; 0x22
   5e6c8:	cmp	r0, #1
   5e6cc:	blt	5e888 <fputs@plt+0x4d4d4>
   5e6d0:	mov	r5, #0
   5e6d4:	ldrsh	r1, [r6, #32]
   5e6d8:	cmp	r5, r1
   5e6dc:	beq	5e878 <fputs@plt+0x4d4c4>
   5e6e0:	ldr	r1, [r6, #4]
   5e6e4:	add	r1, r1, r5, lsl #4
   5e6e8:	ldrb	r1, [r1, #12]
   5e6ec:	cmp	r1, #0
   5e6f0:	beq	5e878 <fputs@plt+0x4d4c4>
   5e6f4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5e6f8:	mov	r0, #3
   5e6fc:	mov	r1, r6
   5e700:	mov	r3, r5
   5e704:	str	r0, [sp]
   5e708:	mov	r0, sl
   5e70c:	bl	6424c <fputs@plt+0x52e98>
   5e710:	ldr	r0, [sl]
   5e714:	ldrb	r0, [r0, #69]	; 0x45
   5e718:	cmp	r0, #0
   5e71c:	bne	5e738 <fputs@plt+0x4d384>
   5e720:	ldr	r1, [sl, #32]
   5e724:	ldr	r0, [sl, #4]
   5e728:	add	r1, r1, r1, lsl #2
   5e72c:	add	r0, r0, r1, lsl #2
   5e730:	mov	r1, #128	; 0x80
   5e734:	strb	r1, [r0, #-17]	; 0xffffffef
   5e738:	mov	r0, sl
   5e73c:	mov	r1, #77	; 0x4d
   5e740:	mov	r2, #3
   5e744:	mov	r3, #0
   5e748:	str	r7, [sp]
   5e74c:	bl	4a1bc <fputs@plt+0x38e08>
   5e750:	mov	r4, r0
   5e754:	mov	r0, sl
   5e758:	mov	r1, #37	; 0x25
   5e75c:	mov	r2, #1
   5e760:	mvn	r3, #0
   5e764:	str	r7, [sp]
   5e768:	bl	4a1bc <fputs@plt+0x38e08>
   5e76c:	ldr	r0, [r6, #4]
   5e770:	ldr	r2, [r6]
   5e774:	movw	r1, #10038	; 0x2736
   5e778:	movt	r1, #9
   5e77c:	ldr	r3, [r0, r5, lsl #4]
   5e780:	mov	r0, r8
   5e784:	bl	1d380 <fputs@plt+0xbfcc>
   5e788:	mov	r6, r0
   5e78c:	mov	r0, sl
   5e790:	mov	r1, #97	; 0x61
   5e794:	mov	r2, #0
   5e798:	mov	r3, #3
   5e79c:	str	r7, [sp]
   5e7a0:	bl	4a1bc <fputs@plt+0x38e08>
   5e7a4:	mov	r1, r0
   5e7a8:	mov	r0, sl
   5e7ac:	mov	r2, r6
   5e7b0:	mvn	r3, #0
   5e7b4:	bl	1d530 <fputs@plt+0xc17c>
   5e7b8:	mov	r0, sl
   5e7bc:	mov	r1, #33	; 0x21
   5e7c0:	mov	r2, #3
   5e7c4:	mov	r3, #1
   5e7c8:	str	r7, [sp]
   5e7cc:	bl	4a1bc <fputs@plt+0x38e08>
   5e7d0:	mov	r0, sl
   5e7d4:	mov	r1, #138	; 0x8a
   5e7d8:	mov	r2, #1
   5e7dc:	mov	r3, #0
   5e7e0:	str	r7, [sp]
   5e7e4:	bl	4a1bc <fputs@plt+0x38e08>
   5e7e8:	mov	r6, r0
   5e7ec:	mov	r0, sl
   5e7f0:	mov	r1, #21
   5e7f4:	mov	r2, #0
   5e7f8:	mov	r3, #0
   5e7fc:	str	r7, [sp]
   5e800:	bl	4a1bc <fputs@plt+0x38e08>
   5e804:	ldr	r0, [sl, #32]
   5e808:	ldr	r2, [sl, #24]
   5e80c:	sub	r1, r0, #1
   5e810:	str	r1, [r2, #96]	; 0x60
   5e814:	ldr	r3, [sl]
   5e818:	ldrb	r3, [r3, #69]	; 0x45
   5e81c:	cmp	r3, #0
   5e820:	beq	5e83c <fputs@plt+0x4d488>
   5e824:	movw	r3, #35320	; 0x89f8
   5e828:	movt	r3, #10
   5e82c:	str	r0, [r3, #8]
   5e830:	str	r1, [r2, #96]	; 0x60
   5e834:	mov	r1, r3
   5e838:	b	5e86c <fputs@plt+0x4d4b8>
   5e83c:	ldr	r7, [sl, #4]
   5e840:	cmp	r4, #0
   5e844:	movlt	r4, r1
   5e848:	cmp	r6, #0
   5e84c:	add	r3, r4, r4, lsl #2
   5e850:	movlt	r6, r1
   5e854:	add	r3, r7, r3, lsl #2
   5e858:	str	r0, [r3, #8]
   5e85c:	str	r1, [r2, #96]	; 0x60
   5e860:	add	r1, r6, r6, lsl #2
   5e864:	add	r1, r7, r1, lsl #2
   5e868:	mov	r7, #0
   5e86c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   5e870:	str	r0, [r1, #8]
   5e874:	ldrh	r0, [r6, #34]	; 0x22
   5e878:	add	r5, r5, #1
   5e87c:	sxth	r1, r0
   5e880:	cmp	r5, r1
   5e884:	blt	5e6d4 <fputs@plt+0x4d320>
   5e888:	ldr	r6, [r6, #8]
   5e88c:	cmp	r6, #0
   5e890:	beq	5ecf0 <fputs@plt+0x4d93c>
   5e894:	mvn	r0, #0
   5e898:	mov	r7, #0
   5e89c:	mov	r8, #0
   5e8a0:	str	r0, [fp, #-72]	; 0xffffffb8
   5e8a4:	mov	r0, sl
   5e8a8:	bl	62b34 <fputs@plt+0x51780>
   5e8ac:	mov	r4, r0
   5e8b0:	ldr	r0, [fp, #-84]	; 0xffffffac
   5e8b4:	cmp	r0, r6
   5e8b8:	beq	5ece0 <fputs@plt+0x4d92c>
   5e8bc:	mov	r1, r9
   5e8c0:	mov	r9, #0
   5e8c4:	sub	r0, fp, #68	; 0x44
   5e8c8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5e8cc:	mov	r3, #0
   5e8d0:	str	r9, [sp]
   5e8d4:	stmib	sp, {r0, r7}
   5e8d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e8dc:	str	r0, [sp, #12]
   5e8e0:	mov	r0, r1
   5e8e4:	mov	r1, r6
   5e8e8:	bl	6c0c8 <fputs@plt+0x5ad14>
   5e8ec:	mov	r5, r0
   5e8f0:	add	r2, r8, #8
   5e8f4:	mov	r0, sl
   5e8f8:	mov	r1, #37	; 0x25
   5e8fc:	mov	r3, #1
   5e900:	str	r9, [sp]
   5e904:	bl	4a1bc <fputs@plt+0x38e08>
   5e908:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5e90c:	ldrh	r7, [r6, #52]	; 0x34
   5e910:	mov	r1, #69	; 0x45
   5e914:	mov	r3, r4
   5e918:	str	r5, [fp, #-72]	; 0xffffffb8
   5e91c:	str	r5, [sp]
   5e920:	add	r2, r0, r8
   5e924:	mov	r0, sl
   5e928:	bl	4a1bc <fputs@plt+0x38e08>
   5e92c:	mov	r4, r0
   5e930:	mov	r0, sl
   5e934:	mov	r2, r7
   5e938:	mvn	r3, #13
   5e93c:	mov	r1, r4
   5e940:	bl	1d530 <fputs@plt+0xc17c>
   5e944:	mov	r0, sl
   5e948:	mov	r1, #37	; 0x25
   5e94c:	mov	r2, #1
   5e950:	mvn	r3, #0
   5e954:	str	r9, [sp]
   5e958:	bl	4a1bc <fputs@plt+0x38e08>
   5e95c:	mov	r0, sl
   5e960:	mov	r1, #97	; 0x61
   5e964:	mov	r2, #0
   5e968:	mov	r3, #3
   5e96c:	str	r9, [sp]
   5e970:	bl	4a1bc <fputs@plt+0x38e08>
   5e974:	movw	r2, #10058	; 0x274a
   5e978:	mov	r1, r0
   5e97c:	mov	r0, sl
   5e980:	mov	r3, #0
   5e984:	movt	r2, #9
   5e988:	bl	1d530 <fputs@plt+0xc17c>
   5e98c:	mov	r5, #3
   5e990:	mov	r0, sl
   5e994:	mov	r1, #94	; 0x5e
   5e998:	mov	r2, #7
   5e99c:	mov	r3, #3
   5e9a0:	str	r5, [sp]
   5e9a4:	bl	4a1bc <fputs@plt+0x38e08>
   5e9a8:	mov	r0, sl
   5e9ac:	mov	r1, #97	; 0x61
   5e9b0:	mov	r2, #0
   5e9b4:	mov	r3, #4
   5e9b8:	str	r9, [sp]
   5e9bc:	bl	4a1bc <fputs@plt+0x38e08>
   5e9c0:	movw	r2, #10063	; 0x274f
   5e9c4:	mov	r1, r0
   5e9c8:	mov	r0, sl
   5e9cc:	mov	r3, #0
   5e9d0:	movt	r2, #9
   5e9d4:	bl	1d530 <fputs@plt+0xc17c>
   5e9d8:	mov	r0, sl
   5e9dc:	mov	r1, #94	; 0x5e
   5e9e0:	mov	r2, #4
   5e9e4:	mov	r3, #3
   5e9e8:	str	r5, [sp]
   5e9ec:	bl	4a1bc <fputs@plt+0x38e08>
   5e9f0:	ldr	r7, [r6]
   5e9f4:	mov	r0, sl
   5e9f8:	mov	r1, #97	; 0x61
   5e9fc:	mov	r2, #0
   5ea00:	mov	r3, #4
   5ea04:	str	r9, [sp]
   5ea08:	bl	4a1bc <fputs@plt+0x38e08>
   5ea0c:	mov	r1, r0
   5ea10:	mov	r0, sl
   5ea14:	mov	r2, r7
   5ea18:	mov	r3, #0
   5ea1c:	str	r1, [sp, #76]	; 0x4c
   5ea20:	bl	1d530 <fputs@plt+0xc17c>
   5ea24:	mov	r0, sl
   5ea28:	mov	r1, #94	; 0x5e
   5ea2c:	mov	r2, #4
   5ea30:	mov	r3, #3
   5ea34:	str	r5, [sp]
   5ea38:	bl	4a1bc <fputs@plt+0x38e08>
   5ea3c:	mov	r0, sl
   5ea40:	mov	r1, #33	; 0x21
   5ea44:	mov	r2, #3
   5ea48:	mov	r3, #1
   5ea4c:	str	r9, [sp]
   5ea50:	bl	4a1bc <fputs@plt+0x38e08>
   5ea54:	mov	r0, sl
   5ea58:	mov	r1, #138	; 0x8a
   5ea5c:	mov	r2, #1
   5ea60:	mov	r3, #0
   5ea64:	str	r9, [sp]
   5ea68:	bl	4a1bc <fputs@plt+0x38e08>
   5ea6c:	str	r0, [sp, #72]	; 0x48
   5ea70:	mov	r0, sl
   5ea74:	mov	r1, #21
   5ea78:	mov	r2, #0
   5ea7c:	mov	r3, #0
   5ea80:	mov	r7, sl
   5ea84:	mov	r5, #0
   5ea88:	str	r9, [sp]
   5ea8c:	bl	4a1bc <fputs@plt+0x38e08>
   5ea90:	ldr	r0, [sl, #32]
   5ea94:	ldr	r1, [sl, #24]
   5ea98:	movw	r7, #35320	; 0x89f8
   5ea9c:	movt	r7, #10
   5eaa0:	sub	r2, r0, #1
   5eaa4:	str	r2, [r1, #96]!	; 0x60
   5eaa8:	ldr	r3, [sl]
   5eaac:	ldrb	r3, [r3, #69]	; 0x45
   5eab0:	cmp	r3, #0
   5eab4:	bne	5eacc <fputs@plt+0x4d718>
   5eab8:	cmp	r4, #0
   5eabc:	movlt	r4, r2
   5eac0:	add	r7, r4, r4, lsl #2
   5eac4:	ldr	r4, [sl, #4]
   5eac8:	add	r7, r4, r7, lsl #2
   5eacc:	str	r0, [r7, #8]
   5ead0:	ldrb	r7, [r6, #54]	; 0x36
   5ead4:	cmp	r7, #0
   5ead8:	beq	5ec9c <fputs@plt+0x4d8e8>
   5eadc:	mov	r0, sl
   5eae0:	bl	62b34 <fputs@plt+0x51780>
   5eae4:	mov	r9, r0
   5eae8:	ldrh	r0, [r6, #50]	; 0x32
   5eaec:	cmp	r0, #0
   5eaf0:	beq	5eb5c <fputs@plt+0x4d7a8>
   5eaf4:	mov	r4, #0
   5eaf8:	mov	r7, #0
   5eafc:	ldr	r1, [r6, #4]
   5eb00:	add	r1, r1, r4
   5eb04:	ldrsh	r1, [r1]
   5eb08:	cmp	r1, #0
   5eb0c:	blt	5eb28 <fputs@plt+0x4d774>
   5eb10:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5eb14:	ldr	r2, [r2, #4]
   5eb18:	add	r1, r2, r1, lsl #4
   5eb1c:	ldrb	r1, [r1, #12]
   5eb20:	cmp	r1, #0
   5eb24:	bne	5eb48 <fputs@plt+0x4d794>
   5eb28:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5eb2c:	mov	r1, #76	; 0x4c
   5eb30:	mov	r3, r9
   5eb34:	str	r5, [sp]
   5eb38:	add	r2, r0, r7
   5eb3c:	mov	r0, sl
   5eb40:	bl	4a1bc <fputs@plt+0x38e08>
   5eb44:	ldrh	r0, [r6, #50]	; 0x32
   5eb48:	add	r7, r7, #1
   5eb4c:	uxth	r1, r0
   5eb50:	add	r4, r4, #2
   5eb54:	cmp	r7, r1
   5eb58:	bcc	5eafc <fputs@plt+0x4d748>
   5eb5c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5eb60:	mov	r7, #0
   5eb64:	mov	r1, #7
   5eb68:	mov	r3, #0
   5eb6c:	str	r7, [sp]
   5eb70:	add	r2, r0, r8
   5eb74:	mov	r0, sl
   5eb78:	bl	4a1bc <fputs@plt+0x38e08>
   5eb7c:	mov	r4, r0
   5eb80:	mov	r0, sl
   5eb84:	mov	r1, #13
   5eb88:	mov	r2, #0
   5eb8c:	mov	r3, r9
   5eb90:	str	r7, [sp]
   5eb94:	bl	4a1bc <fputs@plt+0x38e08>
   5eb98:	ldr	r0, [sl, #32]
   5eb9c:	ldr	r2, [sl, #24]
   5eba0:	sub	r1, r0, #1
   5eba4:	str	r1, [r2, #96]	; 0x60
   5eba8:	ldr	r2, [sl]
   5ebac:	ldrb	r2, [r2, #69]	; 0x45
   5ebb0:	cmp	r2, #0
   5ebb4:	movw	r2, #35320	; 0x89f8
   5ebb8:	movt	r2, #10
   5ebbc:	bne	5ebd4 <fputs@plt+0x4d820>
   5ebc0:	ldr	r2, [sl, #4]
   5ebc4:	cmp	r4, #0
   5ebc8:	movge	r1, r4
   5ebcc:	add	r1, r1, r1, lsl #2
   5ebd0:	add	r2, r2, r1, lsl #2
   5ebd4:	str	r0, [r2, #8]
   5ebd8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   5ebdc:	mov	r3, r9
   5ebe0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5ebe4:	ldrh	r4, [r6, #50]	; 0x32
   5ebe8:	str	r1, [sp]
   5ebec:	mov	r1, #115	; 0x73
   5ebf0:	add	r2, r0, r8
   5ebf4:	mov	r0, sl
   5ebf8:	bl	4a1bc <fputs@plt+0x38e08>
   5ebfc:	mov	r1, r0
   5ec00:	mov	r0, sl
   5ec04:	mov	r2, r4
   5ec08:	mvn	r3, #13
   5ec0c:	bl	1d530 <fputs@plt+0xc17c>
   5ec10:	mov	r0, sl
   5ec14:	mov	r1, #37	; 0x25
   5ec18:	mov	r2, #1
   5ec1c:	mvn	r3, #0
   5ec20:	str	r7, [sp]
   5ec24:	bl	4a1bc <fputs@plt+0x38e08>
   5ec28:	mov	r0, sl
   5ec2c:	mov	r1, #97	; 0x61
   5ec30:	mov	r2, #0
   5ec34:	mov	r3, #3
   5ec38:	str	r7, [sp]
   5ec3c:	bl	4a1bc <fputs@plt+0x38e08>
   5ec40:	movw	r2, #10084	; 0x2764
   5ec44:	mov	r1, r0
   5ec48:	mov	r0, sl
   5ec4c:	mov	r3, #0
   5ec50:	movt	r2, #9
   5ec54:	bl	1d530 <fputs@plt+0xc17c>
   5ec58:	ldr	r3, [sp, #76]	; 0x4c
   5ec5c:	mov	r0, sl
   5ec60:	mov	r1, #13
   5ec64:	mov	r2, #0
   5ec68:	str	r7, [sp]
   5ec6c:	bl	4a1bc <fputs@plt+0x38e08>
   5ec70:	ldr	r1, [sl, #24]
   5ec74:	ldr	r0, [r1, #120]	; 0x78
   5ec78:	cmp	r0, #0
   5ec7c:	ldrne	r2, [sl, #32]
   5ec80:	mvnne	r3, r9
   5ec84:	strne	r2, [r0, r3, lsl #2]
   5ec88:	ldr	r0, [sl, #32]
   5ec8c:	sub	r2, r0, #1
   5ec90:	str	r2, [r1, #96]!	; 0x60
   5ec94:	ldr	r3, [sl]
   5ec98:	ldrb	r3, [r3, #69]	; 0x45
   5ec9c:	ldr	r9, [sp, #80]	; 0x50
   5eca0:	str	r2, [r1]
   5eca4:	movw	r1, #35320	; 0x89f8
   5eca8:	cmp	r3, #0
   5ecac:	movt	r1, #10
   5ecb0:	bne	5eccc <fputs@plt+0x4d918>
   5ecb4:	ldr	r1, [sp, #72]	; 0x48
   5ecb8:	cmp	r1, #0
   5ecbc:	movge	r2, r1
   5ecc0:	add	r1, r2, r2, lsl #2
   5ecc4:	ldr	r2, [sl, #4]
   5ecc8:	add	r1, r2, r1, lsl #2
   5eccc:	str	r0, [r1, #8]
   5ecd0:	mov	r0, r9
   5ecd4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   5ecd8:	bl	6c33c <fputs@plt+0x5af88>
   5ecdc:	mov	r7, r6
   5ece0:	ldr	r6, [r6, #20]
   5ece4:	add	r8, r8, #1
   5ece8:	cmp	r6, #0
   5ecec:	bne	5e8a4 <fputs@plt+0x4d4f0>
   5ecf0:	ldr	r4, [sp, #60]	; 0x3c
   5ecf4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5ecf8:	mov	r7, #0
   5ecfc:	mov	r0, sl
   5ed00:	mov	r1, #7
   5ed04:	str	r7, [sp]
   5ed08:	mov	r3, r4
   5ed0c:	bl	4a1bc <fputs@plt+0x38e08>
   5ed10:	ldr	r0, [sl, #32]
   5ed14:	ldr	r2, [sl, #24]
   5ed18:	sub	r1, r0, #1
   5ed1c:	str	r1, [r2, #96]	; 0x60
   5ed20:	ldr	r2, [sl]
   5ed24:	ldrb	r2, [r2, #69]	; 0x45
   5ed28:	cmp	r2, #0
   5ed2c:	movw	r2, #35320	; 0x89f8
   5ed30:	movt	r2, #10
   5ed34:	bne	5ed4c <fputs@plt+0x4d998>
   5ed38:	subs	r2, r4, #1
   5ed3c:	movlt	r2, r1
   5ed40:	add	r1, r2, r2, lsl #2
   5ed44:	ldr	r2, [sl, #4]
   5ed48:	add	r2, r2, r1, lsl #2
   5ed4c:	str	r0, [r2, #8]
   5ed50:	mov	r0, sl
   5ed54:	mov	r1, #97	; 0x61
   5ed58:	mov	r2, #0
   5ed5c:	mov	r3, #2
   5ed60:	str	r7, [sp]
   5ed64:	bl	4a1bc <fputs@plt+0x38e08>
   5ed68:	movw	r2, #10111	; 0x277f
   5ed6c:	mov	r1, r0
   5ed70:	mov	r0, sl
   5ed74:	mov	r3, #0
   5ed78:	movt	r2, #9
   5ed7c:	bl	1d530 <fputs@plt+0xc17c>
   5ed80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5ed84:	ldr	r8, [sp, #88]	; 0x58
   5ed88:	ldr	r6, [r0, #8]
   5ed8c:	cmp	r6, #0
   5ed90:	beq	5eec8 <fputs@plt+0x4db14>
   5ed94:	mov	r4, #8
   5ed98:	ldr	r0, [fp, #-84]	; 0xffffffac
   5ed9c:	cmp	r0, r6
   5eda0:	beq	5eeb8 <fputs@plt+0x4db04>
   5eda4:	ldr	r5, [sl, #32]
   5eda8:	mov	r0, sl
   5edac:	mov	r1, #138	; 0x8a
   5edb0:	mov	r2, #1
   5edb4:	str	r7, [sp]
   5edb8:	add	r3, r5, #2
   5edbc:	bl	4a1bc <fputs@plt+0x38e08>
   5edc0:	mov	r0, sl
   5edc4:	mov	r1, #21
   5edc8:	mov	r2, #0
   5edcc:	mov	r3, #0
   5edd0:	str	r7, [sp]
   5edd4:	bl	4a1bc <fputs@plt+0x38e08>
   5edd8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5eddc:	mov	r1, #50	; 0x32
   5ede0:	mov	r3, #3
   5ede4:	str	r7, [sp]
   5ede8:	add	r0, r4, r0
   5edec:	sub	r2, r0, #8
   5edf0:	mov	r0, sl
   5edf4:	bl	4a1bc <fputs@plt+0x38e08>
   5edf8:	mov	r0, #3
   5edfc:	add	r3, r5, #8
   5ee00:	mov	r1, #79	; 0x4f
   5ee04:	mov	r2, r4
   5ee08:	str	r0, [sp]
   5ee0c:	mov	r0, sl
   5ee10:	bl	4a1bc <fputs@plt+0x38e08>
   5ee14:	ldr	r0, [sl]
   5ee18:	ldrb	r0, [r0, #69]	; 0x45
   5ee1c:	cmp	r0, #0
   5ee20:	bne	5ee3c <fputs@plt+0x4da88>
   5ee24:	ldr	r1, [sl, #32]
   5ee28:	ldr	r0, [sl, #4]
   5ee2c:	add	r1, r1, r1, lsl #2
   5ee30:	add	r0, r0, r1, lsl #2
   5ee34:	mov	r1, #144	; 0x90
   5ee38:	strb	r1, [r0, #-17]	; 0xffffffef
   5ee3c:	mov	r0, sl
   5ee40:	mov	r1, #37	; 0x25
   5ee44:	mov	r2, #1
   5ee48:	mvn	r3, #0
   5ee4c:	str	r7, [sp]
   5ee50:	bl	4a1bc <fputs@plt+0x38e08>
   5ee54:	ldr	r5, [r6]
   5ee58:	mov	r0, sl
   5ee5c:	mov	r1, #97	; 0x61
   5ee60:	mov	r2, #0
   5ee64:	mov	r3, #3
   5ee68:	str	r7, [sp]
   5ee6c:	bl	4a1bc <fputs@plt+0x38e08>
   5ee70:	mov	r1, r0
   5ee74:	mov	r0, sl
   5ee78:	mov	r2, r5
   5ee7c:	mov	r3, #0
   5ee80:	bl	1d530 <fputs@plt+0xc17c>
   5ee84:	mov	r0, #7
   5ee88:	mov	r1, #94	; 0x5e
   5ee8c:	mov	r2, #3
   5ee90:	mov	r3, #2
   5ee94:	str	r0, [sp]
   5ee98:	mov	r0, sl
   5ee9c:	bl	4a1bc <fputs@plt+0x38e08>
   5eea0:	mov	r0, sl
   5eea4:	mov	r1, #33	; 0x21
   5eea8:	mov	r2, #7
   5eeac:	mov	r3, #1
   5eeb0:	str	r7, [sp]
   5eeb4:	bl	4a1bc <fputs@plt+0x38e08>
   5eeb8:	ldr	r6, [r6, #20]
   5eebc:	add	r4, r4, #1
   5eec0:	cmp	r6, #0
   5eec4:	bne	5ed98 <fputs@plt+0x4d9e4>
   5eec8:	ldr	r0, [sp, #64]	; 0x40
   5eecc:	ldr	r0, [r0]
   5eed0:	cmp	r0, #0
   5eed4:	bne	5e4f8 <fputs@plt+0x4d144>
   5eed8:	ldr	r1, [sp, #56]	; 0x38
   5eedc:	ldr	r0, [r8, #20]
   5eee0:	mov	r2, r1
   5eee4:	add	r2, r1, #1
   5eee8:	cmp	r2, r0
   5eeec:	mov	r1, r2
   5eef0:	str	r2, [sp, #56]	; 0x38
   5eef4:	blt	5e1dc <fputs@plt+0x4ce28>
   5eef8:	movw	r2, #61288	; 0xef68
   5eefc:	mov	r0, sl
   5ef00:	mov	r1, #4
   5ef04:	movt	r2, #8
   5ef08:	bl	1d444 <fputs@plt+0xc090>
   5ef0c:	cmp	r0, #0
   5ef10:	beq	5cd8c <fputs@plt+0x4b9d8>
   5ef14:	mov	r1, #254	; 0xfe
   5ef18:	strb	r1, [r0, #41]	; 0x29
   5ef1c:	movw	r1, #10140	; 0x279c
   5ef20:	movt	r1, #9
   5ef24:	str	r1, [r0, #56]	; 0x38
   5ef28:	ldr	r1, [sp, #48]	; 0x30
   5ef2c:	rsb	r1, r1, #0
   5ef30:	str	r1, [r0, #8]
   5ef34:	b	5cd8c <fputs@plt+0x4b9d8>
   5ef38:	movw	r0, #9659	; 0x25bb
   5ef3c:	sub	r2, fp, #56	; 0x38
   5ef40:	mov	r1, #1
   5ef44:	movt	r0, #9
   5ef48:	str	r0, [fp, #-56]	; 0xffffffc8
   5ef4c:	mov	r0, sl
   5ef50:	bl	80fd4 <fputs@plt+0x6fc20>
   5ef54:	ldr	r0, [sp, #84]	; 0x54
   5ef58:	ldr	r4, [fp, #-84]	; 0xffffffac
   5ef5c:	cmp	r0, #0
   5ef60:	beq	5efa0 <fputs@plt+0x4dbec>
   5ef64:	ldr	r0, [sp, #84]	; 0x54
   5ef68:	bl	111f8 <strlen@plt>
   5ef6c:	movw	r7, #51444	; 0xc8f4
   5ef70:	bic	r5, r0, #-1073741824	; 0xc0000000
   5ef74:	mov	r6, #0
   5ef78:	movt	r7, #8
   5ef7c:	ldr	r1, [r7, r6, lsl #2]
   5ef80:	ldr	r0, [sp, #84]	; 0x54
   5ef84:	mov	r2, r5
   5ef88:	bl	1343c <fputs@plt+0x2088>
   5ef8c:	cmp	r0, #0
   5ef90:	beq	5efc0 <fputs@plt+0x4dc0c>
   5ef94:	add	r6, r6, #1
   5ef98:	cmp	r6, #6
   5ef9c:	bne	5ef7c <fputs@plt+0x4dbc8>
   5efa0:	ldr	r0, [r4, #4]
   5efa4:	mvn	r6, #0
   5efa8:	cmp	r0, #0
   5efac:	bne	5efc0 <fputs@plt+0x4dc0c>
   5efb0:	mov	r0, #1
   5efb4:	str	r0, [r4, #4]
   5efb8:	mov	r0, #0
   5efbc:	str	r0, [sp, #68]	; 0x44
   5efc0:	ldr	r0, [sp, #88]	; 0x58
   5efc4:	ldr	r5, [r0, #20]
   5efc8:	cmp	r5, #1
   5efcc:	blt	5f06c <fputs@plt+0x4dcb8>
   5efd0:	ldr	r0, [sp, #68]	; 0x44
   5efd4:	mov	r8, #1
   5efd8:	add	r7, r0, #1
   5efdc:	ldr	r1, [sp, #88]	; 0x58
   5efe0:	mov	r0, r5
   5efe4:	ldr	r1, [r1, #16]
   5efe8:	add	r1, r1, r5, lsl #4
   5efec:	sub	r5, r5, #1
   5eff0:	ldr	r1, [r1, #-12]
   5eff4:	cmp	r1, #0
   5eff8:	beq	5f060 <fputs@plt+0x4dcac>
   5effc:	cmp	r7, r0
   5f000:	ldrne	r1, [r4, #4]
   5f004:	cmpne	r1, #0
   5f008:	bne	5f060 <fputs@plt+0x4dcac>
   5f00c:	ldr	r1, [sl, #96]	; 0x60
   5f010:	cmp	r0, #2
   5f014:	orr	r1, r1, r8, lsl r5
   5f018:	str	r1, [sl, #96]	; 0x60
   5f01c:	beq	5f048 <fputs@plt+0x4dc94>
   5f020:	ldr	r1, [sl]
   5f024:	ldr	r1, [r1, #16]
   5f028:	add	r0, r1, r0, lsl #4
   5f02c:	ldr	r0, [r0, #-12]
   5f030:	ldrb	r0, [r0, #9]
   5f034:	cmp	r0, #0
   5f038:	ldrne	r1, [sl, #100]	; 0x64
   5f03c:	lslne	r0, r8, r5
   5f040:	orrne	r0, r1, r0
   5f044:	strne	r0, [sl, #100]	; 0x64
   5f048:	mov	r0, sl
   5f04c:	mov	r1, #9
   5f050:	mov	r2, r5
   5f054:	mov	r3, #1
   5f058:	str	r6, [sp]
   5f05c:	bl	4a1bc <fputs@plt+0x38e08>
   5f060:	add	r0, r5, #1
   5f064:	cmp	r0, #1
   5f068:	bgt	5efdc <fputs@plt+0x4dc28>
   5f06c:	mov	r0, #0
   5f070:	mov	r1, #33	; 0x21
   5f074:	mov	r2, #1
   5f078:	mov	r3, #1
   5f07c:	str	r0, [sp]
   5f080:	mov	r0, sl
   5f084:	b	5fe04 <fputs@plt+0x4ea50>
   5f088:	ldr	r0, [sp, #68]	; 0x44
   5f08c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f090:	mvn	r5, #0
   5f094:	add	r0, r1, r0, lsl #4
   5f098:	ldr	r0, [r0, #4]
   5f09c:	ldr	r0, [r0, #4]
   5f0a0:	ldr	r4, [r0]
   5f0a4:	subs	r0, r5, #1
   5f0a8:	str	r0, [fp, #-56]	; 0xffffffc8
   5f0ac:	ldr	r0, [sp, #84]	; 0x54
   5f0b0:	sbc	r1, r5, #0
   5f0b4:	str	r1, [fp, #-52]	; 0xffffffcc
   5f0b8:	cmp	r0, #0
   5f0bc:	beq	5f914 <fputs@plt+0x4e560>
   5f0c0:	sub	r1, fp, #56	; 0x38
   5f0c4:	bl	23394 <fputs@plt+0x11fe0>
   5f0c8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5f0cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5f0d0:	subs	r0, r2, r5
   5f0d4:	sbcs	r0, r3, r5
   5f0d8:	mvnlt	r2, #0
   5f0dc:	mvnlt	r3, #0
   5f0e0:	strlt	r5, [fp, #-56]	; 0xffffffc8
   5f0e4:	strlt	r5, [fp, #-52]	; 0xffffffcc
   5f0e8:	strd	r2, [r4, #168]	; 0xa8
   5f0ec:	ldr	r0, [r4, #216]	; 0xd8
   5f0f0:	cmp	r0, #0
   5f0f4:	strdne	r2, [r0, #16]
   5f0f8:	b	5f918 <fputs@plt+0x4e564>
   5f0fc:	ldr	r5, [sp, #84]	; 0x54
   5f100:	ldr	r6, [sp, #68]	; 0x44
   5f104:	ldr	r4, [fp, #-84]	; 0xffffffac
   5f108:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5f10c:	cmp	r5, #0
   5f110:	beq	5f144 <fputs@plt+0x4dd90>
   5f114:	movw	r1, #9636	; 0x25a4
   5f118:	mov	r0, r5
   5f11c:	movt	r1, #9
   5f120:	bl	15fac <fputs@plt+0x4bf8>
   5f124:	cmp	r0, #0
   5f128:	beq	5fb08 <fputs@plt+0x4e754>
   5f12c:	movw	r1, #9629	; 0x259d
   5f130:	mov	r0, r5
   5f134:	movt	r1, #9
   5f138:	bl	15fac <fputs@plt+0x4bf8>
   5f13c:	cmp	r0, #0
   5f140:	beq	5fce0 <fputs@plt+0x4e92c>
   5f144:	ldr	r1, [r4, #4]
   5f148:	mvn	r0, #0
   5f14c:	cmp	r1, #0
   5f150:	bne	5fd74 <fputs@plt+0x4e9c0>
   5f154:	ldr	r0, [sp, #88]	; 0x58
   5f158:	add	r0, r0, #71	; 0x47
   5f15c:	b	60138 <fputs@plt+0x4ed84>
   5f160:	ldr	r6, [sp, #80]	; 0x50
   5f164:	ldr	r5, [sp, #68]	; 0x44
   5f168:	mov	r0, r6
   5f16c:	mov	r1, r5
   5f170:	bl	66394 <fputs@plt+0x54fe0>
   5f174:	ldr	r0, [r6, #76]	; 0x4c
   5f178:	add	r4, r0, #1
   5f17c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5f180:	str	r4, [r6, #76]	; 0x4c
   5f184:	ldrb	r0, [r0]
   5f188:	orr	r0, r0, #32
   5f18c:	cmp	r0, #112	; 0x70
   5f190:	bne	5f738 <fputs@plt+0x4e384>
   5f194:	mov	r0, #0
   5f198:	mov	r1, #156	; 0x9c
   5f19c:	str	r0, [sp]
   5f1a0:	mov	r0, sl
   5f1a4:	b	5ffec <fputs@plt+0x4ec38>
   5f1a8:	ldr	r0, [sp, #84]	; 0x54
   5f1ac:	ldr	r7, [sp, #88]	; 0x58
   5f1b0:	ldr	r8, [fp, #-72]	; 0xffffffb8
   5f1b4:	ldr	r4, [fp, #-84]	; 0xffffffac
   5f1b8:	cmp	r0, #0
   5f1bc:	beq	5fba4 <fputs@plt+0x4e7f0>
   5f1c0:	ldr	r0, [sp, #84]	; 0x54
   5f1c4:	sub	r1, fp, #56	; 0x38
   5f1c8:	bl	23394 <fputs@plt+0x11fe0>
   5f1cc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   5f1d0:	cmn	r1, #1
   5f1d4:	ble	5fb18 <fputs@plt+0x4e764>
   5f1d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f1dc:	b	5fb2c <fputs@plt+0x4e778>
   5f1e0:	ldr	r0, [sp, #68]	; 0x44
   5f1e4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f1e8:	add	r0, r1, r0, lsl #4
   5f1ec:	ldr	r4, [r0, #4]
   5f1f0:	ldr	r0, [sp, #84]	; 0x54
   5f1f4:	cmp	r0, #0
   5f1f8:	beq	5f924 <fputs@plt+0x4e570>
   5f1fc:	mov	r1, #0
   5f200:	str	r1, [fp, #-56]	; 0xffffffc8
   5f204:	sub	r1, fp, #56	; 0x38
   5f208:	bl	475e4 <fputs@plt+0x36230>
   5f20c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f210:	ldr	r0, [sp, #88]	; 0x58
   5f214:	mvn	r2, #0
   5f218:	mov	r3, #0
   5f21c:	str	r1, [r0, #76]	; 0x4c
   5f220:	mov	r0, r4
   5f224:	bl	23064 <fputs@plt+0x11cb0>
   5f228:	cmp	r0, #7
   5f22c:	bne	5cd8c <fputs@plt+0x4b9d8>
   5f230:	ldr	r0, [sp, #88]	; 0x58
   5f234:	ldrb	r0, [r0, #69]	; 0x45
   5f238:	cmp	r0, #0
   5f23c:	bne	5cd8c <fputs@plt+0x4b9d8>
   5f240:	ldr	r0, [sp, #88]	; 0x58
   5f244:	ldrb	r0, [r0, #70]	; 0x46
   5f248:	cmp	r0, #0
   5f24c:	bne	5cd8c <fputs@plt+0x4b9d8>
   5f250:	ldr	r1, [sp, #88]	; 0x58
   5f254:	mov	r0, #1
   5f258:	strb	r0, [r1, #69]	; 0x45
   5f25c:	ldr	r1, [r1, #164]	; 0xa4
   5f260:	cmp	r1, #1
   5f264:	ldrge	r1, [sp, #88]	; 0x58
   5f268:	strge	r0, [r1, #248]	; 0xf8
   5f26c:	ldr	r1, [sp, #88]	; 0x58
   5f270:	ldr	r0, [r1, #256]	; 0x100
   5f274:	add	r0, r0, #1
   5f278:	str	r0, [r1, #256]	; 0x100
   5f27c:	b	5cd8c <fputs@plt+0x4b9d8>
   5f280:	ldr	r0, [sp, #68]	; 0x44
   5f284:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f288:	mov	r4, #0
   5f28c:	add	r0, r1, r0, lsl #4
   5f290:	ldr	r6, [r0, #4]
   5f294:	ldr	r0, [sp, #84]	; 0x54
   5f298:	cmp	r0, #0
   5f29c:	beq	5f93c <fputs@plt+0x4e588>
   5f2a0:	mov	r1, #1
   5f2a4:	mov	r2, #0
   5f2a8:	mov	r9, #1
   5f2ac:	bl	80f00 <fputs@plt+0x6fb4c>
   5f2b0:	ldr	r1, [fp, #-84]	; 0xffffffac
   5f2b4:	cmp	r0, #0
   5f2b8:	mov	ip, r0
   5f2bc:	movwne	ip, #1
   5f2c0:	ldr	r1, [r1, #4]
   5f2c4:	cmp	r1, #0
   5f2c8:	bne	5f944 <fputs@plt+0x4e590>
   5f2cc:	ldr	r1, [sp, #88]	; 0x58
   5f2d0:	ldr	r2, [r1, #20]
   5f2d4:	cmp	r2, #1
   5f2d8:	blt	5f328 <fputs@plt+0x4df74>
   5f2dc:	ldr	r1, [sp, #88]	; 0x58
   5f2e0:	mov	r4, #0
   5f2e4:	movw	lr, #65531	; 0xfffb
   5f2e8:	ldr	r1, [r1, #16]
   5f2ec:	add	r3, r1, #4
   5f2f0:	ldr	r1, [r3, r4, lsl #4]
   5f2f4:	cmp	r1, #0
   5f2f8:	beq	5f31c <fputs@plt+0x4df68>
   5f2fc:	ldm	r1, {r5, r7}
   5f300:	cmp	r0, #0
   5f304:	ldrh	r1, [r7, #22]
   5f308:	and	r8, r1, lr
   5f30c:	orrne	r1, r1, #4
   5f310:	strh	r8, [r7, #22]
   5f314:	str	r5, [r7, #4]
   5f318:	strhne	r1, [r7, #22]
   5f31c:	add	r4, r4, #1
   5f320:	cmp	r4, r2
   5f324:	blt	5f2f0 <fputs@plt+0x4df3c>
   5f328:	mov	r4, #0
   5f32c:	b	5f944 <fputs@plt+0x4e590>
   5f330:	ldr	r0, [sp, #88]	; 0x58
   5f334:	bl	202ec <fputs@plt+0xef38>
   5f338:	b	5cd8c <fputs@plt+0x4b9d8>
   5f33c:	ldr	r0, [sp, #84]	; 0x54
   5f340:	cmp	r0, #0
   5f344:	beq	5f364 <fputs@plt+0x4dfb0>
   5f348:	sub	r1, fp, #56	; 0x38
   5f34c:	bl	23394 <fputs@plt+0x11fe0>
   5f350:	cmp	r0, #0
   5f354:	bne	5f364 <fputs@plt+0x4dfb0>
   5f358:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f35c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   5f360:	bl	141e0 <fputs@plt+0x2e2c>
   5f364:	bl	13da4 <fputs@plt+0x29f0>
   5f368:	movw	r1, #34800	; 0x87f0
   5f36c:	cmp	r0, #0
   5f370:	movt	r1, #10
   5f374:	ldrd	r2, [r1, #8]
   5f378:	mvn	r1, #0
   5f37c:	movne	r2, r1
   5f380:	movne	r3, r1
   5f384:	movw	r1, #10295	; 0x2837
   5f388:	movt	r1, #9
   5f38c:	b	5fe2c <fputs@plt+0x4ea78>
   5f390:	ldr	r5, [sp, #80]	; 0x50
   5f394:	mov	r0, r5
   5f398:	bl	60898 <fputs@plt+0x4f4e4>
   5f39c:	mov	r4, r0
   5f3a0:	mov	r0, #4
   5f3a4:	str	r0, [r5, #76]	; 0x4c
   5f3a8:	mov	r0, r5
   5f3ac:	ldr	r5, [sp, #68]	; 0x44
   5f3b0:	mov	r1, r5
   5f3b4:	bl	66394 <fputs@plt+0x54fe0>
   5f3b8:	movw	r2, #17708	; 0x452c
   5f3bc:	mov	r0, r4
   5f3c0:	mov	r1, #4
   5f3c4:	movt	r2, #10
   5f3c8:	bl	80fd4 <fputs@plt+0x6fc20>
   5f3cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5f3d0:	add	r0, r0, r5, lsl #4
   5f3d4:	ldr	r0, [r0, #12]
   5f3d8:	ldr	r9, [r0, #16]
   5f3dc:	cmp	r9, #0
   5f3e0:	beq	5cd8c <fputs@plt+0x4b9d8>
   5f3e4:	movw	r8, #9898	; 0x26aa
   5f3e8:	movw	r6, #9899	; 0x26ab
   5f3ec:	mov	r5, #0
   5f3f0:	movt	r8, #9
   5f3f4:	movt	r6, #9
   5f3f8:	ldr	r7, [r9, #8]
   5f3fc:	mov	r2, r8
   5f400:	ldrsh	r0, [r7, #40]	; 0x28
   5f404:	ldrsh	r1, [r7, #38]	; 0x26
   5f408:	ldr	r3, [r7]
   5f40c:	str	r5, [sp]
   5f410:	stmib	sp, {r0, r1}
   5f414:	mov	r0, r4
   5f418:	mov	r1, #1
   5f41c:	bl	81044 <fputs@plt+0x6fc90>
   5f420:	mov	r0, r4
   5f424:	mov	r1, #33	; 0x21
   5f428:	mov	r2, #1
   5f42c:	mov	r3, #4
   5f430:	str	r5, [sp]
   5f434:	bl	4a1bc <fputs@plt+0x38e08>
   5f438:	ldr	r7, [r7, #8]
   5f43c:	b	5f480 <fputs@plt+0x4e0cc>
   5f440:	ldr	r1, [r7, #8]
   5f444:	ldrsh	r0, [r7, #48]	; 0x30
   5f448:	ldr	r3, [r7]
   5f44c:	mov	r2, r6
   5f450:	ldrsh	r1, [r1]
   5f454:	stm	sp, {r0, r1}
   5f458:	mov	r0, r4
   5f45c:	mov	r1, #2
   5f460:	bl	81044 <fputs@plt+0x6fc90>
   5f464:	mov	r0, r4
   5f468:	mov	r1, #33	; 0x21
   5f46c:	mov	r2, #1
   5f470:	mov	r3, #4
   5f474:	str	r5, [sp]
   5f478:	bl	4a1bc <fputs@plt+0x38e08>
   5f47c:	ldr	r7, [r7, #20]
   5f480:	cmp	r7, #0
   5f484:	bne	5f440 <fputs@plt+0x4e08c>
   5f488:	ldr	r9, [r9]
   5f48c:	cmp	r9, #0
   5f490:	bne	5f3f8 <fputs@plt+0x4e044>
   5f494:	b	5cd8c <fputs@plt+0x4b9d8>
   5f498:	ldr	r0, [sp, #84]	; 0x54
   5f49c:	cmp	r0, #0
   5f4a0:	beq	5f980 <fputs@plt+0x4e5cc>
   5f4a4:	ldr	r5, [sp, #88]	; 0x58
   5f4a8:	ldrb	r1, [r5, #67]	; 0x43
   5f4ac:	cmp	r1, #0
   5f4b0:	beq	5fc00 <fputs@plt+0x4e84c>
   5f4b4:	mov	r1, #0
   5f4b8:	mov	r2, #1
   5f4bc:	mov	r4, #1
   5f4c0:	bl	80f00 <fputs@plt+0x6fb4c>
   5f4c4:	ldr	r1, [sp, #68]	; 0x44
   5f4c8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5f4cc:	add	r0, r0, #1
   5f4d0:	ands	r0, r0, #7
   5f4d4:	movweq	r0, #1
   5f4d8:	add	r1, r2, r1, lsl #4
   5f4dc:	strb	r4, [r1, #9]
   5f4e0:	strb	r0, [r1, #8]
   5f4e4:	b	5fcd4 <fputs@plt+0x4e920>
   5f4e8:	ldr	r0, [sp, #84]	; 0x54
   5f4ec:	cmp	r0, #0
   5f4f0:	beq	5cd8c <fputs@plt+0x4b9d8>
   5f4f4:	ldr	r0, [sp, #88]	; 0x58
   5f4f8:	ldr	r1, [sp, #84]	; 0x54
   5f4fc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5f500:	bl	22808 <fputs@plt+0x11454>
   5f504:	cmp	r0, #0
   5f508:	str	r0, [fp, #-72]	; 0xffffffb8
   5f50c:	beq	5cd8c <fputs@plt+0x4b9d8>
   5f510:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5f514:	mov	r1, #0
   5f518:	str	r1, [fp, #-76]	; 0xffffffb4
   5f51c:	ldr	r0, [r0, #8]
   5f520:	b	5f538 <fputs@plt+0x4e184>
   5f524:	ldrb	r1, [r0, #55]	; 0x37
   5f528:	and	r1, r1, #3
   5f52c:	cmp	r1, #2
   5f530:	beq	5fe38 <fputs@plt+0x4ea84>
   5f534:	ldr	r0, [r0, #20]
   5f538:	cmp	r0, #0
   5f53c:	bne	5f524 <fputs@plt+0x4e170>
   5f540:	b	5fe3c <fputs@plt+0x4ea88>
   5f544:	ldr	r0, [sp, #84]	; 0x54
   5f548:	cmp	r0, #0
   5f54c:	beq	5f9a4 <fputs@plt+0x4e5f0>
   5f550:	ldrb	r1, [r0]
   5f554:	sub	r4, r1, #48	; 0x30
   5f558:	uxtb	r1, r4
   5f55c:	cmp	r1, #2
   5f560:	bls	5ffac <fputs@plt+0x4ebf8>
   5f564:	movw	r1, #14643	; 0x3933
   5f568:	movt	r1, #9
   5f56c:	bl	15fac <fputs@plt+0x4bf8>
   5f570:	cmp	r0, #0
   5f574:	beq	5ffa8 <fputs@plt+0x4ebf4>
   5f578:	ldr	r0, [sp, #84]	; 0x54
   5f57c:	movw	r1, #14219	; 0x378b
   5f580:	movt	r1, #9
   5f584:	bl	15fac <fputs@plt+0x4bf8>
   5f588:	clz	r0, r0
   5f58c:	lsr	r0, r0, #5
   5f590:	lsl	r4, r0, #1
   5f594:	b	5ffac <fputs@plt+0x4ebf8>
   5f598:	ldr	r5, [sp, #84]	; 0x54
   5f59c:	cmp	r5, #0
   5f5a0:	beq	5f9c0 <fputs@plt+0x4e60c>
   5f5a4:	ldrb	r0, [r5]
   5f5a8:	cmp	r0, #0
   5f5ac:	ldr	r0, [sp, #88]	; 0x58
   5f5b0:	beq	5f5e8 <fputs@plt+0x4e234>
   5f5b4:	ldr	r0, [r0]
   5f5b8:	sub	r3, fp, #56	; 0x38
   5f5bc:	mov	r1, r5
   5f5c0:	mov	r2, #1
   5f5c4:	ldr	r7, [r0, #32]
   5f5c8:	blx	r7
   5f5cc:	cmp	r0, #0
   5f5d0:	bne	5fc14 <fputs@plt+0x4e860>
   5f5d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f5d8:	cmp	r0, #0
   5f5dc:	beq	5fc14 <fputs@plt+0x4e860>
   5f5e0:	ldr	r0, [sp, #88]	; 0x58
   5f5e4:	ldr	r5, [sp, #84]	; 0x54
   5f5e8:	ldrb	r0, [r0, #68]	; 0x44
   5f5ec:	cmp	r0, #1
   5f5f0:	ldrls	r0, [sp, #80]	; 0x50
   5f5f4:	blls	80e8c <fputs@plt+0x6fad8>
   5f5f8:	movw	r4, #35092	; 0x8914
   5f5fc:	movt	r4, #10
   5f600:	ldr	r0, [r4]
   5f604:	bl	14400 <fputs@plt+0x304c>
   5f608:	ldrb	r0, [r5]
   5f60c:	cmp	r0, #0
   5f610:	beq	5fc28 <fputs@plt+0x4e874>
   5f614:	ldr	r1, [sp, #84]	; 0x54
   5f618:	movw	r0, #64280	; 0xfb18
   5f61c:	movt	r0, #8
   5f620:	bl	15c8c <fputs@plt+0x48d8>
   5f624:	b	5fc2c <fputs@plt+0x4e878>
   5f628:	ldr	r0, [sp, #84]	; 0x54
   5f62c:	ldr	r4, [sp, #88]	; 0x58
   5f630:	cmp	r0, #0
   5f634:	beq	5f664 <fputs@plt+0x4e2b0>
   5f638:	sub	r1, fp, #56	; 0x38
   5f63c:	bl	23394 <fputs@plt+0x11fe0>
   5f640:	cmp	r0, #0
   5f644:	bne	5f664 <fputs@plt+0x4e2b0>
   5f648:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f64c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   5f650:	mvn	r0, #0
   5f654:	subs	r1, r0, r1
   5f658:	sbcs	r0, r0, r2
   5f65c:	movlt	r0, #0
   5f660:	strlt	r0, [r4, #136]	; 0x88
   5f664:	ldr	r2, [r4, #136]	; 0x88
   5f668:	movw	r1, #10311	; 0x2847
   5f66c:	movt	r1, #9
   5f670:	b	5f99c <fputs@plt+0x4e5e8>
   5f674:	ldr	r0, [sp, #84]	; 0x54
   5f678:	cmp	r0, #0
   5f67c:	beq	5f9d8 <fputs@plt+0x4e624>
   5f680:	mov	r4, #0
   5f684:	sub	r1, fp, #56	; 0x38
   5f688:	str	r4, [fp, #-56]	; 0xffffffc8
   5f68c:	bl	475e4 <fputs@plt+0x36230>
   5f690:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f694:	ldr	r7, [sp, #88]	; 0x58
   5f698:	movw	r0, #5084	; 0x13dc
   5f69c:	movt	r0, #2
   5f6a0:	cmp	r1, #0
   5f6a4:	bic	r2, r1, r1, asr #31
   5f6a8:	movle	r0, r4
   5f6ac:	str	r0, [r7, #220]	; 0xdc
   5f6b0:	str	r2, [r7, #224]	; 0xe0
   5f6b4:	b	5f9e0 <fputs@plt+0x4e62c>
   5f6b8:	ldr	r0, [fp, #-84]	; 0xffffffac
   5f6bc:	ldr	r6, [sp, #84]	; 0x54
   5f6c0:	ldr	r7, [sp, #80]	; 0x50
   5f6c4:	mov	r5, #0
   5f6c8:	mov	r4, #0
   5f6cc:	ldr	r0, [r0]
   5f6d0:	cmp	r0, #0
   5f6d4:	ldr	r0, [sp, #68]	; 0x44
   5f6d8:	movweq	r0, #10
   5f6dc:	cmp	r6, #0
   5f6e0:	str	r0, [sp, #68]	; 0x44
   5f6e4:	beq	5fdb8 <fputs@plt+0x4ea04>
   5f6e8:	movw	r1, #14614	; 0x3916
   5f6ec:	mov	r0, r6
   5f6f0:	movt	r1, #9
   5f6f4:	bl	15fac <fputs@plt+0x4bf8>
   5f6f8:	cmp	r0, #0
   5f6fc:	beq	5fc0c <fputs@plt+0x4e858>
   5f700:	movw	r1, #10268	; 0x281c
   5f704:	mov	r0, r6
   5f708:	movt	r1, #9
   5f70c:	bl	15fac <fputs@plt+0x4bf8>
   5f710:	cmp	r0, #0
   5f714:	beq	5fdb4 <fputs@plt+0x4ea00>
   5f718:	movw	r1, #64043	; 0xfa2b
   5f71c:	mov	r0, r6
   5f720:	movt	r1, #8
   5f724:	bl	15fac <fputs@plt+0x4bf8>
   5f728:	mov	r4, #0
   5f72c:	cmp	r0, #0
   5f730:	movweq	r4, #3
   5f734:	b	5fdb8 <fputs@plt+0x4ea04>
   5f738:	ldr	r0, [sp, #84]	; 0x54
   5f73c:	mov	r2, #0
   5f740:	str	r2, [fp, #-56]	; 0xffffffc8
   5f744:	cmp	r0, #0
   5f748:	beq	5ffe0 <fputs@plt+0x4ec2c>
   5f74c:	sub	r1, fp, #56	; 0x38
   5f750:	bl	475e4 <fputs@plt+0x36230>
   5f754:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f758:	cmn	r1, #1
   5f75c:	ble	5ffd4 <fputs@plt+0x4ec20>
   5f760:	mov	r2, r1
   5f764:	b	5ffe0 <fputs@plt+0x4ec2c>
   5f768:	ldr	r1, [r4]
   5f76c:	ldr	r0, [r4, #4]
   5f770:	mov	r3, #0
   5f774:	str	r1, [r0, #4]
   5f778:	ldrb	r1, [r0, #17]
   5f77c:	cmp	r1, #0
   5f780:	beq	5fe0c <fputs@plt+0x4ea58>
   5f784:	ldrb	r0, [r0, #18]
   5f788:	mov	r2, #2
   5f78c:	cmp	r0, #0
   5f790:	movweq	r2, #1
   5f794:	b	5fe10 <fputs@plt+0x4ea5c>
   5f798:	ldr	r1, [sp, #88]	; 0x58
   5f79c:	ldr	r0, [r6, #8]
   5f7a0:	ldr	r1, [r1, #24]
   5f7a4:	ands	r2, r0, r1
   5f7a8:	mov	r0, sl
   5f7ac:	mov	r1, r5
   5f7b0:	movwne	r2, #1
   5f7b4:	b	5f9b8 <fputs@plt+0x4e604>
   5f7b8:	ldr	r0, [sp, #88]	; 0x58
   5f7bc:	ldr	r2, [r0, #428]	; 0x1ac
   5f7c0:	b	5fa88 <fputs@plt+0x4e6d4>
   5f7c4:	ldr	r0, [sp, #68]	; 0x44
   5f7c8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f7cc:	add	r0, r1, r0, lsl #4
   5f7d0:	movw	r1, #10500	; 0x2904
   5f7d4:	ldr	r0, [r0, #12]
   5f7d8:	movt	r1, #9
   5f7dc:	ldr	r2, [r0, #80]	; 0x50
   5f7e0:	b	5f99c <fputs@plt+0x4e5e8>
   5f7e4:	ldr	r0, [sp, #88]	; 0x58
   5f7e8:	mov	r2, #0
   5f7ec:	mov	r3, #0
   5f7f0:	ldrb	r0, [r0, #24]
   5f7f4:	tst	r0, #32
   5f7f8:	beq	5f860 <fputs@plt+0x4e4ac>
   5f7fc:	ldr	r0, [sp, #68]	; 0x44
   5f800:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f804:	add	r0, r1, r0, lsl #4
   5f808:	ldr	r0, [r0, #4]
   5f80c:	ldr	r1, [r0]
   5f810:	ldr	r0, [r0, #4]
   5f814:	str	r1, [r0, #4]
   5f818:	ldr	r0, [r0]
   5f81c:	ldr	r4, [r0, #212]	; 0xd4
   5f820:	ldr	r2, [r4, #16]
   5f824:	cmn	r2, #1
   5f828:	bgt	5f850 <fputs@plt+0x4e49c>
   5f82c:	movw	r0, #64512	; 0xfc00
   5f830:	ldr	r3, [r4, #28]
   5f834:	movt	r0, #65535	; 0xffff
   5f838:	smull	r0, r1, r2, r0
   5f83c:	ldr	r2, [r4, #24]
   5f840:	add	r2, r3, r2
   5f844:	asr	r3, r2, #31
   5f848:	bl	8905c <fputs@plt+0x77ca8>
   5f84c:	mov	r2, r0
   5f850:	ldr	r0, [r4, #20]
   5f854:	cmp	r2, r0
   5f858:	movlt	r2, r0
   5f85c:	asr	r3, r2, #31
   5f860:	movw	r1, #9703	; 0x25e7
   5f864:	movt	r1, #9
   5f868:	b	5fe2c <fputs@plt+0x4ea78>
   5f86c:	movw	r0, #10500	; 0x2904
   5f870:	sub	r2, fp, #56	; 0x38
   5f874:	mov	r1, #1
   5f878:	movt	r0, #9
   5f87c:	str	r0, [fp, #-56]	; 0xffffffc8
   5f880:	mov	r0, sl
   5f884:	bl	80fd4 <fputs@plt+0x6fc20>
   5f888:	ldr	r1, [sp, #80]	; 0x50
   5f88c:	movw	r2, #61220	; 0xef24
   5f890:	movt	r2, #8
   5f894:	ldr	r0, [r1, #76]	; 0x4c
   5f898:	add	r0, r0, #2
   5f89c:	str	r0, [r1, #76]	; 0x4c
   5f8a0:	mov	r0, sl
   5f8a4:	mov	r1, #9
   5f8a8:	bl	1d444 <fputs@plt+0xc090>
   5f8ac:	movw	r1, #63536	; 0xf830
   5f8b0:	str	r7, [r0, #4]
   5f8b4:	str	r7, [r0, #24]
   5f8b8:	movt	r1, #65535	; 0xffff
   5f8bc:	str	r1, [r0, #124]	; 0x7c
   5f8c0:	b	5cd8c <fputs@plt+0x4b9d8>
   5f8c4:	ldr	r0, [sp, #80]	; 0x50
   5f8c8:	bl	4a548 <fputs@plt+0x39194>
   5f8cc:	cmp	r0, #0
   5f8d0:	bne	5cd8c <fputs@plt+0x4b9d8>
   5f8d4:	ldr	r0, [sp, #80]	; 0x50
   5f8d8:	movw	r1, #61304	; 0xef78
   5f8dc:	movt	r1, #8
   5f8e0:	ldr	r0, [r0]
   5f8e4:	ldrb	r0, [r0, #66]	; 0x42
   5f8e8:	ldr	r2, [r1, r0, lsl #3]
   5f8ec:	movw	r1, #10201	; 0x27d9
   5f8f0:	movt	r1, #9
   5f8f4:	b	6015c <fputs@plt+0x4eda8>
   5f8f8:	ldr	r2, [sl, #4]
   5f8fc:	cmp	r4, #0
   5f900:	movge	r1, r4
   5f904:	add	r1, r1, r1, lsl #2
   5f908:	add	r1, r2, r1, lsl #2
   5f90c:	str	r0, [r1, #8]
   5f910:	b	5cd8c <fputs@plt+0x4b9d8>
   5f914:	ldrd	r2, [r4, #168]	; 0xa8
   5f918:	movw	r1, #9672	; 0x25c8
   5f91c:	movt	r1, #9
   5f920:	b	5fe2c <fputs@plt+0x4ea78>
   5f924:	cmp	r4, #0
   5f928:	beq	5fe1c <fputs@plt+0x4ea68>
   5f92c:	ldr	r0, [r4, #4]
   5f930:	ldr	r2, [r0, #32]
   5f934:	asr	r3, r2, #31
   5f938:	b	5fe24 <fputs@plt+0x4ea70>
   5f93c:	mvn	ip, #0
   5f940:	mov	r9, #0
   5f944:	cmp	r6, #0
   5f948:	beq	5fa08 <fputs@plt+0x4e654>
   5f94c:	ldr	r1, [r6]
   5f950:	ldr	r0, [r6, #4]
   5f954:	cmp	r9, #0
   5f958:	str	r1, [r0, #4]
   5f95c:	ldrh	r2, [r0, #22]
   5f960:	beq	5fa10 <fputs@plt+0x4e65c>
   5f964:	movw	r1, #65531	; 0xfffb
   5f968:	cmp	ip, #0
   5f96c:	and	r3, r2, r1
   5f970:	strh	r3, [r0, #22]
   5f974:	orrne	r3, r2, #4
   5f978:	strhne	r3, [r0, #22]
   5f97c:	b	5fa14 <fputs@plt+0x4e660>
   5f980:	ldr	r0, [sp, #68]	; 0x44
   5f984:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f988:	add	r0, r1, r0, lsl #4
   5f98c:	movw	r1, #9782	; 0x2636
   5f990:	ldrb	r0, [r0, #8]
   5f994:	movt	r1, #9
   5f998:	sub	r2, r0, #1
   5f99c:	asr	r3, r2, #31
   5f9a0:	b	5fe2c <fputs@plt+0x4ea78>
   5f9a4:	ldr	r0, [sp, #88]	; 0x58
   5f9a8:	movw	r1, #9725	; 0x25fd
   5f9ac:	movt	r1, #9
   5f9b0:	ldrb	r2, [r0, #68]	; 0x44
   5f9b4:	mov	r0, sl
   5f9b8:	mov	r3, #0
   5f9bc:	b	5fe30 <fputs@plt+0x4ea7c>
   5f9c0:	movw	r0, #35092	; 0x8914
   5f9c4:	movw	r1, #9736	; 0x2608
   5f9c8:	movt	r0, #10
   5f9cc:	movt	r1, #9
   5f9d0:	ldr	r2, [r0]
   5f9d4:	b	6015c <fputs@plt+0x4eda8>
   5f9d8:	ldr	r7, [sp, #88]	; 0x58
   5f9dc:	ldr	r0, [r7, #220]	; 0xdc
   5f9e0:	movw	r1, #5084	; 0x13dc
   5f9e4:	mov	r2, #0
   5f9e8:	mov	r3, #0
   5f9ec:	movt	r1, #2
   5f9f0:	cmp	r0, r1
   5f9f4:	movw	r1, #10276	; 0x2824
   5f9f8:	ldreq	r2, [r7, #224]	; 0xe0
   5f9fc:	movt	r1, #9
   5fa00:	asreq	r3, r2, #31
   5fa04:	b	5fe2c <fputs@plt+0x4ea78>
   5fa08:	mov	r2, #0
   5fa0c:	b	5fa18 <fputs@plt+0x4e664>
   5fa10:	mov	r3, r2
   5fa14:	ubfx	r2, r3, #2, #1
   5fa18:	movw	r1, #9615	; 0x258f
   5fa1c:	mov	r0, sl
   5fa20:	mov	r3, r4
   5fa24:	movt	r1, #9
   5fa28:	b	5fe30 <fputs@plt+0x4ea7c>
   5fa2c:	mov	r5, #0
   5fa30:	b	60054 <fputs@plt+0x4eca0>
   5fa34:	ldr	r0, [r5, #24]
   5fa38:	cmp	r4, #16777216	; 0x1000000
   5fa3c:	bic	r0, r0, r4
   5fa40:	str	r0, [r5, #24]
   5fa44:	moveq	r0, #0
   5fa48:	streq	r0, [r5, #448]	; 0x1c0
   5fa4c:	streq	r0, [r5, #452]	; 0x1c4
   5fa50:	mov	r0, #0
   5fa54:	mov	r1, #147	; 0x93
   5fa58:	mov	r2, #0
   5fa5c:	mov	r3, #0
   5fa60:	str	r0, [sp]
   5fa64:	mov	r0, sl
   5fa68:	bl	4a1bc <fputs@plt+0x38e08>
   5fa6c:	b	5fcd4 <fputs@plt+0x4e920>
   5fa70:	mov	r2, #0
   5fa74:	str	r4, [r1, #380]	; 0x17c
   5fa78:	str	r4, [r1, #384]	; 0x180
   5fa7c:	mov	r0, #0
   5fa80:	str	r2, [r1, #428]	; 0x1ac
   5fa84:	str	r0, [r1, #388]	; 0x184
   5fa88:	movw	r1, #10355	; 0x2873
   5fa8c:	asr	r3, r2, #31
   5fa90:	movt	r1, #9
   5fa94:	b	5fe2c <fputs@plt+0x4ea78>
   5fa98:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5fa9c:	ldr	r5, [sp, #88]	; 0x58
   5faa0:	b	5fca8 <fputs@plt+0x4e8f4>
   5faa4:	rsb	r4, r0, #0
   5faa8:	cmp	r0, #-2147483648	; 0x80000000
   5faac:	mvneq	r4, #-2147483648	; 0x80000000
   5fab0:	ldr	r6, [r5, #416]	; 0x1a0
   5fab4:	mov	r0, r5
   5fab8:	mov	r1, r7
   5fabc:	bl	66394 <fputs@plt+0x54fe0>
   5fac0:	cmp	r6, #0
   5fac4:	mov	r1, #52	; 0x34
   5fac8:	mov	r2, r7
   5facc:	mov	r3, #3
   5fad0:	moveq	r6, r5
   5fad4:	ldr	r0, [r6, #336]	; 0x150
   5fad8:	orr	r0, r0, r8
   5fadc:	str	r0, [r6, #336]	; 0x150
   5fae0:	mov	r0, sl
   5fae4:	str	r4, [sp]
   5fae8:	bl	4a1bc <fputs@plt+0x38e08>
   5faec:	add	r0, r9, r7, lsl #4
   5faf0:	ldr	r1, [r0, #12]
   5faf4:	str	r4, [r1, #80]	; 0x50
   5faf8:	mov	r1, r4
   5fafc:	ldr	r0, [r0, #4]
   5fb00:	bl	80d3c <fputs@plt+0x6f988>
   5fb04:	b	5cd8c <fputs@plt+0x4b9d8>
   5fb08:	mov	ip, r7
   5fb0c:	mov	r5, r6
   5fb10:	mov	r0, #1
   5fb14:	b	5fcec <fputs@plt+0x4e938>
   5fb18:	movw	r0, #16696	; 0x4138
   5fb1c:	movt	r0, #10
   5fb20:	ldrd	r0, [r0, #176]	; 0xb0
   5fb24:	str	r1, [fp, #-52]	; 0xffffffcc
   5fb28:	str	r0, [fp, #-56]	; 0xffffffc8
   5fb2c:	ldr	r2, [r4, #4]
   5fb30:	cmp	r2, #0
   5fb34:	strdeq	r0, [r7, #40]	; 0x28
   5fb38:	ldr	r5, [r7, #20]
   5fb3c:	cmp	r5, #1
   5fb40:	blt	5fba4 <fputs@plt+0x4e7f0>
   5fb44:	ldr	r0, [sp, #68]	; 0x44
   5fb48:	add	r6, r0, #1
   5fb4c:	ldr	r0, [r7, #16]
   5fb50:	mov	r1, r5
   5fb54:	add	r0, r0, r5, lsl #4
   5fb58:	sub	r5, r5, #1
   5fb5c:	ldr	r0, [r0, #-12]
   5fb60:	cmp	r0, #0
   5fb64:	beq	5fb98 <fputs@plt+0x4e7e4>
   5fb68:	cmp	r6, r1
   5fb6c:	ldrne	r1, [r4, #4]
   5fb70:	cmpne	r1, #0
   5fb74:	bne	5fb98 <fputs@plt+0x4e7e4>
   5fb78:	ldr	r1, [r0]
   5fb7c:	ldr	r0, [r0, #4]
   5fb80:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5fb84:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5fb88:	str	r1, [r0, #4]
   5fb8c:	ldr	r0, [r0]
   5fb90:	strd	r2, [r0, #136]	; 0x88
   5fb94:	bl	2b034 <fputs@plt+0x19c80>
   5fb98:	add	r0, r5, #1
   5fb9c:	cmp	r0, #1
   5fba0:	bgt	5fb4c <fputs@plt+0x4e798>
   5fba4:	mvn	r0, #0
   5fba8:	sub	r3, fp, #56	; 0x38
   5fbac:	mov	r1, r8
   5fbb0:	mov	r2, #18
   5fbb4:	str	r0, [fp, #-52]	; 0xffffffcc
   5fbb8:	str	r0, [fp, #-56]	; 0xffffffc8
   5fbbc:	mov	r0, r7
   5fbc0:	bl	22990 <fputs@plt+0x115dc>
   5fbc4:	cmp	r0, #12
   5fbc8:	beq	5cd8c <fputs@plt+0x4b9d8>
   5fbcc:	cmp	r0, #0
   5fbd0:	bne	5fbe8 <fputs@plt+0x4e834>
   5fbd4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5fbd8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5fbdc:	movw	r1, #9715	; 0x25f3
   5fbe0:	movt	r1, #9
   5fbe4:	b	5fe2c <fputs@plt+0x4ea78>
   5fbe8:	ldr	r1, [sp, #80]	; 0x50
   5fbec:	str	r0, [r1, #12]
   5fbf0:	ldr	r0, [r1, #68]	; 0x44
   5fbf4:	add	r0, r0, #1
   5fbf8:	str	r0, [r1, #68]	; 0x44
   5fbfc:	b	5cd8c <fputs@plt+0x4b9d8>
   5fc00:	movw	r1, #9794	; 0x2642
   5fc04:	movt	r1, #9
   5fc08:	b	5fc1c <fputs@plt+0x4e868>
   5fc0c:	mov	r4, #1
   5fc10:	b	5fdb8 <fputs@plt+0x4ea04>
   5fc14:	movw	r1, #9757	; 0x261d
   5fc18:	movt	r1, #9
   5fc1c:	ldr	r0, [sp, #80]	; 0x50
   5fc20:	bl	1d2fc <fputs@plt+0xbf48>
   5fc24:	b	5cd8c <fputs@plt+0x4b9d8>
   5fc28:	mov	r0, #0
   5fc2c:	str	r0, [r4]
   5fc30:	b	5cd8c <fputs@plt+0x4b9d8>
   5fc34:	movw	r2, #61376	; 0xefc0
   5fc38:	mov	r0, sl
   5fc3c:	mov	r1, #2
   5fc40:	movt	r2, #8
   5fc44:	bl	1d444 <fputs@plt+0xc090>
   5fc48:	str	r4, [r0, #4]
   5fc4c:	str	r4, [r0, #24]
   5fc50:	mov	r7, r0
   5fc54:	str	r5, [r0, #28]
   5fc58:	mov	r0, #0
   5fc5c:	sub	r1, fp, #56	; 0x38
   5fc60:	str	r0, [fp, #-56]	; 0xffffffc8
   5fc64:	mov	r0, r6
   5fc68:	bl	475e4 <fputs@plt+0x36230>
   5fc6c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5fc70:	str	r0, [r7, #32]
   5fc74:	b	5cd8c <fputs@plt+0x4b9d8>
   5fc78:	ldrb	r0, [r5]
   5fc7c:	ldr	r1, [sp, #88]	; 0x58
   5fc80:	cmp	r0, #0
   5fc84:	movweq	r0, #2
   5fc88:	strb	r0, [r1, #66]	; 0x42
   5fc8c:	strb	r0, [r4, #77]	; 0x4d
   5fc90:	b	5cd8c <fputs@plt+0x4b9d8>
   5fc94:	mov	r5, #1
   5fc98:	b	60054 <fputs@plt+0x4eca0>
   5fc9c:	mov	r4, #0
   5fca0:	ldr	r5, [sp, #88]	; 0x58
   5fca4:	ldr	r6, [sp, #84]	; 0x54
   5fca8:	cmp	r4, #0
   5fcac:	mov	r0, r6
   5fcb0:	mov	r1, #1
   5fcb4:	movwne	r4, #1
   5fcb8:	mov	r2, r4
   5fcbc:	bl	80f00 <fputs@plt+0x6fb4c>
   5fcc0:	ldr	r1, [r5, #24]
   5fcc4:	cmp	r0, #0
   5fcc8:	orr	r2, r1, #32
   5fccc:	biceq	r2, r1, #32
   5fcd0:	str	r2, [r5, #24]
   5fcd4:	mov	r0, r5
   5fcd8:	bl	80e28 <fputs@plt+0x6fa74>
   5fcdc:	b	5cd8c <fputs@plt+0x4b9d8>
   5fce0:	mov	ip, r7
   5fce4:	mov	r5, r6
   5fce8:	mov	r0, #0
   5fcec:	ldr	r1, [r4, #4]
   5fcf0:	cmp	r1, #0
   5fcf4:	bne	5fd6c <fputs@plt+0x4e9b8>
   5fcf8:	ldr	r1, [sp, #88]	; 0x58
   5fcfc:	ldr	r1, [r1, #20]
   5fd00:	cmp	r1, #2
   5fd04:	ble	5fd64 <fputs@plt+0x4e9b0>
   5fd08:	ldr	r2, [sp, #88]	; 0x58
   5fd0c:	mov	r3, #0
   5fd10:	ldr	r2, [r2, #16]
   5fd14:	add	r2, r2, #36	; 0x24
   5fd18:	mov	r6, r3
   5fd1c:	ldr	r3, [r2, r3, lsl #4]
   5fd20:	ldr	r3, [r3, #4]
   5fd24:	ldr	r7, [r3]
   5fd28:	ldrb	r3, [r7, #13]
   5fd2c:	cmp	r3, #0
   5fd30:	bne	5fd54 <fputs@plt+0x4e9a0>
   5fd34:	ldr	r3, [r7, #216]	; 0xd8
   5fd38:	cmp	r3, #0
   5fd3c:	beq	5fd50 <fputs@plt+0x4e99c>
   5fd40:	ldrb	r3, [r3, #43]	; 0x2b
   5fd44:	cmp	r3, #2
   5fd48:	strbne	r0, [r7, #4]
   5fd4c:	b	5fd54 <fputs@plt+0x4e9a0>
   5fd50:	strb	r0, [r7, #4]
   5fd54:	add	r7, r6, #3
   5fd58:	add	r3, r6, #1
   5fd5c:	cmp	r7, r1
   5fd60:	blt	5fd18 <fputs@plt+0x4e964>
   5fd64:	ldr	r1, [sp, #88]	; 0x58
   5fd68:	strb	r0, [r1, #71]	; 0x47
   5fd6c:	mov	r6, r5
   5fd70:	mov	r7, ip
   5fd74:	add	r1, r7, r6, lsl #4
   5fd78:	cmp	r0, #0
   5fd7c:	ldr	r1, [r1, #4]
   5fd80:	ldr	r1, [r1, #4]
   5fd84:	ldr	r1, [r1]
   5fd88:	blt	60134 <fputs@plt+0x4ed80>
   5fd8c:	ldrb	r2, [r1, #13]
   5fd90:	cmp	r2, #0
   5fd94:	bne	60134 <fputs@plt+0x4ed80>
   5fd98:	ldr	r2, [r1, #216]	; 0xd8
   5fd9c:	cmp	r2, #0
   5fda0:	beq	60130 <fputs@plt+0x4ed7c>
   5fda4:	ldrb	r2, [r2, #43]	; 0x2b
   5fda8:	cmp	r2, #2
   5fdac:	strbne	r0, [r1, #4]
   5fdb0:	b	60134 <fputs@plt+0x4ed80>
   5fdb4:	mov	r4, #2
   5fdb8:	movw	r2, #17836	; 0x45ac
   5fdbc:	mov	r0, sl
   5fdc0:	mov	r1, #3
   5fdc4:	mov	r6, #3
   5fdc8:	movt	r2, #10
   5fdcc:	bl	80fd4 <fputs@plt+0x6fc20>
   5fdd0:	ldr	r2, [sp, #68]	; 0x44
   5fdd4:	mov	r0, #1
   5fdd8:	str	r6, [r7, #76]	; 0x4c
   5fddc:	mov	r1, #8
   5fde0:	mov	r3, r4
   5fde4:	str	r0, [sp]
   5fde8:	mov	r0, sl
   5fdec:	bl	4a1bc <fputs@plt+0x38e08>
   5fdf0:	mov	r0, sl
   5fdf4:	mov	r1, #33	; 0x21
   5fdf8:	mov	r2, #1
   5fdfc:	mov	r3, #3
   5fe00:	str	r5, [sp]
   5fe04:	bl	4a1bc <fputs@plt+0x38e08>
   5fe08:	b	5cd8c <fputs@plt+0x4b9d8>
   5fe0c:	mov	r2, #0
   5fe10:	movw	r1, #9691	; 0x25db
   5fe14:	movt	r1, #9
   5fe18:	b	5fe2c <fputs@plt+0x4ea78>
   5fe1c:	mov	r2, #0
   5fe20:	mov	r3, #0
   5fe24:	movw	r1, #9605	; 0x2585
   5fe28:	movt	r1, #9
   5fe2c:	mov	r0, sl
   5fe30:	bl	80db8 <fputs@plt+0x6fa04>
   5fe34:	b	5cd8c <fputs@plt+0x4b9d8>
   5fe38:	str	r0, [fp, #-76]	; 0xffffffb4
   5fe3c:	ldr	r5, [sp, #80]	; 0x50
   5fe40:	ldr	r1, [sp, #68]	; 0x44
   5fe44:	mov	r0, #6
   5fe48:	str	r0, [r5, #76]	; 0x4c
   5fe4c:	mov	r0, r5
   5fe50:	bl	66394 <fputs@plt+0x54fe0>
   5fe54:	movw	r2, #17684	; 0x4514
   5fe58:	mov	r0, sl
   5fe5c:	mov	r1, #6
   5fe60:	mov	r4, sl
   5fe64:	movt	r2, #10
   5fe68:	bl	80fd4 <fputs@plt+0x6fc20>
   5fe6c:	mov	r0, r5
   5fe70:	ldr	r5, [fp, #-72]	; 0xffffffb8
   5fe74:	mov	r1, r5
   5fe78:	bl	6a8a0 <fputs@plt+0x594ec>
   5fe7c:	ldrsh	r1, [r5, #34]	; 0x22
   5fe80:	cmp	r1, #1
   5fe84:	blt	5cd8c <fputs@plt+0x4b9d8>
   5fe88:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5fe8c:	mov	sl, #0
   5fe90:	mov	r9, #0
   5fe94:	mov	r8, #0
   5fe98:	ldr	r5, [r0, #4]
   5fe9c:	mov	r0, r1
   5fea0:	b	5feec <fputs@plt+0x4eb38>
   5fea4:	cmp	r0, #1
   5fea8:	blt	5fedc <fputs@plt+0x4eb28>
   5feac:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5feb0:	mov	r3, #1
   5feb4:	ldr	r1, [r1, #4]
   5feb8:	ldrsh	r7, [r1]
   5febc:	cmp	r9, r7
   5fec0:	beq	5fee4 <fputs@plt+0x4eb30>
   5fec4:	add	r7, r3, #1
   5fec8:	cmp	r3, r0
   5fecc:	add	r1, r1, #2
   5fed0:	mov	r3, r7
   5fed4:	blt	5feb8 <fputs@plt+0x4eb04>
   5fed8:	b	5ff08 <fputs@plt+0x4eb54>
   5fedc:	mov	r7, #1
   5fee0:	b	5ff08 <fputs@plt+0x4eb54>
   5fee4:	mov	r7, r3
   5fee8:	b	5ff08 <fputs@plt+0x4eb54>
   5feec:	ldrb	r2, [r5, #15]
   5fef0:	tst	r2, #2
   5fef4:	bne	5ff8c <fputs@plt+0x4ebd8>
   5fef8:	ands	r7, r2, #1
   5fefc:	ldrne	r1, [fp, #-76]	; 0xffffffb4
   5ff00:	cmpne	r1, #0
   5ff04:	bne	5fea4 <fputs@plt+0x4eaf0>
   5ff08:	ldr	r6, [r5]
   5ff0c:	movw	r0, #39819	; 0x9b8b
   5ff10:	tst	r2, #4
   5ff14:	movt	r0, #8
   5ff18:	beq	5ff2c <fputs@plt+0x4eb78>
   5ff1c:	mov	r0, r6
   5ff20:	bl	111f8 <strlen@plt>
   5ff24:	add	r0, r6, r0
   5ff28:	add	r0, r0, #1
   5ff2c:	ldrb	r1, [r5, #12]
   5ff30:	ldr	r2, [r5, #4]
   5ff34:	sub	r3, r9, r8
   5ff38:	cmp	r1, #0
   5ff3c:	movwne	r1, #1
   5ff40:	cmp	r2, #0
   5ff44:	ldrne	r2, [r2, #8]
   5ff48:	str	r6, [sp]
   5ff4c:	moveq	r2, #0
   5ff50:	stmib	sp, {r0, r1, r2, r7}
   5ff54:	movw	r2, #9878	; 0x2696
   5ff58:	mov	r0, r4
   5ff5c:	mov	r1, #1
   5ff60:	movt	r2, #9
   5ff64:	bl	81044 <fputs@plt+0x6fc90>
   5ff68:	mov	r0, r4
   5ff6c:	mov	r1, #33	; 0x21
   5ff70:	mov	r2, #1
   5ff74:	mov	r3, #6
   5ff78:	str	sl, [sp]
   5ff7c:	bl	4a1bc <fputs@plt+0x38e08>
   5ff80:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5ff84:	ldrh	r1, [r0, #34]	; 0x22
   5ff88:	b	5ff90 <fputs@plt+0x4ebdc>
   5ff8c:	add	r8, r8, #1
   5ff90:	sxth	r0, r1
   5ff94:	add	r9, r9, #1
   5ff98:	add	r5, r5, #16
   5ff9c:	cmp	r9, r0
   5ffa0:	blt	5feec <fputs@plt+0x4eb38>
   5ffa4:	b	5cd8c <fputs@plt+0x4b9d8>
   5ffa8:	mov	r4, #1
   5ffac:	ldr	r0, [sp, #80]	; 0x50
   5ffb0:	ldr	r5, [r0]
   5ffb4:	ldrb	r0, [r5, #68]	; 0x44
   5ffb8:	cmp	r4, r0
   5ffbc:	beq	5cd8c <fputs@plt+0x4b9d8>
   5ffc0:	ldr	r0, [sp, #80]	; 0x50
   5ffc4:	bl	80e8c <fputs@plt+0x6fad8>
   5ffc8:	cmp	r0, #0
   5ffcc:	strbeq	r4, [r5, #68]	; 0x44
   5ffd0:	b	5cd8c <fputs@plt+0x4b9d8>
   5ffd4:	rsb	r2, r1, #0
   5ffd8:	cmp	r1, #-2147483648	; 0x80000000
   5ffdc:	mvneq	r2, #-2147483648	; 0x80000000
   5ffe0:	mov	r0, sl
   5ffe4:	mov	r1, #157	; 0x9d
   5ffe8:	str	r2, [sp]
   5ffec:	mov	r2, r5
   5fff0:	mov	r3, r4
   5fff4:	bl	4a1bc <fputs@plt+0x38e08>
   5fff8:	mov	r0, #0
   5fffc:	mov	r1, #33	; 0x21
   60000:	mov	r2, r4
   60004:	mov	r3, #1
   60008:	str	r0, [sp]
   6000c:	mov	r0, sl
   60010:	bl	4a1bc <fputs@plt+0x38e08>
   60014:	mov	r0, sl
   60018:	mov	r1, #1
   6001c:	bl	4aee0 <fputs@plt+0x39b2c>
   60020:	ldr	r0, [sl]
   60024:	ldrb	r0, [r0, #69]	; 0x45
   60028:	cmp	r0, #0
   6002c:	bne	5cd8c <fputs@plt+0x4b9d8>
   60030:	mvn	r1, #0
   60034:	ldr	r0, [sl, #16]
   60038:	mvn	r2, #0
   6003c:	mov	r3, #1
   60040:	str	r1, [sp]
   60044:	ldr	r1, [fp, #-80]	; 0xffffffb0
   60048:	bl	1a2f4 <fputs@plt+0x8f40>
   6004c:	b	5cd8c <fputs@plt+0x4b9d8>
   60050:	mov	r5, #2
   60054:	ldr	r0, [sp, #88]	; 0x58
   60058:	strb	r5, [r0, #72]	; 0x48
   6005c:	ldr	r1, [r4]
   60060:	ldr	r0, [r4, #4]
   60064:	str	r1, [r0, #4]
   60068:	ldrb	r1, [r0, #22]
   6006c:	tst	r1, #2
   60070:	beq	6008c <fputs@plt+0x4ecd8>
   60074:	ldrb	r1, [r0, #17]
   60078:	cmp	r5, #0
   6007c:	mov	r2, r5
   60080:	movwne	r2, #1
   60084:	cmp	r2, r1
   60088:	bne	5cd8c <fputs@plt+0x4b9d8>
   6008c:	cmp	r5, #0
   60090:	mov	r1, r5
   60094:	sub	r4, r5, #1
   60098:	movwne	r1, #1
   6009c:	cmp	r4, #1
   600a0:	strb	r1, [r0, #17]
   600a4:	sub	r1, r5, #2
   600a8:	clz	r1, r1
   600ac:	lsr	r1, r1, #5
   600b0:	strb	r1, [r0, #18]
   600b4:	bhi	5cd8c <fputs@plt+0x4b9d8>
   600b8:	ldr	r5, [sl, #32]
   600bc:	movw	r2, #61256	; 0xef48
   600c0:	mov	r0, sl
   600c4:	mov	r1, #5
   600c8:	movt	r2, #8
   600cc:	bl	1d444 <fputs@plt+0xc090>
   600d0:	add	r1, r5, #4
   600d4:	str	r6, [r0, #4]
   600d8:	str	r6, [r0, #24]
   600dc:	str	r6, [r0, #84]	; 0x54
   600e0:	str	r4, [r0, #92]	; 0x5c
   600e4:	cmp	r6, #1
   600e8:	str	r1, [r0, #48]	; 0x30
   600ec:	mov	r0, #1
   600f0:	ldr	r1, [sl, #96]	; 0x60
   600f4:	orr	r1, r1, r0, lsl r6
   600f8:	str	r1, [sl, #96]	; 0x60
   600fc:	beq	5cd8c <fputs@plt+0x4b9d8>
   60100:	ldr	r1, [sl]
   60104:	mov	r2, r6
   60108:	ldr	r1, [r1, #16]
   6010c:	add	r1, r1, r6, lsl #4
   60110:	ldr	r1, [r1, #4]
   60114:	ldrb	r1, [r1, #9]
   60118:	cmp	r1, #0
   6011c:	ldrne	r1, [sl, #100]	; 0x64
   60120:	lslne	r0, r0, r2
   60124:	orrne	r0, r1, r0
   60128:	strne	r0, [sl, #100]	; 0x64
   6012c:	b	5cd8c <fputs@plt+0x4b9d8>
   60130:	strb	r0, [r1, #4]
   60134:	add	r0, r1, #4
   60138:	ldrb	r0, [r0]
   6013c:	movw	r1, #9636	; 0x25a4
   60140:	movw	r2, #9629	; 0x259d
   60144:	movt	r1, #9
   60148:	movt	r2, #9
   6014c:	cmp	r0, #1
   60150:	moveq	r2, r1
   60154:	movw	r1, #9646	; 0x25ae
   60158:	movt	r1, #9
   6015c:	mov	r0, sl
   60160:	bl	80cbc <fputs@plt+0x6f908>
   60164:	b	5cd8c <fputs@plt+0x4b9d8>
   60168:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6016c:	add	fp, sp, #24
   60170:	sub	sp, sp, #8
   60174:	ldr	r5, [r0]
   60178:	mov	r6, r2
   6017c:	mov	r7, r1
   60180:	mov	r4, r0
   60184:	bl	4a548 <fputs@plt+0x39194>
   60188:	cmp	r0, #0
   6018c:	beq	60198 <fputs@plt+0x4ede4>
   60190:	sub	sp, fp, #24
   60194:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60198:	cmp	r7, #0
   6019c:	beq	60268 <fputs@plt+0x4eeb4>
   601a0:	cmp	r6, #0
   601a4:	ldrne	r0, [r6]
   601a8:	cmpne	r0, #0
   601ac:	bne	601f4 <fputs@plt+0x4ee40>
   601b0:	ldr	r0, [r4]
   601b4:	mov	r1, r7
   601b8:	bl	669ec <fputs@plt+0x55638>
   601bc:	cmp	r0, #0
   601c0:	beq	60190 <fputs@plt+0x4eddc>
   601c4:	mov	r8, r0
   601c8:	add	r0, r5, #364	; 0x16c
   601cc:	add	r2, sp, #4
   601d0:	mov	r1, r8
   601d4:	bl	47784 <fputs@plt+0x363d0>
   601d8:	cmp	r0, #0
   601dc:	ldrne	r0, [r0, #8]
   601e0:	cmpne	r0, #0
   601e4:	bne	60278 <fputs@plt+0x4eec4>
   601e8:	mov	r0, r5
   601ec:	mov	r1, r8
   601f0:	bl	13ce4 <fputs@plt+0x2930>
   601f4:	mov	r3, sp
   601f8:	mov	r0, r4
   601fc:	mov	r1, r7
   60200:	mov	r2, r6
   60204:	bl	66ae4 <fputs@plt+0x55730>
   60208:	cmp	r0, #0
   6020c:	blt	60190 <fputs@plt+0x4eddc>
   60210:	ldr	r1, [sp]
   60214:	mov	r6, r0
   60218:	mov	r0, r5
   6021c:	bl	669ec <fputs@plt+0x55638>
   60220:	cmp	r0, #0
   60224:	beq	60190 <fputs@plt+0x4eddc>
   60228:	mov	r7, r0
   6022c:	ldr	r0, [r5, #16]
   60230:	mov	r1, r7
   60234:	ldr	r8, [r0, r6, lsl #4]
   60238:	mov	r0, r5
   6023c:	mov	r2, r8
   60240:	bl	22808 <fputs@plt+0x11454>
   60244:	cmp	r0, #0
   60248:	beq	60294 <fputs@plt+0x4eee0>
   6024c:	mov	r1, r0
   60250:	mov	r0, r4
   60254:	mov	r2, #0
   60258:	bl	823f4 <fputs@plt+0x71040>
   6025c:	mov	r0, r5
   60260:	mov	r1, r7
   60264:	b	6028c <fputs@plt+0x4eed8>
   60268:	mov	r0, r4
   6026c:	mov	r1, #0
   60270:	bl	82388 <fputs@plt+0x70fd4>
   60274:	b	60190 <fputs@plt+0x4eddc>
   60278:	mov	r0, r4
   6027c:	mov	r1, r8
   60280:	bl	82388 <fputs@plt+0x70fd4>
   60284:	mov	r0, r5
   60288:	mov	r1, r8
   6028c:	bl	13ce4 <fputs@plt+0x2930>
   60290:	b	60190 <fputs@plt+0x4eddc>
   60294:	mov	r0, r5
   60298:	mov	r1, r7
   6029c:	mov	r2, r8
   602a0:	bl	47530 <fputs@plt+0x3617c>
   602a4:	mov	r8, r0
   602a8:	mov	r0, r5
   602ac:	mov	r1, r7
   602b0:	bl	13ce4 <fputs@plt+0x2930>
   602b4:	cmp	r8, #0
   602b8:	beq	602f8 <fputs@plt+0x4ef44>
   602bc:	ldr	r5, [r4, #416]	; 0x1a0
   602c0:	mov	r0, r4
   602c4:	mov	r1, r6
   602c8:	bl	66394 <fputs@plt+0x54fe0>
   602cc:	cmp	r5, #0
   602d0:	mov	r1, #1
   602d4:	mvn	r2, #0
   602d8:	moveq	r5, r4
   602dc:	ldr	r0, [r5, #336]	; 0x150
   602e0:	orr	r0, r0, r1, lsl r6
   602e4:	mov	r1, r8
   602e8:	str	r0, [r5, #336]	; 0x150
   602ec:	mov	r0, r4
   602f0:	bl	6b998 <fputs@plt+0x5a5e4>
   602f4:	b	60190 <fputs@plt+0x4eddc>
   602f8:	movw	r1, #11996	; 0x2edc
   602fc:	mov	r0, r4
   60300:	movt	r1, #9
   60304:	bl	1d2fc <fputs@plt+0xbf48>
   60308:	b	60190 <fputs@plt+0x4eddc>
   6030c:	push	{r4, r5, r6, r7, fp, lr}
   60310:	add	fp, sp, #16
   60314:	sub	sp, sp, #8
   60318:	ldr	r5, [r0]
   6031c:	mov	r7, r2
   60320:	mov	r6, r1
   60324:	mov	r4, r0
   60328:	bl	4a548 <fputs@plt+0x39194>
   6032c:	cmp	r0, #0
   60330:	bne	604ac <fputs@plt+0x4f0f8>
   60334:	cmp	r6, #0
   60338:	beq	603b0 <fputs@plt+0x4effc>
   6033c:	ldr	r0, [r7, #4]
   60340:	cmp	r0, #0
   60344:	beq	603e8 <fputs@plt+0x4f034>
   60348:	add	r3, sp, #4
   6034c:	mov	r0, r4
   60350:	mov	r1, r6
   60354:	mov	r2, r7
   60358:	bl	66ae4 <fputs@plt+0x55730>
   6035c:	cmp	r0, #0
   60360:	blt	60484 <fputs@plt+0x4f0d0>
   60364:	ldr	r1, [r5, #16]
   60368:	ldr	r7, [r1, r0, lsl #4]
   6036c:	ldr	r1, [sp, #4]
   60370:	mov	r0, r5
   60374:	bl	669ec <fputs@plt+0x55638>
   60378:	cmp	r0, #0
   6037c:	beq	60484 <fputs@plt+0x4f0d0>
   60380:	mov	r6, r0
   60384:	mov	r0, r5
   60388:	mov	r2, r7
   6038c:	mov	r1, r6
   60390:	bl	47530 <fputs@plt+0x3617c>
   60394:	cmp	r0, #0
   60398:	bne	6043c <fputs@plt+0x4f088>
   6039c:	mov	r0, r4
   603a0:	mov	r1, #0
   603a4:	mov	r2, r6
   603a8:	mov	r3, r7
   603ac:	b	6045c <fputs@plt+0x4f0a8>
   603b0:	ldr	r0, [r5, #20]
   603b4:	cmp	r0, #1
   603b8:	blt	60484 <fputs@plt+0x4f0d0>
   603bc:	mov	r6, #0
   603c0:	cmp	r6, #1
   603c4:	beq	603d8 <fputs@plt+0x4f024>
   603c8:	mov	r0, r4
   603cc:	mov	r1, r6
   603d0:	bl	82508 <fputs@plt+0x71154>
   603d4:	ldr	r0, [r5, #20]
   603d8:	add	r6, r6, #1
   603dc:	cmp	r6, r0
   603e0:	blt	603c0 <fputs@plt+0x4f00c>
   603e4:	b	60484 <fputs@plt+0x4f0d0>
   603e8:	mov	r0, r5
   603ec:	mov	r1, r6
   603f0:	bl	66bdc <fputs@plt+0x55828>
   603f4:	cmp	r0, #0
   603f8:	blt	6040c <fputs@plt+0x4f058>
   603fc:	mov	r1, r0
   60400:	mov	r0, r4
   60404:	bl	82508 <fputs@plt+0x71154>
   60408:	b	60484 <fputs@plt+0x4f0d0>
   6040c:	mov	r0, r5
   60410:	mov	r1, r6
   60414:	bl	669ec <fputs@plt+0x55638>
   60418:	cmp	r0, #0
   6041c:	beq	60484 <fputs@plt+0x4f0d0>
   60420:	mov	r6, r0
   60424:	mov	r0, r5
   60428:	mov	r2, #0
   6042c:	mov	r1, r6
   60430:	bl	47530 <fputs@plt+0x3617c>
   60434:	cmp	r0, #0
   60438:	beq	6044c <fputs@plt+0x4f098>
   6043c:	ldr	r1, [r0, #12]
   60440:	mov	r2, r0
   60444:	mov	r0, r4
   60448:	b	60474 <fputs@plt+0x4f0c0>
   6044c:	mov	r0, r4
   60450:	mov	r1, #0
   60454:	mov	r2, r6
   60458:	mov	r3, #0
   6045c:	bl	1d068 <fputs@plt+0xbcb4>
   60460:	cmp	r0, #0
   60464:	beq	60478 <fputs@plt+0x4f0c4>
   60468:	mov	r1, r0
   6046c:	mov	r0, r4
   60470:	mov	r2, #0
   60474:	bl	825cc <fputs@plt+0x71218>
   60478:	mov	r0, r5
   6047c:	mov	r1, r6
   60480:	bl	13ce4 <fputs@plt+0x2930>
   60484:	mov	r0, r4
   60488:	bl	60898 <fputs@plt+0x4f4e4>
   6048c:	cmp	r0, #0
   60490:	beq	604ac <fputs@plt+0x4f0f8>
   60494:	mov	r1, #0
   60498:	mov	r2, #0
   6049c:	mov	r3, #0
   604a0:	str	r1, [sp]
   604a4:	mov	r1, #147	; 0x93
   604a8:	bl	4a1bc <fputs@plt+0x38e08>
   604ac:	sub	sp, fp, #16
   604b0:	pop	{r4, r5, r6, r7, fp, pc}
   604b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   604b8:	add	fp, sp, #28
   604bc:	sub	sp, sp, #20
   604c0:	ldr	r6, [r0, #488]	; 0x1e8
   604c4:	cmp	r6, #0
   604c8:	beq	6071c <fputs@plt+0x4f368>
   604cc:	ldr	r9, [r0]
   604d0:	mov	r4, r1
   604d4:	mov	r5, r0
   604d8:	bl	838a8 <fputs@plt+0x724f4>
   604dc:	mov	r0, #0
   604e0:	str	r0, [r5, #516]	; 0x204
   604e4:	ldr	r0, [r6, #48]	; 0x30
   604e8:	cmp	r0, #1
   604ec:	blt	6071c <fputs@plt+0x4f368>
   604f0:	ldrb	r0, [r9, #149]	; 0x95
   604f4:	cmp	r0, #0
   604f8:	beq	60554 <fputs@plt+0x4f1a0>
   604fc:	ldr	r0, [r6, #64]	; 0x40
   60500:	ldr	r1, [r6]
   60504:	mov	r2, r6
   60508:	add	r0, r0, #8
   6050c:	bl	47ca0 <fputs@plt+0x368ec>
   60510:	cmp	r0, #0
   60514:	beq	60578 <fputs@plt+0x4f1c4>
   60518:	ldrb	r0, [r9, #69]	; 0x45
   6051c:	cmp	r0, #0
   60520:	bne	6071c <fputs@plt+0x4f368>
   60524:	ldrb	r0, [r9, #70]	; 0x46
   60528:	cmp	r0, #0
   6052c:	bne	6071c <fputs@plt+0x4f368>
   60530:	mov	r0, #1
   60534:	strb	r0, [r9, #69]	; 0x45
   60538:	ldr	r1, [r9, #164]	; 0xa4
   6053c:	cmp	r1, #1
   60540:	strge	r0, [r9, #248]	; 0xf8
   60544:	ldr	r0, [r9, #256]	; 0x100
   60548:	add	r0, r0, #1
   6054c:	str	r0, [r9, #256]	; 0x100
   60550:	b	6071c <fputs@plt+0x4f368>
   60554:	cmp	r4, #0
   60558:	beq	60584 <fputs@plt+0x4f1d0>
   6055c:	mov	r2, r5
   60560:	ldr	r0, [r2, #500]!	; 0x1f4
   60564:	ldm	r4, {r1, r3}
   60568:	sub	r0, r1, r0
   6056c:	add	r0, r0, r3
   60570:	str	r0, [r2, #4]
   60574:	b	60588 <fputs@plt+0x4f1d4>
   60578:	mov	r0, #0
   6057c:	str	r0, [r5, #488]	; 0x1e8
   60580:	b	6071c <fputs@plt+0x4f368>
   60584:	add	r2, r5, #500	; 0x1f4
   60588:	movw	r1, #13328	; 0x3410
   6058c:	mov	r0, r9
   60590:	movt	r1, #9
   60594:	bl	1d380 <fputs@plt+0xbfcc>
   60598:	ldr	r1, [r6, #64]	; 0x40
   6059c:	mov	r8, r0
   605a0:	cmp	r1, #0
   605a4:	beq	605f8 <fputs@plt+0x4f244>
   605a8:	ldr	r2, [r9, #20]
   605ac:	cmp	r2, #1
   605b0:	blt	60604 <fputs@plt+0x4f250>
   605b4:	ldr	r0, [r9, #16]
   605b8:	mov	r7, #0
   605bc:	add	r3, r0, #12
   605c0:	ldr	r4, [r3, r7, lsl #4]
   605c4:	cmp	r4, r1
   605c8:	beq	605d8 <fputs@plt+0x4f224>
   605cc:	add	r7, r7, #1
   605d0:	cmp	r7, r2
   605d4:	blt	605c0 <fputs@plt+0x4f20c>
   605d8:	movw	r1, #1110	; 0x456
   605dc:	movw	r3, #1129	; 0x469
   605e0:	cmp	r7, #1
   605e4:	add	r0, r0, r7, lsl #4
   605e8:	movt	r1, #9
   605ec:	movt	r3, #9
   605f0:	moveq	r3, r1
   605f4:	b	60618 <fputs@plt+0x4f264>
   605f8:	movw	r7, #48576	; 0xbdc0
   605fc:	movt	r7, #65520	; 0xfff0
   60600:	b	60608 <fputs@plt+0x4f254>
   60604:	mov	r7, #0
   60608:	ldr	r0, [r9, #16]
   6060c:	movw	r3, #1129	; 0x469
   60610:	movt	r3, #9
   60614:	add	r0, r0, r7, lsl #4
   60618:	ldr	r2, [r0]
   6061c:	ldr	r0, [r6]
   60620:	ldr	r1, [r5, #392]	; 0x188
   60624:	str	r0, [sp]
   60628:	stmib	sp, {r0, r8}
   6062c:	str	r1, [sp, #12]
   60630:	movw	r1, #13352	; 0x3428
   60634:	mov	r0, r5
   60638:	movt	r1, #9
   6063c:	bl	66ed4 <fputs@plt+0x55b20>
   60640:	mov	r0, r9
   60644:	mov	r1, r8
   60648:	bl	13ce4 <fputs@plt+0x2930>
   6064c:	mov	r0, r5
   60650:	bl	60898 <fputs@plt+0x4f4e4>
   60654:	ldr	r1, [r5]
   60658:	mov	r8, r0
   6065c:	ldr	r0, [r5, #8]
   60660:	mov	r2, r7
   60664:	mov	r3, #1
   60668:	ldr	r1, [r1, #16]
   6066c:	add	r1, r1, r7, lsl #4
   60670:	ldr	r1, [r1, #12]
   60674:	ldr	r1, [r1]
   60678:	add	r1, r1, #1
   6067c:	str	r1, [sp]
   60680:	mov	r1, #52	; 0x34
   60684:	bl	4a1bc <fputs@plt+0x38e08>
   60688:	mov	sl, #0
   6068c:	mov	r0, r8
   60690:	mov	r1, #147	; 0x93
   60694:	mov	r2, #0
   60698:	mov	r3, #0
   6069c:	str	sl, [sp]
   606a0:	bl	4a1bc <fputs@plt+0x38e08>
   606a4:	ldr	r2, [r6]
   606a8:	movw	r1, #13440	; 0x3480
   606ac:	mov	r0, r9
   606b0:	movt	r1, #9
   606b4:	bl	1d380 <fputs@plt+0xbfcc>
   606b8:	mov	r2, r0
   606bc:	mov	r0, r8
   606c0:	mov	r1, r7
   606c4:	bl	66fac <fputs@plt+0x55bf8>
   606c8:	ldr	r0, [r5, #76]	; 0x4c
   606cc:	mov	r1, #97	; 0x61
   606d0:	mov	r2, #0
   606d4:	add	r4, r0, #1
   606d8:	mov	r0, r8
   606dc:	str	r4, [r5, #76]	; 0x4c
   606e0:	mov	r3, r4
   606e4:	ldr	r5, [r6]
   606e8:	str	sl, [sp]
   606ec:	bl	4a1bc <fputs@plt+0x38e08>
   606f0:	mov	r1, r0
   606f4:	mov	r0, r8
   606f8:	mov	r2, r5
   606fc:	mov	r3, #0
   60700:	bl	1d530 <fputs@plt+0xc17c>
   60704:	mov	r0, r8
   60708:	mov	r1, #150	; 0x96
   6070c:	mov	r2, r7
   60710:	mov	r3, r4
   60714:	str	sl, [sp]
   60718:	bl	4a1bc <fputs@plt+0x38e08>
   6071c:	sub	sp, fp, #28
   60720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60728:	add	fp, sp, #28
   6072c:	push	{r3}		; (str r3, [sp, #-4]!)
   60730:	ldr	sl, [r0]
   60734:	mov	r4, r1
   60738:	mov	r7, r0
   6073c:	mov	r1, r2
   60740:	mov	r0, sl
   60744:	bl	669ec <fputs@plt+0x55638>
   60748:	mov	r6, r0
   6074c:	cmp	r4, #0
   60750:	cmpne	r6, #0
   60754:	bne	6079c <fputs@plt+0x4f3e8>
   60758:	cmp	r4, #0
   6075c:	beq	60780 <fputs@plt+0x4f3cc>
   60760:	ldr	r0, [r4]
   60764:	mov	r1, #24
   60768:	add	r2, r1, r0, lsl #4
   6076c:	mov	r0, sl
   60770:	mov	r1, r4
   60774:	asr	r3, r2, #31
   60778:	bl	2387c <fputs@plt+0x124c8>
   6077c:	b	60824 <fputs@plt+0x4f470>
   60780:	cmp	sl, #0
   60784:	beq	607ec <fputs@plt+0x4f438>
   60788:	mov	r0, sl
   6078c:	mov	r2, #24
   60790:	mov	r3, #0
   60794:	bl	238bc <fputs@plt+0x12508>
   60798:	b	607f8 <fputs@plt+0x4f444>
   6079c:	ldr	r9, [r4]
   607a0:	cmp	r9, #1
   607a4:	blt	60758 <fputs@plt+0x4f3a4>
   607a8:	add	r5, r4, #8
   607ac:	mov	r8, #0
   607b0:	ldr	r1, [r5, r8, lsl #4]
   607b4:	mov	r0, r6
   607b8:	bl	15fac <fputs@plt+0x4bf8>
   607bc:	cmp	r0, #0
   607c0:	bne	607dc <fputs@plt+0x4f428>
   607c4:	movw	r1, #13467	; 0x349b
   607c8:	mov	r0, r7
   607cc:	mov	r2, r6
   607d0:	movt	r1, #9
   607d4:	bl	1d2fc <fputs@plt+0xbf48>
   607d8:	ldr	r9, [r4]
   607dc:	add	r8, r8, #1
   607e0:	cmp	r8, r9
   607e4:	blt	607b0 <fputs@plt+0x4f3fc>
   607e8:	b	60758 <fputs@plt+0x4f3a4>
   607ec:	mov	r0, #24
   607f0:	mov	r1, #0
   607f4:	bl	142d0 <fputs@plt+0x2f1c>
   607f8:	cmp	r0, #0
   607fc:	beq	60820 <fputs@plt+0x4f46c>
   60800:	vmov.i32	q8, #0	; 0x00000000
   60804:	mov	r2, #20
   60808:	mov	r3, r0
   6080c:	mov	r1, #0
   60810:	vst1.8	{d16-d17}, [r3], r2
   60814:	str	r1, [r0, #16]
   60818:	str	r1, [r3]
   6081c:	b	60824 <fputs@plt+0x4f470>
   60820:	mov	r0, #0
   60824:	ldrb	r1, [sl, #69]	; 0x45
   60828:	ldr	r7, [fp, #8]
   6082c:	cmp	r1, #0
   60830:	beq	60860 <fputs@plt+0x4f4ac>
   60834:	ldr	r1, [sp]
   60838:	mov	r0, sl
   6083c:	bl	480a8 <fputs@plt+0x36cf4>
   60840:	mov	r0, sl
   60844:	mov	r1, r7
   60848:	mov	r2, #1
   6084c:	bl	48128 <fputs@plt+0x36d74>
   60850:	mov	r0, sl
   60854:	mov	r1, r6
   60858:	bl	13ce4 <fputs@plt+0x2930>
   6085c:	b	6088c <fputs@plt+0x4f4d8>
   60860:	ldr	r1, [r0]
   60864:	mov	r4, r0
   60868:	mov	r3, #0
   6086c:	add	r2, r0, r1, lsl #4
   60870:	add	r1, r1, #1
   60874:	str	r6, [r2, #8]
   60878:	ldr	r6, [sp]
   6087c:	str	r6, [r2, #12]
   60880:	str	r7, [r2, #16]
   60884:	str	r3, [r2, #20]
   60888:	str	r1, [r0]
   6088c:	mov	r0, r4
   60890:	sub	sp, fp, #28
   60894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60898:	push	{r4, r5, fp, lr}
   6089c:	add	fp, sp, #8
   608a0:	sub	sp, sp, #8
   608a4:	ldr	r4, [r0, #8]
   608a8:	cmp	r4, #0
   608ac:	bne	60904 <fputs@plt+0x4f550>
   608b0:	mov	r5, r0
   608b4:	bl	1d3b4 <fputs@plt+0xc000>
   608b8:	mov	r4, r0
   608bc:	cmp	r0, #0
   608c0:	str	r0, [r5, #8]
   608c4:	beq	608e4 <fputs@plt+0x4f530>
   608c8:	mov	r0, #0
   608cc:	mov	r1, #158	; 0x9e
   608d0:	mov	r2, #0
   608d4:	mov	r3, #0
   608d8:	str	r0, [sp]
   608dc:	mov	r0, r4
   608e0:	bl	4a1bc <fputs@plt+0x38e08>
   608e4:	ldr	r0, [r5, #416]	; 0x1a0
   608e8:	cmp	r0, #0
   608ec:	bne	60904 <fputs@plt+0x4f550>
   608f0:	ldr	r0, [r5]
   608f4:	ldrb	r0, [r0, #64]	; 0x40
   608f8:	tst	r0, #8
   608fc:	moveq	r0, #1
   60900:	strbeq	r0, [r5, #23]
   60904:	mov	r0, r4
   60908:	sub	sp, fp, #8
   6090c:	pop	{r4, r5, fp, pc}
   60910:	ldr	r3, [r0, #24]
   60914:	mov	r2, r1
   60918:	ldr	r1, [r0, #32]
   6091c:	ldr	r3, [r3, #96]	; 0x60
   60920:	sub	r1, r1, #1
   60924:	cmp	r1, r3
   60928:	ble	60944 <fputs@plt+0x4f590>
   6092c:	ldr	ip, [r0, #4]
   60930:	add	r3, r1, r1, lsl #2
   60934:	ldrb	r3, [ip, r3, lsl #2]
   60938:	cmp	r3, r2
   6093c:	bne	60944 <fputs@plt+0x4f590>
   60940:	b	609cc <fputs@plt+0x4f618>
   60944:	mov	r0, #0
   60948:	bx	lr
   6094c:	push	{r4, r5, fp, lr}
   60950:	add	fp, sp, #8
   60954:	sub	sp, sp, #8
   60958:	mov	r4, r2
   6095c:	mov	r5, r0
   60960:	cmp	r1, #0
   60964:	beq	6098c <fputs@plt+0x4f5d8>
   60968:	ldrb	r0, [r1]
   6096c:	cmp	r0, #157	; 0x9d
   60970:	bne	6098c <fputs@plt+0x4f5d8>
   60974:	ldr	r2, [r1, #28]
   60978:	ldr	r0, [r5, #8]
   6097c:	mov	r1, #0
   60980:	str	r1, [sp]
   60984:	mov	r1, #30
   60988:	b	609bc <fputs@plt+0x4f608>
   6098c:	mov	r0, r5
   60990:	mov	r2, r4
   60994:	bl	6119c <fputs@plt+0x4fde8>
   60998:	cmp	r0, r4
   6099c:	beq	609c4 <fputs@plt+0x4f610>
   609a0:	mov	r2, r0
   609a4:	ldr	r0, [r5, #8]
   609a8:	cmp	r0, #0
   609ac:	beq	609c4 <fputs@plt+0x4f610>
   609b0:	mov	r1, #0
   609b4:	str	r1, [sp]
   609b8:	mov	r1, #31
   609bc:	mov	r3, r4
   609c0:	bl	4a1bc <fputs@plt+0x38e08>
   609c4:	sub	sp, fp, #8
   609c8:	pop	{r4, r5, fp, pc}
   609cc:	mov	ip, r0
   609d0:	ldr	r0, [r0]
   609d4:	mov	r3, #0
   609d8:	ldrb	r2, [r0, #69]	; 0x45
   609dc:	cmp	r2, #0
   609e0:	bne	60a1c <fputs@plt+0x4f668>
   609e4:	push	{r4, sl, fp, lr}
   609e8:	add	fp, sp, #8
   609ec:	ldr	r2, [ip, #4]
   609f0:	add	r1, r1, r1, lsl #2
   609f4:	add	r4, r2, r1, lsl #2
   609f8:	ldr	r2, [r4, #16]
   609fc:	ldrsb	r1, [r4, #1]
   60a00:	bl	31d34 <fputs@plt+0x20980>
   60a04:	mov	r0, #0
   60a08:	mov	r3, #1
   60a0c:	str	r0, [r4, #16]
   60a10:	mov	r0, #160	; 0xa0
   60a14:	strh	r0, [r4]
   60a18:	pop	{r4, sl, fp, lr}
   60a1c:	mov	r0, r3
   60a20:	bx	lr
   60a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60a28:	add	fp, sp, #28
   60a2c:	sub	sp, sp, #4
   60a30:	mov	r5, r3
   60a34:	mov	r7, r2
   60a38:	mov	r8, r1
   60a3c:	mov	r6, r0
   60a40:	bl	60898 <fputs@plt+0x4f4e4>
   60a44:	mov	sl, r0
   60a48:	ldr	r0, [r5]
   60a4c:	ldr	r2, [r5, #28]
   60a50:	mov	r1, r7
   60a54:	str	r0, [sp]
   60a58:	ldr	r4, [fp, #8]
   60a5c:	sub	r0, r4, #55	; 0x37
   60a60:	clz	r0, r0
   60a64:	lsr	r3, r0, #5
   60a68:	mov	r0, r6
   60a6c:	bl	60b20 <fputs@plt+0x4f76c>
   60a70:	ldrb	r0, [r5, #42]	; 0x2a
   60a74:	tst	r0, #32
   60a78:	bne	60aac <fputs@plt+0x4f6f8>
   60a7c:	ldr	r3, [r5, #28]
   60a80:	ldrsh	r6, [r5, #34]	; 0x22
   60a84:	mov	r0, sl
   60a88:	mov	r1, r4
   60a8c:	mov	r2, r8
   60a90:	str	r7, [sp]
   60a94:	bl	4a1bc <fputs@plt+0x38e08>
   60a98:	mov	r1, r0
   60a9c:	mov	r0, sl
   60aa0:	mov	r2, r6
   60aa4:	mvn	r3, #13
   60aa8:	b	60b14 <fputs@plt+0x4f760>
   60aac:	ldr	r0, [r5, #8]
   60ab0:	mov	r9, #0
   60ab4:	b	60acc <fputs@plt+0x4f718>
   60ab8:	ldrb	r1, [r0, #55]	; 0x37
   60abc:	and	r1, r1, #3
   60ac0:	cmp	r1, #2
   60ac4:	beq	60ad8 <fputs@plt+0x4f724>
   60ac8:	ldr	r0, [r0, #20]
   60acc:	cmp	r0, #0
   60ad0:	bne	60ab8 <fputs@plt+0x4f704>
   60ad4:	b	60adc <fputs@plt+0x4f728>
   60ad8:	mov	r9, r0
   60adc:	ldr	r3, [r9, #44]	; 0x2c
   60ae0:	mov	r0, sl
   60ae4:	mov	r1, r4
   60ae8:	mov	r2, r8
   60aec:	str	r7, [sp]
   60af0:	bl	4a1bc <fputs@plt+0x38e08>
   60af4:	ldr	r4, [r6, #8]
   60af8:	mov	r0, r6
   60afc:	mov	r1, r9
   60b00:	bl	60c28 <fputs@plt+0x4f874>
   60b04:	mov	r2, r0
   60b08:	mov	r0, r4
   60b0c:	mvn	r1, #0
   60b10:	mvn	r3, #5
   60b14:	sub	sp, fp, #28
   60b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60b1c:	b	1d530 <fputs@plt+0xc17c>
   60b20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60b24:	add	fp, sp, #24
   60b28:	ldr	r7, [r0, #416]	; 0x1a0
   60b2c:	mov	r8, r3
   60b30:	mov	r5, r2
   60b34:	mov	r6, r1
   60b38:	cmp	r7, #0
   60b3c:	moveq	r7, r0
   60b40:	ldr	r0, [r7, #404]	; 0x194
   60b44:	cmp	r0, #0
   60b48:	ble	60b80 <fputs@plt+0x4f7cc>
   60b4c:	ldr	r1, [r7, #408]	; 0x198
   60b50:	mov	r2, #0
   60b54:	ldr	r3, [r1, r2, lsl #4]
   60b58:	cmp	r3, r6
   60b5c:	bne	60b70 <fputs@plt+0x4f7bc>
   60b60:	add	r3, r1, r2, lsl #4
   60b64:	ldr	r4, [r3, #4]
   60b68:	cmp	r4, r5
   60b6c:	beq	60bf0 <fputs@plt+0x4f83c>
   60b70:	add	r2, r2, #1
   60b74:	cmp	r2, r0
   60b78:	blt	60b54 <fputs@plt+0x4f7a0>
   60b7c:	b	60b84 <fputs@plt+0x4f7d0>
   60b80:	ldr	r1, [r7, #408]	; 0x198
   60b84:	mov	r2, #16
   60b88:	add	r2, r2, r0, lsl #4
   60b8c:	ldr	r0, [r7]
   60b90:	asr	r3, r2, #31
   60b94:	bl	33c44 <fputs@plt+0x22890>
   60b98:	cmp	r0, #0
   60b9c:	str	r0, [r7, #408]	; 0x198
   60ba0:	beq	60bc8 <fputs@plt+0x4f814>
   60ba4:	ldr	r2, [r7, #404]	; 0x194
   60ba8:	ldr	r1, [fp, #8]
   60bac:	add	r3, r2, #1
   60bb0:	str	r3, [r7, #404]	; 0x194
   60bb4:	str	r6, [r0, r2, lsl #4]!
   60bb8:	str	r5, [r0, #4]
   60bbc:	strb	r8, [r0, #8]
   60bc0:	str	r1, [r0, #12]
   60bc4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60bc8:	mov	r0, #0
   60bcc:	str	r0, [r7, #404]	; 0x194
   60bd0:	ldr	r0, [r7]
   60bd4:	ldrb	r1, [r0, #69]	; 0x45
   60bd8:	cmp	r1, #0
   60bdc:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   60be0:	ldrb	r1, [r0, #70]	; 0x46
   60be4:	cmp	r1, #0
   60be8:	beq	60c04 <fputs@plt+0x4f850>
   60bec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60bf0:	ldrb	r0, [r3, #8]
   60bf4:	orrs	r0, r0, r8
   60bf8:	movwne	r0, #1
   60bfc:	strb	r0, [r3, #8]
   60c00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60c04:	mov	r1, #1
   60c08:	strb	r1, [r0, #69]	; 0x45
   60c0c:	ldr	r2, [r0, #164]	; 0xa4
   60c10:	cmp	r2, #1
   60c14:	strge	r1, [r0, #248]	; 0xf8
   60c18:	ldr	r1, [r0, #256]	; 0x100
   60c1c:	add	r1, r1, #1
   60c20:	str	r1, [r0, #256]	; 0x100
   60c24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60c2c:	add	fp, sp, #28
   60c30:	sub	sp, sp, #4
   60c34:	mov	r9, r0
   60c38:	ldr	r0, [r0, #68]	; 0x44
   60c3c:	mov	r5, #0
   60c40:	cmp	r0, #0
   60c44:	beq	60c54 <fputs@plt+0x4f8a0>
   60c48:	mov	r0, r5
   60c4c:	sub	sp, fp, #28
   60c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60c54:	mov	r6, r1
   60c58:	ldrh	sl, [r1, #52]	; 0x34
   60c5c:	ldrb	r1, [r1, #55]	; 0x37
   60c60:	ldr	r0, [r9]
   60c64:	tst	r1, #8
   60c68:	bne	60c78 <fputs@plt+0x4f8c4>
   60c6c:	mov	r1, sl
   60c70:	mov	r2, #0
   60c74:	b	60c80 <fputs@plt+0x4f8cc>
   60c78:	ldrh	r1, [r6, #50]	; 0x32
   60c7c:	sub	r2, sl, r1
   60c80:	bl	60d14 <fputs@plt+0x4f960>
   60c84:	mov	r4, r0
   60c88:	cmp	r0, #0
   60c8c:	beq	60c48 <fputs@plt+0x4f894>
   60c90:	cmp	sl, #0
   60c94:	beq	60ce0 <fputs@plt+0x4f92c>
   60c98:	movw	r8, #51248	; 0xc830
   60c9c:	add	r5, r4, #20
   60ca0:	mov	r7, #0
   60ca4:	movt	r8, #8
   60ca8:	ldr	r0, [r6, #32]
   60cac:	ldr	r1, [r0, r7, lsl #2]
   60cb0:	mov	r0, #0
   60cb4:	cmp	r1, r8
   60cb8:	movne	r0, r9
   60cbc:	blne	60dc4 <fputs@plt+0x4fa10>
   60cc0:	str	r0, [r5, r7, lsl #2]
   60cc4:	ldr	r0, [r6, #28]
   60cc8:	ldr	r1, [r4, #16]
   60ccc:	ldrb	r0, [r0, r7]
   60cd0:	strb	r0, [r1, r7]
   60cd4:	add	r7, r7, #1
   60cd8:	cmp	sl, r7
   60cdc:	bne	60ca8 <fputs@plt+0x4f8f4>
   60ce0:	ldr	r0, [r9, #68]	; 0x44
   60ce4:	cmp	r0, #0
   60ce8:	beq	60d0c <fputs@plt+0x4f958>
   60cec:	ldr	r0, [r4]
   60cf0:	subs	r0, r0, #1
   60cf4:	str	r0, [r4]
   60cf8:	bne	60d04 <fputs@plt+0x4f950>
   60cfc:	mov	r0, r4
   60d00:	bl	14400 <fputs@plt+0x304c>
   60d04:	mov	r5, #0
   60d08:	b	60c48 <fputs@plt+0x4f894>
   60d0c:	mov	r5, r4
   60d10:	b	60c48 <fputs@plt+0x4f894>
   60d14:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   60d18:	add	fp, sp, #24
   60d1c:	add	r6, r2, r1
   60d20:	mov	r5, r1
   60d24:	mov	r8, r0
   60d28:	mov	r1, #0
   60d2c:	mov	r7, r2
   60d30:	add	r9, r6, r6, lsl #2
   60d34:	add	r0, r9, #24
   60d38:	bl	142d0 <fputs@plt+0x2f1c>
   60d3c:	mov	r4, r0
   60d40:	cmp	r0, #0
   60d44:	beq	60d84 <fputs@plt+0x4f9d0>
   60d48:	add	r0, r4, r6, lsl #2
   60d4c:	strh	r5, [r4, #6]
   60d50:	strh	r7, [r4, #8]
   60d54:	mov	r1, #1
   60d58:	mov	r2, r9
   60d5c:	add	r0, r0, #20
   60d60:	str	r0, [r4, #16]
   60d64:	ldrb	r0, [r8, #66]	; 0x42
   60d68:	str	r8, [r4, #12]
   60d6c:	str	r1, [r4]
   60d70:	mov	r1, #0
   60d74:	strb	r0, [r4, #4]
   60d78:	add	r0, r4, #24
   60d7c:	bl	11174 <memset@plt>
   60d80:	b	60dbc <fputs@plt+0x4fa08>
   60d84:	ldrb	r0, [r8, #69]	; 0x45
   60d88:	cmp	r0, #0
   60d8c:	bne	60dbc <fputs@plt+0x4fa08>
   60d90:	ldrb	r0, [r8, #70]	; 0x46
   60d94:	cmp	r0, #0
   60d98:	bne	60dbc <fputs@plt+0x4fa08>
   60d9c:	mov	r0, #1
   60da0:	strb	r0, [r8, #69]	; 0x45
   60da4:	ldr	r1, [r8, #164]	; 0xa4
   60da8:	cmp	r1, #1
   60dac:	strge	r0, [r8, #248]	; 0xf8
   60db0:	ldr	r0, [r8, #256]	; 0x100
   60db4:	add	r0, r0, #1
   60db8:	str	r0, [r8, #256]	; 0x100
   60dbc:	mov	r0, r4
   60dc0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   60dc4:	push	{r4, r5, r6, r7, fp, lr}
   60dc8:	add	fp, sp, #16
   60dcc:	mov	r5, r0
   60dd0:	ldr	r0, [r0]
   60dd4:	mov	r4, r1
   60dd8:	mov	r2, r4
   60ddc:	ldrb	r6, [r0, #66]	; 0x42
   60de0:	ldrb	r7, [r0, #149]	; 0x95
   60de4:	mov	r1, r6
   60de8:	mov	r3, r7
   60dec:	bl	60e28 <fputs@plt+0x4fa74>
   60df0:	mov	r2, r0
   60df4:	cmp	r7, #0
   60df8:	bne	60e20 <fputs@plt+0x4fa6c>
   60dfc:	cmp	r2, #0
   60e00:	ldrne	r0, [r2, #12]
   60e04:	cmpne	r0, #0
   60e08:	bne	60e20 <fputs@plt+0x4fa6c>
   60e0c:	mov	r0, r5
   60e10:	mov	r1, r6
   60e14:	mov	r3, r4
   60e18:	pop	{r4, r5, r6, r7, fp, lr}
   60e1c:	b	60fa8 <fputs@plt+0x4fbf4>
   60e20:	mov	r0, r2
   60e24:	pop	{r4, r5, r6, r7, fp, pc}
   60e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60e2c:	add	fp, sp, #28
   60e30:	sub	sp, sp, #4
   60e34:	mov	r8, r1
   60e38:	mov	r4, r0
   60e3c:	cmp	r2, #0
   60e40:	beq	60e78 <fputs@plt+0x4fac4>
   60e44:	mov	r6, r2
   60e48:	add	r9, r4, #364	; 0x16c
   60e4c:	mov	r2, sp
   60e50:	mov	r7, r3
   60e54:	mov	r0, r9
   60e58:	mov	r1, r6
   60e5c:	bl	47784 <fputs@plt+0x363d0>
   60e60:	cmp	r0, #0
   60e64:	beq	60e80 <fputs@plt+0x4facc>
   60e68:	ldr	r5, [r0, #8]
   60e6c:	clz	r0, r5
   60e70:	lsr	r0, r0, #5
   60e74:	b	60e88 <fputs@plt+0x4fad4>
   60e78:	ldr	r5, [r4, #8]
   60e7c:	b	60e94 <fputs@plt+0x4fae0>
   60e80:	mov	r0, #1
   60e84:	mov	r5, #0
   60e88:	cmp	r7, #0
   60e8c:	cmpne	r0, #0
   60e90:	bne	60eac <fputs@plt+0x4faf8>
   60e94:	cmp	r5, #0
   60e98:	beq	60f9c <fputs@plt+0x4fbe8>
   60e9c:	add	r0, r8, r8, lsl #2
   60ea0:	add	r0, r5, r0, lsl #2
   60ea4:	sub	r0, r0, #20
   60ea8:	b	60fa0 <fputs@plt+0x4fbec>
   60eac:	mov	r0, r6
   60eb0:	bl	111f8 <strlen@plt>
   60eb4:	bic	sl, r0, #-1073741824	; 0xc0000000
   60eb8:	cmp	r4, #0
   60ebc:	add	r7, sl, #61	; 0x3d
   60ec0:	beq	60ed8 <fputs@plt+0x4fb24>
   60ec4:	mov	r0, r4
   60ec8:	mov	r2, r7
   60ecc:	mov	r3, #0
   60ed0:	bl	238bc <fputs@plt+0x12508>
   60ed4:	b	60ee4 <fputs@plt+0x4fb30>
   60ed8:	mov	r0, r7
   60edc:	mov	r1, #0
   60ee0:	bl	142d0 <fputs@plt+0x2f1c>
   60ee4:	mov	r5, r0
   60ee8:	cmp	r0, #0
   60eec:	beq	60f9c <fputs@plt+0x4fbe8>
   60ef0:	mov	r0, r5
   60ef4:	mov	r1, #0
   60ef8:	mov	r2, r7
   60efc:	bl	11174 <memset@plt>
   60f00:	add	r7, r5, #60	; 0x3c
   60f04:	mov	r0, #1
   60f08:	mov	r1, r6
   60f0c:	mov	r2, sl
   60f10:	str	r7, [r5]
   60f14:	strb	r0, [r5, #4]
   60f18:	mov	r0, #2
   60f1c:	str	r7, [r5, #20]
   60f20:	strb	r0, [r5, #24]
   60f24:	mov	r0, #3
   60f28:	str	r7, [r5, #40]	; 0x28
   60f2c:	strb	r0, [r5, #44]	; 0x2c
   60f30:	mov	r0, r7
   60f34:	bl	1121c <memcpy@plt>
   60f38:	mov	r0, #0
   60f3c:	mov	r1, r7
   60f40:	mov	r2, r5
   60f44:	strb	r0, [r7, sl]
   60f48:	mov	r0, r9
   60f4c:	bl	47ca0 <fputs@plt+0x368ec>
   60f50:	cmp	r0, #0
   60f54:	beq	60e94 <fputs@plt+0x4fae0>
   60f58:	mov	r1, r0
   60f5c:	ldrb	r0, [r4, #69]	; 0x45
   60f60:	cmp	r0, #0
   60f64:	bne	60f94 <fputs@plt+0x4fbe0>
   60f68:	ldrb	r0, [r4, #70]	; 0x46
   60f6c:	cmp	r0, #0
   60f70:	bne	60f94 <fputs@plt+0x4fbe0>
   60f74:	mov	r0, #1
   60f78:	strb	r0, [r4, #69]	; 0x45
   60f7c:	ldr	r2, [r4, #164]	; 0xa4
   60f80:	cmp	r2, #1
   60f84:	strge	r0, [r4, #248]	; 0xf8
   60f88:	ldr	r0, [r4, #256]	; 0x100
   60f8c:	add	r0, r0, #1
   60f90:	str	r0, [r4, #256]	; 0x100
   60f94:	mov	r0, r4
   60f98:	bl	13ce4 <fputs@plt+0x2930>
   60f9c:	mov	r0, #0
   60fa0:	sub	sp, fp, #28
   60fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60fac:	add	fp, sp, #28
   60fb0:	sub	sp, sp, #12
   60fb4:	ldr	r6, [r0]
   60fb8:	mov	r9, r3
   60fbc:	mov	r5, r2
   60fc0:	mov	r7, r1
   60fc4:	mov	r4, r0
   60fc8:	cmp	r2, #0
   60fcc:	bne	60ff0 <fputs@plt+0x4fc3c>
   60fd0:	mov	r0, r6
   60fd4:	mov	r1, r7
   60fd8:	mov	r2, r9
   60fdc:	mov	r3, #0
   60fe0:	bl	60e28 <fputs@plt+0x4fa74>
   60fe4:	mov	r5, r0
   60fe8:	cmp	r0, #0
   60fec:	beq	60ffc <fputs@plt+0x4fc48>
   60ff0:	ldr	r0, [r5, #12]
   60ff4:	cmp	r0, #0
   60ff8:	bne	61190 <fputs@plt+0x4fddc>
   60ffc:	ldr	r0, [r6, #228]	; 0xe4
   61000:	str	r4, [sp, #8]
   61004:	cmp	r0, #0
   61008:	beq	61048 <fputs@plt+0x4fc94>
   6100c:	mov	r0, r6
   61010:	mov	r1, r9
   61014:	bl	1b704 <fputs@plt+0xa350>
   61018:	cmp	r0, #0
   6101c:	beq	610f4 <fputs@plt+0x4fd40>
   61020:	mov	r4, r0
   61024:	ldr	r5, [r6, #228]	; 0xe4
   61028:	ldr	r0, [r6, #236]	; 0xec
   6102c:	mov	r1, r6
   61030:	mov	r2, r7
   61034:	mov	r3, r4
   61038:	blx	r5
   6103c:	mov	r0, r6
   61040:	mov	r1, r4
   61044:	bl	13ce4 <fputs@plt+0x2930>
   61048:	ldr	r0, [r6, #232]	; 0xe8
   6104c:	cmp	r0, #0
   61050:	beq	610f4 <fputs@plt+0x4fd40>
   61054:	mov	r0, r6
   61058:	mov	r2, #40	; 0x28
   6105c:	mov	r3, #0
   61060:	mov	r4, #0
   61064:	bl	238bc <fputs@plt+0x12508>
   61068:	cmp	r0, #0
   6106c:	beq	610bc <fputs@plt+0x4fd08>
   61070:	mov	r5, r0
   61074:	str	r6, [r0, #32]
   61078:	vmov.i32	q8, #0	; 0x00000000
   6107c:	mov	r0, #36	; 0x24
   61080:	mvn	r2, #0
   61084:	mov	r3, #1
   61088:	mov	r1, r5
   6108c:	vst1.8	{d16-d17}, [r1], r0
   61090:	mov	r0, #0
   61094:	str	r0, [r1]
   61098:	add	r1, r5, #16
   6109c:	vst1.8	{d16-d17}, [r1]
   610a0:	mov	r1, #1
   610a4:	strh	r1, [r5, #8]
   610a8:	str	r0, [sp]
   610ac:	mov	r0, r5
   610b0:	mov	r1, r9
   610b4:	bl	1a2f4 <fputs@plt+0x8f40>
   610b8:	mov	r4, r5
   610bc:	mov	r0, r4
   610c0:	mov	r1, #2
   610c4:	bl	19f04 <fputs@plt+0x8b50>
   610c8:	cmp	r0, #0
   610cc:	beq	610ec <fputs@plt+0x4fd38>
   610d0:	ldrb	r2, [r6, #66]	; 0x42
   610d4:	ldr	r8, [r6, #232]	; 0xe8
   610d8:	ldr	r1, [r6, #236]	; 0xec
   610dc:	mov	r3, r0
   610e0:	mov	r0, r1
   610e4:	mov	r1, r6
   610e8:	blx	r8
   610ec:	mov	r0, r4
   610f0:	bl	1a0f4 <fputs@plt+0x8d40>
   610f4:	mov	r0, r6
   610f8:	mov	r1, r7
   610fc:	mov	r2, r9
   61100:	mov	r3, #0
   61104:	mov	r5, #0
   61108:	bl	60e28 <fputs@plt+0x4fa74>
   6110c:	cmp	r0, #0
   61110:	beq	61160 <fputs@plt+0x4fdac>
   61114:	mov	sl, r0
   61118:	ldr	r0, [r0, #12]
   6111c:	cmp	r0, #0
   61120:	bne	6118c <fputs@plt+0x4fdd8>
   61124:	ldr	r4, [sl]
   61128:	movw	r8, #60348	; 0xebbc
   6112c:	mov	r7, #0
   61130:	movt	r8, #8
   61134:	ldrb	r1, [r8, r7]
   61138:	mov	r0, r6
   6113c:	mov	r2, r4
   61140:	mov	r3, #0
   61144:	bl	60e28 <fputs@plt+0x4fa74>
   61148:	ldr	r1, [r0, #12]
   6114c:	cmp	r1, #0
   61150:	bne	61178 <fputs@plt+0x4fdc4>
   61154:	add	r7, r7, #1
   61158:	cmp	r7, #2
   6115c:	bls	61134 <fputs@plt+0x4fd80>
   61160:	ldr	r0, [sp, #8]
   61164:	movw	r1, #4360	; 0x1108
   61168:	mov	r2, r9
   6116c:	movt	r1, #9
   61170:	bl	1d2fc <fputs@plt+0xbf48>
   61174:	b	61190 <fputs@plt+0x4fddc>
   61178:	vld1.32	{d16-d17}, [r0]
   6117c:	mov	r0, sl
   61180:	mov	r1, #0
   61184:	vst1.32	{d16-d17}, [r0]!
   61188:	str	r1, [r0]
   6118c:	mov	r5, sl
   61190:	mov	r0, r5
   61194:	sub	sp, fp, #28
   61198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6119c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   611a0:	add	fp, sp, #28
   611a4:	sub	sp, sp, #156	; 0x9c
   611a8:	ldr	r9, [r0, #8]
   611ac:	mov	r6, #0
   611b0:	str	r6, [fp, #-32]	; 0xffffffe0
   611b4:	str	r6, [fp, #-36]	; 0xffffffdc
   611b8:	cmp	r9, #0
   611bc:	beq	6149c <fputs@plt+0x500e8>
   611c0:	mov	r4, r2
   611c4:	mov	r7, r1
   611c8:	mov	sl, r0
   611cc:	cmp	r1, #0
   611d0:	beq	613cc <fputs@plt+0x50018>
   611d4:	ldrb	r5, [r7]
   611d8:	cmp	r5, #56	; 0x38
   611dc:	ble	614f0 <fputs@plt+0x5013c>
   611e0:	sub	r0, r5, #57	; 0x39
   611e4:	cmp	r0, #102	; 0x66
   611e8:	bhi	61acc <fputs@plt+0x50718>
   611ec:	add	r1, pc, #0
   611f0:	ldr	pc, [r1, r0, lsl #2]
   611f4:	andeq	r1, r6, r0, ror #13
   611f8:	andeq	r1, r6, ip, asr #21
   611fc:	andeq	r1, r6, ip, asr #21
   61200:	andeq	r1, r6, ip, asr #21
   61204:	andeq	r1, r6, ip, asr #21
   61208:	andeq	r1, r6, r4, lsr r7
   6120c:	andeq	r1, r6, ip, asr #21
   61210:	andeq	r1, r6, ip, asr #21
   61214:	andeq	r1, r6, ip, asr #21
   61218:	andeq	r1, r6, ip, asr #21
   6121c:	andeq	r1, r6, ip, asr #21
   61220:	andeq	r1, r6, ip, asr #21
   61224:	andeq	r1, r6, ip, asr #21
   61228:	andeq	r1, r6, ip, asr #21
   6122c:	muleq	r6, r0, r3
   61230:	muleq	r6, r0, r3
   61234:	andeq	r1, r6, r8, asr #11
   61238:	andeq	r1, r6, r4, lsr #15
   6123c:	andeq	r1, r6, r8, lsl r8
   61240:	andeq	r1, r6, ip, lsl r6
   61244:	andeq	r1, r6, ip, lsl r6
   61248:	andeq	r1, r6, r8, lsr #9
   6124c:	andeq	r1, r6, r8, lsr #9
   61250:	andeq	r1, r6, r8, lsr #9
   61254:	andeq	r1, r6, r8, lsr #9
   61258:	andeq	r1, r6, r8, lsr #9
   6125c:	andeq	r1, r6, r8, lsr #9
   61260:	andeq	r1, r6, ip, asr #21
   61264:	muleq	r6, r0, r3
   61268:	muleq	r6, r0, r3
   6126c:	muleq	r6, r0, r3
   61270:	muleq	r6, r0, r3
   61274:	muleq	r6, r0, r3
   61278:	muleq	r6, r0, r3
   6127c:	muleq	r6, r0, r3
   61280:	muleq	r6, r0, r3
   61284:	muleq	r6, r0, r3
   61288:	muleq	r6, r0, r3
   6128c:			; <UNDEFINED> instruction: 0x000615b4
   61290:	andeq	r1, r6, r8, lsr #13
   61294:	ldrdeq	r1, [r6], -r0
   61298:	andeq	r1, r6, ip, asr #21
   6129c:	andeq	r1, r6, ip, asr #21
   612a0:	andeq	r1, r6, ip, asr #21
   612a4:	andeq	r1, r6, ip, asr #7
   612a8:	andeq	r1, r6, ip, asr #21
   612ac:	andeq	r1, r6, ip, asr #21
   612b0:	andeq	r1, r6, ip, asr #21
   612b4:	andeq	r1, r6, ip, asr #21
   612b8:	andeq	r1, r6, ip, asr #21
   612bc:	andeq	r1, r6, ip, asr #21
   612c0:	andeq	r1, r6, ip, asr #21
   612c4:	andeq	r1, r6, ip, asr #21
   612c8:	andeq	r1, r6, ip, asr #21
   612cc:	andeq	r1, r6, ip, asr #21
   612d0:	andeq	r1, r6, ip, asr #21
   612d4:	andeq	r1, r6, ip, asr #21
   612d8:	andeq	r1, r6, ip, asr #21
   612dc:	andeq	r1, r6, ip, asr #21
   612e0:	andeq	r1, r6, ip, asr #21
   612e4:	andeq	r1, r6, ip, asr #21
   612e8:	andeq	r1, r6, ip, asr #21
   612ec:	andeq	r1, r6, r8, asr #13
   612f0:	andeq	r1, r6, ip, asr #21
   612f4:	andeq	r1, r6, ip, asr #21
   612f8:	andeq	r1, r6, ip, asr #21
   612fc:	andeq	r1, r6, ip, asr #21
   61300:	andeq	r1, r6, ip, asr #21
   61304:	andeq	r1, r6, ip, asr #21
   61308:	andeq	r1, r6, ip, asr #21
   6130c:	andeq	r1, r6, ip, asr #21
   61310:	andeq	r1, r6, ip, asr #21
   61314:	andeq	r1, r6, ip, asr #21
   61318:	andeq	r1, r6, ip, asr #21
   6131c:	andeq	r1, r6, ip, asr #21
   61320:	andeq	r1, r6, r4, lsl #18
   61324:	andeq	r1, r6, r4, lsl r9
   61328:	andeq	r1, r6, r4, lsr #18
   6132c:	andeq	r1, r6, r8, lsl #19
   61330:	andeq	r1, r6, ip, asr #21
   61334:	andeq	r1, r6, ip, asr #21
   61338:	andeq	r1, r6, ip, asr #21
   6133c:	andeq	r1, r6, ip, asr #21
   61340:	andeq	r1, r6, ip, asr #21
   61344:	andeq	r1, r6, ip, asr #21
   61348:	andeq	r1, r6, ip, asr #21
   6134c:	andeq	r1, r6, ip, asr #21
   61350:	andeq	r1, r6, ip, asr #21
   61354:	andeq	r1, r6, ip, asr #21
   61358:	andeq	r1, r6, ip, asr #21
   6135c:	andeq	r1, r6, ip, asr #21
   61360:	andeq	r1, r6, r8, asr #11
   61364:	andeq	r1, r6, ip, asr #21
   61368:	andeq	r1, r6, ip, asr #21
   6136c:	ldrdeq	r1, [r6], -r8
   61370:	andeq	r1, r6, r8, ror #20
   61374:	andeq	r1, r6, r8, lsl #20
   61378:	andeq	r1, r6, r8, lsr #20
   6137c:	muleq	r6, r8, sl
   61380:			; <UNDEFINED> instruction: 0x000615b4
   61384:	andeq	r1, r6, r4, asr #21
   61388:	andeq	r1, r6, ip, asr #21
   6138c:			; <UNDEFINED> instruction: 0x000615b4
   61390:	ldr	r1, [r7, #12]
   61394:	sub	r2, fp, #32
   61398:	mov	r0, sl
   6139c:	bl	628d8 <fputs@plt+0x51524>
   613a0:	ldr	r1, [r7, #16]
   613a4:	mov	r6, r0
   613a8:	sub	r2, fp, #36	; 0x24
   613ac:	mov	r0, sl
   613b0:	bl	628d8 <fputs@plt+0x51524>
   613b4:	mov	r2, r0
   613b8:	mov	r0, r9
   613bc:	mov	r1, r5
   613c0:	mov	r3, r6
   613c4:	str	r4, [sp]
   613c8:	b	613e4 <fputs@plt+0x50030>
   613cc:	mov	r0, #0
   613d0:	mov	r1, #25
   613d4:	mov	r2, #0
   613d8:	str	r0, [sp]
   613dc:	mov	r0, r9
   613e0:	mov	r3, r4
   613e4:	bl	4a1bc <fputs@plt+0x38e08>
   613e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   613ec:	cmp	r0, #0
   613f0:	beq	61440 <fputs@plt+0x5008c>
   613f4:	ldrb	r1, [sl, #19]
   613f8:	cmp	r1, #7
   613fc:	bhi	61440 <fputs@plt+0x5008c>
   61400:	add	r2, sl, #130	; 0x82
   61404:	mov	r3, #0
   61408:	ldr	r7, [r2, #6]
   6140c:	cmp	r7, r0
   61410:	beq	61438 <fputs@plt+0x50084>
   61414:	add	r3, r3, #1
   61418:	add	r2, r2, #20
   6141c:	cmp	r3, #10
   61420:	bcc	61408 <fputs@plt+0x50054>
   61424:	add	r2, r1, #1
   61428:	add	r1, sl, r1, lsl #2
   6142c:	strb	r2, [sl, #19]
   61430:	str	r0, [r1, #28]
   61434:	b	61440 <fputs@plt+0x5008c>
   61438:	mov	r0, #1
   6143c:	strb	r0, [r2]
   61440:	ldr	r0, [fp, #-36]	; 0xffffffdc
   61444:	cmp	r0, #0
   61448:	beq	61498 <fputs@plt+0x500e4>
   6144c:	ldrb	r1, [sl, #19]
   61450:	cmp	r1, #7
   61454:	bhi	61498 <fputs@plt+0x500e4>
   61458:	add	r2, sl, #130	; 0x82
   6145c:	mov	r3, #0
   61460:	ldr	r7, [r2, #6]
   61464:	cmp	r7, r0
   61468:	beq	61490 <fputs@plt+0x500dc>
   6146c:	add	r3, r3, #1
   61470:	add	r2, r2, #20
   61474:	cmp	r3, #10
   61478:	bcc	61460 <fputs@plt+0x500ac>
   6147c:	add	r2, r1, #1
   61480:	add	r1, sl, r1, lsl #2
   61484:	strb	r2, [sl, #19]
   61488:	str	r0, [r1, #28]
   6148c:	b	61498 <fputs@plt+0x500e4>
   61490:	mov	r0, #1
   61494:	strb	r0, [r2]
   61498:	mov	r6, r4
   6149c:	mov	r0, r6
   614a0:	sub	sp, fp, #28
   614a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   614a8:	ldr	r1, [r7, #12]
   614ac:	sub	r2, fp, #32
   614b0:	mov	r0, sl
   614b4:	bl	628d8 <fputs@plt+0x51524>
   614b8:	ldr	r1, [r7, #16]
   614bc:	mov	r6, r0
   614c0:	sub	r2, fp, #36	; 0x24
   614c4:	mov	r0, sl
   614c8:	bl	628d8 <fputs@plt+0x51524>
   614cc:	ldr	r1, [r7, #12]
   614d0:	ldr	r2, [r7, #16]
   614d4:	mov	r3, #32
   614d8:	str	r6, [sp]
   614dc:	stmib	sp, {r0, r4}
   614e0:	mov	r0, sl
   614e4:	str	r3, [sp, #12]
   614e8:	mov	r3, r5
   614ec:	b	61614 <fputs@plt+0x50260>
   614f0:	cmp	r5, #19
   614f4:	beq	616a8 <fputs@plt+0x502f4>
   614f8:	cmp	r5, #20
   614fc:	beq	616c8 <fputs@plt+0x50314>
   61500:	cmp	r5, #38	; 0x26
   61504:	bne	61acc <fputs@plt+0x50718>
   61508:	ldr	r1, [r7, #12]
   6150c:	mov	r0, sl
   61510:	mov	r2, r4
   61514:	bl	6119c <fputs@plt+0x4fde8>
   61518:	cmp	r0, r4
   6151c:	beq	6153c <fputs@plt+0x50188>
   61520:	mov	r2, r0
   61524:	mov	r0, #0
   61528:	mov	r1, #31
   6152c:	mov	r3, r4
   61530:	str	r0, [sp]
   61534:	mov	r0, r9
   61538:	bl	4a1bc <fputs@plt+0x38e08>
   6153c:	ldr	r0, [r7, #8]
   61540:	mov	r1, #0
   61544:	mov	r5, #0
   61548:	bl	626c8 <fputs@plt+0x51314>
   6154c:	mov	r3, r0
   61550:	mov	r0, r9
   61554:	mov	r1, #40	; 0x28
   61558:	mov	r2, r4
   6155c:	str	r5, [sp]
   61560:	bl	4a1bc <fputs@plt+0x38e08>
   61564:	mov	r0, #0
   61568:	add	r1, sl, r0
   6156c:	ldr	r2, [r1, #136]	; 0x88
   61570:	cmp	r2, r4
   61574:	bne	615a4 <fputs@plt+0x501f0>
   61578:	ldrb	r2, [r1, #130]	; 0x82
   6157c:	cmp	r2, #0
   61580:	beq	615a0 <fputs@plt+0x501ec>
   61584:	ldrb	r2, [sl, #19]
   61588:	cmp	r2, #7
   6158c:	addls	r3, r2, #1
   61590:	addls	r2, sl, r2, lsl #2
   61594:	strbls	r3, [sl, #19]
   61598:	strls	r4, [r2, #28]
   6159c:	strb	r5, [r1, #130]	; 0x82
   615a0:	str	r5, [r1, #136]	; 0x88
   615a4:	add	r0, r0, #20
   615a8:	cmp	r0, #200	; 0xc8
   615ac:	bne	61568 <fputs@plt+0x501b4>
   615b0:	b	613e8 <fputs@plt+0x50034>
   615b4:	ldr	r1, [r7, #12]
   615b8:	mov	r0, sl
   615bc:	mov	r2, r4
   615c0:	bl	6119c <fputs@plt+0x4fde8>
   615c4:	b	61a90 <fputs@plt+0x506dc>
   615c8:	ldr	r1, [r7, #12]
   615cc:	sub	r2, fp, #32
   615d0:	mov	r0, sl
   615d4:	bl	628d8 <fputs@plt+0x51524>
   615d8:	ldr	r1, [r7, #16]
   615dc:	mov	r6, r0
   615e0:	sub	r2, fp, #36	; 0x24
   615e4:	mov	r0, sl
   615e8:	bl	628d8 <fputs@plt+0x51524>
   615ec:	ldr	r1, [r7, #12]
   615f0:	ldr	r2, [r7, #16]
   615f4:	mov	r3, #160	; 0xa0
   615f8:	str	r6, [sp]
   615fc:	stmib	sp, {r0, r4}
   61600:	cmp	r5, #73	; 0x49
   61604:	mov	r0, sl
   61608:	str	r3, [sp, #12]
   6160c:	mov	r3, #78	; 0x4e
   61610:	movweq	r3, #79	; 0x4f
   61614:	bl	62a8c <fputs@plt+0x516d8>
   61618:	b	613e8 <fputs@plt+0x50034>
   6161c:	mov	r6, #0
   61620:	mov	r0, r9
   61624:	mov	r1, #22
   61628:	mov	r2, #1
   6162c:	mov	r3, r4
   61630:	str	r6, [sp]
   61634:	bl	4a1bc <fputs@plt+0x38e08>
   61638:	ldr	r1, [r7, #12]
   6163c:	sub	r2, fp, #32
   61640:	mov	r0, sl
   61644:	bl	628d8 <fputs@plt+0x51524>
   61648:	mov	r2, r0
   6164c:	mov	r0, r9
   61650:	mov	r1, r5
   61654:	mov	r3, #0
   61658:	str	r6, [sp]
   6165c:	bl	4a1bc <fputs@plt+0x38e08>
   61660:	mov	r5, r0
   61664:	mov	r0, r9
   61668:	mov	r1, #22
   6166c:	mov	r2, #0
   61670:	mov	r3, r4
   61674:	str	r6, [sp]
   61678:	bl	4a1bc <fputs@plt+0x38e08>
   6167c:	ldr	r0, [r9, #32]
   61680:	ldr	r2, [r9, #24]
   61684:	sub	r1, r0, #1
   61688:	str	r1, [r2, #96]	; 0x60
   6168c:	ldr	r2, [r9]
   61690:	ldrb	r2, [r2, #69]	; 0x45
   61694:	cmp	r2, #0
   61698:	beq	61b78 <fputs@plt+0x507c4>
   6169c:	movw	r1, #35320	; 0x89f8
   616a0:	movt	r1, #10
   616a4:	b	61b8c <fputs@plt+0x507d8>
   616a8:	ldr	r1, [r7, #12]
   616ac:	sub	r2, fp, #32
   616b0:	mov	r0, sl
   616b4:	bl	628d8 <fputs@plt+0x51524>
   616b8:	mov	r2, r0
   616bc:	mov	r0, #0
   616c0:	mov	r1, r5
   616c4:	b	613d8 <fputs@plt+0x50024>
   616c8:	mov	r0, sl
   616cc:	mov	r1, r7
   616d0:	mov	r2, #0
   616d4:	mov	r3, #0
   616d8:	bl	63180 <fputs@plt+0x51dcc>
   616dc:	b	61a90 <fputs@plt+0x506dc>
   616e0:	ldr	r0, [sl, #420]	; 0x1a4
   616e4:	cmp	r0, #0
   616e8:	beq	61c00 <fputs@plt+0x5084c>
   616ec:	ldrb	r2, [r7, #1]
   616f0:	cmp	r2, #4
   616f4:	beq	61f40 <fputs@plt+0x50b8c>
   616f8:	cmp	r2, #2
   616fc:	bne	61714 <fputs@plt+0x50360>
   61700:	ldr	r0, [sl, #416]	; 0x1a0
   61704:	mov	r1, #1
   61708:	cmp	r0, #0
   6170c:	moveq	r0, sl
   61710:	strb	r1, [r0, #21]
   61714:	ldr	r3, [r7, #8]
   61718:	mov	r0, #0
   6171c:	movw	r1, #1811	; 0x713
   61720:	str	r0, [sp]
   61724:	str	r0, [sp, #4]
   61728:	mov	r0, sl
   6172c:	bl	641a8 <fputs@plt+0x52df4>
   61730:	b	613e8 <fputs@plt+0x50034>
   61734:	ldr	r5, [r7, #44]	; 0x2c
   61738:	ldrsh	r0, [r7, #32]
   6173c:	ldr	r1, [r7, #28]
   61740:	mov	r3, #0
   61744:	ldrsh	r2, [r5, #34]	; 0x22
   61748:	str	r3, [sp]
   6174c:	mov	r3, r4
   61750:	add	r2, r2, #1
   61754:	mla	r0, r2, r1, r0
   61758:	mov	r1, #134	; 0x86
   6175c:	add	r2, r0, #1
   61760:	mov	r0, r9
   61764:	bl	4a1bc <fputs@plt+0x38e08>
   61768:	ldrsh	r0, [r7, #32]
   6176c:	cmp	r0, #0
   61770:	blt	613e8 <fputs@plt+0x50034>
   61774:	ldr	r1, [r5, #4]
   61778:	add	r0, r1, r0, lsl #4
   6177c:	ldrb	r0, [r0, #13]
   61780:	cmp	r0, #69	; 0x45
   61784:	bne	613e8 <fputs@plt+0x50034>
   61788:	mov	r0, #0
   6178c:	mov	r1, #39	; 0x27
   61790:	mov	r2, r4
   61794:	mov	r3, #0
   61798:	str	r0, [sp]
   6179c:	mov	r0, r9
   617a0:	b	613e4 <fputs@plt+0x50030>
   617a4:	ldr	r0, [r7, #20]
   617a8:	ldr	r1, [r7, #12]
   617ac:	sub	r2, fp, #32
   617b0:	ldr	r8, [r0, #4]
   617b4:	mov	r0, sl
   617b8:	str	r1, [sp, #44]	; 0x2c
   617bc:	ldr	r6, [r8]
   617c0:	bl	628d8 <fputs@plt+0x51524>
   617c4:	str	r0, [sp, #40]	; 0x28
   617c8:	sub	r2, fp, #36	; 0x24
   617cc:	mov	r0, sl
   617d0:	mov	r1, r6
   617d4:	bl	628d8 <fputs@plt+0x51524>
   617d8:	ldrb	r1, [sl, #19]
   617dc:	cmp	r1, #0
   617e0:	beq	61c14 <fputs@plt+0x50860>
   617e4:	sub	r2, r1, #1
   617e8:	strb	r2, [sl, #19]
   617ec:	uxtb	r2, r2
   617f0:	add	r3, sl, r2, lsl #2
   617f4:	cmp	r2, #0
   617f8:	ldr	r5, [r3, #28]
   617fc:	beq	61c20 <fputs@plt+0x5086c>
   61800:	sub	r1, r1, #2
   61804:	strb	r1, [sl, #19]
   61808:	uxtb	r1, r1
   6180c:	add	r1, sl, r1, lsl #2
   61810:	ldr	r7, [r1, #28]
   61814:	b	61c2c <fputs@plt+0x50878>
   61818:	mov	r0, r9
   6181c:	bl	62b34 <fputs@plt+0x51780>
   61820:	mov	r6, r0
   61824:	mov	r0, r9
   61828:	bl	62b34 <fputs@plt+0x51780>
   6182c:	mov	r5, r0
   61830:	mov	r8, #0
   61834:	mov	r0, r9
   61838:	mov	r1, #25
   6183c:	mov	r2, #0
   61840:	mov	r3, r4
   61844:	str	r8, [sp]
   61848:	bl	4a1bc <fputs@plt+0x38e08>
   6184c:	mov	r0, sl
   61850:	mov	r1, r7
   61854:	mov	r2, r6
   61858:	mov	r3, r5
   6185c:	bl	637ec <fputs@plt+0x52438>
   61860:	mov	r0, r9
   61864:	mov	r1, #22
   61868:	mov	r2, #1
   6186c:	mov	r3, r4
   61870:	str	r8, [sp]
   61874:	bl	4a1bc <fputs@plt+0x38e08>
   61878:	ldr	r0, [r9, #24]
   6187c:	ldr	r1, [r0, #120]	; 0x78
   61880:	cmp	r1, #0
   61884:	ldrne	r2, [r9, #32]
   61888:	mvnne	r3, r6
   6188c:	strne	r2, [r1, r3, lsl #2]
   61890:	mov	r2, r4
   61894:	mov	r3, #0
   61898:	ldr	r1, [r9, #32]
   6189c:	sub	r1, r1, #1
   618a0:	str	r1, [r0, #96]	; 0x60
   618a4:	mov	r0, r9
   618a8:	mov	r1, #37	; 0x25
   618ac:	str	r8, [sp]
   618b0:	bl	4a1bc <fputs@plt+0x38e08>
   618b4:	ldr	r0, [r9, #24]
   618b8:	ldr	r1, [r0, #120]	; 0x78
   618bc:	cmp	r1, #0
   618c0:	beq	62154 <fputs@plt+0x50da0>
   618c4:	ldr	r2, [r9, #32]!
   618c8:	mvn	r3, r5
   618cc:	b	61e18 <fputs@plt+0x50a64>
   618d0:	ldr	r5, [r7, #8]
   618d4:	mov	r0, #0
   618d8:	mov	r1, #97	; 0x61
   618dc:	mov	r2, #0
   618e0:	mov	r3, r4
   618e4:	str	r0, [sp]
   618e8:	mov	r0, r9
   618ec:	bl	4a1bc <fputs@plt+0x38e08>
   618f0:	mov	r1, r0
   618f4:	mov	r0, r9
   618f8:	mov	r2, r5
   618fc:	mov	r3, #0
   61900:	b	619d0 <fputs@plt+0x5061c>
   61904:	mov	r0, sl
   61908:	mov	r1, r7
   6190c:	mov	r2, #0
   61910:	b	61ab8 <fputs@plt+0x50704>
   61914:	ldr	r1, [r7, #8]
   61918:	mov	r0, r9
   6191c:	mov	r2, #0
   61920:	b	61e2c <fputs@plt+0x50a78>
   61924:	ldr	r0, [r7, #8]
   61928:	add	r5, r0, #2
   6192c:	mov	r0, r5
   61930:	bl	111f8 <strlen@plt>
   61934:	ldr	r1, [r9]
   61938:	bic	r0, r0, #-1073741824	; 0xc0000000
   6193c:	sub	r6, r0, #1
   61940:	mov	r2, r6
   61944:	mov	r0, r1
   61948:	mov	r1, r5
   6194c:	bl	62638 <fputs@plt+0x51284>
   61950:	mov	r5, r0
   61954:	mov	r0, #0
   61958:	mov	r1, #27
   6195c:	mov	r3, r4
   61960:	str	r0, [sp]
   61964:	add	r0, r6, r6, lsr #31
   61968:	asr	r2, r0, #1
   6196c:	mov	r0, r9
   61970:	bl	4a1bc <fputs@plt+0x38e08>
   61974:	mov	r1, r0
   61978:	mov	r0, r9
   6197c:	mov	r2, r5
   61980:	mvn	r3, #0
   61984:	b	619d0 <fputs@plt+0x5061c>
   61988:	ldrsh	r2, [r7, #32]
   6198c:	mov	r0, #0
   61990:	mov	r1, #28
   61994:	mov	r3, r4
   61998:	str	r0, [sp]
   6199c:	mov	r0, r9
   619a0:	bl	4a1bc <fputs@plt+0x38e08>
   619a4:	ldr	r0, [r7, #8]
   619a8:	ldrb	r0, [r0, #1]
   619ac:	cmp	r0, #0
   619b0:	beq	613e8 <fputs@plt+0x50034>
   619b4:	ldrsh	r0, [r7, #32]
   619b8:	ldr	r1, [sl, #476]	; 0x1dc
   619bc:	mvn	r3, #1
   619c0:	add	r0, r1, r0, lsl #2
   619c4:	mvn	r1, #0
   619c8:	ldr	r2, [r0, #-4]
   619cc:	mov	r0, r9
   619d0:	bl	1d530 <fputs@plt+0xc17c>
   619d4:	b	613e8 <fputs@plt+0x50034>
   619d8:	ldr	r6, [sl]
   619dc:	ldrb	r1, [r7, #5]
   619e0:	mov	r0, #0
   619e4:	ldrb	r3, [r6, #66]	; 0x42
   619e8:	tst	r1, #64	; 0x40
   619ec:	bne	61b94 <fputs@plt+0x507e0>
   619f0:	ldr	r5, [r7, #20]
   619f4:	cmp	r5, #0
   619f8:	beq	61b94 <fputs@plt+0x507e0>
   619fc:	ldr	r2, [r5]
   61a00:	mov	r1, #1
   61a04:	b	61ba0 <fputs@plt+0x507ec>
   61a08:	ldr	r0, [r7, #40]	; 0x28
   61a0c:	cmp	r0, #0
   61a10:	beq	61ca8 <fputs@plt+0x508f4>
   61a14:	ldrsh	r1, [r7, #34]	; 0x22
   61a18:	ldr	r0, [r0, #40]	; 0x28
   61a1c:	add	r0, r0, r1, lsl #4
   61a20:	ldr	r4, [r0, #8]
   61a24:	b	613e8 <fputs@plt+0x50034>
   61a28:	ldr	r0, [r7, #40]	; 0x28
   61a2c:	ldrsh	r2, [r7, #34]	; 0x22
   61a30:	ldrb	r3, [r0]
   61a34:	ldr	r1, [r0, #28]
   61a38:	cmp	r3, #0
   61a3c:	beq	61cc0 <fputs@plt+0x5090c>
   61a40:	ldrb	r3, [r0, #1]
   61a44:	cmp	r3, #0
   61a48:	beq	61a68 <fputs@plt+0x506b4>
   61a4c:	add	r2, r2, r2, lsl #1
   61a50:	add	r1, r1, r2, lsl #3
   61a54:	ldr	r2, [r0, #8]
   61a58:	mov	r0, r9
   61a5c:	ldr	r3, [r1, #12]
   61a60:	mov	r1, #47	; 0x2f
   61a64:	b	613c4 <fputs@plt+0x50010>
   61a68:	ldr	r3, [r7, #28]
   61a6c:	cmn	r3, #1
   61a70:	ble	61be8 <fputs@plt+0x50834>
   61a74:	ldrb	r0, [r7, #38]	; 0x26
   61a78:	ldrsh	r2, [r7, #32]
   61a7c:	ldr	r1, [r7, #44]	; 0x2c
   61a80:	str	r4, [sp]
   61a84:	str	r0, [sp, #4]
   61a88:	mov	r0, sl
   61a8c:	bl	623b0 <fputs@plt+0x50ffc>
   61a90:	mov	r4, r0
   61a94:	b	613e8 <fputs@plt+0x50034>
   61a98:	ldr	r1, [r7, #12]
   61a9c:	ldrb	r0, [r1]
   61aa0:	cmp	r0, #133	; 0x85
   61aa4:	beq	61e20 <fputs@plt+0x50a6c>
   61aa8:	cmp	r0, #132	; 0x84
   61aac:	bne	61e38 <fputs@plt+0x50a84>
   61ab0:	mov	r0, sl
   61ab4:	mov	r2, #1
   61ab8:	mov	r3, r4
   61abc:	bl	624ac <fputs@plt+0x510f8>
   61ac0:	b	613e8 <fputs@plt+0x50034>
   61ac4:	ldr	r4, [r7, #28]
   61ac8:	b	613e8 <fputs@plt+0x50034>
   61acc:	ldr	r0, [r7, #20]
   61ad0:	ldr	r1, [r0]
   61ad4:	ldr	r5, [r0, #4]
   61ad8:	str	r0, [sp, #28]
   61adc:	mov	r0, r9
   61ae0:	str	r1, [sp, #32]
   61ae4:	bl	62b34 <fputs@plt+0x51780>
   61ae8:	ldr	r1, [r7, #12]
   61aec:	str	r0, [sp, #44]	; 0x2c
   61af0:	cmp	r1, #0
   61af4:	str	r1, [sp, #40]	; 0x28
   61af8:	beq	61cd0 <fputs@plt+0x5091c>
   61afc:	sub	r0, fp, #88	; 0x58
   61b00:	mov	ip, r1
   61b04:	mov	r8, r4
   61b08:	mov	lr, r5
   61b0c:	mov	r4, r0
   61b10:	ldm	ip!, {r0, r2, r3, r5, r6, r7}
   61b14:	stmia	r4!, {r0, r2, r3, r5, r6, r7}
   61b18:	ldm	ip, {r0, r2, r3, r5, r6, r7}
   61b1c:	stm	r4, {r0, r2, r3, r5, r6, r7}
   61b20:	sub	r2, fp, #32
   61b24:	mov	r0, sl
   61b28:	mov	r5, lr
   61b2c:	mov	r4, r8
   61b30:	bl	628d8 <fputs@plt+0x51524>
   61b34:	str	r0, [fp, #-60]	; 0xffffffc4
   61b38:	mov	r0, #79	; 0x4f
   61b3c:	mov	r2, #157	; 0x9d
   61b40:	ldr	r1, [sp, #40]	; 0x28
   61b44:	add	r7, sp, #48	; 0x30
   61b48:	strb	r0, [sp, #48]	; 0x30
   61b4c:	sub	r0, fp, #88	; 0x58
   61b50:	str	r0, [sp, #60]	; 0x3c
   61b54:	mov	r0, #0
   61b58:	str	r0, [fp, #-32]	; 0xffffffe0
   61b5c:	ldrb	r0, [fp, #-88]	; 0xffffffa8
   61b60:	strb	r2, [fp, #-88]	; 0xffffffa8
   61b64:	strb	r0, [fp, #-50]	; 0xffffffce
   61b68:	ldr	r0, [fp, #-84]	; 0xffffffac
   61b6c:	bic	r0, r0, #4096	; 0x1000
   61b70:	str	r0, [fp, #-84]	; 0xffffffac
   61b74:	b	61cd4 <fputs@plt+0x50920>
   61b78:	ldr	r2, [r9, #4]
   61b7c:	cmp	r5, #0
   61b80:	movge	r1, r5
   61b84:	add	r1, r1, r1, lsl #2
   61b88:	add	r1, r2, r1, lsl #2
   61b8c:	str	r0, [r1, #8]
   61b90:	b	613e8 <fputs@plt+0x50034>
   61b94:	mov	r1, #0
   61b98:	mov	r5, #0
   61b9c:	mov	r2, #0
   61ba0:	str	r1, [sp, #32]
   61ba4:	ldr	r8, [r7, #8]
   61ba8:	str	r0, [sp]
   61bac:	mov	r0, r6
   61bb0:	str	r2, [sp, #44]	; 0x2c
   61bb4:	mov	r1, r8
   61bb8:	bl	2107c <fputs@plt+0xfcc8>
   61bbc:	cmp	r0, #0
   61bc0:	beq	61bd4 <fputs@plt+0x50820>
   61bc4:	mov	ip, r0
   61bc8:	ldr	r0, [r0, #16]
   61bcc:	cmp	r0, #0
   61bd0:	beq	61e88 <fputs@plt+0x50ad4>
   61bd4:	movw	r1, #4417	; 0x1141
   61bd8:	mov	r0, sl
   61bdc:	mov	r2, r8
   61be0:	movt	r1, #9
   61be4:	b	61cb8 <fputs@plt+0x50904>
   61be8:	ldr	r0, [sl, #100]	; 0x64
   61bec:	cmp	r0, #1
   61bf0:	blt	61f58 <fputs@plt+0x50ba4>
   61bf4:	ldrsh	r1, [r7, #32]
   61bf8:	add	r4, r0, r1
   61bfc:	b	613e8 <fputs@plt+0x50034>
   61c00:	movw	r1, #4440	; 0x1158
   61c04:	mov	r0, sl
   61c08:	movt	r1, #9
   61c0c:	bl	1d2fc <fputs@plt+0xbf48>
   61c10:	b	6149c <fputs@plt+0x500e8>
   61c14:	ldr	r1, [sl, #76]	; 0x4c
   61c18:	add	r5, r1, #1
   61c1c:	str	r5, [sl, #76]	; 0x4c
   61c20:	ldr	r1, [sl, #76]	; 0x4c
   61c24:	add	r7, r1, #1
   61c28:	str	r7, [sl, #76]	; 0x4c
   61c2c:	ldr	r1, [sp, #40]	; 0x28
   61c30:	mov	r2, #32
   61c34:	mov	r3, #83	; 0x53
   61c38:	str	r1, [sp]
   61c3c:	stmib	sp, {r0, r5}
   61c40:	str	r2, [sp, #12]
   61c44:	mov	r0, sl
   61c48:	mov	r2, r6
   61c4c:	ldr	r1, [sp, #44]	; 0x2c
   61c50:	bl	62a8c <fputs@plt+0x516d8>
   61c54:	ldr	r0, [fp, #-36]	; 0xffffffdc
   61c58:	ldr	r6, [r8, #20]
   61c5c:	cmp	r0, #0
   61c60:	beq	61f68 <fputs@plt+0x50bb4>
   61c64:	ldrb	ip, [sl, #19]
   61c68:	cmp	ip, #7
   61c6c:	bhi	61f68 <fputs@plt+0x50bb4>
   61c70:	add	r2, sl, #130	; 0x82
   61c74:	mov	r3, #0
   61c78:	ldr	r1, [r2, #6]
   61c7c:	cmp	r1, r0
   61c80:	beq	61f60 <fputs@plt+0x50bac>
   61c84:	add	r3, r3, #1
   61c88:	add	r2, r2, #20
   61c8c:	cmp	r3, #10
   61c90:	bcc	61c78 <fputs@plt+0x508c4>
   61c94:	add	r1, ip, #1
   61c98:	strb	r1, [sl, #19]
   61c9c:	add	r1, sl, ip, lsl #2
   61ca0:	str	r0, [r1, #28]
   61ca4:	b	61f68 <fputs@plt+0x50bb4>
   61ca8:	ldr	r2, [r7, #8]
   61cac:	movw	r1, #4391	; 0x1127
   61cb0:	mov	r0, sl
   61cb4:	movt	r1, #9
   61cb8:	bl	1d2fc <fputs@plt+0xbf48>
   61cbc:	b	613e8 <fputs@plt+0x50034>
   61cc0:	add	r0, r2, r2, lsl #1
   61cc4:	add	r0, r1, r0, lsl #3
   61cc8:	ldr	r4, [r0, #16]
   61ccc:	b	613e8 <fputs@plt+0x50034>
   61cd0:	mov	r7, #0
   61cd4:	ldr	r0, [sp, #32]
   61cd8:	sub	r2, r0, #1
   61cdc:	cmp	r0, #2
   61ce0:	str	r2, [sp, #36]	; 0x24
   61ce4:	blt	61d9c <fputs@plt+0x509e8>
   61ce8:	add	r5, r5, #20
   61cec:	mov	r8, #0
   61cf0:	ldr	r0, [sl, #108]	; 0x6c
   61cf4:	cmp	r1, #0
   61cf8:	add	r0, r0, #1
   61cfc:	str	r0, [sl, #108]	; 0x6c
   61d00:	ldr	r0, [r5, #-20]	; 0xffffffec
   61d04:	strne	r0, [sp, #64]	; 0x40
   61d08:	moveq	r7, r0
   61d0c:	mov	r0, r9
   61d10:	bl	62b34 <fputs@plt+0x51780>
   61d14:	mov	r6, r0
   61d18:	mov	r0, sl
   61d1c:	mov	r1, r7
   61d20:	mov	r3, #16
   61d24:	mov	r2, r6
   61d28:	bl	63e1c <fputs@plt+0x52a68>
   61d2c:	ldr	r1, [r5]
   61d30:	mov	r0, sl
   61d34:	mov	r2, r4
   61d38:	bl	6094c <fputs@plt+0x4f598>
   61d3c:	ldr	r3, [sp, #44]	; 0x2c
   61d40:	mov	r0, #0
   61d44:	mov	r1, #13
   61d48:	mov	r2, #0
   61d4c:	str	r0, [sp]
   61d50:	mov	r0, r9
   61d54:	bl	4a1bc <fputs@plt+0x38e08>
   61d58:	mov	r0, sl
   61d5c:	bl	62b90 <fputs@plt+0x517dc>
   61d60:	ldr	r0, [r9, #24]
   61d64:	add	r8, r8, #2
   61d68:	add	r5, r5, #40	; 0x28
   61d6c:	ldr	r1, [r0, #120]	; 0x78
   61d70:	cmp	r1, #0
   61d74:	ldrne	r2, [r9, #32]
   61d78:	mvnne	r3, r6
   61d7c:	strne	r2, [r1, r3, lsl #2]
   61d80:	ldr	r1, [r9, #32]
   61d84:	sub	r1, r1, #1
   61d88:	str	r1, [r0, #96]	; 0x60
   61d8c:	ldr	r0, [sp, #36]	; 0x24
   61d90:	ldr	r1, [sp, #40]	; 0x28
   61d94:	cmp	r8, r0
   61d98:	blt	61cf0 <fputs@plt+0x5093c>
   61d9c:	ldr	r0, [sp, #32]
   61da0:	tst	r0, #1
   61da4:	bne	61dc8 <fputs@plt+0x50a14>
   61da8:	mov	r0, #0
   61dac:	mov	r1, #25
   61db0:	mov	r2, #0
   61db4:	mov	r3, r4
   61db8:	str	r0, [sp]
   61dbc:	mov	r0, r9
   61dc0:	bl	4a1bc <fputs@plt+0x38e08>
   61dc4:	b	61dfc <fputs@plt+0x50a48>
   61dc8:	ldr	r0, [sl, #108]	; 0x6c
   61dcc:	ldr	r1, [sp, #36]	; 0x24
   61dd0:	mov	r2, r4
   61dd4:	add	r0, r0, #1
   61dd8:	add	r1, r1, r1, lsl #2
   61ddc:	str	r0, [sl, #108]	; 0x6c
   61de0:	ldr	r0, [sp, #28]
   61de4:	ldr	r0, [r0, #4]
   61de8:	ldr	r1, [r0, r1, lsl #2]
   61dec:	mov	r0, sl
   61df0:	bl	6094c <fputs@plt+0x4f598>
   61df4:	mov	r0, sl
   61df8:	bl	62b90 <fputs@plt+0x517dc>
   61dfc:	ldr	r0, [r9, #24]
   61e00:	ldr	r1, [r0, #120]	; 0x78
   61e04:	cmp	r1, #0
   61e08:	beq	62154 <fputs@plt+0x50da0>
   61e0c:	ldr	r2, [r9, #32]!
   61e10:	ldr	r3, [sp, #44]	; 0x2c
   61e14:	mvn	r3, r3
   61e18:	str	r2, [r1, r3, lsl #2]
   61e1c:	b	62158 <fputs@plt+0x50da4>
   61e20:	ldr	r1, [r1, #8]
   61e24:	mov	r0, r9
   61e28:	mov	r2, #1
   61e2c:	mov	r3, r4
   61e30:	bl	625c0 <fputs@plt+0x5120c>
   61e34:	b	613e8 <fputs@plt+0x50034>
   61e38:	mov	r0, #17408	; 0x4400
   61e3c:	sub	r1, fp, #88	; 0x58
   61e40:	sub	r2, fp, #32
   61e44:	str	r0, [fp, #-84]	; 0xffffffac
   61e48:	mov	r0, #132	; 0x84
   61e4c:	strb	r0, [fp, #-88]	; 0xffffffa8
   61e50:	mov	r0, #0
   61e54:	str	r0, [fp, #-80]	; 0xffffffb0
   61e58:	mov	r0, sl
   61e5c:	bl	628d8 <fputs@plt+0x51524>
   61e60:	ldr	r1, [r7, #12]
   61e64:	mov	r5, r0
   61e68:	sub	r2, fp, #36	; 0x24
   61e6c:	mov	r0, sl
   61e70:	bl	628d8 <fputs@plt+0x51524>
   61e74:	mov	r2, r0
   61e78:	mov	r0, r9
   61e7c:	mov	r1, #90	; 0x5a
   61e80:	mov	r3, r5
   61e84:	b	613c4 <fputs@plt+0x50010>
   61e88:	ldrh	r0, [ip, #2]
   61e8c:	tst	r0, #512	; 0x200
   61e90:	bne	62064 <fputs@plt+0x50cb0>
   61e94:	tst	r0, #1024	; 0x400
   61e98:	ldr	r0, [sp, #44]	; 0x2c
   61e9c:	bne	62168 <fputs@plt+0x50db4>
   61ea0:	cmp	r0, #1
   61ea4:	str	r6, [sp, #20]
   61ea8:	str	r5, [sp, #40]	; 0x28
   61eac:	str	ip, [sp, #36]	; 0x24
   61eb0:	blt	62174 <fputs@plt+0x50dc0>
   61eb4:	mov	r0, #0
   61eb8:	mov	r5, #0
   61ebc:	mov	r6, #0
   61ec0:	mov	r8, #0
   61ec4:	str	r0, [sp, #28]
   61ec8:	cmp	r6, #31
   61ecc:	bhi	61ef8 <fputs@plt+0x50b44>
   61ed0:	ldr	r0, [sp, #40]	; 0x28
   61ed4:	ldr	r0, [r0, #4]
   61ed8:	ldr	r0, [r0, r5]
   61edc:	bl	62c08 <fputs@plt+0x51854>
   61ee0:	cmp	r0, #0
   61ee4:	ldr	ip, [sp, #36]	; 0x24
   61ee8:	ldrne	r0, [sp, #28]
   61eec:	movne	r1, #1
   61ef0:	orrne	r0, r0, r1, lsl r6
   61ef4:	strne	r0, [sp, #28]
   61ef8:	cmp	r8, #0
   61efc:	bne	61f28 <fputs@plt+0x50b74>
   61f00:	ldrh	r0, [ip, #2]
   61f04:	ands	r0, r0, #32
   61f08:	beq	61f28 <fputs@plt+0x50b74>
   61f0c:	ldr	r0, [sp, #40]	; 0x28
   61f10:	ldr	r0, [r0, #4]
   61f14:	ldr	r1, [r0, r5]
   61f18:	mov	r0, sl
   61f1c:	bl	62c74 <fputs@plt+0x518c0>
   61f20:	ldr	ip, [sp, #36]	; 0x24
   61f24:	mov	r8, r0
   61f28:	ldr	r0, [sp, #44]	; 0x2c
   61f2c:	add	r6, r6, #1
   61f30:	add	r5, r5, #20
   61f34:	cmp	r0, r6
   61f38:	bne	61ec8 <fputs@plt+0x50b14>
   61f3c:	b	62180 <fputs@plt+0x50dcc>
   61f40:	ldr	r5, [r7, #8]
   61f44:	mov	r0, #0
   61f48:	mov	r1, #21
   61f4c:	mov	r2, #0
   61f50:	mov	r3, #4
   61f54:	b	618e4 <fputs@plt+0x50530>
   61f58:	ldr	r3, [sl, #104]	; 0x68
   61f5c:	b	61a74 <fputs@plt+0x506c0>
   61f60:	mov	r0, #1
   61f64:	strb	r0, [r2]
   61f68:	sub	r2, fp, #36	; 0x24
   61f6c:	mov	r0, sl
   61f70:	mov	r1, r6
   61f74:	bl	628d8 <fputs@plt+0x51524>
   61f78:	ldr	r1, [sp, #40]	; 0x28
   61f7c:	mov	r2, r6
   61f80:	mov	r3, #81	; 0x51
   61f84:	str	r1, [sp]
   61f88:	stmib	sp, {r0, r7}
   61f8c:	mov	r0, #32
   61f90:	ldr	r1, [sp, #44]	; 0x2c
   61f94:	str	r0, [sp, #12]
   61f98:	mov	r0, sl
   61f9c:	bl	62a8c <fputs@plt+0x516d8>
   61fa0:	mov	r0, r9
   61fa4:	mov	r1, #72	; 0x48
   61fa8:	mov	r2, r5
   61fac:	mov	r3, r7
   61fb0:	str	r4, [sp]
   61fb4:	bl	4a1bc <fputs@plt+0x38e08>
   61fb8:	cmp	r5, #0
   61fbc:	beq	6200c <fputs@plt+0x50c58>
   61fc0:	ldrb	r0, [sl, #19]
   61fc4:	cmp	r0, #7
   61fc8:	bhi	6200c <fputs@plt+0x50c58>
   61fcc:	add	r1, sl, #130	; 0x82
   61fd0:	mov	r2, #0
   61fd4:	ldr	r3, [r1, #6]
   61fd8:	cmp	r3, r5
   61fdc:	beq	62004 <fputs@plt+0x50c50>
   61fe0:	add	r2, r2, #1
   61fe4:	add	r1, r1, #20
   61fe8:	cmp	r2, #10
   61fec:	bcc	61fd4 <fputs@plt+0x50c20>
   61ff0:	add	r1, r0, #1
   61ff4:	add	r0, sl, r0, lsl #2
   61ff8:	strb	r1, [sl, #19]
   61ffc:	str	r5, [r0, #28]
   62000:	b	6200c <fputs@plt+0x50c58>
   62004:	mov	r0, #1
   62008:	strb	r0, [r1]
   6200c:	cmp	r7, #0
   62010:	beq	613e8 <fputs@plt+0x50034>
   62014:	ldrb	r0, [sl, #19]
   62018:	cmp	r0, #7
   6201c:	bhi	613e8 <fputs@plt+0x50034>
   62020:	add	r1, sl, #130	; 0x82
   62024:	mov	r2, #0
   62028:	ldr	r3, [r1, #6]
   6202c:	cmp	r3, r7
   62030:	beq	62058 <fputs@plt+0x50ca4>
   62034:	add	r2, r2, #1
   62038:	add	r1, r1, #20
   6203c:	cmp	r2, #10
   62040:	bcc	62028 <fputs@plt+0x50c74>
   62044:	add	r1, r0, #1
   62048:	add	r0, sl, r0, lsl #2
   6204c:	strb	r1, [sl, #19]
   62050:	str	r7, [r0, #28]
   62054:	b	613e8 <fputs@plt+0x50034>
   62058:	mov	r0, #1
   6205c:	strb	r0, [r1]
   62060:	b	613e8 <fputs@plt+0x50034>
   62064:	mov	r0, r9
   62068:	bl	62b34 <fputs@plt+0x51780>
   6206c:	str	r0, [sp, #40]	; 0x28
   62070:	ldr	r0, [r5, #4]
   62074:	mov	r2, r4
   62078:	mov	r8, r5
   6207c:	ldr	r1, [r0]
   62080:	mov	r0, sl
   62084:	bl	6094c <fputs@plt+0x4f598>
   62088:	ldr	r5, [sp, #44]	; 0x2c
   6208c:	cmp	r5, #2
   62090:	blt	62138 <fputs@plt+0x50d84>
   62094:	mov	r7, #1
   62098:	mov	r6, #0
   6209c:	ldr	r3, [sp, #40]	; 0x28
   620a0:	mov	r0, r9
   620a4:	mov	r1, #77	; 0x4d
   620a8:	mov	r2, r4
   620ac:	str	r6, [sp]
   620b0:	bl	4a1bc <fputs@plt+0x38e08>
   620b4:	mov	r0, #0
   620b8:	add	r1, sl, r0
   620bc:	ldr	r2, [r1, #136]	; 0x88
   620c0:	cmp	r2, r4
   620c4:	bne	620f4 <fputs@plt+0x50d40>
   620c8:	ldrb	r2, [r1, #130]	; 0x82
   620cc:	cmp	r2, #0
   620d0:	beq	620f0 <fputs@plt+0x50d3c>
   620d4:	ldrb	r2, [sl, #19]
   620d8:	cmp	r2, #7
   620dc:	addls	r3, r2, #1
   620e0:	addls	r2, sl, r2, lsl #2
   620e4:	strbls	r3, [sl, #19]
   620e8:	strls	r4, [r2, #28]
   620ec:	strb	r6, [r1, #130]	; 0x82
   620f0:	str	r6, [r1, #136]	; 0x88
   620f4:	add	r0, r0, #20
   620f8:	cmp	r0, #200	; 0xc8
   620fc:	bne	620b8 <fputs@plt+0x50d04>
   62100:	ldr	r0, [sl, #108]	; 0x6c
   62104:	add	r1, r7, r7, lsl #2
   62108:	mov	r2, r4
   6210c:	add	r0, r0, #1
   62110:	str	r0, [sl, #108]	; 0x6c
   62114:	ldr	r0, [r8, #4]
   62118:	ldr	r1, [r0, r1, lsl #2]
   6211c:	mov	r0, sl
   62120:	bl	6094c <fputs@plt+0x4f598>
   62124:	mov	r0, sl
   62128:	bl	62b90 <fputs@plt+0x517dc>
   6212c:	add	r7, r7, #1
   62130:	cmp	r7, r5
   62134:	bne	6209c <fputs@plt+0x50ce8>
   62138:	ldr	r0, [r9, #24]
   6213c:	ldr	r1, [r0, #120]	; 0x78
   62140:	cmp	r1, #0
   62144:	beq	62154 <fputs@plt+0x50da0>
   62148:	ldr	r2, [r9, #32]!
   6214c:	ldr	r3, [sp, #40]	; 0x28
   62150:	b	61e14 <fputs@plt+0x50a60>
   62154:	add	r9, r9, #32
   62158:	ldr	r1, [r9]
   6215c:	sub	r1, r1, #1
   62160:	str	r1, [r0, #96]	; 0x60
   62164:	b	613e8 <fputs@plt+0x50034>
   62168:	ldr	r0, [r5, #4]
   6216c:	ldr	r1, [r0]
   62170:	b	615b8 <fputs@plt+0x50204>
   62174:	mov	r0, #0
   62178:	mov	r8, #0
   6217c:	str	r0, [sp, #28]
   62180:	ldr	r0, [sp, #32]
   62184:	ldr	r2, [sp, #44]	; 0x2c
   62188:	ldr	r5, [sp, #40]	; 0x28
   6218c:	str	r8, [sp, #24]
   62190:	mov	r8, #0
   62194:	cmp	r0, #0
   62198:	beq	62240 <fputs@plt+0x50e8c>
   6219c:	ldr	r0, [sp, #28]
   621a0:	cmp	r0, #0
   621a4:	bne	621b4 <fputs@plt+0x50e00>
   621a8:	ldr	r0, [sl, #60]	; 0x3c
   621ac:	cmp	r0, r2
   621b0:	bge	621c8 <fputs@plt+0x50e14>
   621b4:	ldr	r0, [sl, #76]	; 0x4c
   621b8:	add	r1, r0, r2
   621bc:	add	r8, r0, #1
   621c0:	str	r1, [sl, #76]	; 0x4c
   621c4:	b	621dc <fputs@plt+0x50e28>
   621c8:	ldr	r8, [sl, #64]	; 0x40
   621cc:	sub	r0, r0, r2
   621d0:	str	r0, [sl, #60]	; 0x3c
   621d4:	add	r1, r8, r2
   621d8:	str	r1, [sl, #64]	; 0x40
   621dc:	ldrh	r0, [ip, #2]
   621e0:	mov	r6, r2
   621e4:	tst	r0, #192	; 0xc0
   621e8:	beq	62208 <fputs@plt+0x50e54>
   621ec:	ldr	r1, [r5, #4]
   621f0:	ldr	r1, [r1]
   621f4:	ldrb	r2, [r1]
   621f8:	orr	r2, r2, #2
   621fc:	cmp	r2, #154	; 0x9a
   62200:	andeq	r0, r0, #192	; 0xc0
   62204:	strbeq	r0, [r1, #38]	; 0x26
   62208:	ldr	r0, [sl, #108]	; 0x6c
   6220c:	mov	r1, r5
   62210:	mov	r2, r8
   62214:	mov	r3, #0
   62218:	add	r0, r0, #1
   6221c:	str	r0, [sl, #108]	; 0x6c
   62220:	mov	r0, #3
   62224:	str	r0, [sp]
   62228:	mov	r0, sl
   6222c:	bl	62e00 <fputs@plt+0x51a4c>
   62230:	mov	r0, sl
   62234:	bl	62b90 <fputs@plt+0x517dc>
   62238:	ldr	ip, [sp, #36]	; 0x24
   6223c:	mov	r2, r6
   62240:	cmp	r2, #2
   62244:	blt	62260 <fputs@plt+0x50eac>
   62248:	ldrb	r1, [r7, #4]
   6224c:	ldr	r7, [sp, #28]
   62250:	mov	r0, #1
   62254:	tst	r1, #128	; 0x80
   62258:	moveq	r0, #0
   6225c:	b	62270 <fputs@plt+0x50ebc>
   62260:	ldr	r7, [sp, #28]
   62264:	cmp	r2, #1
   62268:	bne	6228c <fputs@plt+0x50ed8>
   6226c:	mov	r0, #0
   62270:	ldr	r1, [r5, #4]
   62274:	add	r0, r0, r0, lsl #2
   62278:	ldr	r3, [r1, r0, lsl #2]
   6227c:	ldr	r0, [sp, #20]
   62280:	mov	r1, ip
   62284:	bl	62f98 <fputs@plt+0x51be4>
   62288:	mov	ip, r0
   6228c:	ldrb	r0, [ip, #2]
   62290:	ldr	r6, [sp, #24]
   62294:	mov	r5, ip
   62298:	tst	r0, #32
   6229c:	beq	622dc <fputs@plt+0x50f28>
   622a0:	cmp	r6, #0
   622a4:	mov	r1, #34	; 0x22
   622a8:	mov	r2, #0
   622ac:	mov	r3, #0
   622b0:	ldreq	r0, [sp, #20]
   622b4:	ldreq	r6, [r0, #8]
   622b8:	mov	r0, #0
   622bc:	str	r0, [sp]
   622c0:	mov	r0, r9
   622c4:	bl	4a1bc <fputs@plt+0x38e08>
   622c8:	mov	r1, r0
   622cc:	mov	r0, r9
   622d0:	mov	r2, r6
   622d4:	mvn	r3, #3
   622d8:	bl	1d530 <fputs@plt+0xc17c>
   622dc:	mov	r0, r9
   622e0:	mov	r1, #35	; 0x23
   622e4:	mov	r2, r7
   622e8:	mov	r3, r8
   622ec:	str	r4, [sp]
   622f0:	bl	4a1bc <fputs@plt+0x38e08>
   622f4:	mov	r1, r0
   622f8:	mov	r0, r9
   622fc:	mov	r2, r5
   62300:	mvn	r3, #4
   62304:	bl	1d530 <fputs@plt+0xc17c>
   62308:	ldr	r0, [r9]
   6230c:	ldr	ip, [sp, #44]	; 0x2c
   62310:	ldrb	r0, [r0, #69]	; 0x45
   62314:	cmp	r0, #0
   62318:	bne	62330 <fputs@plt+0x50f7c>
   6231c:	ldr	r1, [r9, #32]
   62320:	ldr	r0, [r9, #4]
   62324:	add	r1, r1, r1, lsl #2
   62328:	add	r0, r0, r1, lsl #2
   6232c:	strb	ip, [r0, #-17]	; 0xffffffef
   62330:	cmp	ip, #0
   62334:	beq	613e8 <fputs@plt+0x50034>
   62338:	cmp	r7, #0
   6233c:	bne	613e8 <fputs@plt+0x50034>
   62340:	add	r0, r8, ip
   62344:	mov	r1, #0
   62348:	mov	r2, #0
   6234c:	add	r3, sl, r2
   62350:	ldr	r7, [r3, #136]	; 0x88
   62354:	cmp	r7, r8
   62358:	blt	62390 <fputs@plt+0x50fdc>
   6235c:	cmp	r7, r0
   62360:	bge	62390 <fputs@plt+0x50fdc>
   62364:	ldrb	r6, [r3, #130]	; 0x82
   62368:	cmp	r6, #0
   6236c:	beq	6238c <fputs@plt+0x50fd8>
   62370:	ldrb	r6, [sl, #19]
   62374:	cmp	r6, #7
   62378:	addls	r5, r6, #1
   6237c:	addls	r6, sl, r6, lsl #2
   62380:	strbls	r5, [sl, #19]
   62384:	strls	r7, [r6, #28]
   62388:	strb	r1, [r3, #130]	; 0x82
   6238c:	str	r1, [r3, #136]	; 0x88
   62390:	add	r2, r2, #20
   62394:	cmp	r2, #200	; 0xc8
   62398:	bne	6234c <fputs@plt+0x50f98>
   6239c:	ldr	r0, [sl, #60]	; 0x3c
   623a0:	cmp	r0, ip
   623a4:	strlt	ip, [sl, #60]	; 0x3c
   623a8:	strlt	r8, [sl, #64]	; 0x40
   623ac:	b	613e8 <fputs@plt+0x50034>
   623b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   623b4:	add	fp, sp, #28
   623b8:	sub	sp, sp, #4
   623bc:	ldr	r8, [r0, #8]
   623c0:	ldr	r9, [fp, #12]
   623c4:	ldr	sl, [fp, #8]
   623c8:	mov	r7, r3
   623cc:	mov	r6, r2
   623d0:	mov	r5, r0
   623d4:	add	r2, r0, #124	; 0x7c
   623d8:	mov	r3, #0
   623dc:	ldr	r0, [r2, #12]
   623e0:	cmp	r0, #1
   623e4:	blt	623fc <fputs@plt+0x51048>
   623e8:	ldr	r4, [r2]
   623ec:	cmp	r4, r7
   623f0:	ldrsheq	r4, [r2, #4]
   623f4:	cmpeq	r4, r6
   623f8:	beq	62468 <fputs@plt+0x510b4>
   623fc:	add	r3, r3, #1
   62400:	add	r2, r2, #20
   62404:	cmp	r3, #10
   62408:	bcc	623dc <fputs@plt+0x51028>
   6240c:	mov	r0, r8
   62410:	mov	r2, r7
   62414:	mov	r3, r6
   62418:	str	sl, [sp]
   6241c:	bl	6424c <fputs@plt+0x52e98>
   62420:	cmp	r9, #0
   62424:	beq	62450 <fputs@plt+0x5109c>
   62428:	ldr	r0, [r8]
   6242c:	ldrb	r0, [r0, #69]	; 0x45
   62430:	cmp	r0, #0
   62434:	bne	624a0 <fputs@plt+0x510ec>
   62438:	ldr	r1, [r8, #32]
   6243c:	ldr	r0, [r8, #4]
   62440:	add	r1, r1, r1, lsl #2
   62444:	add	r0, r0, r1, lsl #2
   62448:	strb	r9, [r0, #-17]	; 0xffffffef
   6244c:	b	624a0 <fputs@plt+0x510ec>
   62450:	mov	r0, r5
   62454:	mov	r1, r7
   62458:	mov	r2, r6
   6245c:	mov	r3, sl
   62460:	bl	64364 <fputs@plt+0x52fb0>
   62464:	b	624a0 <fputs@plt+0x510ec>
   62468:	ldr	r1, [r5, #112]	; 0x70
   6246c:	add	r3, r1, #1
   62470:	str	r3, [r5, #112]	; 0x70
   62474:	str	r1, [r2, #16]
   62478:	mov	r1, #0
   6247c:	mov	r2, #0
   62480:	add	r3, r5, r2
   62484:	add	r2, r2, #20
   62488:	ldr	r7, [r3, #136]	; 0x88
   6248c:	cmp	r7, r0
   62490:	strbeq	r1, [r3, #130]	; 0x82
   62494:	cmp	r2, #200	; 0xc8
   62498:	bne	62480 <fputs@plt+0x510cc>
   6249c:	mov	sl, r0
   624a0:	mov	r0, sl
   624a4:	sub	sp, fp, #28
   624a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   624ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   624b0:	add	fp, sp, #24
   624b4:	sub	sp, sp, #16
   624b8:	mov	r7, r0
   624bc:	ldr	r5, [r0, #8]
   624c0:	ldrb	r0, [r1, #5]
   624c4:	mov	r8, r3
   624c8:	mov	r6, r2
   624cc:	tst	r0, #4
   624d0:	bne	62530 <fputs@plt+0x5117c>
   624d4:	ldr	r4, [r1, #8]
   624d8:	add	r1, sp, #8
   624dc:	mov	r0, r4
   624e0:	bl	23394 <fputs@plt+0x11fe0>
   624e4:	cmp	r0, #0
   624e8:	beq	62558 <fputs@plt+0x511a4>
   624ec:	cmp	r6, #0
   624f0:	beq	624fc <fputs@plt+0x51148>
   624f4:	cmp	r0, #2
   624f8:	beq	62560 <fputs@plt+0x511ac>
   624fc:	movw	r1, #4490	; 0x118a
   62500:	mov	r0, r4
   62504:	mov	r2, #2
   62508:	movt	r1, #9
   6250c:	bl	1343c <fputs@plt+0x2088>
   62510:	cmp	r0, #0
   62514:	beq	625a8 <fputs@plt+0x511f4>
   62518:	mov	r0, r5
   6251c:	mov	r1, r4
   62520:	mov	r2, r6
   62524:	mov	r3, r8
   62528:	bl	625c0 <fputs@plt+0x5120c>
   6252c:	b	625a0 <fputs@plt+0x511ec>
   62530:	ldr	r2, [r1, #8]
   62534:	mov	r0, #0
   62538:	cmp	r6, #0
   6253c:	mov	r1, #22
   62540:	mov	r3, r8
   62544:	str	r0, [sp]
   62548:	mov	r0, r5
   6254c:	rsbne	r2, r2, #0
   62550:	bl	4a1bc <fputs@plt+0x38e08>
   62554:	b	625a0 <fputs@plt+0x511ec>
   62558:	cmp	r6, #0
   6255c:	beq	62584 <fputs@plt+0x511d0>
   62560:	ldr	r1, [sp, #8]
   62564:	ldr	r2, [sp, #12]
   62568:	rsbs	r1, r1, #0
   6256c:	rsc	r2, r2, #0
   62570:	subs	r0, r0, #2
   62574:	movne	r0, r1
   62578:	moveq	r2, #-2147483648	; 0x80000000
   6257c:	str	r0, [sp, #8]
   62580:	str	r2, [sp, #12]
   62584:	mvn	r0, #12
   62588:	add	r3, sp, #8
   6258c:	mov	r1, #23
   62590:	mov	r2, r8
   62594:	str	r0, [sp]
   62598:	mov	r0, r5
   6259c:	bl	649d8 <fputs@plt+0x53624>
   625a0:	sub	sp, fp, #24
   625a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   625a8:	movw	r1, #4493	; 0x118d
   625ac:	mov	r0, r7
   625b0:	mov	r2, r4
   625b4:	movt	r1, #9
   625b8:	bl	1d2fc <fputs@plt+0xbf48>
   625bc:	b	625a0 <fputs@plt+0x511ec>
   625c0:	cmp	r1, #0
   625c4:	bxeq	lr
   625c8:	push	{r4, r5, r6, r7, fp, lr}
   625cc:	add	fp, sp, #16
   625d0:	sub	sp, sp, #16
   625d4:	mov	r5, r0
   625d8:	mov	r0, r1
   625dc:	mov	r4, r3
   625e0:	mov	r6, r2
   625e4:	mov	r7, r1
   625e8:	bl	111f8 <strlen@plt>
   625ec:	bic	r2, r0, #-1073741824	; 0xc0000000
   625f0:	add	r1, sp, #8
   625f4:	mov	r0, r7
   625f8:	mov	r3, #1
   625fc:	bl	344a8 <fputs@plt+0x230f4>
   62600:	cmp	r6, #0
   62604:	mvn	r0, #11
   62608:	add	r3, sp, #8
   6260c:	mov	r1, #133	; 0x85
   62610:	mov	r2, r4
   62614:	vldrne	d16, [sp, #8]
   62618:	str	r0, [sp]
   6261c:	mov	r0, r5
   62620:	vnegne.f64	d16, d16
   62624:	vstrne	d16, [sp, #8]
   62628:	bl	649d8 <fputs@plt+0x53624>
   6262c:	sub	sp, fp, #16
   62630:	pop	{r4, r5, r6, r7, fp, lr}
   62634:	bx	lr
   62638:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6263c:	add	fp, sp, #24
   62640:	mov	r6, r1
   62644:	mov	r8, r2
   62648:	add	r1, r2, r2, lsr #31
   6264c:	mov	r2, #1
   62650:	add	r2, r2, r1, asr #1
   62654:	asr	r3, r2, #31
   62658:	bl	238bc <fputs@plt+0x12508>
   6265c:	cmp	r0, #0
   62660:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   62664:	mov	ip, #0
   62668:	cmp	r8, #2
   6266c:	mov	r1, #0
   62670:	blt	626c0 <fputs@plt+0x5130c>
   62674:	sub	r2, r8, #1
   62678:	mov	r3, #0
   6267c:	mov	r1, r0
   62680:	mov	r5, r6
   62684:	ldrb	r4, [r5, r3]!
   62688:	add	r3, r3, #2
   6268c:	cmp	r3, r2
   62690:	ubfx	r7, r4, #6, #1
   62694:	ldrb	r5, [r5, #1]
   62698:	orr	r7, r7, r7, lsl #3
   6269c:	add	r7, r7, r4
   626a0:	ubfx	r4, r5, #6, #1
   626a4:	orr	r4, r4, r4, lsl #3
   626a8:	add	r5, r4, r5
   626ac:	and	r5, r5, #15
   626b0:	orr	r7, r5, r7, lsl #4
   626b4:	strb	r7, [r1], #1
   626b8:	blt	62680 <fputs@plt+0x512cc>
   626bc:	lsr	r1, r8, #1
   626c0:	strb	ip, [r0, r1]
   626c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   626c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   626cc:	add	fp, sp, #28
   626d0:	sub	sp, sp, #12
   626d4:	ldrb	r8, [r0]
   626d8:	str	r1, [sp, #4]
   626dc:	cmp	r8, #0
   626e0:	beq	62830 <fputs@plt+0x5147c>
   626e4:	movw	lr, #49236	; 0xc054
   626e8:	movw	ip, #30049	; 0x7561
   626ec:	movw	r3, #28514	; 0x6f62
   626f0:	movw	r2, #24946	; 0x6172
   626f4:	movw	r5, #24939	; 0x616b
   626f8:	movw	r4, #30050	; 0x7562
   626fc:	movw	r7, #24940	; 0x616c
   62700:	add	r1, r0, #1
   62704:	mov	r0, #0
   62708:	mov	r9, #67	; 0x43
   6270c:	mov	sl, #0
   62710:	movt	lr, #8
   62714:	movt	ip, #25711	; 0x646f
   62718:	movt	r3, #25196	; 0x626c
   6271c:	movt	r2, #25448	; 0x6368
   62720:	movt	r5, #29285	; 0x7265
   62724:	movt	r4, #25711	; 0x646f
   62728:	movt	r7, #29285	; 0x7265
   6272c:	uxtb	r6, r8
   62730:	ldrb	r6, [lr, r6]
   62734:	orr	sl, r6, sl, lsl #8
   62738:	cmp	sl, ip
   6273c:	ble	62764 <fputs@plt+0x513b0>
   62740:	cmp	sl, r5
   62744:	bgt	62780 <fputs@plt+0x513cc>
   62748:	cmp	sl, r4
   6274c:	beq	627a0 <fputs@plt+0x513ec>
   62750:	movw	r6, #28513	; 0x6f61
   62754:	movt	r6, #26220	; 0x666c
   62758:	cmp	sl, r6
   6275c:	beq	627a0 <fputs@plt+0x513ec>
   62760:	b	627e0 <fputs@plt+0x5142c>
   62764:	cmp	sl, r3
   62768:	beq	627b0 <fputs@plt+0x513fc>
   6276c:	cmp	sl, r2
   62770:	beq	627d4 <fputs@plt+0x51420>
   62774:	movw	r6, #28514	; 0x6f62
   62778:	movt	r6, #25452	; 0x636c
   6277c:	b	62790 <fputs@plt+0x513dc>
   62780:	cmp	sl, r7
   62784:	beq	627a0 <fputs@plt+0x513ec>
   62788:	movw	r6, #30836	; 0x7874
   6278c:	movt	r6, #29797	; 0x7465
   62790:	cmp	sl, r6
   62794:	bne	627e0 <fputs@plt+0x5142c>
   62798:	mov	r9, #66	; 0x42
   6279c:	b	6281c <fputs@plt+0x51468>
   627a0:	uxtb	r6, r9
   627a4:	cmp	r6, #67	; 0x43
   627a8:	moveq	r9, #69	; 0x45
   627ac:	b	6281c <fputs@plt+0x51468>
   627b0:	uxtb	r6, r9
   627b4:	cmp	r6, #69	; 0x45
   627b8:	cmpne	r6, #67	; 0x43
   627bc:	bne	6281c <fputs@plt+0x51468>
   627c0:	ldrb	r8, [r1]
   627c4:	mov	r9, #65	; 0x41
   627c8:	cmp	r8, #40	; 0x28
   627cc:	moveq	r0, r1
   627d0:	b	62820 <fputs@plt+0x5146c>
   627d4:	mov	r9, #66	; 0x42
   627d8:	mov	r0, r1
   627dc:	b	6281c <fputs@plt+0x51468>
   627e0:	mov	r8, r5
   627e4:	mov	r5, r3
   627e8:	mov	r3, r2
   627ec:	mov	r2, r7
   627f0:	mov	r7, r4
   627f4:	movw	r4, #28276	; 0x6e74
   627f8:	bic	r6, sl, #-16777216	; 0xff000000
   627fc:	movt	r4, #105	; 0x69
   62800:	cmp	r6, r4
   62804:	beq	62894 <fputs@plt+0x514e0>
   62808:	mov	r4, r7
   6280c:	mov	r7, r2
   62810:	mov	r2, r3
   62814:	mov	r3, r5
   62818:	mov	r5, r8
   6281c:	ldrb	r8, [r1]
   62820:	add	r1, r1, #1
   62824:	cmp	r8, #0
   62828:	bne	6272c <fputs@plt+0x51378>
   6282c:	b	62838 <fputs@plt+0x51484>
   62830:	mov	r9, #67	; 0x43
   62834:	mov	r0, #0
   62838:	ldr	r4, [sp, #4]
   6283c:	cmp	r4, #0
   62840:	beq	628cc <fputs@plt+0x51518>
   62844:	mov	r1, #1
   62848:	strb	r1, [r4]
   6284c:	uxtb	r1, r9
   62850:	cmp	r1, #66	; 0x42
   62854:	bhi	628cc <fputs@plt+0x51518>
   62858:	cmp	r0, #0
   6285c:	beq	6288c <fputs@plt+0x514d8>
   62860:	ldrb	r2, [r0]
   62864:	cmp	r2, #0
   62868:	beq	628cc <fputs@plt+0x51518>
   6286c:	mvn	r1, #47	; 0x2f
   62870:	uxtab	r2, r1, r2
   62874:	cmp	r2, #9
   62878:	bls	6289c <fputs@plt+0x514e8>
   6287c:	ldrb	r2, [r0, #1]!
   62880:	cmp	r2, #0
   62884:	bne	62870 <fputs@plt+0x514bc>
   62888:	b	628cc <fputs@plt+0x51518>
   6288c:	mov	r0, #5
   62890:	b	628c8 <fputs@plt+0x51514>
   62894:	mov	r9, #68	; 0x44
   62898:	b	62838 <fputs@plt+0x51484>
   6289c:	mov	r1, #0
   628a0:	str	r1, [sp, #8]
   628a4:	add	r1, sp, #8
   628a8:	bl	475e4 <fputs@plt+0x36230>
   628ac:	ldr	r0, [sp, #8]
   628b0:	asr	r1, r0, #31
   628b4:	add	r0, r0, r1, lsr #30
   628b8:	mov	r1, #1
   628bc:	add	r0, r1, r0, asr #2
   628c0:	cmp	r0, #255	; 0xff
   628c4:	movge	r0, #255	; 0xff
   628c8:	strb	r0, [r4]
   628cc:	uxtb	r0, r9
   628d0:	sub	sp, fp, #28
   628d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   628d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   628dc:	add	fp, sp, #24
   628e0:	mov	r8, r2
   628e4:	mov	r4, r0
   628e8:	mov	r6, #0
   628ec:	b	62910 <fputs@plt+0x5155c>
   628f0:	ldr	r0, [r1, #4]
   628f4:	tst	r0, #4096	; 0x1000
   628f8:	beq	6291c <fputs@plt+0x51568>
   628fc:	tst	r0, #262144	; 0x40000
   62900:	addeq	r0, r1, #12
   62904:	ldrne	r0, [r1, #20]
   62908:	ldrne	r0, [r0, #4]
   6290c:	ldr	r1, [r0]
   62910:	cmp	r1, #0
   62914:	bne	628f0 <fputs@plt+0x5153c>
   62918:	b	62920 <fputs@plt+0x5156c>
   6291c:	mov	r6, r1
   62920:	ldrb	r0, [r4, #23]
   62924:	cmp	r0, #0
   62928:	ldrbne	r0, [r6]
   6292c:	cmpne	r0, #157	; 0x9d
   62930:	bne	629d8 <fputs@plt+0x51624>
   62934:	ldrb	r0, [r4, #19]
   62938:	cmp	r0, #0
   6293c:	beq	62958 <fputs@plt+0x515a4>
   62940:	sub	r0, r0, #1
   62944:	strb	r0, [r4, #19]
   62948:	uxtb	r0, r0
   6294c:	add	r0, r4, r0, lsl #2
   62950:	ldr	r5, [r0, #28]
   62954:	b	62964 <fputs@plt+0x515b0>
   62958:	ldr	r0, [r4, #76]	; 0x4c
   6295c:	add	r5, r0, #1
   62960:	str	r5, [r4, #76]	; 0x4c
   62964:	mov	r0, r4
   62968:	mov	r1, r6
   6296c:	mov	r2, r5
   62970:	bl	6119c <fputs@plt+0x4fde8>
   62974:	mov	r7, r0
   62978:	cmp	r0, r5
   6297c:	bne	62988 <fputs@plt+0x515d4>
   62980:	mov	r1, r5
   62984:	b	62a78 <fputs@plt+0x516c4>
   62988:	mov	r1, #0
   6298c:	cmp	r5, #0
   62990:	beq	62a78 <fputs@plt+0x516c4>
   62994:	ldrb	r0, [r4, #19]
   62998:	cmp	r0, #7
   6299c:	bhi	62a78 <fputs@plt+0x516c4>
   629a0:	add	r1, r4, #130	; 0x82
   629a4:	mov	r2, #0
   629a8:	ldr	r3, [r1, #6]
   629ac:	cmp	r3, r5
   629b0:	beq	62a6c <fputs@plt+0x516b8>
   629b4:	add	r2, r2, #1
   629b8:	add	r1, r1, #20
   629bc:	cmp	r2, #10
   629c0:	bcc	629a8 <fputs@plt+0x515f4>
   629c4:	add	r1, r0, #1
   629c8:	add	r0, r4, r0, lsl #2
   629cc:	strb	r1, [r4, #19]
   629d0:	str	r5, [r0, #28]
   629d4:	b	62a74 <fputs@plt+0x516c0>
   629d8:	mov	r0, r6
   629dc:	bl	64a58 <fputs@plt+0x536a4>
   629e0:	cmp	r0, #0
   629e4:	beq	62934 <fputs@plt+0x51580>
   629e8:	ldr	r0, [r4, #324]	; 0x144
   629ec:	mov	r1, #0
   629f0:	str	r1, [r8]
   629f4:	cmp	r0, #0
   629f8:	beq	62a48 <fputs@plt+0x51694>
   629fc:	ldr	r1, [r0]
   62a00:	cmp	r1, #1
   62a04:	blt	62a48 <fputs@plt+0x51694>
   62a08:	ldr	r0, [r0, #4]
   62a0c:	add	r5, r1, #1
   62a10:	add	r7, r0, #16
   62a14:	ldrb	r0, [r7, #-3]
   62a18:	tst	r0, #4
   62a1c:	beq	62a38 <fputs@plt+0x51684>
   62a20:	ldr	r0, [r7, #-16]
   62a24:	mov	r1, r6
   62a28:	mvn	r2, #0
   62a2c:	bl	64ac4 <fputs@plt+0x53710>
   62a30:	cmp	r0, #0
   62a34:	beq	62a84 <fputs@plt+0x516d0>
   62a38:	sub	r5, r5, #1
   62a3c:	add	r7, r7, #20
   62a40:	cmp	r5, #1
   62a44:	bgt	62a14 <fputs@plt+0x51660>
   62a48:	ldr	r0, [r4, #76]	; 0x4c
   62a4c:	mov	r1, r6
   62a50:	mov	r3, #1
   62a54:	add	r7, r0, #1
   62a58:	mov	r0, r4
   62a5c:	mov	r2, r7
   62a60:	str	r7, [r4, #76]	; 0x4c
   62a64:	bl	64cb8 <fputs@plt+0x53904>
   62a68:	b	62a7c <fputs@plt+0x516c8>
   62a6c:	mov	r0, #1
   62a70:	strb	r0, [r1]
   62a74:	mov	r1, #0
   62a78:	str	r1, [r8]
   62a7c:	mov	r0, r7
   62a80:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62a84:	ldr	r7, [r7]
   62a88:	b	62a7c <fputs@plt+0x516c8>
   62a8c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62a90:	add	fp, sp, #24
   62a94:	sub	sp, sp, #8
   62a98:	mov	r6, r3
   62a9c:	mov	r5, r2
   62aa0:	mov	r7, r1
   62aa4:	mov	r4, r0
   62aa8:	bl	65afc <fputs@plt+0x54748>
   62aac:	mov	r8, r0
   62ab0:	mov	r0, r5
   62ab4:	bl	65b54 <fputs@plt+0x547a0>
   62ab8:	mov	r1, r0
   62abc:	mov	r0, r7
   62ac0:	bl	65c00 <fputs@plt+0x5484c>
   62ac4:	mov	r5, r0
   62ac8:	ldr	r7, [r4, #8]
   62acc:	ldr	r0, [fp, #8]
   62ad0:	ldr	r2, [fp, #12]
   62ad4:	ldr	r3, [fp, #16]
   62ad8:	mov	r1, r6
   62adc:	str	r0, [sp]
   62ae0:	mov	r0, r7
   62ae4:	bl	4a1bc <fputs@plt+0x38e08>
   62ae8:	mov	r1, r0
   62aec:	mov	r0, r7
   62af0:	mov	r2, r8
   62af4:	mvn	r3, #3
   62af8:	bl	1d530 <fputs@plt+0xc17c>
   62afc:	ldr	r0, [r4, #8]
   62b00:	ldr	r1, [r0]
   62b04:	ldrb	r1, [r1, #69]	; 0x45
   62b08:	cmp	r1, #0
   62b0c:	bne	62b2c <fputs@plt+0x51778>
   62b10:	ldr	r2, [r0, #4]
   62b14:	ldr	r0, [r0, #32]
   62b18:	ldr	r1, [fp, #20]
   62b1c:	add	r0, r0, r0, lsl #2
   62b20:	orr	r1, r5, r1
   62b24:	add	r0, r2, r0, lsl #2
   62b28:	strb	r1, [r0, #-17]	; 0xffffffef
   62b2c:	sub	sp, fp, #24
   62b30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62b34:	push	{r4, r5, fp, lr}
   62b38:	add	fp, sp, #8
   62b3c:	ldr	r5, [r0, #24]
   62b40:	ldr	r4, [r5, #116]	; 0x74
   62b44:	add	r0, r4, #1
   62b48:	str	r0, [r5, #116]	; 0x74
   62b4c:	sub	r0, r4, #1
   62b50:	tst	r0, r4
   62b54:	beq	62b60 <fputs@plt+0x517ac>
   62b58:	ldr	r0, [r5, #120]	; 0x78
   62b5c:	b	62b7c <fputs@plt+0x517c8>
   62b60:	mov	r0, #4
   62b64:	ldr	r1, [r5, #120]	; 0x78
   62b68:	mov	r3, #0
   62b6c:	orr	r2, r0, r4, lsl #3
   62b70:	ldr	r0, [r5]
   62b74:	bl	33c44 <fputs@plt+0x22890>
   62b78:	str	r0, [r5, #120]	; 0x78
   62b7c:	cmp	r0, #0
   62b80:	mvnne	r1, #0
   62b84:	strne	r1, [r0, r4, lsl #2]
   62b88:	mvn	r0, r4
   62b8c:	pop	{r4, r5, fp, pc}
   62b90:	push	{r4, r5, fp, lr}
   62b94:	add	fp, sp, #8
   62b98:	ldr	r1, [r0, #108]	; 0x6c
   62b9c:	mov	ip, #0
   62ba0:	mov	r2, #0
   62ba4:	sub	r1, r1, #1
   62ba8:	str	r1, [r0, #108]	; 0x6c
   62bac:	add	r3, r0, r2
   62bb0:	ldr	r5, [r3, #136]	; 0x88
   62bb4:	cmp	r5, #0
   62bb8:	beq	62bf8 <fputs@plt+0x51844>
   62bbc:	ldr	r1, [r3, #132]	; 0x84
   62bc0:	ldr	r4, [r0, #108]	; 0x6c
   62bc4:	cmp	r1, r4
   62bc8:	ble	62bf8 <fputs@plt+0x51844>
   62bcc:	ldrb	r1, [r3, #130]	; 0x82
   62bd0:	cmp	r1, #0
   62bd4:	beq	62bf4 <fputs@plt+0x51840>
   62bd8:	ldrb	lr, [r0, #19]
   62bdc:	cmp	lr, #7
   62be0:	addls	r1, lr, #1
   62be4:	strbls	r1, [r0, #19]
   62be8:	addls	r1, r0, lr, lsl #2
   62bec:	strls	r5, [r1, #28]
   62bf0:	strb	ip, [r3, #130]	; 0x82
   62bf4:	str	ip, [r3, #136]	; 0x88
   62bf8:	add	r2, r2, #20
   62bfc:	cmp	r2, #200	; 0xc8
   62c00:	popeq	{r4, r5, fp, pc}
   62c04:	b	62bac <fputs@plt+0x517f8>
   62c08:	push	{fp, lr}
   62c0c:	mov	fp, sp
   62c10:	sub	sp, sp, #32
   62c14:	mov	r1, r0
   62c18:	vmov.i32	q8, #0	; 0x00000000
   62c1c:	mov	r0, #24
   62c20:	mov	r2, sp
   62c24:	vst1.64	{d16-d17}, [r2], r0
   62c28:	mov	r0, #0
   62c2c:	cmp	r1, #0
   62c30:	str	r0, [r2]
   62c34:	movw	r2, #19748	; 0x4d24
   62c38:	str	r0, [sp, #20]
   62c3c:	str	r0, [sp, #16]
   62c40:	mov	r0, #1
   62c44:	movt	r2, #6
   62c48:	strb	r0, [sp, #20]
   62c4c:	str	r2, [sp, #4]
   62c50:	movw	r2, #19920	; 0x4dd0
   62c54:	movt	r2, #6
   62c58:	str	r2, [sp, #8]
   62c5c:	beq	62c6c <fputs@plt+0x518b8>
   62c60:	mov	r0, sp
   62c64:	bl	64de0 <fputs@plt+0x53a2c>
   62c68:	ldrb	r0, [sp, #20]
   62c6c:	mov	sp, fp
   62c70:	pop	{fp, pc}
   62c74:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62c78:	add	fp, sp, #24
   62c7c:	mov	r8, #0
   62c80:	cmp	r1, #0
   62c84:	beq	62df8 <fputs@plt+0x51a44>
   62c88:	mov	r5, r0
   62c8c:	ldr	r0, [r0]
   62c90:	ldr	r3, [r1, #4]
   62c94:	tst	r3, #512	; 0x200
   62c98:	bne	62df8 <fputs@plt+0x51a44>
   62c9c:	mov	r2, r1
   62ca0:	ldrb	r1, [r1]
   62ca4:	cmp	r1, #151	; 0x97
   62ca8:	ble	62ce8 <fputs@plt+0x51934>
   62cac:	sub	r1, r1, #152	; 0x98
   62cb0:	cmp	r1, #5
   62cb4:	bhi	62d04 <fputs@plt+0x51950>
   62cb8:	add	r6, pc, #0
   62cbc:	ldr	pc, [r6, r1, lsl #2]
   62cc0:	strdeq	r2, [r6], -r8
   62cc4:	andeq	r2, r6, r4, lsl #26
   62cc8:	strdeq	r2, [r6], -r8
   62ccc:	andeq	r2, r6, r4, lsl #26
   62cd0:	andeq	r2, r6, r4, ror sp
   62cd4:	ldrdeq	r2, [r6], -r8
   62cd8:	ldrb	r1, [r2, #38]	; 0x26
   62cdc:	cmp	r1, #95	; 0x5f
   62ce0:	bne	62cf8 <fputs@plt+0x51944>
   62ce4:	b	62d8c <fputs@plt+0x519d8>
   62ce8:	cmp	r1, #38	; 0x26
   62cec:	beq	62d74 <fputs@plt+0x519c0>
   62cf0:	cmp	r1, #62	; 0x3e
   62cf4:	bne	62d84 <fputs@plt+0x519d0>
   62cf8:	ldr	r1, [r2, #44]	; 0x2c
   62cfc:	cmp	r1, #0
   62d00:	bne	62da4 <fputs@plt+0x519f0>
   62d04:	tst	r3, #256	; 0x100
   62d08:	beq	62df8 <fputs@plt+0x51a44>
   62d0c:	ldr	r1, [r2, #12]
   62d10:	cmp	r1, #0
   62d14:	ldrbne	r6, [r1, #5]
   62d18:	tstne	r6, #1
   62d1c:	bne	62d78 <fputs@plt+0x519c4>
   62d20:	ldr	r6, [r2, #16]
   62d24:	tst	r3, #2048	; 0x800
   62d28:	bne	62d6c <fputs@plt+0x519b8>
   62d2c:	ldr	r1, [r2, #20]
   62d30:	cmp	r1, #0
   62d34:	beq	62d6c <fputs@plt+0x519b8>
   62d38:	ldr	r2, [r1]
   62d3c:	cmp	r2, #1
   62d40:	blt	62d6c <fputs@plt+0x519b8>
   62d44:	ldr	r3, [r1, #4]
   62d48:	mov	r4, #0
   62d4c:	ldr	r1, [r3]
   62d50:	ldrb	r7, [r1, #5]
   62d54:	tst	r7, #1
   62d58:	bne	62d78 <fputs@plt+0x519c4>
   62d5c:	add	r4, r4, #1
   62d60:	add	r3, r3, #20
   62d64:	cmp	r4, r2
   62d68:	blt	62d4c <fputs@plt+0x51998>
   62d6c:	mov	r1, r6
   62d70:	b	62d78 <fputs@plt+0x519c4>
   62d74:	ldr	r1, [r2, #12]
   62d78:	cmp	r1, #0
   62d7c:	bne	62c90 <fputs@plt+0x518dc>
   62d80:	b	62df8 <fputs@plt+0x51a44>
   62d84:	cmp	r1, #95	; 0x5f
   62d88:	bne	62d04 <fputs@plt+0x51950>
   62d8c:	ldr	r3, [r2, #8]
   62d90:	ldrb	r1, [r0, #66]	; 0x42
   62d94:	mov	r0, r5
   62d98:	mov	r2, #0
   62d9c:	bl	60fa8 <fputs@plt+0x4fbf4>
   62da0:	b	62dc8 <fputs@plt+0x51a14>
   62da4:	ldrsh	r2, [r2, #32]
   62da8:	cmp	r2, #0
   62dac:	blt	62df8 <fputs@plt+0x51a44>
   62db0:	ldr	r1, [r1, #4]
   62db4:	mov	r3, #0
   62db8:	add	r1, r1, r2, lsl #4
   62dbc:	ldr	r2, [r1, #8]
   62dc0:	ldrb	r1, [r0, #66]	; 0x42
   62dc4:	bl	60e28 <fputs@plt+0x4fa74>
   62dc8:	mov	r6, r0
   62dcc:	cmp	r0, #0
   62dd0:	beq	62df8 <fputs@plt+0x51a44>
   62dd4:	ldr	r0, [r5]
   62dd8:	ldr	r3, [r6]
   62ddc:	mov	r2, r6
   62de0:	ldrb	r1, [r0, #66]	; 0x42
   62de4:	mov	r0, r5
   62de8:	bl	60fa8 <fputs@plt+0x4fbf4>
   62dec:	cmp	r0, #0
   62df0:	mov	r8, r6
   62df4:	moveq	r8, #0
   62df8:	mov	r0, r8
   62dfc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62e04:	add	fp, sp, #28
   62e08:	sub	sp, sp, #28
   62e0c:	ldr	r6, [r1]
   62e10:	str	r0, [sp, #24]
   62e14:	str	r1, [sp, #12]
   62e18:	cmp	r6, #1
   62e1c:	blt	62f90 <fputs@plt+0x51bdc>
   62e20:	mov	r4, r2
   62e24:	ldr	r2, [sp, #24]
   62e28:	mov	sl, #0
   62e2c:	ldr	r0, [r2, #8]
   62e30:	str	r0, [sp, #20]
   62e34:	ldr	r0, [fp, #8]
   62e38:	and	r1, r0, #1
   62e3c:	eor	r5, r1, #31
   62e40:	ldrb	r1, [r2, #23]
   62e44:	cmp	r1, #0
   62e48:	andeq	r0, r0, #253	; 0xfd
   62e4c:	and	r1, r0, #2
   62e50:	and	r8, r0, #4
   62e54:	sub	r0, r3, #1
   62e58:	str	r0, [sp, #8]
   62e5c:	ldr	r0, [sp, #12]
   62e60:	str	r1, [sp, #16]
   62e64:	ldr	r9, [r0, #4]
   62e68:	ldr	r7, [r9, sl]
   62e6c:	cmp	r8, #0
   62e70:	beq	62ea0 <fputs@plt+0x51aec>
   62e74:	ldr	r0, [sp, #12]
   62e78:	ldr	r0, [r0, #4]
   62e7c:	add	r0, r0, sl
   62e80:	ldrh	r0, [r0, #16]
   62e84:	cmp	r0, #0
   62e88:	beq	62ea0 <fputs@plt+0x51aec>
   62e8c:	mov	r1, #0
   62e90:	str	r1, [sp]
   62e94:	ldr	r1, [sp, #8]
   62e98:	add	r2, r1, r0
   62e9c:	b	62f70 <fputs@plt+0x51bbc>
   62ea0:	ldr	r0, [sp, #16]
   62ea4:	cmp	r0, #0
   62ea8:	beq	62ed4 <fputs@plt+0x51b20>
   62eac:	mov	r0, r7
   62eb0:	bl	62c08 <fputs@plt+0x51854>
   62eb4:	cmp	r0, #0
   62eb8:	beq	62ed4 <fputs@plt+0x51b20>
   62ebc:	ldr	r0, [sp, #24]
   62ec0:	mov	r1, r7
   62ec4:	mov	r2, r4
   62ec8:	mov	r3, #0
   62ecc:	bl	64cb8 <fputs@plt+0x53904>
   62ed0:	b	62f80 <fputs@plt+0x51bcc>
   62ed4:	ldr	r0, [sp, #24]
   62ed8:	mov	r1, r7
   62edc:	mov	r2, r4
   62ee0:	bl	6119c <fputs@plt+0x4fde8>
   62ee4:	cmp	r4, r0
   62ee8:	beq	62f80 <fputs@plt+0x51bcc>
   62eec:	mov	r2, r0
   62ef0:	cmp	r5, #30
   62ef4:	bne	62f68 <fputs@plt+0x51bb4>
   62ef8:	ldr	r0, [sp, #20]
   62efc:	ldr	r0, [r0]
   62f00:	ldrb	r0, [r0, #69]	; 0x45
   62f04:	cmp	r0, #0
   62f08:	movw	r0, #35320	; 0x89f8
   62f0c:	movt	r0, #10
   62f10:	bne	62f2c <fputs@plt+0x51b78>
   62f14:	ldr	r1, [sp, #20]
   62f18:	ldr	r0, [r1, #4]
   62f1c:	ldr	r1, [r1, #32]
   62f20:	add	r1, r1, r1, lsl #2
   62f24:	add	r0, r0, r1, lsl #2
   62f28:	sub	r0, r0, #20
   62f2c:	ldrb	r1, [r0]
   62f30:	cmp	r1, #30
   62f34:	bne	62f68 <fputs@plt+0x51bb4>
   62f38:	ldr	r1, [r0, #12]
   62f3c:	ldr	r3, [r0, #4]
   62f40:	add	r1, r1, #1
   62f44:	add	r3, r1, r3
   62f48:	cmp	r3, r2
   62f4c:	bne	62f68 <fputs@plt+0x51bb4>
   62f50:	ldr	r3, [r0, #8]
   62f54:	add	r3, r1, r3
   62f58:	cmp	r4, r3
   62f5c:	bne	62f68 <fputs@plt+0x51bb4>
   62f60:	str	r1, [r0, #12]
   62f64:	b	62f80 <fputs@plt+0x51bcc>
   62f68:	mov	r0, #0
   62f6c:	str	r0, [sp]
   62f70:	ldr	r0, [sp, #20]
   62f74:	mov	r1, r5
   62f78:	mov	r3, r4
   62f7c:	bl	4a1bc <fputs@plt+0x38e08>
   62f80:	add	r4, r4, #1
   62f84:	subs	r6, r6, #1
   62f88:	add	sl, sl, #20
   62f8c:	bne	62e68 <fputs@plt+0x51ab4>
   62f90:	sub	sp, fp, #28
   62f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62f98:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   62f9c:	add	fp, sp, #24
   62fa0:	sub	sp, sp, #16
   62fa4:	mov	r5, r0
   62fa8:	mov	r0, #0
   62fac:	mov	r4, r1
   62fb0:	cmp	r3, #0
   62fb4:	str	r0, [sp, #12]
   62fb8:	str	r0, [sp, #8]
   62fbc:	beq	62fe0 <fputs@plt+0x51c2c>
   62fc0:	ldrb	r0, [r3]
   62fc4:	cmp	r0, #152	; 0x98
   62fc8:	bne	62fe0 <fputs@plt+0x51c2c>
   62fcc:	ldr	r0, [r3, #44]	; 0x2c
   62fd0:	cmp	r0, #0
   62fd4:	ldrbne	r1, [r0, #42]	; 0x2a
   62fd8:	tstne	r1, #16
   62fdc:	bne	62ff0 <fputs@plt+0x51c3c>
   62fe0:	mov	r5, r4
   62fe4:	mov	r0, r5
   62fe8:	sub	sp, fp, #24
   62fec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   62ff0:	mov	r6, r2
   62ff4:	add	r0, r0, #56	; 0x38
   62ff8:	ldr	r1, [r0]
   62ffc:	mov	r0, r1
   63000:	ldr	r2, [r0], #24
   63004:	cmp	r2, r5
   63008:	bne	62ff8 <fputs@plt+0x51c44>
   6300c:	ldr	r8, [r1, #8]
   63010:	ldr	r9, [r8]
   63014:	ldr	r0, [r9, #72]	; 0x48
   63018:	cmp	r0, #0
   6301c:	beq	62fe0 <fputs@plt+0x51c2c>
   63020:	ldr	r1, [r4, #20]
   63024:	mov	r0, r5
   63028:	bl	1b704 <fputs@plt+0xa350>
   6302c:	cmp	r0, #0
   63030:	beq	62fe0 <fputs@plt+0x51c2c>
   63034:	mov	r7, r0
   63038:	ldrb	r0, [r0]
   6303c:	cmp	r0, #0
   63040:	beq	6306c <fputs@plt+0x51cb8>
   63044:	movw	r2, #49236	; 0xc054
   63048:	add	r1, r7, #1
   6304c:	movt	r2, #8
   63050:	uxtb	r0, r0
   63054:	ldrb	r0, [r2, r0]
   63058:	strb	r0, [r1, #-1]
   6305c:	ldrb	r0, [r1]
   63060:	add	r1, r1, #1
   63064:	cmp	r0, #0
   63068:	bne	63050 <fputs@plt+0x51c9c>
   6306c:	ldr	ip, [r9, #72]	; 0x48
   63070:	add	r0, sp, #8
   63074:	add	r3, sp, #12
   63078:	mov	r1, r6
   6307c:	mov	r2, r7
   63080:	str	r0, [sp]
   63084:	mov	r0, r8
   63088:	blx	ip
   6308c:	mov	r6, r0
   63090:	mov	r0, r5
   63094:	mov	r1, r7
   63098:	bl	13ce4 <fputs@plt+0x2930>
   6309c:	cmp	r6, #0
   630a0:	beq	62fe0 <fputs@plt+0x51c2c>
   630a4:	ldr	r0, [r4, #20]
   630a8:	cmp	r0, #0
   630ac:	beq	630c0 <fputs@plt+0x51d0c>
   630b0:	bl	111f8 <strlen@plt>
   630b4:	bic	r0, r0, #-1073741824	; 0xc0000000
   630b8:	add	r6, r0, #29
   630bc:	b	630c4 <fputs@plt+0x51d10>
   630c0:	mov	r6, #29
   630c4:	cmp	r5, #0
   630c8:	beq	630e0 <fputs@plt+0x51d2c>
   630cc:	mov	r0, r5
   630d0:	mov	r2, r6
   630d4:	mov	r3, #0
   630d8:	bl	238bc <fputs@plt+0x12508>
   630dc:	b	630ec <fputs@plt+0x51d38>
   630e0:	mov	r0, r6
   630e4:	mov	r1, #0
   630e8:	bl	142d0 <fputs@plt+0x2f1c>
   630ec:	mov	r5, r0
   630f0:	cmp	r0, #0
   630f4:	beq	62fe0 <fputs@plt+0x51c2c>
   630f8:	add	r7, r5, #28
   630fc:	sub	r2, r6, #28
   63100:	mov	r1, #0
   63104:	mov	r0, r7
   63108:	bl	11174 <memset@plt>
   6310c:	add	r0, r4, #12
   63110:	mov	r1, #20
   63114:	vld1.32	{d16-d17}, [r0]
   63118:	vld1.32	{d18-d19}, [r4], r1
   6311c:	add	r0, r5, #12
   63120:	vst1.32	{d16-d17}, [r0]
   63124:	mov	r0, r5
   63128:	vst1.32	{d18-d19}, [r0], r1
   6312c:	str	r7, [r0]
   63130:	ldr	r4, [r4]
   63134:	cmp	r4, #0
   63138:	beq	63150 <fputs@plt+0x51d9c>
   6313c:	mov	r0, r4
   63140:	bl	111f8 <strlen@plt>
   63144:	bic	r0, r0, #-1073741824	; 0xc0000000
   63148:	add	r2, r0, #1
   6314c:	b	63154 <fputs@plt+0x51da0>
   63150:	mov	r2, #1
   63154:	mov	r0, r7
   63158:	mov	r1, r4
   6315c:	bl	1121c <memcpy@plt>
   63160:	ldr	r0, [sp, #12]
   63164:	str	r0, [r5, #12]
   63168:	ldrh	r0, [r5, #2]
   6316c:	ldr	r1, [sp, #8]
   63170:	orr	r0, r0, #16
   63174:	strh	r0, [r5, #2]
   63178:	str	r1, [r5, #4]
   6317c:	b	62fe4 <fputs@plt+0x51c30>
   63180:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63184:	add	fp, sp, #28
   63188:	sub	sp, sp, #60	; 0x3c
   6318c:	str	r3, [sp, #28]
   63190:	mov	r8, r2
   63194:	mov	r9, r1
   63198:	mov	r4, r0
   6319c:	bl	60898 <fputs@plt+0x4f4e4>
   631a0:	cmp	r0, #0
   631a4:	beq	63420 <fputs@plt+0x5206c>
   631a8:	mov	r5, r0
   631ac:	ldr	r0, [r4, #108]	; 0x6c
   631b0:	mvn	r1, #0
   631b4:	str	r1, [sp, #32]
   631b8:	add	r0, r0, #1
   631bc:	str	r0, [r4, #108]	; 0x6c
   631c0:	ldrb	r0, [r9, #4]
   631c4:	tst	r0, #32
   631c8:	bne	631f8 <fputs@plt+0x51e44>
   631cc:	mov	r0, r4
   631d0:	bl	60898 <fputs@plt+0x4f4e4>
   631d4:	ldr	r2, [r4, #84]	; 0x54
   631d8:	mov	r3, #0
   631dc:	add	r1, r2, #1
   631e0:	str	r1, [r4, #84]	; 0x54
   631e4:	mov	r1, #0
   631e8:	str	r1, [sp]
   631ec:	mov	r1, #44	; 0x2c
   631f0:	bl	4a1bc <fputs@plt+0x38e08>
   631f4:	str	r0, [sp, #32]
   631f8:	ldrb	r0, [r4, #453]	; 0x1c5
   631fc:	cmp	r0, #2
   63200:	bne	63288 <fputs@plt+0x51ed4>
   63204:	ldr	r2, [r4, #472]	; 0x1d8
   63208:	ldr	r7, [sp, #32]
   6320c:	ldrb	r1, [r9]
   63210:	movw	r3, #39819	; 0x9b8b
   63214:	ldr	r0, [r4]
   63218:	movt	r3, #8
   6321c:	str	r2, [sp]
   63220:	movw	r2, #4542	; 0x11be
   63224:	cmn	r7, #1
   63228:	movw	r7, #4554	; 0x11ca
   6322c:	movt	r2, #9
   63230:	movt	r7, #9
   63234:	movgt	r2, r3
   63238:	movw	r3, #4559	; 0x11cf
   6323c:	cmp	r1, #75	; 0x4b
   63240:	movw	r1, #4517	; 0x11a5
   63244:	movt	r3, #9
   63248:	movt	r1, #9
   6324c:	moveq	r3, r7
   63250:	bl	1d380 <fputs@plt+0xbfcc>
   63254:	ldr	r2, [r4, #468]	; 0x1d4
   63258:	mov	r6, r0
   6325c:	mov	r0, #0
   63260:	mov	r1, #161	; 0xa1
   63264:	mov	r3, #0
   63268:	str	r0, [sp]
   6326c:	mov	r0, r5
   63270:	bl	4a1bc <fputs@plt+0x38e08>
   63274:	mov	r1, r0
   63278:	mov	r0, r5
   6327c:	mov	r2, r6
   63280:	mvn	r3, #0
   63284:	bl	1d530 <fputs@plt+0xc17c>
   63288:	ldrb	r1, [r9]
   6328c:	cmp	r1, #75	; 0x4b
   63290:	bne	63378 <fputs@plt+0x51fc4>
   63294:	ldr	r0, [r9, #12]
   63298:	bl	65b54 <fputs@plt+0x547a0>
   6329c:	strb	r0, [fp, #-29]	; 0xffffffe3
   632a0:	ldr	r7, [sp, #28]
   632a4:	mov	r6, r0
   632a8:	mov	sl, #0
   632ac:	mov	r1, #57	; 0x39
   632b0:	ldr	r2, [r4, #72]	; 0x48
   632b4:	add	r0, r2, #1
   632b8:	str	r0, [r4, #72]	; 0x48
   632bc:	clz	r0, r7
   632c0:	str	r2, [r9, #28]
   632c4:	str	sl, [sp]
   632c8:	lsr	r3, r0, #5
   632cc:	mov	r0, r5
   632d0:	bl	4a1bc <fputs@plt+0x38e08>
   632d4:	cmp	r7, #0
   632d8:	str	r0, [sp, #16]
   632dc:	bne	632f4 <fputs@plt+0x51f40>
   632e0:	ldr	r0, [r4]
   632e4:	mov	r1, #1
   632e8:	mov	r2, #1
   632ec:	bl	60d14 <fputs@plt+0x4f960>
   632f0:	mov	sl, r0
   632f4:	ldrb	r0, [r9, #5]
   632f8:	tst	r0, #8
   632fc:	bne	633c0 <fputs@plt+0x5200c>
   63300:	ldr	r7, [r9, #20]
   63304:	cmp	r7, #0
   63308:	beq	63754 <fputs@plt+0x523a0>
   6330c:	cmp	r6, #0
   63310:	moveq	r0, #65	; 0x41
   63314:	strbeq	r0, [fp, #-29]	; 0xffffffe3
   63318:	cmp	sl, #0
   6331c:	beq	63330 <fputs@plt+0x51f7c>
   63320:	ldr	r1, [r9, #12]
   63324:	mov	r0, r4
   63328:	bl	62c74 <fputs@plt+0x518c0>
   6332c:	str	r0, [sl, #20]
   63330:	ldrb	r0, [r4, #19]
   63334:	str	r8, [sp, #8]
   63338:	cmp	r0, #0
   6333c:	beq	634cc <fputs@plt+0x52118>
   63340:	sub	r1, r0, #1
   63344:	strb	r1, [r4, #19]
   63348:	uxtb	r1, r1
   6334c:	add	r2, r4, r1, lsl #2
   63350:	cmp	r1, #0
   63354:	ldr	r2, [r2, #28]
   63358:	str	r2, [sp, #20]
   6335c:	beq	634dc <fputs@plt+0x52128>
   63360:	sub	r0, r0, #2
   63364:	strb	r0, [r4, #19]
   63368:	uxtb	r0, r0
   6336c:	add	r0, r4, r0, lsl #2
   63370:	ldr	r8, [r0, #28]
   63374:	b	634e8 <fputs@plt+0x52134>
   63378:	ldr	r0, [r4, #76]	; 0x4c
   6337c:	ldr	r7, [r9, #20]
   63380:	cmp	r1, #119	; 0x77
   63384:	add	r3, r0, #1
   63388:	mov	r0, #0
   6338c:	str	r3, [r4, #76]	; 0x4c
   63390:	str	r3, [sp, #40]	; 0x28
   63394:	strh	r0, [sp, #36]	; 0x24
   63398:	str	r0, [sp, #44]	; 0x2c
   6339c:	str	r0, [sp, #48]	; 0x30
   633a0:	bne	63428 <fputs@plt+0x52074>
   633a4:	mov	r1, #10
   633a8:	str	r3, [sp, #44]	; 0x2c
   633ac:	str	r0, [sp]
   633b0:	mov	r0, r5
   633b4:	strb	r1, [sp, #36]	; 0x24
   633b8:	mov	r1, #25
   633bc:	b	6343c <fputs@plt+0x52088>
   633c0:	ldr	r7, [r9, #20]
   633c4:	ldr	r0, [r9, #28]
   633c8:	mov	r1, #11
   633cc:	add	r2, sp, #36	; 0x24
   633d0:	strb	r1, [sp, #36]	; 0x24
   633d4:	mov	r1, #0
   633d8:	str	r1, [sp, #44]	; 0x2c
   633dc:	str	r1, [sp, #48]	; 0x30
   633e0:	strb	r6, [sp, #37]	; 0x25
   633e4:	str	r0, [sp, #40]	; 0x28
   633e8:	str	r1, [r7, #12]
   633ec:	mov	r0, r4
   633f0:	mov	r1, r7
   633f4:	bl	540f0 <fputs@plt+0x42d3c>
   633f8:	cmp	r0, #0
   633fc:	beq	634ac <fputs@plt+0x520f8>
   63400:	cmp	sl, #0
   63404:	beq	63420 <fputs@plt+0x5206c>
   63408:	ldr	r0, [sl]
   6340c:	subs	r0, r0, #1
   63410:	str	r0, [sl]
   63414:	bne	63420 <fputs@plt+0x5206c>
   63418:	mov	r0, sl
   6341c:	bl	14400 <fputs@plt+0x304c>
   63420:	mov	r6, #0
   63424:	b	637e0 <fputs@plt+0x5242c>
   63428:	mov	r1, #3
   6342c:	str	r0, [sp]
   63430:	mov	r0, r5
   63434:	strb	r1, [sp, #36]	; 0x24
   63438:	mov	r1, #22
   6343c:	mov	r2, #0
   63440:	bl	4a1bc <fputs@plt+0x38e08>
   63444:	ldr	r1, [r7, #56]	; 0x38
   63448:	ldr	r0, [r4]
   6344c:	bl	48008 <fputs@plt+0x36c54>
   63450:	movw	r0, #60292	; 0xeb84
   63454:	mov	r1, #132	; 0x84
   63458:	mov	r2, #0
   6345c:	mov	r3, #0
   63460:	mov	r6, #0
   63464:	movt	r0, #8
   63468:	add	r0, r0, #8
   6346c:	str	r0, [sp]
   63470:	mov	r0, r4
   63474:	bl	52078 <fputs@plt+0x40cc4>
   63478:	str	r0, [r7, #56]	; 0x38
   6347c:	str	r6, [r7, #12]
   63480:	add	r2, sp, #36	; 0x24
   63484:	mov	r1, r7
   63488:	ldr	r0, [r7, #8]
   6348c:	bic	r0, r0, #512	; 0x200
   63490:	str	r0, [r7, #8]
   63494:	mov	r0, r4
   63498:	bl	540f0 <fputs@plt+0x42d3c>
   6349c:	cmp	r0, #0
   634a0:	bne	637e0 <fputs@plt+0x5242c>
   634a4:	ldr	r6, [sp, #40]	; 0x28
   634a8:	b	63774 <fputs@plt+0x523c0>
   634ac:	ldr	r0, [r7]
   634b0:	ldr	r1, [r9, #12]
   634b4:	ldr	r0, [r0, #4]
   634b8:	ldr	r2, [r0]
   634bc:	mov	r0, r4
   634c0:	bl	65afc <fputs@plt+0x54748>
   634c4:	str	r0, [sl, #20]
   634c8:	b	6375c <fputs@plt+0x523a8>
   634cc:	ldr	r0, [r4, #76]	; 0x4c
   634d0:	add	r0, r0, #1
   634d4:	str	r0, [sp, #20]
   634d8:	str	r0, [r4, #76]	; 0x4c
   634dc:	ldr	r0, [r4, #76]	; 0x4c
   634e0:	add	r8, r0, #1
   634e4:	str	r8, [r4, #76]	; 0x4c
   634e8:	ldr	r0, [sp, #28]
   634ec:	cmp	r0, #0
   634f0:	beq	63510 <fputs@plt+0x5215c>
   634f4:	mov	r0, #0
   634f8:	mov	r1, #25
   634fc:	mov	r2, #0
   63500:	mov	r3, r8
   63504:	str	r0, [sp]
   63508:	mov	r0, r5
   6350c:	bl	4a1bc <fputs@plt+0x38e08>
   63510:	ldr	r6, [r7]
   63514:	str	r9, [sp, #24]
   63518:	str	sl, [sp, #12]
   6351c:	cmp	r6, #1
   63520:	blt	63694 <fputs@plt+0x522e0>
   63524:	ldr	sl, [r7, #4]
   63528:	mov	r9, #0
   6352c:	ldr	r0, [sp, #32]
   63530:	ldr	r7, [sl]
   63534:	cmp	r0, #0
   63538:	blt	63560 <fputs@plt+0x521ac>
   6353c:	mov	r0, r7
   63540:	bl	62c08 <fputs@plt+0x51854>
   63544:	cmp	r0, #0
   63548:	bne	63560 <fputs@plt+0x521ac>
   6354c:	ldr	r1, [sp, #32]
   63550:	mov	r0, r5
   63554:	bl	609cc <fputs@plt+0x4f618>
   63558:	mvn	r0, #0
   6355c:	str	r0, [sp, #32]
   63560:	ldr	r0, [sp, #28]
   63564:	cmp	r0, #0
   63568:	beq	63598 <fputs@plt+0x521e4>
   6356c:	mov	r0, r7
   63570:	add	r1, sp, #36	; 0x24
   63574:	bl	65c4c <fputs@plt+0x54898>
   63578:	cmp	r0, #0
   6357c:	beq	6363c <fputs@plt+0x52288>
   63580:	ldr	r0, [sp, #24]
   63584:	mov	r1, #84	; 0x54
   63588:	ldr	r2, [r0, #28]
   6358c:	ldr	r0, [sp, #36]	; 0x24
   63590:	str	r0, [sp]
   63594:	b	6367c <fputs@plt+0x522c8>
   63598:	ldr	r2, [sp, #20]
   6359c:	mov	r0, r4
   635a0:	mov	r1, r7
   635a4:	bl	6119c <fputs@plt+0x4fde8>
   635a8:	mov	r7, r0
   635ac:	mov	r0, r5
   635b0:	mov	r1, #49	; 0x31
   635b4:	mov	r3, #1
   635b8:	str	r8, [sp]
   635bc:	mov	r2, r7
   635c0:	bl	4a1bc <fputs@plt+0x38e08>
   635c4:	mov	r1, r0
   635c8:	mov	r0, r5
   635cc:	sub	r2, fp, #29
   635d0:	mov	r3, #1
   635d4:	bl	1d530 <fputs@plt+0xc17c>
   635d8:	mov	r0, #0
   635dc:	add	r1, r4, r0
   635e0:	ldr	r2, [r1, #136]	; 0x88
   635e4:	cmp	r2, r7
   635e8:	bne	63618 <fputs@plt+0x52264>
   635ec:	ldrb	r2, [r1, #130]	; 0x82
   635f0:	cmp	r2, #0
   635f4:	beq	63614 <fputs@plt+0x52260>
   635f8:	ldrb	r2, [r4, #19]
   635fc:	cmp	r2, #7
   63600:	addls	r3, r2, #1
   63604:	addls	r2, r4, r2, lsl #2
   63608:	strbls	r3, [r4, #19]
   6360c:	strls	r7, [r2, #28]
   63610:	strb	r9, [r1, #130]	; 0x82
   63614:	str	r9, [r1, #136]	; 0x88
   63618:	add	r0, r0, #20
   6361c:	cmp	r0, #200	; 0xc8
   63620:	bne	635dc <fputs@plt+0x52228>
   63624:	ldr	r0, [sp, #24]
   63628:	mov	r1, #110	; 0x6e
   6362c:	ldr	r2, [r0, #28]
   63630:	mov	r0, r5
   63634:	str	r9, [sp]
   63638:	b	63680 <fputs@plt+0x522cc>
   6363c:	ldr	r2, [sp, #20]
   63640:	mov	r0, r4
   63644:	mov	r1, r7
   63648:	bl	6119c <fputs@plt+0x4fde8>
   6364c:	mov	r7, r0
   63650:	ldr	r0, [r5, #32]
   63654:	mov	r1, #38	; 0x26
   63658:	str	r9, [sp]
   6365c:	mov	r2, r7
   63660:	add	r3, r0, #2
   63664:	mov	r0, r5
   63668:	bl	4a1bc <fputs@plt+0x38e08>
   6366c:	ldr	r0, [sp, #24]
   63670:	mov	r1, #75	; 0x4b
   63674:	ldr	r2, [r0, #28]
   63678:	str	r7, [sp]
   6367c:	mov	r0, r5
   63680:	mov	r3, r8
   63684:	bl	4a1bc <fputs@plt+0x38e08>
   63688:	add	sl, sl, #20
   6368c:	subs	r6, r6, #1
   63690:	bgt	6352c <fputs@plt+0x52178>
   63694:	ldr	r0, [sp, #20]
   63698:	ldr	r9, [sp, #24]
   6369c:	ldr	sl, [sp, #12]
   636a0:	cmp	r0, #0
   636a4:	beq	636fc <fputs@plt+0x52348>
   636a8:	ldrb	r0, [r4, #19]
   636ac:	cmp	r0, #7
   636b0:	bhi	636fc <fputs@plt+0x52348>
   636b4:	ldr	r7, [sp, #20]
   636b8:	add	r1, r4, #130	; 0x82
   636bc:	mov	r2, #0
   636c0:	ldr	r3, [r1, #6]
   636c4:	cmp	r3, r7
   636c8:	beq	636f4 <fputs@plt+0x52340>
   636cc:	add	r2, r2, #1
   636d0:	add	r1, r1, #20
   636d4:	cmp	r2, #10
   636d8:	bcc	636c0 <fputs@plt+0x5230c>
   636dc:	add	r1, r0, #1
   636e0:	add	r0, r4, r0, lsl #2
   636e4:	strb	r1, [r4, #19]
   636e8:	ldr	r1, [sp, #20]
   636ec:	str	r1, [r0, #28]
   636f0:	b	636fc <fputs@plt+0x52348>
   636f4:	mov	r0, #1
   636f8:	strb	r0, [r1]
   636fc:	cmp	r8, #0
   63700:	beq	63750 <fputs@plt+0x5239c>
   63704:	ldrb	r0, [r4, #19]
   63708:	cmp	r0, #7
   6370c:	bhi	63750 <fputs@plt+0x5239c>
   63710:	add	r1, r4, #130	; 0x82
   63714:	mov	r2, #0
   63718:	ldr	r3, [r1, #6]
   6371c:	cmp	r3, r8
   63720:	beq	63748 <fputs@plt+0x52394>
   63724:	add	r2, r2, #1
   63728:	add	r1, r1, #20
   6372c:	cmp	r2, #10
   63730:	bcc	63718 <fputs@plt+0x52364>
   63734:	add	r1, r0, #1
   63738:	add	r0, r4, r0, lsl #2
   6373c:	strb	r1, [r4, #19]
   63740:	str	r8, [r0, #28]
   63744:	b	63750 <fputs@plt+0x5239c>
   63748:	mov	r0, #1
   6374c:	strb	r0, [r1]
   63750:	ldr	r8, [sp, #8]
   63754:	cmp	sl, #0
   63758:	beq	63770 <fputs@plt+0x523bc>
   6375c:	ldr	r1, [sp, #16]
   63760:	mov	r0, r5
   63764:	mov	r2, sl
   63768:	mvn	r3, #5
   6376c:	bl	1d530 <fputs@plt+0xc17c>
   63770:	mov	r6, #0
   63774:	cmp	r8, #0
   63778:	beq	6378c <fputs@plt+0x523d8>
   6377c:	ldr	r1, [r9, #28]
   63780:	mov	r0, r5
   63784:	mov	r2, r8
   63788:	bl	65cd4 <fputs@plt+0x54920>
   6378c:	ldr	r0, [sp, #32]
   63790:	cmp	r0, #0
   63794:	blt	637d8 <fputs@plt+0x52424>
   63798:	ldr	r0, [r5, #32]
   6379c:	ldr	r1, [r5, #24]
   637a0:	sub	r2, r0, #1
   637a4:	str	r2, [r1, #96]	; 0x60
   637a8:	ldr	r1, [r5]
   637ac:	ldrb	r1, [r1, #69]	; 0x45
   637b0:	cmp	r1, #0
   637b4:	beq	637c4 <fputs@plt+0x52410>
   637b8:	movw	r1, #35320	; 0x89f8
   637bc:	movt	r1, #10
   637c0:	b	637d4 <fputs@plt+0x52420>
   637c4:	ldr	r2, [sp, #32]
   637c8:	ldr	r1, [r5, #4]
   637cc:	add	r2, r2, r2, lsl #2
   637d0:	add	r1, r1, r2, lsl #2
   637d4:	str	r0, [r1, #8]
   637d8:	mov	r0, r4
   637dc:	bl	62b90 <fputs@plt+0x517dc>
   637e0:	mov	r0, r6
   637e4:	sub	sp, fp, #28
   637e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   637ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   637f0:	add	fp, sp, #28
   637f4:	sub	sp, sp, #44	; 0x2c
   637f8:	mov	r4, r0
   637fc:	mov	r0, #0
   63800:	mov	r7, r3
   63804:	str	r2, [sp, #28]
   63808:	mov	r5, r1
   6380c:	str	r0, [fp, #-32]	; 0xffffffe0
   63810:	subs	r0, r2, r3
   63814:	sub	r3, fp, #32
   63818:	mov	r2, #3
   6381c:	ldr	r6, [r4, #8]
   63820:	moveq	r3, r0
   63824:	mov	r0, r4
   63828:	bl	65da8 <fputs@plt+0x549f4>
   6382c:	mov	sl, r0
   63830:	mov	r0, r5
   63834:	bl	662a0 <fputs@plt+0x54eec>
   63838:	strb	r0, [fp, #-33]	; 0xffffffdf
   6383c:	ldr	r0, [r4, #108]	; 0x6c
   63840:	add	r0, r0, #1
   63844:	str	r0, [r4, #108]	; 0x6c
   63848:	ldrb	r0, [r4, #19]
   6384c:	cmp	r0, #0
   63850:	beq	6386c <fputs@plt+0x524b8>
   63854:	sub	r0, r0, #1
   63858:	strb	r0, [r4, #19]
   6385c:	uxtb	r0, r0
   63860:	add	r0, r4, r0, lsl #2
   63864:	ldr	r8, [r0, #28]
   63868:	b	63878 <fputs@plt+0x524c4>
   6386c:	ldr	r0, [r4, #76]	; 0x4c
   63870:	add	r8, r0, #1
   63874:	str	r8, [r4, #76]	; 0x4c
   63878:	ldr	r1, [r5, #12]
   6387c:	mov	r0, r4
   63880:	mov	r2, r8
   63884:	bl	6094c <fputs@plt+0x4f598>
   63888:	cmp	sl, #5
   6388c:	str	r4, [sp, #8]
   63890:	str	r8, [sp, #24]
   63894:	bne	638f0 <fputs@plt+0x5253c>
   63898:	ldr	r1, [r5, #12]
   6389c:	ldr	r9, [r5, #20]
   638a0:	mov	r0, r4
   638a4:	bl	62c74 <fputs@plt+0x518c0>
   638a8:	str	r0, [sp, #16]
   638ac:	mov	r0, r6
   638b0:	bl	62b34 <fputs@plt+0x51780>
   638b4:	str	r0, [sp, #12]
   638b8:	ldr	r0, [sp, #28]
   638bc:	mov	r5, #0
   638c0:	str	r7, [sp, #20]
   638c4:	cmp	r7, r0
   638c8:	beq	639cc <fputs@plt+0x52618>
   638cc:	ldrb	r0, [r4, #19]
   638d0:	cmp	r0, #0
   638d4:	beq	639a8 <fputs@plt+0x525f4>
   638d8:	sub	r0, r0, #1
   638dc:	strb	r0, [r4, #19]
   638e0:	uxtb	r0, r0
   638e4:	add	r0, r4, r0, lsl #2
   638e8:	ldr	r5, [r0, #28]
   638ec:	b	639b4 <fputs@plt+0x52600>
   638f0:	ldr	r0, [r5, #12]
   638f4:	bl	662f8 <fputs@plt+0x54f44>
   638f8:	cmp	r0, #0
   638fc:	beq	63c60 <fputs@plt+0x528ac>
   63900:	ldr	r9, [sp, #28]
   63904:	cmp	r9, r7
   63908:	bne	6392c <fputs@plt+0x52578>
   6390c:	mov	r0, #0
   63910:	mov	r1, #76	; 0x4c
   63914:	mov	r2, r8
   63918:	mov	r3, r9
   6391c:	str	r0, [sp]
   63920:	mov	r0, r6
   63924:	bl	4a1bc <fputs@plt+0x38e08>
   63928:	b	63c60 <fputs@plt+0x528ac>
   6392c:	mov	r4, #0
   63930:	mov	r0, r6
   63934:	mov	r1, #77	; 0x4d
   63938:	mov	r2, r8
   6393c:	mov	r3, #0
   63940:	str	r4, [sp]
   63944:	bl	4a1bc <fputs@plt+0x38e08>
   63948:	ldr	r2, [r5, #28]
   6394c:	mov	r8, r0
   63950:	mov	r0, r6
   63954:	mov	r1, #108	; 0x6c
   63958:	mov	r3, r9
   6395c:	str	r4, [sp]
   63960:	bl	4a1bc <fputs@plt+0x38e08>
   63964:	mov	r0, r6
   63968:	mov	r1, #13
   6396c:	mov	r2, #0
   63970:	mov	r3, r7
   63974:	str	r4, [sp]
   63978:	bl	4a1bc <fputs@plt+0x38e08>
   6397c:	ldr	r0, [r6, #32]
   63980:	ldr	r2, [r6, #24]
   63984:	sub	r1, r0, #1
   63988:	str	r1, [r2, #96]	; 0x60
   6398c:	ldr	r2, [r6]
   63990:	ldrb	r2, [r2, #69]	; 0x45
   63994:	cmp	r2, #0
   63998:	beq	63c40 <fputs@plt+0x5288c>
   6399c:	movw	r1, #35320	; 0x89f8
   639a0:	movt	r1, #10
   639a4:	b	63c54 <fputs@plt+0x528a0>
   639a8:	ldr	r0, [r4, #76]	; 0x4c
   639ac:	add	r5, r0, #1
   639b0:	str	r5, [r4, #76]	; 0x4c
   639b4:	mov	r0, r6
   639b8:	mov	r1, #85	; 0x55
   639bc:	mov	r2, r8
   639c0:	mov	r3, r8
   639c4:	str	r5, [sp]
   639c8:	bl	4a1bc <fputs@plt+0x38e08>
   639cc:	ldr	r0, [r9]
   639d0:	cmp	r0, #1
   639d4:	blt	63b74 <fputs@plt+0x527c0>
   639d8:	add	r0, r4, #130	; 0x82
   639dc:	mov	r7, #0
   639e0:	str	r0, [sp, #4]
   639e4:	ldr	r0, [r9, #4]
   639e8:	add	sl, r7, r7, lsl #2
   639ec:	add	r2, sp, #32
   639f0:	ldr	r1, [r0, sl, lsl #2]
   639f4:	mov	r0, r4
   639f8:	bl	628d8 <fputs@plt+0x51524>
   639fc:	mov	r8, r0
   63a00:	cmp	r5, #0
   63a04:	beq	63a34 <fputs@plt+0x52680>
   63a08:	ldr	r0, [r9, #4]
   63a0c:	ldr	r0, [r0, sl, lsl #2]
   63a10:	bl	662f8 <fputs@plt+0x54f44>
   63a14:	cmp	r0, #0
   63a18:	beq	63a34 <fputs@plt+0x52680>
   63a1c:	mov	r0, r6
   63a20:	mov	r1, #85	; 0x55
   63a24:	mov	r2, r5
   63a28:	mov	r3, r8
   63a2c:	str	r5, [sp]
   63a30:	bl	4a1bc <fputs@plt+0x38e08>
   63a34:	ldr	r3, [sp, #28]
   63a38:	ldr	r0, [sp, #20]
   63a3c:	cmp	r0, r3
   63a40:	bne	63aac <fputs@plt+0x526f8>
   63a44:	ldr	r0, [r9]
   63a48:	sub	r0, r0, #1
   63a4c:	cmp	r7, r0
   63a50:	blt	63aac <fputs@plt+0x526f8>
   63a54:	str	r8, [sp]
   63a58:	ldr	r8, [sp, #24]
   63a5c:	mov	r0, r6
   63a60:	mov	r1, #78	; 0x4e
   63a64:	mov	r2, r8
   63a68:	bl	4a1bc <fputs@plt+0x38e08>
   63a6c:	ldr	r2, [sp, #16]
   63a70:	mov	r1, r0
   63a74:	mov	r0, r6
   63a78:	mvn	r3, #3
   63a7c:	bl	1d530 <fputs@plt+0xc17c>
   63a80:	ldr	r0, [r6]
   63a84:	ldrb	r0, [r0, #69]	; 0x45
   63a88:	cmp	r0, #0
   63a8c:	bne	63b04 <fputs@plt+0x52750>
   63a90:	ldr	r1, [r6, #32]
   63a94:	ldr	r0, [r6, #4]
   63a98:	add	r1, r1, r1, lsl #2
   63a9c:	add	r0, r0, r1, lsl #2
   63aa0:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   63aa4:	orr	r1, r1, #16
   63aa8:	b	63b00 <fputs@plt+0x5274c>
   63aac:	str	r8, [sp]
   63ab0:	ldr	r8, [sp, #24]
   63ab4:	ldr	r3, [sp, #12]
   63ab8:	mov	r0, r6
   63abc:	mov	r1, #79	; 0x4f
   63ac0:	mov	r2, r8
   63ac4:	bl	4a1bc <fputs@plt+0x38e08>
   63ac8:	ldr	r2, [sp, #16]
   63acc:	mov	r1, r0
   63ad0:	mov	r0, r6
   63ad4:	mvn	r3, #3
   63ad8:	bl	1d530 <fputs@plt+0xc17c>
   63adc:	ldr	r0, [r6]
   63ae0:	ldrb	r0, [r0, #69]	; 0x45
   63ae4:	cmp	r0, #0
   63ae8:	bne	63b04 <fputs@plt+0x52750>
   63aec:	ldr	r1, [r6, #32]
   63af0:	ldr	r0, [r6, #4]
   63af4:	add	r1, r1, r1, lsl #2
   63af8:	add	r0, r0, r1, lsl #2
   63afc:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   63b00:	strb	r1, [r0, #-17]	; 0xffffffef
   63b04:	ldr	r0, [sp, #32]
   63b08:	cmp	r0, #0
   63b0c:	beq	63b64 <fputs@plt+0x527b0>
   63b10:	ldrb	r1, [r4, #19]
   63b14:	cmp	r1, #7
   63b18:	bhi	63b64 <fputs@plt+0x527b0>
   63b1c:	ldr	r3, [sp, #4]
   63b20:	mov	r2, #0
   63b24:	ldr	r4, [r3, #6]
   63b28:	cmp	r4, r0
   63b2c:	beq	63b58 <fputs@plt+0x527a4>
   63b30:	add	r2, r2, #1
   63b34:	add	r3, r3, #20
   63b38:	cmp	r2, #10
   63b3c:	bcc	63b24 <fputs@plt+0x52770>
   63b40:	ldr	r4, [sp, #8]
   63b44:	add	r2, r1, #1
   63b48:	add	r1, r4, r1, lsl #2
   63b4c:	strb	r2, [r4, #19]
   63b50:	str	r0, [r1, #28]
   63b54:	b	63b64 <fputs@plt+0x527b0>
   63b58:	ldr	r4, [sp, #8]
   63b5c:	mov	r0, #1
   63b60:	strb	r0, [r3]
   63b64:	ldr	r0, [r9]
   63b68:	add	r7, r7, #1
   63b6c:	cmp	r7, r0
   63b70:	blt	639e4 <fputs@plt+0x52630>
   63b74:	cmp	r5, #0
   63b78:	beq	63bb0 <fputs@plt+0x527fc>
   63b7c:	ldr	r3, [sp, #20]
   63b80:	mov	r4, #0
   63b84:	mov	r0, r6
   63b88:	mov	r1, #76	; 0x4c
   63b8c:	mov	r2, r5
   63b90:	str	r4, [sp]
   63b94:	bl	4a1bc <fputs@plt+0x38e08>
   63b98:	ldr	r3, [sp, #28]
   63b9c:	mov	r0, r6
   63ba0:	mov	r1, #13
   63ba4:	mov	r2, #0
   63ba8:	str	r4, [sp]
   63bac:	bl	4a1bc <fputs@plt+0x38e08>
   63bb0:	ldr	r0, [r6, #24]
   63bb4:	ldr	r1, [r0, #120]	; 0x78
   63bb8:	cmp	r1, #0
   63bbc:	beq	63bd4 <fputs@plt+0x52820>
   63bc0:	ldr	r3, [sp, #12]
   63bc4:	ldr	r2, [r6, #32]!
   63bc8:	mvn	r3, r3
   63bcc:	str	r2, [r1, r3, lsl #2]
   63bd0:	b	63bd8 <fputs@plt+0x52824>
   63bd4:	add	r6, r6, #32
   63bd8:	ldr	r1, [r6]
   63bdc:	ldr	r4, [sp, #8]
   63be0:	cmp	r5, #0
   63be4:	sub	r1, r1, #1
   63be8:	str	r1, [r0, #96]	; 0x60
   63bec:	beq	63db8 <fputs@plt+0x52a04>
   63bf0:	ldrb	r0, [r4, #19]
   63bf4:	cmp	r0, #7
   63bf8:	bhi	63db8 <fputs@plt+0x52a04>
   63bfc:	add	r1, r4, #130	; 0x82
   63c00:	mov	r2, #0
   63c04:	ldr	r3, [r1, #6]
   63c08:	cmp	r3, r5
   63c0c:	beq	63c34 <fputs@plt+0x52880>
   63c10:	add	r2, r2, #1
   63c14:	add	r1, r1, #20
   63c18:	cmp	r2, #10
   63c1c:	bcc	63c04 <fputs@plt+0x52850>
   63c20:	add	r1, r0, #1
   63c24:	add	r0, r4, r0, lsl #2
   63c28:	strb	r1, [r4, #19]
   63c2c:	str	r5, [r0, #28]
   63c30:	b	63db8 <fputs@plt+0x52a04>
   63c34:	mov	r0, #1
   63c38:	strb	r0, [r1]
   63c3c:	b	63db8 <fputs@plt+0x52a04>
   63c40:	ldr	r2, [r6, #4]
   63c44:	cmp	r8, #0
   63c48:	movge	r1, r8
   63c4c:	add	r1, r1, r1, lsl #2
   63c50:	add	r1, r2, r1, lsl #2
   63c54:	ldr	r4, [sp, #8]
   63c58:	ldr	r8, [sp, #24]
   63c5c:	str	r0, [r1, #8]
   63c60:	cmp	sl, #1
   63c64:	bne	63ca4 <fputs@plt+0x528f0>
   63c68:	ldr	r7, [sp, #28]
   63c6c:	mov	r0, #0
   63c70:	mov	r1, #38	; 0x26
   63c74:	mov	r2, r8
   63c78:	str	r0, [sp]
   63c7c:	mov	r0, r6
   63c80:	mov	r3, r7
   63c84:	bl	4a1bc <fputs@plt+0x38e08>
   63c88:	ldr	r2, [r5, #28]
   63c8c:	mov	r0, r6
   63c90:	mov	r1, #70	; 0x46
   63c94:	mov	r3, r7
   63c98:	str	r8, [sp]
   63c9c:	bl	4a1bc <fputs@plt+0x38e08>
   63ca0:	b	63db8 <fputs@plt+0x52a04>
   63ca4:	mov	r9, #0
   63ca8:	mov	r0, r6
   63cac:	mov	r1, #48	; 0x30
   63cb0:	mov	r2, r8
   63cb4:	mov	r3, #1
   63cb8:	mov	sl, r7
   63cbc:	str	r9, [sp]
   63cc0:	bl	4a1bc <fputs@plt+0x38e08>
   63cc4:	mov	r1, r0
   63cc8:	sub	r2, fp, #33	; 0x21
   63ccc:	mov	r0, r6
   63cd0:	mov	r3, #1
   63cd4:	bl	1d530 <fputs@plt+0xc17c>
   63cd8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   63cdc:	ldr	r2, [r5, #28]
   63ce0:	ldr	r7, [sp, #28]
   63ce4:	cmp	r0, #0
   63ce8:	beq	63d74 <fputs@plt+0x529c0>
   63cec:	mov	r0, r6
   63cf0:	mov	r1, #69	; 0x45
   63cf4:	mov	r3, #0
   63cf8:	str	r8, [sp]
   63cfc:	bl	4a1bc <fputs@plt+0x38e08>
   63d00:	mov	r5, r0
   63d04:	mov	r0, r6
   63d08:	mov	r2, #1
   63d0c:	mvn	r3, #13
   63d10:	mov	r1, r5
   63d14:	bl	1d530 <fputs@plt+0xc17c>
   63d18:	ldr	r2, [fp, #-32]	; 0xffffffe0
   63d1c:	mov	r0, r6
   63d20:	mov	r1, #76	; 0x4c
   63d24:	mov	r3, sl
   63d28:	str	r9, [sp]
   63d2c:	bl	4a1bc <fputs@plt+0x38e08>
   63d30:	mov	r0, r6
   63d34:	mov	r1, #13
   63d38:	mov	r2, #0
   63d3c:	mov	r3, r7
   63d40:	str	r9, [sp]
   63d44:	bl	4a1bc <fputs@plt+0x38e08>
   63d48:	ldr	r0, [r6, #32]
   63d4c:	ldr	r2, [r6, #24]
   63d50:	sub	r1, r0, #1
   63d54:	str	r1, [r2, #96]	; 0x60
   63d58:	ldr	r2, [r6]
   63d5c:	ldrb	r2, [r2, #69]	; 0x45
   63d60:	cmp	r2, #0
   63d64:	beq	63da0 <fputs@plt+0x529ec>
   63d68:	movw	r1, #35320	; 0x89f8
   63d6c:	movt	r1, #10
   63d70:	b	63db4 <fputs@plt+0x52a00>
   63d74:	mov	r0, r6
   63d78:	mov	r1, #68	; 0x44
   63d7c:	mov	r3, r7
   63d80:	str	r8, [sp]
   63d84:	bl	4a1bc <fputs@plt+0x38e08>
   63d88:	mov	r1, r0
   63d8c:	mov	r0, r6
   63d90:	mov	r2, #1
   63d94:	mvn	r3, #13
   63d98:	bl	1d530 <fputs@plt+0xc17c>
   63d9c:	b	63db8 <fputs@plt+0x52a04>
   63da0:	ldr	r2, [r6, #4]
   63da4:	cmp	r5, #0
   63da8:	movge	r1, r5
   63dac:	add	r1, r1, r1, lsl #2
   63db0:	add	r1, r2, r1, lsl #2
   63db4:	str	r0, [r1, #8]
   63db8:	cmp	r8, #0
   63dbc:	beq	63e0c <fputs@plt+0x52a58>
   63dc0:	ldrb	r0, [r4, #19]
   63dc4:	cmp	r0, #7
   63dc8:	bhi	63e0c <fputs@plt+0x52a58>
   63dcc:	add	r1, r4, #130	; 0x82
   63dd0:	mov	r2, #0
   63dd4:	ldr	r3, [r1, #6]
   63dd8:	cmp	r3, r8
   63ddc:	beq	63e04 <fputs@plt+0x52a50>
   63de0:	add	r2, r2, #1
   63de4:	add	r1, r1, #20
   63de8:	cmp	r2, #10
   63dec:	bcc	63dd4 <fputs@plt+0x52a20>
   63df0:	add	r1, r0, #1
   63df4:	add	r0, r4, r0, lsl #2
   63df8:	strb	r1, [r4, #19]
   63dfc:	str	r8, [r0, #28]
   63e00:	b	63e0c <fputs@plt+0x52a58>
   63e04:	mov	r0, #1
   63e08:	strb	r0, [r1]
   63e0c:	mov	r0, r4
   63e10:	bl	62b90 <fputs@plt+0x517dc>
   63e14:	sub	sp, fp, #28
   63e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63e1c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   63e20:	add	fp, sp, #24
   63e24:	sub	sp, sp, #24
   63e28:	ldr	r6, [r0, #8]
   63e2c:	cmp	r1, #0
   63e30:	mov	r4, r0
   63e34:	mov	r0, #0
   63e38:	str	r0, [sp, #20]
   63e3c:	str	r0, [sp, #16]
   63e40:	cmpne	r6, #0
   63e44:	bne	63e50 <fputs@plt+0x52a9c>
   63e48:	sub	sp, fp, #24
   63e4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   63e50:	ldrb	r0, [r1]
   63e54:	mov	r5, r1
   63e58:	mov	r9, r3
   63e5c:	mov	r8, r2
   63e60:	sub	r1, r0, #71	; 0x47
   63e64:	cmp	r1, #12
   63e68:	bhi	63ecc <fputs@plt+0x52b18>
   63e6c:	add	r2, pc, #4
   63e70:	eor	r7, r0, #1
   63e74:	ldr	pc, [r2, r1, lsl #2]
   63e78:	andeq	r3, r6, r0, lsr pc
   63e7c:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   63e80:	ldrdeq	r3, [r6], -ip
   63e84:	andeq	r3, r6, r8, asr #31
   63e88:	andeq	r3, r6, r4, ror #31
   63e8c:	andeq	r3, r6, ip, lsr #29
   63e90:	andeq	r3, r6, ip, lsr #29
   63e94:	andeq	r3, r6, ip, ror #29
   63e98:	andeq	r3, r6, ip, ror #29
   63e9c:	andeq	r3, r6, ip, ror #29
   63ea0:	andeq	r3, r6, ip, ror #29
   63ea4:	andeq	r3, r6, ip, ror #29
   63ea8:	andeq	r3, r6, ip, ror #29
   63eac:	ldr	r1, [r5, #12]
   63eb0:	add	r2, sp, #20
   63eb4:	mov	r0, r4
   63eb8:	bl	628d8 <fputs@plt+0x51524>
   63ebc:	mov	r2, r0
   63ec0:	mov	r0, #0
   63ec4:	mov	r1, r7
   63ec8:	b	64038 <fputs@plt+0x52c84>
   63ecc:	cmp	r0, #19
   63ed0:	beq	64004 <fputs@plt+0x52c50>
   63ed4:	cmp	r0, #148	; 0x94
   63ed8:	bne	6401c <fputs@plt+0x52c68>
   63edc:	mov	r7, #79	; 0x4f
   63ee0:	cmp	r0, #73	; 0x49
   63ee4:	mov	r9, #128	; 0x80
   63ee8:	movweq	r7, #78	; 0x4e
   63eec:	ldr	r1, [r5, #12]
   63ef0:	add	r2, sp, #20
   63ef4:	mov	r0, r4
   63ef8:	bl	628d8 <fputs@plt+0x51524>
   63efc:	ldr	r1, [r5, #16]
   63f00:	mov	r6, r0
   63f04:	add	r2, sp, #16
   63f08:	mov	r0, r4
   63f0c:	bl	628d8 <fputs@plt+0x51524>
   63f10:	ldr	r1, [r5, #12]
   63f14:	ldr	r2, [r5, #16]
   63f18:	str	r6, [sp]
   63f1c:	stmib	sp, {r0, r8, r9}
   63f20:	mov	r0, r4
   63f24:	mov	r3, r7
   63f28:	bl	62a8c <fputs@plt+0x516d8>
   63f2c:	b	64064 <fputs@plt+0x52cb0>
   63f30:	mov	r0, r6
   63f34:	bl	62b34 <fputs@plt+0x51780>
   63f38:	ldr	r1, [r5, #12]
   63f3c:	mov	r7, r0
   63f40:	eor	r3, r9, #16
   63f44:	mov	r0, r4
   63f48:	mov	r2, r7
   63f4c:	bl	663ec <fputs@plt+0x55038>
   63f50:	ldr	r0, [r4, #108]	; 0x6c
   63f54:	mov	r2, r8
   63f58:	mov	r3, r9
   63f5c:	add	r0, r0, #1
   63f60:	str	r0, [r4, #108]	; 0x6c
   63f64:	mov	r0, r4
   63f68:	ldr	r1, [r5, #16]
   63f6c:	bl	63e1c <fputs@plt+0x52a68>
   63f70:	ldr	r0, [r6, #24]
   63f74:	ldr	r1, [r0, #120]	; 0x78
   63f78:	cmp	r1, #0
   63f7c:	beq	6404c <fputs@plt+0x52c98>
   63f80:	ldr	r2, [r6, #32]!
   63f84:	mvn	r3, r7
   63f88:	str	r2, [r1, r3, lsl #2]
   63f8c:	b	64050 <fputs@plt+0x52c9c>
   63f90:	ldr	r1, [r5, #12]
   63f94:	mov	r0, r4
   63f98:	mov	r2, r8
   63f9c:	mov	r3, r9
   63fa0:	bl	63e1c <fputs@plt+0x52a68>
   63fa4:	ldr	r0, [r4, #108]	; 0x6c
   63fa8:	mov	r2, r8
   63fac:	mov	r3, r9
   63fb0:	add	r0, r0, #1
   63fb4:	str	r0, [r4, #108]	; 0x6c
   63fb8:	mov	r0, r4
   63fbc:	ldr	r1, [r5, #16]
   63fc0:	bl	63e1c <fputs@plt+0x52a68>
   63fc4:	b	6405c <fputs@plt+0x52ca8>
   63fc8:	mov	r0, r4
   63fcc:	mov	r1, r5
   63fd0:	mov	r2, r8
   63fd4:	mov	r3, #0
   63fd8:	str	r9, [sp]
   63fdc:	bl	6677c <fputs@plt+0x553c8>
   63fe0:	b	64064 <fputs@plt+0x52cb0>
   63fe4:	cmp	r9, #0
   63fe8:	beq	64118 <fputs@plt+0x52d64>
   63fec:	mov	r0, r4
   63ff0:	mov	r1, r5
   63ff4:	mov	r2, r8
   63ff8:	mov	r3, r8
   63ffc:	bl	637ec <fputs@plt+0x52438>
   64000:	b	64064 <fputs@plt+0x52cb0>
   64004:	ldr	r1, [r5, #12]
   64008:	mov	r0, r4
   6400c:	mov	r2, r8
   64010:	mov	r3, r9
   64014:	bl	663ec <fputs@plt+0x55038>
   64018:	b	64064 <fputs@plt+0x52cb0>
   6401c:	mov	r0, r5
   64020:	bl	668b4 <fputs@plt+0x55500>
   64024:	cmp	r0, #0
   64028:	beq	64158 <fputs@plt+0x52da4>
   6402c:	mov	r0, #0
   64030:	mov	r1, #13
   64034:	mov	r2, #0
   64038:	str	r0, [sp]
   6403c:	mov	r0, r6
   64040:	mov	r3, r8
   64044:	bl	4a1bc <fputs@plt+0x38e08>
   64048:	b	64064 <fputs@plt+0x52cb0>
   6404c:	add	r6, r6, #32
   64050:	ldr	r1, [r6]
   64054:	sub	r1, r1, #1
   64058:	str	r1, [r0, #96]	; 0x60
   6405c:	mov	r0, r4
   64060:	bl	62b90 <fputs@plt+0x517dc>
   64064:	ldr	r0, [sp, #20]
   64068:	cmp	r0, #0
   6406c:	beq	640bc <fputs@plt+0x52d08>
   64070:	ldrb	r1, [r4, #19]
   64074:	cmp	r1, #7
   64078:	bhi	640bc <fputs@plt+0x52d08>
   6407c:	add	r2, r4, #130	; 0x82
   64080:	mov	r3, #0
   64084:	ldr	r7, [r2, #6]
   64088:	cmp	r7, r0
   6408c:	beq	640b4 <fputs@plt+0x52d00>
   64090:	add	r3, r3, #1
   64094:	add	r2, r2, #20
   64098:	cmp	r3, #10
   6409c:	bcc	64084 <fputs@plt+0x52cd0>
   640a0:	add	r2, r1, #1
   640a4:	add	r1, r4, r1, lsl #2
   640a8:	strb	r2, [r4, #19]
   640ac:	str	r0, [r1, #28]
   640b0:	b	640bc <fputs@plt+0x52d08>
   640b4:	mov	r0, #1
   640b8:	strb	r0, [r2]
   640bc:	ldr	r0, [sp, #16]
   640c0:	cmp	r0, #0
   640c4:	beq	63e48 <fputs@plt+0x52a94>
   640c8:	ldrb	r1, [r4, #19]
   640cc:	cmp	r1, #7
   640d0:	bhi	63e48 <fputs@plt+0x52a94>
   640d4:	add	r2, r4, #130	; 0x82
   640d8:	mov	r3, #0
   640dc:	ldr	r7, [r2, #6]
   640e0:	cmp	r7, r0
   640e4:	beq	6410c <fputs@plt+0x52d58>
   640e8:	add	r3, r3, #1
   640ec:	add	r2, r2, #20
   640f0:	cmp	r3, #10
   640f4:	bcc	640dc <fputs@plt+0x52d28>
   640f8:	add	r2, r1, #1
   640fc:	add	r1, r4, r1, lsl #2
   64100:	strb	r2, [r4, #19]
   64104:	str	r0, [r1, #28]
   64108:	b	63e48 <fputs@plt+0x52a94>
   6410c:	mov	r0, #1
   64110:	strb	r0, [r2]
   64114:	b	63e48 <fputs@plt+0x52a94>
   64118:	mov	r0, r6
   6411c:	bl	62b34 <fputs@plt+0x51780>
   64120:	mov	r7, r0
   64124:	mov	r0, r4
   64128:	mov	r1, r5
   6412c:	mov	r2, r8
   64130:	mov	r3, r7
   64134:	bl	637ec <fputs@plt+0x52438>
   64138:	ldr	r0, [r6, #24]
   6413c:	ldr	r1, [r0, #120]	; 0x78
   64140:	cmp	r1, #0
   64144:	beq	64194 <fputs@plt+0x52de0>
   64148:	ldr	r2, [r6, #32]!
   6414c:	mvn	r3, r7
   64150:	str	r2, [r1, r3, lsl #2]
   64154:	b	64198 <fputs@plt+0x52de4>
   64158:	mov	r0, r5
   6415c:	bl	668f8 <fputs@plt+0x55544>
   64160:	cmp	r0, #0
   64164:	bne	64064 <fputs@plt+0x52cb0>
   64168:	add	r2, sp, #20
   6416c:	mov	r0, r4
   64170:	mov	r1, r5
   64174:	bl	628d8 <fputs@plt+0x51524>
   64178:	cmp	r9, #0
   6417c:	mov	r2, r0
   64180:	mov	r0, r6
   64184:	mov	r1, #46	; 0x2e
   64188:	movwne	r9, #1
   6418c:	str	r9, [sp]
   64190:	b	64040 <fputs@plt+0x52c8c>
   64194:	add	r6, r6, #32
   64198:	ldr	r1, [r6]
   6419c:	sub	r1, r1, #1
   641a0:	str	r1, [r0, #96]	; 0x60
   641a4:	b	64064 <fputs@plt+0x52cb0>
   641a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   641ac:	add	fp, sp, #24
   641b0:	sub	sp, sp, #8
   641b4:	mov	r9, r3
   641b8:	mov	r6, r2
   641bc:	mov	r7, r1
   641c0:	mov	r5, r0
   641c4:	bl	60898 <fputs@plt+0x4f4e4>
   641c8:	ldr	r8, [fp, #8]
   641cc:	mov	r4, r0
   641d0:	cmp	r6, #2
   641d4:	bne	641ec <fputs@plt+0x52e38>
   641d8:	ldr	r0, [r5, #416]	; 0x1a0
   641dc:	mov	r1, #1
   641e0:	cmp	r0, #0
   641e4:	moveq	r0, r5
   641e8:	strb	r1, [r0, #21]
   641ec:	mov	r0, #0
   641f0:	mov	r1, #21
   641f4:	mov	r2, r7
   641f8:	mov	r3, r6
   641fc:	str	r0, [sp]
   64200:	mov	r0, r4
   64204:	bl	4a1bc <fputs@plt+0x38e08>
   64208:	mov	r1, r0
   6420c:	mov	r0, r4
   64210:	mov	r2, r9
   64214:	mov	r3, r8
   64218:	bl	1d530 <fputs@plt+0xc17c>
   6421c:	ldr	r0, [r4]
   64220:	ldrb	r0, [r0, #69]	; 0x45
   64224:	cmp	r0, #0
   64228:	bne	64244 <fputs@plt+0x52e90>
   6422c:	ldr	r2, [r4, #32]
   64230:	ldr	r1, [r4, #4]
   64234:	ldr	r0, [fp, #12]
   64238:	add	r2, r2, r2, lsl #2
   6423c:	add	r1, r1, r2, lsl #2
   64240:	strb	r0, [r1, #-17]	; 0xffffffef
   64244:	sub	sp, fp, #24
   64248:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6424c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64250:	add	fp, sp, #28
   64254:	sub	sp, sp, #12
   64258:	ldr	r4, [fp, #8]
   6425c:	mov	r8, r3
   64260:	mov	sl, r1
   64264:	mov	r9, r0
   64268:	cmp	r3, #0
   6426c:	blt	6427c <fputs@plt+0x52ec8>
   64270:	ldrsh	r0, [sl, #32]
   64274:	cmp	r0, r8
   64278:	bne	64294 <fputs@plt+0x52ee0>
   6427c:	mov	r0, #0
   64280:	mov	r1, #103	; 0x67
   64284:	mov	r3, r4
   64288:	str	r0, [sp]
   6428c:	mov	r0, r9
   64290:	b	64338 <fputs@plt+0x52f84>
   64294:	ldrb	r0, [sl, #42]	; 0x2a
   64298:	mov	r1, #153	; 0x99
   6429c:	mov	r3, r8
   642a0:	tst	r0, #16
   642a4:	movweq	r1, #47	; 0x2f
   642a8:	tst	r0, #32
   642ac:	beq	64330 <fputs@plt+0x52f7c>
   642b0:	ldr	r0, [sl, #8]
   642b4:	mov	ip, #0
   642b8:	b	642d0 <fputs@plt+0x52f1c>
   642bc:	ldrb	r3, [r0, #55]	; 0x37
   642c0:	and	r3, r3, #3
   642c4:	cmp	r3, #2
   642c8:	beq	642dc <fputs@plt+0x52f28>
   642cc:	ldr	r0, [r0, #20]
   642d0:	cmp	r0, #0
   642d4:	bne	642bc <fputs@plt+0x52f08>
   642d8:	b	642e0 <fputs@plt+0x52f2c>
   642dc:	mov	ip, r0
   642e0:	ldrh	lr, [ip, #52]	; 0x34
   642e4:	mvn	r3, #0
   642e8:	cmp	lr, #0
   642ec:	beq	64330 <fputs@plt+0x52f7c>
   642f0:	ldr	r7, [ip, #4]
   642f4:	str	r4, [sp, #8]
   642f8:	mov	r6, #0
   642fc:	uxth	r5, r8
   64300:	mov	r4, #0
   64304:	ldrh	r0, [r7]
   64308:	cmp	r0, r5
   6430c:	beq	64328 <fputs@plt+0x52f74>
   64310:	add	r4, r4, #1
   64314:	add	r7, r7, #2
   64318:	add	r6, r6, #65536	; 0x10000
   6431c:	cmp	r4, lr
   64320:	bcc	64304 <fputs@plt+0x52f50>
   64324:	b	6432c <fputs@plt+0x52f78>
   64328:	asr	r3, r6, #16
   6432c:	ldr	r4, [sp, #8]
   64330:	mov	r0, r9
   64334:	str	r4, [sp]
   64338:	bl	4a1bc <fputs@plt+0x38e08>
   6433c:	cmp	r8, #0
   64340:	sublt	sp, fp, #28
   64344:	poplt	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64348:	mov	r0, r9
   6434c:	mov	r1, sl
   64350:	mov	r2, r8
   64354:	mov	r3, r4
   64358:	sub	sp, fp, #28
   6435c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64360:	b	6443c <fputs@plt+0x53088>
   64364:	push	{r4, r5, r6, sl, fp, lr}
   64368:	add	fp, sp, #16
   6436c:	ldr	r5, [r0]
   64370:	ldrb	r5, [r5, #64]	; 0x40
   64374:	tst	r5, #2
   64378:	bne	64408 <fputs@plt+0x53054>
   6437c:	add	ip, r0, #124	; 0x7c
   64380:	mov	r5, #0
   64384:	ldr	r4, [ip, #12]
   64388:	cmp	r4, #0
   6438c:	beq	6440c <fputs@plt+0x53058>
   64390:	add	r5, r5, #1
   64394:	add	ip, ip, #20
   64398:	cmp	r5, #10
   6439c:	bcc	64384 <fputs@plt+0x52fd0>
   643a0:	add	lr, r0, #140	; 0x8c
   643a4:	mov	r4, #0
   643a8:	mvn	r5, #-2147483648	; 0x80000000
   643ac:	mvn	ip, #0
   643b0:	ldr	r6, [lr], #20
   643b4:	cmp	r6, r5
   643b8:	movlt	ip, r4
   643bc:	add	r4, r4, #1
   643c0:	movlt	r5, r6
   643c4:	cmp	r4, #10
   643c8:	bne	643b0 <fputs@plt+0x52ffc>
   643cc:	cmp	ip, #0
   643d0:	poplt	{r4, r5, r6, sl, fp, pc}
   643d4:	ldr	r5, [r0, #108]	; 0x6c
   643d8:	add	r6, ip, ip, lsl #2
   643dc:	add	r6, r0, r6, lsl #2
   643e0:	str	r1, [r6, #124]	; 0x7c
   643e4:	mov	r1, #0
   643e8:	strh	r2, [r6, #128]	; 0x80
   643ec:	str	r3, [r6, #136]	; 0x88
   643f0:	strb	r1, [r6, #130]	; 0x82
   643f4:	str	r5, [r6, #132]	; 0x84
   643f8:	ldr	r1, [r0, #112]	; 0x70
   643fc:	add	r2, r1, #1
   64400:	str	r2, [r0, #112]	; 0x70
   64404:	str	r1, [r6, #140]	; 0x8c
   64408:	pop	{r4, r5, r6, sl, fp, pc}
   6440c:	ldr	r5, [r0, #108]	; 0x6c
   64410:	str	r1, [ip]
   64414:	mov	r1, #0
   64418:	strh	r2, [ip, #4]
   6441c:	str	r3, [ip, #12]
   64420:	strb	r1, [ip, #6]
   64424:	str	r5, [ip, #8]
   64428:	ldr	r1, [r0, #112]	; 0x70
   6442c:	add	r2, r1, #1
   64430:	str	r2, [r0, #112]	; 0x70
   64434:	str	r1, [ip, #16]
   64438:	pop	{r4, r5, r6, sl, fp, pc}
   6443c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   64440:	add	fp, sp, #24
   64444:	sub	sp, sp, #8
   64448:	mov	r5, r0
   6444c:	ldr	r0, [r1, #12]
   64450:	cmp	r0, #0
   64454:	bne	644dc <fputs@plt+0x53128>
   64458:	mov	r0, #0
   6445c:	mov	r8, r3
   64460:	mov	r7, r1
   64464:	mov	r6, r2
   64468:	add	r4, sp, #4
   6446c:	str	r0, [sp, #4]
   64470:	ldr	r0, [r1, #4]
   64474:	add	r0, r0, r2, lsl #4
   64478:	ldrb	r3, [r0, #13]
   6447c:	ldr	r1, [r0, #4]
   64480:	ldr	r0, [r5]
   64484:	ldrb	r2, [r0, #66]	; 0x42
   64488:	str	r4, [sp]
   6448c:	bl	644e4 <fputs@plt+0x53130>
   64490:	ldr	r2, [sp, #4]
   64494:	cmp	r2, #0
   64498:	beq	644ac <fputs@plt+0x530f8>
   6449c:	mov	r0, r5
   644a0:	mvn	r1, #0
   644a4:	mvn	r3, #7
   644a8:	bl	1d530 <fputs@plt+0xc17c>
   644ac:	ldr	r0, [r7, #4]
   644b0:	add	r0, r0, r6, lsl #4
   644b4:	ldrb	r0, [r0, #13]
   644b8:	cmp	r0, #69	; 0x45
   644bc:	bne	644dc <fputs@plt+0x53128>
   644c0:	mov	r0, #0
   644c4:	mov	r1, #39	; 0x27
   644c8:	mov	r2, r8
   644cc:	mov	r3, #0
   644d0:	str	r0, [sp]
   644d4:	mov	r0, r5
   644d8:	bl	4a1bc <fputs@plt+0x38e08>
   644dc:	sub	sp, fp, #24
   644e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   644e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   644e8:	add	fp, sp, #28
   644ec:	sub	sp, sp, #20
   644f0:	mov	r6, r0
   644f4:	ldr	r0, [fp, #8]
   644f8:	mov	r7, #0
   644fc:	cmp	r1, #0
   64500:	str	r7, [sp, #16]
   64504:	beq	645a0 <fputs@plt+0x531ec>
   64508:	mov	r9, r3
   6450c:	mov	r8, r2
   64510:	mov	r5, r1
   64514:	b	6451c <fputs@plt+0x53168>
   64518:	ldr	r5, [r5, #12]
   6451c:	ldrb	sl, [r5]
   64520:	cmp	sl, #156	; 0x9c
   64524:	cmpne	sl, #159	; 0x9f
   64528:	beq	64518 <fputs@plt+0x53164>
   6452c:	cmp	sl, #157	; 0x9d
   64530:	ldrbeq	sl, [r5, #38]	; 0x26
   64534:	cmp	sl, #155	; 0x9b
   64538:	beq	645a8 <fputs@plt+0x531f4>
   6453c:	cmp	sl, #38	; 0x26
   64540:	bne	645d0 <fputs@plt+0x5321c>
   64544:	ldr	r0, [r5, #8]
   64548:	mov	r1, #0
   6454c:	bl	626c8 <fputs@plt+0x51314>
   64550:	ldr	r1, [r5, #12]
   64554:	ldr	r5, [fp, #8]
   64558:	mov	r4, r0
   6455c:	mov	r0, r6
   64560:	mov	r2, r8
   64564:	mov	r3, r4
   64568:	str	r5, [sp]
   6456c:	bl	644e4 <fputs@plt+0x53130>
   64570:	mov	r7, r0
   64574:	ldr	r0, [r5]
   64578:	cmp	r0, #0
   6457c:	beq	649cc <fputs@plt+0x53618>
   64580:	mov	r1, r4
   64584:	mov	r2, #1
   64588:	bl	3e874 <fputs@plt+0x2d4c0>
   6458c:	ldr	r0, [r5]
   64590:	mov	r1, r9
   64594:	mov	r2, #1
   64598:	bl	3e7e8 <fputs@plt+0x2d434>
   6459c:	b	649cc <fputs@plt+0x53618>
   645a0:	str	r7, [r0]
   645a4:	b	649cc <fputs@plt+0x53618>
   645a8:	ldr	r5, [r5, #12]
   645ac:	ldrb	sl, [r5]
   645b0:	and	r0, sl, #254	; 0xfe
   645b4:	cmp	r0, #132	; 0x84
   645b8:	bne	64670 <fputs@plt+0x532bc>
   645bc:	movw	r1, #629	; 0x275
   645c0:	mvn	r7, #0
   645c4:	mvn	r2, #0
   645c8:	movt	r1, #9
   645cc:	b	645e0 <fputs@plt+0x5322c>
   645d0:	movw	r1, #39819	; 0x9b8b
   645d4:	mov	r2, #0
   645d8:	mov	r7, #1
   645dc:	movt	r1, #8
   645e0:	mov	r4, #0
   645e4:	cmp	sl, #131	; 0x83
   645e8:	ble	64618 <fputs@plt+0x53264>
   645ec:	sub	r0, sl, #132	; 0x84
   645f0:	cmp	r0, #2
   645f4:	bcc	6464c <fputs@plt+0x53298>
   645f8:	cmp	sl, #134	; 0x86
   645fc:	beq	6478c <fputs@plt+0x533d8>
   64600:	cmp	sl, #155	; 0x9b
   64604:	ldr	sl, [fp, #8]
   64608:	mov	r7, #0
   6460c:	bne	649c8 <fputs@plt+0x53614>
   64610:	ldr	r5, [r5, #12]
   64614:	b	64674 <fputs@plt+0x532c0>
   64618:	cmp	sl, #97	; 0x61
   6461c:	beq	6464c <fputs@plt+0x53298>
   64620:	cmp	sl, #101	; 0x65
   64624:	ldr	sl, [fp, #8]
   64628:	mov	r7, #0
   6462c:	bne	649c8 <fputs@plt+0x53614>
   64630:	cmp	r6, #0
   64634:	beq	6480c <fputs@plt+0x53458>
   64638:	mov	r0, r6
   6463c:	mov	r2, #40	; 0x28
   64640:	mov	r3, #0
   64644:	bl	238bc <fputs@plt+0x12508>
   64648:	b	64818 <fputs@plt+0x53464>
   6464c:	cmp	r6, #0
   64650:	str	r1, [sp, #12]
   64654:	str	r2, [sp, #8]
   64658:	beq	646f4 <fputs@plt+0x53340>
   6465c:	mov	r0, r6
   64660:	mov	r2, #40	; 0x28
   64664:	mov	r3, #0
   64668:	bl	238bc <fputs@plt+0x12508>
   6466c:	b	64700 <fputs@plt+0x5334c>
   64670:	ldr	sl, [fp, #8]
   64674:	add	r0, sp, #16
   64678:	mov	r1, r5
   6467c:	mov	r2, r8
   64680:	mov	r3, r9
   64684:	str	r0, [sp]
   64688:	mov	r0, r6
   6468c:	bl	644e4 <fputs@plt+0x53130>
   64690:	ldr	r4, [sp, #16]
   64694:	mov	r7, #0
   64698:	cmp	r0, #0
   6469c:	bne	649c8 <fputs@plt+0x53614>
   646a0:	cmp	r4, #0
   646a4:	beq	649c8 <fputs@plt+0x53614>
   646a8:	mov	r0, r4
   646ac:	bl	40ccc <fputs@plt+0x2f918>
   646b0:	ldrh	r0, [r4, #8]
   646b4:	tst	r0, #8
   646b8:	bne	647dc <fputs@plt+0x53428>
   646bc:	ldr	r2, [r4]
   646c0:	ldr	r1, [r4, #4]
   646c4:	eor	r3, r1, #-2147483648	; 0x80000000
   646c8:	orrs	r3, r2, r3
   646cc:	bne	647ec <fputs@plt+0x53438>
   646d0:	movw	r1, #0
   646d4:	and	r0, r0, #15872	; 0x3e00
   646d8:	mov	r2, #0
   646dc:	movt	r1, #17376	; 0x43e0
   646e0:	orr	r0, r0, #8
   646e4:	str	r2, [r4]
   646e8:	str	r1, [r4, #4]
   646ec:	strh	r0, [r4, #8]
   646f0:	b	647f8 <fputs@plt+0x53444>
   646f4:	mov	r0, #40	; 0x28
   646f8:	mov	r1, #0
   646fc:	bl	142d0 <fputs@plt+0x2f1c>
   64700:	mov	r4, r0
   64704:	cmp	r0, #0
   64708:	beq	648f4 <fputs@plt+0x53540>
   6470c:	vmov.i32	q8, #0	; 0x00000000
   64710:	mov	r0, #36	; 0x24
   64714:	mov	r1, r4
   64718:	str	r6, [r4, #32]
   6471c:	vst1.8	{d16-d17}, [r1], r0
   64720:	mov	r0, #0
   64724:	str	r0, [r1]
   64728:	add	r0, r4, #16
   6472c:	vst1.8	{d16-d17}, [r0]
   64730:	mov	r0, #1
   64734:	strh	r0, [r4, #8]
   64738:	str	r4, [sp, #16]
   6473c:	ldrb	r0, [r5, #5]
   64740:	tst	r0, #4
   64744:	bne	647a8 <fputs@plt+0x533f4>
   64748:	ldr	r3, [r5, #8]
   6474c:	ldr	r2, [sp, #12]
   64750:	movw	r1, #624	; 0x270
   64754:	mov	r0, r6
   64758:	movt	r1, #9
   6475c:	bl	1d380 <fputs@plt+0xbfcc>
   64760:	cmp	r0, #0
   64764:	beq	648f8 <fputs@plt+0x53544>
   64768:	mov	r1, r0
   6476c:	movw	r0, #17508	; 0x4464
   64770:	mvn	r2, #0
   64774:	mov	r3, #1
   64778:	movt	r0, #1
   6477c:	str	r0, [sp]
   64780:	mov	r0, r4
   64784:	bl	1a2f4 <fputs@plt+0x8f40>
   64788:	b	64958 <fputs@plt+0x535a4>
   6478c:	cmp	r6, #0
   64790:	beq	64858 <fputs@plt+0x534a4>
   64794:	mov	r0, r6
   64798:	mov	r2, #40	; 0x28
   6479c:	mov	r3, #0
   647a0:	bl	238bc <fputs@plt+0x12508>
   647a4:	b	64864 <fputs@plt+0x534b0>
   647a8:	ldr	r0, [r5, #8]
   647ac:	umull	r2, r1, r7, r0
   647b0:	asr	r3, r0, #31
   647b4:	mla	r1, r7, r3, r1
   647b8:	ldr	r3, [sp, #8]
   647bc:	mla	r3, r3, r0, r1
   647c0:	ldrh	r0, [r4, #8]
   647c4:	movw	r1, #9312	; 0x2460
   647c8:	tst	r0, r1
   647cc:	beq	6494c <fputs@plt+0x53598>
   647d0:	mov	r0, r4
   647d4:	bl	34d9c <fputs@plt+0x239e8>
   647d8:	b	64958 <fputs@plt+0x535a4>
   647dc:	vldr	d16, [r4]
   647e0:	vneg.f64	d16, d16
   647e4:	vstr	d16, [r4]
   647e8:	b	647f8 <fputs@plt+0x53444>
   647ec:	rsbs	r0, r2, #0
   647f0:	rsc	r1, r1, #0
   647f4:	strd	r0, [r4]
   647f8:	mov	r0, r4
   647fc:	mov	r1, r9
   64800:	mov	r2, r8
   64804:	bl	3e7e8 <fputs@plt+0x2d434>
   64808:	b	649c8 <fputs@plt+0x53614>
   6480c:	mov	r0, #40	; 0x28
   64810:	mov	r1, #0
   64814:	bl	142d0 <fputs@plt+0x2f1c>
   64818:	mov	r4, r0
   6481c:	cmp	r0, #0
   64820:	beq	648f4 <fputs@plt+0x53540>
   64824:	vmov.i32	q8, #0	; 0x00000000
   64828:	mov	r0, #36	; 0x24
   6482c:	mov	r1, r4
   64830:	str	r6, [r4, #32]
   64834:	mov	r7, #0
   64838:	vst1.8	{d16-d17}, [r1], r0
   6483c:	add	r0, r4, #16
   64840:	vst1.8	{d16-d17}, [r0]
   64844:	mov	r0, #1
   64848:	str	r7, [r1]
   6484c:	strh	r0, [r4, #8]
   64850:	str	r4, [sp, #16]
   64854:	b	649c8 <fputs@plt+0x53614>
   64858:	mov	r0, #40	; 0x28
   6485c:	mov	r1, #0
   64860:	bl	142d0 <fputs@plt+0x2f1c>
   64864:	ldr	sl, [fp, #8]
   64868:	mov	r4, r0
   6486c:	cmp	r0, #0
   64870:	beq	648f4 <fputs@plt+0x53540>
   64874:	vmov.i32	q8, #0	; 0x00000000
   64878:	mov	r0, #36	; 0x24
   6487c:	mov	r1, r4
   64880:	str	r6, [r4, #32]
   64884:	mov	r7, #0
   64888:	vst1.8	{d16-d17}, [r1], r0
   6488c:	add	r0, r4, #16
   64890:	vst1.8	{d16-d17}, [r0]
   64894:	mov	r0, #1
   64898:	str	r7, [r1]
   6489c:	strh	r0, [r4, #8]
   648a0:	str	r4, [sp, #16]
   648a4:	ldr	r0, [r5, #8]
   648a8:	add	r5, r0, #2
   648ac:	mov	r0, r5
   648b0:	bl	111f8 <strlen@plt>
   648b4:	bic	r0, r0, #-1073741824	; 0xc0000000
   648b8:	mov	r1, r5
   648bc:	sub	r8, r0, #1
   648c0:	mov	r0, r6
   648c4:	mov	r2, r8
   648c8:	bl	62638 <fputs@plt+0x51284>
   648cc:	mov	r1, r0
   648d0:	movw	r0, #17508	; 0x4464
   648d4:	mov	r3, #0
   648d8:	movt	r0, #1
   648dc:	str	r0, [sp]
   648e0:	add	r0, r8, r8, lsr #31
   648e4:	asr	r2, r0, #1
   648e8:	mov	r0, r4
   648ec:	bl	1a2f4 <fputs@plt+0x8f40>
   648f0:	b	649c8 <fputs@plt+0x53614>
   648f4:	str	r4, [sp, #16]
   648f8:	ldrb	r0, [r6, #69]	; 0x45
   648fc:	cmp	r0, #0
   64900:	bne	64930 <fputs@plt+0x5357c>
   64904:	ldrb	r0, [r6, #70]	; 0x46
   64908:	cmp	r0, #0
   6490c:	bne	64930 <fputs@plt+0x5357c>
   64910:	mov	r0, #1
   64914:	strb	r0, [r6, #69]	; 0x45
   64918:	ldr	r1, [r6, #164]	; 0xa4
   6491c:	cmp	r1, #1
   64920:	strge	r0, [r6, #248]	; 0xf8
   64924:	ldr	r0, [r6, #256]	; 0x100
   64928:	add	r0, r0, #1
   6492c:	str	r0, [r6, #256]	; 0x100
   64930:	mov	r0, r6
   64934:	mov	r1, #0
   64938:	bl	13ce4 <fputs@plt+0x2930>
   6493c:	mov	r0, r4
   64940:	bl	1a0f4 <fputs@plt+0x8d40>
   64944:	mov	r7, #7
   64948:	b	649cc <fputs@plt+0x53618>
   6494c:	mov	r0, #4
   64950:	strh	r0, [r4, #8]
   64954:	strd	r2, [r4]
   64958:	cmp	r9, #65	; 0x41
   6495c:	orreq	r0, sl, #1
   64960:	cmpeq	r0, #133	; 0x85
   64964:	beq	64974 <fputs@plt+0x535c0>
   64968:	mov	r0, r4
   6496c:	mov	r1, r9
   64970:	b	6497c <fputs@plt+0x535c8>
   64974:	mov	r0, r4
   64978:	mov	r1, #67	; 0x43
   6497c:	mov	r2, #1
   64980:	bl	3e7e8 <fputs@plt+0x2d434>
   64984:	ldrh	r0, [r4, #8]
   64988:	ldr	sl, [fp, #8]
   6498c:	mov	r7, #0
   64990:	tst	r0, #12
   64994:	movwne	r1, #65533	; 0xfffd
   64998:	andne	r0, r0, r1
   6499c:	strhne	r0, [r4, #8]
   649a0:	cmp	r8, #1
   649a4:	beq	649c8 <fputs@plt+0x53614>
   649a8:	ands	r0, r0, #2
   649ac:	ldrbne	r0, [r4, #10]
   649b0:	cmpne	r0, r8
   649b4:	beq	649c8 <fputs@plt+0x53614>
   649b8:	mov	r0, r4
   649bc:	mov	r1, r8
   649c0:	bl	33e5c <fputs@plt+0x22aa8>
   649c4:	mov	r7, r0
   649c8:	str	r4, [sl]
   649cc:	mov	r0, r7
   649d0:	sub	sp, fp, #28
   649d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   649d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   649dc:	add	fp, sp, #28
   649e0:	sub	sp, sp, #4
   649e4:	mov	r4, r0
   649e8:	ldr	r0, [r0]
   649ec:	mov	r6, r3
   649f0:	mov	r8, r2
   649f4:	mov	r2, #8
   649f8:	mov	r3, #0
   649fc:	mov	r9, r1
   64a00:	mov	sl, #0
   64a04:	bl	238bc <fputs@plt+0x12508>
   64a08:	cmp	r0, #0
   64a0c:	mov	r7, r0
   64a10:	ldr	r5, [fp, #8]
   64a14:	mov	r2, #0
   64a18:	mov	r3, r8
   64a1c:	ldrne	r0, [r6]
   64a20:	ldrne	r1, [r6, #4]
   64a24:	strne	r1, [r7, #4]
   64a28:	strne	r0, [r7]
   64a2c:	mov	r0, r4
   64a30:	mov	r1, r9
   64a34:	str	sl, [sp]
   64a38:	bl	4a1bc <fputs@plt+0x38e08>
   64a3c:	mov	r1, r0
   64a40:	mov	r0, r4
   64a44:	mov	r2, r7
   64a48:	mov	r3, r5
   64a4c:	sub	sp, fp, #28
   64a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64a54:	b	1d530 <fputs@plt+0xc17c>
   64a58:	push	{fp, lr}
   64a5c:	mov	fp, sp
   64a60:	sub	sp, sp, #32
   64a64:	mov	r1, r0
   64a68:	vmov.i32	q8, #0	; 0x00000000
   64a6c:	mov	r0, #24
   64a70:	mov	r2, sp
   64a74:	vst1.64	{d16-d17}, [r2], r0
   64a78:	mov	r0, #0
   64a7c:	cmp	r1, #0
   64a80:	str	r0, [r2]
   64a84:	movw	r2, #19748	; 0x4d24
   64a88:	str	r0, [sp, #20]
   64a8c:	str	r0, [sp, #16]
   64a90:	mov	r0, #2
   64a94:	movt	r2, #6
   64a98:	strb	r0, [sp, #20]
   64a9c:	str	r2, [sp, #4]
   64aa0:	movw	r2, #19920	; 0x4dd0
   64aa4:	movt	r2, #6
   64aa8:	str	r2, [sp, #8]
   64aac:	beq	64abc <fputs@plt+0x53708>
   64ab0:	mov	r0, sp
   64ab4:	bl	64de0 <fputs@plt+0x53a2c>
   64ab8:	ldrb	r0, [sp, #20]
   64abc:	mov	sp, fp
   64ac0:	pop	{fp, pc}
   64ac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64ac8:	add	fp, sp, #28
   64acc:	sub	sp, sp, #4
   64ad0:	mov	r6, r1
   64ad4:	cmp	r0, #0
   64ad8:	mov	r5, r0
   64adc:	cmpne	r6, #0
   64ae0:	bne	64af0 <fputs@plt+0x5373c>
   64ae4:	subs	r7, r6, r5
   64ae8:	movwne	r7, #2
   64aec:	b	64c38 <fputs@plt+0x53884>
   64af0:	ldr	r4, [r5, #4]
   64af4:	ldr	r8, [r6, #4]
   64af8:	orr	sl, r8, r4
   64afc:	tst	sl, #1024	; 0x400
   64b00:	bne	64bc4 <fputs@plt+0x53810>
   64b04:	ldrb	r9, [r6]
   64b08:	ldrb	r3, [r5]
   64b0c:	cmp	r3, r9
   64b10:	bne	64be8 <fputs@plt+0x53834>
   64b14:	orr	r0, r3, #2
   64b18:	cmp	r0, #154	; 0x9a
   64b1c:	bne	64c44 <fputs@plt+0x53890>
   64b20:	eor	r0, r8, r4
   64b24:	mov	r7, #2
   64b28:	tst	r0, #16
   64b2c:	bne	64c38 <fputs@plt+0x53884>
   64b30:	tst	sl, #16384	; 0x4000
   64b34:	bne	64bbc <fputs@plt+0x53808>
   64b38:	tst	sl, #2048	; 0x800
   64b3c:	bne	64c38 <fputs@plt+0x53884>
   64b40:	ldr	r1, [r6, #12]
   64b44:	ldr	r0, [r5, #12]
   64b48:	mov	r8, r3
   64b4c:	mov	r4, r2
   64b50:	bl	64ac4 <fputs@plt+0x53710>
   64b54:	cmp	r0, #0
   64b58:	bne	64c38 <fputs@plt+0x53884>
   64b5c:	ldr	r1, [r6, #16]
   64b60:	ldr	r0, [r5, #16]
   64b64:	mov	r2, r4
   64b68:	bl	64ac4 <fputs@plt+0x53710>
   64b6c:	cmp	r0, #0
   64b70:	bne	64c38 <fputs@plt+0x53884>
   64b74:	ldr	r1, [r6, #20]
   64b78:	ldr	r0, [r5, #20]
   64b7c:	mov	r2, r4
   64b80:	bl	650cc <fputs@plt+0x53d18>
   64b84:	cmp	r0, #0
   64b88:	bne	64c38 <fputs@plt+0x53884>
   64b8c:	tst	sl, #8192	; 0x2000
   64b90:	bne	64bbc <fputs@plt+0x53808>
   64b94:	cmp	r8, #97	; 0x61
   64b98:	beq	64bbc <fputs@plt+0x53808>
   64b9c:	ldrh	r0, [r6, #32]
   64ba0:	ldrh	r1, [r5, #32]
   64ba4:	cmp	r1, r0
   64ba8:	bne	64c38 <fputs@plt+0x53884>
   64bac:	ldr	r0, [r6, #28]
   64bb0:	ldr	r1, [r5, #28]
   64bb4:	cmp	r1, r0
   64bb8:	bne	64ca4 <fputs@plt+0x538f0>
   64bbc:	mov	r7, #0
   64bc0:	b	64c38 <fputs@plt+0x53884>
   64bc4:	and	r0, r4, r8
   64bc8:	tst	r0, #1024	; 0x400
   64bcc:	beq	64c34 <fputs@plt+0x53880>
   64bd0:	ldr	r0, [r6, #8]
   64bd4:	ldr	r1, [r5, #8]
   64bd8:	mov	r7, #0
   64bdc:	cmp	r1, r0
   64be0:	bne	64c34 <fputs@plt+0x53880>
   64be4:	b	64c38 <fputs@plt+0x53884>
   64be8:	cmp	r3, #95	; 0x5f
   64bec:	bne	64c10 <fputs@plt+0x5385c>
   64bf0:	ldr	r0, [r5, #12]
   64bf4:	mov	r1, r6
   64bf8:	mov	r4, r2
   64bfc:	bl	64ac4 <fputs@plt+0x53710>
   64c00:	mov	r2, r4
   64c04:	mov	r7, #1
   64c08:	cmp	r0, #2
   64c0c:	blt	64c38 <fputs@plt+0x53884>
   64c10:	cmp	r9, #95	; 0x5f
   64c14:	bne	64c34 <fputs@plt+0x53880>
   64c18:	ldr	r1, [r6, #12]
   64c1c:	mov	r0, r5
   64c20:	bl	64ac4 <fputs@plt+0x53710>
   64c24:	mov	r7, #1
   64c28:	cmp	r0, #2
   64c2c:	movge	r7, #2
   64c30:	b	64c38 <fputs@plt+0x53884>
   64c34:	mov	r7, #2
   64c38:	mov	r0, r7
   64c3c:	sub	sp, fp, #28
   64c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64c44:	ldr	r0, [r5, #8]
   64c48:	cmp	r0, #0
   64c4c:	beq	64b20 <fputs@plt+0x5376c>
   64c50:	ldr	r1, [r6, #8]
   64c54:	mov	r9, r3
   64c58:	cmp	r3, #151	; 0x97
   64c5c:	str	r2, [sp]
   64c60:	bne	64c80 <fputs@plt+0x538cc>
   64c64:	bl	15fac <fputs@plt+0x4bf8>
   64c68:	ldr	r2, [sp]
   64c6c:	mov	r7, #2
   64c70:	cmp	r0, #0
   64c74:	mov	r3, r9
   64c78:	bne	64c38 <fputs@plt+0x53884>
   64c7c:	b	64b20 <fputs@plt+0x5376c>
   64c80:	bl	11390 <strcmp@plt>
   64c84:	ldr	r2, [sp]
   64c88:	cmp	r0, #0
   64c8c:	mov	r3, r9
   64c90:	beq	64b20 <fputs@plt+0x5376c>
   64c94:	mov	r7, #2
   64c98:	cmp	r3, #95	; 0x5f
   64c9c:	movweq	r7, #1
   64ca0:	b	64c38 <fputs@plt+0x53884>
   64ca4:	cmp	r1, r4
   64ca8:	bne	64c38 <fputs@plt+0x53884>
   64cac:	cmn	r0, #1
   64cb0:	movle	r7, #0
   64cb4:	b	64c38 <fputs@plt+0x53884>
   64cb8:	push	{r4, r5, r6, r7, fp, lr}
   64cbc:	add	fp, sp, #16
   64cc0:	mov	r4, r0
   64cc4:	ldr	r0, [r0]
   64cc8:	mov	r5, r3
   64ccc:	mov	r6, r2
   64cd0:	mov	r2, #0
   64cd4:	mov	r3, #0
   64cd8:	ldr	r7, [r4, #324]	; 0x144
   64cdc:	bl	65170 <fputs@plt+0x53dbc>
   64ce0:	mov	r2, r0
   64ce4:	mov	r0, r4
   64ce8:	mov	r1, r7
   64cec:	bl	57890 <fputs@plt+0x464dc>
   64cf0:	cmp	r0, #0
   64cf4:	beq	64d1c <fputs@plt+0x53968>
   64cf8:	ldm	r0, {r1, r2}
   64cfc:	and	r3, r5, #1
   64d00:	add	r1, r1, r1, lsl #2
   64d04:	add	r1, r2, r1, lsl #2
   64d08:	str	r6, [r1, #-4]
   64d0c:	ldrb	r2, [r1, #-7]
   64d10:	and	r2, r2, #251	; 0xfb
   64d14:	orr	r2, r2, r3, lsl #2
   64d18:	strb	r2, [r1, #-7]
   64d1c:	str	r0, [r4, #324]	; 0x144
   64d20:	pop	{r4, r5, r6, r7, fp, pc}
   64d24:	ldrb	r3, [r0, #20]
   64d28:	mov	ip, r0
   64d2c:	cmp	r3, #2
   64d30:	bne	64d40 <fputs@plt+0x5398c>
   64d34:	ldrb	r0, [r1, #4]
   64d38:	tst	r0, #1
   64d3c:	bne	64dc0 <fputs@plt+0x53a0c>
   64d40:	ldrb	r2, [r1]
   64d44:	mov	r0, #0
   64d48:	cmp	r2, #151	; 0x97
   64d4c:	bgt	64d80 <fputs@plt+0x539cc>
   64d50:	cmp	r2, #27
   64d54:	beq	64d8c <fputs@plt+0x539d8>
   64d58:	cmp	r2, #135	; 0x87
   64d5c:	beq	64da8 <fputs@plt+0x539f4>
   64d60:	cmp	r2, #151	; 0x97
   64d64:	bne	64d7c <fputs@plt+0x539c8>
   64d68:	cmp	r3, #3
   64d6c:	bhi	64d7c <fputs@plt+0x539c8>
   64d70:	ldrb	r1, [r1, #6]
   64d74:	tst	r1, #8
   64d78:	beq	64dc0 <fputs@plt+0x53a0c>
   64d7c:	bx	lr
   64d80:	sub	r2, r2, #152	; 0x98
   64d84:	cmp	r2, #3
   64d88:	bxcs	lr
   64d8c:	cmp	r3, #3
   64d90:	bne	64dc0 <fputs@plt+0x53a0c>
   64d94:	ldr	r2, [ip, #24]
   64d98:	ldr	r1, [r1, #28]
   64d9c:	cmp	r1, r2
   64da0:	beq	64d7c <fputs@plt+0x539c8>
   64da4:	b	64dc0 <fputs@plt+0x53a0c>
   64da8:	cmp	r3, #4
   64dac:	beq	64dc0 <fputs@plt+0x53a0c>
   64db0:	cmp	r3, #5
   64db4:	moveq	r2, #101	; 0x65
   64db8:	strbeq	r2, [r1]
   64dbc:	bx	lr
   64dc0:	mov	r0, #0
   64dc4:	strb	r0, [ip, #20]
   64dc8:	mov	r0, #2
   64dcc:	bx	lr
   64dd0:	mov	r1, #0
   64dd4:	strb	r1, [r0, #20]
   64dd8:	mov	r0, #2
   64ddc:	bx	lr
   64de0:	push	{r4, r5, r6, sl, fp, lr}
   64de4:	add	fp, sp, #16
   64de8:	ldr	r2, [r0, #4]
   64dec:	mov	r6, r1
   64df0:	mov	r5, r0
   64df4:	blx	r2
   64df8:	mov	r4, r0
   64dfc:	cmp	r0, #0
   64e00:	bne	64e38 <fputs@plt+0x53a84>
   64e04:	ldrb	r0, [r6, #5]
   64e08:	tst	r0, #64	; 0x40
   64e0c:	bne	64e38 <fputs@plt+0x53a84>
   64e10:	ldr	r1, [r6, #12]
   64e14:	cmp	r1, #0
   64e18:	beq	64e40 <fputs@plt+0x53a8c>
   64e1c:	mov	r0, r5
   64e20:	bl	64de0 <fputs@plt+0x53a2c>
   64e24:	mov	r1, r0
   64e28:	mov	r0, #2
   64e2c:	cmp	r1, #0
   64e30:	beq	64e40 <fputs@plt+0x53a8c>
   64e34:	pop	{r4, r5, r6, sl, fp, pc}
   64e38:	and	r0, r4, #2
   64e3c:	pop	{r4, r5, r6, sl, fp, pc}
   64e40:	ldr	r1, [r6, #16]
   64e44:	cmp	r1, #0
   64e48:	beq	64e64 <fputs@plt+0x53ab0>
   64e4c:	mov	r0, r5
   64e50:	bl	64de0 <fputs@plt+0x53a2c>
   64e54:	mov	r1, r0
   64e58:	mov	r0, #2
   64e5c:	cmp	r1, #0
   64e60:	popne	{r4, r5, r6, sl, fp, pc}
   64e64:	ldrb	r0, [r6, #5]
   64e68:	tst	r0, #8
   64e6c:	bne	64e80 <fputs@plt+0x53acc>
   64e70:	ldr	r1, [r6, #20]
   64e74:	mov	r0, r5
   64e78:	bl	65064 <fputs@plt+0x53cb0>
   64e7c:	b	64e8c <fputs@plt+0x53ad8>
   64e80:	ldr	r1, [r6, #20]
   64e84:	mov	r0, r5
   64e88:	bl	64ea0 <fputs@plt+0x53aec>
   64e8c:	mov	r1, r0
   64e90:	mov	r0, #2
   64e94:	cmp	r1, #0
   64e98:	andeq	r0, r4, #2
   64e9c:	pop	{r4, r5, r6, sl, fp, pc}
   64ea0:	push	{r4, r5, r6, r7, fp, lr}
   64ea4:	add	fp, sp, #16
   64ea8:	mov	r4, r0
   64eac:	mov	r0, #0
   64eb0:	cmp	r1, #0
   64eb4:	beq	65060 <fputs@plt+0x53cac>
   64eb8:	ldr	r2, [r4, #8]
   64ebc:	mov	r5, r1
   64ec0:	cmp	r2, #0
   64ec4:	bne	64ed4 <fputs@plt+0x53b20>
   64ec8:	ldr	r1, [r4, #12]
   64ecc:	cmp	r1, #0
   64ed0:	popeq	{r4, r5, r6, r7, fp, pc}
   64ed4:	ldr	r0, [r4, #16]
   64ed8:	add	r0, r0, #1
   64edc:	str	r0, [r4, #16]
   64ee0:	b	65008 <fputs@plt+0x53c54>
   64ee4:	ldr	r1, [r5, #32]
   64ee8:	cmp	r1, #0
   64eec:	beq	64f00 <fputs@plt+0x53b4c>
   64ef0:	mov	r0, r4
   64ef4:	bl	64de0 <fputs@plt+0x53a2c>
   64ef8:	cmp	r0, #0
   64efc:	bne	65038 <fputs@plt+0x53c84>
   64f00:	ldr	r1, [r5, #36]	; 0x24
   64f04:	mov	r0, r4
   64f08:	bl	65064 <fputs@plt+0x53cb0>
   64f0c:	cmp	r0, #0
   64f10:	bne	65038 <fputs@plt+0x53c84>
   64f14:	ldr	r1, [r5, #40]	; 0x28
   64f18:	cmp	r1, #0
   64f1c:	beq	64f30 <fputs@plt+0x53b7c>
   64f20:	mov	r0, r4
   64f24:	bl	64de0 <fputs@plt+0x53a2c>
   64f28:	cmp	r0, #0
   64f2c:	bne	65038 <fputs@plt+0x53c84>
   64f30:	ldr	r1, [r5, #44]	; 0x2c
   64f34:	mov	r0, r4
   64f38:	bl	65064 <fputs@plt+0x53cb0>
   64f3c:	cmp	r0, #0
   64f40:	bne	65038 <fputs@plt+0x53c84>
   64f44:	ldr	r1, [r5, #56]	; 0x38
   64f48:	cmp	r1, #0
   64f4c:	beq	64f60 <fputs@plt+0x53bac>
   64f50:	mov	r0, r4
   64f54:	bl	64de0 <fputs@plt+0x53a2c>
   64f58:	cmp	r0, #0
   64f5c:	bne	65038 <fputs@plt+0x53c84>
   64f60:	ldr	r1, [r5, #60]	; 0x3c
   64f64:	cmp	r1, #0
   64f68:	beq	64f7c <fputs@plt+0x53bc8>
   64f6c:	mov	r0, r4
   64f70:	bl	64de0 <fputs@plt+0x53a2c>
   64f74:	cmp	r0, #0
   64f78:	bne	65038 <fputs@plt+0x53c84>
   64f7c:	ldr	r0, [r5, #28]
   64f80:	cmp	r0, #0
   64f84:	beq	64fe0 <fputs@plt+0x53c2c>
   64f88:	ldr	r1, [r0]
   64f8c:	cmp	r1, #1
   64f90:	blt	64fe0 <fputs@plt+0x53c2c>
   64f94:	add	r6, r1, #1
   64f98:	add	r7, r0, #45	; 0x2d
   64f9c:	ldr	r1, [r7, #-17]	; 0xffffffef
   64fa0:	mov	r0, r4
   64fa4:	bl	64ea0 <fputs@plt+0x53aec>
   64fa8:	cmp	r0, #0
   64fac:	bne	65038 <fputs@plt+0x53c84>
   64fb0:	ldrb	r0, [r7]
   64fb4:	tst	r0, #4
   64fb8:	beq	64fd0 <fputs@plt+0x53c1c>
   64fbc:	ldr	r1, [r7, #27]
   64fc0:	mov	r0, r4
   64fc4:	bl	65064 <fputs@plt+0x53cb0>
   64fc8:	cmp	r0, #0
   64fcc:	bne	65038 <fputs@plt+0x53c84>
   64fd0:	sub	r6, r6, #1
   64fd4:	add	r7, r7, #72	; 0x48
   64fd8:	cmp	r6, #1
   64fdc:	bgt	64f9c <fputs@plt+0x53be8>
   64fe0:	ldr	r2, [r4, #12]
   64fe4:	cmp	r2, #0
   64fe8:	beq	64ff8 <fputs@plt+0x53c44>
   64fec:	mov	r0, r4
   64ff0:	mov	r1, r5
   64ff4:	blx	r2
   64ff8:	ldr	r5, [r5, #48]	; 0x30
   64ffc:	cmp	r5, #0
   65000:	beq	6504c <fputs@plt+0x53c98>
   65004:	ldr	r2, [r4, #8]
   65008:	cmp	r2, #0
   6500c:	beq	65024 <fputs@plt+0x53c70>
   65010:	mov	r0, r4
   65014:	mov	r1, r5
   65018:	blx	r2
   6501c:	cmp	r0, #0
   65020:	bne	65050 <fputs@plt+0x53c9c>
   65024:	ldr	r1, [r5]
   65028:	mov	r0, r4
   6502c:	bl	65064 <fputs@plt+0x53cb0>
   65030:	cmp	r0, #0
   65034:	beq	64ee4 <fputs@plt+0x53b30>
   65038:	ldr	r0, [r4, #16]
   6503c:	sub	r0, r0, #1
   65040:	str	r0, [r4, #16]
   65044:	mov	r0, #2
   65048:	pop	{r4, r5, r6, r7, fp, pc}
   6504c:	mov	r0, #0
   65050:	ldr	r1, [r4, #16]
   65054:	and	r0, r0, #2
   65058:	sub	r1, r1, #1
   6505c:	str	r1, [r4, #16]
   65060:	pop	{r4, r5, r6, r7, fp, pc}
   65064:	push	{r4, r5, r6, r7, fp, lr}
   65068:	add	fp, sp, #16
   6506c:	mov	r4, #0
   65070:	cmp	r1, #0
   65074:	beq	650c4 <fputs@plt+0x53d10>
   65078:	mov	r5, r0
   6507c:	ldr	r0, [r1]
   65080:	cmp	r0, #1
   65084:	blt	650c4 <fputs@plt+0x53d10>
   65088:	ldr	r7, [r1, #4]
   6508c:	add	r6, r0, #1
   65090:	ldr	r1, [r7]
   65094:	cmp	r1, #0
   65098:	beq	650ac <fputs@plt+0x53cf8>
   6509c:	mov	r0, r5
   650a0:	bl	64de0 <fputs@plt+0x53a2c>
   650a4:	cmp	r0, #0
   650a8:	bne	650c0 <fputs@plt+0x53d0c>
   650ac:	sub	r6, r6, #1
   650b0:	add	r7, r7, #20
   650b4:	cmp	r6, #1
   650b8:	bgt	65090 <fputs@plt+0x53cdc>
   650bc:	b	650c4 <fputs@plt+0x53d10>
   650c0:	mov	r4, #2
   650c4:	mov	r0, r4
   650c8:	pop	{r4, r5, r6, r7, fp, pc}
   650cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   650d0:	add	fp, sp, #24
   650d4:	mov	r4, r2
   650d8:	mov	r2, r0
   650dc:	orrs	r0, r0, r1
   650e0:	mov	r0, #0
   650e4:	beq	650f8 <fputs@plt+0x53d44>
   650e8:	cmp	r2, #0
   650ec:	cmpne	r1, #0
   650f0:	bne	650fc <fputs@plt+0x53d48>
   650f4:	mov	r0, #1
   650f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   650fc:	ldr	r8, [r2]
   65100:	ldr	r3, [r1]
   65104:	cmp	r8, r3
   65108:	bne	650f4 <fputs@plt+0x53d40>
   6510c:	cmp	r8, #1
   65110:	blt	650f8 <fputs@plt+0x53d44>
   65114:	ldr	r0, [r1, #4]
   65118:	mov	r5, #0
   6511c:	add	r6, r0, #12
   65120:	ldr	r0, [r2, #4]
   65124:	add	r7, r0, #12
   65128:	b	6515c <fputs@plt+0x53da8>
   6512c:	ldr	r0, [r7, #-12]
   65130:	ldr	r1, [r6, #-12]
   65134:	mov	r2, r4
   65138:	bl	64ac4 <fputs@plt+0x53710>
   6513c:	cmp	r0, #0
   65140:	bne	650f4 <fputs@plt+0x53d40>
   65144:	add	r5, r5, #1
   65148:	add	r6, r6, #20
   6514c:	add	r7, r7, #20
   65150:	mov	r0, #0
   65154:	cmp	r5, r8
   65158:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   6515c:	ldrb	r0, [r6]
   65160:	ldrb	r1, [r7]
   65164:	cmp	r1, r0
   65168:	beq	6512c <fputs@plt+0x53d78>
   6516c:	b	650f4 <fputs@plt+0x53d40>
   65170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65174:	add	fp, sp, #28
   65178:	sub	sp, sp, #28
   6517c:	cmp	r1, #0
   65180:	beq	651a8 <fputs@plt+0x53df4>
   65184:	mov	r5, r3
   65188:	mov	r6, r2
   6518c:	mov	r7, r1
   65190:	mov	r8, r0
   65194:	cmp	r3, #0
   65198:	beq	651b0 <fputs@plt+0x53dfc>
   6519c:	ldr	r4, [r5]
   651a0:	mov	r0, #32768	; 0x8000
   651a4:	b	651d4 <fputs@plt+0x53e20>
   651a8:	mov	r4, #0
   651ac:	b	653e8 <fputs@plt+0x54034>
   651b0:	mov	r0, r7
   651b4:	mov	r1, r6
   651b8:	bl	653f4 <fputs@plt+0x54040>
   651bc:	mov	r2, r0
   651c0:	asr	r3, r0, #31
   651c4:	mov	r0, r8
   651c8:	bl	238bc <fputs@plt+0x12508>
   651cc:	mov	r4, r0
   651d0:	mov	r0, #0
   651d4:	cmp	r4, #0
   651d8:	str	r4, [sp, #24]
   651dc:	beq	653e8 <fputs@plt+0x54034>
   651e0:	ands	r1, r6, #1
   651e4:	mov	sl, #48	; 0x30
   651e8:	str	r0, [sp, #16]
   651ec:	str	r5, [sp, #12]
   651f0:	str	r6, [sp, #20]
   651f4:	beq	65218 <fputs@plt+0x53e64>
   651f8:	ldr	r0, [r7, #12]
   651fc:	movw	sl, #8220	; 0x201c
   65200:	cmp	r0, #0
   65204:	bne	65218 <fputs@plt+0x53e64>
   65208:	ldr	r0, [r7, #20]
   6520c:	movw	sl, #8220	; 0x201c
   65210:	cmp	r0, #0
   65214:	movweq	sl, #16396	; 0x400c
   65218:	ldr	r6, [r7, #4]
   6521c:	mov	r5, #0
   65220:	tst	r6, #1024	; 0x400
   65224:	bne	65248 <fputs@plt+0x53e94>
   65228:	ldr	r0, [r7, #8]
   6522c:	cmp	r0, #0
   65230:	beq	65248 <fputs@plt+0x53e94>
   65234:	mov	r5, r1
   65238:	bl	111f8 <strlen@plt>
   6523c:	bic	r0, r0, #-1073741824	; 0xc0000000
   65240:	mov	r1, r5
   65244:	add	r5, r0, #1
   65248:	and	r9, sl, #60	; 0x3c
   6524c:	cmp	r1, #0
   65250:	str	r1, [sp, #8]
   65254:	bne	65294 <fputs@plt+0x53ee0>
   65258:	str	r8, [sp, #4]
   6525c:	mov	r8, #12
   65260:	tst	r6, #16384	; 0x4000
   65264:	moveq	r8, #28
   65268:	tsteq	r6, #8192	; 0x2000
   6526c:	beq	652a8 <fputs@plt+0x53ef4>
   65270:	mov	r0, r4
   65274:	mov	r1, r7
   65278:	mov	r2, r8
   6527c:	bl	1121c <memcpy@plt>
   65280:	add	r0, r4, r8
   65284:	rsb	r2, r8, #48	; 0x30
   65288:	mov	r1, #0
   6528c:	bl	11174 <memset@plt>
   65290:	b	652b8 <fputs@plt+0x53f04>
   65294:	mov	r0, r4
   65298:	mov	r1, r7
   6529c:	mov	r2, r9
   652a0:	bl	1121c <memcpy@plt>
   652a4:	b	652bc <fputs@plt+0x53f08>
   652a8:	mov	r0, r4
   652ac:	mov	r1, r7
   652b0:	mov	r2, #48	; 0x30
   652b4:	bl	1121c <memcpy@plt>
   652b8:	ldr	r8, [sp, #4]
   652bc:	ldr	r1, [sp, #16]
   652c0:	and	r0, sl, #24576	; 0x6000
   652c4:	ldr	r6, [sp, #20]
   652c8:	cmp	r5, #0
   652cc:	orr	r0, r0, r1
   652d0:	ldr	r1, [r4, #4]
   652d4:	bic	r1, r1, #122880	; 0x1e000
   652d8:	orr	r0, r0, r1
   652dc:	str	r0, [r4, #4]
   652e0:	beq	652fc <fputs@plt+0x53f48>
   652e4:	add	r0, r4, r9
   652e8:	mov	r2, r5
   652ec:	str	r0, [r4, #8]
   652f0:	ldr	r1, [r7, #8]
   652f4:	bl	1121c <memcpy@plt>
   652f8:	ldr	r0, [r4, #4]
   652fc:	ldr	r1, [r7, #4]
   65300:	orr	r0, r0, r1
   65304:	tst	r0, #16384	; 0x4000
   65308:	bne	6533c <fputs@plt+0x53f88>
   6530c:	tst	r1, #2048	; 0x800
   65310:	bne	65328 <fputs@plt+0x53f74>
   65314:	ldr	r1, [r7, #20]
   65318:	ldr	r2, [sp, #8]
   6531c:	mov	r0, r8
   65320:	bl	65680 <fputs@plt+0x542cc>
   65324:	b	65338 <fputs@plt+0x53f84>
   65328:	ldr	r1, [r7, #20]
   6532c:	ldr	r2, [sp, #8]
   65330:	mov	r0, r8
   65334:	bl	65450 <fputs@plt+0x5409c>
   65338:	str	r0, [r4, #20]
   6533c:	ldr	r5, [r4, #4]
   65340:	tst	r5, #24576	; 0x6000
   65344:	beq	653ac <fputs@plt+0x53ff8>
   65348:	mov	r0, r7
   6534c:	mov	r1, r6
   65350:	bl	657c8 <fputs@plt+0x54414>
   65354:	add	r0, r4, r0
   65358:	tst	r5, #8192	; 0x2000
   6535c:	str	r0, [sp, #24]
   65360:	beq	65398 <fputs@plt+0x53fe4>
   65364:	ldr	r1, [r7, #12]
   65368:	add	r5, sp, #24
   6536c:	mov	r0, r8
   65370:	mov	r2, #1
   65374:	mov	r3, r5
   65378:	bl	65170 <fputs@plt+0x53dbc>
   6537c:	str	r0, [r4, #12]
   65380:	mov	r0, r8
   65384:	mov	r2, #1
   65388:	mov	r3, r5
   6538c:	ldr	r1, [r7, #16]
   65390:	bl	65170 <fputs@plt+0x53dbc>
   65394:	str	r0, [r4, #16]
   65398:	ldr	r1, [sp, #12]
   6539c:	cmp	r1, #0
   653a0:	ldrne	r0, [sp, #24]
   653a4:	strne	r0, [r1]
   653a8:	b	653e8 <fputs@plt+0x54034>
   653ac:	ldrb	r0, [r7, #5]
   653b0:	tst	r0, #64	; 0x40
   653b4:	bne	653e8 <fputs@plt+0x54034>
   653b8:	ldr	r1, [r7, #12]
   653bc:	mov	r0, r8
   653c0:	mov	r2, #0
   653c4:	mov	r3, #0
   653c8:	bl	65170 <fputs@plt+0x53dbc>
   653cc:	str	r0, [r4, #12]
   653d0:	mov	r0, r8
   653d4:	mov	r2, #0
   653d8:	mov	r3, #0
   653dc:	ldr	r1, [r7, #16]
   653e0:	bl	65170 <fputs@plt+0x53dbc>
   653e4:	str	r0, [r4, #16]
   653e8:	mov	r0, r4
   653ec:	sub	sp, fp, #28
   653f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   653f4:	push	{r4, r5, r6, r7, fp, lr}
   653f8:	add	fp, sp, #16
   653fc:	cmp	r0, #0
   65400:	beq	65444 <fputs@plt+0x54090>
   65404:	mov	r4, r1
   65408:	mov	r6, r0
   6540c:	bl	657c8 <fputs@plt+0x54414>
   65410:	mov	r5, r0
   65414:	tst	r4, #1
   65418:	beq	65448 <fputs@plt+0x54094>
   6541c:	ldr	r0, [r6, #12]
   65420:	mov	r1, r4
   65424:	bl	653f4 <fputs@plt+0x54040>
   65428:	mov	r7, r0
   6542c:	ldr	r0, [r6, #16]
   65430:	mov	r1, r4
   65434:	bl	653f4 <fputs@plt+0x54040>
   65438:	add	r1, r7, r5
   6543c:	add	r0, r1, r0
   65440:	pop	{r4, r5, r6, r7, fp, pc}
   65444:	mov	r5, #0
   65448:	mov	r0, r5
   6544c:	pop	{r4, r5, r6, r7, fp, pc}
   65450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65454:	add	fp, sp, #28
   65458:	sub	sp, sp, #4
   6545c:	cmp	r1, #0
   65460:	beq	655c4 <fputs@plt+0x54210>
   65464:	mov	r7, r2
   65468:	mov	r2, #68	; 0x44
   6546c:	mov	r3, #0
   65470:	mov	r6, r1
   65474:	mov	r8, r0
   65478:	mov	sl, #0
   6547c:	bl	238bc <fputs@plt+0x12508>
   65480:	cmp	r0, #0
   65484:	beq	65664 <fputs@plt+0x542b0>
   65488:	ldr	r1, [r6]
   6548c:	mov	r5, r0
   65490:	mov	sl, r0
   65494:	mov	r0, r8
   65498:	mov	r2, r7
   6549c:	bl	65680 <fputs@plt+0x542cc>
   654a0:	str	r0, [r5]
   654a4:	mov	r0, r8
   654a8:	mov	r2, r7
   654ac:	ldr	r1, [r6, #28]
   654b0:	bl	65830 <fputs@plt+0x5447c>
   654b4:	str	r0, [r5, #28]
   654b8:	mov	r0, r8
   654bc:	mov	r2, r7
   654c0:	mov	r3, #0
   654c4:	mov	r4, #0
   654c8:	ldr	r1, [r6, #32]
   654cc:	bl	65170 <fputs@plt+0x53dbc>
   654d0:	str	r0, [r5, #32]
   654d4:	mov	r0, r8
   654d8:	mov	r2, r7
   654dc:	ldr	r1, [r6, #36]	; 0x24
   654e0:	bl	65680 <fputs@plt+0x542cc>
   654e4:	str	r0, [r5, #36]	; 0x24
   654e8:	mov	r0, r8
   654ec:	mov	r2, r7
   654f0:	mov	r3, #0
   654f4:	ldr	r1, [r6, #40]	; 0x28
   654f8:	bl	65170 <fputs@plt+0x53dbc>
   654fc:	str	r0, [r5, #40]	; 0x28
   65500:	mov	r0, r8
   65504:	mov	r2, r7
   65508:	ldr	r1, [r6, #44]	; 0x2c
   6550c:	bl	65680 <fputs@plt+0x542cc>
   65510:	str	r0, [r5, #44]	; 0x2c
   65514:	mov	r2, r7
   65518:	ldrb	r0, [r6, #4]
   6551c:	strb	r0, [r5, #4]
   65520:	mov	r0, r8
   65524:	ldr	r1, [r6, #48]	; 0x30
   65528:	bl	65450 <fputs@plt+0x5409c>
   6552c:	cmp	r0, #0
   65530:	str	r0, [r5, #48]	; 0x30
   65534:	mov	r2, r7
   65538:	mov	r3, #0
   6553c:	strne	sl, [r0, #52]	; 0x34
   65540:	str	r4, [sl, #52]	; 0x34
   65544:	mov	r0, r8
   65548:	ldr	r1, [r6, #56]	; 0x38
   6554c:	bl	65170 <fputs@plt+0x53dbc>
   65550:	str	r0, [sl, #56]	; 0x38
   65554:	mov	r0, r8
   65558:	mov	r2, r7
   6555c:	mov	r3, #0
   65560:	ldr	r1, [r6, #60]	; 0x3c
   65564:	bl	65170 <fputs@plt+0x53dbc>
   65568:	str	r0, [sl, #60]	; 0x3c
   6556c:	add	r0, pc, #252	; 0xfc
   65570:	add	r1, r5, #12
   65574:	vld1.64	{d16-d17}, [r0]
   65578:	ldr	r0, [r6, #8]
   6557c:	bic	r0, r0, #16
   65580:	vst1.32	{d16-d17}, [r1]
   65584:	str	r0, [sl, #8]
   65588:	ldrh	r0, [r6, #6]
   6558c:	strh	r0, [sl, #6]
   65590:	ldr	r7, [r6, #64]	; 0x40
   65594:	cmp	r7, #0
   65598:	beq	65660 <fputs@plt+0x542ac>
   6559c:	ldr	r0, [r7]
   655a0:	mov	r1, #8
   655a4:	cmp	r8, #0
   655a8:	orr	r5, r1, r0, lsl #4
   655ac:	beq	655cc <fputs@plt+0x54218>
   655b0:	asr	r3, r5, #31
   655b4:	mov	r0, r8
   655b8:	mov	r2, r5
   655bc:	bl	238bc <fputs@plt+0x12508>
   655c0:	b	655d8 <fputs@plt+0x54224>
   655c4:	mov	sl, #0
   655c8:	b	65664 <fputs@plt+0x542b0>
   655cc:	asr	r1, r5, #31
   655d0:	mov	r0, r5
   655d4:	bl	142d0 <fputs@plt+0x2f1c>
   655d8:	mov	r9, r0
   655dc:	cmp	r0, #0
   655e0:	beq	65660 <fputs@plt+0x542ac>
   655e4:	mov	r0, r9
   655e8:	mov	r1, #0
   655ec:	mov	r2, r5
   655f0:	mov	r4, #0
   655f4:	bl	11174 <memset@plt>
   655f8:	ldr	r0, [r7]
   655fc:	str	r0, [r9]
   65600:	ldr	r0, [r7]
   65604:	cmp	r0, #1
   65608:	blt	6565c <fputs@plt+0x542a8>
   6560c:	add	r6, r7, r4, lsl #4
   65610:	mov	r0, r8
   65614:	mov	r2, #0
   65618:	ldr	r1, [r6, #16]
   6561c:	bl	65450 <fputs@plt+0x5409c>
   65620:	add	r5, r9, r4, lsl #4
   65624:	mov	r2, #0
   65628:	str	r0, [r5, #16]
   6562c:	mov	r0, r8
   65630:	ldr	r1, [r6, #12]
   65634:	bl	65680 <fputs@plt+0x542cc>
   65638:	str	r0, [r5, #12]
   6563c:	mov	r0, r8
   65640:	ldr	r1, [r6, #8]
   65644:	bl	1b704 <fputs@plt+0xa350>
   65648:	str	r0, [r5, #8]
   6564c:	add	r4, r4, #1
   65650:	ldr	r0, [r7]
   65654:	cmp	r4, r0
   65658:	blt	6560c <fputs@plt+0x54258>
   6565c:	mov	r4, r9
   65660:	str	r4, [sl, #64]	; 0x40
   65664:	mov	r0, sl
   65668:	sub	sp, fp, #28
   6566c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   65678:			; <UNDEFINED> instruction: 0xffffffff
   6567c:			; <UNDEFINED> instruction: 0xffffffff
   65680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65684:	add	fp, sp, #28
   65688:	sub	sp, sp, #4
   6568c:	cmp	r1, #0
   65690:	beq	657a8 <fputs@plt+0x543f4>
   65694:	mov	sl, r2
   65698:	mov	r2, #8
   6569c:	mov	r3, #0
   656a0:	mov	r8, r1
   656a4:	mov	r4, r0
   656a8:	mov	r9, #0
   656ac:	bl	238bc <fputs@plt+0x12508>
   656b0:	cmp	r0, #0
   656b4:	beq	657bc <fputs@plt+0x54408>
   656b8:	mov	r5, r0
   656bc:	ldr	r0, [r8]
   656c0:	tst	sl, #1
   656c4:	str	r0, [r5]
   656c8:	bne	656e4 <fputs@plt+0x54330>
   656cc:	ldr	r1, [r8]
   656d0:	mov	r2, #1
   656d4:	mov	r0, r2
   656d8:	lsl	r2, r2, #1
   656dc:	cmp	r0, r1
   656e0:	blt	656d4 <fputs@plt+0x54320>
   656e4:	add	r0, r0, r0, lsl #2
   656e8:	mov	r3, #0
   656ec:	mov	r9, #0
   656f0:	lsl	r2, r0, #2
   656f4:	mov	r0, r4
   656f8:	bl	238bc <fputs@plt+0x12508>
   656fc:	cmp	r0, #0
   65700:	str	r0, [r5, #4]
   65704:	beq	657b0 <fputs@plt+0x543fc>
   65708:	mov	r7, r0
   6570c:	ldr	r0, [r8]
   65710:	mov	r9, r5
   65714:	cmp	r0, #1
   65718:	blt	657bc <fputs@plt+0x54408>
   6571c:	ldr	r5, [r8, #4]
   65720:	mov	r6, #0
   65724:	ldr	r1, [r5]
   65728:	mov	r0, r4
   6572c:	mov	r2, sl
   65730:	mov	r3, #0
   65734:	bl	65170 <fputs@plt+0x53dbc>
   65738:	str	r0, [r7]
   6573c:	mov	r0, r4
   65740:	ldr	r1, [r5, #4]
   65744:	bl	1b704 <fputs@plt+0xa350>
   65748:	str	r0, [r7, #4]
   6574c:	mov	r0, r4
   65750:	ldr	r1, [r5, #8]
   65754:	bl	1b704 <fputs@plt+0xa350>
   65758:	str	r0, [r7, #8]
   6575c:	add	r6, r6, #1
   65760:	ldrb	r1, [r7, #13]
   65764:	ldrb	r0, [r5, #12]
   65768:	and	r2, r1, #254	; 0xfe
   6576c:	strb	r2, [r7, #13]
   65770:	strb	r0, [r7, #12]
   65774:	and	r0, r1, #252	; 0xfc
   65778:	ldrb	r1, [r5, #13]
   6577c:	and	r1, r1, #2
   65780:	orr	r0, r1, r0
   65784:	strb	r0, [r7, #13]
   65788:	ldr	r0, [r5, #16]
   6578c:	add	r5, r5, #20
   65790:	str	r0, [r7, #16]
   65794:	add	r7, r7, #20
   65798:	ldr	r0, [r8]
   6579c:	cmp	r6, r0
   657a0:	blt	65724 <fputs@plt+0x54370>
   657a4:	b	657bc <fputs@plt+0x54408>
   657a8:	mov	r9, #0
   657ac:	b	657bc <fputs@plt+0x54408>
   657b0:	mov	r0, r4
   657b4:	mov	r1, r5
   657b8:	bl	13ce4 <fputs@plt+0x2930>
   657bc:	mov	r0, r9
   657c0:	sub	sp, fp, #28
   657c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   657c8:	push	{r4, sl, fp, lr}
   657cc:	add	fp, sp, #8
   657d0:	mov	r4, #48	; 0x30
   657d4:	tst	r1, #1
   657d8:	beq	657fc <fputs@plt+0x54448>
   657dc:	ldr	r1, [r0, #12]
   657e0:	mov	r4, #28
   657e4:	cmp	r1, #0
   657e8:	bne	657fc <fputs@plt+0x54448>
   657ec:	ldr	r1, [r0, #20]
   657f0:	mov	r4, #28
   657f4:	cmp	r1, #0
   657f8:	movweq	r4, #12
   657fc:	ldrb	r1, [r0, #5]
   65800:	tst	r1, #4
   65804:	bne	65824 <fputs@plt+0x54470>
   65808:	ldr	r0, [r0, #8]
   6580c:	cmp	r0, #0
   65810:	beq	65824 <fputs@plt+0x54470>
   65814:	bl	111f8 <strlen@plt>
   65818:	orr	r1, r4, #1
   6581c:	bic	r0, r0, #-1073741824	; 0xc0000000
   65820:	add	r4, r1, r0
   65824:	add	r0, r4, #7
   65828:	bic	r0, r0, #7
   6582c:	pop	{r4, sl, fp, pc}
   65830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65834:	add	fp, sp, #28
   65838:	sub	sp, sp, #12
   6583c:	cmp	r1, #0
   65840:	str	r2, [sp, #8]
   65844:	beq	65874 <fputs@plt+0x544c0>
   65848:	mov	r8, r0
   6584c:	ldr	r0, [r1]
   65850:	mov	r6, r1
   65854:	mov	r4, #0
   65858:	cmp	r0, #1
   6585c:	blt	6587c <fputs@plt+0x544c8>
   65860:	add	r0, r0, r0, lsl #3
   65864:	mov	r1, #8
   65868:	add	r2, r1, r0, lsl #3
   6586c:	asr	r3, r2, #31
   65870:	b	65884 <fputs@plt+0x544d0>
   65874:	mov	r4, #0
   65878:	b	659e4 <fputs@plt+0x54630>
   6587c:	mov	r2, #80	; 0x50
   65880:	mov	r3, #0
   65884:	mov	r0, r8
   65888:	bl	238bc <fputs@plt+0x12508>
   6588c:	cmp	r0, #0
   65890:	beq	659e4 <fputs@plt+0x54630>
   65894:	ldr	r1, [r6]
   65898:	str	r1, [r0]
   6589c:	str	r1, [r0, #4]
   658a0:	ldr	r1, [r6]
   658a4:	cmp	r1, #1
   658a8:	blt	659e0 <fputs@plt+0x5462c>
   658ac:	mov	r7, #0
   658b0:	mov	r5, #0
   658b4:	str	r0, [sp, #4]
   658b8:	add	r9, r6, r7
   658bc:	add	r4, r0, r7
   658c0:	mov	sl, r6
   658c4:	ldr	r0, [r9, #8]
   658c8:	str	r0, [r4, #8]
   658cc:	mov	r0, r8
   658d0:	ldr	r1, [r9, #12]
   658d4:	bl	1b704 <fputs@plt+0xa350>
   658d8:	str	r0, [r4, #12]
   658dc:	mov	r0, r8
   658e0:	ldr	r1, [r9, #16]
   658e4:	bl	1b704 <fputs@plt+0xa350>
   658e8:	str	r0, [r4, #16]
   658ec:	mov	r0, r8
   658f0:	ldr	r1, [r9, #20]
   658f4:	bl	1b704 <fputs@plt+0xa350>
   658f8:	str	r0, [r4, #20]
   658fc:	ldr	r0, [r9, #44]	; 0x2c
   65900:	str	r0, [r4, #44]	; 0x2c
   65904:	ldr	r0, [r9, #52]	; 0x34
   65908:	str	r0, [r4, #52]	; 0x34
   6590c:	ldr	r0, [r9, #32]
   65910:	str	r0, [r4, #32]
   65914:	ldr	r0, [r9, #36]	; 0x24
   65918:	str	r0, [r4, #36]	; 0x24
   6591c:	ldrb	r0, [r4, #45]	; 0x2d
   65920:	tst	r0, #2
   65924:	beq	6593c <fputs@plt+0x54588>
   65928:	ldr	r1, [r9, #72]	; 0x48
   6592c:	mov	r0, r8
   65930:	bl	1b704 <fputs@plt+0xa350>
   65934:	str	r0, [r4, #72]	; 0x48
   65938:	ldrb	r0, [r4, #45]	; 0x2d
   6593c:	ldr	r1, [r9, #76]	; 0x4c
   65940:	tst	r0, #4
   65944:	str	r1, [r4, #76]	; 0x4c
   65948:	beq	65960 <fputs@plt+0x545ac>
   6594c:	ldr	r1, [r9, #72]	; 0x48
   65950:	ldr	r2, [sp, #8]
   65954:	mov	r0, r8
   65958:	bl	65680 <fputs@plt+0x542cc>
   6595c:	str	r0, [r4, #72]	; 0x48
   65960:	ldr	r0, [r9, #24]
   65964:	ldr	r6, [sp, #8]
   65968:	str	r0, [r4, #24]
   6596c:	cmp	r0, #0
   65970:	mov	r2, r6
   65974:	ldrhne	r1, [r0, #36]	; 0x24
   65978:	addne	r1, r1, #1
   6597c:	strhne	r1, [r0, #36]	; 0x24
   65980:	mov	r0, r8
   65984:	ldr	r1, [r9, #28]
   65988:	bl	65450 <fputs@plt+0x5409c>
   6598c:	str	r0, [r4, #28]
   65990:	mov	r0, r8
   65994:	mov	r2, r6
   65998:	mov	r3, #0
   6599c:	ldr	r1, [r9, #56]	; 0x38
   659a0:	bl	65170 <fputs@plt+0x53dbc>
   659a4:	str	r0, [r4, #56]	; 0x38
   659a8:	mov	r0, r8
   659ac:	ldr	r1, [r9, #60]	; 0x3c
   659b0:	bl	659f0 <fputs@plt+0x5463c>
   659b4:	str	r0, [r4, #60]	; 0x3c
   659b8:	add	r5, r5, #1
   659bc:	add	r7, r7, #72	; 0x48
   659c0:	mov	r6, sl
   659c4:	ldrd	r0, [r9, #64]	; 0x40
   659c8:	str	r1, [r4, #68]	; 0x44
   659cc:	str	r0, [r4, #64]	; 0x40
   659d0:	ldr	r0, [sl]
   659d4:	cmp	r5, r0
   659d8:	ldr	r0, [sp, #4]
   659dc:	blt	658b8 <fputs@plt+0x54504>
   659e0:	mov	r4, r0
   659e4:	mov	r0, r4
   659e8:	sub	sp, fp, #28
   659ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   659f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   659f4:	add	fp, sp, #28
   659f8:	sub	sp, sp, #4
   659fc:	cmp	r1, #0
   65a00:	beq	65adc <fputs@plt+0x54728>
   65a04:	mov	r2, #8
   65a08:	mov	r3, #0
   65a0c:	mov	r5, r1
   65a10:	mov	r9, r0
   65a14:	mov	r7, #0
   65a18:	bl	238bc <fputs@plt+0x12508>
   65a1c:	cmp	r0, #0
   65a20:	beq	65af0 <fputs@plt+0x5473c>
   65a24:	mov	sl, r0
   65a28:	ldr	r0, [r5, #4]
   65a2c:	mov	r3, #0
   65a30:	mov	r7, #0
   65a34:	str	r0, [sl, #4]
   65a38:	ldr	r0, [r5, #4]
   65a3c:	lsl	r2, r0, #3
   65a40:	mov	r0, r9
   65a44:	bl	238bc <fputs@plt+0x12508>
   65a48:	cmp	r0, #0
   65a4c:	str	r0, [sl]
   65a50:	beq	65ae4 <fputs@plt+0x54730>
   65a54:	mov	r8, r0
   65a58:	ldr	r0, [r5, #4]
   65a5c:	cmp	r0, #1
   65a60:	blt	65ad4 <fputs@plt+0x54720>
   65a64:	ldr	r7, [r5]
   65a68:	mov	r0, r9
   65a6c:	ldr	r1, [r7]
   65a70:	bl	1b704 <fputs@plt+0xa350>
   65a74:	str	r0, [r8]
   65a78:	ldr	r0, [r7, #4]
   65a7c:	mov	r7, sl
   65a80:	str	r0, [r8, #4]
   65a84:	ldr	r0, [r5, #4]
   65a88:	cmp	r0, #2
   65a8c:	blt	65af0 <fputs@plt+0x5473c>
   65a90:	mov	r7, #0
   65a94:	ldr	r0, [r5]
   65a98:	ldr	r6, [sl]
   65a9c:	add	r4, r0, r7, lsl #3
   65aa0:	mov	r0, r9
   65aa4:	ldr	r1, [r4, #8]
   65aa8:	bl	1b704 <fputs@plt+0xa350>
   65aac:	add	r1, r6, r7, lsl #3
   65ab0:	add	r2, r7, #2
   65ab4:	str	r0, [r1, #8]
   65ab8:	ldr	r0, [r4, #12]
   65abc:	str	r0, [r1, #12]
   65ac0:	add	r0, r7, #1
   65ac4:	ldr	r1, [r5, #4]
   65ac8:	mov	r7, r0
   65acc:	cmp	r2, r1
   65ad0:	blt	65a94 <fputs@plt+0x546e0>
   65ad4:	mov	r7, sl
   65ad8:	b	65af0 <fputs@plt+0x5473c>
   65adc:	mov	r7, #0
   65ae0:	b	65af0 <fputs@plt+0x5473c>
   65ae4:	mov	r0, r9
   65ae8:	mov	r1, sl
   65aec:	bl	13ce4 <fputs@plt+0x2930>
   65af0:	mov	r0, r7
   65af4:	sub	sp, fp, #28
   65af8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65afc:	push	{r4, r5, fp, lr}
   65b00:	add	fp, sp, #8
   65b04:	mov	r5, r0
   65b08:	ldrb	r0, [r1, #5]
   65b0c:	tst	r0, #1
   65b10:	bne	65b48 <fputs@plt+0x54794>
   65b14:	mov	r4, r2
   65b18:	cmp	r2, #0
   65b1c:	ldrbne	r0, [r4, #5]
   65b20:	tstne	r0, #1
   65b24:	bne	65b38 <fputs@plt+0x54784>
   65b28:	mov	r0, r5
   65b2c:	bl	62c74 <fputs@plt+0x518c0>
   65b30:	cmp	r0, #0
   65b34:	popne	{r4, r5, fp, pc}
   65b38:	mov	r0, r5
   65b3c:	mov	r1, r4
   65b40:	pop	{r4, r5, fp, lr}
   65b44:	b	62c74 <fputs@plt+0x518c0>
   65b48:	mov	r0, r5
   65b4c:	pop	{r4, r5, fp, lr}
   65b50:	b	62c74 <fputs@plt+0x518c0>
   65b54:	ldr	r1, [r0, #4]
   65b58:	tst	r1, #4096	; 0x1000
   65b5c:	beq	65b78 <fputs@plt+0x547c4>
   65b60:	tst	r1, #262144	; 0x40000
   65b64:	addeq	r0, r0, #12
   65b68:	ldrne	r0, [r0, #20]
   65b6c:	ldrne	r0, [r0, #4]
   65b70:	ldr	r0, [r0]
   65b74:	b	65b54 <fputs@plt+0x547a0>
   65b78:	tst	r1, #512	; 0x200
   65b7c:	movne	r0, #0
   65b80:	bxne	lr
   65b84:	ldrb	r1, [r0]
   65b88:	cmp	r1, #119	; 0x77
   65b8c:	bne	65ba0 <fputs@plt+0x547ec>
   65b90:	ldr	r0, [r0, #20]
   65b94:	ldr	r0, [r0]
   65b98:	ldr	r0, [r0, #4]
   65b9c:	b	65b70 <fputs@plt+0x547bc>
   65ba0:	sub	r2, r1, #152	; 0x98
   65ba4:	cmp	r2, #5
   65ba8:	bhi	65be4 <fputs@plt+0x54830>
   65bac:	mov	ip, #1
   65bb0:	mov	r3, #37	; 0x25
   65bb4:	tst	r3, ip, lsl r2
   65bb8:	beq	65be4 <fputs@plt+0x54830>
   65bbc:	ldr	r1, [r0, #44]	; 0x2c
   65bc0:	cmp	r1, #0
   65bc4:	beq	65bf8 <fputs@plt+0x54844>
   65bc8:	ldrsh	r0, [r0, #32]
   65bcc:	cmp	r0, #0
   65bd0:	ldrge	r1, [r1, #4]
   65bd4:	movlt	r0, #68	; 0x44
   65bd8:	addge	r0, r1, r0, lsl #4
   65bdc:	ldrbge	r0, [r0, #13]
   65be0:	bx	lr
   65be4:	cmp	r1, #38	; 0x26
   65be8:	bne	65bf8 <fputs@plt+0x54844>
   65bec:	ldr	r0, [r0, #8]
   65bf0:	mov	r1, #0
   65bf4:	b	626c8 <fputs@plt+0x51314>
   65bf8:	ldrb	r0, [r0, #1]
   65bfc:	bx	lr
   65c00:	push	{r4, sl, fp, lr}
   65c04:	add	fp, sp, #8
   65c08:	mov	r4, r1
   65c0c:	bl	65b54 <fputs@plt+0x547a0>
   65c10:	cmp	r4, #0
   65c14:	cmpne	r0, #0
   65c18:	bne	65c30 <fputs@plt+0x5487c>
   65c1c:	orrs	r1, r0, r4
   65c20:	add	r0, r0, r4
   65c24:	movweq	r0, #65	; 0x41
   65c28:	uxtb	r0, r0
   65c2c:	pop	{r4, sl, fp, pc}
   65c30:	mov	r1, #65	; 0x41
   65c34:	cmp	r0, #66	; 0x42
   65c38:	movwhi	r1, #67	; 0x43
   65c3c:	cmp	r4, #66	; 0x42
   65c40:	movwhi	r1, #67	; 0x43
   65c44:	mov	r0, r1
   65c48:	pop	{r4, sl, fp, pc}
   65c4c:	push	{r4, sl, fp, lr}
   65c50:	add	fp, sp, #8
   65c54:	sub	sp, sp, #8
   65c58:	mov	r4, r1
   65c5c:	ldrb	r1, [r0, #5]
   65c60:	tst	r1, #4
   65c64:	bne	65c94 <fputs@plt+0x548e0>
   65c68:	ldrb	r2, [r0]
   65c6c:	cmp	r2, #155	; 0x9b
   65c70:	beq	65cac <fputs@plt+0x548f8>
   65c74:	mov	r1, #0
   65c78:	cmp	r2, #156	; 0x9c
   65c7c:	bne	65ca0 <fputs@plt+0x548ec>
   65c80:	ldr	r0, [r0, #12]
   65c84:	mov	r1, r4
   65c88:	sub	sp, fp, #8
   65c8c:	pop	{r4, sl, fp, lr}
   65c90:	b	65c4c <fputs@plt+0x54898>
   65c94:	ldr	r0, [r0, #8]
   65c98:	mov	r1, #1
   65c9c:	str	r0, [r4]
   65ca0:	mov	r0, r1
   65ca4:	sub	sp, fp, #8
   65ca8:	pop	{r4, sl, fp, pc}
   65cac:	ldr	r0, [r0, #12]
   65cb0:	add	r1, sp, #4
   65cb4:	bl	65c4c <fputs@plt+0x54898>
   65cb8:	cmp	r0, #0
   65cbc:	beq	65ccc <fputs@plt+0x54918>
   65cc0:	ldr	r0, [sp, #4]
   65cc4:	rsb	r0, r0, #0
   65cc8:	b	65c98 <fputs@plt+0x548e4>
   65ccc:	mov	r1, #0
   65cd0:	b	65ca0 <fputs@plt+0x548ec>
   65cd4:	push	{r4, r5, r6, r7, fp, lr}
   65cd8:	add	fp, sp, #16
   65cdc:	sub	sp, sp, #8
   65ce0:	mov	r6, r2
   65ce4:	mov	r7, r1
   65ce8:	mov	r5, #0
   65cec:	mov	r1, #22
   65cf0:	mov	r2, #0
   65cf4:	mov	r4, r0
   65cf8:	mov	r3, r6
   65cfc:	str	r5, [sp]
   65d00:	bl	4a1bc <fputs@plt+0x38e08>
   65d04:	mov	r0, r4
   65d08:	mov	r1, #108	; 0x6c
   65d0c:	mov	r2, r7
   65d10:	mov	r3, #0
   65d14:	str	r5, [sp]
   65d18:	bl	4a1bc <fputs@plt+0x38e08>
   65d1c:	mov	r5, r0
   65d20:	mov	r0, r4
   65d24:	mov	r1, #47	; 0x2f
   65d28:	mov	r2, r7
   65d2c:	mov	r3, #0
   65d30:	str	r6, [sp]
   65d34:	bl	4a1bc <fputs@plt+0x38e08>
   65d38:	ldr	r0, [r4]
   65d3c:	ldrb	r0, [r0, #69]	; 0x45
   65d40:	cmp	r0, #0
   65d44:	beq	65d64 <fputs@plt+0x549b0>
   65d48:	ldr	r0, [r4, #32]
   65d4c:	ldr	r1, [r4, #24]
   65d50:	sub	r2, r0, #1
   65d54:	str	r2, [r1, #96]	; 0x60
   65d58:	movw	r1, #35320	; 0x89f8
   65d5c:	movt	r1, #10
   65d60:	b	65d9c <fputs@plt+0x549e8>
   65d64:	ldr	r0, [r4, #32]
   65d68:	ldr	r1, [r4, #4]
   65d6c:	cmp	r5, #0
   65d70:	sub	r2, r0, #1
   65d74:	add	r3, r2, r2, lsl #2
   65d78:	movlt	r5, r2
   65d7c:	add	r1, r1, r3, lsl #2
   65d80:	mov	r3, #128	; 0x80
   65d84:	strb	r3, [r1, #3]
   65d88:	ldr	r1, [r4, #24]
   65d8c:	str	r2, [r1, #96]	; 0x60
   65d90:	add	r1, r5, r5, lsl #2
   65d94:	ldr	r2, [r4, #4]
   65d98:	add	r1, r2, r1, lsl #2
   65d9c:	str	r0, [r1, #8]
   65da0:	sub	sp, fp, #16
   65da4:	pop	{r4, r5, r6, r7, fp, pc}
   65da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65dac:	add	fp, sp, #28
   65db0:	sub	sp, sp, #36	; 0x24
   65db4:	ldr	r5, [r0, #72]	; 0x48
   65db8:	mov	r6, r0
   65dbc:	mov	sl, r3
   65dc0:	mov	r7, r2
   65dc4:	mov	r4, r1
   65dc8:	add	r0, r5, #1
   65dcc:	str	r0, [r6, #72]	; 0x48
   65dd0:	mov	r0, r6
   65dd4:	bl	60898 <fputs@plt+0x4f4e4>
   65dd8:	mov	r8, r0
   65ddc:	ldr	r0, [r6, #68]	; 0x44
   65de0:	and	r9, r7, #4
   65de4:	cmp	r0, #0
   65de8:	bne	65e48 <fputs@plt+0x54a94>
   65dec:	ldr	r0, [r4, #4]
   65df0:	and	r0, r0, #2080	; 0x820
   65df4:	cmp	r0, #2048	; 0x800
   65df8:	bne	65e48 <fputs@plt+0x54a94>
   65dfc:	ldr	r0, [r4, #20]
   65e00:	ldr	r1, [r0, #48]	; 0x30
   65e04:	cmp	r1, #0
   65e08:	bne	65e48 <fputs@plt+0x54a94>
   65e0c:	ldrb	r1, [r0, #8]
   65e10:	tst	r1, #9
   65e14:	bne	65e48 <fputs@plt+0x54a94>
   65e18:	ldr	r1, [r0, #56]	; 0x38
   65e1c:	cmp	r1, #0
   65e20:	bne	65e48 <fputs@plt+0x54a94>
   65e24:	ldr	r1, [r0, #32]
   65e28:	cmp	r1, #0
   65e2c:	bne	65e48 <fputs@plt+0x54a94>
   65e30:	ldr	r1, [r0, #28]
   65e34:	ldr	r2, [r1]
   65e38:	cmp	r2, #1
   65e3c:	ldreq	r2, [r1, #28]
   65e40:	cmpeq	r2, #0
   65e44:	beq	65f20 <fputs@plt+0x54b6c>
   65e48:	tst	r7, #1
   65e4c:	beq	65e98 <fputs@plt+0x54ae4>
   65e50:	ldrb	r0, [r4, #5]
   65e54:	tst	r0, #8
   65e58:	bne	65e98 <fputs@plt+0x54ae4>
   65e5c:	ldr	r7, [r4, #12]
   65e60:	mov	r0, #0
   65e64:	str	r0, [r4, #12]
   65e68:	mov	r0, r4
   65e6c:	bl	62c08 <fputs@plt+0x51854>
   65e70:	str	r7, [r4, #12]
   65e74:	mov	r7, #5
   65e78:	cmp	r0, #0
   65e7c:	beq	65e90 <fputs@plt+0x54adc>
   65e80:	ldr	r0, [r4, #20]
   65e84:	ldr	r0, [r0]
   65e88:	cmp	r0, #3
   65e8c:	bge	65e98 <fputs@plt+0x54ae4>
   65e90:	str	r5, [r4, #28]
   65e94:	b	65f14 <fputs@plt+0x54b60>
   65e98:	ldr	r5, [r6, #428]	; 0x1ac
   65e9c:	cmp	r9, #0
   65ea0:	beq	65ed4 <fputs@plt+0x54b20>
   65ea4:	mov	r2, #0
   65ea8:	mov	r7, #2
   65eac:	str	r2, [r6, #428]	; 0x1ac
   65eb0:	ldr	r0, [r4, #12]
   65eb4:	ldrsh	r0, [r0, #32]
   65eb8:	cmn	r0, #1
   65ebc:	bgt	65ef8 <fputs@plt+0x54b44>
   65ec0:	ldrb	r0, [r4, #5]
   65ec4:	mov	r7, #2
   65ec8:	tst	r0, #8
   65ecc:	movweq	r7, #1
   65ed0:	b	65ef8 <fputs@plt+0x54b44>
   65ed4:	mov	r7, #2
   65ed8:	cmp	sl, #0
   65edc:	beq	65ef4 <fputs@plt+0x54b40>
   65ee0:	ldr	r0, [r6, #76]	; 0x4c
   65ee4:	add	r2, r0, #1
   65ee8:	str	r2, [r6, #76]	; 0x4c
   65eec:	str	r2, [sl]
   65ef0:	b	65ef8 <fputs@plt+0x54b44>
   65ef4:	mov	r2, #0
   65ef8:	sub	r0, r7, #1
   65efc:	mov	r1, r4
   65f00:	clz	r0, r0
   65f04:	lsr	r3, r0, #5
   65f08:	mov	r0, r6
   65f0c:	bl	63180 <fputs@plt+0x51dcc>
   65f10:	str	r5, [r6, #428]	; 0x1ac
   65f14:	mov	r0, r7
   65f18:	sub	sp, fp, #28
   65f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65f20:	ldr	r2, [r1, #24]
   65f24:	ldrb	r1, [r2, #42]	; 0x2a
   65f28:	tst	r1, #16
   65f2c:	bne	65e48 <fputs@plt+0x54a94>
   65f30:	ldr	r0, [r0]
   65f34:	ldr	r1, [r0]
   65f38:	cmp	r1, #1
   65f3c:	bne	65e48 <fputs@plt+0x54a94>
   65f40:	ldr	r0, [r0, #4]
   65f44:	ldr	r1, [r0]
   65f48:	ldrb	r0, [r1]
   65f4c:	cmp	r0, #152	; 0x98
   65f50:	bne	65e48 <fputs@plt+0x54a94>
   65f54:	ldrsh	r0, [r1, #32]
   65f58:	ldr	ip, [r2, #64]	; 0x40
   65f5c:	str	r2, [sp, #16]
   65f60:	str	r1, [sp, #32]
   65f64:	str	r0, [sp, #12]
   65f68:	ldr	r0, [r6]
   65f6c:	cmp	ip, #0
   65f70:	str	r0, [sp, #28]
   65f74:	beq	65fb4 <fputs@plt+0x54c00>
   65f78:	ldr	r0, [sp, #28]
   65f7c:	ldr	r2, [r0, #20]
   65f80:	cmp	r2, #1
   65f84:	blt	65fc0 <fputs@plt+0x54c0c>
   65f88:	ldr	r0, [sp, #28]
   65f8c:	ldr	r0, [r0, #16]
   65f90:	add	r3, r0, #12
   65f94:	mov	r0, #0
   65f98:	ldr	r1, [r3, r0, lsl #4]
   65f9c:	cmp	r1, ip
   65fa0:	beq	65fc4 <fputs@plt+0x54c10>
   65fa4:	add	r0, r0, #1
   65fa8:	cmp	r0, r2
   65fac:	blt	65f98 <fputs@plt+0x54be4>
   65fb0:	b	65fc4 <fputs@plt+0x54c10>
   65fb4:	movw	r0, #48576	; 0xbdc0
   65fb8:	movt	r0, #65520	; 0xfff0
   65fbc:	b	65fc4 <fputs@plt+0x54c10>
   65fc0:	mov	r0, #0
   65fc4:	sxth	r1, r0
   65fc8:	mov	r0, r6
   65fcc:	str	r1, [sp, #8]
   65fd0:	bl	66394 <fputs@plt+0x54fe0>
   65fd4:	ldr	r1, [sp, #16]
   65fd8:	mov	r3, #0
   65fdc:	ldr	r0, [r1]
   65fe0:	ldr	r2, [r1, #28]
   65fe4:	ldr	r1, [sp, #8]
   65fe8:	str	r0, [sp]
   65fec:	mov	r0, r6
   65ff0:	bl	60b20 <fputs@plt+0x4f76c>
   65ff4:	ldr	r0, [sp, #12]
   65ff8:	cmn	r0, #1
   65ffc:	ble	66058 <fputs@plt+0x54ca4>
   66000:	ldr	r1, [r4, #12]
   66004:	ldr	r2, [sp, #32]
   66008:	mov	r0, r6
   6600c:	bl	65afc <fputs@plt+0x54748>
   66010:	str	r0, [sp, #24]
   66014:	ldr	r0, [sp, #16]
   66018:	ldr	r1, [sp, #12]
   6601c:	ldr	r0, [r0, #4]
   66020:	add	r0, r0, r1, lsl #4
   66024:	ldrb	r0, [r0, #13]
   66028:	str	r0, [sp, #32]
   6602c:	mov	r0, r4
   66030:	bl	662a0 <fputs@plt+0x54eec>
   66034:	cmp	r0, #65	; 0x41
   66038:	beq	660cc <fputs@plt+0x54d18>
   6603c:	cmp	r0, #66	; 0x42
   66040:	bne	660d4 <fputs@plt+0x54d20>
   66044:	ldr	r0, [sp, #32]
   66048:	sub	r0, r0, #66	; 0x42
   6604c:	clz	r0, r0
   66050:	lsr	r0, r0, #5
   66054:	b	660e4 <fputs@plt+0x54d30>
   66058:	mov	r0, r6
   6605c:	bl	60898 <fputs@plt+0x4f4e4>
   66060:	ldr	r2, [r6, #84]	; 0x54
   66064:	mov	r3, #0
   66068:	add	r1, r2, #1
   6606c:	str	r1, [r6, #84]	; 0x54
   66070:	mov	r1, #0
   66074:	str	r1, [sp]
   66078:	mov	r1, #44	; 0x2c
   6607c:	bl	4a1bc <fputs@plt+0x38e08>
   66080:	ldr	r2, [sp, #8]
   66084:	ldr	r3, [sp, #16]
   66088:	mov	r7, r0
   6608c:	mov	r0, #54	; 0x36
   66090:	mov	r1, r5
   66094:	str	r0, [sp]
   66098:	mov	r0, r6
   6609c:	bl	60a24 <fputs@plt+0x4f670>
   660a0:	ldr	r0, [r8, #32]
   660a4:	ldr	r2, [r8, #24]
   660a8:	sub	r1, r0, #1
   660ac:	str	r1, [r2, #96]	; 0x60
   660b0:	ldr	r2, [r8]
   660b4:	ldrb	r2, [r2, #69]	; 0x45
   660b8:	cmp	r2, #0
   660bc:	beq	66178 <fputs@plt+0x54dc4>
   660c0:	movw	r1, #35320	; 0x89f8
   660c4:	movt	r1, #10
   660c8:	b	6618c <fputs@plt+0x54dd8>
   660cc:	mov	r0, #1
   660d0:	b	660e4 <fputs@plt+0x54d30>
   660d4:	ldr	r1, [sp, #32]
   660d8:	mov	r0, #0
   660dc:	cmp	r1, #66	; 0x42
   660e0:	movwhi	r0, #1
   660e4:	cmp	r0, #0
   660e8:	ldr	r0, [sp, #16]
   660ec:	ldrne	r2, [r0, #8]
   660f0:	cmpne	r2, #0
   660f4:	beq	65e48 <fputs@plt+0x54a94>
   660f8:	ldr	r0, [sp, #12]
   660fc:	uxth	r1, r0
   66100:	str	r1, [sp, #20]
   66104:	ldr	r0, [r2, #4]
   66108:	ldrh	r0, [r0]
   6610c:	cmp	r0, r1
   66110:	bne	66168 <fputs@plt+0x54db4>
   66114:	str	r2, [sp, #32]
   66118:	ldr	r0, [sp, #28]
   6611c:	mov	r3, #0
   66120:	ldr	r2, [sp, #32]
   66124:	ldrb	r1, [r0, #66]	; 0x42
   66128:	ldr	r2, [r2, #32]
   6612c:	ldr	r2, [r2]
   66130:	bl	60e28 <fputs@plt+0x4fa74>
   66134:	ldr	r1, [sp, #24]
   66138:	ldr	r2, [sp, #32]
   6613c:	cmp	r0, r1
   66140:	ldr	r1, [sp, #20]
   66144:	bne	66168 <fputs@plt+0x54db4>
   66148:	cmp	r9, #0
   6614c:	beq	66198 <fputs@plt+0x54de4>
   66150:	ldrh	r0, [r2, #50]	; 0x32
   66154:	cmp	r0, #1
   66158:	bne	66168 <fputs@plt+0x54db4>
   6615c:	ldrb	r0, [r2, #54]	; 0x36
   66160:	cmp	r0, #0
   66164:	bne	66198 <fputs@plt+0x54de4>
   66168:	ldr	r2, [r2, #20]
   6616c:	cmp	r2, #0
   66170:	bne	66104 <fputs@plt+0x54d50>
   66174:	b	65e48 <fputs@plt+0x54a94>
   66178:	ldr	r2, [r8, #4]
   6617c:	cmp	r7, #0
   66180:	movge	r1, r7
   66184:	add	r1, r1, r1, lsl #2
   66188:	add	r1, r2, r1, lsl #2
   6618c:	str	r0, [r1, #8]
   66190:	mov	r7, #1
   66194:	b	65e90 <fputs@plt+0x54adc>
   66198:	mov	r0, r6
   6619c:	mov	r9, r2
   661a0:	bl	60898 <fputs@plt+0x4f4e4>
   661a4:	ldr	r2, [r6, #84]	; 0x54
   661a8:	mov	r3, #0
   661ac:	add	r1, r2, #1
   661b0:	str	r1, [r6, #84]	; 0x54
   661b4:	mov	r1, #0
   661b8:	str	r1, [sp]
   661bc:	mov	r1, #44	; 0x2c
   661c0:	bl	4a1bc <fputs@plt+0x38e08>
   661c4:	str	r0, [sp, #28]
   661c8:	ldr	r0, [sp, #8]
   661cc:	ldr	r3, [r9, #44]	; 0x2c
   661d0:	mov	r1, #54	; 0x36
   661d4:	mov	r2, r5
   661d8:	str	r0, [sp]
   661dc:	mov	r0, r8
   661e0:	bl	4a1bc <fputs@plt+0x38e08>
   661e4:	ldr	r7, [r6, #8]
   661e8:	mov	r0, r6
   661ec:	mov	r1, r9
   661f0:	bl	60c28 <fputs@plt+0x4f874>
   661f4:	mov	r2, r0
   661f8:	mov	r0, r7
   661fc:	mvn	r1, #0
   66200:	mvn	r3, #5
   66204:	bl	1d530 <fputs@plt+0xc17c>
   66208:	ldr	r0, [r9, #28]
   6620c:	cmp	sl, #0
   66210:	ldrb	r7, [r0]
   66214:	beq	66250 <fputs@plt+0x54e9c>
   66218:	ldr	r0, [sp, #16]
   6621c:	ldr	r1, [sp, #12]
   66220:	ldr	r0, [r0, #4]
   66224:	add	r0, r0, r1, lsl #4
   66228:	ldrb	r0, [r0, #12]
   6622c:	cmp	r0, #0
   66230:	bne	66250 <fputs@plt+0x54e9c>
   66234:	ldr	r0, [r6, #76]	; 0x4c
   66238:	mov	r1, r5
   6623c:	add	r2, r0, #1
   66240:	mov	r0, r8
   66244:	str	r2, [r6, #76]	; 0x4c
   66248:	str	r2, [sl]
   6624c:	bl	65cd4 <fputs@plt+0x54920>
   66250:	ldr	r0, [r8, #32]
   66254:	ldr	r2, [r8, #24]
   66258:	sub	r1, r0, #1
   6625c:	str	r1, [r2, #96]	; 0x60
   66260:	ldr	r2, [r8]
   66264:	ldrb	r2, [r2, #69]	; 0x45
   66268:	cmp	r2, #0
   6626c:	beq	6627c <fputs@plt+0x54ec8>
   66270:	movw	r1, #35320	; 0x89f8
   66274:	movt	r1, #10
   66278:	b	66294 <fputs@plt+0x54ee0>
   6627c:	ldr	r2, [sp, #28]
   66280:	cmp	r2, #0
   66284:	movge	r1, r2
   66288:	ldr	r2, [r8, #4]
   6628c:	add	r1, r1, r1, lsl #2
   66290:	add	r1, r2, r1, lsl #2
   66294:	add	r7, r7, #3
   66298:	str	r0, [r1, #8]
   6629c:	b	65e90 <fputs@plt+0x54adc>
   662a0:	push	{r4, sl, fp, lr}
   662a4:	add	fp, sp, #8
   662a8:	mov	r4, r0
   662ac:	ldr	r0, [r0, #12]
   662b0:	bl	65b54 <fputs@plt+0x547a0>
   662b4:	mov	r1, r0
   662b8:	ldr	r0, [r4, #16]
   662bc:	cmp	r0, #0
   662c0:	bne	662f0 <fputs@plt+0x54f3c>
   662c4:	ldrb	r0, [r4, #5]
   662c8:	tst	r0, #8
   662cc:	bne	662e0 <fputs@plt+0x54f2c>
   662d0:	cmp	r1, #0
   662d4:	movweq	r1, #65	; 0x41
   662d8:	mov	r0, r1
   662dc:	pop	{r4, sl, fp, pc}
   662e0:	ldr	r0, [r4, #20]
   662e4:	ldr	r0, [r0]
   662e8:	ldr	r0, [r0, #4]
   662ec:	ldr	r0, [r0]
   662f0:	pop	{r4, sl, fp, lr}
   662f4:	b	65c00 <fputs@plt+0x5484c>
   662f8:	ldrb	r2, [r0]
   662fc:	add	r1, r2, #101	; 0x65
   66300:	uxtb	r1, r1
   66304:	cmp	r1, #1
   66308:	bhi	66324 <fputs@plt+0x54f70>
   6630c:	ldr	r0, [r0, #12]
   66310:	ldrb	r2, [r0]
   66314:	add	r1, r2, #101	; 0x65
   66318:	uxtb	r1, r1
   6631c:	cmp	r1, #2
   66320:	bcc	6630c <fputs@plt+0x54f58>
   66324:	cmp	r2, #157	; 0x9d
   66328:	mov	r1, #0
   6632c:	ldrbeq	r2, [r0, #38]	; 0x26
   66330:	sub	r3, r2, #132	; 0x84
   66334:	cmp	r3, #3
   66338:	bcc	6638c <fputs@plt+0x54fd8>
   6633c:	cmp	r2, #97	; 0x61
   66340:	beq	6638c <fputs@plt+0x54fd8>
   66344:	cmp	r2, #152	; 0x98
   66348:	bne	66388 <fputs@plt+0x54fd4>
   6634c:	ldrb	r2, [r0, #6]
   66350:	mov	r1, #1
   66354:	tst	r2, #16
   66358:	bne	6638c <fputs@plt+0x54fd8>
   6635c:	ldrsh	r2, [r0, #32]
   66360:	mov	r1, #0
   66364:	cmp	r2, #0
   66368:	blt	6638c <fputs@plt+0x54fd8>
   6636c:	ldr	r0, [r0, #44]	; 0x2c
   66370:	ldr	r0, [r0, #4]
   66374:	add	r0, r0, r2, lsl #4
   66378:	ldrb	r0, [r0, #12]
   6637c:	clz	r0, r0
   66380:	lsr	r1, r0, #5
   66384:	b	6638c <fputs@plt+0x54fd8>
   66388:	mov	r1, #1
   6638c:	mov	r0, r1
   66390:	bx	lr
   66394:	mov	r2, r0
   66398:	ldr	r0, [r0, #416]	; 0x1a0
   6639c:	mov	r3, #1
   663a0:	cmp	r0, #0
   663a4:	moveq	r0, r2
   663a8:	ldr	r2, [r0, #340]	; 0x154
   663ac:	tst	r2, r3, lsl r1
   663b0:	bxne	lr
   663b4:	lsl	r3, r3, r1
   663b8:	cmp	r1, #1
   663bc:	orr	r2, r2, r3
   663c0:	str	r2, [r0, #340]	; 0x154
   663c4:	add	r2, r0, r1, lsl #2
   663c8:	ldr	r3, [r0]
   663cc:	ldr	r3, [r3, #16]
   663d0:	add	r3, r3, r1, lsl #4
   663d4:	ldr	r3, [r3, #12]
   663d8:	ldr	r3, [r3]
   663dc:	str	r3, [r2, #344]	; 0x158
   663e0:	bne	663e8 <fputs@plt+0x55034>
   663e4:	b	26178 <fputs@plt+0x14dc4>
   663e8:	bx	lr
   663ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   663f0:	add	fp, sp, #24
   663f4:	sub	sp, sp, #24
   663f8:	ldr	r6, [r0, #8]
   663fc:	cmp	r1, #0
   66400:	mov	r4, r0
   66404:	mov	r0, #0
   66408:	str	r0, [sp, #20]
   6640c:	str	r0, [sp, #16]
   66410:	cmpne	r6, #0
   66414:	bne	66420 <fputs@plt+0x5506c>
   66418:	sub	sp, fp, #24
   6641c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66420:	ldrb	r7, [r1]
   66424:	mov	r9, r3
   66428:	mov	r8, r2
   6642c:	mov	r5, r1
   66430:	sub	r0, r7, #71	; 0x47
   66434:	cmp	r0, #12
   66438:	bhi	66498 <fputs@plt+0x550e4>
   6643c:	add	r1, pc, #0
   66440:	ldr	pc, [r1, r0, lsl #2]
   66444:	andeq	r6, r6, r0, lsl #10
   66448:	andeq	r6, r6, r8, lsr r5
   6644c:	andeq	r6, r6, r8, lsr #9
   66450:	muleq	r6, r8, r5
   66454:			; <UNDEFINED> instruction: 0x000665b4
   66458:	andeq	r6, r6, r8, ror r4
   6645c:	andeq	r6, r6, r8, ror r4
   66460:			; <UNDEFINED> instruction: 0x000664bc
   66464:			; <UNDEFINED> instruction: 0x000664bc
   66468:			; <UNDEFINED> instruction: 0x000664bc
   6646c:			; <UNDEFINED> instruction: 0x000664bc
   66470:			; <UNDEFINED> instruction: 0x000664bc
   66474:			; <UNDEFINED> instruction: 0x000664bc
   66478:	ldr	r1, [r5, #12]
   6647c:	add	r2, sp, #20
   66480:	mov	r0, r4
   66484:	bl	628d8 <fputs@plt+0x51524>
   66488:	mov	r2, r0
   6648c:	mov	r0, #0
   66490:	mov	r1, r7
   66494:	b	6664c <fputs@plt+0x55298>
   66498:	cmp	r7, #19
   6649c:	beq	66618 <fputs@plt+0x55264>
   664a0:	cmp	r7, #148	; 0x94
   664a4:	bne	66630 <fputs@plt+0x5527c>
   664a8:	mov	r0, #78	; 0x4e
   664ac:	cmp	r7, #73	; 0x49
   664b0:	mov	r9, #128	; 0x80
   664b4:	movweq	r0, #79	; 0x4f
   664b8:	mov	r7, r0
   664bc:	ldr	r1, [r5, #12]
   664c0:	add	r2, sp, #20
   664c4:	mov	r0, r4
   664c8:	bl	628d8 <fputs@plt+0x51524>
   664cc:	ldr	r1, [r5, #16]
   664d0:	mov	r6, r0
   664d4:	add	r2, sp, #16
   664d8:	mov	r0, r4
   664dc:	bl	628d8 <fputs@plt+0x51524>
   664e0:	ldr	r1, [r5, #12]
   664e4:	ldr	r2, [r5, #16]
   664e8:	str	r6, [sp]
   664ec:	stmib	sp, {r0, r8, r9}
   664f0:	mov	r0, r4
   664f4:	mov	r3, r7
   664f8:	bl	62a8c <fputs@plt+0x516d8>
   664fc:	b	6668c <fputs@plt+0x552d8>
   66500:	ldr	r1, [r5, #12]
   66504:	mov	r0, r4
   66508:	mov	r2, r8
   6650c:	mov	r3, r9
   66510:	bl	663ec <fputs@plt+0x55038>
   66514:	ldr	r0, [r4, #108]	; 0x6c
   66518:	mov	r2, r8
   6651c:	mov	r3, r9
   66520:	add	r0, r0, #1
   66524:	str	r0, [r4, #108]	; 0x6c
   66528:	mov	r0, r4
   6652c:	ldr	r1, [r5, #16]
   66530:	bl	663ec <fputs@plt+0x55038>
   66534:	b	66670 <fputs@plt+0x552bc>
   66538:	mov	r0, r6
   6653c:	bl	62b34 <fputs@plt+0x51780>
   66540:	ldr	r1, [r5, #12]
   66544:	mov	r7, r0
   66548:	eor	r3, r9, #16
   6654c:	mov	r0, r4
   66550:	mov	r2, r7
   66554:	bl	63e1c <fputs@plt+0x52a68>
   66558:	ldr	r0, [r4, #108]	; 0x6c
   6655c:	mov	r2, r8
   66560:	mov	r3, r9
   66564:	add	r0, r0, #1
   66568:	str	r0, [r4, #108]	; 0x6c
   6656c:	mov	r0, r4
   66570:	ldr	r1, [r5, #16]
   66574:	bl	663ec <fputs@plt+0x55038>
   66578:	ldr	r0, [r6, #24]
   6657c:	ldr	r1, [r0, #120]	; 0x78
   66580:	cmp	r1, #0
   66584:	beq	66660 <fputs@plt+0x552ac>
   66588:	ldr	r2, [r6, #32]!
   6658c:	mvn	r3, r7
   66590:	str	r2, [r1, r3, lsl #2]
   66594:	b	66664 <fputs@plt+0x552b0>
   66598:	mov	r0, r4
   6659c:	mov	r1, r5
   665a0:	mov	r2, r8
   665a4:	mov	r3, #1
   665a8:	str	r9, [sp]
   665ac:	bl	6677c <fputs@plt+0x553c8>
   665b0:	b	6668c <fputs@plt+0x552d8>
   665b4:	mov	r0, r6
   665b8:	bl	62b34 <fputs@plt+0x51780>
   665bc:	mov	r7, r0
   665c0:	cmp	r9, #0
   665c4:	mov	r3, r8
   665c8:	mov	r1, r5
   665cc:	moveq	r3, r0
   665d0:	mov	r0, r4
   665d4:	mov	r2, r7
   665d8:	bl	637ec <fputs@plt+0x52438>
   665dc:	mov	r0, #0
   665e0:	mov	r1, #13
   665e4:	mov	r2, #0
   665e8:	mov	r3, r8
   665ec:	str	r0, [sp]
   665f0:	mov	r0, r6
   665f4:	bl	4a1bc <fputs@plt+0x38e08>
   665f8:	ldr	r0, [r6, #24]
   665fc:	ldr	r1, [r0, #120]	; 0x78
   66600:	cmp	r1, #0
   66604:	beq	6667c <fputs@plt+0x552c8>
   66608:	ldr	r2, [r6, #32]!
   6660c:	mvn	r3, r7
   66610:	str	r2, [r1, r3, lsl #2]
   66614:	b	66680 <fputs@plt+0x552cc>
   66618:	ldr	r1, [r5, #12]
   6661c:	mov	r0, r4
   66620:	mov	r2, r8
   66624:	mov	r3, r9
   66628:	bl	63e1c <fputs@plt+0x52a68>
   6662c:	b	6668c <fputs@plt+0x552d8>
   66630:	mov	r0, r5
   66634:	bl	668f8 <fputs@plt+0x55544>
   66638:	cmp	r0, #0
   6663c:	beq	66740 <fputs@plt+0x5538c>
   66640:	mov	r0, #0
   66644:	mov	r1, #13
   66648:	mov	r2, #0
   6664c:	str	r0, [sp]
   66650:	mov	r0, r6
   66654:	mov	r3, r8
   66658:	bl	4a1bc <fputs@plt+0x38e08>
   6665c:	b	6668c <fputs@plt+0x552d8>
   66660:	add	r6, r6, #32
   66664:	ldr	r1, [r6]
   66668:	sub	r1, r1, #1
   6666c:	str	r1, [r0, #96]	; 0x60
   66670:	mov	r0, r4
   66674:	bl	62b90 <fputs@plt+0x517dc>
   66678:	b	6668c <fputs@plt+0x552d8>
   6667c:	add	r6, r6, #32
   66680:	ldr	r1, [r6]
   66684:	sub	r1, r1, #1
   66688:	str	r1, [r0, #96]	; 0x60
   6668c:	ldr	r0, [sp, #20]
   66690:	cmp	r0, #0
   66694:	beq	666e4 <fputs@plt+0x55330>
   66698:	ldrb	r1, [r4, #19]
   6669c:	cmp	r1, #7
   666a0:	bhi	666e4 <fputs@plt+0x55330>
   666a4:	add	r2, r4, #130	; 0x82
   666a8:	mov	r3, #0
   666ac:	ldr	r7, [r2, #6]
   666b0:	cmp	r7, r0
   666b4:	beq	666dc <fputs@plt+0x55328>
   666b8:	add	r3, r3, #1
   666bc:	add	r2, r2, #20
   666c0:	cmp	r3, #10
   666c4:	bcc	666ac <fputs@plt+0x552f8>
   666c8:	add	r2, r1, #1
   666cc:	add	r1, r4, r1, lsl #2
   666d0:	strb	r2, [r4, #19]
   666d4:	str	r0, [r1, #28]
   666d8:	b	666e4 <fputs@plt+0x55330>
   666dc:	mov	r0, #1
   666e0:	strb	r0, [r2]
   666e4:	ldr	r0, [sp, #16]
   666e8:	cmp	r0, #0
   666ec:	beq	66418 <fputs@plt+0x55064>
   666f0:	ldrb	r1, [r4, #19]
   666f4:	cmp	r1, #7
   666f8:	bhi	66418 <fputs@plt+0x55064>
   666fc:	add	r2, r4, #130	; 0x82
   66700:	mov	r3, #0
   66704:	ldr	r7, [r2, #6]
   66708:	cmp	r7, r0
   6670c:	beq	66734 <fputs@plt+0x55380>
   66710:	add	r3, r3, #1
   66714:	add	r2, r2, #20
   66718:	cmp	r3, #10
   6671c:	bcc	66704 <fputs@plt+0x55350>
   66720:	add	r2, r1, #1
   66724:	add	r1, r4, r1, lsl #2
   66728:	strb	r2, [r4, #19]
   6672c:	str	r0, [r1, #28]
   66730:	b	66418 <fputs@plt+0x55064>
   66734:	mov	r0, #1
   66738:	strb	r0, [r2]
   6673c:	b	66418 <fputs@plt+0x55064>
   66740:	mov	r0, r5
   66744:	bl	668b4 <fputs@plt+0x55500>
   66748:	cmp	r0, #0
   6674c:	bne	6668c <fputs@plt+0x552d8>
   66750:	add	r2, sp, #20
   66754:	mov	r0, r4
   66758:	mov	r1, r5
   6675c:	bl	628d8 <fputs@plt+0x51524>
   66760:	cmp	r9, #0
   66764:	mov	r2, r0
   66768:	mov	r0, r6
   6676c:	mov	r1, #45	; 0x2d
   66770:	movwne	r9, #1
   66774:	str	r9, [sp]
   66778:	b	66654 <fputs@plt+0x552a0>
   6677c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66780:	add	fp, sp, #28
   66784:	sub	sp, sp, #204	; 0xcc
   66788:	mov	sl, r0
   6678c:	mov	r0, #0
   66790:	mov	r9, r3
   66794:	add	ip, sp, #8
   66798:	mov	r8, r2
   6679c:	str	r0, [sp, #4]
   667a0:	mov	r2, ip
   667a4:	ldr	lr, [r1, #12]
   667a8:	ldm	lr!, {r0, r3, r4, r5, r6, r7}
   667ac:	stmia	r2!, {r0, r3, r4, r5, r6, r7}
   667b0:	ldm	lr, {r0, r3, r4, r5, r6, r7}
   667b4:	stm	r2, {r0, r3, r4, r5, r6, r7}
   667b8:	add	r0, sp, #108	; 0x6c
   667bc:	mov	r2, #81	; 0x51
   667c0:	str	r0, [fp, #-64]	; 0xffffffc0
   667c4:	mov	r0, #72	; 0x48
   667c8:	strb	r0, [fp, #-76]	; 0xffffffb4
   667cc:	add	r0, sp, #60	; 0x3c
   667d0:	str	r0, [fp, #-60]	; 0xffffffc4
   667d4:	mov	r0, #83	; 0x53
   667d8:	strb	r0, [sp, #108]	; 0x6c
   667dc:	str	ip, [sp, #120]	; 0x78
   667e0:	ldr	r0, [r1, #20]
   667e4:	ldr	r0, [r0, #4]
   667e8:	ldr	r1, [r0]
   667ec:	strb	r2, [sp, #60]	; 0x3c
   667f0:	str	ip, [sp, #72]	; 0x48
   667f4:	add	r2, sp, #4
   667f8:	str	r1, [sp, #124]	; 0x7c
   667fc:	mov	r1, ip
   66800:	ldr	r0, [r0, #20]
   66804:	str	r0, [sp, #76]	; 0x4c
   66808:	mov	r0, sl
   6680c:	bl	628d8 <fputs@plt+0x51524>
   66810:	str	r0, [sp, #36]	; 0x24
   66814:	mov	r1, #157	; 0x9d
   66818:	ldr	r3, [fp, #8]
   6681c:	mov	r2, r8
   66820:	cmp	r9, #0
   66824:	ldrb	r0, [sp, #8]
   66828:	strb	r1, [sp, #8]
   6682c:	sub	r1, fp, #76	; 0x4c
   66830:	strb	r0, [sp, #46]	; 0x2e
   66834:	ldr	r0, [sp, #12]
   66838:	bic	r0, r0, #4096	; 0x1000
   6683c:	str	r0, [sp, #12]
   66840:	mov	r0, sl
   66844:	beq	66850 <fputs@plt+0x5549c>
   66848:	bl	663ec <fputs@plt+0x55038>
   6684c:	b	66854 <fputs@plt+0x554a0>
   66850:	bl	63e1c <fputs@plt+0x52a68>
   66854:	ldr	r0, [sp, #4]
   66858:	cmp	r0, #0
   6685c:	beq	668ac <fputs@plt+0x554f8>
   66860:	ldrb	r1, [sl, #19]
   66864:	cmp	r1, #7
   66868:	bhi	668ac <fputs@plt+0x554f8>
   6686c:	add	r2, sl, #130	; 0x82
   66870:	mov	r3, #0
   66874:	ldr	r7, [r2, #6]
   66878:	cmp	r7, r0
   6687c:	beq	668a4 <fputs@plt+0x554f0>
   66880:	add	r3, r3, #1
   66884:	add	r2, r2, #20
   66888:	cmp	r3, #10
   6688c:	bcc	66874 <fputs@plt+0x554c0>
   66890:	add	r2, r1, #1
   66894:	add	r1, sl, r1, lsl #2
   66898:	strb	r2, [sl, #19]
   6689c:	str	r0, [r1, #28]
   668a0:	b	668ac <fputs@plt+0x554f8>
   668a4:	mov	r0, #1
   668a8:	strb	r0, [r2]
   668ac:	sub	sp, fp, #28
   668b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   668b4:	push	{r4, sl, fp, lr}
   668b8:	add	fp, sp, #8
   668bc:	sub	sp, sp, #8
   668c0:	mov	r4, #0
   668c4:	str	r4, [sp, #4]
   668c8:	ldrb	r1, [r0, #4]
   668cc:	tst	r1, #1
   668d0:	bne	668ec <fputs@plt+0x55538>
   668d4:	add	r1, sp, #4
   668d8:	bl	65c4c <fputs@plt+0x54898>
   668dc:	cmp	r0, #0
   668e0:	ldrne	r0, [sp, #4]
   668e4:	clzne	r0, r0
   668e8:	lsrne	r4, r0, #5
   668ec:	mov	r0, r4
   668f0:	sub	sp, fp, #8
   668f4:	pop	{r4, sl, fp, pc}
   668f8:	push	{r4, sl, fp, lr}
   668fc:	add	fp, sp, #8
   66900:	sub	sp, sp, #8
   66904:	mov	r4, #0
   66908:	str	r4, [sp, #4]
   6690c:	ldrb	r1, [r0, #4]
   66910:	tst	r1, #1
   66914:	bne	66934 <fputs@plt+0x55580>
   66918:	add	r1, sp, #4
   6691c:	bl	65c4c <fputs@plt+0x54898>
   66920:	cmp	r0, #0
   66924:	beq	66934 <fputs@plt+0x55580>
   66928:	ldr	r4, [sp, #4]
   6692c:	cmp	r4, #0
   66930:	movwne	r4, #1
   66934:	mov	r0, r4
   66938:	sub	sp, fp, #8
   6693c:	pop	{r4, sl, fp, pc}
   66940:	push	{r4, r5, r6, sl, fp, lr}
   66944:	add	fp, sp, #16
   66948:	sub	sp, sp, #8
   6694c:	ldr	r4, [r0]
   66950:	mov	r6, r0
   66954:	mov	r0, #0
   66958:	ldrb	r5, [r4, #149]	; 0x95
   6695c:	cmp	r5, #0
   66960:	bne	66970 <fputs@plt+0x555bc>
   66964:	ldrb	r5, [r6, #454]	; 0x1c6
   66968:	cmp	r5, #0
   6696c:	beq	66978 <fputs@plt+0x555c4>
   66970:	sub	sp, fp, #16
   66974:	pop	{r4, r5, r6, sl, fp, pc}
   66978:	ldr	ip, [r4, #296]	; 0x128
   6697c:	cmp	ip, #0
   66980:	beq	66970 <fputs@plt+0x555bc>
   66984:	ldr	r0, [r4, #300]	; 0x12c
   66988:	ldr	r4, [r6, #496]	; 0x1f0
   6698c:	ldr	r5, [fp, #8]
   66990:	str	r5, [sp]
   66994:	str	r4, [sp, #4]
   66998:	blx	ip
   6699c:	cmp	r0, #1
   669a0:	bne	669c4 <fputs@plt+0x55610>
   669a4:	movw	r1, #4572	; 0x11dc
   669a8:	mov	r0, r6
   669ac:	movt	r1, #9
   669b0:	bl	1d2fc <fputs@plt+0xbf48>
   669b4:	mov	r0, #23
   669b8:	str	r0, [r6, #12]
   669bc:	mov	r0, #1
   669c0:	b	66970 <fputs@plt+0x555bc>
   669c4:	orr	r1, r0, #2
   669c8:	cmp	r1, #2
   669cc:	beq	66970 <fputs@plt+0x555bc>
   669d0:	movw	r1, #4587	; 0x11eb
   669d4:	mov	r0, r6
   669d8:	movt	r1, #9
   669dc:	bl	1d2fc <fputs@plt+0xbf48>
   669e0:	mov	r0, #1
   669e4:	str	r0, [r6, #12]
   669e8:	b	66970 <fputs@plt+0x555bc>
   669ec:	push	{r4, r5, r6, r7, fp, lr}
   669f0:	add	fp, sp, #16
   669f4:	cmp	r1, #0
   669f8:	beq	66a44 <fputs@plt+0x55690>
   669fc:	ldr	r6, [r1]
   66a00:	cmp	r6, #0
   66a04:	beq	66a4c <fputs@plt+0x55698>
   66a08:	ldr	r5, [r1, #4]
   66a0c:	mov	r4, #0
   66a10:	adds	r2, r5, #1
   66a14:	adc	r3, r4, #0
   66a18:	bl	238bc <fputs@plt+0x12508>
   66a1c:	cmp	r0, #0
   66a20:	beq	66a50 <fputs@plt+0x5569c>
   66a24:	mov	r1, r6
   66a28:	mov	r2, r5
   66a2c:	mov	r7, r0
   66a30:	bl	1121c <memcpy@plt>
   66a34:	mov	r0, #0
   66a38:	mov	r4, r7
   66a3c:	strb	r0, [r7, r5]
   66a40:	b	66a50 <fputs@plt+0x5569c>
   66a44:	mov	r4, #0
   66a48:	b	66a58 <fputs@plt+0x556a4>
   66a4c:	mov	r4, #0
   66a50:	mov	r0, r4
   66a54:	bl	66a60 <fputs@plt+0x556ac>
   66a58:	mov	r0, r4
   66a5c:	pop	{r4, r5, r6, r7, fp, pc}
   66a60:	cmp	r0, #0
   66a64:	beq	66a84 <fputs@plt+0x556d0>
   66a68:	ldrb	ip, [r0]
   66a6c:	cmp	ip, #90	; 0x5a
   66a70:	bgt	66a88 <fputs@plt+0x556d4>
   66a74:	cmp	ip, #34	; 0x22
   66a78:	beq	66a9c <fputs@plt+0x556e8>
   66a7c:	cmp	ip, #39	; 0x27
   66a80:	beq	66a9c <fputs@plt+0x556e8>
   66a84:	bx	lr
   66a88:	cmp	ip, #96	; 0x60
   66a8c:	beq	66a9c <fputs@plt+0x556e8>
   66a90:	cmp	ip, #91	; 0x5b
   66a94:	bxne	lr
   66a98:	mov	ip, #93	; 0x5d
   66a9c:	mov	r3, #1
   66aa0:	mov	r2, r0
   66aa4:	b	66abc <fputs@plt+0x55708>
   66aa8:	strb	ip, [r2]
   66aac:	b	66ab4 <fputs@plt+0x55700>
   66ab0:	strb	r1, [r2]
   66ab4:	add	r2, r2, #1
   66ab8:	add	r3, r3, #1
   66abc:	ldrb	r1, [r0, r3]
   66ac0:	cmp	r1, ip
   66ac4:	bne	66ab0 <fputs@plt+0x556fc>
   66ac8:	add	r3, r3, #1
   66acc:	ldrb	r1, [r0, r3]
   66ad0:	cmp	r1, ip
   66ad4:	beq	66aa8 <fputs@plt+0x556f4>
   66ad8:	mov	r0, #0
   66adc:	strb	r0, [r2]
   66ae0:	bx	lr
   66ae4:	push	{r4, r5, fp, lr}
   66ae8:	add	fp, sp, #8
   66aec:	mov	r4, r1
   66af0:	ldr	r1, [r2, #4]
   66af4:	mov	r5, r0
   66af8:	ldr	r0, [r0]
   66afc:	cmp	r1, #0
   66b00:	beq	66b28 <fputs@plt+0x55774>
   66b04:	ldrb	r1, [r0, #149]	; 0x95
   66b08:	cmp	r1, #0
   66b0c:	beq	66b34 <fputs@plt+0x55780>
   66b10:	movw	r1, #4741	; 0x1285
   66b14:	mov	r0, r5
   66b18:	movt	r1, #9
   66b1c:	bl	1d2fc <fputs@plt+0xbf48>
   66b20:	mvn	r0, #0
   66b24:	pop	{r4, r5, fp, pc}
   66b28:	ldrb	r0, [r0, #148]	; 0x94
   66b2c:	str	r4, [r3]
   66b30:	pop	{r4, r5, fp, pc}
   66b34:	mov	r1, r4
   66b38:	str	r2, [r3]
   66b3c:	bl	66bdc <fputs@plt+0x55828>
   66b40:	cmn	r0, #1
   66b44:	popgt	{r4, r5, fp, pc}
   66b48:	movw	r1, #4758	; 0x1296
   66b4c:	mov	r0, r5
   66b50:	mov	r2, r4
   66b54:	movt	r1, #9
   66b58:	bl	1d2fc <fputs@plt+0xbf48>
   66b5c:	mvn	r0, #0
   66b60:	pop	{r4, r5, fp, pc}
   66b64:	push	{r4, r5, r6, sl, fp, lr}
   66b68:	add	fp, sp, #16
   66b6c:	mov	r6, r0
   66b70:	ldr	r0, [r0]
   66b74:	mov	r5, r1
   66b78:	mov	r4, #0
   66b7c:	ldrb	r1, [r0, #149]	; 0x95
   66b80:	cmp	r1, #0
   66b84:	bne	66bd4 <fputs@plt+0x55820>
   66b88:	ldrb	r1, [r6, #18]
   66b8c:	cmp	r1, #0
   66b90:	bne	66bd4 <fputs@plt+0x55820>
   66b94:	ldrb	r0, [r0, #25]
   66b98:	tst	r0, #8
   66b9c:	bne	66bd4 <fputs@plt+0x55820>
   66ba0:	movw	r1, #4778	; 0x12aa
   66ba4:	mov	r0, r5
   66ba8:	mov	r2, #7
   66bac:	movt	r1, #9
   66bb0:	bl	1343c <fputs@plt+0x2088>
   66bb4:	cmp	r0, #0
   66bb8:	bne	66bd4 <fputs@plt+0x55820>
   66bbc:	movw	r1, #4786	; 0x12b2
   66bc0:	mov	r0, r6
   66bc4:	mov	r2, r5
   66bc8:	movt	r1, #9
   66bcc:	bl	1d2fc <fputs@plt+0xbf48>
   66bd0:	mov	r4, #1
   66bd4:	mov	r0, r4
   66bd8:	pop	{r4, r5, r6, sl, fp, pc}
   66bdc:	push	{r4, r5, r6, sl, fp, lr}
   66be0:	add	fp, sp, #16
   66be4:	mov	r4, r0
   66be8:	bl	669ec <fputs@plt+0x55638>
   66bec:	mov	r5, r0
   66bf0:	mov	r0, r4
   66bf4:	mov	r1, r5
   66bf8:	bl	21560 <fputs@plt+0x101ac>
   66bfc:	mov	r6, r0
   66c00:	mov	r0, r4
   66c04:	mov	r1, r5
   66c08:	bl	13ce4 <fputs@plt+0x2930>
   66c0c:	mov	r0, r6
   66c10:	pop	{r4, r5, r6, sl, fp, pc}
   66c14:	push	{r4, r5, r6, sl, fp, lr}
   66c18:	add	fp, sp, #16
   66c1c:	mov	r6, r0
   66c20:	ldrh	r0, [r0, #52]	; 0x34
   66c24:	cmp	r0, #0
   66c28:	beq	66c70 <fputs@plt+0x558bc>
   66c2c:	ldr	r1, [r6, #12]
   66c30:	ldr	r3, [r6, #4]
   66c34:	mov	r2, #0
   66c38:	mov	r4, #0
   66c3c:	ldr	r1, [r1, #4]
   66c40:	ldrsh	r5, [r3]
   66c44:	add	r4, r4, #1
   66c48:	add	r3, r3, #2
   66c4c:	cmp	r5, #0
   66c50:	addge	r5, r1, r5, lsl #4
   66c54:	ldrbge	r5, [r5, #14]
   66c58:	movlt	r5, #1
   66c5c:	cmp	r4, r0
   66c60:	add	r2, r5, r2
   66c64:	bcc	66c40 <fputs@plt+0x5588c>
   66c68:	lsl	r0, r2, #2
   66c6c:	b	66c74 <fputs@plt+0x558c0>
   66c70:	mov	r0, #0
   66c74:	mov	r1, #0
   66c78:	bl	47bb0 <fputs@plt+0x367fc>
   66c7c:	strh	r0, [r6, #48]	; 0x30
   66c80:	pop	{r4, r5, r6, sl, fp, pc}
   66c84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66c88:	add	fp, sp, #28
   66c8c:	sub	sp, sp, #4
   66c90:	ldr	sl, [r0]
   66c94:	mov	r6, r0
   66c98:	mov	r2, #0
   66c9c:	mov	r4, r1
   66ca0:	mov	r8, #0
   66ca4:	ldr	r5, [sl, #24]
   66ca8:	bic	r0, r5, #68	; 0x44
   66cac:	orr	r0, r0, #64	; 0x40
   66cb0:	str	r0, [sl, #24]
   66cb4:	mov	r0, r6
   66cb8:	bl	6905c <fputs@plt+0x57ca8>
   66cbc:	ldr	r0, [r6, #68]	; 0x44
   66cc0:	cmp	r0, #0
   66cc4:	beq	66cd4 <fputs@plt+0x55920>
   66cc8:	mov	r0, r8
   66ccc:	sub	sp, fp, #28
   66cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66cd4:	mov	r7, r4
   66cd8:	ldr	r4, [r4, #48]	; 0x30
   66cdc:	cmp	r4, #0
   66ce0:	bne	66cd4 <fputs@plt+0x55920>
   66ce4:	cmp	sl, #0
   66ce8:	str	r5, [sl, #24]
   66cec:	beq	66d04 <fputs@plt+0x55950>
   66cf0:	mov	r0, sl
   66cf4:	mov	r2, #72	; 0x48
   66cf8:	mov	r3, #0
   66cfc:	bl	238bc <fputs@plt+0x12508>
   66d00:	b	66d10 <fputs@plt+0x5595c>
   66d04:	mov	r0, #72	; 0x48
   66d08:	mov	r1, #0
   66d0c:	bl	142d0 <fputs@plt+0x2f1c>
   66d10:	mov	r4, r0
   66d14:	cmp	r0, #0
   66d18:	beq	66cc8 <fputs@plt+0x55914>
   66d1c:	add	r9, r4, #4
   66d20:	mov	r1, #0
   66d24:	mov	r2, #68	; 0x44
   66d28:	mov	r8, #0
   66d2c:	mov	r0, r9
   66d30:	bl	11174 <memset@plt>
   66d34:	movw	r0, #1
   66d38:	str	r8, [r4]
   66d3c:	add	r2, r4, #34	; 0x22
   66d40:	mov	r3, r9
   66d44:	movt	r0, #200	; 0xc8
   66d48:	str	r0, [r4, #36]	; 0x24
   66d4c:	mov	r0, r6
   66d50:	ldr	r1, [r7]
   66d54:	bl	6a4d0 <fputs@plt+0x5911c>
   66d58:	mov	r0, r6
   66d5c:	mov	r1, r4
   66d60:	mov	r2, r7
   66d64:	bl	6b22c <fputs@plt+0x59e78>
   66d68:	movw	r0, #65535	; 0xffff
   66d6c:	strh	r0, [r4, #32]
   66d70:	ldrb	r0, [sl, #69]	; 0x45
   66d74:	cmp	r0, #0
   66d78:	beq	66d8c <fputs@plt+0x559d8>
   66d7c:	mov	r0, sl
   66d80:	mov	r1, r4
   66d84:	bl	13a8c <fputs@plt+0x26d8>
   66d88:	b	66cc8 <fputs@plt+0x55914>
   66d8c:	mov	r8, r4
   66d90:	b	66cc8 <fputs@plt+0x55914>
   66d94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   66d98:	add	fp, sp, #24
   66d9c:	sub	sp, sp, #8
   66da0:	ldr	r6, [r1, #20]
   66da4:	mov	r5, r2
   66da8:	mov	r4, r0
   66dac:	cmp	r6, #0
   66db0:	bne	66e34 <fputs@plt+0x55a80>
   66db4:	ldrsh	r0, [r1, #34]	; 0x22
   66db8:	ldr	r8, [r4]
   66dbc:	mov	r7, r1
   66dc0:	add	r0, r0, #1
   66dc4:	asr	r1, r0, #31
   66dc8:	bl	142d0 <fputs@plt+0x2f1c>
   66dcc:	cmp	r0, #0
   66dd0:	beq	66e94 <fputs@plt+0x55ae0>
   66dd4:	ldrsh	r1, [r7, #34]	; 0x22
   66dd8:	mov	r6, r0
   66ddc:	mov	r0, #0
   66de0:	cmp	r1, #1
   66de4:	mov	r1, #0
   66de8:	blt	66e10 <fputs@plt+0x55a5c>
   66dec:	mov	r1, #0
   66df0:	ldr	r2, [r7, #4]
   66df4:	add	r2, r2, r1, lsl #4
   66df8:	ldrb	r2, [r2, #13]
   66dfc:	strb	r2, [r6, r1]
   66e00:	add	r1, r1, #1
   66e04:	ldrsh	r2, [r7, #34]	; 0x22
   66e08:	cmp	r1, r2
   66e0c:	blt	66df0 <fputs@plt+0x55a3c>
   66e10:	subs	r2, r1, #1
   66e14:	strb	r0, [r6, r1]
   66e18:	blt	66e30 <fputs@plt+0x55a7c>
   66e1c:	add	r1, r6, r1
   66e20:	ldrb	r1, [r1, #-1]
   66e24:	cmp	r1, #65	; 0x41
   66e28:	mov	r1, r2
   66e2c:	beq	66e10 <fputs@plt+0x55a5c>
   66e30:	str	r6, [r7, #20]
   66e34:	mov	r0, r6
   66e38:	bl	111f8 <strlen@plt>
   66e3c:	bic	r7, r0, #-1073741824	; 0xc0000000
   66e40:	cmp	r7, #0
   66e44:	beq	66ecc <fputs@plt+0x55b18>
   66e48:	cmp	r5, #0
   66e4c:	beq	66e78 <fputs@plt+0x55ac4>
   66e50:	mov	r0, #0
   66e54:	mov	r1, #48	; 0x30
   66e58:	mov	r2, r5
   66e5c:	mov	r3, r7
   66e60:	str	r0, [sp]
   66e64:	mov	r0, r4
   66e68:	bl	4a1bc <fputs@plt+0x38e08>
   66e6c:	mov	r1, r0
   66e70:	mov	r0, r4
   66e74:	b	66e80 <fputs@plt+0x55acc>
   66e78:	mov	r0, r4
   66e7c:	mvn	r1, #0
   66e80:	mov	r2, r6
   66e84:	mov	r3, r7
   66e88:	sub	sp, fp, #24
   66e8c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   66e90:	b	1d530 <fputs@plt+0xc17c>
   66e94:	ldrb	r0, [r8, #69]	; 0x45
   66e98:	cmp	r0, #0
   66e9c:	bne	66ecc <fputs@plt+0x55b18>
   66ea0:	ldrb	r0, [r8, #70]	; 0x46
   66ea4:	cmp	r0, #0
   66ea8:	bne	66ecc <fputs@plt+0x55b18>
   66eac:	mov	r0, #1
   66eb0:	strb	r0, [r8, #69]	; 0x45
   66eb4:	ldr	r1, [r8, #164]	; 0xa4
   66eb8:	cmp	r1, #1
   66ebc:	strge	r0, [r8, #248]	; 0xf8
   66ec0:	ldr	r0, [r8, #256]	; 0x100
   66ec4:	add	r0, r0, #1
   66ec8:	str	r0, [r8, #256]	; 0x100
   66ecc:	sub	sp, fp, #24
   66ed0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   66ed4:	sub	sp, sp, #8
   66ed8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   66edc:	add	fp, sp, #24
   66ee0:	sub	sp, sp, #112	; 0x70
   66ee4:	mov	r4, r0
   66ee8:	mov	r0, #0
   66eec:	str	r3, [fp, #12]
   66ef0:	str	r2, [fp, #8]
   66ef4:	str	r0, [fp, #-32]	; 0xffffffe0
   66ef8:	ldr	r0, [r4, #68]	; 0x44
   66efc:	cmp	r0, #0
   66f00:	bne	66f9c <fputs@plt+0x55be8>
   66f04:	ldr	r5, [r4]
   66f08:	add	r2, fp, #8
   66f0c:	str	r2, [fp, #-28]	; 0xffffffe4
   66f10:	mov	r0, r5
   66f14:	bl	26054 <fputs@plt+0x14ca0>
   66f18:	cmp	r0, #0
   66f1c:	beq	66f9c <fputs@plt+0x55be8>
   66f20:	mov	r6, r0
   66f24:	ldrb	r0, [r4, #18]
   66f28:	add	r7, r4, #444	; 0x1bc
   66f2c:	mov	r8, sp
   66f30:	mov	r2, #100	; 0x64
   66f34:	mov	r1, r7
   66f38:	add	r0, r0, #1
   66f3c:	strb	r0, [r4, #18]
   66f40:	mov	r0, r8
   66f44:	bl	1121c <memcpy@plt>
   66f48:	mov	r0, r7
   66f4c:	mov	r1, #0
   66f50:	mov	r2, #100	; 0x64
   66f54:	bl	11174 <memset@plt>
   66f58:	sub	r2, fp, #32
   66f5c:	mov	r0, r4
   66f60:	mov	r1, r6
   66f64:	bl	1f568 <fputs@plt+0xe1b4>
   66f68:	ldr	r1, [fp, #-32]	; 0xffffffe0
   66f6c:	mov	r0, r5
   66f70:	bl	13ce4 <fputs@plt+0x2930>
   66f74:	mov	r0, r5
   66f78:	mov	r1, r6
   66f7c:	bl	13ce4 <fputs@plt+0x2930>
   66f80:	mov	r0, r7
   66f84:	mov	r1, r8
   66f88:	mov	r2, #100	; 0x64
   66f8c:	bl	1121c <memcpy@plt>
   66f90:	ldrb	r0, [r4, #18]
   66f94:	sub	r0, r0, #1
   66f98:	strb	r0, [r4, #18]
   66f9c:	sub	sp, fp, #24
   66fa0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   66fa4:	add	sp, sp, #8
   66fa8:	bx	lr
   66fac:	push	{r4, r5, r6, sl, fp, lr}
   66fb0:	add	fp, sp, #16
   66fb4:	sub	sp, sp, #8
   66fb8:	mov	r5, r2
   66fbc:	mov	r2, r1
   66fc0:	mov	r6, #0
   66fc4:	mov	r1, #123	; 0x7b
   66fc8:	mov	r3, #0
   66fcc:	mov	r4, r0
   66fd0:	str	r6, [sp]
   66fd4:	bl	4a1bc <fputs@plt+0x38e08>
   66fd8:	mov	r1, r0
   66fdc:	mov	r0, r4
   66fe0:	mov	r2, r5
   66fe4:	mvn	r3, #0
   66fe8:	bl	1d530 <fputs@plt+0xc17c>
   66fec:	ldr	ip, [r4]
   66ff0:	ldr	r1, [ip, #20]
   66ff4:	cmp	r1, #1
   66ff8:	blt	67044 <fputs@plt+0x55c90>
   66ffc:	ldr	r2, [r4, #96]	; 0x60
   67000:	mov	r3, #1
   67004:	cmp	r6, #1
   67008:	beq	67030 <fputs@plt+0x55c7c>
   6700c:	ldr	r5, [ip, #16]
   67010:	add	r5, r5, r6, lsl #4
   67014:	ldr	r5, [r5, #4]
   67018:	ldrb	r5, [r5, #9]
   6701c:	cmp	r5, #0
   67020:	ldrne	r0, [r4, #100]	; 0x64
   67024:	lslne	r5, r3, r6
   67028:	orrne	r0, r0, r5
   6702c:	strne	r0, [r4, #100]	; 0x64
   67030:	orr	r2, r2, r3, lsl r6
   67034:	add	r6, r6, #1
   67038:	cmp	r6, r1
   6703c:	blt	67004 <fputs@plt+0x55c50>
   67040:	str	r2, [r4, #96]	; 0x60
   67044:	sub	sp, fp, #16
   67048:	pop	{r4, r5, r6, sl, fp, pc}
   6704c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   67050:	add	fp, sp, #24
   67054:	sub	sp, sp, #8
   67058:	mov	r6, #0
   6705c:	mov	r8, r3
   67060:	mov	r4, r2
   67064:	mov	r7, r1
   67068:	mov	r5, r0
   6706c:	cmp	r2, #0
   67070:	str	r6, [sp, #4]
   67074:	beq	670a4 <fputs@plt+0x55cf0>
   67078:	cmp	r7, #132	; 0x84
   6707c:	bne	6709c <fputs@plt+0x55ce8>
   67080:	ldr	r0, [r4]
   67084:	cmp	r0, #0
   67088:	beq	6709c <fputs@plt+0x55ce8>
   6708c:	add	r1, sp, #4
   67090:	bl	475e4 <fputs@plt+0x36230>
   67094:	cmp	r0, #0
   67098:	bne	670a4 <fputs@plt+0x55cf0>
   6709c:	ldr	r0, [r4, #4]
   670a0:	add	r6, r0, #1
   670a4:	add	r2, r6, #48	; 0x30
   670a8:	mov	r0, r5
   670ac:	mov	r3, #0
   670b0:	bl	238bc <fputs@plt+0x12508>
   670b4:	mov	r5, r0
   670b8:	cmp	r0, #0
   670bc:	beq	6719c <fputs@plt+0x55de8>
   670c0:	vmov.i32	q8, #0	; 0x00000000
   670c4:	mov	r0, #34	; 0x22
   670c8:	mov	r1, r5
   670cc:	cmp	r4, #0
   670d0:	vst1.32	{d16-d17}, [r1], r0
   670d4:	mov	r0, r5
   670d8:	strb	r7, [r0], #32
   670dc:	vst1.32	{d16-d17}, [r0]
   670e0:	add	r0, r5, #16
   670e4:	vst1.32	{d16-d17}, [r0]
   670e8:	movw	r0, #65535	; 0xffff
   670ec:	strh	r0, [r1]
   670f0:	beq	67194 <fputs@plt+0x55de0>
   670f4:	cmp	r6, #0
   670f8:	beq	67160 <fputs@plt+0x55dac>
   670fc:	add	r7, r5, #48	; 0x30
   67100:	mov	r9, #0
   67104:	mov	r0, #0
   67108:	str	r7, [r5, #8]
   6710c:	ldr	r2, [r4, #4]
   67110:	cmp	r2, #0
   67114:	beq	67128 <fputs@plt+0x55d74>
   67118:	ldr	r1, [r4]
   6711c:	mov	r0, r7
   67120:	bl	1121c <memcpy@plt>
   67124:	ldr	r0, [r4, #4]
   67128:	cmp	r8, #0
   6712c:	strb	r9, [r7, r0]
   67130:	beq	67194 <fputs@plt+0x55de0>
   67134:	cmp	r6, #3
   67138:	blt	67194 <fputs@plt+0x55de0>
   6713c:	ldr	r0, [r4]
   67140:	ldrb	r4, [r0]
   67144:	cmp	r4, #90	; 0x5a
   67148:	bgt	67170 <fputs@plt+0x55dbc>
   6714c:	cmp	r4, #34	; 0x22
   67150:	beq	6717c <fputs@plt+0x55dc8>
   67154:	cmp	r4, #39	; 0x27
   67158:	beq	6717c <fputs@plt+0x55dc8>
   6715c:	b	67194 <fputs@plt+0x55de0>
   67160:	ldr	r1, [sp, #4]
   67164:	mov	r0, #1024	; 0x400
   67168:	stmib	r5, {r0, r1}
   6716c:	b	67194 <fputs@plt+0x55de0>
   67170:	cmp	r4, #96	; 0x60
   67174:	cmpne	r4, #91	; 0x5b
   67178:	bne	67194 <fputs@plt+0x55de0>
   6717c:	ldr	r0, [r5, #8]
   67180:	bl	66a60 <fputs@plt+0x556ac>
   67184:	cmp	r4, #34	; 0x22
   67188:	ldreq	r0, [r5, #4]
   6718c:	orreq	r0, r0, #64	; 0x40
   67190:	streq	r0, [r5, #4]
   67194:	mov	r0, #1
   67198:	str	r0, [r5, #24]
   6719c:	mov	r0, r5
   671a0:	sub	sp, fp, #24
   671a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   671a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   671ac:	add	fp, sp, #24
   671b0:	mov	r4, r1
   671b4:	ldrh	r1, [r1, #52]	; 0x34
   671b8:	mov	r6, #0
   671bc:	cmp	r1, r2
   671c0:	bge	67274 <fputs@plt+0x55ec0>
   671c4:	mov	r5, r2
   671c8:	rsb	r8, r2, r2, lsl #3
   671cc:	cmp	r0, #0
   671d0:	beq	671e4 <fputs@plt+0x55e30>
   671d4:	asr	r3, r8, #31
   671d8:	mov	r2, r8
   671dc:	bl	238bc <fputs@plt+0x12508>
   671e0:	b	671f0 <fputs@plt+0x55e3c>
   671e4:	asr	r1, r8, #31
   671e8:	mov	r0, r8
   671ec:	bl	142d0 <fputs@plt+0x2f1c>
   671f0:	mov	r7, r0
   671f4:	cmp	r0, #0
   671f8:	beq	67270 <fputs@plt+0x55ebc>
   671fc:	mov	r0, r7
   67200:	mov	r1, #0
   67204:	mov	r2, r8
   67208:	mov	r6, #0
   6720c:	bl	11174 <memset@plt>
   67210:	ldrh	r0, [r4, #52]	; 0x34
   67214:	ldr	r1, [r4, #32]
   67218:	lsl	r2, r0, #2
   6721c:	mov	r0, r7
   67220:	bl	1121c <memcpy@plt>
   67224:	str	r7, [r4, #32]
   67228:	add	r7, r7, r5, lsl #2
   6722c:	ldrh	r0, [r4, #52]	; 0x34
   67230:	ldr	r1, [r4, #4]
   67234:	lsl	r2, r0, #1
   67238:	mov	r0, r7
   6723c:	bl	1121c <memcpy@plt>
   67240:	str	r7, [r4, #4]
   67244:	add	r7, r7, r5, lsl #1
   67248:	ldr	r1, [r4, #28]
   6724c:	ldrh	r2, [r4, #52]	; 0x34
   67250:	mov	r0, r7
   67254:	bl	1121c <memcpy@plt>
   67258:	str	r7, [r4, #28]
   6725c:	strh	r5, [r4, #52]	; 0x34
   67260:	ldrb	r0, [r4, #55]	; 0x37
   67264:	orr	r0, r0, #16
   67268:	strb	r0, [r4, #55]	; 0x37
   6726c:	b	67274 <fputs@plt+0x55ec0>
   67270:	mov	r6, #7
   67274:	mov	r0, r6
   67278:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6727c:	push	{r4, r5, r6, sl, fp, lr}
   67280:	add	fp, sp, #16
   67284:	sub	sp, sp, #32
   67288:	cmp	r1, #0
   6728c:	beq	672cc <fputs@plt+0x55f18>
   67290:	mov	r4, r0
   67294:	ldr	r0, [r0]
   67298:	mov	r5, r1
   6729c:	ldr	r1, [r1, #24]
   672a0:	ldr	r2, [r0]
   672a4:	ldr	r3, [r0, #464]	; 0x1d0
   672a8:	ldr	r2, [r2, #104]	; 0x68
   672ac:	add	r1, r3, r1
   672b0:	cmp	r2, r1
   672b4:	bge	672d4 <fputs@plt+0x55f20>
   672b8:	movw	r1, #5099	; 0x13eb
   672bc:	movt	r1, #9
   672c0:	bl	1d2fc <fputs@plt+0xbf48>
   672c4:	mov	r0, #1
   672c8:	b	67384 <fputs@plt+0x55fd0>
   672cc:	mov	r0, #0
   672d0:	b	67384 <fputs@plt+0x55fd0>
   672d4:	str	r1, [r0, #464]	; 0x1d0
   672d8:	movw	r1, #61437	; 0xeffd
   672dc:	ldrh	r6, [r4, #28]
   672e0:	and	r1, r6, r1
   672e4:	strh	r1, [r4, #28]
   672e8:	movw	r1, #29688	; 0x73f8
   672ec:	movt	r1, #6
   672f0:	stmib	sp, {r0, r1}
   672f4:	movw	r0, #31040	; 0x7940
   672f8:	mov	r1, r5
   672fc:	movt	r0, #6
   67300:	str	r0, [sp, #12]
   67304:	mov	r0, #0
   67308:	str	r0, [sp, #16]
   6730c:	str	r0, [sp, #20]
   67310:	strb	r0, [sp, #24]
   67314:	add	r0, sp, #4
   67318:	str	r4, [sp, #28]
   6731c:	bl	64de0 <fputs@plt+0x53a2c>
   67320:	ldr	r1, [r4]
   67324:	ldr	r0, [r5, #24]
   67328:	ldr	r2, [r1, #464]	; 0x1d0
   6732c:	sub	r0, r2, r0
   67330:	str	r0, [r1, #464]	; 0x1d0
   67334:	movw	r0, #4098	; 0x1002
   67338:	ldr	r1, [r4, #24]
   6733c:	cmp	r1, #0
   67340:	bgt	67354 <fputs@plt+0x55fa0>
   67344:	ldr	r1, [sp, #4]
   67348:	ldr	r1, [r1, #68]	; 0x44
   6734c:	cmp	r1, #1
   67350:	blt	67360 <fputs@plt+0x55fac>
   67354:	ldr	r1, [r5, #4]
   67358:	orr	r1, r1, #8
   6735c:	str	r1, [r5, #4]
   67360:	ldrh	r2, [r4, #28]
   67364:	and	r1, r6, r0
   67368:	ldr	r0, [r5, #4]
   6736c:	tst	r2, #2
   67370:	orr	r1, r2, r1
   67374:	orrne	r0, r0, #2
   67378:	strne	r0, [r5, #4]
   6737c:	strh	r1, [r4, #28]
   67380:	ubfx	r0, r0, #3, #1
   67384:	sub	sp, fp, #16
   67388:	pop	{r4, r5, r6, sl, fp, pc}
   6738c:	push	{r4, r5, r6, r7, fp, lr}
   67390:	add	fp, sp, #16
   67394:	mov	r5, r0
   67398:	mov	r0, #0
   6739c:	cmp	r1, #0
   673a0:	beq	673f4 <fputs@plt+0x56040>
   673a4:	mov	r4, r1
   673a8:	ldr	r1, [r1]
   673ac:	cmp	r1, #1
   673b0:	poplt	{r4, r5, r6, r7, fp, pc}
   673b4:	mov	r6, #0
   673b8:	mov	r7, #0
   673bc:	b	673d8 <fputs@plt+0x56024>
   673c0:	ldr	r0, [r4]
   673c4:	add	r7, r7, #1
   673c8:	add	r6, r6, #20
   673cc:	cmp	r7, r0
   673d0:	movge	r0, #0
   673d4:	popge	{r4, r5, r6, r7, fp, pc}
   673d8:	ldr	r0, [r4, #4]
   673dc:	ldr	r1, [r0, r6]
   673e0:	mov	r0, r5
   673e4:	bl	6727c <fputs@plt+0x55ec8>
   673e8:	cmp	r0, #0
   673ec:	beq	673c0 <fputs@plt+0x5600c>
   673f0:	mov	r0, #2
   673f4:	pop	{r4, r5, r6, r7, fp, pc}
   673f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   673fc:	add	fp, sp, #28
   67400:	sub	sp, sp, #4
   67404:	vpush	{d8-d9}
   67408:	sub	sp, sp, #80	; 0x50
   6740c:	mov	r4, r0
   67410:	ldr	r0, [r1, #4]
   67414:	mov	r5, #1
   67418:	tst	r0, #4
   6741c:	bne	677a4 <fputs@plt+0x563f0>
   67420:	ldr	r8, [r4, #24]
   67424:	mov	r6, r1
   67428:	orr	r1, r0, #4
   6742c:	ldr	r7, [r8]
   67430:	str	r1, [r6, #4]
   67434:	ldrb	r1, [r6]
   67438:	cmp	r1, #118	; 0x76
   6743c:	ble	67490 <fputs@plt+0x560dc>
   67440:	cmp	r1, #134	; 0x86
   67444:	bgt	674f0 <fputs@plt+0x5613c>
   67448:	cmp	r1, #119	; 0x77
   6744c:	beq	674a8 <fputs@plt+0x560f4>
   67450:	cmp	r1, #122	; 0x7a
   67454:	bne	67684 <fputs@plt+0x562d0>
   67458:	movw	r2, #5147	; 0x141b
   6745c:	mov	r0, r7
   67460:	mov	r1, r8
   67464:	mov	r3, #32
   67468:	movt	r2, #9
   6746c:	bl	68c1c <fputs@plt+0x57868>
   67470:	ldr	r0, [r6, #16]
   67474:	mov	r1, #0
   67478:	ldrb	r2, [r0]
   6747c:	cmp	r2, #27
   67480:	bne	676a8 <fputs@plt+0x562f4>
   67484:	mov	r5, r6
   67488:	mov	r2, r0
   6748c:	b	676b8 <fputs@plt+0x56304>
   67490:	cmp	r1, #20
   67494:	beq	674a8 <fputs@plt+0x560f4>
   67498:	cmp	r1, #27
   6749c:	beq	67650 <fputs@plt+0x5629c>
   674a0:	cmp	r1, #75	; 0x4b
   674a4:	bne	67684 <fputs@plt+0x562d0>
   674a8:	tst	r0, #2048	; 0x800
   674ac:	beq	67684 <fputs@plt+0x562d0>
   674b0:	ldr	r5, [r8, #20]
   674b4:	movw	r2, #5402	; 0x151a
   674b8:	mov	r0, r7
   674bc:	mov	r1, r8
   674c0:	mov	r3, #52	; 0x34
   674c4:	movt	r2, #9
   674c8:	bl	68c1c <fputs@plt+0x57868>
   674cc:	ldr	r1, [r6, #20]
   674d0:	mov	r0, r4
   674d4:	bl	64ea0 <fputs@plt+0x53aec>
   674d8:	ldr	r0, [r8, #20]
   674dc:	cmp	r5, r0
   674e0:	ldrne	r0, [r6, #4]
   674e4:	orrne	r0, r0, #32
   674e8:	strne	r0, [r6, #4]
   674ec:	b	67684 <fputs@plt+0x562d0>
   674f0:	cmp	r1, #135	; 0x87
   674f4:	beq	6766c <fputs@plt+0x562b8>
   674f8:	cmp	r1, #151	; 0x97
   674fc:	bne	67684 <fputs@plt+0x562d0>
   67500:	ldr	r0, [r6, #20]
   67504:	mov	r1, #0
   67508:	movw	r2, #5288	; 0x14a8
   6750c:	mov	r3, #16
   67510:	str	r1, [sp, #28]
   67514:	mov	r1, #0
   67518:	movt	r2, #9
   6751c:	str	r1, [sp, #32]
   67520:	cmp	r0, #0
   67524:	str	r0, [sp, #24]
   67528:	ldrne	r1, [r0]
   6752c:	ldr	r0, [r7]
   67530:	ldrb	sl, [r0, #66]	; 0x42
   67534:	strne	r1, [sp, #32]
   67538:	mov	r0, r7
   6753c:	mov	r1, r8
   67540:	bl	68c1c <fputs@plt+0x57868>
   67544:	ldr	r9, [r6, #8]
   67548:	cmp	r9, #0
   6754c:	beq	67560 <fputs@plt+0x561ac>
   67550:	mov	r0, r9
   67554:	bl	111f8 <strlen@plt>
   67558:	bic	r0, r0, #-1073741824	; 0xc0000000
   6755c:	str	r0, [sp, #28]
   67560:	ldr	r0, [r7]
   67564:	ldr	r2, [sp, #32]
   67568:	mov	r1, #0
   6756c:	mov	r3, sl
   67570:	str	r1, [sp]
   67574:	mov	r1, r9
   67578:	bl	2107c <fputs@plt+0xfcc8>
   6757c:	cmp	r0, #0
   67580:	beq	676d8 <fputs@plt+0x56324>
   67584:	ldr	r1, [r0, #16]
   67588:	str	r9, [sp, #12]
   6758c:	str	r0, [sp, #20]
   67590:	str	r1, [sp, #16]
   67594:	ldrb	r1, [r0, #3]
   67598:	tst	r1, #4
   6759c:	beq	67748 <fputs@plt+0x56394>
   675a0:	ldr	r1, [r6, #4]
   675a4:	orr	r1, r1, #266240	; 0x41000
   675a8:	str	r1, [r6, #4]
   675ac:	ldr	r1, [sp, #32]
   675b0:	cmp	r1, #2
   675b4:	bne	67730 <fputs@plt+0x5637c>
   675b8:	ldr	r0, [sp, #24]
   675bc:	movw	r1, #0
   675c0:	mov	r2, #0
   675c4:	movt	r1, #49136	; 0xbff0
   675c8:	ldr	r0, [r0, #4]
   675cc:	ldr	r0, [r0, #20]
   675d0:	str	r1, [sp, #52]	; 0x34
   675d4:	str	r2, [sp, #48]	; 0x30
   675d8:	ldrb	r1, [r0]
   675dc:	cmp	r1, #133	; 0x85
   675e0:	bne	67624 <fputs@plt+0x56270>
   675e4:	ldr	r9, [r0, #8]
   675e8:	cmp	r9, #0
   675ec:	beq	675fc <fputs@plt+0x56248>
   675f0:	mov	r0, r9
   675f4:	bl	111f8 <strlen@plt>
   675f8:	bic	r2, r0, #-1073741824	; 0xc0000000
   675fc:	add	r1, sp, #48	; 0x30
   67600:	mov	r0, r9
   67604:	mov	r3, #1
   67608:	bl	344a8 <fputs@plt+0x230f4>
   6760c:	vldr	d16, [sp, #48]	; 0x30
   67610:	ldr	r0, [sp, #20]
   67614:	vmov.f64	d17, #112	; 0x3f800000  1.0
   67618:	vcmpe.f64	d16, d17
   6761c:	vmrs	APSR_nzcv, fpscr
   67620:	ble	678e4 <fputs@plt+0x56530>
   67624:	mvn	r0, #0
   67628:	str	r0, [r6, #28]
   6762c:	movw	r1, #5164	; 0x142c
   67630:	mov	r0, r7
   67634:	movt	r1, #9
   67638:	bl	1d2fc <fputs@plt+0xbf48>
   6763c:	ldr	r1, [r8, #24]
   67640:	ldr	r0, [sp, #20]
   67644:	add	r1, r1, #1
   67648:	str	r1, [r8, #24]
   6764c:	b	67748 <fputs@plt+0x56394>
   67650:	ldr	r3, [r6, #8]
   67654:	mov	r0, r7
   67658:	mov	r1, #0
   6765c:	mov	r2, #0
   67660:	str	r8, [sp]
   67664:	str	r6, [sp, #4]
   67668:	b	676d0 <fputs@plt+0x5631c>
   6766c:	movw	r2, #5413	; 0x1525
   67670:	mov	r0, r7
   67674:	mov	r1, r8
   67678:	mov	r3, #52	; 0x34
   6767c:	movt	r2, #9
   67680:	bl	68c1c <fputs@plt+0x57868>
   67684:	ldr	r0, [r7, #68]	; 0x44
   67688:	mov	r5, #2
   6768c:	cmp	r0, #0
   67690:	bne	677a4 <fputs@plt+0x563f0>
   67694:	ldr	r0, [r7]
   67698:	ldrb	r5, [r0, #69]	; 0x45
   6769c:	cmp	r5, #0
   676a0:	movwne	r5, #2
   676a4:	b	677a4 <fputs@plt+0x563f0>
   676a8:	ldr	r1, [r6, #12]
   676ac:	ldr	r2, [r0, #16]
   676b0:	mov	r5, r0
   676b4:	ldr	r1, [r1, #8]
   676b8:	ldr	r0, [r5, #12]
   676bc:	ldr	r3, [r2, #8]
   676c0:	ldr	r2, [r0, #8]
   676c4:	str	r8, [sp]
   676c8:	str	r6, [sp, #4]
   676cc:	mov	r0, r7
   676d0:	bl	68214 <fputs@plt+0x56e60>
   676d4:	b	677a8 <fputs@plt+0x563f4>
   676d8:	ldr	r0, [r7]
   676dc:	mov	r1, #0
   676e0:	mvn	r2, #1
   676e4:	mov	r3, sl
   676e8:	str	r1, [sp]
   676ec:	mov	r1, r9
   676f0:	bl	2107c <fputs@plt+0xfcc8>
   676f4:	cmp	r0, #0
   676f8:	beq	6781c <fputs@plt+0x56468>
   676fc:	movw	r1, #5357	; 0x14ed
   67700:	movt	r1, #9
   67704:	ldr	r2, [sp, #28]
   67708:	mov	r0, r7
   6770c:	mov	r3, r9
   67710:	bl	1d2fc <fputs@plt+0xbf48>
   67714:	ldr	r0, [r8, #24]
   67718:	add	r0, r0, #1
   6771c:	str	r0, [r8, #24]
   67720:	ldr	r1, [sp, #24]
   67724:	mov	r0, r4
   67728:	bl	65064 <fputs@plt+0x53cb0>
   6772c:	b	677a4 <fputs@plt+0x563f0>
   67730:	ldr	r1, [r0, #20]
   67734:	ldrb	r2, [r1]
   67738:	mov	r1, #125829120	; 0x7800000
   6773c:	cmp	r2, #117	; 0x75
   67740:	moveq	r1, #8388608	; 0x800000
   67744:	str	r1, [r6, #28]
   67748:	ldr	r3, [r0, #20]
   6774c:	mov	r9, r0
   67750:	mov	r0, #0
   67754:	mov	r1, #31
   67758:	mov	r2, #0
   6775c:	str	r0, [sp]
   67760:	mov	r0, r7
   67764:	bl	66940 <fputs@plt+0x5558c>
   67768:	cmp	r0, #0
   6776c:	beq	677b8 <fputs@plt+0x56404>
   67770:	cmp	r0, #1
   67774:	bne	6779c <fputs@plt+0x563e8>
   67778:	ldr	r0, [sp, #20]
   6777c:	movw	r1, #5235	; 0x1473
   67780:	movt	r1, #9
   67784:	ldr	r2, [r0, #20]
   67788:	mov	r0, r7
   6778c:	bl	1d2fc <fputs@plt+0xbf48>
   67790:	ldr	r0, [r8, #24]
   67794:	add	r0, r0, #1
   67798:	str	r0, [r8, #24]
   6779c:	mov	r0, #101	; 0x65
   677a0:	strb	r0, [r6]
   677a4:	mov	r0, r5
   677a8:	sub	sp, fp, #48	; 0x30
   677ac:	vpop	{d8-d9}
   677b0:	add	sp, sp, #4
   677b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   677b8:	ldrh	r0, [r9, #2]
   677bc:	tst	r0, #10240	; 0x2800
   677c0:	ldrne	r1, [r6, #4]
   677c4:	orrne	r1, r1, #524288	; 0x80000
   677c8:	strne	r1, [r6, #4]
   677cc:	tst	r0, #2048	; 0x800
   677d0:	bne	677ec <fputs@plt+0x56438>
   677d4:	movw	r2, #5270	; 0x1496
   677d8:	mov	r0, r7
   677dc:	mov	r1, r8
   677e0:	mov	r3, #32
   677e4:	movt	r2, #9
   677e8:	bl	68c1c <fputs@plt+0x57868>
   677ec:	ldr	r0, [sp, #16]
   677f0:	cmp	r0, #0
   677f4:	beq	67720 <fputs@plt+0x5636c>
   677f8:	ldrh	r0, [r8, #28]
   677fc:	tst	r0, #1
   67800:	bne	67838 <fputs@plt+0x56484>
   67804:	ldr	r2, [sp, #28]
   67808:	ldr	r3, [sp, #12]
   6780c:	movw	r1, #5298	; 0x14b2
   67810:	mov	r0, r7
   67814:	movt	r1, #9
   67818:	b	67710 <fputs@plt+0x5635c>
   6781c:	ldr	r0, [r7]
   67820:	ldrb	r0, [r0, #149]	; 0x95
   67824:	cmp	r0, #0
   67828:	bne	67720 <fputs@plt+0x5636c>
   6782c:	movw	r1, #5334	; 0x14d6
   67830:	movt	r1, #9
   67834:	b	67704 <fputs@plt+0x56350>
   67838:	movw	r1, #65534	; 0xfffe
   6783c:	and	r0, r0, r1
   67840:	ldr	r1, [sp, #24]
   67844:	strh	r0, [r8, #28]
   67848:	mov	r0, r4
   6784c:	bl	65064 <fputs@plt+0x53cb0>
   67850:	movw	sl, #36828	; 0x8fdc
   67854:	mov	r0, #153	; 0x99
   67858:	mov	r7, #0
   6785c:	vmov.i32	q4, #0	; 0x00000000
   67860:	add	r9, sp, #48	; 0x30
   67864:	mov	r4, r8
   67868:	movt	sl, #6
   6786c:	strb	r0, [r6]
   67870:	strb	r7, [r6, #38]	; 0x26
   67874:	ldr	r0, [r4, #4]
   67878:	mov	r1, r9
   6787c:	mov	r2, #20
   67880:	str	r7, [sp, #64]	; 0x40
   67884:	vst1.64	{d8-d9}, [r1], r2
   67888:	str	r7, [r1]
   6788c:	add	r1, sp, #36	; 0x24
   67890:	str	r1, [sp, #72]	; 0x48
   67894:	str	sl, [sp, #52]	; 0x34
   67898:	str	r0, [sp, #36]	; 0x24
   6789c:	str	r7, [sp, #40]	; 0x28
   678a0:	str	r7, [sp, #44]	; 0x2c
   678a4:	mov	r0, r9
   678a8:	ldr	r1, [r6, #20]
   678ac:	bl	65064 <fputs@plt+0x53cb0>
   678b0:	ldr	r0, [sp, #40]	; 0x28
   678b4:	cmp	r0, #0
   678b8:	bgt	67908 <fputs@plt+0x56554>
   678bc:	ldr	r0, [sp, #44]	; 0x2c
   678c0:	cmp	r0, #0
   678c4:	beq	67908 <fputs@plt+0x56554>
   678c8:	ldrb	r0, [r6, #38]	; 0x26
   678cc:	add	r0, r0, #1
   678d0:	strb	r0, [r6, #38]	; 0x26
   678d4:	ldr	r4, [r4, #16]
   678d8:	cmp	r4, #0
   678dc:	bne	67874 <fputs@plt+0x564c0>
   678e0:	b	67924 <fputs@plt+0x56570>
   678e4:	vldr	d17, [pc, #76]	; 67938 <fputs@plt+0x56584>
   678e8:	vmul.f64	d16, d16, d17
   678ec:	vcvt.s32.f64	s0, d16
   678f0:	vcvt.s32.f64	s2, d16
   678f4:	vmov	r1, s2
   678f8:	vstr	s0, [r6, #28]
   678fc:	cmn	r1, #1
   67900:	bgt	67748 <fputs@plt+0x56394>
   67904:	b	6762c <fputs@plt+0x56278>
   67908:	ldr	r1, [sp, #20]
   6790c:	ldrh	r0, [r4, #28]
   67910:	ldrh	r1, [r1, #2]
   67914:	and	r1, r1, #4096	; 0x1000
   67918:	orr	r0, r1, r0
   6791c:	orr	r0, r0, #2
   67920:	strh	r0, [r4, #28]
   67924:	ldrh	r0, [r8, #28]
   67928:	orr	r0, r0, #1
   6792c:	strh	r0, [r8, #28]
   67930:	b	677a4 <fputs@plt+0x563f0>
   67934:	nop	{0}
   67938:	andeq	r0, r0, r0
   6793c:	movmi	r0, r0
   67940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67944:	add	fp, sp, #28
   67948:	sub	sp, sp, #4
   6794c:	vpush	{d8-d9}
   67950:	sub	sp, sp, #112	; 0x70
   67954:	mov	r6, r1
   67958:	ldr	r1, [r1, #8]
   6795c:	mov	r9, #1
   67960:	tst	r1, #4
   67964:	bne	67e00 <fputs@plt+0x56a4c>
   67968:	ldr	r4, [r0]
   6796c:	ldr	r2, [r0, #24]
   67970:	tst	r1, #32
   67974:	ldr	r0, [r4]
   67978:	str	r0, [sp, #40]	; 0x28
   6797c:	bne	679b4 <fputs@plt+0x56600>
   67980:	mov	r0, r4
   67984:	mov	r1, r6
   67988:	bl	6905c <fputs@plt+0x57ca8>
   6798c:	ldr	r0, [r4, #68]	; 0x44
   67990:	mov	r9, #2
   67994:	cmp	r0, #0
   67998:	bne	67e00 <fputs@plt+0x56a4c>
   6799c:	ldr	r0, [sp, #40]	; 0x28
   679a0:	mov	r9, #2
   679a4:	ldrb	r0, [r0, #69]	; 0x45
   679a8:	cmp	r0, #0
   679ac:	movweq	r9, #1
   679b0:	b	67e00 <fputs@plt+0x56a4c>
   679b4:	orr	r0, r1, #4
   679b8:	mov	r5, r6
   679bc:	vmov.i32	q4, #0	; 0x00000000
   679c0:	mov	sl, r4
   679c4:	str	r2, [sp, #32]
   679c8:	str	r0, [r5, #8]!
   679cc:	add	r0, sp, #44	; 0x2c
   679d0:	add	r1, r0, #16
   679d4:	add	r4, r0, #4
   679d8:	ldr	r8, [r5, #40]	; 0x28
   679dc:	vst1.32	{d8-d9}, [r1]
   679e0:	vst1.32	{d8-d9}, [r4]
   679e4:	str	sl, [sp, #44]	; 0x2c
   679e8:	ldr	r1, [r5, #48]	; 0x30
   679ec:	cmp	r8, #0
   679f0:	mov	r7, r8
   679f4:	movwne	r7, #1
   679f8:	bl	6727c <fputs@plt+0x55ec8>
   679fc:	mov	r9, #2
   67a00:	cmp	r0, #0
   67a04:	bne	67e00 <fputs@plt+0x56a4c>
   67a08:	add	r0, sp, #80	; 0x50
   67a0c:	mov	r1, #0
   67a10:	add	r0, r0, #12
   67a14:	str	r1, [sp, #24]
   67a18:	str	r0, [sp, #36]	; 0x24
   67a1c:	add	r0, sp, #44	; 0x2c
   67a20:	stmib	sp, {r6, r8}
   67a24:	str	r4, [sp, #16]
   67a28:	str	r7, [sp, #20]
   67a2c:	ldr	r1, [r6, #60]	; 0x3c
   67a30:	bl	6727c <fputs@plt+0x55ec8>
   67a34:	cmp	r0, #0
   67a38:	bne	67e00 <fputs@plt+0x56a4c>
   67a3c:	ldrb	r1, [r5, #1]
   67a40:	ldr	r0, [r6, #28]
   67a44:	tst	r1, #128	; 0x80
   67a48:	beq	67a60 <fputs@plt+0x566ac>
   67a4c:	ldr	r1, [r6, #44]	; 0x2c
   67a50:	ldr	r2, [r0, #28]
   67a54:	str	r1, [r2, #44]	; 0x2c
   67a58:	mov	r1, #0
   67a5c:	str	r1, [r6, #44]	; 0x2c
   67a60:	ldr	r1, [r0]
   67a64:	str	r5, [sp, #28]
   67a68:	cmp	r1, #1
   67a6c:	blt	67b74 <fputs@plt+0x567c0>
   67a70:	ldr	r5, [sp, #32]
   67a74:	mov	r9, #0
   67a78:	mov	r4, sl
   67a7c:	add	r1, r9, r9, lsl #3
   67a80:	add	r8, r0, r1, lsl #3
   67a84:	ldr	r1, [r8, #28]
   67a88:	cmp	r1, #0
   67a8c:	beq	67b60 <fputs@plt+0x567ac>
   67a90:	ldr	sl, [r4, #496]	; 0x1f0
   67a94:	mov	r7, #0
   67a98:	cmp	r5, #0
   67a9c:	beq	67abc <fputs@plt+0x56708>
   67aa0:	mov	r0, r5
   67aa4:	ldr	r2, [r0, #16]
   67aa8:	ldr	r0, [r0, #20]
   67aac:	add	r7, r0, r7
   67ab0:	cmp	r2, #0
   67ab4:	mov	r0, r2
   67ab8:	bne	67aa4 <fputs@plt+0x566f0>
   67abc:	ldr	r0, [r8, #16]
   67ac0:	mov	r2, #0
   67ac4:	cmp	r0, #0
   67ac8:	strne	r0, [r4, #496]	; 0x1f0
   67acc:	ldr	r0, [sp, #36]	; 0x24
   67ad0:	str	r2, [r0]
   67ad4:	str	r2, [r0, #4]
   67ad8:	str	r2, [r0, #8]
   67adc:	movw	r0, #31040	; 0x7940
   67ae0:	movt	r0, #6
   67ae4:	str	r0, [sp, #88]	; 0x58
   67ae8:	movw	r0, #29688	; 0x73f8
   67aec:	movt	r0, #6
   67af0:	str	r0, [sp, #84]	; 0x54
   67af4:	add	r0, sp, #80	; 0x50
   67af8:	str	r4, [sp, #80]	; 0x50
   67afc:	str	r5, [sp, #104]	; 0x68
   67b00:	bl	64ea0 <fputs@plt+0x53aec>
   67b04:	str	sl, [r4, #496]	; 0x1f0
   67b08:	ldr	r0, [r4, #68]	; 0x44
   67b0c:	cmp	r0, #0
   67b10:	ldreq	r0, [sp, #40]	; 0x28
   67b14:	ldrbeq	r0, [r0, #69]	; 0x45
   67b18:	cmpeq	r0, #0
   67b1c:	bne	67dfc <fputs@plt+0x56a48>
   67b20:	cmp	r5, #0
   67b24:	beq	67b44 <fputs@plt+0x56790>
   67b28:	mov	r0, r5
   67b2c:	ldr	r1, [r0, #16]
   67b30:	ldr	r0, [r0, #20]
   67b34:	sub	r7, r7, r0
   67b38:	cmp	r1, #0
   67b3c:	mov	r0, r1
   67b40:	bne	67b2c <fputs@plt+0x56778>
   67b44:	ldrb	r0, [r8, #45]	; 0x2d
   67b48:	cmp	r7, #0
   67b4c:	movwne	r7, #1
   67b50:	and	r0, r0, #247	; 0xf7
   67b54:	orr	r0, r0, r7, lsl #3
   67b58:	strb	r0, [r8, #45]	; 0x2d
   67b5c:	ldr	r0, [r6, #28]
   67b60:	ldr	r1, [r0]
   67b64:	add	r9, r9, #1
   67b68:	cmp	r9, r1
   67b6c:	blt	67a7c <fputs@plt+0x566c8>
   67b70:	b	67b7c <fputs@plt+0x567c8>
   67b74:	ldr	r5, [sp, #32]
   67b78:	mov	r4, sl
   67b7c:	str	r0, [sp, #48]	; 0x30
   67b80:	mov	r0, #1
   67b84:	add	r8, sp, #44	; 0x2c
   67b88:	strh	r0, [sp, #72]	; 0x48
   67b8c:	str	r5, [sp, #60]	; 0x3c
   67b90:	mov	r0, r8
   67b94:	ldr	r1, [r6]
   67b98:	bl	6738c <fputs@plt+0x55fd8>
   67b9c:	cmp	r0, #0
   67ba0:	bne	67dfc <fputs@plt+0x56a48>
   67ba4:	ldrh	r0, [sp, #72]	; 0x48
   67ba8:	ldr	r5, [r6, #36]	; 0x24
   67bac:	mov	r9, #2
   67bb0:	tst	r0, #2
   67bb4:	cmpeq	r5, #0
   67bb8:	beq	67bd8 <fputs@plt+0x56824>
   67bbc:	ldr	r2, [sp, #28]
   67bc0:	and	r0, r0, #4096	; 0x1000
   67bc4:	ldr	r1, [r2]
   67bc8:	orr	r0, r1, r0
   67bcc:	orr	r0, r0, #8
   67bd0:	str	r0, [r2]
   67bd4:	b	67be4 <fputs@plt+0x56830>
   67bd8:	movw	r1, #65534	; 0xfffe
   67bdc:	and	r0, r0, r1
   67be0:	strh	r0, [sp, #72]	; 0x48
   67be4:	ldr	r1, [r6, #40]	; 0x28
   67be8:	cmp	r5, #0
   67bec:	bne	67bf8 <fputs@plt+0x56844>
   67bf0:	cmp	r1, #0
   67bf4:	bne	67dec <fputs@plt+0x56a38>
   67bf8:	ldr	r0, [r6]
   67bfc:	str	r0, [sp, #52]	; 0x34
   67c00:	mov	r0, r8
   67c04:	bl	6727c <fputs@plt+0x55ec8>
   67c08:	cmp	r0, #0
   67c0c:	bne	67e00 <fputs@plt+0x56a4c>
   67c10:	ldr	r1, [r6, #32]
   67c14:	mov	r0, r8
   67c18:	bl	6727c <fputs@plt+0x55ec8>
   67c1c:	cmp	r0, #0
   67c20:	bne	67e00 <fputs@plt+0x56a4c>
   67c24:	ldr	r0, [r6, #28]
   67c28:	str	r4, [sp, #12]
   67c2c:	ldr	r1, [r0]
   67c30:	cmp	r1, #1
   67c34:	blt	67c7c <fputs@plt+0x568c8>
   67c38:	mov	r7, #0
   67c3c:	mov	r4, #0
   67c40:	add	r1, r0, r7
   67c44:	ldrb	r2, [r1, #45]	; 0x2d
   67c48:	tst	r2, #4
   67c4c:	beq	67c68 <fputs@plt+0x568b4>
   67c50:	ldr	r1, [r1, #72]	; 0x48
   67c54:	mov	r0, r8
   67c58:	bl	6738c <fputs@plt+0x55fd8>
   67c5c:	cmp	r0, #0
   67c60:	bne	67e00 <fputs@plt+0x56a4c>
   67c64:	ldr	r0, [r6, #28]
   67c68:	ldr	r1, [r0]
   67c6c:	add	r4, r4, #1
   67c70:	add	r7, r7, #72	; 0x48
   67c74:	cmp	r4, r1
   67c78:	blt	67c40 <fputs@plt+0x5688c>
   67c7c:	mov	r1, #0
   67c80:	str	r1, [sp, #60]	; 0x3c
   67c84:	ldrh	r1, [sp, #72]	; 0x48
   67c88:	orr	r1, r1, #1
   67c8c:	strh	r1, [sp, #72]	; 0x48
   67c90:	ldr	r1, [sp, #28]
   67c94:	ldrb	r1, [r1, #1]
   67c98:	tst	r1, #128	; 0x80
   67c9c:	beq	67cb4 <fputs@plt+0x56900>
   67ca0:	ldr	r0, [r0, #28]
   67ca4:	ldr	r1, [r0, #44]	; 0x2c
   67ca8:	str	r1, [r6, #44]	; 0x2c
   67cac:	mov	r1, #0
   67cb0:	str	r1, [r0, #44]	; 0x2c
   67cb4:	ldr	r0, [sp, #20]
   67cb8:	ldr	r7, [sp, #24]
   67cbc:	ldr	r4, [sp, #12]
   67cc0:	cmp	r7, r0
   67cc4:	bcc	67ce8 <fputs@plt+0x56934>
   67cc8:	ldr	r2, [r6, #44]	; 0x2c
   67ccc:	movw	r3, #5710	; 0x164e
   67cd0:	mov	r0, r8
   67cd4:	mov	r1, r6
   67cd8:	movt	r3, #9
   67cdc:	bl	691b4 <fputs@plt+0x57e00>
   67ce0:	cmp	r0, #0
   67ce4:	bne	67e00 <fputs@plt+0x56a4c>
   67ce8:	ldr	r0, [sp, #40]	; 0x28
   67cec:	ldrb	r0, [r0, #69]	; 0x45
   67cf0:	cmp	r0, #0
   67cf4:	bne	67e00 <fputs@plt+0x56a4c>
   67cf8:	cmp	r5, #0
   67cfc:	beq	67d60 <fputs@plt+0x569ac>
   67d00:	movw	r3, #5716	; 0x1654
   67d04:	mov	r0, r8
   67d08:	mov	r1, r6
   67d0c:	mov	r2, r5
   67d10:	movt	r3, #9
   67d14:	bl	691b4 <fputs@plt+0x57e00>
   67d18:	cmp	r0, #0
   67d1c:	ldreq	r0, [sp, #40]	; 0x28
   67d20:	ldrbeq	r0, [r0, #69]	; 0x45
   67d24:	cmpeq	r0, #0
   67d28:	bne	67e00 <fputs@plt+0x56a4c>
   67d2c:	ldr	r0, [r5]
   67d30:	cmp	r0, #1
   67d34:	blt	67d60 <fputs@plt+0x569ac>
   67d38:	ldr	r1, [r5, #4]
   67d3c:	mov	r2, #0
   67d40:	ldr	r3, [r1]
   67d44:	ldrb	r3, [r3, #4]
   67d48:	tst	r3, #2
   67d4c:	bne	67de0 <fputs@plt+0x56a2c>
   67d50:	add	r2, r2, #1
   67d54:	add	r1, r1, #20
   67d58:	cmp	r2, r0
   67d5c:	blt	67d40 <fputs@plt+0x5698c>
   67d60:	ldr	r0, [r6, #52]	; 0x34
   67d64:	cmp	r0, #0
   67d68:	beq	67d84 <fputs@plt+0x569d0>
   67d6c:	ldr	r1, [r0]
   67d70:	ldr	r2, [r6]
   67d74:	ldr	r1, [r1]
   67d78:	ldr	r2, [r2]
   67d7c:	cmp	r2, r1
   67d80:	bne	67e58 <fputs@plt+0x56aa4>
   67d84:	ldr	r6, [r6, #48]	; 0x30
   67d88:	mov	sl, r4
   67d8c:	cmp	r6, #0
   67d90:	beq	67e14 <fputs@plt+0x56a60>
   67d94:	mov	r5, r6
   67d98:	ldr	r4, [sp, #16]
   67d9c:	mov	r1, #12
   67da0:	ldr	r0, [r5, #8]!
   67da4:	orr	r0, r0, #4
   67da8:	str	r0, [r5]
   67dac:	mov	r0, r4
   67db0:	vst1.32	{d8-d9}, [r0], r1
   67db4:	vst1.32	{d8-d9}, [r0]
   67db8:	str	sl, [sp, #44]	; 0x2c
   67dbc:	mov	r0, r8
   67dc0:	ldr	r1, [r5, #48]	; 0x30
   67dc4:	bl	6727c <fputs@plt+0x55ec8>
   67dc8:	add	r7, r7, #1
   67dcc:	cmp	r0, #0
   67dd0:	mov	r0, r8
   67dd4:	str	r7, [sp, #24]
   67dd8:	beq	67a2c <fputs@plt+0x56678>
   67ddc:	b	67e00 <fputs@plt+0x56a4c>
   67de0:	movw	r1, #5722	; 0x165a
   67de4:	movt	r1, #9
   67de8:	b	67df4 <fputs@plt+0x56a40>
   67dec:	movw	r1, #5666	; 0x1622
   67df0:	movt	r1, #9
   67df4:	mov	r0, r4
   67df8:	bl	1d2fc <fputs@plt+0xbf48>
   67dfc:	mov	r9, #2
   67e00:	mov	r0, r9
   67e04:	sub	sp, fp, #48	; 0x30
   67e08:	vpop	{d8-d9}
   67e0c:	add	sp, sp, #4
   67e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67e14:	ldr	r0, [sp, #8]
   67e18:	mov	r9, #1
   67e1c:	cmp	r0, #0
   67e20:	beq	67e00 <fputs@plt+0x56a4c>
   67e24:	ldr	r7, [sp, #4]
   67e28:	ldr	r6, [r7, #44]	; 0x2c
   67e2c:	cmp	r6, #0
   67e30:	beq	67e00 <fputs@plt+0x56a4c>
   67e34:	ldr	r5, [sl]
   67e38:	ldr	r0, [r6]
   67e3c:	ldr	r1, [r5, #100]	; 0x64
   67e40:	cmp	r0, r1
   67e44:	ble	67e98 <fputs@plt+0x56ae4>
   67e48:	movw	r1, #6574	; 0x19ae
   67e4c:	mov	r0, sl
   67e50:	movt	r1, #9
   67e54:	b	67df8 <fputs@plt+0x56a44>
   67e58:	ldrb	r1, [r0, #9]
   67e5c:	tst	r1, #1
   67e60:	bne	67e8c <fputs@plt+0x56ad8>
   67e64:	ldrb	r0, [r0, #4]
   67e68:	sub	r0, r0, #116	; 0x74
   67e6c:	uxtb	r1, r0
   67e70:	cmp	r1, #2
   67e74:	bhi	67efc <fputs@plt+0x56b48>
   67e78:	movw	r1, #63368	; 0xf788
   67e7c:	sxtb	r0, r0
   67e80:	movt	r1, #8
   67e84:	ldr	r2, [r1, r0, lsl #2]
   67e88:	b	67f04 <fputs@plt+0x56b50>
   67e8c:	movw	r1, #6413	; 0x190d
   67e90:	movt	r1, #9
   67e94:	b	67df4 <fputs@plt+0x56a40>
   67e98:	cmp	r0, #1
   67e9c:	blt	67ecc <fputs@plt+0x56b18>
   67ea0:	mov	r1, #0
   67ea4:	mov	r2, #13
   67ea8:	ldr	r0, [r6, #4]
   67eac:	add	r1, r1, #1
   67eb0:	ldrb	r3, [r0, r2]
   67eb4:	and	r3, r3, #254	; 0xfe
   67eb8:	strb	r3, [r0, r2]
   67ebc:	add	r2, r2, #20
   67ec0:	ldr	r0, [r6]
   67ec4:	cmp	r1, r0
   67ec8:	blt	67ea8 <fputs@plt+0x56af4>
   67ecc:	mov	r8, #0
   67ed0:	str	r8, [r7, #52]	; 0x34
   67ed4:	ldr	r1, [r7, #48]	; 0x30
   67ed8:	cmp	r1, #0
   67edc:	beq	67f18 <fputs@plt+0x56b64>
   67ee0:	str	r7, [r1, #52]	; 0x34
   67ee4:	mov	sl, r1
   67ee8:	ldr	r1, [r1, #48]	; 0x30
   67eec:	mov	r7, sl
   67ef0:	cmp	r1, #0
   67ef4:	bne	67ee0 <fputs@plt+0x56b2c>
   67ef8:	b	67f1c <fputs@plt+0x56b68>
   67efc:	movw	r2, #6568	; 0x19a8
   67f00:	movt	r2, #9
   67f04:	movw	r1, #6459	; 0x193b
   67f08:	mov	r0, r4
   67f0c:	movt	r1, #9
   67f10:	bl	1d2fc <fputs@plt+0xbf48>
   67f14:	b	67dfc <fputs@plt+0x56a48>
   67f18:	mov	sl, r7
   67f1c:	add	r1, sp, #80	; 0x50
   67f20:	mvn	r4, #0
   67f24:	vmov.i32	q4, #0	; 0x00000000
   67f28:	str	r5, [sp, #40]	; 0x28
   67f2c:	str	r6, [sp, #32]
   67f30:	add	r1, r1, #12
   67f34:	str	r1, [sp, #16]
   67f38:	cmp	r0, #1
   67f3c:	blt	681b0 <fputs@plt+0x56dfc>
   67f40:	ldr	r0, [sl]
   67f44:	ldr	r5, [r6, #4]
   67f48:	mov	r9, #0
   67f4c:	str	r0, [sp, #36]	; 0x24
   67f50:	mov	r0, #0
   67f54:	str	r0, [sp, #20]
   67f58:	b	67f68 <fputs@plt+0x56bb4>
   67f5c:	mov	r0, #1
   67f60:	str	r0, [sp, #20]
   67f64:	b	68184 <fputs@plt+0x56dd0>
   67f68:	str	r4, [sp, #76]	; 0x4c
   67f6c:	ldrb	r0, [r5, #13]
   67f70:	tst	r0, #1
   67f74:	bne	68188 <fputs@plt+0x56dd4>
   67f78:	ldr	r0, [r5]
   67f7c:	mov	r6, #0
   67f80:	b	67f98 <fputs@plt+0x56be4>
   67f84:	tst	r1, #262144	; 0x40000
   67f88:	addeq	r0, r0, #12
   67f8c:	ldrne	r0, [r0, #20]
   67f90:	ldrne	r0, [r0, #4]
   67f94:	ldr	r0, [r0]
   67f98:	cmp	r0, #0
   67f9c:	beq	67fb0 <fputs@plt+0x56bfc>
   67fa0:	ldr	r1, [r0, #4]
   67fa4:	tst	r1, #4096	; 0x1000
   67fa8:	bne	67f84 <fputs@plt+0x56bd0>
   67fac:	mov	r6, r0
   67fb0:	mov	r0, r6
   67fb4:	add	r1, sp, #76	; 0x4c
   67fb8:	bl	65c4c <fputs@plt+0x54898>
   67fbc:	cmp	r0, #0
   67fc0:	beq	67fe4 <fputs@plt+0x56c30>
   67fc4:	ldr	r0, [sp, #36]	; 0x24
   67fc8:	ldr	r7, [sp, #76]	; 0x4c
   67fcc:	ldr	r0, [r0]
   67fd0:	cmp	r7, #1
   67fd4:	blt	681e8 <fputs@plt+0x56e34>
   67fd8:	cmp	r7, r0
   67fdc:	ble	68104 <fputs@plt+0x56d50>
   67fe0:	b	681e8 <fputs@plt+0x56e34>
   67fe4:	ldr	r0, [sp, #36]	; 0x24
   67fe8:	mov	r1, r6
   67fec:	bl	6b4dc <fputs@plt+0x5a128>
   67ff0:	mov	r7, r0
   67ff4:	cmp	r0, #0
   67ff8:	str	r0, [sp, #76]	; 0x4c
   67ffc:	bne	680fc <fputs@plt+0x56d48>
   68000:	ldr	r4, [sp, #40]	; 0x28
   68004:	mov	r1, r6
   68008:	mov	r2, #0
   6800c:	mov	r3, #0
   68010:	mov	r7, #0
   68014:	mov	r0, r4
   68018:	bl	65170 <fputs@plt+0x53dbc>
   6801c:	mov	r1, r0
   68020:	ldrb	r0, [r4, #69]	; 0x45
   68024:	cmp	r0, #0
   68028:	bne	680f0 <fputs@plt+0x56d3c>
   6802c:	ldr	r0, [sp, #16]
   68030:	ldr	r4, [sp, #12]
   68034:	ldr	r2, [sl]
   68038:	mov	r7, #0
   6803c:	mov	r8, r1
   68040:	vst1.32	{d8-d9}, [r0]!
   68044:	str	r2, [sp, #28]
   68048:	str	r7, [r0]
   6804c:	str	r4, [sp, #80]	; 0x50
   68050:	ldr	r0, [sl, #28]
   68054:	str	r2, [sp, #88]	; 0x58
   68058:	mov	r2, #1
   6805c:	strh	r2, [sp, #108]	; 0x6c
   68060:	str	r7, [sp, #104]	; 0x68
   68064:	str	r0, [sp, #84]	; 0x54
   68068:	ldr	r4, [r4]
   6806c:	ldrb	r0, [r4, #73]	; 0x49
   68070:	strb	r2, [r4, #73]	; 0x49
   68074:	str	r0, [sp, #24]
   68078:	add	r0, sp, #80	; 0x50
   6807c:	bl	6727c <fputs@plt+0x55ec8>
   68080:	ldr	r1, [sp, #24]
   68084:	cmp	r0, #0
   68088:	strb	r1, [r4, #73]	; 0x49
   6808c:	bne	680e0 <fputs@plt+0x56d2c>
   68090:	ldr	r0, [sp, #28]
   68094:	mov	r4, #0
   68098:	mov	r7, #0
   6809c:	ldr	r0, [r0]
   680a0:	str	r0, [sp, #24]
   680a4:	ldr	r0, [sp, #24]
   680a8:	cmp	r7, r0
   680ac:	bge	680dc <fputs@plt+0x56d28>
   680b0:	ldr	r0, [sp, #28]
   680b4:	mov	r1, r8
   680b8:	mvn	r2, #0
   680bc:	ldr	r0, [r0, #4]
   680c0:	ldr	r0, [r0, r4]
   680c4:	bl	64ac4 <fputs@plt+0x53710>
   680c8:	add	r4, r4, #20
   680cc:	add	r7, r7, #1
   680d0:	cmp	r0, #1
   680d4:	bgt	680a4 <fputs@plt+0x56cf0>
   680d8:	b	680e0 <fputs@plt+0x56d2c>
   680dc:	mov	r7, #0
   680e0:	ldr	r4, [sp, #40]	; 0x28
   680e4:	mov	r1, r8
   680e8:	mov	r8, #0
   680ec:	str	r7, [sp, #76]	; 0x4c
   680f0:	mov	r0, r4
   680f4:	bl	48008 <fputs@plt+0x36c54>
   680f8:	mvn	r4, #0
   680fc:	cmp	r7, #1
   68100:	blt	67f5c <fputs@plt+0x56ba8>
   68104:	ldr	r0, [sp, #40]	; 0x28
   68108:	mov	r1, #132	; 0x84
   6810c:	add	r2, sp, #80	; 0x50
   68110:	mov	r3, #0
   68114:	str	r8, [sp, #84]	; 0x54
   68118:	str	r8, [sp, #80]	; 0x50
   6811c:	bl	6704c <fputs@plt+0x55c98>
   68120:	cmp	r0, #0
   68124:	beq	67dfc <fputs@plt+0x56a48>
   68128:	str	r7, [r0, #8]
   6812c:	ldr	r1, [r0, #4]
   68130:	orr	r1, r1, #1024	; 0x400
   68134:	str	r1, [r0, #4]
   68138:	ldr	r1, [r5]
   6813c:	cmp	r1, r6
   68140:	beq	68160 <fputs@plt+0x56dac>
   68144:	mov	r2, r1
   68148:	ldr	r1, [r1, #12]
   6814c:	ldrb	r3, [r1]
   68150:	cmp	r3, #95	; 0x5f
   68154:	beq	68144 <fputs@plt+0x56d90>
   68158:	add	r1, r2, #12
   6815c:	b	68164 <fputs@plt+0x56db0>
   68160:	mov	r1, r5
   68164:	str	r0, [r1]
   68168:	ldr	r0, [sp, #40]	; 0x28
   6816c:	mov	r1, r6
   68170:	bl	48008 <fputs@plt+0x36c54>
   68174:	strh	r7, [r5, #16]
   68178:	ldrb	r0, [r5, #13]
   6817c:	orr	r0, r0, #1
   68180:	strb	r0, [r5, #13]
   68184:	ldr	r6, [sp, #32]
   68188:	ldr	r0, [r6]
   6818c:	add	r9, r9, #1
   68190:	add	r5, r5, #20
   68194:	cmp	r9, r0
   68198:	blt	67f68 <fputs@plt+0x56bb4>
   6819c:	ldr	r1, [sp, #20]
   681a0:	cmp	r1, #0
   681a4:	ldrne	sl, [sl, #52]	; 0x34
   681a8:	cmpne	sl, #0
   681ac:	bne	67f38 <fputs@plt+0x56b84>
   681b0:	mov	r2, #0
   681b4:	mov	r1, #13
   681b8:	cmp	r2, r0
   681bc:	bge	6820c <fputs@plt+0x56e58>
   681c0:	ldr	r3, [r6, #4]
   681c4:	add	r2, r2, #1
   681c8:	ldrb	r3, [r3, r1]
   681cc:	add	r1, r1, #20
   681d0:	tst	r3, #1
   681d4:	bne	681b8 <fputs@plt+0x56e04>
   681d8:	ldr	r0, [sp, #12]
   681dc:	movw	r1, #6608	; 0x19d0
   681e0:	movt	r1, #9
   681e4:	b	67f10 <fputs@plt+0x56b5c>
   681e8:	str	r0, [sp]
   681ec:	ldr	r0, [sp, #12]
   681f0:	movw	r1, #6326	; 0x18b6
   681f4:	movw	r3, #5710	; 0x164e
   681f8:	add	r2, r9, #1
   681fc:	movt	r1, #9
   68200:	movt	r3, #9
   68204:	bl	1d2fc <fputs@plt+0xbf48>
   68208:	b	67dfc <fputs@plt+0x56a48>
   6820c:	mov	r9, #1
   68210:	b	67e00 <fputs@plt+0x56a4c>
   68214:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68218:	add	fp, sp, #28
   6821c:	sub	sp, sp, #76	; 0x4c
   68220:	str	r3, [fp, #-32]	; 0xffffffe0
   68224:	ldr	r3, [r0]
   68228:	ldr	r8, [fp, #12]
   6822c:	ldr	sl, [fp, #8]
   68230:	str	r0, [sp, #20]
   68234:	mov	r0, #0
   68238:	mov	ip, r2
   6823c:	mov	r2, #0
   68240:	cmp	r1, #0
   68244:	mov	r7, #0
   68248:	str	r0, [fp, #-44]	; 0xffffffd4
   6824c:	mvn	r0, #0
   68250:	str	ip, [fp, #-36]	; 0xffffffdc
   68254:	str	r2, [r8, #44]	; 0x2c
   68258:	str	r0, [r8, #28]
   6825c:	str	r3, [sp, #8]
   68260:	beq	682d0 <fputs@plt+0x56f1c>
   68264:	ldrb	r0, [sl, #28]
   68268:	mov	r7, #0
   6826c:	tst	r0, #20
   68270:	beq	6827c <fputs@plt+0x56ec8>
   68274:	mov	r1, #0
   68278:	b	682d8 <fputs@plt+0x56f24>
   6827c:	ldr	r4, [r3, #20]
   68280:	cmp	r4, #1
   68284:	blt	682d8 <fputs@plt+0x56f24>
   68288:	ldr	r5, [r3, #16]
   6828c:	mov	r9, r1
   68290:	mov	r6, #0
   68294:	mov	r1, r3
   68298:	ldr	r0, [r5, r6, lsl #4]
   6829c:	mov	r1, r9
   682a0:	bl	15fac <fputs@plt+0x4bf8>
   682a4:	cmp	r0, #0
   682a8:	beq	682c0 <fputs@plt+0x56f0c>
   682ac:	add	r6, r6, #1
   682b0:	cmp	r6, r4
   682b4:	blt	68298 <fputs@plt+0x56ee4>
   682b8:	mov	r7, #0
   682bc:	b	682c8 <fputs@plt+0x56f14>
   682c0:	add	r0, r5, r6, lsl #4
   682c4:	ldr	r7, [r0, #12]
   682c8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   682cc:	mov	r1, r9
   682d0:	cmp	sl, #0
   682d4:	beq	688dc <fputs@plt+0x57528>
   682d8:	str	r1, [fp, #-40]	; 0xffffffd8
   682dc:	clz	r1, r1
   682e0:	cmp	ip, #0
   682e4:	mov	r0, ip
   682e8:	mov	r5, sl
   682ec:	movwne	r0, #1
   682f0:	lsr	r1, r1, #5
   682f4:	and	r0, r0, r1
   682f8:	add	r1, r8, #4
   682fc:	eor	r0, r0, #1
   68300:	str	r1, [sp, #16]
   68304:	mov	r1, #0
   68308:	str	r0, [sp, #24]
   6830c:	mov	r0, #0
   68310:	str	r1, [fp, #-48]	; 0xffffffd0
   68314:	mov	r1, #0
   68318:	str	r0, [sp, #12]
   6831c:	mov	r0, #0
   68320:	str	r0, [fp, #-44]	; 0xffffffd4
   68324:	b	683c4 <fputs@plt+0x57010>
   68328:	ldr	r0, [r5, #8]
   6832c:	cmp	r0, #0
   68330:	beq	68858 <fputs@plt+0x574a4>
   68334:	mov	r6, r5
   68338:	ldr	r5, [r0]
   6833c:	str	r0, [sp, #52]	; 0x34
   68340:	cmp	r5, #1
   68344:	blt	68864 <fputs@plt+0x574b0>
   68348:	ldr	r0, [sp, #52]	; 0x34
   6834c:	mov	r8, #0
   68350:	ldr	r0, [r0, #4]
   68354:	add	r4, r0, #4
   68358:	ldr	r9, [r4]
   6835c:	cmp	r9, #0
   68360:	beq	6837c <fputs@plt+0x56fc8>
   68364:	ldr	r1, [fp, #-32]	; 0xffffffe0
   68368:	mov	r0, r9
   6836c:	bl	15fac <fputs@plt+0x4bf8>
   68370:	ldr	ip, [fp, #-36]	; 0xffffffdc
   68374:	cmp	r0, #0
   68378:	beq	6888c <fputs@plt+0x574d8>
   6837c:	add	r8, r8, #1
   68380:	add	r4, r4, #20
   68384:	cmp	r8, r5
   68388:	blt	68358 <fputs@plt+0x56fa4>
   6838c:	b	68864 <fputs@plt+0x574b0>
   68390:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68394:	bl	228b8 <fputs@plt+0x11504>
   68398:	cmp	r0, #0
   6839c:	beq	683bc <fputs@plt+0x57008>
   683a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   683a4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   683a8:	ldr	r0, [r0, #16]
   683ac:	ldrb	r0, [r0, #42]	; 0x2a
   683b0:	tst	r0, #64	; 0x40
   683b4:	bne	6884c <fputs@plt+0x57498>
   683b8:	b	68be0 <fputs@plt+0x5782c>
   683bc:	ldr	ip, [fp, #-36]	; 0xffffffdc
   683c0:	b	6884c <fputs@plt+0x57498>
   683c4:	ldr	r0, [r5, #4]
   683c8:	str	r1, [sp, #32]
   683cc:	cmp	r0, #0
   683d0:	beq	68608 <fputs@plt+0x57254>
   683d4:	str	r5, [sp, #28]
   683d8:	ldr	r5, [r0]
   683dc:	cmp	r5, #1
   683e0:	blt	68610 <fputs@plt+0x5725c>
   683e4:	ldr	r4, [fp, #-40]	; 0xffffffd8
   683e8:	add	sl, r0, #8
   683ec:	mov	r6, #0
   683f0:	mov	r9, #0
   683f4:	str	r7, [sp, #40]	; 0x28
   683f8:	str	r5, [sp, #36]	; 0x24
   683fc:	ldrd	r0, [sl, #16]
   68400:	cmp	r1, #0
   68404:	str	r0, [sp, #52]	; 0x34
   68408:	ldrbne	r0, [r1, #9]
   6840c:	tstne	r0, #4
   68410:	bne	6851c <fputs@plt+0x57168>
   68414:	cmp	r4, #0
   68418:	beq	6842c <fputs@plt+0x57078>
   6841c:	ldr	r0, [sp, #52]	; 0x34
   68420:	ldr	r0, [r0, #64]	; 0x40
   68424:	cmp	r0, r7
   68428:	bne	685f4 <fputs@plt+0x57240>
   6842c:	cmp	ip, #0
   68430:	beq	68458 <fputs@plt+0x570a4>
   68434:	ldr	r0, [sl, #12]
   68438:	mov	r1, ip
   6843c:	cmp	r0, #0
   68440:	ldreq	r0, [sp, #52]	; 0x34
   68444:	ldreq	r0, [r0]
   68448:	bl	15fac <fputs@plt+0x4bf8>
   6844c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   68450:	cmp	r0, #0
   68454:	bne	685f4 <fputs@plt+0x57240>
   68458:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6845c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68460:	cmp	r1, #0
   68464:	add	r1, r1, #1
   68468:	moveq	r0, sl
   6846c:	str	r1, [fp, #-48]	; 0xffffffd0
   68470:	str	r0, [fp, #-44]	; 0xffffffd4
   68474:	ldr	r0, [sp, #52]	; 0x34
   68478:	ldrsh	r1, [r0, #34]	; 0x22
   6847c:	cmp	r1, #1
   68480:	str	r1, [sp, #48]	; 0x30
   68484:	blt	685f4 <fputs@plt+0x57240>
   68488:	ldr	r4, [r0, #4]
   6848c:	mov	r8, #0
   68490:	str	r6, [sp, #44]	; 0x2c
   68494:	ldr	r0, [r4]
   68498:	ldr	r1, [fp, #-32]	; 0xffffffe0
   6849c:	bl	15fac <fputs@plt+0x4bf8>
   684a0:	cmp	r0, #0
   684a4:	bne	68500 <fputs@plt+0x5714c>
   684a8:	cmp	r9, #1
   684ac:	bne	6858c <fputs@plt+0x571d8>
   684b0:	ldrb	r0, [sl, #36]	; 0x24
   684b4:	tst	r0, #4
   684b8:	bne	68500 <fputs@plt+0x5714c>
   684bc:	ldr	r0, [sl, #52]	; 0x34
   684c0:	cmp	r0, #0
   684c4:	beq	6858c <fputs@plt+0x571d8>
   684c8:	ldr	r6, [r0, #4]
   684cc:	cmp	r6, #1
   684d0:	blt	6858c <fputs@plt+0x571d8>
   684d4:	ldr	r7, [r0]
   684d8:	mov	r5, #0
   684dc:	ldr	r0, [r7, r5, lsl #3]
   684e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   684e4:	bl	15fac <fputs@plt+0x4bf8>
   684e8:	cmp	r0, #0
   684ec:	beq	68500 <fputs@plt+0x5714c>
   684f0:	add	r5, r5, #1
   684f4:	cmp	r5, r6
   684f8:	blt	684dc <fputs@plt+0x57128>
   684fc:	b	6858c <fputs@plt+0x571d8>
   68500:	ldr	r0, [sp, #48]	; 0x30
   68504:	add	r8, r8, #1
   68508:	add	r4, r4, #16
   6850c:	cmp	r8, r0
   68510:	blt	68494 <fputs@plt+0x570e0>
   68514:	ldr	r8, [fp, #12]
   68518:	b	685b0 <fputs@plt+0x571fc>
   6851c:	ldr	r0, [r1]
   68520:	str	r6, [sp, #44]	; 0x2c
   68524:	ldr	r7, [r0]
   68528:	cmp	r7, #1
   6852c:	blt	685bc <fputs@plt+0x57208>
   68530:	ldr	r0, [r0, #4]
   68534:	mov	r5, #0
   68538:	mov	r4, #0
   6853c:	add	r6, r0, #8
   68540:	ldr	r0, [r6]
   68544:	ldr	r1, [fp, #-32]	; 0xffffffe0
   68548:	ldr	r3, [fp, #-40]	; 0xffffffd8
   6854c:	mov	r2, ip
   68550:	bl	68c60 <fputs@plt+0x578ac>
   68554:	cmp	r0, #0
   68558:	beq	68574 <fputs@plt+0x571c0>
   6855c:	mov	r0, #2
   68560:	add	r9, r9, #1
   68564:	mov	r4, #1
   68568:	strh	r5, [r8, #32]
   6856c:	str	sl, [fp, #-44]	; 0xffffffd4
   68570:	str	r0, [fp, #-48]	; 0xffffffd0
   68574:	ldr	ip, [fp, #-36]	; 0xffffffdc
   68578:	add	r5, r5, #1
   6857c:	add	r6, r6, #20
   68580:	cmp	r5, r7
   68584:	blt	68540 <fputs@plt+0x5718c>
   68588:	b	685c0 <fputs@plt+0x5720c>
   6858c:	ldr	r0, [sp, #52]	; 0x34
   68590:	add	r9, r9, #1
   68594:	str	sl, [fp, #-44]	; 0xffffffd4
   68598:	ldrsh	r0, [r0, #32]
   6859c:	cmp	r8, r0
   685a0:	ldr	r0, [fp, #12]
   685a4:	movweq	r8, #65535	; 0xffff
   685a8:	strh	r8, [r0, #32]
   685ac:	mov	r8, r0
   685b0:	ldr	r7, [sp, #40]	; 0x28
   685b4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   685b8:	b	685e8 <fputs@plt+0x57234>
   685bc:	mov	r4, #0
   685c0:	cmp	ip, #0
   685c4:	beq	685e4 <fputs@plt+0x57230>
   685c8:	cmp	r4, #0
   685cc:	ldr	r7, [sp, #40]	; 0x28
   685d0:	ldr	r4, [fp, #-40]	; 0xffffffd8
   685d4:	ldr	r5, [sp, #36]	; 0x24
   685d8:	ldr	r6, [sp, #44]	; 0x2c
   685dc:	beq	68414 <fputs@plt+0x57060>
   685e0:	b	685f4 <fputs@plt+0x57240>
   685e4:	ldr	r7, [sp, #40]	; 0x28
   685e8:	ldr	r4, [fp, #-40]	; 0xffffffd8
   685ec:	ldr	r5, [sp, #36]	; 0x24
   685f0:	ldr	r6, [sp, #44]	; 0x2c
   685f4:	add	r6, r6, #1
   685f8:	add	sl, sl, #72	; 0x48
   685fc:	cmp	r6, r5
   68600:	blt	683fc <fputs@plt+0x57048>
   68604:	b	68614 <fputs@plt+0x57260>
   68608:	mov	r4, #0
   6860c:	b	68670 <fputs@plt+0x572bc>
   68610:	mov	r9, #0
   68614:	ldr	r1, [fp, #-44]	; 0xffffffd4
   68618:	cmp	r1, #0
   6861c:	beq	6865c <fputs@plt+0x572a8>
   68620:	ldr	r0, [r1, #44]	; 0x2c
   68624:	ldr	sl, [fp, #8]
   68628:	ldr	r5, [sp, #28]
   6862c:	mov	r4, r9
   68630:	str	r0, [r8, #28]
   68634:	ldr	r0, [r1, #16]
   68638:	str	r0, [r8, #44]	; 0x2c
   6863c:	ldrb	r1, [r1, #36]	; 0x24
   68640:	tst	r1, #8
   68644:	ldrne	r2, [sp, #16]
   68648:	ldrne	r1, [r2]
   6864c:	orrne	r1, r1, #1048576	; 0x100000
   68650:	strne	r1, [r2]
   68654:	ldr	r7, [r0, #64]	; 0x40
   68658:	b	68670 <fputs@plt+0x572bc>
   6865c:	ldr	sl, [fp, #8]
   68660:	ldr	r5, [sp, #28]
   68664:	mov	r0, #0
   68668:	mov	r4, r9
   6866c:	str	r0, [fp, #-44]	; 0xffffffd4
   68670:	ldr	r0, [fp, #-48]	; 0xffffffd0
   68674:	ldr	r1, [sp, #24]
   68678:	cmp	r0, #0
   6867c:	movwne	r0, #1
   68680:	orrs	r0, r1, r0
   68684:	bne	68818 <fputs@plt+0x57464>
   68688:	ldr	r0, [sp, #20]
   6868c:	ldr	r9, [r0, #420]	; 0x1a4
   68690:	cmp	r9, #0
   68694:	beq	686f0 <fputs@plt+0x5733c>
   68698:	str	r4, [sp, #52]	; 0x34
   6869c:	ldrb	r4, [r0, #440]	; 0x1b8
   686a0:	cmp	r4, #109	; 0x6d
   686a4:	beq	686cc <fputs@plt+0x57318>
   686a8:	movw	r0, #5424	; 0x1530
   686ac:	mov	r1, ip
   686b0:	movt	r0, #9
   686b4:	bl	15fac <fputs@plt+0x4bf8>
   686b8:	cmp	r0, #0
   686bc:	beq	686fc <fputs@plt+0x57348>
   686c0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   686c4:	cmp	r4, #108	; 0x6c
   686c8:	beq	686ec <fputs@plt+0x57338>
   686cc:	movw	r0, #5428	; 0x1534
   686d0:	mov	r1, ip
   686d4:	movt	r0, #9
   686d8:	bl	15fac <fputs@plt+0x4bf8>
   686dc:	mov	r8, #0
   686e0:	cmp	r0, #0
   686e4:	beq	68700 <fputs@plt+0x5734c>
   686e8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   686ec:	ldr	r4, [sp, #52]	; 0x34
   686f0:	mov	r0, #0
   686f4:	str	r0, [fp, #-48]	; 0xffffffd0
   686f8:	b	6884c <fputs@plt+0x57498>
   686fc:	mov	r8, #1
   68700:	ldr	r0, [fp, #12]
   68704:	str	r8, [r0, #28]
   68708:	ldrsh	r4, [r9, #34]	; 0x22
   6870c:	ldr	r0, [r9, #64]	; 0x40
   68710:	cmp	r4, #1
   68714:	str	r0, [sp, #40]	; 0x28
   68718:	blt	68748 <fputs@plt+0x57394>
   6871c:	ldr	r7, [r9, #4]
   68720:	mov	r6, #0
   68724:	ldr	r0, [r7, r6, lsl #4]
   68728:	ldr	r1, [fp, #-32]	; 0xffffffe0
   6872c:	bl	15fac <fputs@plt+0x4bf8>
   68730:	cmp	r0, #0
   68734:	beq	68750 <fputs@plt+0x5739c>
   68738:	add	r6, r6, #1
   6873c:	cmp	r6, r4
   68740:	blt	68724 <fputs@plt+0x57370>
   68744:	b	6875c <fputs@plt+0x573a8>
   68748:	mov	r6, #0
   6874c:	b	6875c <fputs@plt+0x573a8>
   68750:	ldrsh	r0, [r9, #32]
   68754:	cmp	r0, r6
   68758:	mvneq	r6, #0
   6875c:	cmp	r6, r4
   68760:	blt	68780 <fputs@plt+0x573cc>
   68764:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68768:	bl	228b8 <fputs@plt+0x11504>
   6876c:	cmp	r0, #0
   68770:	beq	68780 <fputs@plt+0x573cc>
   68774:	ldrb	r0, [r9, #42]	; 0x2a
   68778:	tst	r0, #64	; 0x40
   6877c:	mvneq	r6, #0
   68780:	ldr	r7, [sp, #40]	; 0x28
   68784:	ldr	ip, [fp, #-36]	; 0xffffffdc
   68788:	cmp	r6, r4
   6878c:	bge	687c8 <fputs@plt+0x57414>
   68790:	cmn	r6, #1
   68794:	ble	687d4 <fputs@plt+0x57420>
   68798:	ldr	r4, [sp, #52]	; 0x34
   6879c:	mov	r0, #1
   687a0:	cmp	r6, #31
   687a4:	lsl	r0, r0, r6
   687a8:	mvngt	r0, #0
   687ac:	cmp	r8, #0
   687b0:	beq	687e8 <fputs@plt+0x57434>
   687b4:	ldr	r2, [sp, #20]
   687b8:	ldr	r1, [r2, #436]	; 0x1b4
   687bc:	orr	r0, r1, r0
   687c0:	str	r0, [r2, #436]	; 0x1b4
   687c4:	b	687f8 <fputs@plt+0x57444>
   687c8:	ldr	r8, [fp, #12]
   687cc:	ldr	r4, [sp, #52]	; 0x34
   687d0:	b	68810 <fputs@plt+0x5745c>
   687d4:	ldr	r8, [fp, #12]
   687d8:	ldr	r4, [sp, #52]	; 0x34
   687dc:	mov	r0, #68	; 0x44
   687e0:	strb	r0, [r8, #1]
   687e4:	b	687fc <fputs@plt+0x57448>
   687e8:	ldr	r2, [sp, #20]
   687ec:	ldr	r1, [r2, #432]	; 0x1b0
   687f0:	orr	r0, r1, r0
   687f4:	str	r0, [r2, #432]	; 0x1b0
   687f8:	ldr	r8, [fp, #12]
   687fc:	mov	r0, #1
   68800:	add	r4, r4, #1
   68804:	str	r9, [r8, #44]	; 0x2c
   68808:	strh	r6, [r8, #32]
   6880c:	str	r0, [sp, #12]
   68810:	mov	r0, #1
   68814:	str	r0, [fp, #-48]	; 0xffffffd0
   68818:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6881c:	cmp	r0, #0
   68820:	beq	6884c <fputs@plt+0x57498>
   68824:	ldr	r0, [fp, #-48]	; 0xffffffd0
   68828:	cmp	r0, #1
   6882c:	bne	6884c <fputs@plt+0x57498>
   68830:	cmp	r4, #0
   68834:	ldrbeq	r0, [r5, #28]
   68838:	moveq	r1, #1
   6883c:	moveq	r4, #0
   68840:	streq	r1, [fp, #-48]	; 0xffffffd0
   68844:	tsteq	r0, #32
   68848:	beq	68390 <fputs@plt+0x56fdc>
   6884c:	cmp	r4, #0
   68850:	cmpeq	ip, #0
   68854:	beq	68328 <fputs@plt+0x56f74>
   68858:	mov	r6, r5
   6885c:	cmp	r4, #0
   68860:	bne	688f8 <fputs@plt+0x57544>
   68864:	mov	r5, r6
   68868:	ldr	r1, [sp, #32]
   6886c:	ldr	r8, [fp, #12]
   68870:	ldr	r5, [r6, #16]
   68874:	add	r1, r1, #1
   68878:	cmp	r5, #0
   6887c:	bne	683c4 <fputs@plt+0x57010>
   68880:	mov	r0, #1
   68884:	mov	r4, #0
   68888:	b	68908 <fputs@plt+0x57554>
   6888c:	ldrb	r0, [r6, #28]
   68890:	tst	r0, #1
   68894:	bne	688a8 <fputs@plt+0x574f4>
   68898:	ldr	r0, [r4, #-4]
   6889c:	ldrb	r0, [r0, #4]
   688a0:	tst	r0, #2
   688a4:	bne	68988 <fputs@plt+0x575d4>
   688a8:	movw	r0, #39819	; 0x9b8b
   688ac:	mov	r2, r8
   688b0:	ldr	r8, [fp, #12]
   688b4:	ldr	r1, [sp, #52]	; 0x34
   688b8:	movt	r0, #8
   688bc:	str	r0, [sp]
   688c0:	ldr	r0, [sp, #32]
   688c4:	mov	r3, r8
   688c8:	str	r0, [sp, #4]
   688cc:	ldr	r0, [sp, #20]
   688d0:	bl	68d5c <fputs@plt+0x579a8>
   688d4:	mov	r5, r6
   688d8:	b	68ab4 <fputs@plt+0x57700>
   688dc:	str	r1, [fp, #-40]	; 0xffffffd8
   688e0:	mov	r1, #0
   688e4:	mov	r0, #1
   688e8:	mov	r4, #0
   688ec:	mov	r5, #0
   688f0:	str	r1, [sp, #12]
   688f4:	b	68908 <fputs@plt+0x57554>
   688f8:	ldr	r8, [fp, #12]
   688fc:	mov	r5, r6
   68900:	clz	r0, r4
   68904:	lsr	r0, r0, #5
   68908:	cmp	ip, #0
   6890c:	bne	6893c <fputs@plt+0x57588>
   68910:	cmp	r0, #0
   68914:	beq	6893c <fputs@plt+0x57588>
   68918:	ldrb	r1, [r8, #4]
   6891c:	tst	r1, #64	; 0x40
   68920:	beq	68944 <fputs@plt+0x57590>
   68924:	mov	r0, #0
   68928:	str	r0, [r8, #44]	; 0x2c
   6892c:	mov	r0, #97	; 0x61
   68930:	strb	r0, [r8]
   68934:	mov	r0, #1
   68938:	b	68b0c <fputs@plt+0x57758>
   6893c:	cmp	r4, #1
   68940:	beq	689f8 <fputs@plt+0x57644>
   68944:	ldr	r3, [fp, #-40]	; 0xffffffd8
   68948:	movw	r1, #5463	; 0x1557
   6894c:	movw	r2, #5478	; 0x1566
   68950:	cmp	r0, #0
   68954:	mov	r6, r4
   68958:	movt	r1, #9
   6895c:	movt	r2, #9
   68960:	movne	r2, r1
   68964:	cmp	r3, #0
   68968:	beq	689a4 <fputs@plt+0x575f0>
   6896c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68970:	ldr	r4, [sp, #20]
   68974:	movw	r1, #5500	; 0x157c
   68978:	str	ip, [sp]
   6897c:	movt	r1, #9
   68980:	str	r0, [sp, #4]
   68984:	b	689d8 <fputs@plt+0x57624>
   68988:	ldr	r0, [sp, #20]
   6898c:	movw	r1, #5432	; 0x1538
   68990:	mov	r2, r9
   68994:	movt	r1, #9
   68998:	bl	1d2fc <fputs@plt+0xbf48>
   6899c:	mov	r0, #2
   689a0:	b	68b0c <fputs@plt+0x57758>
   689a4:	cmp	ip, #0
   689a8:	beq	689c8 <fputs@plt+0x57614>
   689ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   689b0:	ldr	r4, [sp, #20]
   689b4:	movw	r1, #3714	; 0xe82
   689b8:	mov	r3, ip
   689bc:	movt	r1, #9
   689c0:	str	r0, [sp]
   689c4:	b	689d8 <fputs@plt+0x57624>
   689c8:	ldr	r4, [sp, #20]
   689cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   689d0:	movw	r1, #3724	; 0xe8c
   689d4:	movt	r1, #9
   689d8:	mov	r0, r4
   689dc:	bl	1d2fc <fputs@plt+0xbf48>
   689e0:	mov	r0, #1
   689e4:	strb	r0, [r4, #17]
   689e8:	mov	r4, r6
   689ec:	ldr	r0, [sl, #24]
   689f0:	add	r0, r0, #1
   689f4:	str	r0, [sl, #24]
   689f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   689fc:	mov	r9, r4
   68a00:	cmp	r0, #0
   68a04:	beq	68a64 <fputs@plt+0x576b0>
   68a08:	ldrsh	r0, [r8, #32]
   68a0c:	mvn	r1, #0
   68a10:	cmp	r0, r1
   68a14:	ble	68a64 <fputs@plt+0x576b0>
   68a18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   68a1c:	cmp	r0, #63	; 0x3f
   68a20:	mov	ip, #1
   68a24:	mov	r6, r7
   68a28:	movge	r0, #63	; 0x3f
   68a2c:	sub	r3, r0, #32
   68a30:	lsl	r2, ip, r0
   68a34:	rsb	r0, r0, #32
   68a38:	cmp	r3, #0
   68a3c:	lsr	r0, ip, r0
   68a40:	ldr	r4, [r1, #56]	; 0x38
   68a44:	ldr	r7, [r1, #60]	; 0x3c
   68a48:	movwge	r2, #0
   68a4c:	cmp	r3, #0
   68a50:	lslge	r0, ip, r3
   68a54:	orr	r3, r7, r0
   68a58:	orr	r2, r4, r2
   68a5c:	mov	r7, r6
   68a60:	strd	r2, [r1, #56]	; 0x38
   68a64:	ldr	r6, [sp, #8]
   68a68:	ldr	r1, [r8, #12]
   68a6c:	mov	r0, r6
   68a70:	bl	48008 <fputs@plt+0x36c54>
   68a74:	mov	r4, #0
   68a78:	mov	r0, r6
   68a7c:	str	r4, [r8, #12]
   68a80:	ldr	r1, [r8, #16]
   68a84:	bl	48008 <fputs@plt+0x36c54>
   68a88:	ldr	r1, [sp, #12]
   68a8c:	mov	r0, #62	; 0x3e
   68a90:	cmp	r1, #0
   68a94:	mvneq	r0, #103	; 0x67
   68a98:	cmp	r9, #1
   68a9c:	strb	r0, [r8]
   68aa0:	mov	r0, #2
   68aa4:	str	r4, [r8, #16]
   68aa8:	bne	68b0c <fputs@plt+0x57758>
   68aac:	add	r0, r8, #4
   68ab0:	str	r0, [sp, #16]
   68ab4:	ldr	r0, [sp, #16]
   68ab8:	ldrb	r0, [r0, #2]
   68abc:	tst	r0, #64	; 0x40
   68ac0:	bne	68adc <fputs@plt+0x57728>
   68ac4:	cmp	r7, #0
   68ac8:	ldrne	r0, [sp, #20]
   68acc:	ldrne	r2, [r0]
   68ad0:	ldrne	r0, [r2, #296]	; 0x128
   68ad4:	cmpne	r0, #0
   68ad8:	bne	68b14 <fputs@plt+0x57760>
   68adc:	ldr	r0, [sl, #20]
   68ae0:	cmp	r5, sl
   68ae4:	add	r0, r0, #1
   68ae8:	str	r0, [sl, #20]
   68aec:	mov	r0, #1
   68af0:	beq	68b0c <fputs@plt+0x57758>
   68af4:	ldr	sl, [sl, #16]
   68af8:	ldr	r1, [sl, #20]
   68afc:	cmp	sl, r5
   68b00:	add	r1, r1, #1
   68b04:	str	r1, [sl, #20]
   68b08:	bne	68af4 <fputs@plt+0x57740>
   68b0c:	sub	sp, fp, #28
   68b10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68b14:	ldr	r1, [r2, #20]
   68b18:	ldr	r0, [r5, #4]
   68b1c:	cmp	r1, #1
   68b20:	blt	68b54 <fputs@plt+0x577a0>
   68b24:	ldr	r2, [r2, #16]
   68b28:	mov	r3, #0
   68b2c:	add	r2, r2, #12
   68b30:	mov	r6, r7
   68b34:	ldr	r7, [r2, r3, lsl #4]
   68b38:	cmp	r7, r6
   68b3c:	beq	68b58 <fputs@plt+0x577a4>
   68b40:	add	r3, r3, #1
   68b44:	mov	r7, r6
   68b48:	cmp	r3, r1
   68b4c:	blt	68b30 <fputs@plt+0x5777c>
   68b50:	b	68b58 <fputs@plt+0x577a4>
   68b54:	mov	r3, #0
   68b58:	ldrb	r1, [r8]
   68b5c:	cmp	r1, #62	; 0x3e
   68b60:	bne	68b70 <fputs@plt+0x577bc>
   68b64:	ldr	r0, [sp, #20]
   68b68:	add	r0, r0, #420	; 0x1a4
   68b6c:	b	68bac <fputs@plt+0x577f8>
   68b70:	ldr	r1, [r0]
   68b74:	cmp	r1, #1
   68b78:	blt	68adc <fputs@plt+0x57728>
   68b7c:	ldr	r2, [r8, #28]
   68b80:	add	r0, r0, #52	; 0x34
   68b84:	mov	r7, #0
   68b88:	ldr	r6, [r0]
   68b8c:	cmp	r2, r6
   68b90:	beq	68ba8 <fputs@plt+0x577f4>
   68b94:	add	r7, r7, #1
   68b98:	add	r0, r0, #72	; 0x48
   68b9c:	cmp	r7, r1
   68ba0:	blt	68b88 <fputs@plt+0x577d4>
   68ba4:	b	68adc <fputs@plt+0x57728>
   68ba8:	sub	r0, r0, #28
   68bac:	ldr	r0, [r0]
   68bb0:	cmp	r0, #0
   68bb4:	beq	68adc <fputs@plt+0x57728>
   68bb8:	ldrsh	r1, [r8, #32]
   68bbc:	cmn	r1, #1
   68bc0:	bgt	68bd4 <fputs@plt+0x57820>
   68bc4:	ldrsh	r1, [r0, #32]
   68bc8:	mvn	r2, #0
   68bcc:	cmp	r1, r2
   68bd0:	ble	68bf8 <fputs@plt+0x57844>
   68bd4:	ldr	r2, [r0, #4]
   68bd8:	ldr	r2, [r2, r1, lsl #4]
   68bdc:	b	68c00 <fputs@plt+0x5784c>
   68be0:	mov	r0, #68	; 0x44
   68be4:	mov	r4, #1
   68be8:	strb	r0, [r8, #1]
   68bec:	movw	r0, #65535	; 0xffff
   68bf0:	strh	r0, [r8, #32]
   68bf4:	b	68900 <fputs@plt+0x5754c>
   68bf8:	movw	r2, #5513	; 0x1589
   68bfc:	movt	r2, #9
   68c00:	ldr	r1, [r0]
   68c04:	ldr	r0, [sp, #20]
   68c08:	bl	68f04 <fputs@plt+0x57b50>
   68c0c:	cmp	r0, #2
   68c10:	moveq	r0, #101	; 0x65
   68c14:	strbeq	r0, [r8]
   68c18:	b	68adc <fputs@plt+0x57728>
   68c1c:	ldrh	r1, [r1, #28]
   68c20:	tst	r1, r3
   68c24:	bxeq	lr
   68c28:	tst	r1, #32
   68c2c:	bne	68c4c <fputs@plt+0x57898>
   68c30:	movw	ip, #5582	; 0x15ce
   68c34:	movw	r3, #5628	; 0x15fc
   68c38:	tst	r1, #4
   68c3c:	movt	ip, #9
   68c40:	movt	r3, #9
   68c44:	moveq	r3, ip
   68c48:	b	68c54 <fputs@plt+0x578a0>
   68c4c:	movw	r3, #5610	; 0x15ea
   68c50:	movt	r3, #9
   68c54:	movw	r1, #5646	; 0x160e
   68c58:	movt	r1, #9
   68c5c:	b	1d2fc <fputs@plt+0xbf48>
   68c60:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   68c64:	add	fp, sp, #24
   68c68:	mov	r4, r3
   68c6c:	mov	r5, r2
   68c70:	mov	r8, r1
   68c74:	mov	r6, r0
   68c78:	mov	r7, #0
   68c7c:	b	68c84 <fputs@plt+0x578d0>
   68c80:	add	r7, r7, #1
   68c84:	ldrb	r0, [r6, r7]
   68c88:	cmp	r0, #0
   68c8c:	cmpne	r0, #46	; 0x2e
   68c90:	bne	68c80 <fputs@plt+0x578cc>
   68c94:	cmp	r4, #0
   68c98:	beq	68cc8 <fputs@plt+0x57914>
   68c9c:	mov	r0, r6
   68ca0:	mov	r1, r4
   68ca4:	mov	r2, r7
   68ca8:	bl	1343c <fputs@plt+0x2088>
   68cac:	mov	r1, r0
   68cb0:	mov	r0, #0
   68cb4:	cmp	r1, #0
   68cb8:	bne	68d18 <fputs@plt+0x57964>
   68cbc:	ldrb	r1, [r4, r7]
   68cc0:	cmp	r1, #0
   68cc4:	bne	68d18 <fputs@plt+0x57964>
   68cc8:	add	r9, r6, r7
   68ccc:	mov	r4, #0
   68cd0:	add	r0, r9, #1
   68cd4:	b	68cdc <fputs@plt+0x57928>
   68cd8:	add	r4, r4, #1
   68cdc:	add	r1, r6, r4
   68ce0:	add	r1, r1, r7
   68ce4:	ldrb	r1, [r1, #1]
   68ce8:	cmp	r1, #0
   68cec:	cmpne	r1, #46	; 0x2e
   68cf0:	bne	68cd8 <fputs@plt+0x57924>
   68cf4:	cmp	r5, #0
   68cf8:	beq	68d28 <fputs@plt+0x57974>
   68cfc:	mov	r1, r5
   68d00:	mov	r2, r4
   68d04:	bl	1343c <fputs@plt+0x2088>
   68d08:	mov	r1, r0
   68d0c:	mov	r0, #0
   68d10:	cmp	r1, #0
   68d14:	beq	68d1c <fputs@plt+0x57968>
   68d18:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   68d1c:	ldrb	r1, [r5, r4]
   68d20:	cmp	r1, #0
   68d24:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   68d28:	cmp	r8, #0
   68d2c:	beq	68d54 <fputs@plt+0x579a0>
   68d30:	add	r0, r9, r4
   68d34:	mov	r1, r8
   68d38:	add	r0, r0, #2
   68d3c:	bl	15fac <fputs@plt+0x4bf8>
   68d40:	mov	r1, r0
   68d44:	mov	r0, #0
   68d48:	cmp	r1, #0
   68d4c:	moveq	r0, #1
   68d50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   68d54:	mov	r0, #1
   68d58:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   68d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68d60:	add	fp, sp, #28
   68d64:	sub	sp, sp, #28
   68d68:	mov	r7, r0
   68d6c:	ldr	r0, [r1, #4]
   68d70:	add	r1, r2, r2, lsl #2
   68d74:	mov	r9, r3
   68d78:	mov	r2, #0
   68d7c:	mov	r3, #0
   68d80:	ldr	r8, [r7]
   68d84:	ldr	r1, [r0, r1, lsl #2]
   68d88:	mov	r0, r8
   68d8c:	bl	65170 <fputs@plt+0x53dbc>
   68d90:	cmp	r0, #0
   68d94:	beq	68e88 <fputs@plt+0x57ad4>
   68d98:	ldr	r1, [fp, #12]
   68d9c:	mov	sl, r0
   68da0:	cmp	r1, #1
   68da4:	blt	68df0 <fputs@plt+0x57a3c>
   68da8:	ldr	r0, [fp, #8]
   68dac:	ldrb	r0, [r0]
   68db0:	cmp	r0, #71	; 0x47
   68db4:	beq	68df0 <fputs@plt+0x57a3c>
   68db8:	mov	r0, sp
   68dbc:	vmov.i32	q8, #0	; 0x00000000
   68dc0:	mov	r2, #20
   68dc4:	mov	r3, r0
   68dc8:	vst1.64	{d16-d17}, [r3], r2
   68dcc:	mov	r2, #0
   68dd0:	str	r2, [r3]
   68dd4:	str	r2, [sp, #16]
   68dd8:	str	r1, [sp, #24]
   68ddc:	movw	r1, #36580	; 0x8ee4
   68de0:	movt	r1, #6
   68de4:	str	r1, [sp, #4]
   68de8:	mov	r1, sl
   68dec:	bl	64de0 <fputs@plt+0x53a2c>
   68df0:	ldrb	r0, [r9]
   68df4:	cmp	r0, #95	; 0x5f
   68df8:	bne	68e10 <fputs@plt+0x57a5c>
   68dfc:	ldr	r2, [r9, #8]
   68e00:	mov	r0, r7
   68e04:	mov	r1, sl
   68e08:	bl	68e90 <fputs@plt+0x57adc>
   68e0c:	mov	sl, r0
   68e10:	ldr	r0, [sl, #4]
   68e14:	mov	r1, r9
   68e18:	orr	r0, r0, #4194304	; 0x400000
   68e1c:	str	r0, [sl, #4]
   68e20:	ldr	r0, [r9, #4]
   68e24:	orr	r0, r0, #32768	; 0x8000
   68e28:	str	r0, [r9, #4]
   68e2c:	mov	r0, r8
   68e30:	bl	48008 <fputs@plt+0x36c54>
   68e34:	mov	r1, sl
   68e38:	mov	r0, r9
   68e3c:	ldm	r1!, {r2, r3, r4, r5, r6, r7}
   68e40:	stmia	r0!, {r2, r3, r4, r5, r6, r7}
   68e44:	ldm	r1, {r2, r3, r4, r5, r6, r7}
   68e48:	stm	r0, {r2, r3, r4, r5, r6, r7}
   68e4c:	ldrb	r0, [r9, #5]
   68e50:	tst	r0, #4
   68e54:	bne	68e7c <fputs@plt+0x57ac8>
   68e58:	ldr	r1, [r9, #8]
   68e5c:	cmp	r1, #0
   68e60:	beq	68e7c <fputs@plt+0x57ac8>
   68e64:	mov	r0, r8
   68e68:	bl	1b704 <fputs@plt+0xa350>
   68e6c:	str	r0, [r9, #8]
   68e70:	ldr	r0, [r9, #4]
   68e74:	orr	r0, r0, #65536	; 0x10000
   68e78:	str	r0, [r9, #4]
   68e7c:	mov	r0, r8
   68e80:	mov	r1, sl
   68e84:	bl	13ce4 <fputs@plt+0x2930>
   68e88:	sub	sp, fp, #28
   68e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68e90:	push	{r4, r5, fp, lr}
   68e94:	add	fp, sp, #8
   68e98:	sub	sp, sp, #8
   68e9c:	mov	r4, r1
   68ea0:	mov	r5, r0
   68ea4:	cmp	r2, #0
   68ea8:	str	r2, [sp]
   68eac:	beq	68ec0 <fputs@plt+0x57b0c>
   68eb0:	mov	r0, r2
   68eb4:	bl	111f8 <strlen@plt>
   68eb8:	bic	r0, r0, #-1073741824	; 0xc0000000
   68ebc:	b	68ec4 <fputs@plt+0x57b10>
   68ec0:	mov	r0, #0
   68ec4:	str	r0, [sp, #4]
   68ec8:	mov	r2, sp
   68ecc:	mov	r0, r5
   68ed0:	mov	r1, r4
   68ed4:	mov	r3, #0
   68ed8:	bl	5cb18 <fputs@plt+0x4b764>
   68edc:	sub	sp, fp, #8
   68ee0:	pop	{r4, r5, fp, pc}
   68ee4:	ldrb	r2, [r1]
   68ee8:	cmp	r2, #153	; 0x99
   68eec:	ldrbeq	r0, [r0, #24]
   68ef0:	ldrbeq	r2, [r1, #38]	; 0x26
   68ef4:	addeq	r0, r2, r0
   68ef8:	strbeq	r0, [r1, #38]	; 0x26
   68efc:	mov	r0, #0
   68f00:	bx	lr
   68f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68f08:	add	fp, sp, #28
   68f0c:	sub	sp, sp, #12
   68f10:	ldr	r6, [r0]
   68f14:	mov	r9, r2
   68f18:	mov	r8, r1
   68f1c:	ldr	r1, [r0, #496]	; 0x1f0
   68f20:	mov	r4, r0
   68f24:	mov	r7, r3
   68f28:	ldr	r2, [r6, #16]
   68f2c:	ldr	r5, [r6, #296]	; 0x128
   68f30:	ldr	r0, [r6, #300]	; 0x12c
   68f34:	ldr	sl, [r2, r3, lsl #4]
   68f38:	str	r1, [sp, #4]
   68f3c:	mov	r1, #20
   68f40:	mov	r2, r8
   68f44:	mov	r3, r9
   68f48:	str	sl, [sp]
   68f4c:	blx	r5
   68f50:	mov	r5, r0
   68f54:	cmp	r0, #1
   68f58:	bne	68f88 <fputs@plt+0x57bd4>
   68f5c:	cmp	r7, #0
   68f60:	bne	68fac <fputs@plt+0x57bf8>
   68f64:	ldr	r0, [r6, #20]
   68f68:	cmp	r0, #3
   68f6c:	bge	68fac <fputs@plt+0x57bf8>
   68f70:	movw	r1, #5552	; 0x15b0
   68f74:	mov	r0, r4
   68f78:	mov	r2, r8
   68f7c:	mov	r3, r9
   68f80:	movt	r1, #9
   68f84:	b	68fc4 <fputs@plt+0x57c10>
   68f88:	orr	r0, r5, #2
   68f8c:	cmp	r0, #2
   68f90:	beq	68fd0 <fputs@plt+0x57c1c>
   68f94:	movw	r1, #4587	; 0x11eb
   68f98:	mov	r0, r4
   68f9c:	movt	r1, #9
   68fa0:	bl	1d2fc <fputs@plt+0xbf48>
   68fa4:	mov	r0, #1
   68fa8:	b	68fcc <fputs@plt+0x57c18>
   68fac:	movw	r1, #5519	; 0x158f
   68fb0:	str	r9, [sp]
   68fb4:	mov	r0, r4
   68fb8:	mov	r2, sl
   68fbc:	mov	r3, r8
   68fc0:	movt	r1, #9
   68fc4:	bl	1d2fc <fputs@plt+0xbf48>
   68fc8:	mov	r0, #23
   68fcc:	str	r0, [r4, #12]
   68fd0:	mov	r0, r5
   68fd4:	sub	sp, fp, #28
   68fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68fdc:	ldrb	r2, [r1]
   68fe0:	orr	r2, r2, #2
   68fe4:	cmp	r2, #154	; 0x9a
   68fe8:	bne	69054 <fputs@plt+0x57ca0>
   68fec:	push	{fp, lr}
   68ff0:	mov	fp, sp
   68ff4:	ldr	ip, [r0, #24]
   68ff8:	ldr	r0, [ip]
   68ffc:	cmp	r0, #0
   69000:	beq	69038 <fputs@plt+0x57c84>
   69004:	ldr	lr, [r0]
   69008:	cmp	lr, #1
   6900c:	blt	69038 <fputs@plt+0x57c84>
   69010:	ldr	r1, [r1, #28]
   69014:	add	r3, r0, #52	; 0x34
   69018:	mov	r0, #0
   6901c:	ldr	r2, [r3]
   69020:	cmp	r1, r2
   69024:	beq	69040 <fputs@plt+0x57c8c>
   69028:	add	r0, r0, #1
   6902c:	add	r3, r3, #72	; 0x48
   69030:	cmp	r0, lr
   69034:	blt	6901c <fputs@plt+0x57c68>
   69038:	add	r0, ip, #8
   6903c:	b	69044 <fputs@plt+0x57c90>
   69040:	add	r0, ip, #4
   69044:	ldr	r1, [r0]
   69048:	add	r1, r1, #1
   6904c:	str	r1, [r0]
   69050:	pop	{fp, lr}
   69054:	mov	r0, #0
   69058:	bx	lr
   6905c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   69060:	add	fp, sp, #24
   69064:	sub	sp, sp, #32
   69068:	cmp	r1, #0
   6906c:	beq	691ac <fputs@plt+0x57df8>
   69070:	ldr	r7, [r0]
   69074:	mov	r5, r0
   69078:	ldrb	r0, [r7, #69]	; 0x45
   6907c:	cmp	r0, #0
   69080:	bne	691ac <fputs@plt+0x57df8>
   69084:	ldr	r0, [r1, #8]
   69088:	mov	r4, r1
   6908c:	tst	r0, #64	; 0x40
   69090:	bne	691ac <fputs@plt+0x57df8>
   69094:	mov	r1, sp
   69098:	movw	r8, #37756	; 0x937c
   6909c:	vmov.i32	q8, #0	; 0x00000000
   690a0:	mov	r6, r2
   690a4:	add	r1, r1, #8
   690a8:	movt	r8, #6
   690ac:	vst1.64	{d16-d17}, [r1]
   690b0:	mov	r1, #0
   690b4:	str	r1, [sp, #24]
   690b8:	stm	sp, {r5, r8}
   690bc:	ldrb	r1, [r5, #22]
   690c0:	cmp	r1, #0
   690c4:	beq	690e4 <fputs@plt+0x57d30>
   690c8:	movw	r0, #37764	; 0x9384
   690cc:	mov	r1, r4
   690d0:	movt	r0, #6
   690d4:	str	r0, [sp, #8]
   690d8:	mov	r0, sp
   690dc:	bl	64ea0 <fputs@plt+0x53aec>
   690e0:	ldr	r0, [r4, #8]
   690e4:	tst	r0, #512	; 0x200
   690e8:	movw	r1, #38200	; 0x9538
   690ec:	movweq	r0, #42032	; 0xa430
   690f0:	movt	r1, #6
   690f4:	movteq	r0, #6
   690f8:	str	r1, [sp, #8]
   690fc:	mov	r1, r4
   69100:	streq	r0, [sp, #12]
   69104:	mov	r0, sp
   69108:	bl	64ea0 <fputs@plt+0x53aec>
   6910c:	ldr	r0, [r5, #68]	; 0x44
   69110:	cmp	r0, #0
   69114:	bne	691ac <fputs@plt+0x57df8>
   69118:	ldrb	r0, [r7, #69]	; 0x45
   6911c:	cmp	r0, #0
   69120:	bne	691ac <fputs@plt+0x57df8>
   69124:	mov	r0, #0
   69128:	mov	r1, r4
   6912c:	str	r0, [sp, #16]
   69130:	str	r0, [sp, #12]
   69134:	str	r0, [sp, #20]
   69138:	movw	r0, #29688	; 0x73f8
   6913c:	movt	r0, #6
   69140:	str	r0, [sp, #4]
   69144:	movw	r0, #31040	; 0x7940
   69148:	movt	r0, #6
   6914c:	str	r0, [sp, #8]
   69150:	str	r5, [sp]
   69154:	str	r6, [sp, #24]
   69158:	mov	r6, sp
   6915c:	mov	r0, r6
   69160:	bl	64ea0 <fputs@plt+0x53aec>
   69164:	ldr	r0, [r5, #68]	; 0x44
   69168:	cmp	r0, #0
   6916c:	bne	691ac <fputs@plt+0x57df8>
   69170:	ldrb	r0, [r7, #69]	; 0x45
   69174:	cmp	r0, #0
   69178:	bne	691ac <fputs@plt+0x57df8>
   6917c:	vmov.i32	q8, #0	; 0x00000000
   69180:	add	r0, r6, #8
   69184:	mov	r1, r4
   69188:	vst1.64	{d16-d17}, [r0]
   6918c:	mov	r0, #0
   69190:	str	r0, [sp, #24]
   69194:	movw	r0, #45484	; 0xb1ac
   69198:	stm	sp, {r5, r8}
   6919c:	movt	r0, #6
   691a0:	str	r0, [sp, #12]
   691a4:	mov	r0, r6
   691a8:	bl	64ea0 <fputs@plt+0x53aec>
   691ac:	sub	sp, fp, #24
   691b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   691b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   691b8:	add	fp, sp, #28
   691bc:	sub	sp, sp, #28
   691c0:	cmp	r2, #0
   691c4:	str	r3, [sp, #16]
   691c8:	str	r1, [sp, #20]
   691cc:	beq	69348 <fputs@plt+0x57f94>
   691d0:	str	r0, [sp, #12]
   691d4:	ldr	r0, [r0]
   691d8:	mov	r7, r2
   691dc:	str	r0, [sp, #8]
   691e0:	ldr	r0, [r2]
   691e4:	cmp	r0, #1
   691e8:	blt	69330 <fputs@plt+0x57f7c>
   691ec:	ldr	r0, [sp, #20]
   691f0:	ldr	r9, [r7, #4]
   691f4:	mov	sl, #0
   691f8:	ldr	r0, [r0]
   691fc:	ldr	r0, [r0]
   69200:	str	r0, [sp, #4]
   69204:	b	69284 <fputs@plt+0x57ed0>
   69208:	mov	r0, #0
   6920c:	mov	r1, r8
   69210:	strh	r0, [r9, #16]
   69214:	ldr	r0, [sp, #12]
   69218:	bl	6727c <fputs@plt+0x55ec8>
   6921c:	cmp	r0, #0
   69220:	bne	69370 <fputs@plt+0x57fbc>
   69224:	ldr	r0, [sp, #20]
   69228:	ldr	r6, [r0]
   6922c:	ldr	r0, [r6]
   69230:	cmp	r0, #1
   69234:	blt	6931c <fputs@plt+0x57f68>
   69238:	mov	r4, #0
   6923c:	mov	r5, #0
   69240:	ldr	r0, [r6, #4]
   69244:	mvn	r2, #0
   69248:	ldr	r1, [r0, r4]
   6924c:	mov	r0, r8
   69250:	bl	64ac4 <fputs@plt+0x53710>
   69254:	cmp	r0, #0
   69258:	bne	6926c <fputs@plt+0x57eb8>
   6925c:	add	r0, r5, #1
   69260:	strh	r0, [r9, #16]
   69264:	ldr	r0, [sp, #20]
   69268:	ldr	r6, [r0]
   6926c:	ldr	r0, [r6]
   69270:	add	r5, r5, #1
   69274:	add	r4, r4, #20
   69278:	cmp	r5, r0
   6927c:	blt	69240 <fputs@plt+0x57e8c>
   69280:	b	6931c <fputs@plt+0x57f68>
   69284:	ldr	r8, [r9]
   69288:	mov	r6, #0
   6928c:	cmp	r8, #0
   69290:	beq	692c4 <fputs@plt+0x57f10>
   69294:	mov	r6, r8
   69298:	ldr	r0, [r6, #4]
   6929c:	tst	r0, #4096	; 0x1000
   692a0:	beq	692c4 <fputs@plt+0x57f10>
   692a4:	tst	r0, #262144	; 0x40000
   692a8:	addeq	r0, r6, #12
   692ac:	ldrne	r0, [r6, #20]
   692b0:	ldrne	r0, [r0, #4]
   692b4:	ldr	r6, [r0]
   692b8:	cmp	r6, #0
   692bc:	bne	69298 <fputs@plt+0x57ee4>
   692c0:	mov	r6, #0
   692c4:	ldr	r0, [sp, #16]
   692c8:	ldrb	r0, [r0]
   692cc:	cmp	r0, #71	; 0x47
   692d0:	beq	692f0 <fputs@plt+0x57f3c>
   692d4:	ldr	r0, [sp, #20]
   692d8:	mov	r1, r6
   692dc:	ldr	r0, [r0]
   692e0:	bl	6b4dc <fputs@plt+0x5a128>
   692e4:	cmp	r0, #1
   692e8:	str	r0, [sp, #24]
   692ec:	bge	69318 <fputs@plt+0x57f64>
   692f0:	mov	r0, r6
   692f4:	add	r1, sp, #24
   692f8:	bl	65c4c <fputs@plt+0x54898>
   692fc:	cmp	r0, #0
   69300:	beq	69208 <fputs@plt+0x57e54>
   69304:	ldr	r0, [sp, #24]
   69308:	movw	r2, #65535	; 0xffff
   6930c:	sub	r1, r0, #1
   69310:	cmp	r1, r2
   69314:	bcs	69350 <fputs@plt+0x57f9c>
   69318:	strh	r0, [r9, #16]
   6931c:	ldr	r0, [r7]
   69320:	add	sl, sl, #1
   69324:	add	r9, r9, #20
   69328:	cmp	sl, r0
   6932c:	blt	69284 <fputs@plt+0x57ed0>
   69330:	ldr	r0, [sp, #8]
   69334:	ldr	r1, [sp, #20]
   69338:	ldr	r3, [sp, #16]
   6933c:	mov	r2, r7
   69340:	bl	6b550 <fputs@plt+0x5a19c>
   69344:	b	69374 <fputs@plt+0x57fc0>
   69348:	mov	r0, #0
   6934c:	b	69374 <fputs@plt+0x57fc0>
   69350:	ldr	r0, [sp, #4]
   69354:	ldr	r3, [sp, #16]
   69358:	movw	r1, #6326	; 0x18b6
   6935c:	add	r2, sl, #1
   69360:	movt	r1, #9
   69364:	str	r0, [sp]
   69368:	ldr	r0, [sp, #8]
   6936c:	bl	1d2fc <fputs@plt+0xbf48>
   69370:	mov	r0, #1
   69374:	sub	sp, fp, #28
   69378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6937c:	mov	r0, #0
   69380:	bx	lr
   69384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69388:	add	fp, sp, #28
   6938c:	sub	sp, sp, #36	; 0x24
   69390:	mov	r4, r1
   69394:	ldr	r1, [r1, #48]	; 0x30
   69398:	mov	r5, #0
   6939c:	cmp	r1, #0
   693a0:	ldrne	r1, [r4, #44]	; 0x2c
   693a4:	cmpne	r1, #0
   693a8:	bne	693b8 <fputs@plt+0x58004>
   693ac:	mov	r0, r5
   693b0:	sub	sp, fp, #28
   693b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   693b8:	mov	r2, r4
   693bc:	ldrb	r3, [r2, #4]
   693c0:	cmp	r3, #119	; 0x77
   693c4:	cmpne	r3, #116	; 0x74
   693c8:	bne	693dc <fputs@plt+0x58028>
   693cc:	ldr	r2, [r2, #48]	; 0x30
   693d0:	cmp	r2, #0
   693d4:	bne	693bc <fputs@plt+0x58008>
   693d8:	b	693ac <fputs@plt+0x57ff8>
   693dc:	ldr	r3, [r1]
   693e0:	ldr	r1, [r1, #4]
   693e4:	add	r2, r3, r3, lsl #2
   693e8:	add	r1, r1, r2, lsl #2
   693ec:	sub	r2, r1, #20
   693f0:	add	r1, r3, #1
   693f4:	sub	r1, r1, #1
   693f8:	cmp	r1, #1
   693fc:	blt	693ac <fputs@plt+0x57ff8>
   69400:	sub	r3, r2, #20
   69404:	ldr	r2, [r2]
   69408:	ldrb	r2, [r2, #5]
   6940c:	tst	r2, #1
   69410:	mov	r2, r3
   69414:	beq	693f4 <fputs@plt+0x58040>
   69418:	ldr	r8, [r0]
   6941c:	ldr	r9, [r8]
   69420:	cmp	r9, #0
   69424:	beq	6943c <fputs@plt+0x58088>
   69428:	mov	r0, r9
   6942c:	mov	r2, #68	; 0x44
   69430:	mov	r3, #0
   69434:	bl	238bc <fputs@plt+0x12508>
   69438:	b	69448 <fputs@plt+0x58094>
   6943c:	mov	r0, #68	; 0x44
   69440:	mov	r1, #0
   69444:	bl	142d0 <fputs@plt+0x2f1c>
   69448:	mov	r6, r0
   6944c:	mov	r5, #2
   69450:	cmp	r0, #0
   69454:	beq	693ac <fputs@plt+0x57ff8>
   69458:	mov	r0, r6
   6945c:	mov	r1, #0
   69460:	mov	r2, #68	; 0x44
   69464:	mov	sl, #0
   69468:	bl	11174 <memset@plt>
   6946c:	add	r0, sp, #16
   69470:	str	sl, [sp, #20]
   69474:	str	sl, [sp, #16]
   69478:	mov	r1, #0
   6947c:	mov	r2, #0
   69480:	mov	r3, #0
   69484:	stm	sp, {r0, r6, sl}
   69488:	mov	r0, r8
   6948c:	str	sl, [sp, #12]
   69490:	bl	57608 <fputs@plt+0x46254>
   69494:	cmp	r0, #0
   69498:	beq	693ac <fputs@plt+0x57ff8>
   6949c:	mov	r7, r0
   694a0:	mov	r0, r6
   694a4:	mov	r1, r4
   694a8:	mov	r2, #68	; 0x44
   694ac:	bl	1121c <memcpy@plt>
   694b0:	add	r2, sp, #28
   694b4:	mov	r0, r9
   694b8:	mov	r1, #158	; 0x9e
   694bc:	mov	r3, #0
   694c0:	str	r7, [r4, #28]
   694c4:	str	sl, [sp, #32]
   694c8:	str	sl, [sp, #28]
   694cc:	bl	6704c <fputs@plt+0x55c98>
   694d0:	mov	r2, r0
   694d4:	mov	r0, r8
   694d8:	mov	r1, #0
   694dc:	bl	57890 <fputs@plt+0x464dc>
   694e0:	str	r0, [r4]
   694e4:	mov	r0, #119	; 0x77
   694e8:	movw	r1, #32639	; 0x7f7f
   694ec:	mov	r5, #0
   694f0:	strb	r0, [r4, #4]
   694f4:	str	sl, [r4, #32]
   694f8:	str	sl, [r6, #36]	; 0x24
   694fc:	str	sl, [r6, #40]	; 0x28
   69500:	str	sl, [r6, #44]	; 0x2c
   69504:	str	sl, [r4, #48]	; 0x30
   69508:	str	sl, [r4, #52]	; 0x34
   6950c:	str	sl, [r4, #64]	; 0x40
   69510:	movt	r1, #65535	; 0xffff
   69514:	ldr	r0, [r4, #8]
   69518:	and	r0, r0, r1
   6951c:	orr	r0, r0, #32768	; 0x8000
   69520:	str	r0, [r4, #8]
   69524:	ldr	r0, [r6, #48]	; 0x30
   69528:	str	r6, [r0, #52]	; 0x34
   6952c:	str	sl, [r6, #56]	; 0x38
   69530:	str	sl, [r6, #60]	; 0x3c
   69534:	b	693ac <fputs@plt+0x57ff8>
   69538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6953c:	add	fp, sp, #28
   69540:	sub	sp, sp, #100	; 0x64
   69544:	ldr	r9, [r0]
   69548:	ldr	r3, [r1, #8]
   6954c:	mov	sl, r0
   69550:	ldr	r2, [r9]
   69554:	orr	r0, r3, #32
   69558:	str	r0, [r1, #8]
   6955c:	ldrb	r0, [r2, #69]	; 0x45
   69560:	cmp	r0, #0
   69564:	beq	69574 <fputs@plt+0x581c0>
   69568:	mov	r0, #2
   6956c:	sub	sp, fp, #28
   69570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69574:	mov	r0, #1
   69578:	tst	r3, #32
   6957c:	bne	6956c <fputs@plt+0x581b8>
   69580:	ldr	r3, [r1, #28]
   69584:	cmp	r3, #0
   69588:	str	r3, [sp, #36]	; 0x24
   6958c:	beq	6956c <fputs@plt+0x581b8>
   69590:	ldr	r0, [r1]
   69594:	str	r2, [fp, #-44]	; 0xffffffd4
   69598:	movw	r2, #42032	; 0xa430
   6959c:	movt	r2, #6
   695a0:	str	r0, [sp, #24]
   695a4:	ldr	r0, [sl, #12]
   695a8:	cmp	r0, r2
   695ac:	bne	695d8 <fputs@plt+0x58224>
   695b0:	mov	r2, r1
   695b4:	mov	r0, r2
   695b8:	ldr	r2, [r2, #52]	; 0x34
   695bc:	cmp	r2, #0
   695c0:	bne	695b4 <fputs@plt+0x58200>
   695c4:	ldr	r0, [r0, #64]	; 0x40
   695c8:	cmp	r0, #0
   695cc:	ldrne	r2, [r9, #536]	; 0x218
   695d0:	strne	r2, [r0, #4]
   695d4:	strne	r0, [r9, #536]	; 0x218
   695d8:	ldr	r5, [sp, #36]	; 0x24
   695dc:	str	r1, [fp, #-52]	; 0xffffffcc
   695e0:	mov	r0, r9
   695e4:	mov	r1, r5
   695e8:	bl	6a458 <fputs@plt+0x590a4>
   695ec:	ldr	r0, [r5], #8
   695f0:	str	r9, [fp, #-48]	; 0xffffffd0
   695f4:	cmp	r0, #1
   695f8:	str	r5, [sp, #20]
   695fc:	blt	69a94 <fputs@plt+0x586e0>
   69600:	ldr	r6, [sp, #20]
   69604:	mov	r7, #0
   69608:	str	sl, [fp, #-56]	; 0xffffffc8
   6960c:	ldrb	r4, [r6, #37]	; 0x25
   69610:	tst	r4, #32
   69614:	bne	69a84 <fputs@plt+0x586d0>
   69618:	ldr	r0, [r6, #4]
   6961c:	cmp	r0, #0
   69620:	bne	698e4 <fputs@plt+0x58530>
   69624:	ldr	r0, [sl]
   69628:	str	r0, [sp, #64]	; 0x40
   6962c:	ldr	r0, [r0, #536]	; 0x218
   69630:	cmp	r0, #0
   69634:	str	r0, [fp, #-40]	; 0xffffffd8
   69638:	ldrne	r5, [r6, #8]
   6963c:	cmpne	r5, #0
   69640:	beq	698e4 <fputs@plt+0x58530>
   69644:	ldr	r0, [sp, #64]	; 0x40
   69648:	str	r6, [fp, #-60]	; 0xffffffc4
   6964c:	str	r7, [sp, #60]	; 0x3c
   69650:	ldr	r0, [r0]
   69654:	str	r0, [sp, #56]	; 0x38
   69658:	ldr	r7, [fp, #-40]	; 0xffffffd8
   6965c:	ldr	r9, [r7]
   69660:	cmp	r9, #1
   69664:	blt	69694 <fputs@plt+0x582e0>
   69668:	mov	sl, #0
   6966c:	add	r8, r7, sl, lsl #4
   69670:	mov	r0, r5
   69674:	ldr	r6, [r8, #8]
   69678:	mov	r1, r6
   6967c:	bl	15fac <fputs@plt+0x4bf8>
   69680:	cmp	r0, #0
   69684:	beq	696b4 <fputs@plt+0x58300>
   69688:	add	sl, sl, #1
   6968c:	cmp	sl, r9
   69690:	blt	6966c <fputs@plt+0x582b8>
   69694:	ldr	r7, [r7, #4]
   69698:	ldr	sl, [fp, #-56]	; 0xffffffc8
   6969c:	ldr	r6, [fp, #-60]	; 0xffffffc4
   696a0:	str	r7, [fp, #-40]	; 0xffffffd8
   696a4:	cmp	r7, #0
   696a8:	ldr	r7, [sp, #60]	; 0x3c
   696ac:	bne	69658 <fputs@plt+0x582a4>
   696b0:	b	698e4 <fputs@plt+0x58530>
   696b4:	ldr	r1, [r8, #20]
   696b8:	cmp	r1, #0
   696bc:	bne	6a3b8 <fputs@plt+0x59004>
   696c0:	tst	r4, #4
   696c4:	bne	6a3c4 <fputs@plt+0x59010>
   696c8:	ldr	r5, [sp, #56]	; 0x38
   696cc:	cmp	r5, #0
   696d0:	beq	696e8 <fputs@plt+0x58334>
   696d4:	mov	r0, r5
   696d8:	mov	r2, #72	; 0x48
   696dc:	mov	r3, #0
   696e0:	bl	238bc <fputs@plt+0x12508>
   696e4:	b	696f4 <fputs@plt+0x58340>
   696e8:	mov	r0, #72	; 0x48
   696ec:	mov	r1, #0
   696f0:	bl	142d0 <fputs@plt+0x2f1c>
   696f4:	ldr	r6, [fp, #-60]	; 0xffffffc4
   696f8:	mov	sl, r0
   696fc:	cmp	r0, #0
   69700:	beq	6a3ac <fputs@plt+0x58ff8>
   69704:	mov	r0, sl
   69708:	mov	r1, #0
   6970c:	mov	r2, #72	; 0x48
   69710:	bl	11174 <memset@plt>
   69714:	mov	r0, #1
   69718:	str	sl, [r6, #16]
   6971c:	strh	r0, [sl, #36]	; 0x24
   69720:	mov	r0, r5
   69724:	ldr	r1, [r8, #8]
   69728:	bl	1b704 <fputs@plt+0xa350>
   6972c:	str	r0, [sl]
   69730:	movw	r0, #65535	; 0xffff
   69734:	mov	r2, #0
   69738:	strh	r0, [sl, #32]
   6973c:	mov	r0, #200	; 0xc8
   69740:	strh	r0, [sl, #38]	; 0x26
   69744:	ldrb	r0, [sl, #42]	; 0x2a
   69748:	orr	r0, r0, #66	; 0x42
   6974c:	strb	r0, [sl, #42]	; 0x2a
   69750:	mov	r0, r5
   69754:	ldr	r1, [r8, #16]
   69758:	bl	65450 <fputs@plt+0x5409c>
   6975c:	str	r0, [r6, #20]
   69760:	mov	r4, r0
   69764:	ldrb	r0, [r5, #69]	; 0x45
   69768:	cmp	r0, #0
   6976c:	bne	69568 <fputs@plt+0x581b4>
   69770:	ldrb	r0, [r4, #4]
   69774:	sub	r0, r0, #115	; 0x73
   69778:	uxtb	r0, r0
   6977c:	mov	r9, r0
   69780:	cmp	r0, #1
   69784:	bhi	69800 <fputs@plt+0x5844c>
   69788:	ldr	r0, [r4, #28]
   6978c:	ldr	r5, [r0]
   69790:	cmp	r5, #1
   69794:	blt	69800 <fputs@plt+0x5844c>
   69798:	add	r7, r0, #45	; 0x2d
   6979c:	b	697e8 <fputs@plt+0x58434>
   697a0:	ldr	r0, [r7, #-29]	; 0xffffffe3
   697a4:	cmp	r0, #0
   697a8:	beq	697f4 <fputs@plt+0x58440>
   697ac:	ldr	r1, [r8, #8]
   697b0:	bl	15fac <fputs@plt+0x4bf8>
   697b4:	cmp	r0, #0
   697b8:	bne	697f4 <fputs@plt+0x58440>
   697bc:	str	sl, [r7, #-21]	; 0xffffffeb
   697c0:	ldrb	r0, [r7]
   697c4:	orr	r0, r0, #32
   697c8:	strb	r0, [r7]
   697cc:	ldrh	r0, [sl, #36]	; 0x24
   697d0:	add	r0, r0, #1
   697d4:	strh	r0, [sl, #36]	; 0x24
   697d8:	ldr	r0, [r4, #8]
   697dc:	orr	r0, r0, #8192	; 0x2000
   697e0:	str	r0, [r4, #8]
   697e4:	b	697f4 <fputs@plt+0x58440>
   697e8:	ldr	r0, [r7, #-33]	; 0xffffffdf
   697ec:	cmp	r0, #0
   697f0:	beq	697a0 <fputs@plt+0x583ec>
   697f4:	subs	r5, r5, #1
   697f8:	add	r7, r7, #72	; 0x48
   697fc:	bne	697e8 <fputs@plt+0x58434>
   69800:	ldrh	r0, [sl, #36]	; 0x24
   69804:	cmp	r0, #3
   69808:	bcs	6a3e8 <fputs@plt+0x59034>
   6980c:	ldr	r5, [sp, #64]	; 0x40
   69810:	movw	r0, #5945	; 0x1739
   69814:	ldr	r7, [fp, #-40]	; 0xffffffd8
   69818:	cmp	r9, #1
   6981c:	mov	r1, r4
   69820:	movt	r0, #9
   69824:	str	r0, [r8, #20]
   69828:	ldr	r0, [r5, #536]	; 0x218
   6982c:	str	r7, [r5, #536]	; 0x218
   69830:	ldrls	r1, [r4, #48]	; 0x30
   69834:	str	r0, [sp, #56]	; 0x38
   69838:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6983c:	bl	64ea0 <fputs@plt+0x53aec>
   69840:	mov	r1, r4
   69844:	str	r7, [r5, #536]	; 0x218
   69848:	mov	r0, r1
   6984c:	ldr	r1, [r1, #48]	; 0x30
   69850:	cmp	r1, #0
   69854:	bne	69848 <fputs@plt+0x58494>
   69858:	ldr	r1, [r8, #12]
   6985c:	ldr	r2, [r0]
   69860:	cmp	r1, #0
   69864:	beq	69884 <fputs@plt+0x584d0>
   69868:	cmp	r2, #0
   6986c:	beq	69888 <fputs@plt+0x584d4>
   69870:	ldr	r0, [r1]
   69874:	ldr	r3, [r2]
   69878:	cmp	r3, r0
   6987c:	beq	69888 <fputs@plt+0x584d4>
   69880:	b	6a400 <fputs@plt+0x5904c>
   69884:	mov	r1, r2
   69888:	add	r2, sl, #34	; 0x22
   6988c:	add	r3, sl, #4
   69890:	mov	r0, r5
   69894:	bl	6a4d0 <fputs@plt+0x5911c>
   69898:	ldr	sl, [fp, #-56]	; 0xffffffc8
   6989c:	cmp	r9, #1
   698a0:	bhi	698d0 <fputs@plt+0x5851c>
   698a4:	ldr	r0, [r4, #8]
   698a8:	movw	r1, #6040	; 0x1798
   698ac:	movt	r1, #9
   698b0:	tst	r0, #8192	; 0x2000
   698b4:	movw	r0, #6006	; 0x1776
   698b8:	movt	r0, #9
   698bc:	moveq	r0, r1
   698c0:	mov	r1, r4
   698c4:	str	r0, [r8, #20]
   698c8:	mov	r0, sl
   698cc:	bl	64ea0 <fputs@plt+0x53aec>
   698d0:	mov	r0, #0
   698d4:	ldr	r7, [sp, #60]	; 0x3c
   698d8:	str	r0, [r8, #20]
   698dc:	ldr	r0, [sp, #56]	; 0x38
   698e0:	str	r0, [r5, #536]	; 0x218
   698e4:	ldr	r0, [r6, #16]
   698e8:	ldr	r8, [fp, #-44]	; 0xffffffd4
   698ec:	cmp	r0, #0
   698f0:	bne	69a64 <fputs@plt+0x586b0>
   698f4:	ldr	r0, [r6, #8]
   698f8:	cmp	r0, #0
   698fc:	beq	699a4 <fputs@plt+0x585f0>
   69900:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69904:	mov	r1, #0
   69908:	mov	r2, r6
   6990c:	bl	6a834 <fputs@plt+0x59480>
   69910:	cmp	r0, #0
   69914:	str	r0, [r6, #16]
   69918:	beq	69568 <fputs@plt+0x581b4>
   6991c:	mov	r4, r0
   69920:	ldrh	r0, [r0, #36]	; 0x24
   69924:	movw	r1, #65535	; 0xffff
   69928:	cmp	r0, r1
   6992c:	beq	6a398 <fputs@plt+0x58fe4>
   69930:	add	r0, r0, #1
   69934:	strh	r0, [r4, #36]	; 0x24
   69938:	ldrb	r0, [r4, #42]	; 0x2a
   6993c:	tst	r0, #16
   69940:	bne	6995c <fputs@plt+0x585a8>
   69944:	ldrb	r0, [r6, #37]	; 0x25
   69948:	tst	r0, #4
   6994c:	bne	6a3d4 <fputs@plt+0x59020>
   69950:	ldr	r0, [r4, #12]
   69954:	cmp	r0, #0
   69958:	beq	69a64 <fputs@plt+0x586b0>
   6995c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69960:	mov	r1, r4
   69964:	bl	6a8a0 <fputs@plt+0x594ec>
   69968:	cmp	r0, #0
   6996c:	bne	69568 <fputs@plt+0x581b4>
   69970:	ldr	r1, [r4, #12]
   69974:	mov	r0, r8
   69978:	mov	r2, #0
   6997c:	bl	65450 <fputs@plt+0x5409c>
   69980:	str	r0, [r6, #20]
   69984:	mov	r1, r0
   69988:	movw	r0, #65535	; 0xffff
   6998c:	ldrh	r5, [r4, #34]	; 0x22
   69990:	strh	r0, [r4, #34]	; 0x22
   69994:	mov	r0, sl
   69998:	bl	64ea0 <fputs@plt+0x53aec>
   6999c:	strh	r5, [r4, #34]	; 0x22
   699a0:	b	69a64 <fputs@plt+0x586b0>
   699a4:	ldr	r4, [r6, #20]
   699a8:	mov	r0, sl
   699ac:	mov	r1, r4
   699b0:	bl	64ea0 <fputs@plt+0x53aec>
   699b4:	cmp	r0, #0
   699b8:	bne	69568 <fputs@plt+0x581b4>
   699bc:	cmp	r8, #0
   699c0:	beq	699d8 <fputs@plt+0x58624>
   699c4:	mov	r0, r8
   699c8:	mov	r2, #72	; 0x48
   699cc:	mov	r3, #0
   699d0:	bl	238bc <fputs@plt+0x12508>
   699d4:	b	699e4 <fputs@plt+0x58630>
   699d8:	mov	r0, #72	; 0x48
   699dc:	mov	r1, #0
   699e0:	bl	142d0 <fputs@plt+0x2f1c>
   699e4:	mov	r5, r0
   699e8:	cmp	r0, #0
   699ec:	beq	6a3ac <fputs@plt+0x58ff8>
   699f0:	mov	r0, r5
   699f4:	mov	r1, #0
   699f8:	mov	r2, #72	; 0x48
   699fc:	bl	11174 <memset@plt>
   69a00:	movw	r1, #5781	; 0x1695
   69a04:	mov	r0, #1
   69a08:	str	r5, [r6, #16]
   69a0c:	mov	r2, r5
   69a10:	strh	r0, [r5, #36]	; 0x24
   69a14:	mov	r0, r8
   69a18:	movt	r1, #9
   69a1c:	bl	1d380 <fputs@plt+0xbfcc>
   69a20:	str	r0, [r5]
   69a24:	mov	r0, r4
   69a28:	ldr	r4, [r4, #48]	; 0x30
   69a2c:	cmp	r4, #0
   69a30:	bne	69a24 <fputs@plt+0x58670>
   69a34:	ldr	r1, [r0]
   69a38:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69a3c:	add	r2, r5, #34	; 0x22
   69a40:	add	r3, r5, #4
   69a44:	bl	6a4d0 <fputs@plt+0x5911c>
   69a48:	mov	r0, #200	; 0xc8
   69a4c:	strh	r0, [r5, #38]	; 0x26
   69a50:	movw	r0, #65535	; 0xffff
   69a54:	strh	r0, [r5, #32]
   69a58:	ldrb	r0, [r5, #42]	; 0x2a
   69a5c:	orr	r0, r0, #2
   69a60:	strb	r0, [r5, #42]	; 0x2a
   69a64:	ldr	r9, [fp, #-48]	; 0xffffffd0
   69a68:	mov	r1, r6
   69a6c:	mov	r0, r9
   69a70:	bl	6aadc <fputs@plt+0x59728>
   69a74:	cmp	r0, #0
   69a78:	bne	69568 <fputs@plt+0x581b4>
   69a7c:	ldr	r0, [sp, #36]	; 0x24
   69a80:	ldr	r0, [r0]
   69a84:	add	r7, r7, #1
   69a88:	add	r6, r6, #72	; 0x48
   69a8c:	cmp	r7, r0
   69a90:	blt	6960c <fputs@plt+0x58258>
   69a94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69a98:	ldrb	r0, [r0, #69]	; 0x45
   69a9c:	cmp	r0, #0
   69aa0:	bne	69568 <fputs@plt+0x581b4>
   69aa4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69aa8:	ldr	r7, [r0, #28]
   69aac:	ldr	r0, [r7]
   69ab0:	cmp	r0, #2
   69ab4:	blt	69d2c <fputs@plt+0x58978>
   69ab8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69abc:	add	r5, r7, #8
   69ac0:	add	r6, r7, #80	; 0x50
   69ac4:	mov	sl, #0
   69ac8:	add	r0, r0, #32
   69acc:	str	r0, [fp, #-60]	; 0xffffffc4
   69ad0:	ldr	r0, [r5, #16]
   69ad4:	cmp	r0, #0
   69ad8:	ldrne	r0, [r6, #16]
   69adc:	strne	r0, [fp, #-40]	; 0xffffffd8
   69ae0:	cmpne	r0, #0
   69ae4:	bne	69b08 <fputs@plt+0x58754>
   69ae8:	ldr	r0, [r7]
   69aec:	add	sl, sl, #1
   69af0:	add	r5, r5, #72	; 0x48
   69af4:	add	r6, r6, #72	; 0x48
   69af8:	sub	r0, r0, #1
   69afc:	cmp	sl, r0
   69b00:	blt	69ad0 <fputs@plt+0x5871c>
   69b04:	b	69d2c <fputs@plt+0x58978>
   69b08:	ldrb	r1, [r6, #36]	; 0x24
   69b0c:	ubfx	r0, r1, #5, #1
   69b10:	tst	r1, #4
   69b14:	str	r0, [sp, #64]	; 0x40
   69b18:	bne	69b24 <fputs@plt+0x58770>
   69b1c:	add	r4, r6, #52	; 0x34
   69b20:	b	69c04 <fputs@plt+0x58850>
   69b24:	ldr	r0, [r6, #48]	; 0x30
   69b28:	cmp	r0, #0
   69b2c:	moveq	r4, r6
   69b30:	ldreq	r0, [r4, #52]!	; 0x34
   69b34:	cmpeq	r0, #0
   69b38:	bne	6a384 <fputs@plt+0x58fd0>
   69b3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69b40:	ldrsh	r2, [r0, #34]	; 0x22
   69b44:	cmp	r2, #1
   69b48:	blt	69c04 <fputs@plt+0x58850>
   69b4c:	add	r0, sp, #44	; 0x2c
   69b50:	mov	r8, #0
   69b54:	stm	r0, {r1, r4, r6}
   69b58:	add	r0, sl, #1
   69b5c:	str	r5, [sp, #56]	; 0x38
   69b60:	str	r0, [sp, #60]	; 0x3c
   69b64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69b68:	mov	r6, #24
   69b6c:	mov	r4, #0
   69b70:	str	r2, [fp, #-56]	; 0xffffffc8
   69b74:	ldr	r0, [r0, #4]
   69b78:	ldr	r5, [r0, r8, lsl #4]
   69b7c:	ldr	r0, [r7, r6]
   69b80:	mov	r1, r5
   69b84:	bl	6ade8 <fputs@plt+0x59a34>
   69b88:	cmn	r0, #1
   69b8c:	bgt	69bb0 <fputs@plt+0x587fc>
   69b90:	add	r0, r4, #1
   69b94:	cmp	r4, sl
   69b98:	add	r6, r6, #72	; 0x48
   69b9c:	mov	r4, r0
   69ba0:	bcc	69b7c <fputs@plt+0x587c8>
   69ba4:	ldr	r9, [fp, #-48]	; 0xffffffd0
   69ba8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   69bac:	b	69be8 <fputs@plt+0x58834>
   69bb0:	mov	r3, r0
   69bb4:	ldr	r0, [sp, #60]	; 0x3c
   69bb8:	mov	r1, r7
   69bbc:	mov	r2, r4
   69bc0:	stm	sp, {r0, r8}
   69bc4:	ldr	r0, [sp, #64]	; 0x40
   69bc8:	ldr	r9, [fp, #-48]	; 0xffffffd0
   69bcc:	str	r0, [sp, #8]
   69bd0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69bd4:	str	r0, [sp, #12]
   69bd8:	mov	r0, r9
   69bdc:	bl	6abc0 <fputs@plt+0x5980c>
   69be0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69be4:	ldrh	r2, [r0, #34]	; 0x22
   69be8:	add	r8, r8, #1
   69bec:	sxth	r0, r2
   69bf0:	cmp	r8, r0
   69bf4:	blt	69b64 <fputs@plt+0x587b0>
   69bf8:	add	r6, sp, #44	; 0x2c
   69bfc:	ldr	r5, [sp, #56]	; 0x38
   69c00:	ldm	r6, {r1, r4, r6}
   69c04:	ldr	r2, [r6, #48]	; 0x30
   69c08:	cmp	r2, #0
   69c0c:	beq	69c50 <fputs@plt+0x5889c>
   69c10:	ldr	r0, [r4]
   69c14:	cmp	r0, #0
   69c18:	bne	6a424 <fputs@plt+0x59070>
   69c1c:	ands	r0, r1, #32
   69c20:	beq	69c34 <fputs@plt+0x58880>
   69c24:	ldr	r1, [r6, #44]	; 0x2c
   69c28:	mov	r0, r2
   69c2c:	bl	6ac58 <fputs@plt+0x598a4>
   69c30:	ldr	r2, [r6, #48]	; 0x30
   69c34:	ldr	r8, [fp, #-60]	; 0xffffffc4
   69c38:	ldr	r0, [r9]
   69c3c:	ldr	r1, [r8]
   69c40:	bl	6acf0 <fputs@plt+0x5993c>
   69c44:	str	r0, [r8]
   69c48:	mov	r0, #0
   69c4c:	str	r0, [r6, #48]	; 0x30
   69c50:	ldr	r1, [r4]
   69c54:	cmp	r1, #0
   69c58:	beq	69ae8 <fputs@plt+0x58734>
   69c5c:	ldr	r0, [r1, #4]
   69c60:	cmp	r0, #1
   69c64:	blt	69ae8 <fputs@plt+0x58734>
   69c68:	add	r0, sl, #1
   69c6c:	mov	r2, #0
   69c70:	str	r5, [sp, #56]	; 0x38
   69c74:	str	r6, [sp, #52]	; 0x34
   69c78:	str	r1, [sp, #60]	; 0x3c
   69c7c:	str	r0, [sp, #48]	; 0x30
   69c80:	ldr	r0, [r1]
   69c84:	str	r2, [fp, #-56]	; 0xffffffc8
   69c88:	ldr	r4, [r0, r2, lsl #3]
   69c8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69c90:	mov	r1, r4
   69c94:	bl	6ade8 <fputs@plt+0x59a34>
   69c98:	cmp	r0, #0
   69c9c:	blt	69d98 <fputs@plt+0x589e4>
   69ca0:	mov	r8, r0
   69ca4:	mov	r5, #0
   69ca8:	mov	r6, #24
   69cac:	ldr	r0, [r7, r6]
   69cb0:	mov	r1, r4
   69cb4:	bl	6ade8 <fputs@plt+0x59a34>
   69cb8:	cmn	r0, #1
   69cbc:	bgt	69cd8 <fputs@plt+0x58924>
   69cc0:	add	r0, r5, #1
   69cc4:	cmp	r5, sl
   69cc8:	add	r6, r6, #72	; 0x48
   69ccc:	mov	r5, r0
   69cd0:	bcc	69cac <fputs@plt+0x588f8>
   69cd4:	b	69d98 <fputs@plt+0x589e4>
   69cd8:	mov	r3, r0
   69cdc:	ldr	r0, [sp, #48]	; 0x30
   69ce0:	mov	r1, r7
   69ce4:	mov	r2, r5
   69ce8:	stm	sp, {r0, r8}
   69cec:	ldr	r0, [sp, #64]	; 0x40
   69cf0:	ldr	r9, [fp, #-48]	; 0xffffffd0
   69cf4:	str	r0, [sp, #8]
   69cf8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69cfc:	str	r0, [sp, #12]
   69d00:	mov	r0, r9
   69d04:	bl	6abc0 <fputs@plt+0x5980c>
   69d08:	ldr	r1, [sp, #60]	; 0x3c
   69d0c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   69d10:	ldr	r5, [sp, #56]	; 0x38
   69d14:	ldr	r6, [sp, #52]	; 0x34
   69d18:	ldr	r0, [r1, #4]
   69d1c:	add	r2, r2, #1
   69d20:	cmp	r2, r0
   69d24:	blt	69c80 <fputs@plt+0x588cc>
   69d28:	b	69ae8 <fputs@plt+0x58734>
   69d2c:	ldr	r0, [sp, #24]
   69d30:	ldr	r0, [r0]
   69d34:	cmp	r0, #1
   69d38:	blt	69d88 <fputs@plt+0x589d4>
   69d3c:	ldr	r1, [sp, #24]
   69d40:	ldr	sl, [r1, #4]
   69d44:	mov	r1, #0
   69d48:	mov	r2, sl
   69d4c:	ldr	r3, [r2]
   69d50:	ldrb	r7, [r3]
   69d54:	cmp	r7, #122	; 0x7a
   69d58:	beq	69d68 <fputs@plt+0x589b4>
   69d5c:	cmp	r7, #158	; 0x9e
   69d60:	bne	69d78 <fputs@plt+0x589c4>
   69d64:	b	69dac <fputs@plt+0x589f8>
   69d68:	ldr	r3, [r3, #16]
   69d6c:	ldrb	r3, [r3]
   69d70:	cmp	r3, #158	; 0x9e
   69d74:	beq	69dac <fputs@plt+0x589f8>
   69d78:	add	r1, r1, #1
   69d7c:	add	r2, r2, #20
   69d80:	cmp	r1, r0
   69d84:	blt	69d4c <fputs@plt+0x58998>
   69d88:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69d8c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   69d90:	ldr	r6, [r0]
   69d94:	b	6a354 <fputs@plt+0x58fa0>
   69d98:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69d9c:	movw	r1, #6262	; 0x1876
   69da0:	mov	r2, r4
   69da4:	movt	r1, #9
   69da8:	b	6a3f8 <fputs@plt+0x59044>
   69dac:	ldr	r0, [sp, #36]	; 0x24
   69db0:	ldr	r7, [fp, #-44]	; 0xffffffd4
   69db4:	mov	r8, #0
   69db8:	mov	r6, #0
   69dbc:	str	sl, [sp, #16]
   69dc0:	add	r0, r0, #24
   69dc4:	str	r0, [sp, #32]
   69dc8:	ldr	r0, [r9]
   69dcc:	ldr	r0, [r0, #24]
   69dd0:	and	r0, r0, #68	; 0x44
   69dd4:	str	r0, [sp, #64]	; 0x40
   69dd8:	mov	r0, #0
   69ddc:	add	r5, r0, r0, lsl #2
   69de0:	mov	r4, sl
   69de4:	str	r0, [sp, #28]
   69de8:	mov	r1, #0
   69dec:	ldr	r2, [r4, r5, lsl #2]!
   69df0:	str	r1, [sp, #48]	; 0x30
   69df4:	ldrb	r0, [r2]
   69df8:	cmp	r0, #158	; 0x9e
   69dfc:	beq	69e24 <fputs@plt+0x58a70>
   69e00:	cmp	r0, #122	; 0x7a
   69e04:	bne	6a2a0 <fputs@plt+0x58eec>
   69e08:	ldr	r0, [r2, #16]
   69e0c:	ldrb	r0, [r0]
   69e10:	cmp	r0, #158	; 0x9e
   69e14:	bne	6a2a0 <fputs@plt+0x58eec>
   69e18:	ldr	r0, [r2, #12]
   69e1c:	ldr	r0, [r0, #8]
   69e20:	str	r0, [sp, #48]	; 0x30
   69e24:	ldr	r0, [sp, #36]	; 0x24
   69e28:	ldr	r0, [r0]
   69e2c:	cmp	r0, #1
   69e30:	blt	6a2ec <fputs@plt+0x58f38>
   69e34:	ldr	r4, [sp, #20]
   69e38:	mov	r0, #0
   69e3c:	mov	sl, #0
   69e40:	mov	r8, r6
   69e44:	str	r0, [fp, #-40]	; 0xffffffd8
   69e48:	ldr	r1, [r4, #12]
   69e4c:	ldr	r0, [r4, #16]
   69e50:	ldr	r2, [r4, #20]
   69e54:	str	r0, [fp, #-60]	; 0xffffffc4
   69e58:	cmp	r1, #0
   69e5c:	str	r1, [sp, #44]	; 0x2c
   69e60:	ldreq	r0, [fp, #-60]	; 0xffffffc4
   69e64:	ldreq	r0, [r0]
   69e68:	streq	r0, [sp, #44]	; 0x2c
   69e6c:	ldrb	r0, [r7, #69]	; 0x45
   69e70:	cmp	r0, #0
   69e74:	bne	6a284 <fputs@plt+0x58ed0>
   69e78:	cmp	r2, #0
   69e7c:	str	r4, [sp, #60]	; 0x3c
   69e80:	beq	69e94 <fputs@plt+0x58ae0>
   69e84:	ldrb	r0, [r2, #9]
   69e88:	mov	r1, #0
   69e8c:	tst	r0, #4
   69e90:	bne	69f20 <fputs@plt+0x58b6c>
   69e94:	ldr	r0, [sp, #48]	; 0x30
   69e98:	cmp	r0, #0
   69e9c:	beq	69eb4 <fputs@plt+0x58b00>
   69ea0:	ldr	r0, [sp, #48]	; 0x30
   69ea4:	ldr	r1, [sp, #44]	; 0x2c
   69ea8:	bl	15fac <fputs@plt+0x4bf8>
   69eac:	cmp	r0, #0
   69eb0:	bne	6a260 <fputs@plt+0x58eac>
   69eb4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69eb8:	ldr	r2, [r0, #64]	; 0x40
   69ebc:	cmp	r2, #0
   69ec0:	beq	69f10 <fputs@plt+0x58b5c>
   69ec4:	ldr	r0, [r7, #16]
   69ec8:	ldr	r3, [r7, #20]
   69ecc:	mov	r1, #0
   69ed0:	cmp	r3, #1
   69ed4:	blt	69f04 <fputs@plt+0x58b50>
   69ed8:	add	r7, r0, #12
   69edc:	mov	r1, #0
   69ee0:	ldr	r6, [r7, r1, lsl #4]
   69ee4:	cmp	r6, r2
   69ee8:	beq	69ef8 <fputs@plt+0x58b44>
   69eec:	add	r1, r1, #1
   69ef0:	cmp	r1, r3
   69ef4:	blt	69ee0 <fputs@plt+0x58b2c>
   69ef8:	ldr	r7, [fp, #-44]	; 0xffffffd4
   69efc:	cmp	r1, #0
   69f00:	blt	69f10 <fputs@plt+0x58b5c>
   69f04:	ldr	r1, [r0, r1, lsl #4]
   69f08:	mov	r2, #0
   69f0c:	b	69f20 <fputs@plt+0x58b6c>
   69f10:	movw	r0, #1493	; 0x5d5
   69f14:	mov	r2, #0
   69f18:	movt	r0, #9
   69f1c:	mov	r1, r0
   69f20:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69f24:	ldrsh	r5, [r0, #34]	; 0x22
   69f28:	cmp	r5, #1
   69f2c:	blt	6a260 <fputs@plt+0x58eac>
   69f30:	cmp	r2, #0
   69f34:	mov	r0, r2
   69f38:	str	r2, [sp, #56]	; 0x38
   69f3c:	ldr	r2, [sp, #48]	; 0x30
   69f40:	str	r1, [sp, #40]	; 0x28
   69f44:	ldr	r4, [fp, #-60]	; 0xffffffc4
   69f48:	mov	r9, #0
   69f4c:	movwne	r0, #1
   69f50:	cmp	r2, #0
   69f54:	mov	r1, r2
   69f58:	movwne	r1, #1
   69f5c:	and	r0, r1, r0
   69f60:	clz	r1, r2
   69f64:	str	r0, [fp, #-56]	; 0xffffffc8
   69f68:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69f6c:	lsr	r1, r1, #5
   69f70:	cmp	r0, #0
   69f74:	movwne	r0, #1
   69f78:	and	r0, r1, r0
   69f7c:	str	r0, [sp, #52]	; 0x34
   69f80:	ldr	r7, [r4, #4]
   69f84:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69f88:	ldr	r6, [r7, r9, lsl #4]
   69f8c:	cmp	r0, #0
   69f90:	beq	69fc4 <fputs@plt+0x58c10>
   69f94:	ldr	r0, [sp, #56]	; 0x38
   69f98:	add	r1, r9, r9, lsl #2
   69f9c:	ldr	r2, [sp, #48]	; 0x30
   69fa0:	mov	r3, #0
   69fa4:	ldr	r0, [r0]
   69fa8:	ldr	r0, [r0, #4]
   69fac:	add	r0, r0, r1, lsl #2
   69fb0:	mov	r1, #0
   69fb4:	ldr	r0, [r0, #8]
   69fb8:	bl	68c60 <fputs@plt+0x578ac>
   69fbc:	cmp	r0, #0
   69fc0:	beq	6a110 <fputs@plt+0x58d5c>
   69fc4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69fc8:	ldrb	r0, [r0, #10]
   69fcc:	tst	r0, #1
   69fd0:	bne	69fe4 <fputs@plt+0x58c30>
   69fd4:	add	r0, r7, r9, lsl #4
   69fd8:	ldrb	r0, [r0, #15]
   69fdc:	tst	r0, #2
   69fe0:	bne	6a110 <fputs@plt+0x58d5c>
   69fe4:	ldr	r0, [sp, #52]	; 0x34
   69fe8:	cmp	r0, #0
   69fec:	beq	6a04c <fputs@plt+0x58c98>
   69ff0:	ldr	r0, [sp, #60]	; 0x3c
   69ff4:	ldrb	r0, [r0, #36]	; 0x24
   69ff8:	tst	r0, #4
   69ffc:	beq	6a030 <fputs@plt+0x58c7c>
   6a000:	ldr	r7, [sp, #32]
   6a004:	mov	r4, #0
   6a008:	ldr	r0, [r7]
   6a00c:	mov	r1, r6
   6a010:	bl	6ade8 <fputs@plt+0x59a34>
   6a014:	cmn	r0, #1
   6a018:	bgt	6a1f0 <fputs@plt+0x58e3c>
   6a01c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6a020:	add	r4, r4, #1
   6a024:	add	r7, r7, #72	; 0x48
   6a028:	cmp	r4, r0
   6a02c:	bcc	6a008 <fputs@plt+0x58c54>
   6a030:	ldr	r0, [sp, #60]	; 0x3c
   6a034:	mov	r1, r6
   6a038:	ldr	r0, [r0, #52]	; 0x34
   6a03c:	bl	6ab64 <fputs@plt+0x597b0>
   6a040:	mov	sl, #1
   6a044:	cmn	r0, #1
   6a048:	bgt	6a1f4 <fputs@plt+0x58e40>
   6a04c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6a050:	mov	r1, #27
   6a054:	mov	r2, r6
   6a058:	mov	r0, r7
   6a05c:	bl	57a0c <fputs@plt+0x46658>
   6a060:	mov	r5, r0
   6a064:	ldr	r0, [sp, #64]	; 0x40
   6a068:	cmp	r0, #4
   6a06c:	beq	6a084 <fputs@plt+0x58cd0>
   6a070:	ldr	r0, [sp, #36]	; 0x24
   6a074:	mov	r4, #0
   6a078:	ldr	r0, [r0]
   6a07c:	cmp	r0, #2
   6a080:	blt	6a158 <fputs@plt+0x58da4>
   6a084:	ldr	r2, [sp, #44]	; 0x2c
   6a088:	mov	r0, r7
   6a08c:	mov	r1, #27
   6a090:	bl	57a0c <fputs@plt+0x46658>
   6a094:	ldr	r4, [fp, #-48]	; 0xffffffd0
   6a098:	mov	r2, r0
   6a09c:	mov	r0, #0
   6a0a0:	mov	r1, #122	; 0x7a
   6a0a4:	mov	r3, r5
   6a0a8:	str	r0, [sp]
   6a0ac:	mov	r0, r4
   6a0b0:	bl	52078 <fputs@plt+0x40cc4>
   6a0b4:	mov	r5, r0
   6a0b8:	ldr	r0, [sp, #40]	; 0x28
   6a0bc:	cmp	r0, #0
   6a0c0:	beq	6a118 <fputs@plt+0x58d64>
   6a0c4:	str	r0, [fp, #-36]	; 0xffffffdc
   6a0c8:	bl	111f8 <strlen@plt>
   6a0cc:	bic	r0, r0, #-1073741824	; 0xc0000000
   6a0d0:	mov	r1, #27
   6a0d4:	sub	r2, fp, #36	; 0x24
   6a0d8:	mov	r3, #0
   6a0dc:	mov	sl, r7
   6a0e0:	str	r0, [fp, #-32]	; 0xffffffe0
   6a0e4:	mov	r0, r7
   6a0e8:	bl	6704c <fputs@plt+0x55c98>
   6a0ec:	mov	r2, r0
   6a0f0:	mov	r0, #0
   6a0f4:	mov	r1, #122	; 0x7a
   6a0f8:	mov	r3, r5
   6a0fc:	str	r0, [sp]
   6a100:	mov	r0, r4
   6a104:	bl	52078 <fputs@plt+0x40cc4>
   6a108:	mov	r5, r0
   6a10c:	b	6a11c <fputs@plt+0x58d68>
   6a110:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6a114:	b	6a250 <fputs@plt+0x58e9c>
   6a118:	mov	sl, r7
   6a11c:	ldr	r0, [sp, #64]	; 0x40
   6a120:	mov	r4, #0
   6a124:	cmp	r0, #4
   6a128:	bne	6a154 <fputs@plt+0x58da0>
   6a12c:	ldr	r2, [sp, #44]	; 0x2c
   6a130:	movw	r1, #63797	; 0xf935
   6a134:	mov	r0, sl
   6a138:	mov	r3, r6
   6a13c:	mov	r7, sl
   6a140:	movt	r1, #8
   6a144:	bl	1d380 <fputs@plt+0xbfcc>
   6a148:	mov	r6, r0
   6a14c:	mov	r4, r0
   6a150:	b	6a158 <fputs@plt+0x58da4>
   6a154:	mov	r7, sl
   6a158:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a15c:	mov	r1, r8
   6a160:	mov	r2, r5
   6a164:	bl	57890 <fputs@plt+0x464dc>
   6a168:	mov	r8, r0
   6a16c:	cmp	r6, #0
   6a170:	str	r6, [fp, #-36]	; 0xffffffdc
   6a174:	beq	6a188 <fputs@plt+0x58dd4>
   6a178:	mov	r0, r6
   6a17c:	bl	111f8 <strlen@plt>
   6a180:	bic	r0, r0, #-1073741824	; 0xc0000000
   6a184:	b	6a18c <fputs@plt+0x58dd8>
   6a188:	mov	r0, #0
   6a18c:	str	r0, [fp, #-32]	; 0xffffffe0
   6a190:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a194:	mov	r1, r8
   6a198:	sub	r2, fp, #36	; 0x24
   6a19c:	mov	r3, #0
   6a1a0:	bl	57970 <fputs@plt+0x465bc>
   6a1a4:	cmp	r8, #0
   6a1a8:	beq	6a238 <fputs@plt+0x58e84>
   6a1ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6a1b0:	ldrb	r0, [r0, #9]
   6a1b4:	tst	r0, #4
   6a1b8:	beq	6a238 <fputs@plt+0x58e84>
   6a1bc:	ldm	r8, {r0, r5}
   6a1c0:	sub	r7, r0, #1
   6a1c4:	ldr	r0, [sp, #56]	; 0x38
   6a1c8:	cmp	r0, #0
   6a1cc:	beq	6a200 <fputs@plt+0x58e4c>
   6a1d0:	ldr	r0, [r0]
   6a1d4:	add	r1, r9, r9, lsl #2
   6a1d8:	ldr	r0, [r0, #4]
   6a1dc:	add	r0, r0, r1, lsl #2
   6a1e0:	ldr	r1, [r0, #8]
   6a1e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a1e8:	bl	1b704 <fputs@plt+0xa350>
   6a1ec:	b	6a21c <fputs@plt+0x58e68>
   6a1f0:	mov	sl, #1
   6a1f4:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6a1f8:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6a1fc:	b	6a250 <fputs@plt+0x58e9c>
   6a200:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a204:	ldr	r2, [sp, #40]	; 0x28
   6a208:	ldr	r3, [sp, #44]	; 0x2c
   6a20c:	movw	r1, #5504	; 0x1580
   6a210:	str	r6, [sp]
   6a214:	movt	r1, #9
   6a218:	bl	1d380 <fputs@plt+0xbfcc>
   6a21c:	add	r1, r7, r7, lsl #2
   6a220:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6a224:	add	r1, r5, r1, lsl #2
   6a228:	str	r0, [r1, #8]
   6a22c:	ldrb	r0, [r1, #13]
   6a230:	orr	r0, r0, #2
   6a234:	strb	r0, [r1, #13]
   6a238:	mov	r0, r7
   6a23c:	mov	r1, r4
   6a240:	bl	13ce4 <fputs@plt+0x2930>
   6a244:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6a248:	mov	sl, #1
   6a24c:	ldrh	r5, [r4, #34]	; 0x22
   6a250:	add	r9, r9, #1
   6a254:	sxth	r0, r5
   6a258:	cmp	r9, r0
   6a25c:	blt	69f80 <fputs@plt+0x58bcc>
   6a260:	ldr	r0, [sp, #36]	; 0x24
   6a264:	ldr	r1, [fp, #-40]	; 0xffffffd8
   6a268:	ldr	r4, [sp, #60]	; 0x3c
   6a26c:	ldr	r0, [r0]
   6a270:	add	r1, r1, #1
   6a274:	add	r4, r4, #72	; 0x48
   6a278:	str	r1, [fp, #-40]	; 0xffffffd8
   6a27c:	cmp	r1, r0
   6a280:	blt	69e48 <fputs@plt+0x58a94>
   6a284:	cmp	sl, #0
   6a288:	ldr	r9, [fp, #-48]	; 0xffffffd0
   6a28c:	ldr	sl, [sp, #16]
   6a290:	mov	r6, r8
   6a294:	mov	r8, #0
   6a298:	bne	6a324 <fputs@plt+0x58f70>
   6a29c:	b	6a2f0 <fputs@plt+0x58f3c>
   6a2a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a2a4:	mov	r1, r6
   6a2a8:	bl	57890 <fputs@plt+0x464dc>
   6a2ac:	mov	r6, r0
   6a2b0:	cmp	r0, #0
   6a2b4:	beq	6a2e0 <fputs@plt+0x58f2c>
   6a2b8:	ldm	r6, {r0, r1}
   6a2bc:	add	r0, r0, r0, lsl #2
   6a2c0:	add	r0, r1, r0, lsl #2
   6a2c4:	add	r1, sl, r5, lsl #2
   6a2c8:	ldr	r2, [r1, #4]
   6a2cc:	str	r2, [r0, #-16]
   6a2d0:	ldr	r2, [r1, #8]
   6a2d4:	str	r2, [r0, #-12]
   6a2d8:	str	r8, [r1, #4]
   6a2dc:	str	r8, [r1, #8]
   6a2e0:	ldr	r9, [fp, #-48]	; 0xffffffd0
   6a2e4:	str	r8, [r4]
   6a2e8:	b	6a324 <fputs@plt+0x58f70>
   6a2ec:	ldr	r9, [fp, #-48]	; 0xffffffd0
   6a2f0:	ldr	r0, [sp, #48]	; 0x30
   6a2f4:	cmp	r0, #0
   6a2f8:	beq	6a314 <fputs@plt+0x58f60>
   6a2fc:	ldr	r2, [sp, #48]	; 0x30
   6a300:	movw	r1, #5833	; 0x16c9
   6a304:	mov	r0, r9
   6a308:	movt	r1, #9
   6a30c:	bl	1d2fc <fputs@plt+0xbf48>
   6a310:	b	6a324 <fputs@plt+0x58f70>
   6a314:	movw	r1, #5851	; 0x16db
   6a318:	mov	r0, r9
   6a31c:	movt	r1, #9
   6a320:	bl	1d2fc <fputs@plt+0xbf48>
   6a324:	ldr	r0, [sp, #24]
   6a328:	ldr	r1, [sp, #28]
   6a32c:	ldr	r0, [r0]
   6a330:	add	r1, r1, #1
   6a334:	cmp	r1, r0
   6a338:	mov	r0, r1
   6a33c:	blt	69ddc <fputs@plt+0x58a28>
   6a340:	ldr	r1, [sp, #24]
   6a344:	mov	r0, r7
   6a348:	bl	480a8 <fputs@plt+0x36cf4>
   6a34c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6a350:	str	r6, [r0]
   6a354:	mov	r0, #0
   6a358:	cmp	r6, #0
   6a35c:	beq	6956c <fputs@plt+0x581b8>
   6a360:	ldr	r1, [r7, #100]	; 0x64
   6a364:	ldr	r2, [r6]
   6a368:	cmp	r2, r1
   6a36c:	ble	6956c <fputs@plt+0x581b8>
   6a370:	movw	r1, #5871	; 0x16ef
   6a374:	movt	r1, #9
   6a378:	mov	r0, r9
   6a37c:	bl	1d2fc <fputs@plt+0xbf48>
   6a380:	b	69568 <fputs@plt+0x581b4>
   6a384:	movw	r1, #6157	; 0x180d
   6a388:	mov	r0, r9
   6a38c:	mov	r2, #0
   6a390:	movt	r1, #9
   6a394:	b	6a3f8 <fputs@plt+0x59044>
   6a398:	ldr	r2, [r4]
   6a39c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a3a0:	movw	r1, #5794	; 0x16a2
   6a3a4:	movt	r1, #9
   6a3a8:	bl	1d2fc <fputs@plt+0xbf48>
   6a3ac:	mov	r0, #0
   6a3b0:	str	r0, [r6, #16]
   6a3b4:	b	69568 <fputs@plt+0x581b4>
   6a3b8:	ldr	r0, [sp, #64]	; 0x40
   6a3bc:	mov	r2, r6
   6a3c0:	b	6a3f8 <fputs@plt+0x59044>
   6a3c4:	ldr	r0, [sp, #64]	; 0x40
   6a3c8:	movw	r1, #6086	; 0x17c6
   6a3cc:	mov	r2, r5
   6a3d0:	b	6a3e0 <fputs@plt+0x5902c>
   6a3d4:	ldr	r2, [r6, #8]
   6a3d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a3dc:	movw	r1, #6086	; 0x17c6
   6a3e0:	movt	r1, #9
   6a3e4:	b	6a3f8 <fputs@plt+0x59044>
   6a3e8:	ldr	r2, [r8, #8]
   6a3ec:	ldr	r0, [sp, #64]	; 0x40
   6a3f0:	movw	r1, #5902	; 0x170e
   6a3f4:	movt	r1, #9
   6a3f8:	bl	1d2fc <fputs@plt+0xbf48>
   6a3fc:	b	69568 <fputs@plt+0x581b4>
   6a400:	ldr	r2, [r8, #8]
   6a404:	movw	r1, #5968	; 0x1750
   6a408:	str	r0, [sp]
   6a40c:	mov	r0, r5
   6a410:	movt	r1, #9
   6a414:	bl	1d2fc <fputs@plt+0xbf48>
   6a418:	ldr	r0, [sp, #56]	; 0x38
   6a41c:	str	r0, [r5, #536]	; 0x218
   6a420:	b	69568 <fputs@plt+0x581b4>
   6a424:	movw	r1, #6207	; 0x183f
   6a428:	movt	r1, #9
   6a42c:	b	6a378 <fputs@plt+0x58fc4>
   6a430:	ldr	r0, [r0]
   6a434:	mov	r2, r1
   6a438:	ldr	r1, [r1, #52]	; 0x34
   6a43c:	cmp	r1, #0
   6a440:	bne	6a434 <fputs@plt+0x59080>
   6a444:	ldr	r1, [r2, #64]	; 0x40
   6a448:	cmp	r1, #0
   6a44c:	ldrne	r1, [r1, #4]
   6a450:	strne	r1, [r0, #536]	; 0x218
   6a454:	bx	lr
   6a458:	push	{r4, r5, r6, r7, fp, lr}
   6a45c:	add	fp, sp, #16
   6a460:	cmp	r1, #0
   6a464:	beq	6a4cc <fputs@plt+0x59118>
   6a468:	mov	r5, r0
   6a46c:	ldr	r0, [r1]
   6a470:	mov	r4, r1
   6a474:	cmp	r0, #1
   6a478:	blt	6a4cc <fputs@plt+0x59118>
   6a47c:	add	r6, r4, #52	; 0x34
   6a480:	mov	r7, #0
   6a484:	ldr	r1, [r6]
   6a488:	cmn	r1, #1
   6a48c:	popgt	{r4, r5, r6, r7, fp, pc}
   6a490:	ldr	r1, [r5, #72]	; 0x48
   6a494:	add	r2, r1, #1
   6a498:	str	r2, [r5, #72]	; 0x48
   6a49c:	str	r1, [r6]
   6a4a0:	ldr	r1, [r6, #-24]	; 0xffffffe8
   6a4a4:	cmp	r1, #0
   6a4a8:	beq	6a4bc <fputs@plt+0x59108>
   6a4ac:	ldr	r1, [r1, #28]
   6a4b0:	mov	r0, r5
   6a4b4:	bl	6a458 <fputs@plt+0x590a4>
   6a4b8:	ldr	r0, [r4]
   6a4bc:	add	r7, r7, #1
   6a4c0:	add	r6, r6, #72	; 0x48
   6a4c4:	cmp	r7, r0
   6a4c8:	blt	6a484 <fputs@plt+0x590d0>
   6a4cc:	pop	{r4, r5, r6, r7, fp, pc}
   6a4d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a4d4:	add	fp, sp, #28
   6a4d8:	sub	sp, sp, #52	; 0x34
   6a4dc:	ldr	r6, [r0]
   6a4e0:	mov	r9, r3
   6a4e4:	mov	r4, r2
   6a4e8:	cmp	r1, #0
   6a4ec:	vmov.i32	q8, #0	; 0x00000000
   6a4f0:	add	r0, sp, #24
   6a4f4:	vst1.64	{d16-d17}, [r0]
   6a4f8:	beq	6a528 <fputs@plt+0x59174>
   6a4fc:	ldr	r0, [r1]
   6a500:	mov	r7, r1
   6a504:	cmp	r6, #0
   6a508:	lsl	r8, r0, #4
   6a50c:	str	r0, [sp, #20]
   6a510:	beq	6a544 <fputs@plt+0x59190>
   6a514:	mov	r0, r6
   6a518:	mov	r2, r8
   6a51c:	mov	r3, #0
   6a520:	bl	238bc <fputs@plt+0x12508>
   6a524:	b	6a550 <fputs@plt+0x5919c>
   6a528:	mov	r5, #0
   6a52c:	mov	r7, r4
   6a530:	add	r8, r6, #69	; 0x45
   6a534:	mov	sl, #0
   6a538:	strh	r5, [r4]
   6a53c:	str	r5, [r9]
   6a540:	b	6a7e0 <fputs@plt+0x5942c>
   6a544:	mov	r0, r8
   6a548:	mov	r1, #0
   6a54c:	bl	142d0 <fputs@plt+0x2f1c>
   6a550:	mov	r5, r0
   6a554:	cmp	r0, #0
   6a558:	beq	6a56c <fputs@plt+0x591b8>
   6a55c:	mov	r0, r5
   6a560:	mov	r1, #0
   6a564:	mov	r2, r8
   6a568:	bl	11174 <memset@plt>
   6a56c:	ldr	r0, [sp, #20]
   6a570:	add	r1, r6, #69	; 0x45
   6a574:	cmp	r0, #1
   6a578:	strh	r0, [r4]
   6a57c:	str	r5, [r9]
   6a580:	blt	6a7c8 <fputs@plt+0x59414>
   6a584:	str	r7, [sp, #16]
   6a588:	str	r9, [sp, #8]
   6a58c:	add	r9, sp, #24
   6a590:	mov	sl, #0
   6a594:	mov	r7, r5
   6a598:	str	r4, [sp, #12]
   6a59c:	str	r5, [sp, #4]
   6a5a0:	ldrb	r0, [r1]
   6a5a4:	mov	r8, r1
   6a5a8:	cmp	r0, #0
   6a5ac:	bne	6a7d8 <fputs@plt+0x59424>
   6a5b0:	ldr	r0, [sp, #16]
   6a5b4:	add	r2, sl, sl, lsl #2
   6a5b8:	ldr	r1, [r0, #4]
   6a5bc:	mov	r0, #0
   6a5c0:	ldr	r3, [r1, r2, lsl #2]
   6a5c4:	b	6a5dc <fputs@plt+0x59228>
   6a5c8:	tst	r4, #262144	; 0x40000
   6a5cc:	addeq	r3, r3, #12
   6a5d0:	ldrne	r3, [r3, #20]
   6a5d4:	ldrne	r3, [r3, #4]
   6a5d8:	ldr	r3, [r3]
   6a5dc:	cmp	r3, #0
   6a5e0:	beq	6a5f4 <fputs@plt+0x59240>
   6a5e4:	ldr	r4, [r3, #4]
   6a5e8:	tst	r4, #4096	; 0x1000
   6a5ec:	bne	6a5c8 <fputs@plt+0x59214>
   6a5f0:	mov	r0, r3
   6a5f4:	add	r1, r1, r2, lsl #2
   6a5f8:	ldr	r2, [r1, #4]
   6a5fc:	cmp	r2, #0
   6a600:	bne	6a66c <fputs@plt+0x592b8>
   6a604:	b	6a60c <fputs@plt+0x59258>
   6a608:	ldr	r0, [r0, #16]
   6a60c:	ldrb	r2, [r0]
   6a610:	cmp	r2, #122	; 0x7a
   6a614:	beq	6a608 <fputs@plt+0x59254>
   6a618:	cmp	r2, #27
   6a61c:	beq	6a668 <fputs@plt+0x592b4>
   6a620:	cmp	r2, #152	; 0x98
   6a624:	bne	6a660 <fputs@plt+0x592ac>
   6a628:	ldr	r3, [r0, #44]	; 0x2c
   6a62c:	cmp	r3, #0
   6a630:	beq	6a660 <fputs@plt+0x592ac>
   6a634:	ldrsh	r0, [r0, #32]
   6a638:	cmn	r0, #1
   6a63c:	bgt	6a654 <fputs@plt+0x592a0>
   6a640:	ldrsh	r0, [r3, #32]
   6a644:	movw	r2, #1201	; 0x4b1
   6a648:	movt	r2, #9
   6a64c:	cmp	r0, #0
   6a650:	blt	6a66c <fputs@plt+0x592b8>
   6a654:	ldr	r1, [r3, #4]
   6a658:	ldr	r2, [r1, r0, lsl #4]
   6a65c:	b	6a66c <fputs@plt+0x592b8>
   6a660:	ldr	r2, [r1, #8]
   6a664:	b	6a66c <fputs@plt+0x592b8>
   6a668:	ldr	r2, [r0, #8]
   6a66c:	movw	r1, #64280	; 0xfb18
   6a670:	mov	r0, r6
   6a674:	movt	r1, #8
   6a678:	bl	1d380 <fputs@plt+0xbfcc>
   6a67c:	mov	r4, r0
   6a680:	mov	r0, #0
   6a684:	str	r0, [fp, #-36]	; 0xffffffdc
   6a688:	b	6a718 <fputs@plt+0x59364>
   6a68c:	mov	r0, r4
   6a690:	bl	111f8 <strlen@plt>
   6a694:	bic	r2, r0, #-1073741824	; 0xc0000000
   6a698:	cmp	r2, #0
   6a69c:	beq	6a6d4 <fputs@plt+0x59320>
   6a6a0:	sub	r3, r2, #1
   6a6a4:	ldrb	r1, [r4, r3]
   6a6a8:	mov	r0, r3
   6a6ac:	add	r3, r3, #1
   6a6b0:	cmp	r3, #2
   6a6b4:	blt	6a6c8 <fputs@plt+0x59314>
   6a6b8:	sub	r5, r1, #48	; 0x30
   6a6bc:	sub	r3, r0, #1
   6a6c0:	cmp	r5, #10
   6a6c4:	bcc	6a6a4 <fputs@plt+0x592f0>
   6a6c8:	cmp	r1, #58	; 0x3a
   6a6cc:	moveq	r2, r0
   6a6d0:	b	6a6d8 <fputs@plt+0x59324>
   6a6d4:	mov	r2, #0
   6a6d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6a6dc:	movw	r1, #6078	; 0x17be
   6a6e0:	mov	r3, r4
   6a6e4:	movt	r1, #9
   6a6e8:	add	r0, r0, #1
   6a6ec:	str	r0, [fp, #-36]	; 0xffffffdc
   6a6f0:	str	r0, [sp]
   6a6f4:	mov	r0, r6
   6a6f8:	bl	1d380 <fputs@plt+0xbfcc>
   6a6fc:	mov	r4, r0
   6a700:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6a704:	cmp	r0, #4
   6a708:	bcc	6a718 <fputs@plt+0x59364>
   6a70c:	mov	r0, #4
   6a710:	sub	r1, fp, #36	; 0x24
   6a714:	bl	15e10 <fputs@plt+0x4a5c>
   6a718:	cmp	r4, #0
   6a71c:	beq	6a79c <fputs@plt+0x593e8>
   6a720:	mov	r0, r9
   6a724:	mov	r1, r4
   6a728:	sub	r2, fp, #32
   6a72c:	bl	47784 <fputs@plt+0x363d0>
   6a730:	cmp	r0, #0
   6a734:	ldrne	r0, [r0, #8]
   6a738:	cmpne	r0, #0
   6a73c:	bne	6a68c <fputs@plt+0x592d8>
   6a740:	mov	r0, r9
   6a744:	mov	r1, r4
   6a748:	mov	r2, r7
   6a74c:	str	r4, [r7]
   6a750:	bl	47ca0 <fputs@plt+0x368ec>
   6a754:	cmp	r0, r7
   6a758:	mov	r1, r8
   6a75c:	mov	r2, #1
   6a760:	bne	6a7a8 <fputs@plt+0x593f4>
   6a764:	ldrb	r0, [r1]
   6a768:	cmp	r0, #0
   6a76c:	bne	6a7a8 <fputs@plt+0x593f4>
   6a770:	ldrb	r0, [r6, #70]	; 0x46
   6a774:	cmp	r0, #0
   6a778:	bne	6a7a8 <fputs@plt+0x593f4>
   6a77c:	strb	r2, [r6, #69]	; 0x45
   6a780:	ldr	r0, [r6, #164]	; 0xa4
   6a784:	cmp	r0, #1
   6a788:	strge	r2, [r6, #248]	; 0xf8
   6a78c:	ldr	r0, [r6, #256]	; 0x100
   6a790:	add	r0, r0, #1
   6a794:	str	r0, [r6, #256]	; 0x100
   6a798:	b	6a7a8 <fputs@plt+0x593f4>
   6a79c:	mov	r0, #0
   6a7a0:	mov	r1, r8
   6a7a4:	str	r0, [r7]
   6a7a8:	ldr	r0, [sp, #20]
   6a7ac:	add	sl, sl, #1
   6a7b0:	add	r7, r7, #16
   6a7b4:	cmp	sl, r0
   6a7b8:	blt	6a5a0 <fputs@plt+0x591ec>
   6a7bc:	ldr	r7, [sp, #12]
   6a7c0:	ldmib	sp, {r5, r9}
   6a7c4:	b	6a7d0 <fputs@plt+0x5941c>
   6a7c8:	mov	r7, r4
   6a7cc:	mov	sl, #0
   6a7d0:	mov	r8, r1
   6a7d4:	b	6a7e0 <fputs@plt+0x5942c>
   6a7d8:	ldr	r7, [sp, #12]
   6a7dc:	ldmib	sp, {r5, r9}
   6a7e0:	add	r0, sp, #24
   6a7e4:	bl	4191c <fputs@plt+0x30568>
   6a7e8:	ldrb	r0, [r8]
   6a7ec:	cmp	r0, #0
   6a7f0:	beq	6a82c <fputs@plt+0x59478>
   6a7f4:	cmp	sl, #0
   6a7f8:	beq	6a814 <fputs@plt+0x59460>
   6a7fc:	mov	r4, r5
   6a800:	ldr	r1, [r4], #16
   6a804:	mov	r0, r6
   6a808:	bl	13ce4 <fputs@plt+0x2930>
   6a80c:	subs	sl, sl, #1
   6a810:	bne	6a800 <fputs@plt+0x5944c>
   6a814:	mov	r0, r6
   6a818:	mov	r1, r5
   6a81c:	bl	13ce4 <fputs@plt+0x2930>
   6a820:	mov	r0, #0
   6a824:	str	r0, [r9]
   6a828:	strh	r0, [r7]
   6a82c:	sub	sp, fp, #28
   6a830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a834:	ldr	ip, [r2]
   6a838:	cmp	ip, #0
   6a83c:	beq	6a880 <fputs@plt+0x594cc>
   6a840:	push	{r4, r6, r7, r8, fp, lr}
   6a844:	add	fp, sp, #16
   6a848:	ldr	r7, [r0]
   6a84c:	ldr	r8, [r7, #16]
   6a850:	ldr	r7, [r7, #20]
   6a854:	cmp	r7, #1
   6a858:	blt	6a888 <fputs@plt+0x594d4>
   6a85c:	add	r6, r8, #12
   6a860:	mov	r4, #0
   6a864:	ldr	r3, [r6, r4, lsl #4]
   6a868:	cmp	r3, ip
   6a86c:	beq	6a88c <fputs@plt+0x594d8>
   6a870:	add	r4, r4, #1
   6a874:	cmp	r4, r7
   6a878:	blt	6a864 <fputs@plt+0x594b0>
   6a87c:	b	6a88c <fputs@plt+0x594d8>
   6a880:	add	r3, r2, #4
   6a884:	b	6a894 <fputs@plt+0x594e0>
   6a888:	mov	r4, #0
   6a88c:	add	r3, r8, r4, lsl #4
   6a890:	pop	{r4, r6, r7, r8, fp, lr}
   6a894:	ldr	r2, [r2, #8]
   6a898:	ldr	r3, [r3]
   6a89c:	b	1d068 <fputs@plt+0xbcb4>
   6a8a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a8a4:	add	fp, sp, #28
   6a8a8:	sub	sp, sp, #12
   6a8ac:	mov	r6, r0
   6a8b0:	ldrb	r0, [r1, #42]	; 0x2a
   6a8b4:	mov	r4, r1
   6a8b8:	ldr	r5, [r6]
   6a8bc:	tst	r0, #16
   6a8c0:	beq	6a98c <fputs@plt+0x595d8>
   6a8c4:	ldr	r1, [r4, #56]	; 0x38
   6a8c8:	b	6a8dc <fputs@plt+0x59528>
   6a8cc:	ldr	r2, [r1]
   6a8d0:	cmp	r2, r5
   6a8d4:	beq	6a98c <fputs@plt+0x595d8>
   6a8d8:	ldr	r1, [r1, #24]
   6a8dc:	cmp	r1, #0
   6a8e0:	bne	6a8cc <fputs@plt+0x59518>
   6a8e4:	ldr	r0, [r4, #52]	; 0x34
   6a8e8:	add	r2, sp, #8
   6a8ec:	ldr	r1, [r0]
   6a8f0:	add	r0, r5, #320	; 0x140
   6a8f4:	bl	47784 <fputs@plt+0x363d0>
   6a8f8:	cmp	r0, #0
   6a8fc:	ldrne	r2, [r0, #8]
   6a900:	cmpne	r2, #0
   6a904:	bne	6a924 <fputs@plt+0x59570>
   6a908:	ldr	r0, [r4, #52]	; 0x34
   6a90c:	movw	r1, #3412	; 0xd54
   6a910:	movt	r1, #9
   6a914:	ldr	r2, [r0]
   6a918:	mov	r0, r6
   6a91c:	bl	1d2fc <fputs@plt+0xbf48>
   6a920:	b	6a974 <fputs@plt+0x595c0>
   6a924:	mov	r0, #0
   6a928:	mov	r1, r4
   6a92c:	str	r0, [sp, #4]
   6a930:	ldr	r0, [r2]
   6a934:	ldr	r3, [r0, #8]
   6a938:	add	r0, sp, #4
   6a93c:	str	r0, [sp]
   6a940:	mov	r0, r5
   6a944:	bl	495f0 <fputs@plt+0x3823c>
   6a948:	ldr	r7, [sp, #4]
   6a94c:	cmp	r0, #0
   6a950:	beq	6a97c <fputs@plt+0x595c8>
   6a954:	movw	r1, #64280	; 0xfb18
   6a958:	mov	r0, r6
   6a95c:	mov	r2, r7
   6a960:	movt	r1, #8
   6a964:	bl	1d2fc <fputs@plt+0xbf48>
   6a968:	mov	r0, r5
   6a96c:	mov	r1, r7
   6a970:	bl	13ce4 <fputs@plt+0x2930>
   6a974:	mov	r7, #1
   6a978:	b	6aad0 <fputs@plt+0x5971c>
   6a97c:	mov	r0, r5
   6a980:	mov	r1, r7
   6a984:	bl	13ce4 <fputs@plt+0x2930>
   6a988:	ldrb	r0, [r4, #42]	; 0x2a
   6a98c:	mov	r7, #0
   6a990:	tst	r0, #16
   6a994:	bne	6aad0 <fputs@plt+0x5971c>
   6a998:	mov	r9, r4
   6a99c:	ldrsh	r0, [r9, #34]!	; 0x22
   6a9a0:	cmp	r0, #0
   6a9a4:	bgt	6aad0 <fputs@plt+0x5971c>
   6a9a8:	cmn	r0, #1
   6a9ac:	ble	6a9ec <fputs@plt+0x59638>
   6a9b0:	ldr	r1, [r4, #24]
   6a9b4:	cmp	r1, #0
   6a9b8:	beq	6a9fc <fputs@plt+0x59648>
   6a9bc:	ldr	r0, [r5, #256]	; 0x100
   6a9c0:	add	r3, r4, #4
   6a9c4:	mov	r2, r9
   6a9c8:	add	r0, r0, #1
   6a9cc:	str	r0, [r5, #256]	; 0x100
   6a9d0:	mov	r0, r6
   6a9d4:	bl	6a4d0 <fputs@plt+0x5911c>
   6a9d8:	ldr	r0, [r5, #256]	; 0x100
   6a9dc:	mov	r7, #0
   6a9e0:	sub	r0, r0, #1
   6a9e4:	str	r0, [r5, #256]	; 0x100
   6a9e8:	b	6aac0 <fputs@plt+0x5970c>
   6a9ec:	ldr	r2, [r4]
   6a9f0:	movw	r1, #6109	; 0x17dd
   6a9f4:	movt	r1, #9
   6a9f8:	b	6a918 <fputs@plt+0x59564>
   6a9fc:	ldr	r1, [r4, #12]
   6aa00:	mov	r0, r5
   6aa04:	mov	r2, #0
   6aa08:	bl	65450 <fputs@plt+0x5409c>
   6aa0c:	cmp	r0, #0
   6aa10:	beq	6aa9c <fputs@plt+0x596e8>
   6aa14:	ldr	r1, [r0, #28]
   6aa18:	ldr	r7, [r6, #72]	; 0x48
   6aa1c:	mov	r8, r0
   6aa20:	mov	r0, r6
   6aa24:	bl	6a458 <fputs@plt+0x590a4>
   6aa28:	movw	r0, #65535	; 0xffff
   6aa2c:	mov	r1, #0
   6aa30:	strh	r0, [r9]
   6aa34:	ldr	r0, [r5, #256]	; 0x100
   6aa38:	ldr	sl, [r5, #296]	; 0x128
   6aa3c:	str	r1, [r5, #296]	; 0x128
   6aa40:	mov	r1, r8
   6aa44:	add	r0, r0, #1
   6aa48:	str	r0, [r5, #256]	; 0x100
   6aa4c:	mov	r0, r6
   6aa50:	bl	66c84 <fputs@plt+0x558d0>
   6aa54:	str	sl, [r5, #296]	; 0x128
   6aa58:	mov	r1, r0
   6aa5c:	ldr	r0, [r5, #256]	; 0x100
   6aa60:	cmp	r1, #0
   6aa64:	sub	r0, r0, #1
   6aa68:	str	r0, [r5, #256]	; 0x100
   6aa6c:	str	r7, [r6, #72]	; 0x48
   6aa70:	beq	6aaa4 <fputs@plt+0x596f0>
   6aa74:	ldrh	r0, [r1, #34]	; 0x22
   6aa78:	mov	r7, #0
   6aa7c:	strh	r0, [r4, #34]	; 0x22
   6aa80:	ldr	r0, [r1, #4]
   6aa84:	str	r0, [r4, #4]
   6aa88:	mov	r0, r5
   6aa8c:	str	r7, [r1, #4]
   6aa90:	strh	r7, [r1, #34]	; 0x22
   6aa94:	bl	13a8c <fputs@plt+0x26d8>
   6aa98:	b	6aab0 <fputs@plt+0x596fc>
   6aa9c:	mov	r7, #1
   6aaa0:	b	6aac0 <fputs@plt+0x5970c>
   6aaa4:	mov	r0, #0
   6aaa8:	mov	r7, #1
   6aaac:	strh	r0, [r9]
   6aab0:	mov	r0, r5
   6aab4:	mov	r1, r8
   6aab8:	mov	r2, #1
   6aabc:	bl	48128 <fputs@plt+0x36d74>
   6aac0:	ldr	r0, [r4, #64]	; 0x40
   6aac4:	ldrh	r1, [r0, #78]	; 0x4e
   6aac8:	orr	r1, r1, #2
   6aacc:	strh	r1, [r0, #78]	; 0x4e
   6aad0:	mov	r0, r7
   6aad4:	sub	sp, fp, #28
   6aad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6aadc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6aae0:	add	fp, sp, #24
   6aae4:	mov	r8, r0
   6aae8:	ldr	r0, [r1, #16]
   6aaec:	mov	r4, #0
   6aaf0:	cmp	r0, #0
   6aaf4:	beq	6ab5c <fputs@plt+0x597a8>
   6aaf8:	mov	r6, r1
   6aafc:	ldrb	r1, [r1, #37]	; 0x25
   6ab00:	tst	r1, #2
   6ab04:	beq	6ab5c <fputs@plt+0x597a8>
   6ab08:	ldr	r5, [r0, #8]
   6ab0c:	ldr	r7, [r6, #64]	; 0x40
   6ab10:	b	6ab2c <fputs@plt+0x59778>
   6ab14:	ldr	r0, [r5]
   6ab18:	mov	r1, r7
   6ab1c:	bl	15fac <fputs@plt+0x4bf8>
   6ab20:	cmp	r0, #0
   6ab24:	beq	6ab58 <fputs@plt+0x597a4>
   6ab28:	ldr	r5, [r5, #20]
   6ab2c:	cmp	r5, #0
   6ab30:	bne	6ab14 <fputs@plt+0x59760>
   6ab34:	movw	r1, #6139	; 0x17fb
   6ab38:	mov	r0, r8
   6ab3c:	mov	r2, r7
   6ab40:	mov	r3, #0
   6ab44:	movt	r1, #9
   6ab48:	bl	1d2fc <fputs@plt+0xbf48>
   6ab4c:	mov	r4, #1
   6ab50:	strb	r4, [r8, #17]
   6ab54:	b	6ab5c <fputs@plt+0x597a8>
   6ab58:	str	r5, [r6, #68]	; 0x44
   6ab5c:	mov	r0, r4
   6ab60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6ab64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6ab68:	add	fp, sp, #24
   6ab6c:	mvn	r8, #0
   6ab70:	cmp	r0, #0
   6ab74:	beq	6abb8 <fputs@plt+0x59804>
   6ab78:	ldr	r6, [r0, #4]
   6ab7c:	cmp	r6, #1
   6ab80:	blt	6abb8 <fputs@plt+0x59804>
   6ab84:	ldr	r4, [r0]
   6ab88:	mov	r5, r1
   6ab8c:	mov	r7, #0
   6ab90:	ldr	r0, [r4, r7, lsl #3]
   6ab94:	mov	r1, r5
   6ab98:	bl	15fac <fputs@plt+0x4bf8>
   6ab9c:	cmp	r0, #0
   6aba0:	beq	6abb4 <fputs@plt+0x59800>
   6aba4:	add	r7, r7, #1
   6aba8:	cmp	r7, r6
   6abac:	blt	6ab90 <fputs@plt+0x597dc>
   6abb0:	b	6abb8 <fputs@plt+0x59804>
   6abb4:	mov	r8, r7
   6abb8:	mov	r0, r8
   6abbc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6abc0:	push	{r4, r5, r6, r7, fp, lr}
   6abc4:	add	fp, sp, #16
   6abc8:	sub	sp, sp, #8
   6abcc:	ldr	r4, [r0]
   6abd0:	mov	r6, r0
   6abd4:	mov	r5, r1
   6abd8:	mov	r0, r4
   6abdc:	bl	6ae3c <fputs@plt+0x59a88>
   6abe0:	ldr	r2, [fp, #8]
   6abe4:	ldr	r3, [fp, #12]
   6abe8:	mov	r7, r0
   6abec:	mov	r0, r4
   6abf0:	mov	r1, r5
   6abf4:	bl	6ae3c <fputs@plt+0x59a88>
   6abf8:	mov	r5, r0
   6abfc:	mov	r0, #0
   6ac00:	mov	r1, #79	; 0x4f
   6ac04:	mov	r2, r7
   6ac08:	str	r0, [sp]
   6ac0c:	mov	r0, r6
   6ac10:	mov	r3, r5
   6ac14:	bl	52078 <fputs@plt+0x40cc4>
   6ac18:	mov	r2, r0
   6ac1c:	ldr	r0, [fp, #16]
   6ac20:	ldr	r6, [fp, #20]
   6ac24:	cmp	r0, #0
   6ac28:	cmpne	r2, #0
   6ac2c:	ldrne	r0, [r2, #4]
   6ac30:	orrne	r0, r0, #1
   6ac34:	strne	r0, [r2, #4]
   6ac38:	ldrne	r0, [r5, #28]
   6ac3c:	strhne	r0, [r2, #36]	; 0x24
   6ac40:	mov	r0, r4
   6ac44:	ldr	r1, [r6]
   6ac48:	bl	6acf0 <fputs@plt+0x5993c>
   6ac4c:	str	r0, [r6]
   6ac50:	sub	sp, fp, #16
   6ac54:	pop	{r4, r5, r6, r7, fp, pc}
   6ac58:	push	{r4, r5, r6, r7, fp, lr}
   6ac5c:	add	fp, sp, #16
   6ac60:	cmp	r0, #0
   6ac64:	popeq	{r4, r5, r6, r7, fp, pc}
   6ac68:	mov	r4, r1
   6ac6c:	mov	r5, r0
   6ac70:	strh	r4, [r5, #36]	; 0x24
   6ac74:	ldr	r0, [r5, #4]
   6ac78:	orr	r0, r0, #1
   6ac7c:	str	r0, [r5, #4]
   6ac80:	ldrb	r0, [r5]
   6ac84:	cmp	r0, #151	; 0x97
   6ac88:	bne	6acd4 <fputs@plt+0x59920>
   6ac8c:	ldr	r0, [r5, #20]
   6ac90:	cmp	r0, #0
   6ac94:	beq	6acd4 <fputs@plt+0x59920>
   6ac98:	ldr	r1, [r0]
   6ac9c:	cmp	r1, #1
   6aca0:	blt	6acd4 <fputs@plt+0x59920>
   6aca4:	mov	r6, #0
   6aca8:	mov	r7, #0
   6acac:	ldr	r0, [r0, #4]
   6acb0:	mov	r1, r4
   6acb4:	ldr	r0, [r0, r6]
   6acb8:	bl	6ac58 <fputs@plt+0x598a4>
   6acbc:	ldr	r0, [r5, #20]
   6acc0:	add	r7, r7, #1
   6acc4:	add	r6, r6, #20
   6acc8:	ldr	r1, [r0]
   6accc:	cmp	r7, r1
   6acd0:	blt	6acac <fputs@plt+0x598f8>
   6acd4:	ldr	r0, [r5, #12]
   6acd8:	mov	r1, r4
   6acdc:	bl	6ac58 <fputs@plt+0x598a4>
   6ace0:	ldr	r5, [r5, #16]
   6ace4:	cmp	r5, #0
   6ace8:	bne	6ac70 <fputs@plt+0x598bc>
   6acec:	pop	{r4, r5, r6, r7, fp, pc}
   6acf0:	push	{r4, r5, r6, r7, fp, lr}
   6acf4:	add	fp, sp, #16
   6acf8:	mov	r4, r2
   6acfc:	cmp	r1, #0
   6ad00:	beq	6ad68 <fputs@plt+0x599b4>
   6ad04:	mov	r6, r1
   6ad08:	cmp	r4, #0
   6ad0c:	beq	6ad70 <fputs@plt+0x599bc>
   6ad10:	mov	r5, r0
   6ad14:	mov	r0, r6
   6ad18:	bl	668b4 <fputs@plt+0x55500>
   6ad1c:	cmp	r0, #0
   6ad20:	bne	6ad34 <fputs@plt+0x59980>
   6ad24:	mov	r0, r4
   6ad28:	bl	668b4 <fputs@plt+0x55500>
   6ad2c:	cmp	r0, #0
   6ad30:	beq	6ad7c <fputs@plt+0x599c8>
   6ad34:	mov	r0, r5
   6ad38:	mov	r1, r6
   6ad3c:	bl	48008 <fputs@plt+0x36c54>
   6ad40:	mov	r0, r5
   6ad44:	mov	r1, r4
   6ad48:	bl	48008 <fputs@plt+0x36c54>
   6ad4c:	movw	r2, #60292	; 0xeb84
   6ad50:	mov	r0, r5
   6ad54:	mov	r1, #132	; 0x84
   6ad58:	mov	r3, #0
   6ad5c:	movt	r2, #8
   6ad60:	pop	{r4, r5, r6, r7, fp, lr}
   6ad64:	b	6704c <fputs@plt+0x55c98>
   6ad68:	mov	r7, r4
   6ad6c:	b	6ad74 <fputs@plt+0x599c0>
   6ad70:	mov	r7, r6
   6ad74:	mov	r0, r7
   6ad78:	pop	{r4, r5, r6, r7, fp, pc}
   6ad7c:	mov	r0, r5
   6ad80:	mov	r2, #48	; 0x30
   6ad84:	mov	r3, #0
   6ad88:	bl	238bc <fputs@plt+0x12508>
   6ad8c:	mov	r7, r0
   6ad90:	cmp	r0, #0
   6ad94:	beq	6add0 <fputs@plt+0x59a1c>
   6ad98:	vmov.i32	q8, #0	; 0x00000000
   6ad9c:	add	r0, r7, #32
   6ada0:	mov	r1, r7
   6ada4:	vst1.32	{d16-d17}, [r0]
   6ada8:	add	r0, r7, #16
   6adac:	vst1.32	{d16-d17}, [r0]
   6adb0:	mov	r0, #24
   6adb4:	vst1.32	{d16-d17}, [r1], r0
   6adb8:	mov	r0, #72	; 0x48
   6adbc:	strb	r0, [r7]
   6adc0:	movw	r0, #65535	; 0xffff
   6adc4:	strh	r0, [r7, #34]	; 0x22
   6adc8:	mov	r0, #1
   6adcc:	str	r0, [r1]
   6add0:	mov	r0, r5
   6add4:	mov	r1, r7
   6add8:	mov	r2, r6
   6addc:	mov	r3, r4
   6ade0:	bl	6af10 <fputs@plt+0x59b5c>
   6ade4:	b	6ad74 <fputs@plt+0x599c0>
   6ade8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6adec:	add	fp, sp, #24
   6adf0:	ldrsh	r6, [r0, #34]	; 0x22
   6adf4:	mvn	r8, #0
   6adf8:	cmp	r6, #1
   6adfc:	blt	6ae34 <fputs@plt+0x59a80>
   6ae00:	ldr	r4, [r0, #4]
   6ae04:	mov	r5, r1
   6ae08:	mov	r7, #0
   6ae0c:	ldr	r0, [r4, r7, lsl #4]
   6ae10:	mov	r1, r5
   6ae14:	bl	15fac <fputs@plt+0x4bf8>
   6ae18:	cmp	r0, #0
   6ae1c:	beq	6ae30 <fputs@plt+0x59a7c>
   6ae20:	add	r7, r7, #1
   6ae24:	cmp	r7, r6
   6ae28:	blt	6ae0c <fputs@plt+0x59a58>
   6ae2c:	b	6ae34 <fputs@plt+0x59a80>
   6ae30:	mov	r8, r7
   6ae34:	mov	r0, r8
   6ae38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6ae3c:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   6ae40:	add	fp, sp, #24
   6ae44:	mov	r4, r3
   6ae48:	mov	r6, r2
   6ae4c:	mov	r2, #48	; 0x30
   6ae50:	mov	r3, #0
   6ae54:	mov	r5, r1
   6ae58:	bl	238bc <fputs@plt+0x12508>
   6ae5c:	cmp	r0, #0
   6ae60:	popeq	{r4, r5, r6, r8, r9, sl, fp, pc}
   6ae64:	vmov.i32	q8, #0	; 0x00000000
   6ae68:	add	r1, r0, #28
   6ae6c:	mov	r3, r0
   6ae70:	movw	ip, #65535	; 0xffff
   6ae74:	mov	r2, #1
   6ae78:	vst1.32	{d16-d17}, [r1]
   6ae7c:	add	r1, r0, #16
   6ae80:	vst1.32	{d16-d17}, [r1]
   6ae84:	mov	r1, #44	; 0x2c
   6ae88:	vst1.32	{d16-d17}, [r3], r1
   6ae8c:	mov	r1, #152	; 0x98
   6ae90:	strb	r1, [r0]
   6ae94:	add	r1, r6, r6, lsl #3
   6ae98:	strh	ip, [r0, #34]	; 0x22
   6ae9c:	str	r2, [r0, #24]
   6aea0:	add	r1, r5, r1, lsl #3
   6aea4:	ldr	r6, [r1, #24]
   6aea8:	str	r6, [r3]
   6aeac:	ldr	r3, [r1, #52]	; 0x34
   6aeb0:	str	r3, [r0, #28]
   6aeb4:	ldrsh	r3, [r6, #32]
   6aeb8:	cmp	r3, r4
   6aebc:	bne	6aec8 <fputs@plt+0x59b14>
   6aec0:	strh	ip, [r0, #32]
   6aec4:	b	6af04 <fputs@plt+0x59b50>
   6aec8:	cmp	r4, #63	; 0x3f
   6aecc:	strh	r4, [r0, #32]
   6aed0:	movge	r4, #63	; 0x3f
   6aed4:	ldrd	r8, [r1, #64]	; 0x40
   6aed8:	rsb	r3, r4, #32
   6aedc:	sub	r6, r4, #32
   6aee0:	lsr	r3, r2, r3
   6aee4:	cmp	r6, #0
   6aee8:	lslge	r3, r2, r6
   6aeec:	lsl	r2, r2, r4
   6aef0:	cmp	r6, #0
   6aef4:	movwge	r2, #0
   6aef8:	orr	r3, r9, r3
   6aefc:	orr	r2, r8, r2
   6af00:	strd	r2, [r1, #64]	; 0x40
   6af04:	mov	r1, #4
   6af08:	str	r1, [r0, #4]
   6af0c:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   6af10:	push	{r4, r5, fp, lr}
   6af14:	add	fp, sp, #8
   6af18:	mov	r4, r3
   6af1c:	cmp	r1, #0
   6af20:	beq	6af78 <fputs@plt+0x59bc4>
   6af24:	movw	r0, #256	; 0x100
   6af28:	cmp	r4, #0
   6af2c:	movt	r0, #32
   6af30:	beq	6af4c <fputs@plt+0x59b98>
   6af34:	str	r4, [r1, #16]
   6af38:	ldr	r3, [r4, #4]
   6af3c:	ldr	r5, [r1, #4]
   6af40:	and	r3, r3, r0
   6af44:	orr	r3, r5, r3
   6af48:	str	r3, [r1, #4]
   6af4c:	cmp	r2, #0
   6af50:	beq	6af6c <fputs@plt+0x59bb8>
   6af54:	str	r2, [r1, #12]
   6af58:	ldr	r2, [r2, #4]
   6af5c:	and	r0, r2, r0
   6af60:	ldr	r2, [r1, #4]
   6af64:	orr	r0, r2, r0
   6af68:	str	r0, [r1, #4]
   6af6c:	mov	r0, r1
   6af70:	pop	{r4, r5, fp, lr}
   6af74:	b	6af94 <fputs@plt+0x59be0>
   6af78:	mov	r1, r2
   6af7c:	mov	r5, r0
   6af80:	bl	48008 <fputs@plt+0x36c54>
   6af84:	mov	r0, r5
   6af88:	mov	r1, r4
   6af8c:	pop	{r4, r5, fp, lr}
   6af90:	b	48008 <fputs@plt+0x36c54>
   6af94:	push	{r4, r5, r6, sl, fp, lr}
   6af98:	add	fp, sp, #16
   6af9c:	sub	sp, sp, #8
   6afa0:	mov	r4, r0
   6afa4:	mov	r0, #0
   6afa8:	str	r0, [sp, #4]
   6afac:	ldr	r1, [r4, #12]
   6afb0:	cmp	r1, #0
   6afb4:	beq	6afc8 <fputs@plt+0x59c14>
   6afb8:	ldr	r1, [r1, #24]
   6afbc:	cmp	r1, #1
   6afc0:	movge	r0, r1
   6afc4:	strge	r1, [sp, #4]
   6afc8:	ldr	r1, [r4, #16]
   6afcc:	cmp	r1, #0
   6afd0:	beq	6afe4 <fputs@plt+0x59c30>
   6afd4:	ldr	r1, [r1, #24]
   6afd8:	cmp	r1, r0
   6afdc:	movgt	r0, r1
   6afe0:	strgt	r1, [sp, #4]
   6afe4:	ldr	lr, [r4, #4]
   6afe8:	tst	lr, #2048	; 0x800
   6afec:	bne	6b078 <fputs@plt+0x59cc4>
   6aff0:	ldr	r3, [r4, #20]
   6aff4:	cmp	r3, #0
   6aff8:	beq	6b088 <fputs@plt+0x59cd4>
   6affc:	ldr	r2, [r3]
   6b000:	mov	ip, #0
   6b004:	cmp	r2, #1
   6b008:	blt	6b06c <fputs@plt+0x59cb8>
   6b00c:	ldr	r1, [r3, #4]
   6b010:	mov	r5, r2
   6b014:	ldr	r6, [r1]
   6b018:	cmp	r6, #0
   6b01c:	beq	6b02c <fputs@plt+0x59c78>
   6b020:	ldr	r6, [r6, #24]
   6b024:	cmp	r6, r0
   6b028:	movgt	r0, r6
   6b02c:	add	r1, r1, #20
   6b030:	subs	r5, r5, #1
   6b034:	bne	6b014 <fputs@plt+0x59c60>
   6b038:	cmp	r2, #1
   6b03c:	str	r0, [sp, #4]
   6b040:	blt	6b06c <fputs@plt+0x59cb8>
   6b044:	ldr	r3, [r3, #4]
   6b048:	mov	r1, #0
   6b04c:	ldr	r6, [r3], #20
   6b050:	subs	r2, r2, #1
   6b054:	ldr	r6, [r6, #4]
   6b058:	orr	r1, r6, r1
   6b05c:	bne	6b04c <fputs@plt+0x59c98>
   6b060:	movw	r2, #256	; 0x100
   6b064:	movt	r2, #32
   6b068:	and	ip, r1, r2
   6b06c:	orr	r1, ip, lr
   6b070:	str	r1, [r4, #4]
   6b074:	b	6b088 <fputs@plt+0x59cd4>
   6b078:	ldr	r0, [r4, #20]
   6b07c:	add	r1, sp, #4
   6b080:	bl	6b098 <fputs@plt+0x59ce4>
   6b084:	ldr	r0, [sp, #4]
   6b088:	add	r0, r0, #1
   6b08c:	str	r0, [r4, #24]
   6b090:	sub	sp, fp, #16
   6b094:	pop	{r4, r5, r6, sl, fp, pc}
   6b098:	push	{r4, r5, fp, lr}
   6b09c:	add	fp, sp, #8
   6b0a0:	cmp	r0, #0
   6b0a4:	popeq	{r4, r5, fp, pc}
   6b0a8:	mov	r4, r1
   6b0ac:	mov	r5, r0
   6b0b0:	ldr	r0, [r5, #32]
   6b0b4:	cmp	r0, #0
   6b0b8:	beq	6b0cc <fputs@plt+0x59d18>
   6b0bc:	ldr	r0, [r0, #24]
   6b0c0:	ldr	r1, [r4]
   6b0c4:	cmp	r0, r1
   6b0c8:	strgt	r0, [r4]
   6b0cc:	ldr	r0, [r5, #40]	; 0x28
   6b0d0:	cmp	r0, #0
   6b0d4:	beq	6b0e8 <fputs@plt+0x59d34>
   6b0d8:	ldr	r0, [r0, #24]
   6b0dc:	ldr	r1, [r4]
   6b0e0:	cmp	r0, r1
   6b0e4:	strgt	r0, [r4]
   6b0e8:	ldr	r0, [r5, #56]	; 0x38
   6b0ec:	cmp	r0, #0
   6b0f0:	beq	6b104 <fputs@plt+0x59d50>
   6b0f4:	ldr	r0, [r0, #24]
   6b0f8:	ldr	r1, [r4]
   6b0fc:	cmp	r0, r1
   6b100:	strgt	r0, [r4]
   6b104:	ldr	r0, [r5, #60]	; 0x3c
   6b108:	cmp	r0, #0
   6b10c:	beq	6b120 <fputs@plt+0x59d6c>
   6b110:	ldr	r0, [r0, #24]
   6b114:	ldr	r1, [r4]
   6b118:	cmp	r0, r1
   6b11c:	strgt	r0, [r4]
   6b120:	ldr	r0, [r5]
   6b124:	mov	r1, r4
   6b128:	bl	6b154 <fputs@plt+0x59da0>
   6b12c:	ldr	r0, [r5, #36]	; 0x24
   6b130:	mov	r1, r4
   6b134:	bl	6b154 <fputs@plt+0x59da0>
   6b138:	ldr	r0, [r5, #44]	; 0x2c
   6b13c:	mov	r1, r4
   6b140:	bl	6b154 <fputs@plt+0x59da0>
   6b144:	ldr	r5, [r5, #48]	; 0x30
   6b148:	cmp	r5, #0
   6b14c:	bne	6b0b0 <fputs@plt+0x59cfc>
   6b150:	pop	{r4, r5, fp, pc}
   6b154:	push	{r4, sl, fp, lr}
   6b158:	add	fp, sp, #8
   6b15c:	cmp	r0, #0
   6b160:	beq	6b1a8 <fputs@plt+0x59df4>
   6b164:	ldr	ip, [r0]
   6b168:	cmp	ip, #1
   6b16c:	poplt	{r4, sl, fp, pc}
   6b170:	ldr	r3, [r0, #4]
   6b174:	mov	r2, #0
   6b178:	ldr	lr, [r3]
   6b17c:	cmp	lr, #0
   6b180:	beq	6b198 <fputs@plt+0x59de4>
   6b184:	ldr	lr, [lr, #24]
   6b188:	ldr	r4, [r1]
   6b18c:	cmp	lr, r4
   6b190:	strgt	lr, [r1]
   6b194:	ldrgt	ip, [r0]
   6b198:	add	r2, r2, #1
   6b19c:	add	r3, r3, #20
   6b1a0:	cmp	r2, ip
   6b1a4:	blt	6b178 <fputs@plt+0x59dc4>
   6b1a8:	pop	{r4, sl, fp, pc}
   6b1ac:	push	{r4, r5, r6, r7, fp, lr}
   6b1b0:	add	fp, sp, #16
   6b1b4:	ldr	r2, [r1, #8]
   6b1b8:	ldr	r5, [r1, #28]
   6b1bc:	orr	r2, r2, #64	; 0x40
   6b1c0:	str	r2, [r1, #8]
   6b1c4:	ldr	r2, [r5]
   6b1c8:	cmp	r2, #1
   6b1cc:	poplt	{r4, r5, r6, r7, fp, pc}
   6b1d0:	ldr	r4, [r0]
   6b1d4:	add	r6, r5, #8
   6b1d8:	mov	r7, #0
   6b1dc:	b	6b200 <fputs@plt+0x59e4c>
   6b1e0:	mov	r2, r0
   6b1e4:	ldr	r0, [r0, #48]	; 0x30
   6b1e8:	cmp	r0, #0
   6b1ec:	bne	6b1e0 <fputs@plt+0x59e2c>
   6b1f0:	mov	r0, r4
   6b1f4:	bl	6b22c <fputs@plt+0x59e78>
   6b1f8:	ldr	r2, [r5]
   6b1fc:	b	6b218 <fputs@plt+0x59e64>
   6b200:	ldr	r1, [r6, #16]
   6b204:	ldrb	r0, [r1, #42]	; 0x2a
   6b208:	tst	r0, #2
   6b20c:	ldrne	r0, [r6, #20]
   6b210:	cmpne	r0, #0
   6b214:	bne	6b1e0 <fputs@plt+0x59e2c>
   6b218:	add	r7, r7, #1
   6b21c:	add	r6, r6, #72	; 0x48
   6b220:	cmp	r7, r2
   6b224:	blt	6b200 <fputs@plt+0x59e4c>
   6b228:	pop	{r4, r5, r6, r7, fp, pc}
   6b22c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b230:	add	fp, sp, #28
   6b234:	sub	sp, sp, #52	; 0x34
   6b238:	ldr	r3, [r0]
   6b23c:	mov	r4, r1
   6b240:	ldrb	r1, [r3, #69]	; 0x45
   6b244:	cmp	r1, #0
   6b248:	bne	6b340 <fputs@plt+0x59f8c>
   6b24c:	vmov.i32	q8, #0	; 0x00000000
   6b250:	add	r1, sp, #16
   6b254:	vst1.64	{d16-d17}, [r1]!
   6b258:	vst1.64	{d16-d17}, [r1]
   6b25c:	ldr	r1, [r2, #28]
   6b260:	str	r1, [sp, #20]
   6b264:	ldrsh	r1, [r4, #34]	; 0x22
   6b268:	cmp	r1, #1
   6b26c:	blt	6b330 <fputs@plt+0x59f7c>
   6b270:	str	r0, [sp, #8]
   6b274:	ldr	r0, [r2]
   6b278:	mov	r9, #0
   6b27c:	mov	sl, #0
   6b280:	str	r3, [sp, #4]
   6b284:	ldr	r8, [r0, #4]
   6b288:	ldr	r0, [r4, #4]
   6b28c:	add	r7, r0, #14
   6b290:	mov	r0, #0
   6b294:	str	r0, [sp, #12]
   6b298:	ldr	r6, [r8]
   6b29c:	add	r0, sp, #16
   6b2a0:	mov	r2, r7
   6b2a4:	mov	r1, r6
   6b2a8:	bl	6b348 <fputs@plt+0x59f94>
   6b2ac:	ldrb	r5, [r7]
   6b2b0:	mov	r0, r6
   6b2b4:	bl	65b54 <fputs@plt+0x547a0>
   6b2b8:	cmp	r0, #0
   6b2bc:	mov	r1, r6
   6b2c0:	movweq	r0, #65	; 0x41
   6b2c4:	strb	r0, [r7, #-1]
   6b2c8:	ldr	r0, [sp, #12]
   6b2cc:	adds	r0, r0, r5
   6b2d0:	str	r0, [sp, #12]
   6b2d4:	ldr	r0, [sp, #8]
   6b2d8:	adc	r9, r9, #0
   6b2dc:	bl	62c74 <fputs@plt+0x518c0>
   6b2e0:	cmp	r0, #0
   6b2e4:	beq	6b304 <fputs@plt+0x59f50>
   6b2e8:	ldr	r1, [r7, #-6]
   6b2ec:	cmp	r1, #0
   6b2f0:	bne	6b304 <fputs@plt+0x59f50>
   6b2f4:	ldr	r1, [r0]
   6b2f8:	ldr	r0, [sp, #4]
   6b2fc:	bl	1b704 <fputs@plt+0xa350>
   6b300:	str	r0, [r7, #-6]
   6b304:	ldrsh	r0, [r4, #34]	; 0x22
   6b308:	add	sl, sl, #1
   6b30c:	add	r8, r8, #20
   6b310:	add	r7, r7, #16
   6b314:	cmp	sl, r0
   6b318:	blt	6b298 <fputs@plt+0x59ee4>
   6b31c:	ldr	r2, [sp, #12]
   6b320:	lsl	r0, r9, #2
   6b324:	orr	r1, r0, r2, lsr #30
   6b328:	lsl	r0, r2, #2
   6b32c:	b	6b338 <fputs@plt+0x59f84>
   6b330:	mov	r0, #0
   6b334:	mov	r1, #0
   6b338:	bl	47bb0 <fputs@plt+0x367fc>
   6b33c:	strh	r0, [r4, #40]	; 0x28
   6b340:	sub	sp, fp, #28
   6b344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b348:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b34c:	add	fp, sp, #24
   6b350:	sub	sp, sp, #40	; 0x28
   6b354:	mov	r8, r2
   6b358:	mov	r2, #1
   6b35c:	strb	r2, [fp, #-25]	; 0xffffffe7
   6b360:	ldrb	r3, [r1]
   6b364:	cmp	r3, #119	; 0x77
   6b368:	beq	6b430 <fputs@plt+0x5a07c>
   6b36c:	cmp	r3, #154	; 0x9a
   6b370:	mov	r2, #0
   6b374:	cmpne	r3, #152	; 0x98
   6b378:	bne	6b464 <fputs@plt+0x5a0b0>
   6b37c:	cmp	r0, #0
   6b380:	beq	6b464 <fputs@plt+0x5a0b0>
   6b384:	ldrsh	ip, [r1, #32]
   6b388:	mov	r5, #0
   6b38c:	ldr	r3, [r0, #4]
   6b390:	ldr	r2, [r3]
   6b394:	cmp	r2, #1
   6b398:	blt	6b3c4 <fputs@plt+0x5a010>
   6b39c:	add	r6, r3, #28
   6b3a0:	ldr	r3, [r1, #28]
   6b3a4:	mov	r4, #0
   6b3a8:	ldr	r7, [r6, #24]
   6b3ac:	cmp	r7, r3
   6b3b0:	beq	6b3d0 <fputs@plt+0x5a01c>
   6b3b4:	add	r4, r4, #1
   6b3b8:	add	r6, r6, #72	; 0x48
   6b3bc:	cmp	r4, r2
   6b3c0:	blt	6b3a8 <fputs@plt+0x59ff4>
   6b3c4:	ldr	r0, [r0, #16]
   6b3c8:	mov	r6, #0
   6b3cc:	b	6b3d8 <fputs@plt+0x5a024>
   6b3d0:	ldr	r5, [r6]
   6b3d4:	ldr	r6, [r6, #-4]
   6b3d8:	cmp	r6, #0
   6b3dc:	bne	6b3e8 <fputs@plt+0x5a034>
   6b3e0:	cmp	r0, #0
   6b3e4:	bne	6b38c <fputs@plt+0x59fd8>
   6b3e8:	mov	r2, #0
   6b3ec:	cmp	r6, #0
   6b3f0:	beq	6b464 <fputs@plt+0x5a0b0>
   6b3f4:	cmp	r5, #0
   6b3f8:	beq	6b47c <fputs@plt+0x5a0c8>
   6b3fc:	cmp	ip, #0
   6b400:	blt	6b464 <fputs@plt+0x5a0b0>
   6b404:	ldr	r1, [r5]
   6b408:	ldr	r3, [r1]
   6b40c:	cmp	r3, ip
   6b410:	ble	6b464 <fputs@plt+0x5a0b0>
   6b414:	ldr	r1, [r1, #4]
   6b418:	add	r2, ip, ip, lsl #2
   6b41c:	ldr	r1, [r1, r2, lsl #2]
   6b420:	ldr	r2, [r5, #28]
   6b424:	str	r0, [sp, #20]
   6b428:	str	r2, [sp, #8]
   6b42c:	b	6b44c <fputs@plt+0x5a098>
   6b430:	ldr	r1, [r1, #20]
   6b434:	ldr	r2, [r1]
   6b438:	ldr	r3, [r1, #28]
   6b43c:	ldr	r1, [r2, #4]
   6b440:	ldr	r1, [r1]
   6b444:	str	r0, [sp, #20]
   6b448:	str	r3, [sp, #8]
   6b44c:	ldr	r0, [r0]
   6b450:	sub	r2, fp, #25
   6b454:	str	r0, [sp, #4]
   6b458:	add	r0, sp, #4
   6b45c:	bl	6b348 <fputs@plt+0x59f94>
   6b460:	mov	r2, r0
   6b464:	cmp	r8, #0
   6b468:	ldrbne	r0, [fp, #-25]	; 0xffffffe7
   6b46c:	strbne	r0, [r8]
   6b470:	mov	r0, r2
   6b474:	sub	sp, fp, #24
   6b478:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b47c:	ldr	r0, [r6, #64]	; 0x40
   6b480:	cmp	r0, #0
   6b484:	beq	6b464 <fputs@plt+0x5a0b0>
   6b488:	cmn	ip, #1
   6b48c:	ldrshle	ip, [r6, #32]
   6b490:	cmp	ip, #0
   6b494:	blt	6b4d0 <fputs@plt+0x5a11c>
   6b498:	ldr	r0, [r6, #4]
   6b49c:	mov	r2, #0
   6b4a0:	add	r6, r0, ip, lsl #4
   6b4a4:	ldrb	r1, [r6, #15]
   6b4a8:	tst	r1, #4
   6b4ac:	beq	6b4c4 <fputs@plt+0x5a110>
   6b4b0:	ldr	r5, [r0, ip, lsl #4]
   6b4b4:	mov	r0, r5
   6b4b8:	bl	111f8 <strlen@plt>
   6b4bc:	add	r0, r5, r0
   6b4c0:	add	r2, r0, #1
   6b4c4:	ldrb	r0, [r6, #14]
   6b4c8:	strb	r0, [fp, #-25]	; 0xffffffe7
   6b4cc:	b	6b464 <fputs@plt+0x5a0b0>
   6b4d0:	movw	r2, #39334	; 0x99a6
   6b4d4:	movt	r2, #8
   6b4d8:	b	6b464 <fputs@plt+0x5a0b0>
   6b4dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b4e0:	add	fp, sp, #24
   6b4e4:	ldrb	r2, [r1]
   6b4e8:	mov	r8, #0
   6b4ec:	cmp	r2, #27
   6b4f0:	bne	6b548 <fputs@plt+0x5a194>
   6b4f4:	ldr	r6, [r0]
   6b4f8:	cmp	r6, #1
   6b4fc:	blt	6b548 <fputs@plt+0x5a194>
   6b500:	ldr	r0, [r0, #4]
   6b504:	ldr	r5, [r1, #8]
   6b508:	mov	r4, #1
   6b50c:	add	r7, r0, #4
   6b510:	ldr	r0, [r7]
   6b514:	cmp	r0, #0
   6b518:	beq	6b52c <fputs@plt+0x5a178>
   6b51c:	mov	r1, r5
   6b520:	bl	15fac <fputs@plt+0x4bf8>
   6b524:	cmp	r0, #0
   6b528:	beq	6b544 <fputs@plt+0x5a190>
   6b52c:	add	r0, r4, #1
   6b530:	cmp	r4, r6
   6b534:	add	r7, r7, #20
   6b538:	mov	r4, r0
   6b53c:	blt	6b510 <fputs@plt+0x5a15c>
   6b540:	b	6b548 <fputs@plt+0x5a194>
   6b544:	mov	r8, r4
   6b548:	mov	r0, r8
   6b54c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b554:	add	fp, sp, #28
   6b558:	sub	sp, sp, #12
   6b55c:	mov	r5, r0
   6b560:	mov	r0, #0
   6b564:	cmp	r2, #0
   6b568:	beq	6b638 <fputs@plt+0x5a284>
   6b56c:	mov	r8, r3
   6b570:	ldr	r3, [r5]
   6b574:	mov	r6, r2
   6b578:	ldrb	r2, [r3, #69]	; 0x45
   6b57c:	cmp	r2, #0
   6b580:	bne	6b638 <fputs@plt+0x5a284>
   6b584:	ldr	r2, [r6]
   6b588:	ldr	r3, [r3, #100]	; 0x64
   6b58c:	cmp	r2, r3
   6b590:	ble	6b5ac <fputs@plt+0x5a1f8>
   6b594:	movw	r1, #6382	; 0x18ee
   6b598:	mov	r0, r5
   6b59c:	mov	r2, r8
   6b5a0:	movt	r1, #9
   6b5a4:	bl	1d2fc <fputs@plt+0xbf48>
   6b5a8:	b	6b634 <fputs@plt+0x5a280>
   6b5ac:	cmp	r2, #1
   6b5b0:	blt	6b638 <fputs@plt+0x5a284>
   6b5b4:	ldr	r0, [r6, #4]
   6b5b8:	ldr	r9, [r1]
   6b5bc:	mov	r7, #1
   6b5c0:	mov	sl, #0
   6b5c4:	add	r4, r0, #16
   6b5c8:	ldrh	r0, [r4]
   6b5cc:	cmp	r0, #0
   6b5d0:	beq	6b5fc <fputs@plt+0x5a248>
   6b5d4:	ldr	r1, [r9]
   6b5d8:	cmp	r1, r0
   6b5dc:	blt	6b618 <fputs@plt+0x5a264>
   6b5e0:	ldr	r3, [r4, #-16]
   6b5e4:	sub	r2, r0, #1
   6b5e8:	mov	r0, r5
   6b5ec:	mov	r1, r9
   6b5f0:	stm	sp, {r8, sl}
   6b5f4:	bl	68d5c <fputs@plt+0x579a8>
   6b5f8:	ldr	r2, [r6]
   6b5fc:	add	r0, r7, #1
   6b600:	cmp	r7, r2
   6b604:	add	r4, r4, #20
   6b608:	mov	r7, r0
   6b60c:	blt	6b5c8 <fputs@plt+0x5a214>
   6b610:	mov	r0, #0
   6b614:	b	6b638 <fputs@plt+0x5a284>
   6b618:	str	r1, [sp]
   6b61c:	movw	r1, #6326	; 0x18b6
   6b620:	mov	r0, r5
   6b624:	mov	r2, r7
   6b628:	mov	r3, r8
   6b62c:	movt	r1, #9
   6b630:	bl	1d2fc <fputs@plt+0xbf48>
   6b634:	mov	r0, #1
   6b638:	sub	sp, fp, #28
   6b63c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b640:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b644:	add	fp, sp, #24
   6b648:	sub	sp, sp, #8
   6b64c:	mov	r5, r0
   6b650:	ldrb	r0, [r2]
   6b654:	ldr	r4, [r1]
   6b658:	mov	r6, r2
   6b65c:	mov	r8, r1
   6b660:	mov	r7, #0
   6b664:	cmp	r0, #0
   6b668:	beq	6b6b4 <fputs@plt+0x5a300>
   6b66c:	movw	r1, #49548	; 0xc18c
   6b670:	cmp	r0, #95	; 0x5f
   6b674:	movt	r1, #8
   6b678:	beq	6b688 <fputs@plt+0x5a2d4>
   6b67c:	ldrb	r2, [r1, r0]
   6b680:	ands	r2, r2, #6
   6b684:	beq	6b6b4 <fputs@plt+0x5a300>
   6b688:	mov	r2, #1
   6b68c:	ldrb	r3, [r6, r2]
   6b690:	mov	r7, r2
   6b694:	cmp	r3, #0
   6b698:	beq	6b6b4 <fputs@plt+0x5a300>
   6b69c:	add	r2, r7, #1
   6b6a0:	cmp	r3, #95	; 0x5f
   6b6a4:	beq	6b68c <fputs@plt+0x5a2d8>
   6b6a8:	ldrb	r3, [r1, r3]
   6b6ac:	ands	r3, r3, #6
   6b6b0:	bne	6b68c <fputs@plt+0x5a2d8>
   6b6b4:	sub	r0, r0, #48	; 0x30
   6b6b8:	cmp	r0, #10
   6b6bc:	bcc	6b6fc <fputs@plt+0x5a348>
   6b6c0:	mov	r0, #27
   6b6c4:	add	r2, sp, #4
   6b6c8:	mov	r1, r7
   6b6cc:	str	r0, [sp, #4]
   6b6d0:	mov	r0, r6
   6b6d4:	bl	4a0c4 <fputs@plt+0x38d10>
   6b6d8:	ldr	r0, [sp, #4]
   6b6dc:	cmp	r0, #27
   6b6e0:	bne	6b6fc <fputs@plt+0x5a348>
   6b6e4:	cmp	r7, #0
   6b6e8:	beq	6b6fc <fputs@plt+0x5a348>
   6b6ec:	ldrb	r1, [r6, r7]
   6b6f0:	mov	r0, #0
   6b6f4:	cmp	r1, #0
   6b6f8:	beq	6b70c <fputs@plt+0x5a358>
   6b6fc:	mov	r0, #34	; 0x22
   6b700:	strb	r0, [r5, r4]
   6b704:	add	r4, r4, #1
   6b708:	mov	r0, #1
   6b70c:	ldrb	r3, [r6]
   6b710:	cmp	r3, #0
   6b714:	beq	6b748 <fputs@plt+0x5a394>
   6b718:	add	r1, r6, #1
   6b71c:	mov	r2, #34	; 0x22
   6b720:	strb	r3, [r5, r4]
   6b724:	add	r3, r4, #1
   6b728:	ldrb	r7, [r1, #-1]
   6b72c:	cmp	r7, #34	; 0x22
   6b730:	addeq	r4, r4, #2
   6b734:	strbeq	r2, [r5, r3]
   6b738:	movne	r4, r3
   6b73c:	ldrb	r3, [r1], #1
   6b740:	cmp	r3, #0
   6b744:	bne	6b720 <fputs@plt+0x5a36c>
   6b748:	cmp	r0, #0
   6b74c:	movne	r0, #34	; 0x22
   6b750:	strbne	r0, [r5, r4]
   6b754:	addne	r4, r4, #1
   6b758:	mov	r0, #0
   6b75c:	strb	r0, [r5, r4]
   6b760:	str	r4, [r8]
   6b764:	sub	sp, fp, #24
   6b768:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b76c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b770:	add	fp, sp, #24
   6b774:	add	r8, r1, #8
   6b778:	mov	r6, r1
   6b77c:	mov	r1, #0
   6b780:	mov	r5, r0
   6b784:	mov	r4, #0
   6b788:	mov	r2, r8
   6b78c:	bl	6a834 <fputs@plt+0x59480>
   6b790:	mov	r7, r0
   6b794:	ldr	r0, [r5]
   6b798:	ldr	r1, [r6, #24]
   6b79c:	bl	13a8c <fputs@plt+0x26d8>
   6b7a0:	str	r7, [r6, #24]
   6b7a4:	cmp	r7, #0
   6b7a8:	mov	r1, r8
   6b7ac:	ldrhne	r0, [r7, #36]	; 0x24
   6b7b0:	addne	r0, r0, #1
   6b7b4:	strhne	r0, [r7, #36]	; 0x24
   6b7b8:	mov	r0, r5
   6b7bc:	bl	6aadc <fputs@plt+0x59728>
   6b7c0:	cmp	r0, #0
   6b7c4:	moveq	r4, r7
   6b7c8:	mov	r0, r4
   6b7cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b7d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b7d4:	add	fp, sp, #28
   6b7d8:	sub	sp, sp, #4
   6b7dc:	mov	r7, #0
   6b7e0:	cmp	r1, #0
   6b7e4:	beq	6b8bc <fputs@plt+0x5a508>
   6b7e8:	mov	r4, r0
   6b7ec:	ldr	r0, [r1]
   6b7f0:	mov	sl, r1
   6b7f4:	cmp	r0, #1
   6b7f8:	blt	6b8bc <fputs@plt+0x5a508>
   6b7fc:	ldr	r8, [r4, #12]
   6b800:	add	r6, sl, #28
   6b804:	mov	r9, #0
   6b808:	mov	r5, #0
   6b80c:	ldr	r0, [r4, #8]
   6b810:	cmp	r0, #0
   6b814:	bne	6b854 <fputs@plt+0x5a4a0>
   6b818:	ldr	r7, [r6, #-16]
   6b81c:	cmp	r7, #0
   6b820:	beq	6b838 <fputs@plt+0x5a484>
   6b824:	mov	r0, r7
   6b828:	mov	r1, r8
   6b82c:	bl	15fac <fputs@plt+0x4bf8>
   6b830:	cmp	r0, #0
   6b834:	bne	6b89c <fputs@plt+0x5a4e8>
   6b838:	ldr	r0, [r4]
   6b83c:	mov	r1, r7
   6b840:	ldr	r0, [r0]
   6b844:	bl	13ce4 <fputs@plt+0x2930>
   6b848:	str	r9, [r6, #-16]
   6b84c:	ldr	r0, [r4, #4]
   6b850:	str	r0, [r6, #-20]	; 0xffffffec
   6b854:	ldr	r1, [r6]
   6b858:	mov	r0, r4
   6b85c:	bl	6bed4 <fputs@plt+0x5ab20>
   6b860:	mov	r7, #1
   6b864:	cmp	r0, #0
   6b868:	bne	6b8bc <fputs@plt+0x5a508>
   6b86c:	ldr	r1, [r6, #28]
   6b870:	mov	r0, r4
   6b874:	bl	6bfa8 <fputs@plt+0x5abf4>
   6b878:	cmp	r0, #0
   6b87c:	bne	6b8bc <fputs@plt+0x5a508>
   6b880:	ldr	r0, [sl]
   6b884:	add	r5, r5, #1
   6b888:	add	r6, r6, #72	; 0x48
   6b88c:	cmp	r5, r0
   6b890:	blt	6b80c <fputs@plt+0x5a458>
   6b894:	mov	r7, #0
   6b898:	b	6b8bc <fputs@plt+0x5a508>
   6b89c:	ldr	r0, [r4]
   6b8a0:	ldr	r2, [r4, #16]
   6b8a4:	ldr	r3, [r4, #20]
   6b8a8:	movw	r1, #7340	; 0x1cac
   6b8ac:	str	r7, [sp]
   6b8b0:	movt	r1, #9
   6b8b4:	bl	1d2fc <fputs@plt+0xbf48>
   6b8b8:	mov	r7, #1
   6b8bc:	mov	r0, r7
   6b8c0:	sub	sp, fp, #28
   6b8c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b8c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b8cc:	add	fp, sp, #28
   6b8d0:	sub	sp, sp, #4
   6b8d4:	mov	r5, r1
   6b8d8:	mov	r1, #7
   6b8dc:	mov	r8, r3
   6b8e0:	cmp	r0, #0
   6b8e4:	add	r1, r1, r5, lsl #2
   6b8e8:	bic	r9, r1, #7
   6b8ec:	mov	r1, #2
   6b8f0:	add	sl, r1, r5, lsl #1
   6b8f4:	add	r1, r5, r5, lsl #1
   6b8f8:	add	r1, r1, sl
   6b8fc:	add	r1, r1, #7
   6b900:	bic	r1, r1, #7
   6b904:	add	r1, r9, r1
   6b908:	add	r4, r1, #56	; 0x38
   6b90c:	add	r6, r4, r2
   6b910:	beq	6b924 <fputs@plt+0x5a570>
   6b914:	asr	r3, r6, #31
   6b918:	mov	r2, r6
   6b91c:	bl	238bc <fputs@plt+0x12508>
   6b920:	b	6b930 <fputs@plt+0x5a57c>
   6b924:	asr	r1, r6, #31
   6b928:	mov	r0, r6
   6b92c:	bl	142d0 <fputs@plt+0x2f1c>
   6b930:	mov	r7, r0
   6b934:	cmp	r0, #0
   6b938:	beq	6b98c <fputs@plt+0x5a5d8>
   6b93c:	mov	r0, r7
   6b940:	mov	r1, #0
   6b944:	mov	r2, r6
   6b948:	str	r8, [sp]
   6b94c:	lsl	r8, r5, #1
   6b950:	bl	11174 <memset@plt>
   6b954:	add	r0, r7, #56	; 0x38
   6b958:	sub	r1, r5, #1
   6b95c:	str	r0, [r7, #32]
   6b960:	add	r0, r0, r9
   6b964:	strh	r5, [r7, #52]	; 0x34
   6b968:	strh	r1, [r7, #50]	; 0x32
   6b96c:	add	r1, r0, sl
   6b970:	str	r1, [r7, #4]
   6b974:	str	r0, [r7, #8]
   6b978:	add	r0, r1, r8
   6b97c:	ldr	r1, [sp]
   6b980:	str	r0, [r7, #28]
   6b984:	add	r0, r7, r4
   6b988:	str	r0, [r1]
   6b98c:	mov	r0, r7
   6b990:	sub	sp, fp, #28
   6b994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b998:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b99c:	add	fp, sp, #28
   6b9a0:	sub	sp, sp, #44	; 0x2c
   6b9a4:	ldr	sl, [r0, #72]	; 0x48
   6b9a8:	mov	r5, r0
   6b9ac:	ldr	r9, [r1, #12]
   6b9b0:	mov	r7, r1
   6b9b4:	mov	r4, r2
   6b9b8:	add	r0, sl, #2
   6b9bc:	str	r0, [r5, #72]	; 0x48
   6b9c0:	ldr	r1, [r1, #24]
   6b9c4:	ldr	r0, [r5]
   6b9c8:	cmp	r1, #0
   6b9cc:	beq	6ba04 <fputs@plt+0x5a650>
   6b9d0:	ldr	r2, [r0, #20]
   6b9d4:	cmp	r2, #1
   6b9d8:	blt	6ba10 <fputs@plt+0x5a65c>
   6b9dc:	ldr	r3, [r0, #16]
   6b9e0:	mov	r8, #0
   6b9e4:	add	r3, r3, #12
   6b9e8:	ldr	r6, [r3, r8, lsl #4]
   6b9ec:	cmp	r6, r1
   6b9f0:	beq	6ba14 <fputs@plt+0x5a660>
   6b9f4:	add	r8, r8, #1
   6b9f8:	cmp	r8, r2
   6b9fc:	blt	6b9e8 <fputs@plt+0x5a634>
   6ba00:	b	6ba14 <fputs@plt+0x5a660>
   6ba04:	movw	r8, #48576	; 0xbdc0
   6ba08:	movt	r8, #65520	; 0xfff0
   6ba0c:	b	6ba14 <fputs@plt+0x5a660>
   6ba10:	mov	r8, #0
   6ba14:	ldr	r0, [r0, #16]
   6ba18:	ldr	r2, [r7]
   6ba1c:	mov	r1, #27
   6ba20:	mov	r3, #0
   6ba24:	ldr	r0, [r0, r8, lsl #4]
   6ba28:	str	r0, [sp]
   6ba2c:	mov	r0, r5
   6ba30:	bl	66940 <fputs@plt+0x5558c>
   6ba34:	cmp	r0, #0
   6ba38:	bne	6becc <fputs@plt+0x5ab18>
   6ba3c:	ldr	r0, [r9]
   6ba40:	ldr	r2, [r9, #28]
   6ba44:	mov	r1, r8
   6ba48:	mov	r3, #1
   6ba4c:	str	r0, [sp]
   6ba50:	mov	r0, r5
   6ba54:	bl	60b20 <fputs@plt+0x4f76c>
   6ba58:	mov	r0, r5
   6ba5c:	bl	60898 <fputs@plt+0x4f4e4>
   6ba60:	cmp	r0, #0
   6ba64:	beq	6becc <fputs@plt+0x5ab18>
   6ba68:	cmn	r4, #1
   6ba6c:	mov	r6, r0
   6ba70:	str	r4, [sp, #28]
   6ba74:	mov	r1, r7
   6ba78:	str	r4, [sp, #32]
   6ba7c:	ldrle	r0, [r7, #44]	; 0x2c
   6ba80:	strle	r0, [sp, #28]
   6ba84:	mov	r0, r5
   6ba88:	bl	60c28 <fputs@plt+0x4f874>
   6ba8c:	mov	r4, r0
   6ba90:	ldr	r0, [r5, #72]	; 0x48
   6ba94:	mov	r3, #0
   6ba98:	cmp	r4, #0
   6ba9c:	str	r0, [sp, #36]	; 0x24
   6baa0:	add	r0, r0, #1
   6baa4:	str	r0, [r5, #72]	; 0x48
   6baa8:	ldr	r2, [sp, #36]	; 0x24
   6baac:	ldrne	r1, [r4]
   6bab0:	ldrh	r0, [r7, #50]	; 0x32
   6bab4:	addne	r1, r1, #1
   6bab8:	strne	r1, [r4]
   6babc:	str	r0, [sp]
   6bac0:	mov	r0, r6
   6bac4:	mov	r1, #58	; 0x3a
   6bac8:	bl	4a1bc <fputs@plt+0x38e08>
   6bacc:	mov	r1, r0
   6bad0:	mov	r0, r6
   6bad4:	mov	r2, r4
   6bad8:	mvn	r3, #5
   6badc:	str	r4, [sp, #24]
   6bae0:	bl	1d530 <fputs@plt+0xc17c>
   6bae4:	mov	r0, #54	; 0x36
   6bae8:	mov	r1, sl
   6baec:	mov	r2, r8
   6baf0:	mov	r3, r9
   6baf4:	str	r0, [sp]
   6baf8:	mov	r0, r5
   6bafc:	bl	60a24 <fputs@plt+0x4f670>
   6bb00:	mov	r0, #0
   6bb04:	mov	r1, #108	; 0x6c
   6bb08:	mov	r2, sl
   6bb0c:	mov	r3, #0
   6bb10:	str	r0, [sp]
   6bb14:	mov	r0, r6
   6bb18:	bl	4a1bc <fputs@plt+0x38e08>
   6bb1c:	ldrb	r1, [r5, #19]
   6bb20:	str	r0, [sp, #20]
   6bb24:	cmp	r1, #0
   6bb28:	beq	6bb44 <fputs@plt+0x5a790>
   6bb2c:	sub	r0, r1, #1
   6bb30:	strb	r0, [r5, #19]
   6bb34:	uxtb	r0, r0
   6bb38:	add	r0, r5, r0, lsl #2
   6bb3c:	ldr	r4, [r0, #28]
   6bb40:	b	6bb50 <fputs@plt+0x5a79c>
   6bb44:	ldr	r0, [r5, #76]	; 0x4c
   6bb48:	add	r4, r0, #1
   6bb4c:	str	r4, [r5, #76]	; 0x4c
   6bb50:	mov	r9, #0
   6bb54:	sub	r0, fp, #32
   6bb58:	mov	r1, r7
   6bb5c:	mov	r2, sl
   6bb60:	mov	r3, r4
   6bb64:	str	r9, [sp]
   6bb68:	stmib	sp, {r0, r9}
   6bb6c:	mov	r0, r5
   6bb70:	str	r9, [sp, #12]
   6bb74:	bl	6c0c8 <fputs@plt+0x5ad14>
   6bb78:	ldr	r2, [sp, #36]	; 0x24
   6bb7c:	mov	r0, r6
   6bb80:	mov	r1, #109	; 0x6d
   6bb84:	mov	r3, r4
   6bb88:	str	r9, [sp]
   6bb8c:	str	r4, [sp, #16]
   6bb90:	bl	4a1bc <fputs@plt+0x38e08>
   6bb94:	ldr	r1, [fp, #-32]	; 0xffffffe0
   6bb98:	mov	r0, r5
   6bb9c:	bl	6c33c <fputs@plt+0x5af88>
   6bba0:	ldr	r4, [sp, #20]
   6bba4:	mov	r0, r6
   6bba8:	mov	r1, #7
   6bbac:	mov	r2, sl
   6bbb0:	str	r9, [sp]
   6bbb4:	add	r3, r4, #1
   6bbb8:	bl	4a1bc <fputs@plt+0x38e08>
   6bbbc:	ldr	r0, [r6, #32]
   6bbc0:	ldr	r2, [r6, #24]
   6bbc4:	sub	r1, r0, #1
   6bbc8:	str	r1, [r2, #96]	; 0x60
   6bbcc:	ldr	r2, [r6]
   6bbd0:	ldrb	r2, [r2, #69]	; 0x45
   6bbd4:	cmp	r2, #0
   6bbd8:	beq	6bbe8 <fputs@plt+0x5a834>
   6bbdc:	movw	r1, #35320	; 0x89f8
   6bbe0:	movt	r1, #10
   6bbe4:	b	6bbfc <fputs@plt+0x5a848>
   6bbe8:	ldr	r2, [r6, #4]
   6bbec:	cmp	r4, #0
   6bbf0:	movge	r1, r4
   6bbf4:	add	r1, r1, r1, lsl #2
   6bbf8:	add	r1, r2, r1, lsl #2
   6bbfc:	str	r0, [r1, #8]
   6bc00:	ldr	r0, [sp, #32]
   6bc04:	ldr	r4, [sp, #28]
   6bc08:	str	sl, [sp, #20]
   6bc0c:	add	sl, sl, #1
   6bc10:	cmn	r0, #1
   6bc14:	bgt	6bc34 <fputs@plt+0x5a880>
   6bc18:	mov	r0, #0
   6bc1c:	mov	r1, #119	; 0x77
   6bc20:	mov	r2, r4
   6bc24:	mov	r3, r8
   6bc28:	str	r0, [sp]
   6bc2c:	mov	r0, r6
   6bc30:	bl	4a1bc <fputs@plt+0x38e08>
   6bc34:	mov	r0, r6
   6bc38:	mov	r1, #55	; 0x37
   6bc3c:	mov	r2, sl
   6bc40:	mov	r3, r4
   6bc44:	str	r8, [sp]
   6bc48:	bl	4a1bc <fputs@plt+0x38e08>
   6bc4c:	ldr	r8, [sp, #24]
   6bc50:	mov	r1, r0
   6bc54:	mov	r0, r6
   6bc58:	mvn	r3, #5
   6bc5c:	mov	r2, r8
   6bc60:	bl	1d530 <fputs@plt+0xc17c>
   6bc64:	ldr	r0, [r6]
   6bc68:	ldrb	r0, [r0, #69]	; 0x45
   6bc6c:	cmp	r0, #0
   6bc70:	bne	6bc98 <fputs@plt+0x5a8e4>
   6bc74:	ldr	r1, [r6, #32]
   6bc78:	ldr	r0, [r6, #4]
   6bc7c:	ldr	r2, [sp, #32]
   6bc80:	add	r1, r1, r1, lsl #2
   6bc84:	add	r0, r0, r1, lsl #2
   6bc88:	mov	r1, #16
   6bc8c:	and	r1, r1, r2, lsr #27
   6bc90:	eor	r1, r1, #17
   6bc94:	strb	r1, [r0, #-17]	; 0xffffffef
   6bc98:	ldr	r2, [sp, #36]	; 0x24
   6bc9c:	mov	r0, #0
   6bca0:	mov	r1, #106	; 0x6a
   6bca4:	mov	r3, #0
   6bca8:	str	r0, [sp]
   6bcac:	mov	r0, r6
   6bcb0:	mov	r9, r2
   6bcb4:	bl	4a1bc <fputs@plt+0x38e08>
   6bcb8:	cmp	r8, #0
   6bcbc:	str	r0, [sp, #28]
   6bcc0:	ldr	r1, [r6, #32]
   6bcc4:	ldr	r4, [sp, #16]
   6bcc8:	ldrbne	r0, [r7, #54]	; 0x36
   6bccc:	cmpne	r0, #0
   6bcd0:	bne	6bcdc <fputs@plt+0x5a928>
   6bcd4:	str	r1, [sp, #32]
   6bcd8:	b	6bd50 <fputs@plt+0x5a99c>
   6bcdc:	add	r9, r1, #3
   6bce0:	mov	r0, #0
   6bce4:	mov	r1, #13
   6bce8:	mov	r2, #0
   6bcec:	str	r0, [sp]
   6bcf0:	mov	r0, r6
   6bcf4:	mov	r3, r9
   6bcf8:	bl	4a1bc <fputs@plt+0x38e08>
   6bcfc:	ldr	r0, [r6, #32]
   6bd00:	ldr	r2, [sp, #36]	; 0x24
   6bd04:	ldrh	r8, [r7, #50]	; 0x32
   6bd08:	mov	r3, r9
   6bd0c:	ldr	r9, [sp, #36]	; 0x24
   6bd10:	mov	r1, #99	; 0x63
   6bd14:	str	sl, [sp, #24]
   6bd18:	str	r4, [sp]
   6bd1c:	str	r0, [sp, #32]
   6bd20:	mov	r0, r6
   6bd24:	bl	4a1bc <fputs@plt+0x38e08>
   6bd28:	ldr	sl, [sp, #24]
   6bd2c:	mov	r1, r0
   6bd30:	mov	r0, r6
   6bd34:	mov	r2, r8
   6bd38:	mvn	r3, #13
   6bd3c:	bl	1d530 <fputs@plt+0xc17c>
   6bd40:	mov	r0, r5
   6bd44:	mov	r1, #2
   6bd48:	mov	r2, r7
   6bd4c:	bl	6c388 <fputs@plt+0x5afd4>
   6bd50:	ldr	r7, [sp, #20]
   6bd54:	mov	r0, r6
   6bd58:	mov	r1, #100	; 0x64
   6bd5c:	mov	r2, r9
   6bd60:	mov	r3, r4
   6bd64:	str	sl, [sp]
   6bd68:	bl	4a1bc <fputs@plt+0x38e08>
   6bd6c:	mvn	r0, #0
   6bd70:	mov	r1, #105	; 0x69
   6bd74:	mov	r2, sl
   6bd78:	mov	r3, #0
   6bd7c:	str	r0, [sp]
   6bd80:	mov	r0, r6
   6bd84:	bl	4a1bc <fputs@plt+0x38e08>
   6bd88:	mov	r0, #0
   6bd8c:	mov	r1, #110	; 0x6e
   6bd90:	mov	r2, sl
   6bd94:	mov	r3, r4
   6bd98:	str	r0, [sp]
   6bd9c:	mov	r0, r6
   6bda0:	bl	4a1bc <fputs@plt+0x38e08>
   6bda4:	ldr	r0, [r6]
   6bda8:	ldrb	r0, [r0, #69]	; 0x45
   6bdac:	cmp	r0, #0
   6bdb0:	bne	6bdcc <fputs@plt+0x5aa18>
   6bdb4:	ldr	r1, [r6, #32]
   6bdb8:	ldr	r0, [r6, #4]
   6bdbc:	add	r1, r1, r1, lsl #2
   6bdc0:	add	r0, r0, r1, lsl #2
   6bdc4:	mov	r1, #16
   6bdc8:	strb	r1, [r0, #-17]	; 0xffffffef
   6bdcc:	cmp	r4, #0
   6bdd0:	beq	6be20 <fputs@plt+0x5aa6c>
   6bdd4:	ldrb	r0, [r5, #19]
   6bdd8:	cmp	r0, #7
   6bddc:	bhi	6be20 <fputs@plt+0x5aa6c>
   6bde0:	add	r1, r5, #130	; 0x82
   6bde4:	mov	r2, #0
   6bde8:	ldr	r3, [r1, #6]
   6bdec:	cmp	r3, r4
   6bdf0:	beq	6be18 <fputs@plt+0x5aa64>
   6bdf4:	add	r2, r2, #1
   6bdf8:	add	r1, r1, #20
   6bdfc:	cmp	r2, #10
   6be00:	bcc	6bde8 <fputs@plt+0x5aa34>
   6be04:	add	r1, r0, #1
   6be08:	add	r0, r5, r0, lsl #2
   6be0c:	strb	r1, [r5, #19]
   6be10:	str	r4, [r0, #28]
   6be14:	b	6be20 <fputs@plt+0x5aa6c>
   6be18:	mov	r0, #1
   6be1c:	strb	r0, [r1]
   6be20:	ldr	r3, [sp, #32]
   6be24:	mov	r4, #0
   6be28:	mov	r0, r6
   6be2c:	mov	r1, #3
   6be30:	mov	r2, r9
   6be34:	str	r4, [sp]
   6be38:	bl	4a1bc <fputs@plt+0x38e08>
   6be3c:	ldr	r0, [r6, #32]
   6be40:	ldr	r2, [r6, #24]
   6be44:	sub	r1, r0, #1
   6be48:	str	r1, [r2, #96]	; 0x60
   6be4c:	ldr	r2, [r6]
   6be50:	ldrb	r2, [r2, #69]	; 0x45
   6be54:	cmp	r2, #0
   6be58:	beq	6be68 <fputs@plt+0x5aab4>
   6be5c:	movw	r1, #35320	; 0x89f8
   6be60:	movt	r1, #10
   6be64:	b	6be80 <fputs@plt+0x5aacc>
   6be68:	ldr	r2, [sp, #28]
   6be6c:	cmp	r2, #0
   6be70:	movge	r1, r2
   6be74:	ldr	r2, [r6, #4]
   6be78:	add	r1, r1, r1, lsl #2
   6be7c:	add	r1, r2, r1, lsl #2
   6be80:	str	r0, [r1, #8]
   6be84:	mov	r0, r6
   6be88:	mov	r1, #61	; 0x3d
   6be8c:	mov	r2, r7
   6be90:	mov	r3, #0
   6be94:	str	r4, [sp]
   6be98:	bl	4a1bc <fputs@plt+0x38e08>
   6be9c:	mov	r0, r6
   6bea0:	mov	r1, #61	; 0x3d
   6bea4:	mov	r2, sl
   6bea8:	mov	r3, #0
   6beac:	str	r4, [sp]
   6beb0:	bl	4a1bc <fputs@plt+0x38e08>
   6beb4:	mov	r0, r6
   6beb8:	mov	r1, #61	; 0x3d
   6bebc:	mov	r2, r9
   6bec0:	mov	r3, #0
   6bec4:	str	r4, [sp]
   6bec8:	bl	4a1bc <fputs@plt+0x38e08>
   6becc:	sub	sp, fp, #28
   6bed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bed4:	push	{r4, r5, r6, sl, fp, lr}
   6bed8:	add	fp, sp, #16
   6bedc:	cmp	r1, #0
   6bee0:	beq	6bf9c <fputs@plt+0x5abe8>
   6bee4:	mov	r5, r1
   6bee8:	mov	r6, r0
   6beec:	mov	r4, #1
   6bef0:	ldr	r1, [r5]
   6bef4:	mov	r0, r6
   6bef8:	bl	6c064 <fputs@plt+0x5acb0>
   6befc:	cmp	r0, #0
   6bf00:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf04:	ldr	r1, [r5, #28]
   6bf08:	mov	r0, r6
   6bf0c:	bl	6b7d0 <fputs@plt+0x5a41c>
   6bf10:	cmp	r0, #0
   6bf14:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf18:	ldr	r1, [r5, #32]
   6bf1c:	mov	r0, r6
   6bf20:	bl	6bfa8 <fputs@plt+0x5abf4>
   6bf24:	cmp	r0, #0
   6bf28:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf2c:	ldr	r1, [r5, #36]	; 0x24
   6bf30:	mov	r0, r6
   6bf34:	bl	6c064 <fputs@plt+0x5acb0>
   6bf38:	cmp	r0, #0
   6bf3c:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf40:	ldr	r1, [r5, #40]	; 0x28
   6bf44:	mov	r0, r6
   6bf48:	bl	6bfa8 <fputs@plt+0x5abf4>
   6bf4c:	cmp	r0, #0
   6bf50:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf54:	ldr	r1, [r5, #44]	; 0x2c
   6bf58:	mov	r0, r6
   6bf5c:	bl	6c064 <fputs@plt+0x5acb0>
   6bf60:	cmp	r0, #0
   6bf64:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf68:	ldr	r1, [r5, #56]	; 0x38
   6bf6c:	mov	r0, r6
   6bf70:	bl	6bfa8 <fputs@plt+0x5abf4>
   6bf74:	cmp	r0, #0
   6bf78:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf7c:	ldr	r1, [r5, #60]	; 0x3c
   6bf80:	mov	r0, r6
   6bf84:	bl	6bfa8 <fputs@plt+0x5abf4>
   6bf88:	cmp	r0, #0
   6bf8c:	bne	6bfa0 <fputs@plt+0x5abec>
   6bf90:	ldr	r5, [r5, #48]	; 0x30
   6bf94:	cmp	r5, #0
   6bf98:	bne	6bef0 <fputs@plt+0x5ab3c>
   6bf9c:	mov	r4, #0
   6bfa0:	mov	r0, r4
   6bfa4:	pop	{r4, r5, r6, sl, fp, pc}
   6bfa8:	push	{r4, r5, r6, r7, fp, lr}
   6bfac:	add	fp, sp, #16
   6bfb0:	mov	r4, #0
   6bfb4:	cmp	r1, #0
   6bfb8:	beq	6c05c <fputs@plt+0x5aca8>
   6bfbc:	mov	r6, r1
   6bfc0:	mov	r5, r0
   6bfc4:	mov	r7, #101	; 0x65
   6bfc8:	ldrb	r0, [r6]
   6bfcc:	cmp	r0, #135	; 0x87
   6bfd0:	bne	6bfec <fputs@plt+0x5ac38>
   6bfd4:	ldr	r0, [r5]
   6bfd8:	ldr	r1, [r0]
   6bfdc:	ldrb	r1, [r1, #149]	; 0x95
   6bfe0:	cmp	r1, #0
   6bfe4:	beq	6c048 <fputs@plt+0x5ac94>
   6bfe8:	strb	r7, [r6]
   6bfec:	ldr	r0, [r6, #4]
   6bff0:	tst	r0, #16384	; 0x4000
   6bff4:	bne	6c05c <fputs@plt+0x5aca8>
   6bff8:	tst	r0, #2048	; 0x800
   6bffc:	bne	6c010 <fputs@plt+0x5ac5c>
   6c000:	ldr	r1, [r6, #20]
   6c004:	mov	r0, r5
   6c008:	bl	6c064 <fputs@plt+0x5acb0>
   6c00c:	b	6c01c <fputs@plt+0x5ac68>
   6c010:	ldr	r1, [r6, #20]
   6c014:	mov	r0, r5
   6c018:	bl	6bed4 <fputs@plt+0x5ab20>
   6c01c:	cmp	r0, #0
   6c020:	bne	6c058 <fputs@plt+0x5aca4>
   6c024:	ldr	r1, [r6, #16]
   6c028:	mov	r0, r5
   6c02c:	bl	6bfa8 <fputs@plt+0x5abf4>
   6c030:	cmp	r0, #0
   6c034:	bne	6c058 <fputs@plt+0x5aca4>
   6c038:	ldr	r6, [r6, #12]
   6c03c:	cmp	r6, #0
   6c040:	bne	6bfc8 <fputs@plt+0x5ac14>
   6c044:	b	6c05c <fputs@plt+0x5aca8>
   6c048:	ldr	r2, [r5, #16]
   6c04c:	movw	r1, #7386	; 0x1cda
   6c050:	movt	r1, #9
   6c054:	bl	1d2fc <fputs@plt+0xbf48>
   6c058:	mov	r4, #1
   6c05c:	mov	r0, r4
   6c060:	pop	{r4, r5, r6, r7, fp, pc}
   6c064:	push	{r4, r5, r6, r7, fp, lr}
   6c068:	add	fp, sp, #16
   6c06c:	mov	r5, r0
   6c070:	mov	r0, #0
   6c074:	cmp	r1, #0
   6c078:	beq	6c0c4 <fputs@plt+0x5ad10>
   6c07c:	mov	r4, r1
   6c080:	ldr	r1, [r1]
   6c084:	cmp	r1, #1
   6c088:	poplt	{r4, r5, r6, r7, fp, pc}
   6c08c:	ldr	r6, [r4, #4]
   6c090:	mov	r7, #0
   6c094:	ldr	r1, [r6]
   6c098:	mov	r0, r5
   6c09c:	bl	6bfa8 <fputs@plt+0x5abf4>
   6c0a0:	cmp	r0, #0
   6c0a4:	movne	r0, #1
   6c0a8:	popne	{r4, r5, r6, r7, fp, pc}
   6c0ac:	ldr	r0, [r4]
   6c0b0:	add	r7, r7, #1
   6c0b4:	add	r6, r6, #20
   6c0b8:	cmp	r7, r0
   6c0bc:	blt	6c094 <fputs@plt+0x5ace0>
   6c0c0:	mov	r0, #0
   6c0c4:	pop	{r4, r5, r6, r7, fp, pc}
   6c0c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c0cc:	add	fp, sp, #28
   6c0d0:	sub	sp, sp, #28
   6c0d4:	ldr	r6, [fp, #12]
   6c0d8:	mov	r4, r0
   6c0dc:	ldr	r0, [r0, #8]
   6c0e0:	ldr	r5, [fp, #8]
   6c0e4:	mov	r7, r3
   6c0e8:	str	r2, [sp, #16]
   6c0ec:	str	r1, [sp, #20]
   6c0f0:	cmp	r6, #0
   6c0f4:	str	r0, [sp, #24]
   6c0f8:	beq	6c14c <fputs@plt+0x5ad98>
   6c0fc:	ldr	r0, [r1, #36]	; 0x24
   6c100:	cmp	r0, #0
   6c104:	beq	6c144 <fputs@plt+0x5ad90>
   6c108:	ldr	r0, [sp, #24]
   6c10c:	bl	62b34 <fputs@plt+0x51780>
   6c110:	str	r0, [r6]
   6c114:	ldr	r0, [sp, #16]
   6c118:	str	r0, [r4, #104]	; 0x68
   6c11c:	ldr	r0, [r4, #108]	; 0x6c
   6c120:	add	r0, r0, #1
   6c124:	str	r0, [r4, #108]	; 0x6c
   6c128:	ldr	r0, [sp, #20]
   6c12c:	ldr	r2, [r6]
   6c130:	ldr	r1, [r0, #36]	; 0x24
   6c134:	mov	r0, r4
   6c138:	bl	6c4d8 <fputs@plt+0x5b124>
   6c13c:	ldr	r1, [sp, #20]
   6c140:	b	6c14c <fputs@plt+0x5ad98>
   6c144:	mov	r0, #0
   6c148:	str	r0, [r6]
   6c14c:	cmp	r5, #0
   6c150:	ldrbne	r0, [r1, #55]	; 0x37
   6c154:	tstne	r0, #8
   6c158:	bne	6c164 <fputs@plt+0x5adb0>
   6c15c:	add	r0, r1, #52	; 0x34
   6c160:	b	6c168 <fputs@plt+0x5adb4>
   6c164:	add	r0, r1, #50	; 0x32
   6c168:	ldr	r3, [r4, #60]	; 0x3c
   6c16c:	ldrh	r2, [r0]
   6c170:	ldr	r9, [fp, #16]
   6c174:	cmp	r3, r2
   6c178:	bge	6c190 <fputs@plt+0x5addc>
   6c17c:	ldr	r0, [r4, #76]	; 0x4c
   6c180:	add	r3, r0, r2
   6c184:	add	r8, r0, #1
   6c188:	str	r3, [r4, #76]	; 0x4c
   6c18c:	b	6c1a4 <fputs@plt+0x5adf0>
   6c190:	ldr	r8, [r4, #64]	; 0x40
   6c194:	sub	r0, r3, r2
   6c198:	str	r0, [r4, #60]	; 0x3c
   6c19c:	add	r3, r8, r2
   6c1a0:	str	r3, [r4, #64]	; 0x40
   6c1a4:	cmp	r9, #0
   6c1a8:	str	r7, [sp, #8]
   6c1ac:	beq	6c1c8 <fputs@plt+0x5ae14>
   6c1b0:	ldr	r0, [fp, #20]
   6c1b4:	cmp	r8, r0
   6c1b8:	ldreq	r0, [r9, #36]	; 0x24
   6c1bc:	cmpeq	r0, #0
   6c1c0:	movne	r9, #0
   6c1c4:	b	6c1cc <fputs@plt+0x5ae18>
   6c1c8:	mov	r9, #0
   6c1cc:	cmp	r2, #0
   6c1d0:	str	r2, [sp, #12]
   6c1d4:	beq	6c29c <fputs@plt+0x5aee8>
   6c1d8:	ldr	r0, [sp, #12]
   6c1dc:	mov	r6, #0
   6c1e0:	mov	r5, r8
   6c1e4:	mov	r7, #0
   6c1e8:	lsl	sl, r0, #1
   6c1ec:	cmp	r9, #0
   6c1f0:	beq	6c224 <fputs@plt+0x5ae70>
   6c1f4:	ldr	r0, [r9, #4]
   6c1f8:	ldr	r2, [r1, #4]
   6c1fc:	movw	r3, #65534	; 0xfffe
   6c200:	add	r0, r0, r7
   6c204:	add	r2, r2, r7
   6c208:	ldrh	r0, [r0]
   6c20c:	ldrh	r2, [r2]
   6c210:	cmp	r0, r3
   6c214:	beq	6c230 <fputs@plt+0x5ae7c>
   6c218:	cmp	r0, r2
   6c21c:	beq	6c288 <fputs@plt+0x5aed4>
   6c220:	b	6c230 <fputs@plt+0x5ae7c>
   6c224:	ldr	r0, [r1, #4]
   6c228:	add	r0, r0, r7
   6c22c:	ldrh	r2, [r0]
   6c230:	movw	r0, #65534	; 0xfffe
   6c234:	cmp	r2, r0
   6c238:	bne	6c260 <fputs@plt+0x5aeac>
   6c23c:	ldr	r0, [sp, #16]
   6c240:	mov	r2, r5
   6c244:	str	r0, [r4, #104]	; 0x68
   6c248:	ldr	r0, [r1, #40]	; 0x28
   6c24c:	ldr	r0, [r0, #4]
   6c250:	ldr	r1, [r0, r6]
   6c254:	mov	r0, r4
   6c258:	bl	6c530 <fputs@plt+0x5b17c>
   6c25c:	b	6c278 <fputs@plt+0x5aec4>
   6c260:	sxth	r3, r2
   6c264:	ldr	r1, [r1, #12]
   6c268:	ldr	r0, [r4, #8]
   6c26c:	ldr	r2, [sp, #16]
   6c270:	str	r5, [sp]
   6c274:	bl	6424c <fputs@plt+0x52e98>
   6c278:	ldr	r0, [sp, #24]
   6c27c:	mov	r1, #39	; 0x27
   6c280:	bl	60910 <fputs@plt+0x4f55c>
   6c284:	ldr	r1, [sp, #20]
   6c288:	add	r7, r7, #2
   6c28c:	add	r5, r5, #1
   6c290:	add	r6, r6, #20
   6c294:	cmp	sl, r7
   6c298:	bne	6c1ec <fputs@plt+0x5ae38>
   6c29c:	ldr	r0, [sp, #8]
   6c2a0:	ldr	r9, [sp, #12]
   6c2a4:	cmp	r0, #0
   6c2a8:	beq	6c2c4 <fputs@plt+0x5af10>
   6c2ac:	str	r0, [sp]
   6c2b0:	ldr	r0, [sp, #24]
   6c2b4:	mov	r1, #49	; 0x31
   6c2b8:	mov	r2, r8
   6c2bc:	mov	r3, r9
   6c2c0:	bl	4a1bc <fputs@plt+0x38e08>
   6c2c4:	add	r0, r8, r9
   6c2c8:	mov	r1, #0
   6c2cc:	mov	r2, #0
   6c2d0:	add	r3, r4, r2
   6c2d4:	ldr	r7, [r3, #136]	; 0x88
   6c2d8:	cmp	r7, r8
   6c2dc:	blt	6c314 <fputs@plt+0x5af60>
   6c2e0:	cmp	r7, r0
   6c2e4:	bge	6c314 <fputs@plt+0x5af60>
   6c2e8:	ldrb	r6, [r3, #130]	; 0x82
   6c2ec:	cmp	r6, #0
   6c2f0:	beq	6c310 <fputs@plt+0x5af5c>
   6c2f4:	ldrb	r6, [r4, #19]
   6c2f8:	cmp	r6, #7
   6c2fc:	addls	r5, r6, #1
   6c300:	addls	r6, r4, r6, lsl #2
   6c304:	strbls	r5, [r4, #19]
   6c308:	strls	r7, [r6, #28]
   6c30c:	strb	r1, [r3, #130]	; 0x82
   6c310:	str	r1, [r3, #136]	; 0x88
   6c314:	add	r2, r2, #20
   6c318:	cmp	r2, #200	; 0xc8
   6c31c:	bne	6c2d0 <fputs@plt+0x5af1c>
   6c320:	ldr	r0, [r4, #60]	; 0x3c
   6c324:	cmp	r0, r9
   6c328:	mov	r0, r8
   6c32c:	strlt	r9, [r4, #60]	; 0x3c
   6c330:	strlt	r8, [r4, #64]	; 0x40
   6c334:	sub	sp, fp, #28
   6c338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c33c:	cmp	r1, #0
   6c340:	bxeq	lr
   6c344:	ldr	r3, [r0, #8]
   6c348:	ldr	ip, [r3, #24]
   6c34c:	ldr	r2, [ip, #120]	; 0x78
   6c350:	cmp	r2, #0
   6c354:	beq	6c374 <fputs@plt+0x5afc0>
   6c358:	push	{fp, lr}
   6c35c:	mov	fp, sp
   6c360:	ldr	lr, [r3, #32]!
   6c364:	mvn	r1, r1
   6c368:	str	lr, [r2, r1, lsl #2]
   6c36c:	pop	{fp, lr}
   6c370:	b	6c378 <fputs@plt+0x5afc4>
   6c374:	add	r3, r3, #32
   6c378:	ldr	r1, [r3]
   6c37c:	sub	r1, r1, #1
   6c380:	str	r1, [ip, #96]	; 0x60
   6c384:	b	62b90 <fputs@plt+0x517dc>
   6c388:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c38c:	add	fp, sp, #28
   6c390:	sub	sp, sp, #44	; 0x2c
   6c394:	ldr	r7, [r0]
   6c398:	mov	r6, r2
   6c39c:	ldr	r8, [r2, #12]
   6c3a0:	mov	r3, #0
   6c3a4:	mov	r2, #200	; 0xc8
   6c3a8:	str	r1, [sp, #12]
   6c3ac:	str	r0, [sp, #8]
   6c3b0:	str	r3, [sp, #24]
   6c3b4:	str	r3, [sp, #20]
   6c3b8:	str	r3, [sp, #28]
   6c3bc:	str	r3, [sp, #32]
   6c3c0:	str	r2, [sp, #36]	; 0x24
   6c3c4:	strh	r3, [sp, #40]	; 0x28
   6c3c8:	str	r7, [sp, #16]
   6c3cc:	ldr	r2, [r6, #40]	; 0x28
   6c3d0:	cmp	r2, #0
   6c3d4:	beq	6c3f0 <fputs@plt+0x5b03c>
   6c3d8:	ldr	r2, [r6]
   6c3dc:	movw	r1, #7410	; 0x1cf2
   6c3e0:	add	r0, sp, #16
   6c3e4:	movt	r1, #9
   6c3e8:	bl	3e65c <fputs@plt+0x2d2a8>
   6c3ec:	b	6c494 <fputs@plt+0x5b0e0>
   6c3f0:	ldrh	r0, [r6, #50]	; 0x32
   6c3f4:	cmp	r0, #0
   6c3f8:	beq	6c494 <fputs@plt+0x5b0e0>
   6c3fc:	movw	r4, #63797	; 0xf935
   6c400:	mov	r9, #0
   6c404:	add	r7, sp, #16
   6c408:	mov	sl, #0
   6c40c:	movt	r4, #8
   6c410:	ldr	r0, [r6, #4]
   6c414:	ldr	r1, [r8, #4]
   6c418:	cmp	r9, #0
   6c41c:	add	r0, r0, r9
   6c420:	ldrsh	r0, [r0]
   6c424:	ldr	r5, [r1, r0, lsl #4]
   6c428:	beq	6c46c <fputs@plt+0x5b0b8>
   6c42c:	ldr	r0, [sp, #28]
   6c430:	ldr	r2, [sp, #32]
   6c434:	add	r1, r0, #2
   6c438:	cmp	r1, r2
   6c43c:	bcs	6c458 <fputs@plt+0x5b0a4>
   6c440:	str	r1, [sp, #28]
   6c444:	ldr	r1, [sp, #24]
   6c448:	add	r0, r1, r0
   6c44c:	movw	r1, #8236	; 0x202c
   6c450:	strh	r1, [r0]
   6c454:	b	6c46c <fputs@plt+0x5b0b8>
   6c458:	movw	r1, #7421	; 0x1cfd
   6c45c:	mov	r0, r7
   6c460:	mov	r2, #2
   6c464:	movt	r1, #9
   6c468:	bl	2363c <fputs@plt+0x12288>
   6c46c:	ldr	r2, [r8]
   6c470:	mov	r0, r7
   6c474:	mov	r1, r4
   6c478:	mov	r3, r5
   6c47c:	bl	3e65c <fputs@plt+0x2d2a8>
   6c480:	ldrh	r0, [r6, #50]	; 0x32
   6c484:	add	sl, sl, #1
   6c488:	add	r9, r9, #2
   6c48c:	cmp	sl, r0
   6c490:	bcc	6c410 <fputs@plt+0x5b05c>
   6c494:	add	r0, sp, #16
   6c498:	bl	15be0 <fputs@plt+0x482c>
   6c49c:	mov	r3, r0
   6c4a0:	ldrb	r0, [r6, #55]	; 0x37
   6c4a4:	mvn	r2, #0
   6c4a8:	mov	r1, #2
   6c4ac:	str	r2, [sp]
   6c4b0:	ldr	r2, [sp, #12]
   6c4b4:	str	r1, [sp, #4]
   6c4b8:	movw	r1, #2067	; 0x813
   6c4bc:	and	r0, r0, #3
   6c4c0:	cmp	r0, #2
   6c4c4:	ldr	r0, [sp, #8]
   6c4c8:	movweq	r1, #1555	; 0x613
   6c4cc:	bl	641a8 <fputs@plt+0x52df4>
   6c4d0:	sub	sp, fp, #28
   6c4d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c4d8:	push	{r4, r5, r6, r7, fp, lr}
   6c4dc:	add	fp, sp, #16
   6c4e0:	ldr	r4, [r0]
   6c4e4:	mov	r5, r2
   6c4e8:	mov	r6, r0
   6c4ec:	mov	r2, #0
   6c4f0:	mov	r3, #0
   6c4f4:	mov	r0, r4
   6c4f8:	bl	65170 <fputs@plt+0x53dbc>
   6c4fc:	mov	r7, r0
   6c500:	ldrb	r0, [r4, #69]	; 0x45
   6c504:	cmp	r0, #0
   6c508:	bne	6c520 <fputs@plt+0x5b16c>
   6c50c:	mov	r0, r6
   6c510:	mov	r1, r7
   6c514:	mov	r2, r5
   6c518:	mov	r3, #16
   6c51c:	bl	63e1c <fputs@plt+0x52a68>
   6c520:	mov	r0, r4
   6c524:	mov	r1, r7
   6c528:	pop	{r4, r5, r6, r7, fp, lr}
   6c52c:	b	48008 <fputs@plt+0x36c54>
   6c530:	push	{r4, r5, r6, r7, fp, lr}
   6c534:	add	fp, sp, #16
   6c538:	ldr	r4, [r0]
   6c53c:	mov	r5, r2
   6c540:	mov	r6, r0
   6c544:	mov	r2, #0
   6c548:	mov	r3, #0
   6c54c:	mov	r0, r4
   6c550:	bl	65170 <fputs@plt+0x53dbc>
   6c554:	mov	r7, r0
   6c558:	ldrb	r0, [r4, #69]	; 0x45
   6c55c:	cmp	r0, #0
   6c560:	bne	6c574 <fputs@plt+0x5b1c0>
   6c564:	mov	r0, r6
   6c568:	mov	r1, r7
   6c56c:	mov	r2, r5
   6c570:	bl	6094c <fputs@plt+0x4f598>
   6c574:	mov	r0, r4
   6c578:	mov	r1, r7
   6c57c:	pop	{r4, r5, r6, r7, fp, lr}
   6c580:	b	48008 <fputs@plt+0x36c54>
   6c584:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c588:	add	fp, sp, #24
   6c58c:	ldr	r7, [r0]
   6c590:	ldr	r5, [r7, #20]
   6c594:	cmp	r5, #1
   6c598:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c59c:	mov	r4, r1
   6c5a0:	mov	r8, r0
   6c5a4:	mov	r6, #0
   6c5a8:	ldr	r0, [r7, #16]
   6c5ac:	add	r1, r0, r6, lsl #4
   6c5b0:	ldr	r1, [r1, #4]
   6c5b4:	cmp	r1, #0
   6c5b8:	beq	6c5e8 <fputs@plt+0x5b234>
   6c5bc:	cmp	r4, #0
   6c5c0:	beq	6c5d8 <fputs@plt+0x5b224>
   6c5c4:	ldr	r1, [r0, r6, lsl #4]
   6c5c8:	mov	r0, r4
   6c5cc:	bl	15fac <fputs@plt+0x4bf8>
   6c5d0:	cmp	r0, #0
   6c5d4:	bne	6c5e8 <fputs@plt+0x5b234>
   6c5d8:	mov	r0, r8
   6c5dc:	mov	r1, r6
   6c5e0:	bl	66394 <fputs@plt+0x54fe0>
   6c5e4:	ldr	r5, [r7, #20]
   6c5e8:	add	r6, r6, #1
   6c5ec:	cmp	r6, r5
   6c5f0:	blt	6c5a8 <fputs@plt+0x5b1f4>
   6c5f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c5f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c5fc:	add	fp, sp, #28
   6c600:	sub	sp, sp, #36	; 0x24
   6c604:	mov	r6, r0
   6c608:	ldr	r0, [r0]
   6c60c:	movw	sl, #7737	; 0x1e39
   6c610:	mov	r8, r3
   6c614:	mov	r9, r2
   6c618:	mov	r4, #1
   6c61c:	add	r5, sp, #12
   6c620:	movt	sl, #9
   6c624:	ldr	r0, [r0, #16]
   6c628:	ldr	r7, [r0, r1, lsl #4]
   6c62c:	mov	r0, #24
   6c630:	mov	r1, r5
   6c634:	mov	r2, sl
   6c638:	mov	r3, r4
   6c63c:	bl	15d40 <fputs@plt+0x498c>
   6c640:	ldr	r0, [r6]
   6c644:	mov	r1, r5
   6c648:	mov	r2, r7
   6c64c:	bl	22808 <fputs@plt+0x11454>
   6c650:	cmp	r0, #0
   6c654:	beq	6c678 <fputs@plt+0x5b2c4>
   6c658:	movw	r1, #7751	; 0x1e47
   6c65c:	mov	r0, r6
   6c660:	mov	r2, r7
   6c664:	mov	r3, r5
   6c668:	str	r9, [sp]
   6c66c:	str	r8, [sp, #4]
   6c670:	movt	r1, #9
   6c674:	bl	66ed4 <fputs@plt+0x55b20>
   6c678:	add	r4, r4, #1
   6c67c:	cmp	r4, #5
   6c680:	subeq	sp, fp, #28
   6c684:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c688:	b	6c62c <fputs@plt+0x5b278>
   6c68c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c690:	add	fp, sp, #24
   6c694:	mov	r8, r1
   6c698:	ldrb	r1, [r0, #442]	; 0x1ba
   6c69c:	mov	r4, #0
   6c6a0:	cmp	r1, #0
   6c6a4:	bne	6c71c <fputs@plt+0x5b368>
   6c6a8:	ldr	r0, [r0]
   6c6ac:	ldr	r6, [r8, #64]	; 0x40
   6c6b0:	ldr	r0, [r0, #16]
   6c6b4:	ldr	r0, [r0, #28]
   6c6b8:	cmp	r0, r6
   6c6bc:	ldrne	r7, [r0, #48]	; 0x30
   6c6c0:	cmpne	r7, #0
   6c6c4:	bne	6c6d0 <fputs@plt+0x5b31c>
   6c6c8:	ldr	r4, [r8, #60]	; 0x3c
   6c6cc:	b	6c71c <fputs@plt+0x5b368>
   6c6d0:	mov	r4, #0
   6c6d4:	ldr	r5, [r7, #8]
   6c6d8:	ldr	r0, [r5, #24]
   6c6dc:	cmp	r0, r6
   6c6e0:	bne	6c708 <fputs@plt+0x5b354>
   6c6e4:	ldr	r1, [r8]
   6c6e8:	ldr	r0, [r5, #4]
   6c6ec:	bl	15fac <fputs@plt+0x4bf8>
   6c6f0:	cmp	r0, #0
   6c6f4:	bne	6c708 <fputs@plt+0x5b354>
   6c6f8:	cmp	r4, #0
   6c6fc:	ldreq	r4, [r8, #60]	; 0x3c
   6c700:	str	r4, [r5, #32]
   6c704:	mov	r4, r5
   6c708:	ldr	r7, [r7]
   6c70c:	cmp	r7, #0
   6c710:	bne	6c6d4 <fputs@plt+0x5b320>
   6c714:	cmp	r4, #0
   6c718:	ldreq	r4, [r8, #60]	; 0x3c
   6c71c:	mov	r0, r4
   6c720:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c728:	add	fp, sp, #28
   6c72c:	sub	sp, sp, #12
   6c730:	mov	sl, r0
   6c734:	ldr	r0, [r1, #20]
   6c738:	mov	r4, r1
   6c73c:	ldr	r9, [sl]
   6c740:	cmp	r0, #0
   6c744:	beq	6c77c <fputs@plt+0x5b3c8>
   6c748:	ldr	r1, [r9, #20]
   6c74c:	cmp	r1, #1
   6c750:	blt	6c788 <fputs@plt+0x5b3d4>
   6c754:	ldr	r2, [r9, #16]
   6c758:	mov	r5, #0
   6c75c:	add	r2, r2, #12
   6c760:	ldr	r3, [r2, r5, lsl #4]
   6c764:	cmp	r3, r0
   6c768:	beq	6c78c <fputs@plt+0x5b3d8>
   6c76c:	add	r5, r5, #1
   6c770:	cmp	r5, r1
   6c774:	blt	6c760 <fputs@plt+0x5b3ac>
   6c778:	b	6c78c <fputs@plt+0x5b3d8>
   6c77c:	movw	r5, #48576	; 0xbdc0
   6c780:	movt	r5, #65520	; 0xfff0
   6c784:	b	6c78c <fputs@plt+0x5b3d8>
   6c788:	mov	r5, #0
   6c78c:	ldr	r0, [r4, #24]
   6c790:	ldr	r1, [r4, #4]
   6c794:	add	r2, sp, #8
   6c798:	add	r0, r0, #8
   6c79c:	bl	47784 <fputs@plt+0x363d0>
   6c7a0:	cmp	r0, #0
   6c7a4:	ldr	r1, [r9, #16]
   6c7a8:	ldr	r2, [r4]
   6c7ac:	movw	r7, #1129	; 0x469
   6c7b0:	ldrne	r0, [r0, #8]
   6c7b4:	movt	r7, #9
   6c7b8:	ldr	r6, [r1, r5, lsl #4]
   6c7bc:	mov	r1, #16
   6c7c0:	moveq	r0, #0
   6c7c4:	cmp	r5, #1
   6c7c8:	ldr	r3, [r0]
   6c7cc:	movw	r0, #1110	; 0x456
   6c7d0:	movweq	r1, #14
   6c7d4:	movt	r0, #9
   6c7d8:	moveq	r7, r0
   6c7dc:	mov	r0, sl
   6c7e0:	str	r6, [sp]
   6c7e4:	bl	66940 <fputs@plt+0x5558c>
   6c7e8:	cmp	r0, #0
   6c7ec:	bne	6c810 <fputs@plt+0x5b45c>
   6c7f0:	mov	r0, sl
   6c7f4:	mov	r1, #9
   6c7f8:	mov	r2, r7
   6c7fc:	mov	r3, #0
   6c800:	str	r6, [sp]
   6c804:	bl	66940 <fputs@plt+0x5558c>
   6c808:	cmp	r0, #0
   6c80c:	beq	6c818 <fputs@plt+0x5b464>
   6c810:	sub	sp, fp, #28
   6c814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c818:	mov	r0, sl
   6c81c:	bl	60898 <fputs@plt+0x4f4e4>
   6c820:	cmp	r0, #0
   6c824:	beq	6c810 <fputs@plt+0x5b45c>
   6c828:	mov	r8, r0
   6c82c:	ldr	r0, [r9, #16]
   6c830:	movw	r1, #7882	; 0x1eca
   6c834:	mov	r3, r7
   6c838:	movt	r1, #9
   6c83c:	ldr	r2, [r0, r5, lsl #4]
   6c840:	ldr	r0, [r4]
   6c844:	str	r0, [sp]
   6c848:	mov	r0, sl
   6c84c:	bl	66ed4 <fputs@plt+0x55b20>
   6c850:	ldr	r1, [sl]
   6c854:	ldr	r0, [sl, #8]
   6c858:	mov	r2, r5
   6c85c:	mov	r3, #1
   6c860:	ldr	r1, [r1, #16]
   6c864:	add	r1, r1, r5, lsl #4
   6c868:	ldr	r1, [r1, #12]
   6c86c:	ldr	r1, [r1]
   6c870:	add	r1, r1, #1
   6c874:	str	r1, [sp]
   6c878:	mov	r1, #52	; 0x34
   6c87c:	bl	4a1bc <fputs@plt+0x38e08>
   6c880:	ldr	r4, [r4]
   6c884:	mov	r0, #0
   6c888:	mov	r1, #127	; 0x7f
   6c88c:	mov	r2, r5
   6c890:	mov	r3, #0
   6c894:	str	r0, [sp]
   6c898:	mov	r0, r8
   6c89c:	bl	4a1bc <fputs@plt+0x38e08>
   6c8a0:	mov	r1, r0
   6c8a4:	mov	r0, r8
   6c8a8:	mov	r2, r4
   6c8ac:	mov	r3, #0
   6c8b0:	sub	sp, fp, #28
   6c8b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c8b8:	b	1d530 <fputs@plt+0xc17c>
   6c8bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6c8c0:	add	fp, sp, #24
   6c8c4:	ldr	r7, [r1, #28]
   6c8c8:	movw	r8, #48576	; 0xbdc0
   6c8cc:	mov	r4, r1
   6c8d0:	mov	r9, r0
   6c8d4:	mov	r6, #0
   6c8d8:	movt	r8, #65520	; 0xfff0
   6c8dc:	ldr	r1, [r4, #8]
   6c8e0:	cmp	r7, r6
   6c8e4:	mov	r0, #0
   6c8e8:	movlt	r0, r7
   6c8ec:	cmp	r6, #0
   6c8f0:	moveq	r0, r7
   6c8f4:	cmp	r1, #0
   6c8f8:	beq	6c92c <fputs@plt+0x5b578>
   6c8fc:	ldr	r2, [r1, #20]
   6c900:	ldr	r1, [r1, #44]	; 0x2c
   6c904:	mov	r3, r0
   6c908:	cmp	r1, r6
   6c90c:	movlt	r3, r1
   6c910:	cmp	r6, #0
   6c914:	moveq	r3, r1
   6c918:	cmp	r1, r0
   6c91c:	mov	r1, r2
   6c920:	movgt	r0, r3
   6c924:	cmp	r2, #0
   6c928:	bne	6c8fc <fputs@plt+0x5b548>
   6c92c:	cmp	r0, #0
   6c930:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   6c934:	mov	r6, r0
   6c938:	ldr	r0, [r4, #64]	; 0x40
   6c93c:	mov	r2, r8
   6c940:	cmp	r0, #0
   6c944:	beq	6c984 <fputs@plt+0x5b5d0>
   6c948:	ldr	r2, [r9]
   6c94c:	ldr	r1, [r2, #20]
   6c950:	cmp	r1, #1
   6c954:	blt	6c980 <fputs@plt+0x5b5cc>
   6c958:	ldr	r2, [r2, #16]
   6c95c:	add	r3, r2, #12
   6c960:	mov	r2, #0
   6c964:	ldr	r5, [r3, r2, lsl #4]
   6c968:	cmp	r5, r0
   6c96c:	beq	6c984 <fputs@plt+0x5b5d0>
   6c970:	add	r2, r2, #1
   6c974:	cmp	r2, r1
   6c978:	blt	6c964 <fputs@plt+0x5b5b0>
   6c97c:	b	6c984 <fputs@plt+0x5b5d0>
   6c980:	mov	r2, #0
   6c984:	mov	r0, r9
   6c988:	mov	r1, r6
   6c98c:	bl	6c994 <fputs@plt+0x5b5e0>
   6c990:	b	6c8dc <fputs@plt+0x5b528>
   6c994:	push	{r4, r5, r6, r7, fp, lr}
   6c998:	add	fp, sp, #16
   6c99c:	sub	sp, sp, #16
   6c9a0:	mov	r6, r2
   6c9a4:	mov	r7, r1
   6c9a8:	mov	r4, r0
   6c9ac:	bl	60898 <fputs@plt+0x4f4e4>
   6c9b0:	ldrb	r1, [r4, #19]
   6c9b4:	cmp	r1, #0
   6c9b8:	beq	6c9d4 <fputs@plt+0x5b620>
   6c9bc:	sub	r1, r1, #1
   6c9c0:	strb	r1, [r4, #19]
   6c9c4:	uxtb	r1, r1
   6c9c8:	add	r1, r4, r1, lsl #2
   6c9cc:	ldr	r5, [r1, #28]
   6c9d0:	b	6c9e0 <fputs@plt+0x5b62c>
   6c9d4:	ldr	r1, [r4, #76]	; 0x4c
   6c9d8:	add	r5, r1, #1
   6c9dc:	str	r5, [r4, #76]	; 0x4c
   6c9e0:	mov	r1, #118	; 0x76
   6c9e4:	mov	r2, r7
   6c9e8:	mov	r3, r5
   6c9ec:	str	r6, [sp]
   6c9f0:	bl	4a1bc <fputs@plt+0x38e08>
   6c9f4:	ldr	r0, [r4, #416]	; 0x1a0
   6c9f8:	mov	r1, #1
   6c9fc:	movw	r3, #1129	; 0x469
   6ca00:	movt	r3, #9
   6ca04:	cmp	r0, #0
   6ca08:	moveq	r0, r4
   6ca0c:	cmp	r6, #1
   6ca10:	strb	r1, [r0, #21]
   6ca14:	movw	r1, #7933	; 0x1efd
   6ca18:	ldr	r0, [r4]
   6ca1c:	movt	r1, #9
   6ca20:	ldr	r0, [r0, #16]
   6ca24:	ldr	r2, [r0, r6, lsl #4]
   6ca28:	movw	r0, #1110	; 0x456
   6ca2c:	str	r7, [sp]
   6ca30:	str	r5, [sp, #4]
   6ca34:	str	r5, [sp, #8]
   6ca38:	movt	r0, #9
   6ca3c:	moveq	r3, r0
   6ca40:	mov	r0, r4
   6ca44:	bl	66ed4 <fputs@plt+0x55b20>
   6ca48:	cmp	r5, #0
   6ca4c:	beq	6ca9c <fputs@plt+0x5b6e8>
   6ca50:	ldrb	r0, [r4, #19]
   6ca54:	cmp	r0, #7
   6ca58:	bhi	6ca9c <fputs@plt+0x5b6e8>
   6ca5c:	add	r1, r4, #130	; 0x82
   6ca60:	mov	r2, #0
   6ca64:	ldr	r3, [r1, #6]
   6ca68:	cmp	r3, r5
   6ca6c:	beq	6ca94 <fputs@plt+0x5b6e0>
   6ca70:	add	r2, r2, #1
   6ca74:	add	r1, r1, #20
   6ca78:	cmp	r2, #10
   6ca7c:	bcc	6ca64 <fputs@plt+0x5b6b0>
   6ca80:	add	r1, r0, #1
   6ca84:	add	r0, r4, r0, lsl #2
   6ca88:	strb	r1, [r4, #19]
   6ca8c:	str	r5, [r0, #28]
   6ca90:	b	6ca9c <fputs@plt+0x5b6e8>
   6ca94:	mov	r0, #1
   6ca98:	strb	r0, [r1]
   6ca9c:	sub	sp, fp, #16
   6caa0:	pop	{r4, r5, r6, r7, fp, pc}
   6caa4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6caa8:	add	fp, sp, #24
   6caac:	sub	sp, sp, #32
   6cab0:	mov	r8, #0
   6cab4:	cmp	r2, #0
   6cab8:	beq	6cbdc <fputs@plt+0x5b828>
   6cabc:	mov	r7, r0
   6cac0:	ldrh	r0, [r1, #8]
   6cac4:	mov	r6, r1
   6cac8:	movw	r1, #8200	; 0x2008
   6cacc:	tst	r0, r1
   6cad0:	bne	6cbdc <fputs@plt+0x5b828>
   6cad4:	ldr	r0, [r6, #56]	; 0x38
   6cad8:	cmp	r0, #0
   6cadc:	bne	6cbdc <fputs@plt+0x5b828>
   6cae0:	ldrb	r0, [r2]
   6cae4:	mov	r9, r3
   6cae8:	mov	r5, r2
   6caec:	mov	r8, #0
   6caf0:	mov	r4, #0
   6caf4:	b	6cb18 <fputs@plt+0x5b764>
   6caf8:	ldr	r2, [r5, #16]
   6cafc:	mov	r0, r7
   6cb00:	mov	r1, r6
   6cb04:	mov	r3, r9
   6cb08:	bl	6caa4 <fputs@plt+0x5b6f0>
   6cb0c:	ldr	r5, [r5, #12]
   6cb10:	add	r4, r0, r4
   6cb14:	ldrb	r0, [r5]
   6cb18:	cmp	r0, #72	; 0x48
   6cb1c:	beq	6caf8 <fputs@plt+0x5b744>
   6cb20:	ldrb	r0, [r5, #4]
   6cb24:	tst	r0, #1
   6cb28:	bne	6cbdc <fputs@plt+0x5b828>
   6cb2c:	mov	r0, sp
   6cb30:	vmov.i32	q8, #0	; 0x00000000
   6cb34:	mov	r1, #24
   6cb38:	mov	r2, r0
   6cb3c:	vst1.64	{d16-d17}, [r2], r1
   6cb40:	mov	r1, #0
   6cb44:	str	r9, [r2]
   6cb48:	str	r1, [sp, #20]
   6cb4c:	str	r1, [sp, #16]
   6cb50:	mov	r1, #3
   6cb54:	strb	r1, [sp, #20]
   6cb58:	movw	r1, #19748	; 0x4d24
   6cb5c:	movt	r1, #6
   6cb60:	str	r1, [sp, #4]
   6cb64:	movw	r1, #19920	; 0x4dd0
   6cb68:	movt	r1, #6
   6cb6c:	str	r1, [sp, #8]
   6cb70:	mov	r1, r5
   6cb74:	bl	64de0 <fputs@plt+0x53a2c>
   6cb78:	ldrb	r0, [sp, #20]
   6cb7c:	cmp	r0, #0
   6cb80:	beq	6cbd8 <fputs@plt+0x5b824>
   6cb84:	add	r8, r4, #1
   6cb88:	b	6cbcc <fputs@plt+0x5b818>
   6cb8c:	mov	r0, r7
   6cb90:	mov	r1, r5
   6cb94:	mov	r2, #0
   6cb98:	mov	r3, #0
   6cb9c:	bl	65170 <fputs@plt+0x53dbc>
   6cba0:	ldr	r3, [r6]
   6cba4:	mov	r1, r0
   6cba8:	mov	r0, r7
   6cbac:	mov	r2, r9
   6cbb0:	bl	72fc8 <fputs@plt+0x61c14>
   6cbb4:	ldr	r1, [r6, #32]
   6cbb8:	mov	r2, r0
   6cbbc:	mov	r0, r7
   6cbc0:	bl	6acf0 <fputs@plt+0x5993c>
   6cbc4:	str	r0, [r6, #32]
   6cbc8:	ldr	r6, [r6, #48]	; 0x30
   6cbcc:	cmp	r6, #0
   6cbd0:	bne	6cb8c <fputs@plt+0x5b7d8>
   6cbd4:	b	6cbdc <fputs@plt+0x5b828>
   6cbd8:	mov	r8, r4
   6cbdc:	mov	r0, r8
   6cbe0:	sub	sp, fp, #24
   6cbe4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6cbe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6cbec:	add	fp, sp, #28
   6cbf0:	sub	sp, sp, #4
   6cbf4:	ldr	r7, [r1]
   6cbf8:	ldr	sl, [r0]
   6cbfc:	mov	r4, r1
   6cc00:	mov	r8, r0
   6cc04:	mov	r5, r2
   6cc08:	sub	r1, r7, r2
   6cc0c:	add	r2, r3, #1
   6cc10:	mov	r0, sl
   6cc14:	bl	60d14 <fputs@plt+0x4f960>
   6cc18:	mov	r6, r0
   6cc1c:	cmp	r0, #0
   6cc20:	beq	6cc78 <fputs@plt+0x5b8c4>
   6cc24:	cmp	r7, r5
   6cc28:	ble	6cc78 <fputs@plt+0x5b8c4>
   6cc2c:	ldr	r0, [r4, #4]
   6cc30:	add	r1, r5, r5, lsl #2
   6cc34:	sub	r9, r5, r7
   6cc38:	add	r4, r6, #20
   6cc3c:	mov	r7, #0
   6cc40:	add	r5, r0, r1, lsl #2
   6cc44:	ldr	r1, [r5]
   6cc48:	mov	r0, r8
   6cc4c:	bl	62c74 <fputs@plt+0x518c0>
   6cc50:	cmp	r0, #0
   6cc54:	ldreq	r0, [sl, #8]
   6cc58:	str	r0, [r4, -r7, lsl #2]
   6cc5c:	ldrb	r1, [r5, #12]
   6cc60:	ldr	r0, [r6, #16]
   6cc64:	add	r5, r5, #20
   6cc68:	strb	r1, [r0, -r7]
   6cc6c:	sub	r7, r7, #1
   6cc70:	cmp	r9, r7
   6cc74:	bne	6cc44 <fputs@plt+0x5b890>
   6cc78:	mov	r0, r6
   6cc7c:	sub	sp, fp, #28
   6cc80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6cc84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6cc88:	add	fp, sp, #28
   6cc8c:	sub	sp, sp, #12
   6cc90:	mov	r4, r0
   6cc94:	ldr	r0, [r1, #12]
   6cc98:	cmp	r0, #0
   6cc9c:	beq	6cca8 <fputs@plt+0x5b8f4>
   6cca0:	sub	sp, fp, #28
   6cca4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6cca8:	mov	r5, r1
   6ccac:	mov	sl, r2
   6ccb0:	mov	r0, #0
   6ccb4:	mov	r1, #0
   6ccb8:	add	r2, r4, r1
   6ccbc:	ldr	r3, [r2, #136]	; 0x88
   6ccc0:	cmp	r3, #0
   6ccc4:	beq	6ccf4 <fputs@plt+0x5b940>
   6ccc8:	ldrb	r6, [r2, #130]	; 0x82
   6cccc:	cmp	r6, #0
   6ccd0:	beq	6ccf0 <fputs@plt+0x5b93c>
   6ccd4:	ldrb	r6, [r4, #19]
   6ccd8:	cmp	r6, #7
   6ccdc:	addls	r7, r6, #1
   6cce0:	strbls	r7, [r4, #19]
   6cce4:	addls	r7, r4, r6, lsl #2
   6cce8:	strls	r3, [r7, #28]
   6ccec:	strb	r0, [r2, #130]	; 0x82
   6ccf0:	str	r0, [r2, #136]	; 0x88
   6ccf4:	add	r1, r1, #20
   6ccf8:	cmp	r1, #200	; 0xc8
   6ccfc:	bne	6ccb8 <fputs@plt+0x5b904>
   6cd00:	ldr	r0, [r5, #56]	; 0x38
   6cd04:	cmp	r0, #0
   6cd08:	beq	6cca0 <fputs@plt+0x5b8ec>
   6cd0c:	ldr	r0, [r4, #76]	; 0x4c
   6cd10:	add	r9, r0, #1
   6cd14:	mov	r0, r4
   6cd18:	str	r9, [r4, #76]	; 0x4c
   6cd1c:	str	r9, [r5, #12]
   6cd20:	bl	60898 <fputs@plt+0x4f4e4>
   6cd24:	mov	r8, r0
   6cd28:	ldr	r0, [r5, #56]	; 0x38
   6cd2c:	add	r1, sp, #8
   6cd30:	bl	65c4c <fputs@plt+0x54898>
   6cd34:	cmp	r0, #0
   6cd38:	beq	6cd94 <fputs@plt+0x5b9e0>
   6cd3c:	ldr	r6, [sp, #8]
   6cd40:	mov	r7, #0
   6cd44:	mov	r0, r8
   6cd48:	mov	r1, #22
   6cd4c:	mov	r3, r9
   6cd50:	str	r7, [sp]
   6cd54:	mov	r2, r6
   6cd58:	bl	4a1bc <fputs@plt+0x38e08>
   6cd5c:	cmp	r6, #0
   6cd60:	beq	6cdd4 <fputs@plt+0x5ba20>
   6cd64:	blt	6cdec <fputs@plt+0x5ba38>
   6cd68:	ldrsh	r7, [r5, #6]
   6cd6c:	asr	r1, r6, #31
   6cd70:	mov	r0, r6
   6cd74:	bl	47bb0 <fputs@plt+0x367fc>
   6cd78:	cmp	r7, r0
   6cd7c:	ble	6cdec <fputs@plt+0x5ba38>
   6cd80:	strh	r0, [r5, #6]
   6cd84:	ldr	r0, [r5, #8]
   6cd88:	orr	r0, r0, #16384	; 0x4000
   6cd8c:	str	r0, [r5, #8]
   6cd90:	b	6cdec <fputs@plt+0x5ba38>
   6cd94:	ldr	r1, [r5, #56]	; 0x38
   6cd98:	mov	r0, r4
   6cd9c:	mov	r2, r9
   6cda0:	bl	6094c <fputs@plt+0x4f598>
   6cda4:	mov	r6, #0
   6cda8:	mov	r0, r8
   6cdac:	mov	r1, #38	; 0x26
   6cdb0:	mov	r2, r9
   6cdb4:	mov	r3, #0
   6cdb8:	str	r6, [sp]
   6cdbc:	bl	4a1bc <fputs@plt+0x38e08>
   6cdc0:	mov	r0, r8
   6cdc4:	mov	r1, #46	; 0x2e
   6cdc8:	mov	r2, r9
   6cdcc:	str	r6, [sp]
   6cdd0:	b	6cde4 <fputs@plt+0x5ba30>
   6cdd4:	str	r7, [sp]
   6cdd8:	mov	r0, r8
   6cddc:	mov	r1, #13
   6cde0:	mov	r2, #0
   6cde4:	mov	r3, sl
   6cde8:	bl	4a1bc <fputs@plt+0x38e08>
   6cdec:	ldr	r1, [r5, #60]	; 0x3c
   6cdf0:	cmp	r1, #0
   6cdf4:	beq	6cca0 <fputs@plt+0x5b8ec>
   6cdf8:	ldr	r0, [r4, #76]	; 0x4c
   6cdfc:	add	r6, r0, #1
   6ce00:	str	r6, [r5, #16]
   6ce04:	add	r5, r0, #2
   6ce08:	mov	r0, r4
   6ce0c:	mov	r2, r6
   6ce10:	str	r5, [r4, #76]	; 0x4c
   6ce14:	bl	6094c <fputs@plt+0x4f598>
   6ce18:	mov	r0, #0
   6ce1c:	mov	r1, #38	; 0x26
   6ce20:	mov	r2, r6
   6ce24:	mov	r3, #0
   6ce28:	str	r0, [sp]
   6ce2c:	mov	r0, r8
   6ce30:	bl	4a1bc <fputs@plt+0x38e08>
   6ce34:	mov	r0, r8
   6ce38:	mov	r1, #139	; 0x8b
   6ce3c:	mov	r2, r9
   6ce40:	mov	r3, r5
   6ce44:	str	r6, [sp]
   6ce48:	bl	4a1bc <fputs@plt+0x38e08>
   6ce4c:	b	6cca0 <fputs@plt+0x5b8ec>
   6ce50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ce54:	add	fp, sp, #28
   6ce58:	sub	sp, sp, #4
   6ce5c:	vpush	{d8-d9}
   6ce60:	sub	sp, sp, #256	; 0x100
   6ce64:	ldr	r9, [r0, #8]
   6ce68:	ldr	r4, [r0]
   6ce6c:	ldr	r6, [fp, #12]
   6ce70:	mov	r8, r0
   6ce74:	vmov.i32	q8, #0	; 0x00000000
   6ce78:	sub	r0, fp, #104	; 0x68
   6ce7c:	mov	sl, #0
   6ce80:	cmp	r3, #0
   6ce84:	vst1.64	{d16-d17}, [r0]!
   6ce88:	str	sl, [r0]
   6ce8c:	beq	6cea0 <fputs@plt+0x5baec>
   6ce90:	ldr	r0, [r3]
   6ce94:	cmp	r0, #63	; 0x3f
   6ce98:	movwgt	r3, #0
   6ce9c:	mov	sl, r3
   6cea0:	str	sl, [fp, #-96]	; 0xffffffa0
   6cea4:	movw	r0, #64511	; 0xfbff
   6cea8:	ldrb	r3, [r4, #64]	; 0x40
   6ceac:	ldr	r7, [r1]
   6ceb0:	tst	r3, #32
   6ceb4:	andne	r6, r6, r0
   6ceb8:	cmp	r7, #65	; 0x41
   6cebc:	blt	6ced8 <fputs@plt+0x5bb24>
   6cec0:	movw	r1, #8369	; 0x20b1
   6cec4:	mov	r0, r8
   6cec8:	mov	r2, #64	; 0x40
   6cecc:	movt	r1, #9
   6ced0:	bl	1d2fc <fputs@plt+0xbf48>
   6ced4:	b	6d2e8 <fputs@plt+0x5bf34>
   6ced8:	ands	r0, r6, #64	; 0x40
   6cedc:	str	r1, [fp, #-128]	; 0xffffff80
   6cee0:	movw	r1, #743	; 0x2e7
   6cee4:	str	r2, [fp, #-108]	; 0xffffff94
   6cee8:	mov	r3, #0
   6ceec:	movwne	r7, #1
   6cef0:	str	r0, [sp, #152]	; 0x98
   6cef4:	add	r0, r7, r7, lsl #2
   6cef8:	add	r0, r1, r0, lsl #4
   6cefc:	bic	r0, r0, #15
   6cf00:	add	r5, r0, #72	; 0x48
   6cf04:	str	r0, [fp, #-116]	; 0xffffff8c
   6cf08:	mov	r0, r4
   6cf0c:	mov	r2, r5
   6cf10:	bl	238bc <fputs@plt+0x12508>
   6cf14:	mov	r1, r0
   6cf18:	cmp	r0, #0
   6cf1c:	str	sl, [fp, #-136]	; 0xffffff78
   6cf20:	beq	6cf50 <fputs@plt+0x5bb9c>
   6cf24:	mov	sl, r9
   6cf28:	mov	r9, r4
   6cf2c:	mov	r0, r1
   6cf30:	mov	r4, r1
   6cf34:	mov	r1, #0
   6cf38:	mov	r2, r5
   6cf3c:	bl	11174 <memset@plt>
   6cf40:	mov	r1, r4
   6cf44:	mov	r4, r9
   6cf48:	mov	r9, sl
   6cf4c:	ldr	sl, [fp, #-136]	; 0xffffff78
   6cf50:	ldrb	r0, [r4, #69]	; 0x45
   6cf54:	cmp	r0, #0
   6cf58:	beq	6cf68 <fputs@plt+0x5bbb4>
   6cf5c:	mov	r0, r4
   6cf60:	bl	13ce4 <fputs@plt+0x2930>
   6cf64:	b	6d2e8 <fputs@plt+0x5bf34>
   6cf68:	mvn	r0, #0
   6cf6c:	ldr	r2, [fp, #8]
   6cf70:	str	r4, [fp, #-148]	; 0xffffff6c
   6cf74:	ldr	r4, [fp, #16]
   6cf78:	str	r0, [r1, #60]	; 0x3c
   6cf7c:	str	r0, [r1, #64]	; 0x40
   6cf80:	ldr	r0, [fp, #-128]	; 0xffffff80
   6cf84:	strb	r7, [r1, #43]	; 0x2b
   6cf88:	str	r8, [r1]
   6cf8c:	stmib	r1, {r0, sl}
   6cf90:	mov	r0, r9
   6cf94:	str	r9, [sp, #124]	; 0x7c
   6cf98:	str	r2, [r1, #12]
   6cf9c:	str	r7, [sp, #148]	; 0x94
   6cfa0:	mov	r9, r1
   6cfa4:	bl	62b34 <fputs@plt+0x51780>
   6cfa8:	str	r0, [r9, #48]	; 0x30
   6cfac:	str	r0, [r9, #52]	; 0x34
   6cfb0:	strh	r6, [r9, #36]	; 0x24
   6cfb4:	strh	r4, [r9, #34]	; 0x22
   6cfb8:	mov	r5, #0
   6cfbc:	mov	r1, #3
   6cfc0:	str	r6, [sp, #128]	; 0x80
   6cfc4:	ldr	r0, [r8, #428]	; 0x1ac
   6cfc8:	str	r0, [r9, #56]	; 0x38
   6cfcc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6cfd0:	add	r2, r9, r0
   6cfd4:	add	r0, r9, #328	; 0x148
   6cfd8:	str	r2, [fp, #-92]	; 0xffffffa4
   6cfdc:	str	r0, [fp, #-100]	; 0xffffff9c
   6cfe0:	str	r9, [fp, #-104]	; 0xffffff98
   6cfe4:	strh	r5, [r2, #40]	; 0x28
   6cfe8:	strh	r1, [r2, #44]	; 0x2c
   6cfec:	add	r1, r2, #56	; 0x38
   6cff0:	str	r2, [fp, #-144]	; 0xffffff70
   6cff4:	str	r0, [fp, #-132]	; 0xffffff7c
   6cff8:	str	r1, [r2, #48]	; 0x30
   6cffc:	str	r5, [r2, #36]	; 0x24
   6d000:	mov	r2, #8
   6d004:	add	r1, r9, #352	; 0x160
   6d008:	str	r5, [r9, #340]	; 0x154
   6d00c:	str	r2, [r9, #344]	; 0x158
   6d010:	str	r1, [r9, #348]	; 0x15c
   6d014:	mov	r1, r9
   6d018:	str	r9, [r9, #328]	; 0x148
   6d01c:	str	r5, [r9, #332]	; 0x14c
   6d020:	mov	r2, #72	; 0x48
   6d024:	str	r5, [r1, #68]!	; 0x44
   6d028:	str	r1, [fp, #-116]	; 0xffffff8c
   6d02c:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d030:	bl	748d8 <fputs@plt+0x63524>
   6d034:	ldr	r0, [r9, #340]	; 0x154
   6d038:	ldr	r7, [sp, #148]	; 0x94
   6d03c:	str	r9, [fp, #-108]	; 0xffffff94
   6d040:	cmp	r0, #1
   6d044:	blt	6d0b8 <fputs@plt+0x5bd04>
   6d048:	ldr	r4, [fp, #-100]	; 0xffffff9c
   6d04c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d050:	mov	r6, #0
   6d054:	cmp	r7, #0
   6d058:	beq	6d070 <fputs@plt+0x5bcbc>
   6d05c:	ldr	r0, [r0, #20]
   6d060:	ldr	r0, [r0, r5]
   6d064:	bl	64a58 <fputs@plt+0x536a4>
   6d068:	cmp	r0, #0
   6d06c:	beq	6d0a0 <fputs@plt+0x5bcec>
   6d070:	ldr	r0, [r4, #20]
   6d074:	mov	r3, #16
   6d078:	ldr	r1, [r0, r5]
   6d07c:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d080:	ldr	r2, [r0, #52]	; 0x34
   6d084:	mov	r0, r8
   6d088:	bl	63e1c <fputs@plt+0x52a68>
   6d08c:	ldr	r0, [r4, #20]
   6d090:	add	r0, r0, r5
   6d094:	ldrh	r1, [r0, #20]
   6d098:	orr	r1, r1, #4
   6d09c:	strh	r1, [r0, #20]
   6d0a0:	ldr	r0, [r4, #12]
   6d0a4:	add	r6, r6, #1
   6d0a8:	add	r5, r5, #48	; 0x30
   6d0ac:	cmp	r6, r0
   6d0b0:	mov	r0, r4
   6d0b4:	blt	6d054 <fputs@plt+0x5bca0>
   6d0b8:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6d0bc:	ldr	r6, [fp, #-128]	; 0xffffff80
   6d0c0:	cmp	r7, #0
   6d0c4:	bne	6d0ec <fputs@plt+0x5bd38>
   6d0c8:	cmp	sl, #0
   6d0cc:	ldrne	r0, [sl]
   6d0d0:	ldrne	r1, [fp, #-108]	; 0xffffff94
   6d0d4:	strbne	r0, [r1, #38]	; 0x26
   6d0d8:	ldr	r0, [sp, #128]	; 0x80
   6d0dc:	tst	r0, #1024	; 0x400
   6d0e0:	ldrne	r1, [fp, #-108]	; 0xffffff94
   6d0e4:	movne	r0, #1
   6d0e8:	strbne	r0, [r1, #42]	; 0x2a
   6d0ec:	ldr	r0, [r6]
   6d0f0:	str	r8, [fp, #-112]	; 0xffffff90
   6d0f4:	cmp	r0, #1
   6d0f8:	blt	6d27c <fputs@plt+0x5bec8>
   6d0fc:	mov	r4, #0
   6d100:	b	6d22c <fputs@plt+0x5be78>
   6d104:	ldr	r1, [r3]
   6d108:	cmp	r1, #1
   6d10c:	blt	6d268 <fputs@plt+0x5beb4>
   6d110:	ldr	r6, [r0, #24]
   6d114:	mov	sl, #0
   6d118:	mov	r8, #0
   6d11c:	ldrsh	r0, [r6, #34]	; 0x22
   6d120:	cmp	r8, r0
   6d124:	bge	6d20c <fputs@plt+0x5be58>
   6d128:	ldr	r1, [r6, #4]
   6d12c:	add	r2, r1, r8, lsl #4
   6d130:	ldrb	r2, [r2, #15]
   6d134:	tst	r2, #2
   6d138:	bne	6d14c <fputs@plt+0x5bd98>
   6d13c:	add	r8, r8, #1
   6d140:	cmp	r8, r0
   6d144:	blt	6d12c <fputs@plt+0x5bd78>
   6d148:	b	6d20c <fputs@plt+0x5be58>
   6d14c:	mov	r0, #0
   6d150:	str	r3, [fp, #-120]	; 0xffffff88
   6d154:	mov	r1, #152	; 0x98
   6d158:	mov	r2, #0
   6d15c:	mov	r3, #0
   6d160:	str	r6, [fp, #-124]	; 0xffffff84
   6d164:	str	r0, [sp]
   6d168:	ldr	r0, [fp, #-112]	; 0xffffff90
   6d16c:	bl	52078 <fputs@plt+0x40cc4>
   6d170:	ldr	r2, [fp, #-124]	; 0xffffff84
   6d174:	ldr	r1, [fp, #-120]	; 0xffffff88
   6d178:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6d17c:	cmp	r0, #0
   6d180:	beq	6d268 <fputs@plt+0x5beb4>
   6d184:	mov	r6, r0
   6d188:	ldr	r0, [r7]
   6d18c:	ldr	r5, [fp, #-112]	; 0xffffff90
   6d190:	mov	r3, #0
   6d194:	strh	r8, [r6, #32]
   6d198:	str	r2, [r6, #44]	; 0x2c
   6d19c:	mov	r2, #0
   6d1a0:	str	r0, [r6, #28]
   6d1a4:	ldr	r0, [r1, #4]
   6d1a8:	add	r1, sl, sl, lsl #2
   6d1ac:	ldr	r1, [r0, r1, lsl #2]
   6d1b0:	ldr	r0, [r5]
   6d1b4:	bl	65170 <fputs@plt+0x53dbc>
   6d1b8:	ldr	r9, [fp, #-128]	; 0xffffff80
   6d1bc:	mov	r3, r0
   6d1c0:	mov	r0, #0
   6d1c4:	mov	r1, #79	; 0x4f
   6d1c8:	mov	r2, r6
   6d1cc:	str	r0, [sp]
   6d1d0:	mov	r0, r5
   6d1d4:	bl	52078 <fputs@plt+0x40cc4>
   6d1d8:	mov	r1, r0
   6d1dc:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d1e0:	mov	r2, #1
   6d1e4:	bl	75808 <fputs@plt+0x64454>
   6d1e8:	ldr	r3, [fp, #-120]	; 0xffffff88
   6d1ec:	ldr	r6, [fp, #-124]	; 0xffffff84
   6d1f0:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6d1f4:	add	sl, sl, #1
   6d1f8:	add	r8, r8, #1
   6d1fc:	ldr	r0, [r3]
   6d200:	cmp	sl, r0
   6d204:	blt	6d11c <fputs@plt+0x5bd68>
   6d208:	b	6d268 <fputs@plt+0x5beb4>
   6d20c:	ldr	r2, [r6]
   6d210:	ldr	r0, [fp, #-112]	; 0xffffff90
   6d214:	movw	r1, #8397	; 0x20cd
   6d218:	mov	r3, sl
   6d21c:	movt	r1, #9
   6d220:	bl	1d2fc <fputs@plt+0xbf48>
   6d224:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6d228:	b	6d268 <fputs@plt+0x5beb4>
   6d22c:	add	r0, r4, r4, lsl #3
   6d230:	ldr	r2, [r5]
   6d234:	mov	r9, r6
   6d238:	add	r0, r6, r0, lsl #3
   6d23c:	mov	r6, r5
   6d240:	mov	r7, r0
   6d244:	ldr	r1, [r7, #52]!	; 0x34
   6d248:	add	r3, r2, #1
   6d24c:	str	r3, [r6], r2, lsl #2
   6d250:	str	r1, [r6, #4]
   6d254:	ldrb	r1, [r7, #-7]
   6d258:	tst	r1, #4
   6d25c:	ldrne	r3, [r0, #72]	; 0x48
   6d260:	cmpne	r3, #0
   6d264:	bne	6d104 <fputs@plt+0x5bd50>
   6d268:	ldr	r0, [r9]
   6d26c:	add	r4, r4, #1
   6d270:	mov	r6, r9
   6d274:	cmp	r4, r0
   6d278:	blt	6d22c <fputs@plt+0x5be78>
   6d27c:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d280:	ldr	r5, [fp, #-132]	; 0xffffff7c
   6d284:	ldr	r0, [r0, #340]	; 0x154
   6d288:	cmp	r0, #1
   6d28c:	blt	6d2b0 <fputs@plt+0x5befc>
   6d290:	add	r4, r0, #1
   6d294:	sub	r2, r4, #2
   6d298:	mov	r0, r6
   6d29c:	mov	r1, r5
   6d2a0:	bl	759cc <fputs@plt+0x64618>
   6d2a4:	sub	r4, r4, #1
   6d2a8:	cmp	r4, #1
   6d2ac:	bgt	6d294 <fputs@plt+0x5bee0>
   6d2b0:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d2b4:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d2b8:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d2bc:	ldrb	r0, [r9, #69]	; 0x45
   6d2c0:	cmp	r0, #0
   6d2c4:	beq	6d300 <fputs@plt+0x5bf4c>
   6d2c8:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d2cc:	cmp	r2, #0
   6d2d0:	beq	6d2e8 <fputs@plt+0x5bf34>
   6d2d4:	ldr	r0, [r2, #56]	; 0x38
   6d2d8:	mov	r1, r2
   6d2dc:	str	r0, [r8, #428]	; 0x1ac
   6d2e0:	mov	r0, r9
   6d2e4:	bl	75754 <fputs@plt+0x643a0>
   6d2e8:	mov	r2, #0
   6d2ec:	mov	r0, r2
   6d2f0:	sub	sp, fp, #48	; 0x30
   6d2f4:	vpop	{d8-d9}
   6d2f8:	add	sp, sp, #4
   6d2fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d300:	ldr	r0, [sp, #128]	; 0x80
   6d304:	ldr	r5, [fp, #8]
   6d308:	ands	r0, r0, #1024	; 0x400
   6d30c:	str	r0, [sp, #120]	; 0x78
   6d310:	beq	6d59c <fputs@plt+0x5c1e8>
   6d314:	ldr	r0, [r6]
   6d318:	cmp	r0, #1
   6d31c:	bne	6d570 <fputs@plt+0x5c1bc>
   6d320:	ldr	r1, [r5]
   6d324:	ldr	r0, [r6, #24]
   6d328:	ldr	r9, [r6, #52]	; 0x34
   6d32c:	cmp	r1, #1
   6d330:	blt	6d3b8 <fputs@plt+0x5c004>
   6d334:	ldr	r2, [r5, #4]
   6d338:	mov	r3, #0
   6d33c:	add	r7, r3, r3, lsl #2
   6d340:	mov	r6, #0
   6d344:	ldr	r7, [r2, r7, lsl #2]
   6d348:	cmp	r7, #0
   6d34c:	beq	6d384 <fputs@plt+0x5bfd0>
   6d350:	ldr	r6, [r7, #4]
   6d354:	tst	r6, #4096	; 0x1000
   6d358:	beq	6d380 <fputs@plt+0x5bfcc>
   6d35c:	tst	r6, #262144	; 0x40000
   6d360:	addeq	r7, r7, #12
   6d364:	ldrne	r7, [r7, #20]
   6d368:	ldrne	r7, [r7, #4]
   6d36c:	ldr	r7, [r7]
   6d370:	cmp	r7, #0
   6d374:	bne	6d350 <fputs@plt+0x5bf9c>
   6d378:	mov	r6, #0
   6d37c:	b	6d384 <fputs@plt+0x5bfd0>
   6d380:	mov	r6, r7
   6d384:	ldrb	r7, [r6]
   6d388:	cmp	r7, #152	; 0x98
   6d38c:	ldreq	r7, [r6, #28]
   6d390:	cmpeq	r7, r9
   6d394:	beq	6d3a8 <fputs@plt+0x5bff4>
   6d398:	add	r3, r3, #1
   6d39c:	cmp	r3, r1
   6d3a0:	blt	6d33c <fputs@plt+0x5bf88>
   6d3a4:	b	6d3b8 <fputs@plt+0x5c004>
   6d3a8:	ldrsh	r7, [r6, #32]
   6d3ac:	cmp	r7, #0
   6d3b0:	bge	6d398 <fputs@plt+0x5bfe4>
   6d3b4:	b	6d590 <fputs@plt+0x5c1dc>
   6d3b8:	ldr	r6, [r0, #8]
   6d3bc:	cmp	r6, #0
   6d3c0:	beq	6d570 <fputs@plt+0x5c1bc>
   6d3c4:	mvn	r7, #0
   6d3c8:	mov	r4, #2
   6d3cc:	ldrb	r0, [r6, #54]	; 0x36
   6d3d0:	cmp	r0, #0
   6d3d4:	beq	6d564 <fputs@plt+0x5c1b0>
   6d3d8:	ldrh	r0, [r6, #50]	; 0x32
   6d3dc:	mov	r5, #0
   6d3e0:	cmp	r0, #0
   6d3e4:	beq	6d554 <fputs@plt+0x5c1a0>
   6d3e8:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d3ec:	mov	r1, r9
   6d3f0:	mov	r2, r5
   6d3f4:	str	r7, [sp]
   6d3f8:	str	r7, [sp, #4]
   6d3fc:	str	r4, [sp, #8]
   6d400:	str	r6, [sp, #12]
   6d404:	bl	77720 <fputs@plt+0x6636c>
   6d408:	cmp	r0, #0
   6d40c:	beq	6d424 <fputs@plt+0x5c070>
   6d410:	ldrh	r0, [r6, #50]	; 0x32
   6d414:	add	r5, r5, #1
   6d418:	cmp	r5, r0
   6d41c:	bcc	6d3e8 <fputs@plt+0x5c034>
   6d420:	b	6d554 <fputs@plt+0x5c1a0>
   6d424:	ldr	r4, [fp, #8]
   6d428:	ldr	r0, [r4]
   6d42c:	cmp	r0, #1
   6d430:	blt	6d550 <fputs@plt+0x5c19c>
   6d434:	ldr	r0, [r6, #32]
   6d438:	mov	r7, #0
   6d43c:	ldr	sl, [r0, r5, lsl #2]
   6d440:	ldr	r0, [r4, #4]
   6d444:	add	r1, r7, r7, lsl #2
   6d448:	ldr	r1, [r0, r1, lsl #2]
   6d44c:	mov	r0, #0
   6d450:	cmp	r1, #0
   6d454:	beq	6d488 <fputs@plt+0x5c0d4>
   6d458:	mov	r0, r1
   6d45c:	ldr	r2, [r0, #4]
   6d460:	tst	r2, #4096	; 0x1000
   6d464:	beq	6d488 <fputs@plt+0x5c0d4>
   6d468:	tst	r2, #262144	; 0x40000
   6d46c:	addeq	r0, r0, #12
   6d470:	ldrne	r0, [r0, #20]
   6d474:	ldrne	r0, [r0, #4]
   6d478:	ldr	r0, [r0]
   6d47c:	cmp	r0, #0
   6d480:	bne	6d45c <fputs@plt+0x5c0a8>
   6d484:	mov	r0, #0
   6d488:	ldrb	r2, [r0]
   6d48c:	cmp	r2, #152	; 0x98
   6d490:	bne	6d4b4 <fputs@plt+0x5c100>
   6d494:	ldr	r2, [r6, #4]
   6d498:	ldrh	r3, [r0, #32]
   6d49c:	add	r2, r2, r5, lsl #1
   6d4a0:	ldrh	r2, [r2]
   6d4a4:	cmp	r3, r2
   6d4a8:	ldreq	r0, [r0, #28]
   6d4ac:	cmpeq	r0, r9
   6d4b0:	beq	6d4c8 <fputs@plt+0x5c114>
   6d4b4:	ldr	r0, [r4]
   6d4b8:	add	r7, r7, #1
   6d4bc:	cmp	r7, r0
   6d4c0:	blt	6d440 <fputs@plt+0x5c08c>
   6d4c4:	b	6d548 <fputs@plt+0x5c194>
   6d4c8:	mov	r0, r8
   6d4cc:	bl	62c74 <fputs@plt+0x518c0>
   6d4d0:	ldr	r4, [fp, #8]
   6d4d4:	cmp	r0, #0
   6d4d8:	beq	6d4b4 <fputs@plt+0x5c100>
   6d4dc:	ldr	r0, [r0]
   6d4e0:	mov	r1, sl
   6d4e4:	bl	15fac <fputs@plt+0x4bf8>
   6d4e8:	ldr	r4, [fp, #8]
   6d4ec:	cmp	r0, #0
   6d4f0:	bne	6d4b4 <fputs@plt+0x5c100>
   6d4f4:	ldr	r0, [r6, #4]
   6d4f8:	add	r0, r0, r5, lsl #1
   6d4fc:	ldrsh	r0, [r0]
   6d500:	cmp	r0, #0
   6d504:	blt	6d524 <fputs@plt+0x5c170>
   6d508:	ldr	r1, [r6, #12]
   6d50c:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d510:	mvn	r7, #0
   6d514:	ldr	r1, [r1, #4]
   6d518:	add	r0, r1, r0, lsl #4
   6d51c:	ldrb	r0, [r0, #12]
   6d520:	b	6d538 <fputs@plt+0x5c184>
   6d524:	mvn	r7, #0
   6d528:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d52c:	sub	r0, r0, r7
   6d530:	clz	r0, r0
   6d534:	lsr	r0, r0, #5
   6d538:	mov	r4, #2
   6d53c:	cmp	r0, #0
   6d540:	bne	6d410 <fputs@plt+0x5c05c>
   6d544:	b	6d554 <fputs@plt+0x5c1a0>
   6d548:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d54c:	mvn	r7, #0
   6d550:	mov	r4, #2
   6d554:	ldrh	r0, [r6, #50]	; 0x32
   6d558:	cmp	r5, r0
   6d55c:	ldr	r5, [fp, #8]
   6d560:	beq	6d590 <fputs@plt+0x5c1dc>
   6d564:	ldr	r6, [r6, #20]
   6d568:	cmp	r6, #0
   6d56c:	bne	6d3cc <fputs@plt+0x5c018>
   6d570:	cmp	sl, #0
   6d574:	bne	6d59c <fputs@plt+0x5c1e8>
   6d578:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d57c:	str	r5, [r1, #8]
   6d580:	ldrh	r0, [r1, #36]	; 0x24
   6d584:	orr	r0, r0, #512	; 0x200
   6d588:	strh	r0, [r1, #36]	; 0x24
   6d58c:	b	6d59c <fputs@plt+0x5c1e8>
   6d590:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d594:	mov	r0, #1
   6d598:	strb	r0, [r1, #42]	; 0x2a
   6d59c:	ldr	r0, [sp, #148]	; 0x94
   6d5a0:	cmp	r0, #1
   6d5a4:	bne	6d5dc <fputs@plt+0x5c228>
   6d5a8:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d5ac:	ldrb	r0, [r1, #36]	; 0x24
   6d5b0:	tst	r0, #32
   6d5b4:	bne	6d5d4 <fputs@plt+0x5c220>
   6d5b8:	ldr	r9, [r1, #4]
   6d5bc:	ldr	r4, [r9, #24]
   6d5c0:	ldrb	r0, [r4, #42]	; 0x2a
   6d5c4:	tst	r0, #16
   6d5c8:	ldrbeq	r0, [r9, #45]	; 0x2d
   6d5cc:	tsteq	r0, #2
   6d5d0:	beq	6d8e8 <fputs@plt+0x5c534>
   6d5d4:	mov	r7, r1
   6d5d8:	b	6d5e0 <fputs@plt+0x5c22c>
   6d5dc:	ldr	r7, [fp, #-108]	; 0xffffff94
   6d5e0:	ldrd	r2, [r7]
   6d5e4:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d5e8:	mov	ip, #0
   6d5ec:	ldr	r0, [r2]
   6d5f0:	add	r2, r1, #56	; 0x38
   6d5f4:	str	r0, [sp, #144]	; 0x90
   6d5f8:	ldrb	r0, [r7, #43]	; 0x2b
   6d5fc:	strh	ip, [r1, #40]	; 0x28
   6d600:	str	r2, [r1, #48]	; 0x30
   6d604:	mov	r2, #3
   6d608:	strh	r2, [r1, #44]	; 0x2c
   6d60c:	str	ip, [r1, #36]	; 0x24
   6d610:	cmp	r0, #0
   6d614:	beq	6d86c <fputs@plt+0x5c4b8>
   6d618:	add	r0, r0, r0, lsl #3
   6d61c:	add	r8, r1, #8
   6d620:	add	r5, r7, #72	; 0x48
   6d624:	add	r9, r3, #8
   6d628:	mov	lr, #1
   6d62c:	mov	r2, #0
   6d630:	mov	r6, #0
   6d634:	str	r7, [sp, #140]	; 0x8c
   6d638:	add	r0, r3, r0, lsl #3
   6d63c:	str	r8, [sp, #136]	; 0x88
   6d640:	add	sl, r0, #8
   6d644:	mov	r0, #0
   6d648:	str	r0, [fp, #-120]	; 0xffffff88
   6d64c:	mov	r0, #0
   6d650:	str	sl, [sp, #132]	; 0x84
   6d654:	str	r0, [fp, #-124]	; 0xffffff84
   6d658:	mov	r0, #0
   6d65c:	strb	r0, [r1, #16]
   6d660:	str	r0, [fp, #-136]	; 0xffffff78
   6d664:	ldr	r0, [r7, #68]	; 0x44
   6d668:	cmp	r0, #1
   6d66c:	blt	6d690 <fputs@plt+0x5c2dc>
   6d670:	ldr	r3, [r9, #44]	; 0x2c
   6d674:	mov	r1, #0
   6d678:	ldr	r7, [r5, r1, lsl #2]
   6d67c:	cmp	r7, r3
   6d680:	beq	6d6a0 <fputs@plt+0x5c2ec>
   6d684:	add	r1, r1, #1
   6d688:	cmp	r1, r0
   6d68c:	blt	6d678 <fputs@plt+0x5c2c4>
   6d690:	mov	r7, r6
   6d694:	mov	r6, #0
   6d698:	mov	r3, #0
   6d69c:	b	6d6c0 <fputs@plt+0x5c30c>
   6d6a0:	rsb	r3, r1, #32
   6d6a4:	mov	r7, r6
   6d6a8:	sub	r6, r1, #32
   6d6ac:	lsr	r3, lr, r3
   6d6b0:	cmp	r6, #0
   6d6b4:	lslge	r3, lr, r6
   6d6b8:	lsl	r6, lr, r1
   6d6bc:	movwge	r6, #0
   6d6c0:	str	r6, [r8]
   6d6c4:	str	r3, [r8, #4]
   6d6c8:	mov	r6, r7
   6d6cc:	ldrb	r1, [r9, #36]	; 0x24
   6d6d0:	str	r1, [fp, #-140]	; 0xffffff74
   6d6d4:	orr	r1, r1, ip
   6d6d8:	ands	r1, r1, #10
   6d6dc:	ldr	r1, [fp, #-124]	; 0xffffff84
   6d6e0:	movne	r6, r1
   6d6e4:	ldr	r1, [fp, #-120]	; 0xffffff88
   6d6e8:	movne	r2, r1
   6d6ec:	ldr	r1, [r9, #16]
   6d6f0:	ldrb	r1, [r1, #42]	; 0x2a
   6d6f4:	tst	r1, #16
   6d6f8:	bne	6d71c <fputs@plt+0x5c368>
   6d6fc:	sub	r4, fp, #104	; 0x68
   6d700:	mov	r3, r6
   6d704:	mov	sl, r2
   6d708:	mov	r0, r4
   6d70c:	bl	78208 <fputs@plt+0x66e54>
   6d710:	mov	r7, #0
   6d714:	mov	r8, #0
   6d718:	b	6d7ec <fputs@plt+0x5c438>
   6d71c:	add	r1, r9, #72	; 0x48
   6d720:	mov	ip, r6
   6d724:	mov	r7, #0
   6d728:	mov	r8, #0
   6d72c:	cmp	r1, sl
   6d730:	bcs	6d7d0 <fputs@plt+0x5c41c>
   6d734:	mov	r7, #0
   6d738:	mov	r3, r9
   6d73c:	mov	r8, #0
   6d740:	b	6d750 <fputs@plt+0x5c39c>
   6d744:	mov	r7, #0
   6d748:	mov	r8, #0
   6d74c:	b	6d7c0 <fputs@plt+0x5c40c>
   6d750:	mov	r6, r1
   6d754:	orrs	r1, r7, r8
   6d758:	bne	6d768 <fputs@plt+0x5c3b4>
   6d75c:	ldrb	r1, [r3, #108]	; 0x6c
   6d760:	tst	r1, #10
   6d764:	beq	6d744 <fputs@plt+0x5c390>
   6d768:	cmp	r0, #1
   6d76c:	blt	6d790 <fputs@plt+0x5c3dc>
   6d770:	ldr	r3, [r3, #116]	; 0x74
   6d774:	mov	r1, #0
   6d778:	ldr	r4, [r5, r1, lsl #2]
   6d77c:	cmp	r4, r3
   6d780:	beq	6d79c <fputs@plt+0x5c3e8>
   6d784:	add	r1, r1, #1
   6d788:	cmp	r1, r0
   6d78c:	blt	6d778 <fputs@plt+0x5c3c4>
   6d790:	mov	r1, #0
   6d794:	mov	r3, #0
   6d798:	b	6d7b8 <fputs@plt+0x5c404>
   6d79c:	rsb	r3, r1, #32
   6d7a0:	sub	r4, r1, #32
   6d7a4:	lsl	r1, lr, r1
   6d7a8:	cmp	r4, #0
   6d7ac:	lsr	r3, lr, r3
   6d7b0:	lslge	r3, lr, r4
   6d7b4:	movwge	r1, #0
   6d7b8:	orr	r7, r1, r7
   6d7bc:	orr	r8, r3, r8
   6d7c0:	add	r1, r6, #72	; 0x48
   6d7c4:	mov	r3, r6
   6d7c8:	cmp	r1, sl
   6d7cc:	bcc	6d750 <fputs@plt+0x5c39c>
   6d7d0:	sub	r4, fp, #104	; 0x68
   6d7d4:	mov	r3, ip
   6d7d8:	stm	sp, {r7, r8}
   6d7dc:	mov	sl, r2
   6d7e0:	mov	r6, ip
   6d7e4:	mov	r0, r4
   6d7e8:	bl	77bbc <fputs@plt+0x66808>
   6d7ec:	cmp	r0, #0
   6d7f0:	bne	6d8d0 <fputs@plt+0x5c51c>
   6d7f4:	mov	r0, r4
   6d7f8:	mov	r2, sl
   6d7fc:	mov	r3, r6
   6d800:	stm	sp, {r7, r8}
   6d804:	bl	78968 <fputs@plt+0x675b4>
   6d808:	cmp	r0, #0
   6d80c:	bne	6d8d0 <fputs@plt+0x5c51c>
   6d810:	ldr	r0, [sp, #144]	; 0x90
   6d814:	mov	r2, sl
   6d818:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d81c:	ldr	r7, [sp, #140]	; 0x8c
   6d820:	ldr	r8, [sp, #136]	; 0x88
   6d824:	ldr	sl, [sp, #132]	; 0x84
   6d828:	mov	lr, #1
   6d82c:	ldrb	r0, [r0, #69]	; 0x45
   6d830:	cmp	r0, #0
   6d834:	bne	6d86c <fputs@plt+0x5c4b8>
   6d838:	ldm	r8, {r0, r3}
   6d83c:	ldr	r4, [fp, #-124]	; 0xffffff84
   6d840:	ldr	ip, [fp, #-140]	; 0xffffff74
   6d844:	add	r9, r9, #72	; 0x48
   6d848:	cmp	r9, sl
   6d84c:	orr	r4, r3, r4
   6d850:	ldr	r3, [fp, #-120]	; 0xffffff88
   6d854:	str	r4, [fp, #-124]	; 0xffffff84
   6d858:	orr	r3, r0, r3
   6d85c:	ldr	r0, [fp, #-136]	; 0xffffff78
   6d860:	str	r3, [fp, #-120]	; 0xffffff88
   6d864:	add	r0, r0, #1
   6d868:	bcc	6d65c <fputs@plt+0x5c2a8>
   6d86c:	ldr	r0, [sp, #144]	; 0x90
   6d870:	bl	78da4 <fputs@plt+0x679f0>
   6d874:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d878:	mov	r1, #0
   6d87c:	bl	74960 <fputs@plt+0x635ac>
   6d880:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d884:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d888:	ldrb	r0, [r9, #69]	; 0x45
   6d88c:	cmp	r0, #0
   6d890:	bne	6d2c8 <fputs@plt+0x5bf14>
   6d894:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d898:	ldr	r0, [r2, #8]
   6d89c:	cmp	r0, #0
   6d8a0:	beq	6db00 <fputs@plt+0x5c74c>
   6d8a4:	ldrh	r0, [r2, #32]
   6d8a8:	add	r0, r0, #1
   6d8ac:	sxth	r1, r0
   6d8b0:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d8b4:	bl	74960 <fputs@plt+0x635ac>
   6d8b8:	ldrb	r0, [r9, #69]	; 0x45
   6d8bc:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d8c0:	cmp	r0, #0
   6d8c4:	bne	6d2d4 <fputs@plt+0x5bf20>
   6d8c8:	ldr	r0, [r2, #8]
   6d8cc:	b	6daf8 <fputs@plt+0x5c744>
   6d8d0:	ldr	r0, [sp, #144]	; 0x90
   6d8d4:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d8d8:	bl	78da4 <fputs@plt+0x679f0>
   6d8dc:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d8e0:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d8e4:	b	6d2c8 <fputs@plt+0x5bf14>
   6d8e8:	ldr	r5, [fp, #-144]	; 0xffffff70
   6d8ec:	mov	r0, #0
   6d8f0:	mov	r1, #130	; 0x82
   6d8f4:	ldr	r8, [r9, #52]	; 0x34
   6d8f8:	mvn	r2, #0
   6d8fc:	strh	r0, [r5, #42]	; 0x2a
   6d900:	str	r0, [r5, #36]	; 0x24
   6d904:	str	r0, [sp]
   6d908:	stmib	sp, {r0, r1}
   6d90c:	str	r0, [sp, #12]
   6d910:	mov	r1, r8
   6d914:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d918:	bl	77720 <fputs@plt+0x6636c>
   6d91c:	cmp	r0, #0
   6d920:	beq	6d954 <fputs@plt+0x5c5a0>
   6d924:	movw	r1, #4353	; 0x1101
   6d928:	mov	r2, r5
   6d92c:	str	r1, [r5, #36]	; 0x24
   6d930:	ldr	r1, [r5, #48]	; 0x30
   6d934:	str	r0, [r1]
   6d938:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d93c:	mov	r0, #1
   6d940:	strh	r0, [r5, #24]
   6d944:	strh	r0, [r5, #40]	; 0x28
   6d948:	mov	r0, #33	; 0x21
   6d94c:	strh	r0, [r5, #20]
   6d950:	b	6da20 <fputs@plt+0x5c66c>
   6d954:	ldr	r6, [r4, #8]
   6d958:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d95c:	mov	r2, r5
   6d960:	cmp	r6, #0
   6d964:	beq	6da20 <fputs@plt+0x5c66c>
   6d968:	mov	r7, #0
   6d96c:	ldrb	r0, [r6, #54]	; 0x36
   6d970:	cmp	r0, #0
   6d974:	beq	6da14 <fputs@plt+0x5c660>
   6d978:	ldr	r0, [r6, #36]	; 0x24
   6d97c:	cmp	r0, #0
   6d980:	bne	6da14 <fputs@plt+0x5c660>
   6d984:	ldrh	r0, [r6, #50]	; 0x32
   6d988:	cmp	r0, #3
   6d98c:	bhi	6da14 <fputs@plt+0x5c660>
   6d990:	ldrb	r1, [r6, #55]	; 0x37
   6d994:	mov	r4, #130	; 0x82
   6d998:	tst	r1, #8
   6d99c:	movweq	r4, #2
   6d9a0:	cmp	r0, #0
   6d9a4:	beq	6d9f4 <fputs@plt+0x5c640>
   6d9a8:	mov	r5, #0
   6d9ac:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d9b0:	mov	r1, r8
   6d9b4:	mov	r2, r5
   6d9b8:	str	r7, [sp]
   6d9bc:	str	r7, [sp, #4]
   6d9c0:	str	r4, [sp, #8]
   6d9c4:	str	r6, [sp, #12]
   6d9c8:	bl	77720 <fputs@plt+0x6636c>
   6d9cc:	cmp	r0, #0
   6d9d0:	beq	6da00 <fputs@plt+0x5c64c>
   6d9d4:	ldr	r2, [fp, #-144]	; 0xffffff70
   6d9d8:	ldr	r1, [r2, #48]	; 0x30
   6d9dc:	str	r0, [r1, r5, lsl #2]
   6d9e0:	add	r5, r5, #1
   6d9e4:	ldrh	r0, [r6, #50]	; 0x32
   6d9e8:	cmp	r5, r0
   6d9ec:	bcc	6d9ac <fputs@plt+0x5c5f8>
   6d9f0:	b	6da08 <fputs@plt+0x5c654>
   6d9f4:	mov	r0, #0
   6d9f8:	mov	r5, #0
   6d9fc:	b	6da08 <fputs@plt+0x5c654>
   6da00:	ldrh	r0, [r6, #50]	; 0x32
   6da04:	ldr	r2, [fp, #-144]	; 0xffffff70
   6da08:	ldr	r1, [fp, #-108]	; 0xffffff94
   6da0c:	cmp	r5, r0
   6da10:	beq	70c6c <fputs@plt+0x5f8b8>
   6da14:	ldr	r6, [r6, #20]
   6da18:	cmp	r6, #0
   6da1c:	bne	6d96c <fputs@plt+0x5c5b8>
   6da20:	ldr	r0, [r2, #36]	; 0x24
   6da24:	cmp	r0, #0
   6da28:	beq	6da74 <fputs@plt+0x5c6c0>
   6da2c:	mov	r0, #1
   6da30:	strh	r0, [r2, #22]
   6da34:	str	r2, [r1, #800]	; 0x320
   6da38:	ldr	r2, [r1, #68]	; 0x44
   6da3c:	cmp	r2, #1
   6da40:	blt	6da84 <fputs@plt+0x5c6d0>
   6da44:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6da48:	add	r3, r1, #72	; 0x48
   6da4c:	mov	r1, #0
   6da50:	ldr	r7, [r3, r1, lsl #2]
   6da54:	cmp	r7, r8
   6da58:	beq	6da94 <fputs@plt+0x5c6e0>
   6da5c:	add	r1, r1, #1
   6da60:	cmp	r1, r2
   6da64:	blt	6da50 <fputs@plt+0x5c69c>
   6da68:	mov	r2, #0
   6da6c:	mov	r3, #0
   6da70:	b	6dab4 <fputs@plt+0x5c700>
   6da74:	ldr	r7, [fp, #-104]	; 0xffffff98
   6da78:	ldr	r0, [fp, #-92]	; 0xffffffa4
   6da7c:	str	r0, [fp, #-144]	; 0xffffff70
   6da80:	b	6d5e0 <fputs@plt+0x5c22c>
   6da84:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6da88:	mov	r2, #0
   6da8c:	mov	r3, #0
   6da90:	b	6dab8 <fputs@plt+0x5c704>
   6da94:	rsb	r2, r1, #32
   6da98:	mov	r7, #1
   6da9c:	lsr	r3, r7, r2
   6daa0:	sub	r2, r1, #32
   6daa4:	cmp	r2, #0
   6daa8:	lslge	r3, r7, r2
   6daac:	lsl	r2, r7, r1
   6dab0:	movwge	r2, #0
   6dab4:	ldr	r1, [fp, #-108]	; 0xffffff94
   6dab8:	ldr	r7, [fp, #-144]	; 0xffffff70
   6dabc:	strd	r2, [r7, #8]
   6dac0:	strh	r0, [r1, #32]
   6dac4:	str	r8, [r1, #740]	; 0x2e4
   6dac8:	ldr	r0, [r1, #8]
   6dacc:	ldr	r8, [fp, #-112]	; 0xffffff90
   6dad0:	cmp	r0, #0
   6dad4:	ldrne	r1, [r0]
   6dad8:	ldrne	r2, [fp, #-108]	; 0xffffff94
   6dadc:	strbne	r1, [r2, #38]	; 0x26
   6dae0:	ldrne	r1, [fp, #-108]	; 0xffffff94
   6dae4:	mov	r2, r1
   6dae8:	ldrb	r1, [r1, #37]	; 0x25
   6daec:	tst	r1, #4
   6daf0:	movne	r1, #1
   6daf4:	strbne	r1, [r2, #42]	; 0x2a
   6daf8:	cmp	r0, #0
   6dafc:	bne	6db14 <fputs@plt+0x5c760>
   6db00:	ldrb	r0, [r9, #26]
   6db04:	tst	r0, #2
   6db08:	mvnne	r0, #0
   6db0c:	strne	r0, [r2, #24]
   6db10:	strne	r0, [r2, #28]
   6db14:	ldr	r0, [r8, #68]	; 0x44
   6db18:	cmp	r0, #0
   6db1c:	bne	6d2d4 <fputs@plt+0x5bf20>
   6db20:	ldrb	r0, [r9, #69]	; 0x45
   6db24:	cmp	r0, #0
   6db28:	bne	6d2d4 <fputs@plt+0x5bf20>
   6db2c:	ldr	r1, [fp, #8]
   6db30:	cmp	r1, #0
   6db34:	beq	6db9c <fputs@plt+0x5c7e8>
   6db38:	ldrb	r6, [r2, #43]	; 0x2b
   6db3c:	cmp	r6, #2
   6db40:	bcc	6db9c <fputs@plt+0x5c7e8>
   6db44:	ldrb	r0, [r9, #65]	; 0x41
   6db48:	tst	r0, #4
   6db4c:	bne	6db9c <fputs@plt+0x5c7e8>
   6db50:	ldr	r7, [fp, #-116]	; 0xffffff8c
   6db54:	mov	r0, r7
   6db58:	bl	75188 <fputs@plt+0x63dd4>
   6db5c:	mov	r2, r1
   6db60:	ldr	r1, [fp, #-96]	; 0xffffffa0
   6db64:	ldr	sl, [sp, #124]	; 0x7c
   6db68:	ldr	r8, [sp, #128]	; 0x80
   6db6c:	ldr	r4, [sp, #148]	; 0x94
   6db70:	ldr	r9, [sp, #152]	; 0x98
   6db74:	mov	r5, r0
   6db78:	cmp	r1, #0
   6db7c:	beq	6dbac <fputs@plt+0x5c7f8>
   6db80:	mov	r0, r7
   6db84:	mov	r7, r2
   6db88:	bl	75188 <fputs@plt+0x63dd4>
   6db8c:	orr	r7, r1, r7
   6db90:	orr	r5, r0, r5
   6db94:	str	r7, [fp, #-120]	; 0xffffff88
   6db98:	b	6dbb0 <fputs@plt+0x5c7fc>
   6db9c:	ldr	sl, [sp, #124]	; 0x7c
   6dba0:	ldr	r8, [sp, #128]	; 0x80
   6dba4:	ldr	r4, [sp, #148]	; 0x94
   6dba8:	b	6dcac <fputs@plt+0x5c8f8>
   6dbac:	str	r2, [fp, #-120]	; 0xffffff88
   6dbb0:	ldr	r2, [fp, #-108]	; 0xffffff94
   6dbb4:	ldr	ip, [fp, #-100]	; 0xffffff9c
   6dbb8:	mov	r1, r5
   6dbbc:	ldr	lr, [r2, #4]
   6dbc0:	add	r0, r2, #736	; 0x2e0
   6dbc4:	str	r0, [fp, #-116]	; 0xffffff8c
   6dbc8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6dbcc:	uxtb	r3, r6
   6dbd0:	lsl	r3, r3, #2
   6dbd4:	uxtab	r3, r3, r6
   6dbd8:	add	r3, r0, r3, lsl #4
   6dbdc:	ldr	r3, [r3, #-16]
   6dbe0:	ldrb	r7, [r3, #16]
   6dbe4:	add	r7, r7, r7, lsl #3
   6dbe8:	add	r7, lr, r7, lsl #3
   6dbec:	ldrb	r7, [r7, #44]	; 0x2c
   6dbf0:	tst	r7, #8
   6dbf4:	beq	6dcb0 <fputs@plt+0x5c8fc>
   6dbf8:	ldr	r0, [sp, #120]	; 0x78
   6dbfc:	cmp	r0, #0
   6dc00:	ldrbeq	r7, [r3, #37]	; 0x25
   6dc04:	tsteq	r7, #16
   6dc08:	beq	6dca0 <fputs@plt+0x5c8ec>
   6dc0c:	ldrd	r8, [r3, #8]
   6dc10:	ldr	r0, [fp, #-120]	; 0xffffff88
   6dc14:	and	r3, r9, r0
   6dc18:	and	r7, r8, r1
   6dc1c:	orrs	r3, r7, r3
   6dc20:	bne	6dca0 <fputs@plt+0x5c8ec>
   6dc24:	ldr	r7, [ip, #12]
   6dc28:	mov	r5, r1
   6dc2c:	cmp	r7, #1
   6dc30:	blt	6dc70 <fputs@plt+0x5c8bc>
   6dc34:	ldr	r3, [ip, #20]
   6dc38:	add	r7, r7, r7, lsl #1
   6dc3c:	add	r7, r3, r7, lsl #4
   6dc40:	ldrd	r0, [r3, #40]	; 0x28
   6dc44:	and	r1, r1, r9
   6dc48:	and	r0, r0, r8
   6dc4c:	orrs	r0, r0, r1
   6dc50:	beq	6dc64 <fputs@plt+0x5c8b0>
   6dc54:	ldr	r0, [r3]
   6dc58:	ldrb	r0, [r0, #4]
   6dc5c:	tst	r0, #1
   6dc60:	beq	6dca0 <fputs@plt+0x5c8ec>
   6dc64:	add	r3, r3, #48	; 0x30
   6dc68:	cmp	r3, r7
   6dc6c:	bcc	6dc40 <fputs@plt+0x5c88c>
   6dc70:	ldr	r2, [fp, #-108]	; 0xffffff94
   6dc74:	ldr	sl, [sp, #124]	; 0x7c
   6dc78:	ldr	r8, [sp, #128]	; 0x80
   6dc7c:	ldr	r9, [sp, #152]	; 0x98
   6dc80:	sub	r6, r6, #1
   6dc84:	sub	r4, r4, #1
   6dc88:	mov	r1, r5
   6dc8c:	uxtb	r0, r6
   6dc90:	cmp	r0, #1
   6dc94:	strb	r6, [r2, #43]	; 0x2b
   6dc98:	bhi	6dbc8 <fputs@plt+0x5c814>
   6dc9c:	b	6dcb0 <fputs@plt+0x5c8fc>
   6dca0:	ldr	sl, [sp, #124]	; 0x7c
   6dca4:	ldr	r2, [fp, #-108]	; 0xffffff94
   6dca8:	ldr	r8, [sp, #128]	; 0x80
   6dcac:	ldr	r9, [sp, #152]	; 0x98
   6dcb0:	ldr	r1, [r2]
   6dcb4:	ldrsh	r0, [r2, #32]
   6dcb8:	mov	r3, r2
   6dcbc:	mov	r6, #0
   6dcc0:	tst	r8, #4
   6dcc4:	ldr	r2, [r1, #428]	; 0x1ac
   6dcc8:	add	r0, r2, r0
   6dccc:	str	r0, [r1, #428]	; 0x1ac
   6dcd0:	beq	6dd30 <fputs@plt+0x5c97c>
   6dcd4:	ldr	r0, [r3, #800]	; 0x320
   6dcd8:	ldr	r7, [fp, #-128]	; 0xffffff80
   6dcdc:	ldr	r1, [r0, #36]	; 0x24
   6dce0:	ands	r2, r1, #4096	; 0x1000
   6dce4:	bne	6dcf8 <fputs@plt+0x5c944>
   6dce8:	tst	r8, #8192	; 0x2000
   6dcec:	beq	6dd30 <fputs@plt+0x5c97c>
   6dcf0:	ands	r3, r1, #1024	; 0x400
   6dcf4:	bne	6dd30 <fputs@plt+0x5c97c>
   6dcf8:	cmp	r2, #0
   6dcfc:	ldr	r2, [fp, #-108]	; 0xffffff94
   6dd00:	mov	r3, #2
   6dd04:	movwne	r3, #1
   6dd08:	tst	r1, #64	; 0x40
   6dd0c:	strb	r3, [r2, #40]	; 0x28
   6dd10:	beq	6dd30 <fputs@plt+0x5c97c>
   6dd14:	ldr	r2, [r7, #24]
   6dd18:	ldrb	r2, [r2, #42]	; 0x2a
   6dd1c:	ands	r2, r2, #32
   6dd20:	biceq	r1, r1, #64	; 0x40
   6dd24:	streq	r1, [r0, #36]	; 0x24
   6dd28:	moveq	r0, #8
   6dd2c:	andeq	r6, r0, r8, lsr #10
   6dd30:	cmp	r4, #0
   6dd34:	ble	6e18c <fputs@plt+0x5cdd8>
   6dd38:	ldr	r0, [fp, #-108]	; 0xffffff94
   6dd3c:	tst	r8, #4096	; 0x1000
   6dd40:	str	r6, [sp, #152]	; 0x98
   6dd44:	mov	r6, #0
   6dd48:	str	r4, [sp, #148]	; 0x94
   6dd4c:	add	sl, r0, #736	; 0x2e0
   6dd50:	mov	r0, #53	; 0x35
   6dd54:	movweq	r0, #54	; 0x36
   6dd58:	str	sl, [sp, #92]	; 0x5c
   6dd5c:	str	r0, [fp, #-136]	; 0xffffff78
   6dd60:	clz	r0, r9
   6dd64:	lsr	r1, r0, #5
   6dd68:	ldr	r0, [fp, #16]
   6dd6c:	str	r1, [fp, #-120]	; 0xffffff88
   6dd70:	clz	r0, r0
   6dd74:	lsr	r0, r0, #5
   6dd78:	orr	r0, r0, r1
   6dd7c:	str	r0, [fp, #-140]	; 0xffffff74
   6dd80:	and	r0, r8, #16
   6dd84:	str	r0, [fp, #-144]	; 0xffffff70
   6dd88:	b	6dec8 <fputs@plt+0x5cb14>
   6dd8c:	ldr	r0, [r4, #56]	; 0x38
   6dd90:	str	r3, [fp, #-116]	; 0xffffff8c
   6dd94:	cmp	r0, #0
   6dd98:	beq	6ddb8 <fputs@plt+0x5ca04>
   6dd9c:	ldr	r1, [r0]
   6dda0:	ldr	r2, [fp, #-148]	; 0xffffff6c
   6dda4:	cmp	r1, r2
   6dda8:	beq	6ddbc <fputs@plt+0x5ca08>
   6ddac:	ldr	r0, [r0, #24]
   6ddb0:	cmp	r0, #0
   6ddb4:	bne	6dd9c <fputs@plt+0x5c9e8>
   6ddb8:	mov	r0, #0
   6ddbc:	ldr	r7, [sp, #124]	; 0x7c
   6ddc0:	ldr	r2, [r9, #52]	; 0x34
   6ddc4:	str	r0, [fp, #-124]	; 0xffffff84
   6ddc8:	mov	r0, #0
   6ddcc:	mov	r1, #152	; 0x98
   6ddd0:	mov	r3, #0
   6ddd4:	str	r0, [sp]
   6ddd8:	mov	r0, r7
   6dddc:	bl	4a1bc <fputs@plt+0x38e08>
   6dde0:	ldr	r2, [fp, #-124]	; 0xffffff84
   6dde4:	mov	r1, r0
   6dde8:	mov	r0, r7
   6ddec:	mvn	r3, #9
   6ddf0:	bl	1d530 <fputs@plt+0xc17c>
   6ddf4:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6ddf8:	b	6df48 <fputs@plt+0x5cb94>
   6ddfc:	ldr	r7, [fp, #-108]	; 0xffffff94
   6de00:	add	r0, r9, #52	; 0x34
   6de04:	str	r3, [fp, #-116]	; 0xffffff8c
   6de08:	ldrb	r1, [r7, #40]	; 0x28
   6de0c:	cmp	r1, #0
   6de10:	beq	6de24 <fputs@plt+0x5ca70>
   6de14:	ldr	r1, [r0]
   6de18:	mov	r2, #55	; 0x37
   6de1c:	str	r1, [r7, #60]	; 0x3c
   6de20:	b	6de28 <fputs@plt+0x5ca74>
   6de24:	mov	r2, #54	; 0x36
   6de28:	ldr	r1, [r0]
   6de2c:	ldr	r0, [fp, #-112]	; 0xffffff90
   6de30:	str	r2, [sp]
   6de34:	mov	r2, r5
   6de38:	mov	r3, r4
   6de3c:	bl	60a24 <fputs@plt+0x4f670>
   6de40:	ldrb	r0, [r7, #40]	; 0x28
   6de44:	cmp	r0, #0
   6de48:	bne	6de90 <fputs@plt+0x5cadc>
   6de4c:	ldrsh	r0, [r4, #34]	; 0x22
   6de50:	cmp	r0, #63	; 0x3f
   6de54:	bgt	6de90 <fputs@plt+0x5cadc>
   6de58:	ldrb	r0, [r4, #42]	; 0x2a
   6de5c:	tst	r0, #32
   6de60:	bne	6de90 <fputs@plt+0x5cadc>
   6de64:	ldrd	r0, [r9, #64]	; 0x40
   6de68:	clz	r2, r0
   6de6c:	cmp	r1, #0
   6de70:	add	r3, r2, #32
   6de74:	clzne	r3, r1
   6de78:	orrs	r2, r0, r1
   6de7c:	ldr	r0, [sp, #124]	; 0x7c
   6de80:	mvn	r1, #0
   6de84:	rsbne	r2, r3, #64	; 0x40
   6de88:	mvn	r3, #13
   6de8c:	bl	1d530 <fputs@plt+0xc17c>
   6de90:	ldr	r0, [sp, #124]	; 0x7c
   6de94:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6de98:	ldr	r0, [r0]
   6de9c:	ldrb	r0, [r0, #69]	; 0x45
   6dea0:	cmp	r0, #0
   6dea4:	bne	6df48 <fputs@plt+0x5cb94>
   6dea8:	ldr	r1, [sp, #124]	; 0x7c
   6deac:	ldr	r0, [r1, #4]
   6deb0:	ldr	r1, [r1, #32]
   6deb4:	add	r1, r1, r1, lsl #2
   6deb8:	add	r0, r0, r1, lsl #2
   6debc:	ldr	r1, [sp, #152]	; 0x98
   6dec0:	strb	r1, [r0, #-17]	; 0xffffffef
   6dec4:	b	6df48 <fputs@plt+0x5cb94>
   6dec8:	ldrb	r0, [sl, #44]	; 0x2c
   6decc:	ldr	r1, [fp, #-128]	; 0xffffff80
   6ded0:	movw	r5, #48576	; 0xbdc0
   6ded4:	movt	r5, #65520	; 0xfff0
   6ded8:	add	r0, r0, r0, lsl #3
   6dedc:	add	r9, r1, r0, lsl #3
   6dee0:	mov	r8, r9
   6dee4:	ldr	r4, [r8, #24]!
   6dee8:	ldr	r0, [r4, #64]	; 0x40
   6deec:	cmp	r0, #0
   6def0:	beq	6df30 <fputs@plt+0x5cb7c>
   6def4:	ldr	r2, [fp, #-148]	; 0xffffff6c
   6def8:	ldr	r1, [r2, #20]
   6defc:	cmp	r1, #1
   6df00:	blt	6df2c <fputs@plt+0x5cb78>
   6df04:	ldr	r2, [r2, #16]
   6df08:	mov	r5, #0
   6df0c:	add	r2, r2, #12
   6df10:	ldr	r3, [r2, r5, lsl #4]
   6df14:	cmp	r3, r0
   6df18:	beq	6df30 <fputs@plt+0x5cb7c>
   6df1c:	add	r5, r5, #1
   6df20:	cmp	r5, r1
   6df24:	blt	6df10 <fputs@plt+0x5cb5c>
   6df28:	b	6df30 <fputs@plt+0x5cb7c>
   6df2c:	mov	r5, #0
   6df30:	ldrb	r0, [r4, #42]	; 0x2a
   6df34:	ldr	r3, [sl, #64]	; 0x40
   6df38:	tst	r0, #2
   6df3c:	ldreq	r1, [r4, #12]
   6df40:	cmpeq	r1, #0
   6df44:	beq	6dfe8 <fputs@plt+0x5cc34>
   6df48:	ldrb	r0, [r3, #37]	; 0x25
   6df4c:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6df50:	tst	r0, #2
   6df54:	beq	6e0f8 <fputs@plt+0x5cd44>
   6df58:	ldrb	r0, [r4, #42]	; 0x2a
   6df5c:	ldr	r7, [r3, #28]
   6df60:	tst	r0, #32
   6df64:	beq	6df8c <fputs@plt+0x5cbd8>
   6df68:	ldrb	r1, [r7, #55]	; 0x37
   6df6c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6df70:	and	r1, r1, #3
   6df74:	eor	r0, r0, #1
   6df78:	sub	r1, r1, #2
   6df7c:	clz	r1, r1
   6df80:	lsr	r1, r1, #5
   6df84:	tst	r1, r0
   6df88:	bne	6e0f0 <fputs@plt+0x5cd3c>
   6df8c:	ldr	r1, [fp, #-108]	; 0xffffff94
   6df90:	str	r3, [fp, #-116]	; 0xffffff8c
   6df94:	ldrb	r0, [r1, #40]	; 0x28
   6df98:	cmp	r0, #0
   6df9c:	beq	6e034 <fputs@plt+0x5cc80>
   6dfa0:	ldr	r0, [r8]
   6dfa4:	ldr	r2, [fp, #16]
   6dfa8:	ldr	r8, [fp, #-112]	; 0xffffff90
   6dfac:	ldr	r0, [r0, #8]
   6dfb0:	cmp	r0, #0
   6dfb4:	beq	6dfdc <fputs@plt+0x5cc28>
   6dfb8:	ldr	r2, [fp, #16]
   6dfbc:	cmp	r0, r7
   6dfc0:	beq	6dfdc <fputs@plt+0x5cc28>
   6dfc4:	ldr	r2, [fp, #16]
   6dfc8:	ldr	r0, [r0, #20]
   6dfcc:	add	r2, r2, #1
   6dfd0:	cmp	r0, #0
   6dfd4:	cmpne	r0, r7
   6dfd8:	bne	6dfc8 <fputs@plt+0x5cc14>
   6dfdc:	str	r2, [r1, #64]	; 0x40
   6dfe0:	mov	r1, #55	; 0x37
   6dfe4:	b	6e058 <fputs@plt+0x5cca4>
   6dfe8:	ldr	r1, [r3, #36]	; 0x24
   6dfec:	tst	r1, #1024	; 0x400
   6dff0:	bne	6dd8c <fputs@plt+0x5c9d8>
   6dff4:	tst	r0, #16
   6dff8:	bne	6df48 <fputs@plt+0x5cb94>
   6dffc:	and	r0, r1, #64	; 0x40
   6e000:	ldr	r1, [fp, #-144]	; 0xffffff70
   6e004:	orrs	r0, r0, r1
   6e008:	beq	6ddfc <fputs@plt+0x5ca48>
   6e00c:	ldr	r0, [r4]
   6e010:	ldr	r2, [r4, #28]
   6e014:	mov	r7, r3
   6e018:	mov	r1, r5
   6e01c:	mov	r3, #0
   6e020:	str	r0, [sp]
   6e024:	ldr	r0, [fp, #-112]	; 0xffffff90
   6e028:	bl	60b20 <fputs@plt+0x4f76c>
   6e02c:	mov	r3, r7
   6e030:	b	6df48 <fputs@plt+0x5cb94>
   6e034:	ldr	r0, [fp, #-140]	; 0xffffff74
   6e038:	ldr	r2, [fp, #16]
   6e03c:	ldr	r8, [fp, #-112]	; 0xffffff90
   6e040:	ldr	r1, [fp, #-136]	; 0xffffff78
   6e044:	cmp	r0, #0
   6e048:	ldrne	r2, [r8, #72]	; 0x48
   6e04c:	movne	r1, #54	; 0x36
   6e050:	addne	r0, r2, #1
   6e054:	strne	r0, [r8, #72]	; 0x48
   6e058:	str	r2, [sl, #8]
   6e05c:	ldr	r0, [sp, #124]	; 0x7c
   6e060:	ldr	r3, [r7, #44]	; 0x2c
   6e064:	str	r5, [sp]
   6e068:	bl	4a1bc <fputs@plt+0x38e08>
   6e06c:	ldr	r4, [r8, #8]
   6e070:	mov	r0, r8
   6e074:	mov	r1, r7
   6e078:	bl	60c28 <fputs@plt+0x4f874>
   6e07c:	mov	r2, r0
   6e080:	mov	r0, r4
   6e084:	mvn	r1, #0
   6e088:	mvn	r3, #5
   6e08c:	bl	1d530 <fputs@plt+0xc17c>
   6e090:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e094:	ldr	r0, [r0, #36]	; 0x24
   6e098:	tst	r0, #15
   6e09c:	beq	6e0f8 <fputs@plt+0x5cd44>
   6e0a0:	movw	r1, #32770	; 0x8002
   6e0a4:	ands	r0, r0, r1
   6e0a8:	bne	6e0f8 <fputs@plt+0x5cd44>
   6e0ac:	ldr	r0, [fp, #-108]	; 0xffffff94
   6e0b0:	ldrb	r0, [r0, #36]	; 0x24
   6e0b4:	tst	r0, #1
   6e0b8:	bne	6e0f8 <fputs@plt+0x5cd44>
   6e0bc:	ldr	r0, [sp, #124]	; 0x7c
   6e0c0:	ldr	r0, [r0]
   6e0c4:	ldrb	r0, [r0, #69]	; 0x45
   6e0c8:	cmp	r0, #0
   6e0cc:	bne	6e0f8 <fputs@plt+0x5cd44>
   6e0d0:	ldr	r1, [sp, #124]	; 0x7c
   6e0d4:	ldr	r0, [r1, #4]
   6e0d8:	ldr	r1, [r1, #32]
   6e0dc:	add	r1, r1, r1, lsl #2
   6e0e0:	add	r0, r0, r1, lsl #2
   6e0e4:	mov	r1, #2
   6e0e8:	strb	r1, [r0, #-17]	; 0xffffffef
   6e0ec:	b	6e0f8 <fputs@plt+0x5cd44>
   6e0f0:	ldr	r0, [sl, #4]
   6e0f4:	str	r0, [sl, #8]
   6e0f8:	ldr	r8, [fp, #-112]	; 0xffffff90
   6e0fc:	cmp	r5, #0
   6e100:	blt	6e110 <fputs@plt+0x5cd5c>
   6e104:	mov	r0, r8
   6e108:	mov	r1, r5
   6e10c:	bl	66394 <fputs@plt+0x54fe0>
   6e110:	ldr	r0, [sp, #148]	; 0x94
   6e114:	add	r6, r6, #1
   6e118:	add	sl, sl, #80	; 0x50
   6e11c:	cmp	r6, r0
   6e120:	bne	6dec8 <fputs@plt+0x5cb14>
   6e124:	ldr	r1, [sp, #124]	; 0x7c
   6e128:	ldrb	r0, [r9, #69]	; 0x45
   6e12c:	ldr	r2, [fp, #-108]	; 0xffffff94
   6e130:	ldr	sl, [fp, #-128]	; 0xffffff80
   6e134:	ldr	r1, [r1, #32]
   6e138:	cmp	r0, #0
   6e13c:	str	r1, [r2, #44]	; 0x2c
   6e140:	bne	6d2d4 <fputs@plt+0x5bf20>
   6e144:	ldr	r0, [sp, #148]	; 0x94
   6e148:	cmp	r0, #1
   6e14c:	blt	6d2ec <fputs@plt+0x5bf38>
   6e150:	add	r0, r2, #72	; 0x48
   6e154:	add	r1, r2, #860	; 0x35c
   6e158:	vmov.i32	q4, #0	; 0x00000000
   6e15c:	mvn	r3, #0
   6e160:	mov	r4, #0
   6e164:	str	r0, [sp, #76]	; 0x4c
   6e168:	add	r0, r8, #130	; 0x82
   6e16c:	str	r0, [sp, #52]	; 0x34
   6e170:	add	r0, r2, #24
   6e174:	str	r0, [sp, #84]	; 0x54
   6e178:	mvn	r0, #0
   6e17c:	str	r0, [fp, #-120]	; 0xffffff88
   6e180:	mvn	r0, #0
   6e184:	str	r0, [fp, #-124]	; 0xffffff84
   6e188:	b	6f624 <fputs@plt+0x5e270>
   6e18c:	ldr	r0, [sl, #32]
   6e190:	ldr	r2, [fp, #-108]	; 0xffffff94
   6e194:	str	r0, [r2, #44]	; 0x2c
   6e198:	b	6d2ec <fputs@plt+0x5bf38>
   6e19c:	tst	r0, #512	; 0x200
   6e1a0:	bne	6e208 <fputs@plt+0x5ce54>
   6e1a4:	tst	r0, #8192	; 0x2000
   6e1a8:	bne	6e2d8 <fputs@plt+0x5cf24>
   6e1ac:	tst	r1, #32
   6e1b0:	bne	6e378 <fputs@plt+0x5cfc4>
   6e1b4:	ldr	r1, [sp, #112]	; 0x70
   6e1b8:	movw	r0, #60428	; 0xec0c
   6e1bc:	ldr	r2, [sp, #140]	; 0x8c
   6e1c0:	ldr	r4, [sp, #132]	; 0x84
   6e1c4:	ldr	r3, [sp, #100]	; 0x64
   6e1c8:	movt	r0, #8
   6e1cc:	ldrb	r0, [r0, r1]
   6e1d0:	str	r2, [r4, #784]	; 0x310
   6e1d4:	strb	r0, [r4, #781]	; 0x30d
   6e1d8:	mov	r0, #0
   6e1dc:	str	r0, [sp]
   6e1e0:	movw	r0, #60430	; 0xec0e
   6e1e4:	movt	r0, #8
   6e1e8:	ldrb	r1, [r0, r1]
   6e1ec:	ldr	r0, [sp, #152]	; 0x98
   6e1f0:	bl	4a1bc <fputs@plt+0x38e08>
   6e1f4:	mov	r1, #1
   6e1f8:	add	r0, r0, #1
   6e1fc:	strb	r1, [r4, #783]	; 0x30f
   6e200:	str	r0, [r4, #788]	; 0x314
   6e204:	b	70894 <fputs@plt+0x5f4e0>
   6e208:	ldr	r1, [sp, #132]	; 0x84
   6e20c:	mov	r8, #0
   6e210:	ldrh	r7, [r5, #24]
   6e214:	mov	sl, #0
   6e218:	mov	r3, #0
   6e21c:	strb	r8, [fp, #-81]	; 0xffffffaf
   6e220:	ldr	r2, [r5, #28]
   6e224:	ldr	r4, [r1, #744]	; 0x2e8
   6e228:	ldr	r1, [fp, #-108]	; 0xffffff94
   6e22c:	ldrb	r1, [r1, #36]	; 0x24
   6e230:	tst	r1, #1
   6e234:	beq	6e4f4 <fputs@plt+0x5d140>
   6e238:	ldr	r1, [fp, #-108]	; 0xffffff94
   6e23c:	ldrsb	r1, [r1, #38]	; 0x26
   6e240:	cmp	r1, #1
   6e244:	blt	6e4ec <fputs@plt+0x5d138>
   6e248:	ldrh	r1, [r2, #50]	; 0x32
   6e24c:	mov	sl, #0
   6e250:	cmp	r1, r7
   6e254:	movwhi	sl, #1
   6e258:	mov	r3, sl
   6e25c:	b	6e4f4 <fputs@plt+0x5d140>
   6e260:	ldr	r0, [sp, #112]	; 0x70
   6e264:	ldr	r5, [sp, #140]	; 0x8c
   6e268:	mov	r1, #108	; 0x6c
   6e26c:	str	r3, [sp]
   6e270:	mov	r3, r8
   6e274:	cmp	r0, #0
   6e278:	ldr	r0, [sp, #152]	; 0x98
   6e27c:	mov	r2, r5
   6e280:	movwne	r1, #105	; 0x69
   6e284:	bl	4a1bc <fputs@plt+0x38e08>
   6e288:	b	6e3b4 <fputs@plt+0x5d000>
   6e28c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e290:	ldrb	r0, [r0, #19]
   6e294:	cmp	r0, #7
   6e298:	bhi	707e4 <fputs@plt+0x5f430>
   6e29c:	ldr	r7, [fp, #-116]	; 0xffffff8c
   6e2a0:	mov	r2, #0
   6e2a4:	add	r1, r7, #130	; 0x82
   6e2a8:	ldr	r3, [r1, #6]
   6e2ac:	cmp	r3, r5
   6e2b0:	beq	6eb68 <fputs@plt+0x5d7b4>
   6e2b4:	add	r2, r2, #1
   6e2b8:	add	r1, r1, #20
   6e2bc:	cmp	r2, #10
   6e2c0:	bcc	6e2a8 <fputs@plt+0x5cef4>
   6e2c4:	add	r1, r0, #1
   6e2c8:	add	r0, r7, r0, lsl #2
   6e2cc:	strb	r1, [r7, #19]
   6e2d0:	str	r5, [r0, #28]
   6e2d4:	b	707e4 <fputs@plt+0x5f430>
   6e2d8:	ldr	r0, [r6, #76]	; 0x4c
   6e2dc:	ldr	r1, [r6, #72]	; 0x48
   6e2e0:	str	r7, [sp, #100]	; 0x64
   6e2e4:	add	r4, r0, #1
   6e2e8:	ldr	r0, [sp, #152]	; 0x98
   6e2ec:	str	r1, [sp, #68]	; 0x44
   6e2f0:	add	r1, r1, #1
   6e2f4:	str	r1, [r6, #72]	; 0x48
   6e2f8:	str	r4, [r6, #76]	; 0x4c
   6e2fc:	bl	62b34 <fputs@plt+0x51780>
   6e300:	str	r0, [sp, #56]	; 0x38
   6e304:	ldr	r0, [r8, #24]
   6e308:	ldr	r1, [sp, #132]	; 0x84
   6e30c:	str	r4, [sp, #60]	; 0x3c
   6e310:	str	r0, [sp, #48]	; 0x30
   6e314:	ldr	r0, [fp, #-140]	; 0xffffff74
   6e318:	ldr	r0, [r0, #48]	; 0x30
   6e31c:	ldr	r0, [r0]
   6e320:	str	r0, [sp, #20]
   6e324:	ldr	r0, [r0, #12]
   6e328:	str	r4, [r1, #784]	; 0x310
   6e32c:	str	r0, [sp, #96]	; 0x60
   6e330:	mov	r0, #15
   6e334:	strb	r0, [r1, #781]	; 0x30d
   6e338:	ldr	r0, [fp, #-108]	; 0xffffff94
   6e33c:	ldrb	r6, [r0, #43]	; 0x2b
   6e340:	cmp	r6, #2
   6e344:	bcc	6e388 <fputs@plt+0x5cfd4>
   6e348:	ldr	r0, [sp, #120]	; 0x78
   6e34c:	mov	r1, #8
   6e350:	sub	r7, r6, r0
   6e354:	add	r0, r7, r7, lsl #3
   6e358:	add	r2, r1, r0, lsl #3
   6e35c:	ldr	r0, [sp, #136]	; 0x88
   6e360:	cmp	r0, #0
   6e364:	beq	6eb74 <fputs@plt+0x5d7c0>
   6e368:	ldr	r0, [sp, #136]	; 0x88
   6e36c:	mov	r3, #0
   6e370:	bl	238bc <fputs@plt+0x12508>
   6e374:	b	6eb80 <fputs@plt+0x5d7cc>
   6e378:	ldr	r1, [sp, #132]	; 0x84
   6e37c:	mov	r0, #160	; 0xa0
   6e380:	strb	r0, [r1, #781]	; 0x30d
   6e384:	b	70894 <fputs@plt+0x5f4e0>
   6e388:	ldr	r0, [r0, #4]
   6e38c:	str	r0, [sp, #36]	; 0x24
   6e390:	b	6ebfc <fputs@plt+0x5d848>
   6e394:	mov	r0, #1
   6e398:	strb	r0, [r2]
   6e39c:	ldr	r4, [sp, #132]	; 0x84
   6e3a0:	ldr	r8, [sp, #100]	; 0x64
   6e3a4:	ldr	r0, [fp, #-136]	; 0xffffff78
   6e3a8:	mov	r1, r7
   6e3ac:	bl	7b098 <fputs@plt+0x69ce4>
   6e3b0:	ldr	r5, [sp, #140]	; 0x8c
   6e3b4:	mov	r6, r4
   6e3b8:	cmp	sl, #0
   6e3bc:	beq	6e404 <fputs@plt+0x5d050>
   6e3c0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e3c4:	ldr	r4, [sl]
   6e3c8:	ldr	r1, [r0, #76]	; 0x4c
   6e3cc:	add	r7, r1, #1
   6e3d0:	str	r7, [r0, #76]	; 0x4c
   6e3d4:	mov	r2, r7
   6e3d8:	ldr	r1, [r4, #16]
   6e3dc:	bl	6094c <fputs@plt+0x4f598>
   6e3e0:	ldrb	r0, [r4]
   6e3e4:	orr	r0, r0, #2
   6e3e8:	cmp	r0, #82	; 0x52
   6e3ec:	bne	6e410 <fputs@plt+0x5d05c>
   6e3f0:	ldr	r0, [sp, #112]	; 0x70
   6e3f4:	mov	r9, #83	; 0x53
   6e3f8:	cmp	r0, #0
   6e3fc:	movwne	r9, #81	; 0x51
   6e400:	b	6e420 <fputs@plt+0x5d06c>
   6e404:	mov	r9, #160	; 0xa0
   6e408:	mov	r7, #0
   6e40c:	b	6e42c <fputs@plt+0x5d078>
   6e410:	ldr	r0, [sp, #112]	; 0x70
   6e414:	mov	r9, #80	; 0x50
   6e418:	cmp	r0, #0
   6e41c:	movwne	r9, #82	; 0x52
   6e420:	ldr	r0, [fp, #-136]	; 0xffffff78
   6e424:	mov	r1, sl
   6e428:	bl	7b098 <fputs@plt+0x69ce4>
   6e42c:	ldr	r0, [sp, #152]	; 0x98
   6e430:	ldr	r1, [sp, #112]	; 0x70
   6e434:	ldr	ip, [fp, #-144]	; 0xffffff70
   6e438:	cmp	r9, #160	; 0xa0
   6e43c:	ldr	r0, [r0, #32]
   6e440:	eor	r1, r1, #7
   6e444:	strb	r1, [r6, #781]	; 0x30d
   6e448:	str	r5, [r6, #784]	; 0x310
   6e44c:	str	r0, [r6, #788]	; 0x314
   6e450:	beq	70898 <fputs@plt+0x5f4e4>
   6e454:	ldr	r6, [fp, #-116]	; 0xffffff8c
   6e458:	mov	sl, r7
   6e45c:	ldr	r4, [sp, #140]	; 0x8c
   6e460:	ldr	r7, [sp, #152]	; 0x98
   6e464:	mov	r1, #103	; 0x67
   6e468:	ldr	r0, [r6, #76]	; 0x4c
   6e46c:	mov	r2, r4
   6e470:	add	r5, r0, #1
   6e474:	mov	r0, #0
   6e478:	str	r5, [r6, #76]	; 0x4c
   6e47c:	str	r0, [sp]
   6e480:	mov	r0, r7
   6e484:	mov	r3, r5
   6e488:	bl	4a1bc <fputs@plt+0x38e08>
   6e48c:	mov	r0, r6
   6e490:	mov	r1, r4
   6e494:	mvn	r2, #0
   6e498:	mov	r3, r5
   6e49c:	bl	64364 <fputs@plt+0x52fb0>
   6e4a0:	mov	r0, r7
   6e4a4:	mov	r1, r9
   6e4a8:	mov	r2, sl
   6e4ac:	mov	r3, r8
   6e4b0:	str	r5, [sp]
   6e4b4:	bl	4a1bc <fputs@plt+0x38e08>
   6e4b8:	ldr	r0, [r7]
   6e4bc:	ldr	ip, [fp, #-144]	; 0xffffff70
   6e4c0:	ldrb	r0, [r0, #69]	; 0x45
   6e4c4:	cmp	r0, #0
   6e4c8:	bne	70898 <fputs@plt+0x5f4e4>
   6e4cc:	ldr	r1, [sp, #152]	; 0x98
   6e4d0:	ldr	r0, [r1, #4]
   6e4d4:	ldr	r1, [r1, #32]
   6e4d8:	add	r1, r1, r1, lsl #2
   6e4dc:	add	r0, r0, r1, lsl #2
   6e4e0:	mov	r1, #83	; 0x53
   6e4e4:	strb	r1, [r0, #-17]	; 0xffffffef
   6e4e8:	b	70898 <fputs@plt+0x5f4e4>
   6e4ec:	mov	sl, #0
   6e4f0:	mov	r3, #0
   6e4f4:	tst	r0, #32
   6e4f8:	mov	r1, r7
   6e4fc:	mov	r9, #0
   6e500:	str	r2, [sp, #100]	; 0x64
   6e504:	str	r4, [sp, #88]	; 0x58
   6e508:	ldrne	r1, [r5, #48]	; 0x30
   6e50c:	movne	r3, #1
   6e510:	ldrne	r8, [r1, r7, lsl #2]
   6e514:	addne	r1, r7, #1
   6e518:	tst	r0, #16
   6e51c:	beq	6e5dc <fputs@plt+0x5d228>
   6e520:	ldr	r0, [r5, #48]	; 0x30
   6e524:	ldr	r0, [r0, r1, lsl #2]
   6e528:	mov	r9, r0
   6e52c:	ldrb	r0, [r0, #21]
   6e530:	tst	r0, #1
   6e534:	beq	6e588 <fputs@plt+0x5d1d4>
   6e538:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6e53c:	ldr	r5, [sp, #132]	; 0x84
   6e540:	ldr	r2, [sp, #112]	; 0x70
   6e544:	ldr	r6, [sp, #152]	; 0x98
   6e548:	ldr	r0, [r1, #76]	; 0x4c
   6e54c:	add	r3, r0, #1
   6e550:	ldr	r0, [sp, #100]	; 0x64
   6e554:	str	r3, [r1, #76]	; 0x4c
   6e558:	str	r3, [r5, #772]	; 0x304
   6e55c:	mov	r1, #0
   6e560:	ldr	r0, [r0, #28]
   6e564:	ldrb	r0, [r0, r7]
   6e568:	str	r1, [sp]
   6e56c:	mov	r1, #22
   6e570:	cmp	r0, #1
   6e574:	mov	r0, r6
   6e578:	eoreq	r2, r2, #1
   6e57c:	bl	4a1bc <fputs@plt+0x38e08>
   6e580:	ldr	r0, [r6, #32]
   6e584:	str	r0, [r5, #776]	; 0x308
   6e588:	mov	r3, #1
   6e58c:	cmp	r8, #0
   6e590:	bne	6e5d4 <fputs@plt+0x5d220>
   6e594:	ldr	r0, [sp, #100]	; 0x64
   6e598:	mvn	r1, #0
   6e59c:	ldr	r0, [r0, #4]
   6e5a0:	add	r0, r0, r7, lsl #1
   6e5a4:	ldrsh	r0, [r0]
   6e5a8:	cmp	r0, r1
   6e5ac:	ble	6e5d4 <fputs@plt+0x5d220>
   6e5b0:	ldr	r2, [sp, #100]	; 0x64
   6e5b4:	ldr	r6, [fp, #-116]	; 0xffffff8c
   6e5b8:	ldr	r1, [r2, #12]
   6e5bc:	ldr	r1, [r1, #4]
   6e5c0:	add	r0, r1, r0, lsl #4
   6e5c4:	ldrb	r0, [r0, #12]
   6e5c8:	cmp	r0, #0
   6e5cc:	movweq	sl, #1
   6e5d0:	b	6e5dc <fputs@plt+0x5d228>
   6e5d4:	ldr	r6, [fp, #-116]	; 0xffffff8c
   6e5d8:	ldr	r2, [sp, #100]	; 0x64
   6e5dc:	ldrh	r0, [r2, #50]	; 0x32
   6e5e0:	cmp	r7, r0
   6e5e4:	bcs	6e604 <fputs@plt+0x5d250>
   6e5e8:	ldr	r1, [r2, #28]
   6e5ec:	ldr	r2, [sp, #112]	; 0x70
   6e5f0:	ldrb	r1, [r1, r7]
   6e5f4:	clz	r1, r1
   6e5f8:	lsr	r1, r1, #5
   6e5fc:	cmp	r2, r1
   6e600:	beq	6e620 <fputs@plt+0x5d26c>
   6e604:	mov	r1, #0
   6e608:	str	r1, [sp, #48]	; 0x30
   6e60c:	ldr	r1, [sp, #112]	; 0x70
   6e610:	cmp	r1, #0
   6e614:	beq	6e638 <fputs@plt+0x5d284>
   6e618:	cmp	r0, r7
   6e61c:	bne	6e638 <fputs@plt+0x5d284>
   6e620:	mov	r0, #0
   6e624:	mov	r5, r8
   6e628:	mov	r4, r9
   6e62c:	str	sl, [sp, #48]	; 0x30
   6e630:	str	r0, [sp, #64]	; 0x40
   6e634:	b	6e644 <fputs@plt+0x5d290>
   6e638:	str	sl, [sp, #64]	; 0x40
   6e63c:	mov	r5, r9
   6e640:	mov	r4, r8
   6e644:	ldr	r1, [fp, #-136]	; 0xffffff78
   6e648:	ldr	r2, [sp, #112]	; 0x70
   6e64c:	sub	r0, fp, #80	; 0x50
   6e650:	str	r0, [sp]
   6e654:	mov	r0, r6
   6e658:	bl	7b14c <fputs@plt+0x69d98>
   6e65c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   6e660:	mov	r6, r0
   6e664:	mov	r1, #1
   6e668:	mov	r8, #1
   6e66c:	cmp	r3, #0
   6e670:	ldrbne	r0, [r3, r7]
   6e674:	strbne	r0, [fp, #-81]	; 0xffffffaf
   6e678:	ldr	r0, [sp, #96]	; 0x60
   6e67c:	cmp	r4, #0
   6e680:	ldr	r0, [r0]
   6e684:	str	r0, [sp, #72]	; 0x48
   6e688:	beq	6e698 <fputs@plt+0x5d2e4>
   6e68c:	ldrb	r0, [r4, #18]
   6e690:	ands	r8, r0, #40	; 0x28
   6e694:	movwne	r8, #1
   6e698:	cmp	r5, #0
   6e69c:	beq	6e6ac <fputs@plt+0x5d2f8>
   6e6a0:	ldrb	r0, [r5, #18]
   6e6a4:	ands	r1, r0, #40	; 0x28
   6e6a8:	movwne	r1, #1
   6e6ac:	orrs	r9, r7, r4
   6e6b0:	mov	sl, r3
   6e6b4:	str	r1, [sp, #56]	; 0x38
   6e6b8:	str	r5, [sp, #96]	; 0x60
   6e6bc:	str	r6, [sp, #68]	; 0x44
   6e6c0:	str	r4, [sp, #60]	; 0x3c
   6e6c4:	movwne	r9, #1
   6e6c8:	cmp	r4, #0
   6e6cc:	beq	6e7c4 <fputs@plt+0x5d410>
   6e6d0:	ldr	r0, [r4]
   6e6d4:	add	r5, r6, r7
   6e6d8:	mov	r6, r4
   6e6dc:	mov	r2, r5
   6e6e0:	ldr	r4, [r0, #16]
   6e6e4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e6e8:	mov	r1, r4
   6e6ec:	bl	6094c <fputs@plt+0x4f598>
   6e6f0:	ldrb	r0, [r6, #21]
   6e6f4:	tst	r0, #1
   6e6f8:	beq	6e744 <fputs@plt+0x5d390>
   6e6fc:	ldr	r0, [sp, #152]	; 0x98
   6e700:	ldr	r0, [r0]
   6e704:	ldrb	r0, [r0, #69]	; 0x45
   6e708:	cmp	r0, #0
   6e70c:	movw	r0, #35320	; 0x89f8
   6e710:	movt	r0, #10
   6e714:	bne	6e730 <fputs@plt+0x5d37c>
   6e718:	ldr	r1, [sp, #152]	; 0x98
   6e71c:	ldr	r0, [r1, #4]
   6e720:	ldr	r1, [r1, #32]
   6e724:	add	r1, r1, r1, lsl #2
   6e728:	add	r0, r0, r1, lsl #2
   6e72c:	sub	r0, r0, #20
   6e730:	ldr	r1, [sp, #132]	; 0x84
   6e734:	mov	r2, #1
   6e738:	ldr	r1, [r1, #772]	; 0x304
   6e73c:	strb	r2, [r0, #3]
   6e740:	str	r1, [r0, #12]
   6e744:	mov	r0, r4
   6e748:	bl	662f8 <fputs@plt+0x54f44>
   6e74c:	cmp	r0, #0
   6e750:	beq	6e770 <fputs@plt+0x5d3bc>
   6e754:	mov	r0, #0
   6e758:	ldr	r3, [sp, #72]	; 0x48
   6e75c:	mov	r1, #76	; 0x4c
   6e760:	mov	r2, r5
   6e764:	str	r0, [sp]
   6e768:	ldr	r0, [sp, #152]	; 0x98
   6e76c:	bl	4a1bc <fputs@plt+0x38e08>
   6e770:	mov	r3, sl
   6e774:	cmp	sl, #0
   6e778:	beq	6e7b4 <fputs@plt+0x5d400>
   6e77c:	ldrb	r1, [r3, r7]
   6e780:	mov	r0, r4
   6e784:	mov	r5, r3
   6e788:	bl	65c00 <fputs@plt+0x5484c>
   6e78c:	cmp	r0, #65	; 0x41
   6e790:	mov	r0, r4
   6e794:	moveq	r1, #65	; 0x41
   6e798:	strbeq	r1, [r5, r7]
   6e79c:	ldrbne	r1, [r5, r7]
   6e7a0:	bl	7b44c <fputs@plt+0x6a098>
   6e7a4:	cmp	r0, #0
   6e7a8:	mov	r3, sl
   6e7ac:	movne	r0, #65	; 0x41
   6e7b0:	strbne	r0, [r3, r7]
   6e7b4:	ldr	r5, [sp, #96]	; 0x60
   6e7b8:	ldr	r6, [sp, #68]	; 0x44
   6e7bc:	add	r4, r7, #1
   6e7c0:	b	6e7fc <fputs@plt+0x5d448>
   6e7c4:	ldr	r0, [sp, #64]	; 0x40
   6e7c8:	mov	r4, r7
   6e7cc:	cmp	r0, #0
   6e7d0:	beq	6e7fc <fputs@plt+0x5d448>
   6e7d4:	ldr	r0, [sp, #152]	; 0x98
   6e7d8:	mov	r8, #0
   6e7dc:	add	r3, r6, r7
   6e7e0:	mov	r1, #25
   6e7e4:	mov	r2, #0
   6e7e8:	str	r8, [sp]
   6e7ec:	bl	4a1bc <fputs@plt+0x38e08>
   6e7f0:	mov	r3, sl
   6e7f4:	add	r4, r7, #1
   6e7f8:	mov	r9, #1
   6e7fc:	ldr	r0, [sp, #64]	; 0x40
   6e800:	mov	r1, r6
   6e804:	sub	r2, r4, r0
   6e808:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e80c:	bl	7b540 <fputs@plt+0x6a18c>
   6e810:	ldr	r0, [fp, #-140]	; 0xffffff74
   6e814:	ldrh	r0, [r0, #42]	; 0x2a
   6e818:	cmp	r0, #0
   6e81c:	beq	6e828 <fputs@plt+0x5d474>
   6e820:	cmp	r4, r0
   6e824:	beq	6e870 <fputs@plt+0x5d4bc>
   6e828:	ldr	r0, [sp, #112]	; 0x70
   6e82c:	movw	r1, #15536	; 0x3cb0
   6e830:	ldr	r5, [sp, #152]	; 0x98
   6e834:	ldr	r2, [sp, #88]	; 0x58
   6e838:	ldr	r3, [sp, #72]	; 0x48
   6e83c:	str	r6, [sp]
   6e840:	movt	r1, #9
   6e844:	orr	r0, r0, r9, lsl #2
   6e848:	orr	r0, r0, r8, lsl #1
   6e84c:	ldrb	r1, [r1, r0]
   6e850:	mov	r0, r5
   6e854:	bl	4a1bc <fputs@plt+0x38e08>
   6e858:	mov	r1, r0
   6e85c:	mov	r0, r5
   6e860:	ldr	r5, [sp, #96]	; 0x60
   6e864:	mov	r2, r4
   6e868:	mvn	r3, #13
   6e86c:	bl	1d530 <fputs@plt+0xc17c>
   6e870:	cmp	r5, #0
   6e874:	beq	6e9ac <fputs@plt+0x5d5f8>
   6e878:	ldr	r0, [r5]
   6e87c:	add	r4, r6, r7
   6e880:	mov	r6, #0
   6e884:	ldr	r8, [r0, #16]
   6e888:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e88c:	add	r1, r0, r6
   6e890:	ldr	r2, [r1, #136]	; 0x88
   6e894:	cmp	r2, r4
   6e898:	bne	6e8d0 <fputs@plt+0x5d51c>
   6e89c:	ldrb	r2, [r1, #130]	; 0x82
   6e8a0:	cmp	r2, #0
   6e8a4:	beq	6e8c8 <fputs@plt+0x5d514>
   6e8a8:	ldrb	r2, [r0, #19]
   6e8ac:	cmp	r2, #7
   6e8b0:	addls	r3, r2, #1
   6e8b4:	addls	r2, r0, r2, lsl #2
   6e8b8:	strbls	r3, [r0, #19]
   6e8bc:	strls	r4, [r2, #28]
   6e8c0:	mov	r2, #0
   6e8c4:	strb	r2, [r1, #130]	; 0x82
   6e8c8:	mov	r2, #0
   6e8cc:	str	r2, [r1, #136]	; 0x88
   6e8d0:	add	r6, r6, #20
   6e8d4:	cmp	r6, #200	; 0xc8
   6e8d8:	bne	6e88c <fputs@plt+0x5d4d8>
   6e8dc:	mov	r1, r8
   6e8e0:	mov	r2, r4
   6e8e4:	bl	6094c <fputs@plt+0x4f598>
   6e8e8:	ldrb	r0, [r5, #21]
   6e8ec:	ldr	r5, [sp, #152]	; 0x98
   6e8f0:	tst	r0, #1
   6e8f4:	beq	6e938 <fputs@plt+0x5d584>
   6e8f8:	ldr	r0, [r5]
   6e8fc:	ldrb	r0, [r0, #69]	; 0x45
   6e900:	cmp	r0, #0
   6e904:	movw	r0, #35320	; 0x89f8
   6e908:	movt	r0, #10
   6e90c:	bne	6e924 <fputs@plt+0x5d570>
   6e910:	ldr	r1, [r5, #32]
   6e914:	ldr	r0, [r5, #4]
   6e918:	add	r1, r1, r1, lsl #2
   6e91c:	add	r0, r0, r1, lsl #2
   6e920:	sub	r0, r0, #20
   6e924:	ldr	r1, [sp, #132]	; 0x84
   6e928:	mov	r2, #1
   6e92c:	ldr	r1, [r1, #772]	; 0x304
   6e930:	strb	r2, [r0, #3]
   6e934:	str	r1, [r0, #12]
   6e938:	mov	r0, r8
   6e93c:	bl	662f8 <fputs@plt+0x54f44>
   6e940:	cmp	r0, #0
   6e944:	beq	6e964 <fputs@plt+0x5d5b0>
   6e948:	ldr	r3, [sp, #72]	; 0x48
   6e94c:	mov	r0, #0
   6e950:	mov	r1, #76	; 0x4c
   6e954:	mov	r2, r4
   6e958:	str	r0, [sp]
   6e95c:	mov	r0, r5
   6e960:	bl	4a1bc <fputs@plt+0x38e08>
   6e964:	ldrb	r1, [fp, #-81]	; 0xffffffaf
   6e968:	mov	r0, r8
   6e96c:	bl	65c00 <fputs@plt+0x5484c>
   6e970:	cmp	r0, #65	; 0x41
   6e974:	beq	6e9a0 <fputs@plt+0x5d5ec>
   6e978:	ldrb	r1, [fp, #-81]	; 0xffffffaf
   6e97c:	mov	r0, r8
   6e980:	bl	7b44c <fputs@plt+0x6a098>
   6e984:	cmp	r0, #0
   6e988:	bne	6e9a0 <fputs@plt+0x5d5ec>
   6e98c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6e990:	mov	r1, r4
   6e994:	mov	r2, #1
   6e998:	sub	r3, fp, #81	; 0x51
   6e99c:	bl	7b540 <fputs@plt+0x6a18c>
   6e9a0:	ldr	r6, [sp, #132]	; 0x84
   6e9a4:	ldr	r4, [sp, #136]	; 0x88
   6e9a8:	b	6e9ec <fputs@plt+0x5d638>
   6e9ac:	ldr	r0, [sp, #48]	; 0x30
   6e9b0:	ldr	r6, [sp, #132]	; 0x84
   6e9b4:	ldr	r5, [sp, #152]	; 0x98
   6e9b8:	ldr	r4, [sp, #136]	; 0x88
   6e9bc:	cmp	r0, #0
   6e9c0:	beq	6e9f0 <fputs@plt+0x5d63c>
   6e9c4:	mov	r0, #0
   6e9c8:	mov	r1, #0
   6e9cc:	mov	r2, #0
   6e9d0:	str	r0, [sp, #56]	; 0x38
   6e9d4:	ldr	r0, [sp, #68]	; 0x44
   6e9d8:	str	r1, [sp]
   6e9dc:	mov	r1, #25
   6e9e0:	add	r3, r0, r7
   6e9e4:	mov	r0, r5
   6e9e8:	bl	4a1bc <fputs@plt+0x38e08>
   6e9ec:	add	r7, r7, #1
   6e9f0:	mov	r0, r4
   6e9f4:	mov	r1, sl
   6e9f8:	bl	13ce4 <fputs@plt+0x2930>
   6e9fc:	ldr	r0, [r5, #32]
   6ea00:	cmp	r7, #0
   6ea04:	str	r0, [r6, #788]	; 0x314
   6ea08:	beq	6ea50 <fputs@plt+0x5d69c>
   6ea0c:	ldr	r0, [sp, #68]	; 0x44
   6ea10:	ldr	r1, [sp, #56]	; 0x38
   6ea14:	ldr	r2, [sp, #88]	; 0x58
   6ea18:	ldr	r3, [sp, #72]	; 0x48
   6ea1c:	str	r0, [sp]
   6ea20:	ldr	r0, [sp, #112]	; 0x70
   6ea24:	orr	r0, r1, r0, lsl #1
   6ea28:	movw	r1, #15488	; 0x3c80
   6ea2c:	movt	r1, #9
   6ea30:	ldrb	r1, [r1, r0]
   6ea34:	mov	r0, r5
   6ea38:	bl	4a1bc <fputs@plt+0x38e08>
   6ea3c:	mov	r1, r0
   6ea40:	mov	r0, r5
   6ea44:	mov	r2, r7
   6ea48:	mvn	r3, #13
   6ea4c:	bl	1d530 <fputs@plt+0xc17c>
   6ea50:	ldr	r4, [fp, #-136]	; 0xffffff78
   6ea54:	ldr	r1, [sp, #60]	; 0x3c
   6ea58:	mov	r0, r4
   6ea5c:	bl	7b098 <fputs@plt+0x69ce4>
   6ea60:	ldr	r1, [sp, #96]	; 0x60
   6ea64:	mov	r0, r4
   6ea68:	bl	7b098 <fputs@plt+0x69ce4>
   6ea6c:	ldr	r0, [sp, #80]	; 0x50
   6ea70:	cmp	r0, #0
   6ea74:	bne	6f530 <fputs@plt+0x5e17c>
   6ea78:	ldr	r0, [sp, #100]	; 0x64
   6ea7c:	ldr	r0, [r0, #12]
   6ea80:	ldrb	r1, [r0, #42]	; 0x2a
   6ea84:	tst	r1, #32
   6ea88:	bne	6eb00 <fputs@plt+0x5d74c>
   6ea8c:	ldr	r0, [fp, #-108]	; 0xffffff94
   6ea90:	ldrb	r0, [r0, #40]	; 0x28
   6ea94:	cmp	r0, #0
   6ea98:	beq	6f3c0 <fputs@plt+0x5e00c>
   6ea9c:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6eaa0:	ldr	r6, [sp, #152]	; 0x98
   6eaa4:	ldr	r2, [sp, #88]	; 0x58
   6eaa8:	mov	r1, #113	; 0x71
   6eaac:	ldr	r0, [r5, #76]	; 0x4c
   6eab0:	add	r4, r0, #1
   6eab4:	mov	r0, #0
   6eab8:	str	r4, [r5, #76]	; 0x4c
   6eabc:	str	r0, [sp]
   6eac0:	mov	r0, r6
   6eac4:	mov	r3, r4
   6eac8:	bl	4a1bc <fputs@plt+0x38e08>
   6eacc:	mov	r0, r5
   6ead0:	ldr	r5, [sp, #140]	; 0x8c
   6ead4:	mvn	r2, #0
   6ead8:	mov	r3, r4
   6eadc:	mov	r1, r5
   6eae0:	bl	64364 <fputs@plt+0x52fb0>
   6eae4:	mov	r0, r6
   6eae8:	mov	r1, #70	; 0x46
   6eaec:	mov	r2, r5
   6eaf0:	mov	r3, #0
   6eaf4:	str	r4, [sp]
   6eaf8:	bl	4a1bc <fputs@plt+0x38e08>
   6eafc:	b	6f52c <fputs@plt+0x5e178>
   6eb00:	ldr	r1, [sp, #140]	; 0x8c
   6eb04:	ldr	r2, [sp, #88]	; 0x58
   6eb08:	cmp	r1, r2
   6eb0c:	beq	6f530 <fputs@plt+0x5e17c>
   6eb10:	ldr	r0, [r0, #8]
   6eb14:	mov	r5, #0
   6eb18:	b	6eb20 <fputs@plt+0x5d76c>
   6eb1c:	ldr	r0, [r0, #20]
   6eb20:	cmp	r0, #0
   6eb24:	beq	6eb3c <fputs@plt+0x5d788>
   6eb28:	ldrb	r1, [r0, #55]	; 0x37
   6eb2c:	and	r1, r1, #3
   6eb30:	cmp	r1, #2
   6eb34:	bne	6eb1c <fputs@plt+0x5d768>
   6eb38:	mov	r5, r0
   6eb3c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6eb40:	ldr	r1, [r0, #60]	; 0x3c
   6eb44:	ldrh	r0, [r5, #50]	; 0x32
   6eb48:	cmp	r1, r0
   6eb4c:	bge	6f450 <fputs@plt+0x5e09c>
   6eb50:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6eb54:	ldr	r1, [r3, #76]	; 0x4c
   6eb58:	add	r2, r1, r0
   6eb5c:	add	r8, r1, #1
   6eb60:	str	r2, [r3, #76]	; 0x4c
   6eb64:	b	6f468 <fputs@plt+0x5e0b4>
   6eb68:	mov	r0, #1
   6eb6c:	strb	r0, [r1]
   6eb70:	b	707e4 <fputs@plt+0x5f430>
   6eb74:	mov	r0, r2
   6eb78:	mov	r1, #0
   6eb7c:	bl	142d0 <fputs@plt+0x2f1c>
   6eb80:	str	r0, [sp, #36]	; 0x24
   6eb84:	ldr	r0, [sp, #36]	; 0x24
   6eb88:	cmp	r0, #0
   6eb8c:	beq	6f440 <fputs@plt+0x5e08c>
   6eb90:	ldr	r2, [sp, #36]	; 0x24
   6eb94:	uxtb	r0, r7
   6eb98:	add	r1, r8, #8
   6eb9c:	str	r0, [r2]
   6eba0:	str	r0, [r2, #4]
   6eba4:	add	r0, r2, #8
   6eba8:	mov	r2, #72	; 0x48
   6ebac:	bl	1121c <memcpy@plt>
   6ebb0:	cmp	r7, #2
   6ebb4:	blt	6ebfc <fputs@plt+0x5d848>
   6ebb8:	ldr	r0, [fp, #-108]	; 0xffffff94
   6ebbc:	ldr	r5, [sp, #108]	; 0x6c
   6ebc0:	ldr	r4, [sp, #36]	; 0x24
   6ebc4:	mov	r7, #80	; 0x50
   6ebc8:	ldr	r8, [r0, #4]
   6ebcc:	ldr	r0, [sp, #104]	; 0x68
   6ebd0:	add	r6, r0, r6
   6ebd4:	ldrb	r1, [r5], #80	; 0x50
   6ebd8:	add	r0, r4, r7
   6ebdc:	mov	r2, #72	; 0x48
   6ebe0:	add	r1, r1, r1, lsl #3
   6ebe4:	add	r1, r8, r1, lsl #3
   6ebe8:	add	r1, r1, #8
   6ebec:	bl	1121c <memcpy@plt>
   6ebf0:	subs	r6, r6, #1
   6ebf4:	add	r7, r7, #72	; 0x48
   6ebf8:	bne	6ebd4 <fputs@plt+0x5d820>
   6ebfc:	ldr	r0, [fp, #-108]	; 0xffffff94
   6ec00:	mov	r1, #0
   6ec04:	str	r1, [sp, #112]	; 0x70
   6ec08:	ldrb	r0, [r0, #36]	; 0x24
   6ec0c:	tst	r0, #8
   6ec10:	mov	r0, #0
   6ec14:	str	r0, [sp, #44]	; 0x2c
   6ec18:	mov	r0, #0
   6ec1c:	str	r0, [sp, #32]
   6ec20:	bne	6ecf8 <fputs@plt+0x5d944>
   6ec24:	ldr	r0, [sp, #48]	; 0x30
   6ec28:	ldrb	r0, [r0, #42]	; 0x2a
   6ec2c:	tst	r0, #32
   6ec30:	bne	6ec64 <fputs@plt+0x5d8b0>
   6ec34:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6ec38:	mov	r2, #0
   6ec3c:	ldr	r0, [r1, #76]	; 0x4c
   6ec40:	add	r3, r0, #1
   6ec44:	mov	r0, #0
   6ec48:	str	r3, [r1, #76]	; 0x4c
   6ec4c:	str	r0, [sp]
   6ec50:	ldr	r0, [sp, #152]	; 0x98
   6ec54:	mov	r1, #25
   6ec58:	str	r3, [sp, #44]	; 0x2c
   6ec5c:	bl	4a1bc <fputs@plt+0x38e08>
   6ec60:	b	6ece4 <fputs@plt+0x5d930>
   6ec64:	ldr	r0, [sp, #48]	; 0x30
   6ec68:	mov	r7, #0
   6ec6c:	ldr	r0, [r0, #8]
   6ec70:	b	6ec78 <fputs@plt+0x5d8c4>
   6ec74:	ldr	r0, [r0, #20]
   6ec78:	cmp	r0, #0
   6ec7c:	beq	6ec94 <fputs@plt+0x5d8e0>
   6ec80:	ldrb	r1, [r0, #55]	; 0x37
   6ec84:	and	r1, r1, #3
   6ec88:	cmp	r1, #2
   6ec8c:	bne	6ec74 <fputs@plt+0x5d8c0>
   6ec90:	mov	r7, r0
   6ec94:	ldr	r6, [fp, #-116]	; 0xffffff8c
   6ec98:	mov	r1, #57	; 0x39
   6ec9c:	ldr	r2, [r6, #72]	; 0x48
   6eca0:	add	r0, r2, #1
   6eca4:	str	r2, [sp, #44]	; 0x2c
   6eca8:	str	r0, [r6, #72]	; 0x48
   6ecac:	mov	r0, #0
   6ecb0:	ldrh	r3, [r7, #50]	; 0x32
   6ecb4:	str	r0, [sp]
   6ecb8:	ldr	r0, [sp, #152]	; 0x98
   6ecbc:	bl	4a1bc <fputs@plt+0x38e08>
   6ecc0:	ldr	r5, [r6, #8]
   6ecc4:	mov	r0, r6
   6ecc8:	mov	r1, r7
   6eccc:	bl	60c28 <fputs@plt+0x4f874>
   6ecd0:	mov	r2, r0
   6ecd4:	mov	r0, r5
   6ecd8:	mvn	r1, #0
   6ecdc:	mvn	r3, #5
   6ece0:	bl	1d530 <fputs@plt+0xc17c>
   6ece4:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6ece8:	ldr	r0, [r1, #76]	; 0x4c
   6ecec:	add	r0, r0, #1
   6ecf0:	str	r0, [sp, #32]
   6ecf4:	str	r0, [r1, #76]	; 0x4c
   6ecf8:	mov	r0, #0
   6ecfc:	ldr	r3, [sp, #60]	; 0x3c
   6ed00:	mov	r1, #22
   6ed04:	mov	r2, #0
   6ed08:	str	r0, [sp]
   6ed0c:	ldr	r0, [sp, #152]	; 0x98
   6ed10:	bl	4a1bc <fputs@plt+0x38e08>
   6ed14:	str	r0, [sp, #16]
   6ed18:	ldr	r0, [fp, #-108]	; 0xffffff94
   6ed1c:	ldr	r0, [r0, #340]	; 0x154
   6ed20:	cmp	r0, #2
   6ed24:	blt	6edf0 <fputs@plt+0x5da3c>
   6ed28:	ldr	r1, [fp, #-108]	; 0xffffff94
   6ed2c:	ldr	r4, [sp, #20]
   6ed30:	mov	r6, #0
   6ed34:	mov	r7, #0
   6ed38:	mov	r9, #0
   6ed3c:	movw	r8, #8191	; 0x1fff
   6ed40:	b	6ed84 <fputs@plt+0x5d9d0>
   6ed44:	ldrh	r2, [r2, #18]
   6ed48:	tst	r2, r8
   6ed4c:	beq	6edb4 <fputs@plt+0x5da00>
   6ed50:	ldr	r5, [sp, #136]	; 0x88
   6ed54:	mov	r2, #0
   6ed58:	mov	r3, #0
   6ed5c:	mov	r0, r5
   6ed60:	bl	65170 <fputs@plt+0x53dbc>
   6ed64:	mov	r2, r0
   6ed68:	mov	r0, r5
   6ed6c:	mov	r1, r9
   6ed70:	bl	6acf0 <fputs@plt+0x5993c>
   6ed74:	ldr	r1, [fp, #-108]	; 0xffffff94
   6ed78:	mov	r9, r0
   6ed7c:	ldr	r0, [r1, #340]	; 0x154
   6ed80:	b	6edb8 <fputs@plt+0x5da04>
   6ed84:	ldr	r2, [r1, #348]	; 0x15c
   6ed88:	sub	r1, r4, r2
   6ed8c:	cmp	r1, r6
   6ed90:	beq	6edb4 <fputs@plt+0x5da00>
   6ed94:	ldr	r1, [r2, r6]
   6ed98:	ldrb	r3, [r1, #4]
   6ed9c:	tst	r3, #1
   6eda0:	bne	6edb4 <fputs@plt+0x5da00>
   6eda4:	add	r2, r2, r6
   6eda8:	ldrb	r3, [r2, #20]
   6edac:	tst	r3, #6
   6edb0:	beq	6ed44 <fputs@plt+0x5d990>
   6edb4:	ldr	r1, [fp, #-108]	; 0xffffff94
   6edb8:	add	r7, r7, #1
   6edbc:	add	r6, r6, #48	; 0x30
   6edc0:	cmp	r7, r0
   6edc4:	blt	6ed84 <fputs@plt+0x5d9d0>
   6edc8:	mov	r0, #0
   6edcc:	cmp	r9, #0
   6edd0:	beq	6edec <fputs@plt+0x5da38>
   6edd4:	str	r0, [sp]
   6edd8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6eddc:	mov	r1, #328	; 0x148
   6ede0:	mov	r2, #0
   6ede4:	mov	r3, r9
   6ede8:	bl	52078 <fputs@plt+0x40cc4>
   6edec:	str	r0, [sp, #112]	; 0x70
   6edf0:	ldr	r0, [sp, #96]	; 0x60
   6edf4:	ldr	r0, [r0, #12]
   6edf8:	cmp	r0, #0
   6edfc:	ble	6f2cc <fputs@plt+0x5df18>
   6ee00:	mov	r0, #240	; 0xf0
   6ee04:	ldr	r9, [sp, #152]	; 0x98
   6ee08:	ldr	sl, [sp, #36]	; 0x24
   6ee0c:	ldr	r4, [sp, #96]	; 0x60
   6ee10:	mov	r5, #0
   6ee14:	mov	r8, #0
   6ee18:	str	r0, [sp, #72]	; 0x48
   6ee1c:	mov	r0, #0
   6ee20:	str	r0, [sp, #80]	; 0x50
   6ee24:	mov	r0, #0
   6ee28:	str	r0, [sp, #64]	; 0x40
   6ee2c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6ee30:	ldr	r7, [r4, #20]
   6ee34:	add	r1, r5, r5, lsl #1
   6ee38:	ldr	r6, [sp, #140]	; 0x8c
   6ee3c:	add	r2, r7, r1, lsl #4
   6ee40:	ldr	r3, [r2, #8]
   6ee44:	cmp	r3, r6
   6ee48:	beq	6ee58 <fputs@plt+0x5daa4>
   6ee4c:	ldrb	r2, [r2, #19]
   6ee50:	tst	r2, #4
   6ee54:	beq	6f29c <fputs@plt+0x5dee8>
   6ee58:	ldr	r2, [r7, r1, lsl #4]
   6ee5c:	ldr	r1, [sp, #112]	; 0x70
   6ee60:	str	r5, [fp, #-140]	; 0xffffff74
   6ee64:	cmp	r1, #0
   6ee68:	beq	6ee80 <fputs@plt+0x5dacc>
   6ee6c:	ldrb	r1, [r2, #4]
   6ee70:	tst	r1, #1
   6ee74:	ldreq	r1, [sp, #112]	; 0x70
   6ee78:	streq	r2, [r1, #12]
   6ee7c:	moveq	r2, r1
   6ee80:	ldr	r1, [sp, #72]	; 0x48
   6ee84:	mov	r3, #0
   6ee88:	str	r8, [sp]
   6ee8c:	mov	r6, r0
   6ee90:	uxth	r1, r1
   6ee94:	str	r1, [sp, #4]
   6ee98:	ldr	r1, [sp, #68]	; 0x44
   6ee9c:	str	r1, [sp, #8]
   6eea0:	mov	r1, sl
   6eea4:	bl	6ce50 <fputs@plt+0x5ba9c>
   6eea8:	cmp	r0, #0
   6eeac:	beq	6ef5c <fputs@plt+0x5dba8>
   6eeb0:	mov	r5, r0
   6eeb4:	ldr	r0, [sp, #88]	; 0x58
   6eeb8:	mov	r1, sl
   6eebc:	add	r2, r5, #736	; 0x2e0
   6eec0:	ldrb	r0, [r0]
   6eec4:	stm	sp, {r0, r8}
   6eec8:	mov	r0, r6
   6eecc:	ldr	r3, [sp, #120]	; 0x78
   6eed0:	bl	751f0 <fputs@plt+0x63e3c>
   6eed4:	ldr	r0, [fp, #-108]	; 0xffffff94
   6eed8:	ldrb	r0, [r0, #36]	; 0x24
   6eedc:	tst	r0, #8
   6eee0:	bne	6ef64 <fputs@plt+0x5dbb0>
   6eee4:	ldr	r0, [sp, #96]	; 0x60
   6eee8:	ldr	r7, [fp, #-140]	; 0xffffff74
   6eeec:	ldr	r4, [sp, #48]	; 0x30
   6eef0:	ldr	r0, [r0, #12]
   6eef4:	sub	r0, r0, #1
   6eef8:	cmp	r7, r0
   6eefc:	ldrb	r0, [r4, #42]	; 0x2a
   6ef00:	mvneq	r7, #0
   6ef04:	tst	r0, #32
   6ef08:	bne	6ef84 <fputs@plt+0x5dbd0>
   6ef0c:	ldr	r0, [sp, #32]
   6ef10:	mov	r1, r4
   6ef14:	mvn	r2, #0
   6ef18:	stm	sp, {r0, r8}
   6ef1c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6ef20:	ldr	r3, [sp, #140]	; 0x8c
   6ef24:	bl	623b0 <fputs@plt+0x50ffc>
   6ef28:	ldr	r2, [sp, #44]	; 0x2c
   6ef2c:	str	r0, [sp]
   6ef30:	mov	r0, r9
   6ef34:	mov	r1, #131	; 0x83
   6ef38:	mov	r3, #0
   6ef3c:	bl	4a1bc <fputs@plt+0x38e08>
   6ef40:	mov	r4, r0
   6ef44:	mov	r0, r9
   6ef48:	mov	r2, r7
   6ef4c:	mvn	r3, #13
   6ef50:	mov	r1, r4
   6ef54:	bl	1d530 <fputs@plt+0xc17c>
   6ef58:	b	6f1a4 <fputs@plt+0x5ddf0>
   6ef5c:	mov	r0, r6
   6ef60:	b	6f294 <fputs@plt+0x5dee0>
   6ef64:	ldr	r2, [sp, #60]	; 0x3c
   6ef68:	ldr	r3, [sp, #56]	; 0x38
   6ef6c:	mov	r0, r9
   6ef70:	mov	r1, #14
   6ef74:	str	r8, [sp]
   6ef78:	bl	4a1bc <fputs@plt+0x38e08>
   6ef7c:	ldr	r3, [fp, #-140]	; 0xffffff74
   6ef80:	b	6f208 <fputs@plt+0x5de54>
   6ef84:	ldr	r0, [r4, #8]
   6ef88:	mov	r6, #0
   6ef8c:	str	r5, [sp, #28]
   6ef90:	str	r7, [sp, #24]
   6ef94:	cmp	r0, #0
   6ef98:	beq	6efc0 <fputs@plt+0x5dc0c>
   6ef9c:	ldrb	r1, [r0, #55]	; 0x37
   6efa0:	and	r1, r1, #3
   6efa4:	cmp	r1, #2
   6efa8:	beq	6efbc <fputs@plt+0x5dc08>
   6efac:	ldr	r0, [r0, #20]
   6efb0:	cmp	r0, #0
   6efb4:	bne	6ef9c <fputs@plt+0x5dbe8>
   6efb8:	b	6efc0 <fputs@plt+0x5dc0c>
   6efbc:	mov	r6, r0
   6efc0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6efc4:	ldrh	r3, [r6, #50]	; 0x32
   6efc8:	ldr	r1, [r0, #60]	; 0x3c
   6efcc:	cmp	r1, r3
   6efd0:	bge	6efe8 <fputs@plt+0x5dc34>
   6efd4:	ldr	r2, [r0, #76]	; 0x4c
   6efd8:	add	r1, r2, r3
   6efdc:	add	r9, r2, #1
   6efe0:	str	r1, [r0, #76]	; 0x4c
   6efe4:	b	6effc <fputs@plt+0x5dc48>
   6efe8:	ldr	r9, [r0, #64]	; 0x40
   6efec:	sub	r2, r1, r3
   6eff0:	str	r2, [r0, #60]	; 0x3c
   6eff4:	add	r1, r9, r3
   6eff8:	str	r1, [r0, #64]	; 0x40
   6effc:	ldr	r7, [sp, #140]	; 0x8c
   6f000:	cmp	r3, #0
   6f004:	str	r3, [sp, #40]	; 0x28
   6f008:	beq	6f04c <fputs@plt+0x5dc98>
   6f00c:	ldr	r1, [sp, #40]	; 0x28
   6f010:	mov	r8, #0
   6f014:	mov	sl, r9
   6f018:	lsl	r5, r1, #1
   6f01c:	ldr	r1, [r6, #4]
   6f020:	mov	r3, r7
   6f024:	add	r1, r1, r8
   6f028:	ldrsh	r2, [r1]
   6f02c:	mov	r1, r4
   6f030:	str	sl, [sp]
   6f034:	bl	72338 <fputs@plt+0x60f84>
   6f038:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6f03c:	add	r8, r8, #2
   6f040:	add	sl, sl, #1
   6f044:	cmp	r5, r8
   6f048:	bne	6f01c <fputs@plt+0x5dc68>
   6f04c:	ldr	r7, [sp, #24]
   6f050:	cmp	r7, #0
   6f054:	beq	6f0a0 <fputs@plt+0x5dcec>
   6f058:	ldr	r5, [sp, #152]	; 0x98
   6f05c:	ldr	r2, [sp, #44]	; 0x2c
   6f060:	mov	r1, #69	; 0x45
   6f064:	mov	r3, #0
   6f068:	str	r9, [sp]
   6f06c:	mov	r0, r5
   6f070:	bl	4a1bc <fputs@plt+0x38e08>
   6f074:	ldr	sl, [sp, #40]	; 0x28
   6f078:	mov	r4, r0
   6f07c:	mov	r0, r5
   6f080:	mvn	r3, #13
   6f084:	mov	r1, r4
   6f088:	mov	r2, sl
   6f08c:	bl	1d530 <fputs@plt+0xc17c>
   6f090:	cmp	r7, #0
   6f094:	mov	r8, #0
   6f098:	bge	6f0ac <fputs@plt+0x5dcf8>
   6f09c:	b	6f124 <fputs@plt+0x5dd70>
   6f0a0:	ldr	sl, [sp, #40]	; 0x28
   6f0a4:	mov	r4, #0
   6f0a8:	mov	r8, #0
   6f0ac:	ldr	r6, [sp, #152]	; 0x98
   6f0b0:	mov	r5, r4
   6f0b4:	ldr	r4, [sp, #32]
   6f0b8:	mov	r1, #49	; 0x31
   6f0bc:	mov	r2, r9
   6f0c0:	mov	r3, sl
   6f0c4:	mov	r0, r6
   6f0c8:	str	r4, [sp]
   6f0cc:	bl	4a1bc <fputs@plt+0x38e08>
   6f0d0:	ldr	r2, [sp, #44]	; 0x2c
   6f0d4:	mov	r0, r6
   6f0d8:	mov	r1, #110	; 0x6e
   6f0dc:	mov	r3, r4
   6f0e0:	str	r8, [sp]
   6f0e4:	bl	4a1bc <fputs@plt+0x38e08>
   6f0e8:	cmp	r7, #0
   6f0ec:	beq	6f120 <fputs@plt+0x5dd6c>
   6f0f0:	ldr	r0, [sp, #152]	; 0x98
   6f0f4:	ldr	r0, [r0]
   6f0f8:	ldrb	r0, [r0, #69]	; 0x45
   6f0fc:	cmp	r0, #0
   6f100:	bne	6f120 <fputs@plt+0x5dd6c>
   6f104:	ldr	r1, [sp, #152]	; 0x98
   6f108:	ldr	r0, [r1, #4]
   6f10c:	ldr	r1, [r1, #32]
   6f110:	add	r1, r1, r1, lsl #2
   6f114:	add	r0, r0, r1, lsl #2
   6f118:	mov	r1, #16
   6f11c:	strb	r1, [r0, #-17]	; 0xffffffef
   6f120:	mov	r4, r5
   6f124:	ldr	r7, [fp, #-116]	; 0xffffff8c
   6f128:	add	r0, r9, sl
   6f12c:	mov	r1, #0
   6f130:	add	r2, r7, r1
   6f134:	ldr	r3, [r2, #136]	; 0x88
   6f138:	cmp	r3, r9
   6f13c:	blt	6f17c <fputs@plt+0x5ddc8>
   6f140:	cmp	r3, r0
   6f144:	bge	6f17c <fputs@plt+0x5ddc8>
   6f148:	ldrb	r6, [r2, #130]	; 0x82
   6f14c:	cmp	r6, #0
   6f150:	beq	6f178 <fputs@plt+0x5ddc4>
   6f154:	ldrb	r6, [r7, #19]
   6f158:	cmp	r6, #7
   6f15c:	bhi	6f174 <fputs@plt+0x5ddc0>
   6f160:	add	r5, r6, #1
   6f164:	mov	r8, #0
   6f168:	add	r6, r7, r6, lsl #2
   6f16c:	strb	r5, [r7, #19]
   6f170:	str	r3, [r6, #28]
   6f174:	strb	r8, [r2, #130]	; 0x82
   6f178:	str	r8, [r2, #136]	; 0x88
   6f17c:	add	r1, r1, #20
   6f180:	cmp	r1, #200	; 0xc8
   6f184:	bne	6f130 <fputs@plt+0x5dd7c>
   6f188:	ldr	r0, [r7, #60]	; 0x3c
   6f18c:	ldr	r5, [sp, #28]
   6f190:	cmp	r0, sl
   6f194:	strlt	sl, [r7, #60]	; 0x3c
   6f198:	strlt	r9, [r7, #64]	; 0x40
   6f19c:	ldr	r9, [sp, #152]	; 0x98
   6f1a0:	ldr	sl, [sp, #36]	; 0x24
   6f1a4:	ldr	r2, [sp, #60]	; 0x3c
   6f1a8:	ldr	r3, [sp, #56]	; 0x38
   6f1ac:	mov	r0, r9
   6f1b0:	mov	r1, #14
   6f1b4:	str	r8, [sp]
   6f1b8:	bl	4a1bc <fputs@plt+0x38e08>
   6f1bc:	ldr	r3, [fp, #-140]	; 0xffffff74
   6f1c0:	cmp	r4, #0
   6f1c4:	beq	6f208 <fputs@plt+0x5de54>
   6f1c8:	ldr	r0, [r9, #32]
   6f1cc:	ldr	r2, [r9, #24]
   6f1d0:	sub	r1, r0, #1
   6f1d4:	str	r1, [r2, #96]	; 0x60
   6f1d8:	ldr	r2, [r9]
   6f1dc:	ldrb	r2, [r2, #69]	; 0x45
   6f1e0:	cmp	r2, #0
   6f1e4:	movw	r2, #35320	; 0x89f8
   6f1e8:	movt	r2, #10
   6f1ec:	bne	6f204 <fputs@plt+0x5de50>
   6f1f0:	ldr	r2, [r9, #4]
   6f1f4:	cmp	r4, #0
   6f1f8:	movge	r1, r4
   6f1fc:	add	r1, r1, r1, lsl #2
   6f200:	add	r2, r2, r1, lsl #2
   6f204:	str	r0, [r2, #8]
   6f208:	ldrb	r0, [r5, #41]	; 0x29
   6f20c:	ldr	r2, [sp, #80]	; 0x50
   6f210:	cmp	r0, #0
   6f214:	mov	r0, #1
   6f218:	movne	r2, r0
   6f21c:	ldr	r0, [r5, #800]	; 0x320
   6f220:	str	r2, [sp, #80]	; 0x50
   6f224:	ldrb	r1, [r0, #37]	; 0x25
   6f228:	tst	r1, #2
   6f22c:	beq	6f26c <fputs@plt+0x5deb8>
   6f230:	cmp	r3, #0
   6f234:	beq	6f248 <fputs@plt+0x5de94>
   6f238:	ldr	r1, [r0, #28]
   6f23c:	ldr	r3, [sp, #64]	; 0x40
   6f240:	cmp	r1, r3
   6f244:	bne	6f26c <fputs@plt+0x5deb8>
   6f248:	ldr	r1, [r0, #28]
   6f24c:	ldr	r0, [sp, #48]	; 0x30
   6f250:	ldrb	r0, [r0, #42]	; 0x2a
   6f254:	tst	r0, #32
   6f258:	beq	6f278 <fputs@plt+0x5dec4>
   6f25c:	ldrb	r0, [r1, #55]	; 0x37
   6f260:	and	r0, r0, #3
   6f264:	cmp	r0, #2
   6f268:	bne	6f278 <fputs@plt+0x5dec4>
   6f26c:	mov	r0, #0
   6f270:	str	r0, [sp, #64]	; 0x40
   6f274:	b	6f288 <fputs@plt+0x5ded4>
   6f278:	ldr	r0, [sp, #72]	; 0x48
   6f27c:	str	r1, [sp, #64]	; 0x40
   6f280:	orr	r0, r0, #4096	; 0x1000
   6f284:	str	r0, [sp, #72]	; 0x48
   6f288:	mov	r0, r5
   6f28c:	bl	71a70 <fputs@plt+0x606bc>
   6f290:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6f294:	ldr	r4, [sp, #96]	; 0x60
   6f298:	ldr	r5, [fp, #-140]	; 0xffffff74
   6f29c:	ldr	r1, [r4, #12]
   6f2a0:	add	r5, r5, #1
   6f2a4:	cmp	r5, r1
   6f2a8:	blt	6ee30 <fputs@plt+0x5da7c>
   6f2ac:	ldr	r1, [sp, #64]	; 0x40
   6f2b0:	ldr	r0, [sp, #132]	; 0x84
   6f2b4:	cmp	r1, #0
   6f2b8:	str	r1, [r0, #792]	; 0x318
   6f2bc:	ldrne	r0, [sp, #132]	; 0x84
   6f2c0:	ldrne	r1, [sp, #68]	; 0x44
   6f2c4:	strne	r1, [r0, #744]	; 0x2e8
   6f2c8:	b	6f2e0 <fputs@plt+0x5df2c>
   6f2cc:	ldr	r0, [sp, #132]	; 0x84
   6f2d0:	mov	r2, #0
   6f2d4:	mov	r1, #0
   6f2d8:	str	r1, [sp, #80]	; 0x50
   6f2dc:	str	r2, [r0, #792]	; 0x318
   6f2e0:	ldr	r0, [sp, #112]	; 0x70
   6f2e4:	cmp	r0, #0
   6f2e8:	beq	6f300 <fputs@plt+0x5df4c>
   6f2ec:	ldr	r1, [sp, #112]	; 0x70
   6f2f0:	mov	r0, #0
   6f2f4:	str	r0, [r1, #12]
   6f2f8:	ldr	r0, [sp, #136]	; 0x88
   6f2fc:	bl	48008 <fputs@plt+0x36c54>
   6f300:	ldr	r4, [sp, #152]	; 0x98
   6f304:	ldr	r1, [r4]
   6f308:	ldr	r0, [r4, #32]
   6f30c:	ldrb	r1, [r1, #69]	; 0x45
   6f310:	cmp	r1, #0
   6f314:	movw	r1, #35320	; 0x89f8
   6f318:	movt	r1, #10
   6f31c:	bne	6f338 <fputs@plt+0x5df84>
   6f320:	ldr	r1, [sp, #16]
   6f324:	ldr	r2, [r4, #4]
   6f328:	cmp	r1, #0
   6f32c:	sublt	r1, r0, #1
   6f330:	add	r1, r1, r1, lsl #2
   6f334:	add	r1, r2, r1, lsl #2
   6f338:	str	r0, [r1, #4]
   6f33c:	ldr	r0, [sp, #100]	; 0x64
   6f340:	mov	r1, #13
   6f344:	mov	r2, #0
   6f348:	ldr	r3, [r0]
   6f34c:	mov	r0, #0
   6f350:	str	r0, [sp]
   6f354:	mov	r0, r4
   6f358:	bl	4a1bc <fputs@plt+0x38e08>
   6f35c:	ldr	r0, [r4, #24]
   6f360:	ldr	r1, [r0, #120]	; 0x78
   6f364:	cmp	r1, #0
   6f368:	ldrne	r3, [sp, #56]	; 0x38
   6f36c:	ldrne	r2, [r4, #32]
   6f370:	mvnne	r3, r3
   6f374:	strne	r2, [r1, r3, lsl #2]
   6f378:	ldr	r1, [r4, #32]
   6f37c:	sub	r1, r1, #1
   6f380:	str	r1, [r0, #96]	; 0x60
   6f384:	ldr	r0, [fp, #-108]	; 0xffffff94
   6f388:	ldrb	r0, [r0, #43]	; 0x2b
   6f38c:	cmp	r0, #2
   6f390:	bcc	6f3a0 <fputs@plt+0x5dfec>
   6f394:	ldr	r0, [sp, #136]	; 0x88
   6f398:	ldr	r1, [sp, #36]	; 0x24
   6f39c:	bl	13ce4 <fputs@plt+0x2930>
   6f3a0:	ldr	r0, [sp, #80]	; 0x50
   6f3a4:	ldr	ip, [fp, #-144]	; 0xffffff70
   6f3a8:	cmp	r0, #0
   6f3ac:	bne	70898 <fputs@plt+0x5f4e4>
   6f3b0:	ldr	r0, [fp, #-136]	; 0xffffff78
   6f3b4:	ldr	r1, [sp, #20]
   6f3b8:	bl	7b098 <fputs@plt+0x69ce4>
   6f3bc:	b	70894 <fputs@plt+0x5f4e0>
   6f3c0:	ldr	r6, [fp, #-108]	; 0xffffff94
   6f3c4:	ldr	r0, [sp, #140]	; 0x8c
   6f3c8:	ldr	r2, [sp, #88]	; 0x58
   6f3cc:	mov	r1, #112	; 0x70
   6f3d0:	mov	r3, #0
   6f3d4:	ldr	r5, [r6]
   6f3d8:	ldr	r4, [r5, #8]
   6f3dc:	str	r0, [sp]
   6f3e0:	mov	r0, r4
   6f3e4:	bl	4a1bc <fputs@plt+0x38e08>
   6f3e8:	ldrb	r0, [r6, #36]	; 0x24
   6f3ec:	ldr	r6, [sp, #132]	; 0x84
   6f3f0:	tst	r0, #32
   6f3f4:	beq	6f530 <fputs@plt+0x5e17c>
   6f3f8:	ldr	r0, [r5, #416]	; 0x1a0
   6f3fc:	cmp	r0, #0
   6f400:	moveq	r0, r5
   6f404:	ldr	r0, [r0, #336]	; 0x150
   6f408:	cmp	r0, #0
   6f40c:	bne	6f530 <fputs@plt+0x5e17c>
   6f410:	ldr	r0, [sp, #100]	; 0x64
   6f414:	mov	r1, #4
   6f418:	ldr	r8, [r0, #12]
   6f41c:	ldrsh	r0, [r8, #34]	; 0x22
   6f420:	add	r7, r1, r0, lsl #2
   6f424:	ldr	r0, [r5]
   6f428:	cmp	r0, #0
   6f42c:	beq	6f58c <fputs@plt+0x5e1d8>
   6f430:	mov	r2, r7
   6f434:	mov	r3, #0
   6f438:	bl	238bc <fputs@plt+0x12508>
   6f43c:	b	6f598 <fputs@plt+0x5e1e4>
   6f440:	ldr	r8, [fp, #-112]	; 0xffffff90
   6f444:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6f448:	ldr	sl, [fp, #-128]	; 0xffffff80
   6f44c:	b	70c34 <fputs@plt+0x5f880>
   6f450:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6f454:	sub	r1, r1, r0
   6f458:	ldr	r8, [r3, #64]	; 0x40
   6f45c:	str	r1, [r3, #60]	; 0x3c
   6f460:	add	r2, r8, r0
   6f464:	str	r2, [r3, #64]	; 0x40
   6f468:	cmp	r0, #0
   6f46c:	beq	6f4f8 <fputs@plt+0x5e144>
   6f470:	ldr	r9, [sp, #152]	; 0x98
   6f474:	ldr	sl, [sp, #88]	; 0x58
   6f478:	mov	r7, #0
   6f47c:	ldr	r3, [sp, #100]	; 0x64
   6f480:	mvn	r0, #0
   6f484:	ldrh	r1, [r3, #52]	; 0x34
   6f488:	cmp	r1, #0
   6f48c:	beq	6f4c8 <fputs@plt+0x5e114>
   6f490:	ldr	r2, [r5, #4]
   6f494:	ldr	r4, [r3, #4]
   6f498:	mov	r3, #0
   6f49c:	add	r2, r2, r7, lsl #1
   6f4a0:	ldrh	r2, [r2]
   6f4a4:	ldrh	r6, [r4]
   6f4a8:	cmp	r6, r2
   6f4ac:	beq	6f4c4 <fputs@plt+0x5e110>
   6f4b0:	add	r3, r3, #1
   6f4b4:	add	r4, r4, #2
   6f4b8:	cmp	r3, r1
   6f4bc:	bcc	6f4a4 <fputs@plt+0x5e0f0>
   6f4c0:	b	6f4c8 <fputs@plt+0x5e114>
   6f4c4:	mov	r0, r3
   6f4c8:	add	r1, r7, r8
   6f4cc:	sxth	r3, r0
   6f4d0:	mov	r0, r9
   6f4d4:	mov	r2, sl
   6f4d8:	str	r1, [sp]
   6f4dc:	mov	r1, #47	; 0x2f
   6f4e0:	bl	4a1bc <fputs@plt+0x38e08>
   6f4e4:	ldrh	r4, [r5, #50]	; 0x32
   6f4e8:	add	r7, r7, #1
   6f4ec:	cmp	r7, r4
   6f4f0:	bcc	6f47c <fputs@plt+0x5e0c8>
   6f4f4:	b	6f500 <fputs@plt+0x5e14c>
   6f4f8:	ldr	r9, [sp, #152]	; 0x98
   6f4fc:	mov	r4, #0
   6f500:	ldr	r2, [sp, #140]	; 0x8c
   6f504:	ldr	r3, [sp, #144]	; 0x90
   6f508:	mov	r0, r9
   6f50c:	mov	r1, #68	; 0x44
   6f510:	str	r8, [sp]
   6f514:	bl	4a1bc <fputs@plt+0x38e08>
   6f518:	mov	r1, r0
   6f51c:	mov	r0, r9
   6f520:	mov	r2, r4
   6f524:	mvn	r3, #13
   6f528:	bl	1d530 <fputs@plt+0xc17c>
   6f52c:	ldr	r6, [sp, #132]	; 0x84
   6f530:	ldr	r0, [fp, #-140]	; 0xffffff74
   6f534:	ldr	r0, [r0, #36]	; 0x24
   6f538:	tst	r0, #4096	; 0x1000
   6f53c:	bne	6f560 <fputs@plt+0x5e1ac>
   6f540:	ldr	r2, [sp, #112]	; 0x70
   6f544:	movw	r1, #781	; 0x30d
   6f548:	add	r1, r6, r1
   6f54c:	cmp	r2, #0
   6f550:	moveq	r2, #7
   6f554:	movne	r2, #6
   6f558:	strb	r2, [r1]
   6f55c:	b	6f568 <fputs@plt+0x5e1b4>
   6f560:	mov	r1, #160	; 0xa0
   6f564:	strb	r1, [r6, #781]	; 0x30d
   6f568:	ldr	r3, [sp, #88]	; 0x58
   6f56c:	ldr	ip, [fp, #-144]	; 0xffffff70
   6f570:	ubfx	r1, r0, #16, #1
   6f574:	mov	r2, #1
   6f578:	tst	r0, #15
   6f57c:	strb	r1, [r6, #782]	; 0x30e
   6f580:	str	r3, [r6, #784]	; 0x310
   6f584:	strbeq	r2, [r6, #783]	; 0x30f
   6f588:	b	70898 <fputs@plt+0x5f4e4>
   6f58c:	mov	r0, r7
   6f590:	mov	r1, #0
   6f594:	bl	142d0 <fputs@plt+0x2f1c>
   6f598:	ldr	r6, [sp, #132]	; 0x84
   6f59c:	mov	r5, r0
   6f5a0:	cmp	r0, #0
   6f5a4:	beq	6f530 <fputs@plt+0x5e17c>
   6f5a8:	mov	r0, r5
   6f5ac:	mov	r1, #0
   6f5b0:	mov	r2, r7
   6f5b4:	bl	11174 <memset@plt>
   6f5b8:	ldrsh	r0, [r8, #34]	; 0x22
   6f5bc:	str	r0, [r5]
   6f5c0:	ldr	r0, [sp, #100]	; 0x64
   6f5c4:	ldrh	r0, [r0, #52]	; 0x34
   6f5c8:	cmp	r0, #2
   6f5cc:	bcc	6f610 <fputs@plt+0x5e25c>
   6f5d0:	ldr	r1, [sp, #100]	; 0x64
   6f5d4:	sub	r0, r0, #1
   6f5d8:	mov	r2, #0
   6f5dc:	ldr	r1, [r1, #4]
   6f5e0:	add	r3, r1, r2, lsl #1
   6f5e4:	mvn	r7, #0
   6f5e8:	ldrsh	r3, [r3]
   6f5ec:	cmp	r3, r7
   6f5f0:	ble	6f604 <fputs@plt+0x5e250>
   6f5f4:	add	r2, r2, #1
   6f5f8:	add	r3, r5, r3, lsl #2
   6f5fc:	str	r2, [r3, #4]
   6f600:	b	6f608 <fputs@plt+0x5e254>
   6f604:	add	r2, r2, #1
   6f608:	cmp	r2, r0
   6f60c:	blt	6f5e0 <fputs@plt+0x5e22c>
   6f610:	mov	r0, r4
   6f614:	mvn	r1, #0
   6f618:	mov	r2, r5
   6f61c:	mvn	r3, #14
   6f620:	b	6f528 <fputs@plt+0x5e174>
   6f624:	ldr	r0, [sp, #92]	; 0x5c
   6f628:	str	r1, [sp, #108]	; 0x6c
   6f62c:	add	r1, r4, r4, lsl #2
   6f630:	str	r3, [sp, #104]	; 0x68
   6f634:	str	r4, [sp, #120]	; 0x78
   6f638:	str	r1, [sp, #132]	; 0x84
   6f63c:	add	r5, r0, r1, lsl #4
   6f640:	add	r1, r5, #44	; 0x2c
   6f644:	str	r5, [sp, #116]	; 0x74
   6f648:	ldr	r0, [r5, #64]!	; 0x40
   6f64c:	ldrb	r0, [r0, #37]	; 0x25
   6f650:	tst	r0, #64	; 0x40
   6f654:	beq	7006c <fputs@plt+0x5ecb8>
   6f658:	ldr	r0, [r8, #8]
   6f65c:	ldrb	r6, [r1]
   6f660:	str	r1, [sp, #96]	; 0x60
   6f664:	str	r0, [sp, #88]	; 0x58
   6f668:	mov	r0, r8
   6f66c:	bl	60898 <fputs@plt+0x4f4e4>
   6f670:	ldr	r2, [r8, #84]	; 0x54
   6f674:	mov	r3, #0
   6f678:	add	r1, r2, #1
   6f67c:	str	r1, [r8, #84]	; 0x54
   6f680:	mov	r1, #0
   6f684:	str	r1, [sp]
   6f688:	mov	r1, #44	; 0x2c
   6f68c:	bl	4a1bc <fputs@plt+0x38e08>
   6f690:	ldr	r1, [fp, #-108]	; 0xffffff94
   6f694:	str	r0, [sp, #72]	; 0x48
   6f698:	ldr	r8, [r5]
   6f69c:	ldr	r0, [r1, #340]	; 0x154
   6f6a0:	ldr	r4, [r1, #348]	; 0x15c
   6f6a4:	str	r8, [sp, #100]	; 0x64
   6f6a8:	add	r1, r0, r0, lsl #1
   6f6ac:	cmp	r0, #1
   6f6b0:	add	r1, r4, r1, lsl #4
   6f6b4:	str	r1, [fp, #-144]	; 0xffffff70
   6f6b8:	add	r1, r6, r6, lsl #3
   6f6bc:	add	r2, sl, r1, lsl #3
   6f6c0:	add	r1, r2, #8
   6f6c4:	str	r2, [sp, #112]	; 0x70
   6f6c8:	str	r1, [fp, #-116]	; 0xffffff8c
   6f6cc:	ldr	r1, [r2, #24]
   6f6d0:	str	r1, [sp, #140]	; 0x8c
   6f6d4:	blt	6f8bc <fputs@plt+0x5e508>
   6f6d8:	add	r0, r2, #52	; 0x34
   6f6dc:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f6e0:	mov	r5, #0
   6f6e4:	mov	sl, #0
   6f6e8:	str	r0, [sp, #152]	; 0x98
   6f6ec:	mov	r0, #0
   6f6f0:	str	r0, [fp, #-136]	; 0xffffff78
   6f6f4:	mov	r0, #0
   6f6f8:	str	r0, [fp, #-140]	; 0xffffff74
   6f6fc:	mov	r0, #0
   6f700:	str	r0, [sp, #136]	; 0x88
   6f704:	ldrd	r0, [r8]
   6f708:	orrs	r0, r0, r1
   6f70c:	bne	6f7c0 <fputs@plt+0x5e40c>
   6f710:	ldrb	r0, [r4, #20]
   6f714:	tst	r0, #2
   6f718:	bne	6f7c0 <fputs@plt+0x5e40c>
   6f71c:	ldr	r7, [r4]
   6f720:	ldrb	r0, [r7, #4]
   6f724:	tst	r0, #1
   6f728:	bne	6f7c0 <fputs@plt+0x5e40c>
   6f72c:	ldr	r0, [sp, #152]	; 0x98
   6f730:	mov	r3, #24
   6f734:	ldr	r2, [r0]
   6f738:	sub	r0, fp, #80	; 0x50
   6f73c:	mov	r1, r0
   6f740:	vst1.64	{d8-d9}, [r1], r3
   6f744:	str	r2, [r1]
   6f748:	mov	r1, #0
   6f74c:	str	r1, [fp, #-60]	; 0xffffffc4
   6f750:	str	r1, [fp, #-64]	; 0xffffffc0
   6f754:	mov	r1, #3
   6f758:	strb	r1, [fp, #-60]	; 0xffffffc4
   6f75c:	movw	r1, #19748	; 0x4d24
   6f760:	movt	r1, #6
   6f764:	str	r1, [fp, #-76]	; 0xffffffb4
   6f768:	movw	r1, #19920	; 0x4dd0
   6f76c:	movt	r1, #6
   6f770:	str	r1, [fp, #-72]	; 0xffffffb8
   6f774:	mov	r1, r7
   6f778:	bl	64de0 <fputs@plt+0x53a2c>
   6f77c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   6f780:	cmp	r0, #0
   6f784:	beq	6f7c0 <fputs@plt+0x5e40c>
   6f788:	ldr	r0, [fp, #-112]	; 0xffffff90
   6f78c:	mov	r1, r7
   6f790:	mov	r2, #0
   6f794:	mov	r3, #0
   6f798:	ldr	r6, [r0]
   6f79c:	mov	r0, r6
   6f7a0:	bl	65170 <fputs@plt+0x53dbc>
   6f7a4:	ldr	r1, [sp, #136]	; 0x88
   6f7a8:	mov	r2, r0
   6f7ac:	mov	r0, r6
   6f7b0:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f7b4:	ldr	r8, [sp, #100]	; 0x64
   6f7b8:	bl	6acf0 <fputs@plt+0x5993c>
   6f7bc:	str	r0, [sp, #136]	; 0x88
   6f7c0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6f7c4:	ldr	r2, [fp, #-120]	; 0xffffff88
   6f7c8:	ldr	r3, [fp, #-124]	; 0xffffff84
   6f7cc:	mov	r0, r4
   6f7d0:	bl	798cc <fputs@plt+0x68518>
   6f7d4:	cmp	r0, #0
   6f7d8:	beq	6f8ac <fputs@plt+0x5e4f8>
   6f7dc:	ldr	r0, [r4, #12]
   6f7e0:	mov	r3, #1
   6f7e4:	mov	r2, #-2147483648	; 0x80000000
   6f7e8:	rsb	r1, r0, #32
   6f7ec:	lsl	r9, r3, r0
   6f7f0:	lsr	r7, r3, r1
   6f7f4:	sub	r1, r0, #32
   6f7f8:	cmp	r1, #0
   6f7fc:	lslge	r7, r3, r1
   6f800:	cmp	r0, #63	; 0x3f
   6f804:	movgt	r7, r2
   6f808:	cmp	r1, #0
   6f80c:	ldr	r1, [fp, #-140]	; 0xffffff74
   6f810:	movwge	r9, #0
   6f814:	cmp	r0, #63	; 0x3f
   6f818:	movwgt	r9, #0
   6f81c:	tst	r1, #255	; 0xff
   6f820:	bne	6f84c <fputs@plt+0x5e498>
   6f824:	ldr	r1, [sp, #140]	; 0x8c
   6f828:	ldr	r2, [r1]
   6f82c:	ldr	r1, [r1, #4]
   6f830:	ldr	r3, [r1, r0, lsl #4]
   6f834:	movw	r1, #8496	; 0x2130
   6f838:	mov	r0, #284	; 0x11c
   6f83c:	movt	r1, #9
   6f840:	bl	15d70 <fputs@plt+0x49bc>
   6f844:	mov	r0, #1
   6f848:	str	r0, [fp, #-140]	; 0xffffff74
   6f84c:	ldr	r0, [fp, #-136]	; 0xffffff78
   6f850:	and	r1, r7, sl
   6f854:	and	r0, r9, r0
   6f858:	orrs	r0, r0, r1
   6f85c:	beq	6f868 <fputs@plt+0x5e4b4>
   6f860:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6f864:	b	6f8ac <fputs@plt+0x5e4f8>
   6f868:	ldr	r0, [fp, #-112]	; 0xffffff90
   6f86c:	add	r6, r5, #1
   6f870:	mov	r1, r8
   6f874:	mov	r2, r6
   6f878:	ldr	r0, [r0]
   6f87c:	bl	78df0 <fputs@plt+0x67a3c>
   6f880:	cmp	r0, #0
   6f884:	bne	6fc00 <fputs@plt+0x5e84c>
   6f888:	ldr	r0, [r8, #48]	; 0x30
   6f88c:	orr	sl, r7, sl
   6f890:	str	r4, [r0, r5, lsl #2]
   6f894:	ldr	r0, [fp, #-136]	; 0xffffff78
   6f898:	mov	r5, r6
   6f89c:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f8a0:	orr	r0, r9, r0
   6f8a4:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6f8a8:	str	r0, [fp, #-136]	; 0xffffff78
   6f8ac:	add	r4, r4, #48	; 0x30
   6f8b0:	cmp	r4, r6
   6f8b4:	bcc	6f704 <fputs@plt+0x5e350>
   6f8b8:	b	6f8d4 <fputs@plt+0x5e520>
   6f8bc:	mov	r0, #0
   6f8c0:	mov	sl, #0
   6f8c4:	mov	r5, #0
   6f8c8:	str	r0, [sp, #136]	; 0x88
   6f8cc:	mov	r0, #0
   6f8d0:	str	r0, [fp, #-136]	; 0xffffff78
   6f8d4:	movw	r0, #16961	; 0x4241
   6f8d8:	strh	r5, [r8, #24]
   6f8dc:	strh	r5, [r8, #40]	; 0x28
   6f8e0:	mvn	r1, #-2147483648	; 0x80000000
   6f8e4:	str	r0, [r8, #36]	; 0x24
   6f8e8:	mov	r0, #-2147483648	; 0x80000000
   6f8ec:	orr	r0, sl, r0
   6f8f0:	eor	r1, r0, r1
   6f8f4:	ldr	r0, [sp, #112]	; 0x70
   6f8f8:	ldr	r2, [r0, #64]!	; 0x40
   6f8fc:	str	r0, [sp, #112]	; 0x70
   6f900:	ldr	r0, [r0, #4]
   6f904:	and	r7, r0, r1
   6f908:	ldr	r1, [fp, #-136]	; 0xffffff78
   6f90c:	bic	sl, r2, r1
   6f910:	ldr	r1, [sp, #140]	; 0x8c
   6f914:	ldrsh	ip, [r1, #34]	; 0x22
   6f918:	cmp	ip, #63	; 0x3f
   6f91c:	mov	r1, ip
   6f920:	movge	r1, #63	; 0x3f
   6f924:	cmp	ip, #1
   6f928:	sxth	r8, r1
   6f92c:	blt	6f970 <fputs@plt+0x5e5bc>
   6f930:	mov	r1, #0
   6f934:	mov	r4, #1
   6f938:	rsb	r6, r1, #32
   6f93c:	sub	r3, r1, #32
   6f940:	lsl	r2, r4, r1
   6f944:	add	r1, r1, #1
   6f948:	cmp	r3, #0
   6f94c:	lsr	r6, r4, r6
   6f950:	movwge	r2, #0
   6f954:	lslge	r6, r4, r3
   6f958:	and	r2, r2, sl
   6f95c:	and	r3, r6, r7
   6f960:	orrs	r2, r2, r3
   6f964:	addne	r5, r5, #1
   6f968:	cmp	r1, r8
   6f96c:	blt	6f938 <fputs@plt+0x5e584>
   6f970:	cmp	r0, #0
   6f974:	mov	r0, #1
   6f978:	mov	r2, #0
   6f97c:	sub	r3, fp, #80	; 0x50
   6f980:	str	ip, [sp, #80]	; 0x50
   6f984:	sublt	r0, ip, #62	; 0x3e
   6f988:	add	r4, r0, r5
   6f98c:	ldr	r0, [fp, #-112]	; 0xffffff90
   6f990:	sxth	r1, r4
   6f994:	ldr	r0, [r0]
   6f998:	bl	6b8c8 <fputs@plt+0x5a514>
   6f99c:	cmp	r0, #0
   6f9a0:	beq	6fb6c <fputs@plt+0x5e7b8>
   6f9a4:	mov	r1, r0
   6f9a8:	ldr	r0, [sp, #100]	; 0x64
   6f9ac:	str	r4, [sp, #68]	; 0x44
   6f9b0:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f9b4:	mov	r9, r1
   6f9b8:	str	r1, [sp, #152]	; 0x98
   6f9bc:	str	r1, [r0, #28]
   6f9c0:	ldr	r0, [sp, #140]	; 0x8c
   6f9c4:	str	r0, [r1, #12]
   6f9c8:	movw	r0, #8522	; 0x214a
   6f9cc:	movt	r0, #9
   6f9d0:	str	r0, [r1]
   6f9d4:	ldr	r0, [fp, #-108]	; 0xffffff94
   6f9d8:	ldr	r4, [r0, #348]	; 0x15c
   6f9dc:	mov	r0, #0
   6f9e0:	str	r0, [sp, #144]	; 0x90
   6f9e4:	cmp	r4, r6
   6f9e8:	bcs	6faf8 <fputs@plt+0x5e744>
   6f9ec:	mov	r0, #0
   6f9f0:	str	r0, [sp, #144]	; 0x90
   6f9f4:	mov	r0, #0
   6f9f8:	str	r0, [fp, #-136]	; 0xffffff78
   6f9fc:	mov	r0, #0
   6fa00:	str	r0, [fp, #-140]	; 0xffffff74
   6fa04:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6fa08:	ldr	r2, [fp, #-120]	; 0xffffff88
   6fa0c:	ldr	r3, [fp, #-124]	; 0xffffff84
   6fa10:	mov	r0, r4
   6fa14:	bl	798cc <fputs@plt+0x68518>
   6fa18:	cmp	r0, #0
   6fa1c:	beq	6faec <fputs@plt+0x5e738>
   6fa20:	ldr	r0, [r4, #12]
   6fa24:	mov	r6, #1
   6fa28:	ldr	r2, [fp, #-136]	; 0xffffff78
   6fa2c:	sub	r1, r0, #32
   6fa30:	lsl	r5, r6, r0
   6fa34:	rsb	r3, r0, #32
   6fa38:	cmp	r1, #0
   6fa3c:	lsr	r9, r6, r3
   6fa40:	movwge	r5, #0
   6fa44:	cmp	r0, #63	; 0x3f
   6fa48:	movwgt	r5, #0
   6fa4c:	cmp	r1, #0
   6fa50:	lslge	r9, r6, r1
   6fa54:	cmp	r0, #63	; 0x3f
   6fa58:	mov	r1, #-2147483648	; 0x80000000
   6fa5c:	and	r2, r5, r2
   6fa60:	movgt	r9, r1
   6fa64:	ldr	r1, [fp, #-140]	; 0xffffff74
   6fa68:	and	r1, r9, r1
   6fa6c:	orrs	r1, r2, r1
   6fa70:	beq	6fa80 <fputs@plt+0x5e6cc>
   6fa74:	ldr	r6, [fp, #-144]	; 0xffffff70
   6fa78:	ldr	r9, [sp, #152]	; 0x98
   6fa7c:	b	6faec <fputs@plt+0x5e738>
   6fa80:	ldr	r1, [sp, #152]	; 0x98
   6fa84:	ldr	r2, [sp, #144]	; 0x90
   6fa88:	ldr	r1, [r1, #4]
   6fa8c:	add	r1, r1, r2, lsl #1
   6fa90:	ldr	r2, [r4]
   6fa94:	strh	r0, [r1]
   6fa98:	ldr	r0, [fp, #-112]	; 0xffffff90
   6fa9c:	ldr	r1, [r2, #12]
   6faa0:	ldr	r2, [r2, #16]
   6faa4:	bl	65afc <fputs@plt+0x54748>
   6faa8:	movw	r1, #51248	; 0xc830
   6faac:	cmp	r0, #0
   6fab0:	ldr	r2, [sp, #144]	; 0x90
   6fab4:	ldr	r6, [fp, #-144]	; 0xffffff70
   6fab8:	movt	r1, #8
   6fabc:	ldrne	r1, [r0]
   6fac0:	ldr	r0, [fp, #-136]	; 0xffffff78
   6fac4:	orr	r0, r5, r0
   6fac8:	str	r0, [fp, #-136]	; 0xffffff78
   6facc:	ldr	r0, [fp, #-140]	; 0xffffff74
   6fad0:	orr	r0, r9, r0
   6fad4:	ldr	r9, [sp, #152]	; 0x98
   6fad8:	str	r0, [fp, #-140]	; 0xffffff74
   6fadc:	ldr	r0, [r9, #32]
   6fae0:	str	r1, [r0, r2, lsl #2]
   6fae4:	add	r2, r2, #1
   6fae8:	str	r2, [sp, #144]	; 0x90
   6faec:	add	r4, r4, #48	; 0x30
   6faf0:	cmp	r4, r6
   6faf4:	bcc	6fa04 <fputs@plt+0x5e650>
   6faf8:	ldr	r0, [sp, #80]	; 0x50
   6fafc:	mov	r5, #1
   6fb00:	cmp	r0, #1
   6fb04:	blt	6fb74 <fputs@plt+0x5e7c0>
   6fb08:	ldr	r4, [sp, #144]	; 0x90
   6fb0c:	movw	r6, #51248	; 0xc830
   6fb10:	mov	r0, #0
   6fb14:	movt	r6, #8
   6fb18:	rsb	r3, r0, #32
   6fb1c:	sub	r2, r0, #32
   6fb20:	lsl	r1, r5, r0
   6fb24:	cmp	r2, #0
   6fb28:	lsr	r3, r5, r3
   6fb2c:	movwge	r1, #0
   6fb30:	lslge	r3, r5, r2
   6fb34:	and	r1, r1, sl
   6fb38:	and	r2, r3, r7
   6fb3c:	orrs	r1, r1, r2
   6fb40:	beq	6fb5c <fputs@plt+0x5e7a8>
   6fb44:	ldr	r1, [r9, #4]
   6fb48:	add	r1, r1, r4, lsl #1
   6fb4c:	strh	r0, [r1]
   6fb50:	ldr	r1, [r9, #32]
   6fb54:	str	r6, [r1, r4, lsl #2]
   6fb58:	add	r4, r4, #1
   6fb5c:	add	r0, r0, #1
   6fb60:	cmp	r0, r8
   6fb64:	blt	6fb18 <fputs@plt+0x5e764>
   6fb68:	b	6fb80 <fputs@plt+0x5e7cc>
   6fb6c:	ldr	r8, [fp, #-112]	; 0xffffff90
   6fb70:	b	6fc08 <fputs@plt+0x5e854>
   6fb74:	ldr	r4, [sp, #144]	; 0x90
   6fb78:	movw	r6, #51248	; 0xc830
   6fb7c:	movt	r6, #8
   6fb80:	ldr	r0, [sp, #112]	; 0x70
   6fb84:	ldr	r0, [r0, #4]
   6fb88:	cmn	r0, #1
   6fb8c:	ble	6fb9c <fputs@plt+0x5e7e8>
   6fb90:	ldr	r5, [fp, #-112]	; 0xffffff90
   6fb94:	ldr	r7, [fp, #-132]	; 0xffffff7c
   6fb98:	b	6fc18 <fputs@plt+0x5e864>
   6fb9c:	mov	ip, r4
   6fba0:	ldr	r4, [sp, #140]	; 0x8c
   6fba4:	ldr	r5, [fp, #-112]	; 0xffffff90
   6fba8:	ldr	r7, [fp, #-132]	; 0xffffff7c
   6fbac:	ldrsh	r0, [r4, #34]	; 0x22
   6fbb0:	cmp	r0, #64	; 0x40
   6fbb4:	blt	6fc14 <fputs@plt+0x5e860>
   6fbb8:	lsl	r0, ip, #1
   6fbbc:	mov	r1, #0
   6fbc0:	ldr	r2, [r9, #4]
   6fbc4:	add	r3, r1, #63	; 0x3f
   6fbc8:	add	r2, r2, r0
   6fbcc:	strh	r3, [r2]
   6fbd0:	ldr	r2, [r9, #32]
   6fbd4:	str	r6, [r2, r0, lsl #1]
   6fbd8:	add	r2, r1, #1
   6fbdc:	add	r1, r1, #64	; 0x40
   6fbe0:	add	r0, r0, #2
   6fbe4:	ldrsh	r3, [r4, #34]	; 0x22
   6fbe8:	cmp	r1, r3
   6fbec:	mov	r1, r2
   6fbf0:	blt	6fbc0 <fputs@plt+0x5e80c>
   6fbf4:	mov	r4, ip
   6fbf8:	add	r4, ip, r2
   6fbfc:	b	6fc18 <fputs@plt+0x5e864>
   6fc00:	ldr	r8, [fp, #-112]	; 0xffffff90
   6fc04:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6fc08:	ldr	sl, [fp, #-128]	; 0xffffff80
   6fc0c:	ldr	r4, [sp, #120]	; 0x78
   6fc10:	b	70050 <fputs@plt+0x5ec9c>
   6fc14:	mov	r4, ip
   6fc18:	ldr	r0, [r9, #4]
   6fc1c:	mvn	r1, #0
   6fc20:	ldr	r8, [sp, #88]	; 0x58
   6fc24:	ldr	r3, [sp, #68]	; 0x44
   6fc28:	str	r4, [sp, #144]	; 0x90
   6fc2c:	add	r0, r0, r4, lsl #1
   6fc30:	strh	r1, [r0]
   6fc34:	mov	r1, #56	; 0x38
   6fc38:	ldr	r0, [r9, #32]
   6fc3c:	str	r6, [r0, r4, lsl #2]
   6fc40:	ldr	r6, [sp, #116]	; 0x74
   6fc44:	ldr	r2, [r5, #72]	; 0x48
   6fc48:	mov	sl, r6
   6fc4c:	add	r0, r2, #1
   6fc50:	str	r0, [r5, #72]	; 0x48
   6fc54:	mov	r0, #0
   6fc58:	str	r2, [sl, #8]!
   6fc5c:	str	r0, [sp]
   6fc60:	mov	r0, r8
   6fc64:	bl	4a1bc <fputs@plt+0x38e08>
   6fc68:	ldr	r4, [r5, #8]
   6fc6c:	mov	r0, r5
   6fc70:	mov	r1, r9
   6fc74:	bl	60c28 <fputs@plt+0x4f874>
   6fc78:	mov	r2, r0
   6fc7c:	mov	r0, r4
   6fc80:	mvn	r1, #0
   6fc84:	mvn	r3, #5
   6fc88:	bl	1d530 <fputs@plt+0xc17c>
   6fc8c:	ldr	r0, [r5, #108]	; 0x6c
   6fc90:	ldr	r1, [sp, #96]	; 0x60
   6fc94:	add	r0, r0, #1
   6fc98:	str	r0, [r5, #108]	; 0x6c
   6fc9c:	ldr	r0, [r7]
   6fca0:	ldrb	r1, [r1]
   6fca4:	ldr	r0, [r0, #4]
   6fca8:	add	r1, r1, r1, lsl #3
   6fcac:	add	r5, r0, r1, lsl #3
   6fcb0:	mov	r1, r5
   6fcb4:	ldrb	r0, [r1, #45]!	; 0x2d
   6fcb8:	tst	r0, #16
   6fcbc:	str	r1, [fp, #-136]	; 0xffffff78
   6fcc0:	bne	6fce4 <fputs@plt+0x5e930>
   6fcc4:	ldr	r2, [r6, #4]
   6fcc8:	mov	r1, #0
   6fccc:	mov	r0, #0
   6fcd0:	str	r0, [fp, #-140]	; 0xffffff74
   6fcd4:	str	r1, [sp]
   6fcd8:	mov	r0, r8
   6fcdc:	mov	r1, #108	; 0x6c
   6fce0:	b	6fd34 <fputs@plt+0x5e980>
   6fce4:	ldr	r4, [r5, #36]	; 0x24
   6fce8:	mov	r7, #0
   6fcec:	mov	r0, r8
   6fcf0:	mov	r1, #22
   6fcf4:	mov	r2, #0
   6fcf8:	mov	r3, #0
   6fcfc:	str	r7, [sp]
   6fd00:	bl	4a1bc <fputs@plt+0x38e08>
   6fd04:	str	r0, [fp, #-140]	; 0xffffff74
   6fd08:	ldr	r0, [r5, #32]
   6fd0c:	mov	r1, #16
   6fd10:	mov	r2, r4
   6fd14:	mov	r3, #0
   6fd18:	str	r0, [sp]
   6fd1c:	mov	r0, r8
   6fd20:	bl	4a1bc <fputs@plt+0x38e08>
   6fd24:	str	r7, [sp]
   6fd28:	mov	r0, r8
   6fd2c:	mov	r1, #18
   6fd30:	mov	r2, r4
   6fd34:	mov	r3, #0
   6fd38:	bl	4a1bc <fputs@plt+0x38e08>
   6fd3c:	mov	r9, r6
   6fd40:	ldr	r6, [sp, #136]	; 0x88
   6fd44:	str	r0, [fp, #-116]	; 0xffffff8c
   6fd48:	cmp	r6, #0
   6fd4c:	beq	6fd88 <fputs@plt+0x5e9d4>
   6fd50:	mov	r0, r8
   6fd54:	bl	62b34 <fputs@plt+0x51780>
   6fd58:	ldr	r4, [fp, #-112]	; 0xffffff90
   6fd5c:	mov	r2, r0
   6fd60:	mov	r1, r6
   6fd64:	mov	r3, #16
   6fd68:	mov	r8, r2
   6fd6c:	mov	r0, r4
   6fd70:	bl	63e1c <fputs@plt+0x52a68>
   6fd74:	ldr	r1, [sp, #100]	; 0x64
   6fd78:	ldr	r0, [r1, #36]	; 0x24
   6fd7c:	orr	r0, r0, #131072	; 0x20000
   6fd80:	str	r0, [r1, #36]	; 0x24
   6fd84:	b	6fd90 <fputs@plt+0x5e9dc>
   6fd88:	ldr	r4, [fp, #-112]	; 0xffffff90
   6fd8c:	mov	r8, #0
   6fd90:	ldrb	r0, [r4, #19]
   6fd94:	str	r5, [fp, #-144]	; 0xffffff70
   6fd98:	cmp	r0, #0
   6fd9c:	beq	6fdb8 <fputs@plt+0x5ea04>
   6fda0:	sub	r0, r0, #1
   6fda4:	strb	r0, [r4, #19]
   6fda8:	uxtb	r0, r0
   6fdac:	add	r0, r4, r0, lsl #2
   6fdb0:	ldr	r7, [r0, #28]
   6fdb4:	b	6fdc4 <fputs@plt+0x5ea10>
   6fdb8:	ldr	r0, [r4, #76]	; 0x4c
   6fdbc:	add	r7, r0, #1
   6fdc0:	str	r7, [r4, #76]	; 0x4c
   6fdc4:	ldr	r2, [r9, #4]!
   6fdc8:	ldr	r1, [sp, #152]	; 0x98
   6fdcc:	mov	r5, #0
   6fdd0:	mov	r0, r4
   6fdd4:	mov	r3, r7
   6fdd8:	str	r5, [sp]
   6fddc:	str	r5, [sp, #4]
   6fde0:	str	r5, [sp, #8]
   6fde4:	str	r5, [sp, #12]
   6fde8:	bl	6c0c8 <fputs@plt+0x5ad14>
   6fdec:	ldr	r2, [sl]
   6fdf0:	str	r5, [sp]
   6fdf4:	ldr	r5, [sp, #88]	; 0x58
   6fdf8:	str	r0, [sp, #152]	; 0x98
   6fdfc:	mov	r1, #110	; 0x6e
   6fe00:	mov	r3, r7
   6fe04:	mov	r0, r5
   6fe08:	bl	4a1bc <fputs@plt+0x38e08>
   6fe0c:	ldr	r0, [r5]
   6fe10:	ldrb	r0, [r0, #69]	; 0x45
   6fe14:	cmp	r0, #0
   6fe18:	bne	6fe34 <fputs@plt+0x5ea80>
   6fe1c:	ldr	r2, [r5, #32]
   6fe20:	ldr	r1, [r5, #4]
   6fe24:	add	r2, r2, r2, lsl #2
   6fe28:	add	r1, r1, r2, lsl #2
   6fe2c:	mov	r2, #16
   6fe30:	strb	r2, [r1, #-17]	; 0xffffffef
   6fe34:	cmp	r6, #0
   6fe38:	ldr	sl, [fp, #-128]	; 0xffffff80
   6fe3c:	ldr	r4, [sp, #120]	; 0x78
   6fe40:	ldr	r6, [fp, #-136]	; 0xffffff78
   6fe44:	beq	6fe84 <fputs@plt+0x5ead0>
   6fe48:	ldr	r1, [r5, #24]
   6fe4c:	ldr	r3, [r1, #120]	; 0x78
   6fe50:	cmp	r3, #0
   6fe54:	beq	6fe74 <fputs@plt+0x5eac0>
   6fe58:	mov	r2, r5
   6fe5c:	mvn	r5, r8
   6fe60:	ldr	r4, [r2, #32]!
   6fe64:	str	r4, [r3, r5, lsl #2]
   6fe68:	ldr	r5, [sp, #88]	; 0x58
   6fe6c:	ldr	r4, [sp, #120]	; 0x78
   6fe70:	b	6fe78 <fputs@plt+0x5eac4>
   6fe74:	add	r2, r5, #32
   6fe78:	ldr	r2, [r2]
   6fe7c:	sub	r2, r2, #1
   6fe80:	str	r2, [r1, #96]	; 0x60
   6fe84:	ldrb	r1, [r6]
   6fe88:	tst	r1, #16
   6fe8c:	bne	6feb4 <fputs@plt+0x5eb00>
   6fe90:	mov	r0, #0
   6fe94:	ldr	r2, [r9]
   6fe98:	mov	r1, #7
   6fe9c:	str	r0, [sp]
   6fea0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6fea4:	add	r3, r0, #1
   6fea8:	mov	r0, r5
   6feac:	bl	4a1bc <fputs@plt+0x38e08>
   6feb0:	b	6ff3c <fputs@plt+0x5eb88>
   6feb4:	ldr	r2, [fp, #-140]	; 0xffffff74
   6feb8:	ldr	r3, [sp, #152]	; 0x98
   6febc:	ldr	r4, [fp, #-116]	; 0xffffff8c
   6fec0:	mov	r8, #0
   6fec4:	cmn	r2, #1
   6fec8:	ldrle	r1, [r5, #32]
   6fecc:	suble	r2, r1, #1
   6fed0:	cmp	r0, #0
   6fed4:	movw	r0, #35320	; 0x89f8
   6fed8:	ldr	r1, [sp, #144]	; 0x90
   6fedc:	movt	r0, #10
   6fee0:	addeq	r2, r2, r2, lsl #2
   6fee4:	ldreq	r0, [r5, #4]
   6fee8:	add	r1, r3, r1
   6feec:	addeq	r0, r0, r2, lsl #2
   6fef0:	str	r1, [r0, #8]
   6fef4:	ldr	r0, [fp, #-144]	; 0xffffff70
   6fef8:	mov	r1, r4
   6fefc:	ldr	r2, [r9]
   6ff00:	ldr	r3, [r0, #40]	; 0x28
   6ff04:	mov	r0, #1
   6ff08:	str	r0, [sp]
   6ff0c:	mov	r0, r5
   6ff10:	bl	7ace8 <fputs@plt+0x69934>
   6ff14:	mov	r0, r5
   6ff18:	mov	r1, #13
   6ff1c:	mov	r2, #0
   6ff20:	mov	r3, r4
   6ff24:	str	r8, [sp]
   6ff28:	bl	4a1bc <fputs@plt+0x38e08>
   6ff2c:	ldrb	r0, [r6]
   6ff30:	ldr	r4, [sp, #120]	; 0x78
   6ff34:	and	r0, r0, #239	; 0xef
   6ff38:	strb	r0, [r6]
   6ff3c:	ldr	r0, [r5]
   6ff40:	ldr	r8, [fp, #-112]	; 0xffffff90
   6ff44:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6ff48:	ldrb	r0, [r0, #69]	; 0x45
   6ff4c:	cmp	r0, #0
   6ff50:	beq	6ff70 <fputs@plt+0x5ebbc>
   6ff54:	ldr	r0, [r5, #32]
   6ff58:	ldr	r1, [r5, #24]
   6ff5c:	sub	r2, r0, #1
   6ff60:	str	r2, [r1, #96]	; 0x60
   6ff64:	movw	r1, #35320	; 0x89f8
   6ff68:	movt	r1, #10
   6ff6c:	b	6ffac <fputs@plt+0x5ebf8>
   6ff70:	ldr	r0, [r5, #32]
   6ff74:	ldr	r1, [r5, #4]
   6ff78:	sub	r2, r0, #1
   6ff7c:	add	r3, r2, r2, lsl #2
   6ff80:	add	r1, r1, r3, lsl #2
   6ff84:	mov	r3, #3
   6ff88:	strb	r3, [r1, #3]
   6ff8c:	ldr	r1, [r5, #24]
   6ff90:	str	r2, [r1, #96]	; 0x60
   6ff94:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6ff98:	cmp	r1, #0
   6ff9c:	movlt	r1, r2
   6ffa0:	ldr	r2, [r5, #4]
   6ffa4:	add	r1, r1, r1, lsl #2
   6ffa8:	add	r1, r2, r1, lsl #2
   6ffac:	mov	r6, #1
   6ffb0:	cmp	r7, #0
   6ffb4:	str	r0, [r1, #8]
   6ffb8:	beq	70004 <fputs@plt+0x5ec50>
   6ffbc:	ldrb	r0, [r8, #19]
   6ffc0:	cmp	r0, #7
   6ffc4:	bhi	70004 <fputs@plt+0x5ec50>
   6ffc8:	ldr	r2, [sp, #52]	; 0x34
   6ffcc:	mov	r1, #0
   6ffd0:	ldr	r3, [r2, #6]
   6ffd4:	cmp	r3, r7
   6ffd8:	beq	70000 <fputs@plt+0x5ec4c>
   6ffdc:	add	r1, r1, #1
   6ffe0:	add	r2, r2, #20
   6ffe4:	cmp	r1, #10
   6ffe8:	bcc	6ffd0 <fputs@plt+0x5ec1c>
   6ffec:	add	r1, r0, #1
   6fff0:	add	r0, r8, r0, lsl #2
   6fff4:	strb	r1, [r8, #19]
   6fff8:	str	r7, [r0, #28]
   6fffc:	b	70004 <fputs@plt+0x5ec50>
   70000:	strb	r6, [r2]
   70004:	mov	r0, r8
   70008:	bl	62b90 <fputs@plt+0x517dc>
   7000c:	ldr	r0, [r5, #32]
   70010:	ldr	r2, [r5, #24]
   70014:	sub	r1, r0, #1
   70018:	str	r1, [r2, #96]	; 0x60
   7001c:	ldr	r2, [r5]
   70020:	ldrb	r2, [r2, #69]	; 0x45
   70024:	cmp	r2, #0
   70028:	movw	r2, #35320	; 0x89f8
   7002c:	movt	r2, #10
   70030:	bne	7004c <fputs@plt+0x5ec98>
   70034:	ldr	r2, [sp, #72]	; 0x48
   70038:	cmp	r2, #0
   7003c:	movge	r1, r2
   70040:	ldr	r2, [r5, #4]
   70044:	add	r1, r1, r1, lsl #2
   70048:	add	r2, r2, r1, lsl #2
   7004c:	str	r0, [r2, #8]
   70050:	ldr	r0, [r8]
   70054:	ldr	r1, [sp, #136]	; 0x88
   70058:	bl	48008 <fputs@plt+0x36c54>
   7005c:	ldrb	r0, [r9, #69]	; 0x45
   70060:	ldr	r1, [sp, #96]	; 0x60
   70064:	cmp	r0, #0
   70068:	bne	6d2c8 <fputs@plt+0x5bf14>
   7006c:	ldrb	r0, [r1]
   70070:	ldr	r5, [sp, #116]	; 0x74
   70074:	mov	r1, sl
   70078:	mov	r3, r4
   7007c:	str	r0, [sp]
   70080:	ldr	r0, [sp, #128]	; 0x80
   70084:	mov	r2, r5
   70088:	str	r0, [sp, #4]
   7008c:	mov	r0, r8
   70090:	bl	751f0 <fputs@plt+0x63e3c>
   70094:	ldr	r0, [sp, #124]	; 0x7c
   70098:	ldr	r2, [fp, #-108]	; 0xffffff94
   7009c:	mov	ip, #0
   700a0:	ldr	r0, [r0, #32]
   700a4:	str	r0, [r5, #32]
   700a8:	ldr	r0, [sp, #132]	; 0x84
   700ac:	add	r5, r2, r0, lsl #4
   700b0:	mov	r4, r5
   700b4:	ldrb	r0, [r4, #780]!	; 0x30c
   700b8:	ldr	lr, [r4, #20]
   700bc:	ldr	r7, [r2]
   700c0:	ldr	r3, [r2, #4]
   700c4:	add	r1, r0, r0, lsl #3
   700c8:	ldr	r0, [r2, #68]	; 0x44
   700cc:	add	r8, r3, r1, lsl #3
   700d0:	ldr	r1, [r7]
   700d4:	cmp	r0, #1
   700d8:	ldr	r6, [r8, #52]	; 0x34
   700dc:	str	r1, [sp, #136]	; 0x88
   700e0:	ldr	r1, [r7, #8]
   700e4:	str	r1, [sp, #152]	; 0x98
   700e8:	blt	7010c <fputs@plt+0x5ed58>
   700ec:	ldr	r3, [sp, #76]	; 0x4c
   700f0:	mov	r1, #0
   700f4:	ldr	r2, [r3, r1, lsl #2]
   700f8:	cmp	r2, r6
   700fc:	beq	70118 <fputs@plt+0x5ed64>
   70100:	add	r1, r1, #1
   70104:	cmp	r1, r0
   70108:	blt	700f4 <fputs@plt+0x5ed40>
   7010c:	mov	r1, #0
   70110:	mov	r0, #0
   70114:	b	70138 <fputs@plt+0x5ed84>
   70118:	sub	r2, r1, #32
   7011c:	rsb	r0, r1, #32
   70120:	mov	r3, #1
   70124:	lsr	r0, r3, r0
   70128:	cmp	r2, #0
   7012c:	lsl	r1, r3, r1
   70130:	lslge	r0, r3, r2
   70134:	movwge	r1, #0
   70138:	ldr	r2, [fp, #-120]	; 0xffffff88
   7013c:	str	r6, [sp, #140]	; 0x8c
   70140:	str	r7, [fp, #-116]	; 0xffffff8c
   70144:	ldr	r3, [sp, #120]	; 0x78
   70148:	bic	r1, r2, r1
   7014c:	mov	r2, r5
   70150:	str	r1, [r2, #808]!	; 0x328
   70154:	ldr	r1, [fp, #-124]	; 0xffffff84
   70158:	str	r2, [fp, #-144]	; 0xffffff70
   7015c:	bic	r0, r1, r0
   70160:	str	r0, [r2, #4]
   70164:	ldr	r0, [sp, #84]	; 0x54
   70168:	sub	r2, r3, #32
   7016c:	cmp	r2, #0
   70170:	ldrd	r0, [r0]
   70174:	str	lr, [fp, #-140]	; 0xffffff74
   70178:	lsr	r0, r0, r3
   7017c:	rsb	r3, r3, #32
   70180:	orr	r9, r0, r1, lsl r3
   70184:	ldrb	r0, [lr, #36]	; 0x24
   70188:	lsrge	r9, r1, r2
   7018c:	tst	r0, #64	; 0x40
   70190:	beq	701a8 <fputs@plt+0x5edf4>
   70194:	ldr	r0, [fp, #-108]	; 0xffffff94
   70198:	mov	r1, #1
   7019c:	ldrb	r0, [r0, #36]	; 0x24
   701a0:	and	r0, r0, #32
   701a4:	eor	ip, r1, r0, lsr #5
   701a8:	ldr	sl, [sp, #152]	; 0x98
   701ac:	sub	r0, r4, #44	; 0x2c
   701b0:	str	ip, [sp, #80]	; 0x50
   701b4:	str	r0, [fp, #-136]	; 0xffffff78
   701b8:	mov	r0, sl
   701bc:	bl	62b34 <fputs@plt+0x51780>
   701c0:	mov	r7, r5
   701c4:	str	r0, [sp, #100]	; 0x64
   701c8:	str	r5, [sp, #132]	; 0x84
   701cc:	str	r0, [r7, #748]!	; 0x2ec
   701d0:	mov	r1, r7
   701d4:	str	r0, [r1, #4]!
   701d8:	mov	r0, sl
   701dc:	str	r1, [sp, #96]	; 0x60
   701e0:	bl	62b34 <fputs@plt+0x51780>
   701e4:	str	r0, [r7, #12]
   701e8:	str	r0, [sp, #144]	; 0x90
   701ec:	str	r4, [sp, #88]	; 0x58
   701f0:	ldrb	r0, [r4]
   701f4:	cmp	r0, #0
   701f8:	ldrbne	r0, [r8, #44]	; 0x2c
   701fc:	tstne	r0, #8
   70200:	bne	70414 <fputs@plt+0x5f060>
   70204:	ldrb	r1, [r8, #45]	; 0x2d
   70208:	ldr	r6, [sp, #132]	; 0x84
   7020c:	ldr	r5, [fp, #-140]	; 0xffffff74
   70210:	tst	r1, #16
   70214:	bne	70388 <fputs@plt+0x5efd4>
   70218:	and	r0, r9, #1
   7021c:	ldr	r6, [fp, #-116]	; 0xffffff8c
   70220:	str	r0, [sp, #112]	; 0x70
   70224:	ldr	r0, [r5, #36]	; 0x24
   70228:	tst	r0, #1024	; 0x400
   7022c:	bne	703d8 <fputs@plt+0x5f024>
   70230:	tst	r0, #256	; 0x100
   70234:	andsne	r2, r0, #5
   70238:	bne	707a8 <fputs@plt+0x5f3f4>
   7023c:	movw	r3, #258	; 0x102
   70240:	and	r2, r0, r3
   70244:	cmp	r2, r3
   70248:	bne	6e19c <fputs@plt+0x5cde8>
   7024c:	tst	r0, #32
   70250:	mov	r1, #0
   70254:	mov	r2, #0
   70258:	mov	sl, #0
   7025c:	ldr	r4, [sp, #132]	; 0x84
   70260:	ldr	r8, [sp, #100]	; 0x64
   70264:	mov	r3, #0
   70268:	ldrne	r1, [r5, #48]	; 0x30
   7026c:	movne	r2, #1
   70270:	ldrne	r1, [r1]
   70274:	tst	r0, #16
   70278:	ldrne	r0, [r5, #48]	; 0x30
   7027c:	mov	r7, r1
   70280:	ldrne	sl, [r0, r2, lsl #2]
   70284:	ldr	r0, [sp, #112]	; 0x70
   70288:	cmp	r0, #0
   7028c:	movne	r7, sl
   70290:	movne	sl, r1
   70294:	cmp	r7, #0
   70298:	beq	6e260 <fputs@plt+0x5ceac>
   7029c:	ldr	r9, [r7]
   702a0:	mov	r0, r6
   702a4:	sub	r2, fp, #80	; 0x50
   702a8:	mov	r4, #0
   702ac:	ldr	r1, [r9, #16]
   702b0:	bl	628d8 <fputs@plt+0x51524>
   702b4:	mov	r5, r0
   702b8:	ldrb	r0, [r9]
   702bc:	movw	r1, #15484	; 0x3c7c
   702c0:	ldr	r2, [sp, #140]	; 0x8c
   702c4:	mov	r3, r8
   702c8:	movt	r1, #9
   702cc:	str	r5, [sp]
   702d0:	add	r0, r1, r0
   702d4:	ldrb	r1, [r0, #-80]	; 0xffffffb0
   702d8:	ldr	r0, [sp, #152]	; 0x98
   702dc:	bl	4a1bc <fputs@plt+0x38e08>
   702e0:	ldr	r6, [fp, #-116]	; 0xffffff8c
   702e4:	mov	r0, #0
   702e8:	add	r1, r6, r0
   702ec:	ldr	r2, [r1, #136]	; 0x88
   702f0:	cmp	r2, r5
   702f4:	bne	70324 <fputs@plt+0x5ef70>
   702f8:	ldrb	r2, [r1, #130]	; 0x82
   702fc:	cmp	r2, #0
   70300:	beq	70320 <fputs@plt+0x5ef6c>
   70304:	ldrb	r2, [r6, #19]
   70308:	cmp	r2, #7
   7030c:	addls	r3, r2, #1
   70310:	addls	r2, r6, r2, lsl #2
   70314:	strbls	r3, [r6, #19]
   70318:	strls	r5, [r2, #28]
   7031c:	strb	r4, [r1, #130]	; 0x82
   70320:	str	r4, [r1, #136]	; 0x88
   70324:	add	r0, r0, #20
   70328:	cmp	r0, #200	; 0xc8
   7032c:	bne	702e8 <fputs@plt+0x5ef34>
   70330:	ldr	r0, [fp, #-80]	; 0xffffffb0
   70334:	ldr	r4, [sp, #132]	; 0x84
   70338:	cmp	r0, #0
   7033c:	beq	6e3a4 <fputs@plt+0x5cff0>
   70340:	ldrb	r1, [r6, #19]
   70344:	cmp	r1, #7
   70348:	bhi	6e3a4 <fputs@plt+0x5cff0>
   7034c:	add	r2, r6, #130	; 0x82
   70350:	mov	r3, #0
   70354:	ldr	r6, [r2, #6]
   70358:	cmp	r6, r0
   7035c:	beq	6e394 <fputs@plt+0x5cfe0>
   70360:	add	r3, r3, #1
   70364:	add	r2, r2, #20
   70368:	cmp	r3, #10
   7036c:	bcc	70354 <fputs@plt+0x5efa0>
   70370:	ldr	r3, [fp, #-116]	; 0xffffff8c
   70374:	add	r2, r1, #1
   70378:	add	r1, r3, r1, lsl #2
   7037c:	strb	r2, [r3, #19]
   70380:	str	r0, [r1, #28]
   70384:	b	6e39c <fputs@plt+0x5cfe8>
   70388:	ldr	r0, [r8, #32]
   7038c:	ldr	r5, [r8, #36]	; 0x24
   70390:	ldr	r4, [sp, #152]	; 0x98
   70394:	mov	r1, #16
   70398:	mov	r3, #0
   7039c:	str	r0, [sp]
   703a0:	mov	r0, r4
   703a4:	mov	r2, r5
   703a8:	bl	4a1bc <fputs@plt+0x38e08>
   703ac:	ldr	r3, [sp, #100]	; 0x64
   703b0:	mov	r0, #0
   703b4:	mov	r1, #18
   703b8:	mov	r2, r5
   703bc:	str	r0, [sp]
   703c0:	mov	r0, r4
   703c4:	bl	4a1bc <fputs@plt+0x38e08>
   703c8:	str	r0, [r6, #788]	; 0x314
   703cc:	mov	r0, #13
   703d0:	strb	r0, [r6, #781]	; 0x30d
   703d4:	b	70894 <fputs@plt+0x5f4e0>
   703d8:	ldr	r1, [r6, #108]	; 0x6c
   703dc:	ldrh	r4, [r5, #40]	; 0x28
   703e0:	ldr	r0, [r6, #60]	; 0x3c
   703e4:	ldr	r2, [r6, #64]	; 0x40
   703e8:	add	r1, r1, #1
   703ec:	str	r1, [r6, #108]	; 0x6c
   703f0:	add	r1, r4, #2
   703f4:	cmp	r0, r1
   703f8:	str	r1, [sp, #88]	; 0x58
   703fc:	bge	70448 <fputs@plt+0x5f094>
   70400:	ldr	r0, [r6, #76]	; 0x4c
   70404:	add	r1, r0, r1
   70408:	add	r9, r0, #1
   7040c:	str	r1, [r6, #76]	; 0x4c
   70410:	b	7045c <fputs@plt+0x5f0a8>
   70414:	ldr	r1, [fp, #-116]	; 0xffffff8c
   70418:	mov	r2, #0
   7041c:	ldr	r0, [r1, #76]	; 0x4c
   70420:	add	r3, r0, #1
   70424:	ldr	r0, [fp, #-136]	; 0xffffff78
   70428:	str	r3, [r1, #76]	; 0x4c
   7042c:	mov	r1, #22
   70430:	str	r3, [r0]
   70434:	mov	r0, #0
   70438:	str	r0, [sp]
   7043c:	ldr	r0, [sp, #152]	; 0x98
   70440:	bl	4a1bc <fputs@plt+0x38e08>
   70444:	b	70204 <fputs@plt+0x5ee50>
   70448:	sub	r0, r0, r1
   7044c:	add	r1, r2, r1
   70450:	mov	r9, r2
   70454:	str	r0, [r6, #60]	; 0x3c
   70458:	str	r1, [r6, #64]	; 0x40
   7045c:	ldr	r8, [r7]
   70460:	cmp	r4, #0
   70464:	str	r7, [sp, #100]	; 0x64
   70468:	beq	704d8 <fputs@plt+0x5f124>
   7046c:	ldr	r7, [sp, #96]	; 0x60
   70470:	add	r6, r9, #2
   70474:	mov	sl, #0
   70478:	ldr	r0, [r5, #48]	; 0x30
   7047c:	ldr	r1, [r0, sl, lsl #2]
   70480:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70484:	cmp	r1, #0
   70488:	beq	704cc <fputs@plt+0x5f118>
   7048c:	ldrb	r3, [r1, #18]
   70490:	add	r2, r6, sl
   70494:	tst	r3, #1
   70498:	bne	704ac <fputs@plt+0x5f0f8>
   7049c:	ldr	r1, [r1]
   704a0:	ldr	r1, [r1, #16]
   704a4:	bl	6094c <fputs@plt+0x4f598>
   704a8:	b	704c8 <fputs@plt+0x5f114>
   704ac:	ldr	r3, [sp, #112]	; 0x70
   704b0:	str	r2, [sp, #4]
   704b4:	ldr	r2, [fp, #-136]	; 0xffffff78
   704b8:	str	r3, [sp]
   704bc:	mov	r3, sl
   704c0:	bl	7aea4 <fputs@plt+0x69af0>
   704c4:	ldr	r8, [r7]
   704c8:	ldr	r5, [fp, #-140]	; 0xffffff74
   704cc:	add	sl, sl, #1
   704d0:	cmp	r4, sl
   704d4:	bne	70478 <fputs@plt+0x5f0c4>
   704d8:	ldr	r6, [sp, #152]	; 0x98
   704dc:	ldr	r2, [r5, #24]
   704e0:	mov	r5, #0
   704e4:	mov	r1, #22
   704e8:	mov	r3, r9
   704ec:	mov	r7, r9
   704f0:	str	r5, [sp]
   704f4:	mov	r0, r6
   704f8:	bl	4a1bc <fputs@plt+0x38e08>
   704fc:	add	r3, r9, #1
   70500:	mov	r0, r6
   70504:	mov	r1, #22
   70508:	mov	r2, r4
   7050c:	str	r5, [sp]
   70510:	bl	4a1bc <fputs@plt+0x38e08>
   70514:	ldr	r0, [fp, #-140]	; 0xffffff74
   70518:	mov	r1, #11
   7051c:	mov	r3, r8
   70520:	mov	r5, #0
   70524:	ldr	r0, [r0, #32]
   70528:	str	r0, [sp, #112]	; 0x70
   7052c:	ldr	r0, [fp, #-140]	; 0xffffff74
   70530:	ldrb	sl, [r0, #28]
   70534:	str	r9, [sp]
   70538:	ldr	r9, [sp, #140]	; 0x8c
   7053c:	mov	r0, r6
   70540:	mov	r2, r9
   70544:	bl	4a1bc <fputs@plt+0x38e08>
   70548:	ldr	r2, [sp, #112]	; 0x70
   7054c:	cmp	sl, #0
   70550:	mvn	r3, #10
   70554:	mov	r1, r0
   70558:	mov	r0, r6
   7055c:	mvneq	r3, #1
   70560:	bl	1d530 <fputs@plt+0xc17c>
   70564:	ldr	r3, [fp, #-140]	; 0xffffff74
   70568:	ldr	r1, [sp, #132]	; 0x84
   7056c:	ldr	r0, [fp, #-108]	; 0xffffff94
   70570:	strb	r5, [r3, #28]
   70574:	str	r9, [r1, #784]	; 0x310
   70578:	ldrb	r0, [r0, #40]	; 0x28
   7057c:	cmp	r0, #0
   70580:	mvn	r0, #95	; 0x5f
   70584:	mvneq	r0, #101	; 0x65
   70588:	cmp	r4, #0
   7058c:	strb	r0, [r1, #781]	; 0x30d
   70590:	ldr	r0, [r6, #32]
   70594:	str	r0, [r1, #788]	; 0x314
   70598:	ldr	r0, [fp, #-116]	; 0xffffff8c
   7059c:	beq	7072c <fputs@plt+0x5f378>
   705a0:	ldr	r1, [sp, #100]	; 0x64
   705a4:	sub	r9, r4, #1
   705a8:	add	r1, r1, #12
   705ac:	str	r1, [sp, #112]	; 0x70
   705b0:	ldr	r1, [sp, #132]	; 0x84
   705b4:	ldr	sl, [r1, #792]	; 0x318
   705b8:	add	r2, r1, #796	; 0x31c
   705bc:	str	r2, [sp, #100]	; 0x64
   705c0:	ldr	r1, [r3, #48]	; 0x30
   705c4:	add	r8, r9, #1
   705c8:	cmp	r8, #16
   705cc:	ldr	r4, [r1, r9, lsl #2]
   705d0:	bgt	705fc <fputs@plt+0x5f248>
   705d4:	ldrh	r2, [r3, #30]
   705d8:	mov	r1, #1
   705dc:	tst	r2, r1, lsl r9
   705e0:	beq	705fc <fputs@plt+0x5f248>
   705e4:	ldr	r0, [fp, #-136]	; 0xffffff78
   705e8:	mov	r1, r4
   705ec:	bl	7b098 <fputs@plt+0x69ce4>
   705f0:	ldr	r3, [fp, #-140]	; 0xffffff74
   705f4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   705f8:	b	70720 <fputs@plt+0x5f36c>
   705fc:	ldrb	r1, [r4, #18]
   70600:	tst	r1, #1
   70604:	beq	70720 <fputs@plt+0x5f36c>
   70608:	ldr	r1, [sp, #136]	; 0x88
   7060c:	ldrb	r1, [r1, #69]	; 0x45
   70610:	cmp	r1, #0
   70614:	bne	70678 <fputs@plt+0x5f2c4>
   70618:	ldr	r0, [sp, #100]	; 0x64
   7061c:	sub	sl, sl, #1
   70620:	add	r1, sl, sl, lsl #1
   70624:	ldr	r0, [r0]
   70628:	add	r0, r0, r1, lsl #2
   7062c:	ldr	r2, [r0, #4]
   70630:	cmn	r2, #1
   70634:	ldrle	r0, [sp, #152]	; 0x98
   70638:	ldrle	r0, [r0, #32]
   7063c:	suble	r2, r0, #1
   70640:	ldr	r0, [sp, #152]	; 0x98
   70644:	ldr	r1, [r0]
   70648:	ldrb	r1, [r1, #69]	; 0x45
   7064c:	cmp	r1, #0
   70650:	movw	r1, #35320	; 0x89f8
   70654:	movt	r1, #10
   70658:	addeq	r2, r2, r2, lsl #2
   7065c:	ldreq	r1, [r0, #4]
   70660:	addeq	r1, r1, r2, lsl #2
   70664:	ldmib	r1, {r2, r3, r6}
   70668:	ldrb	r1, [r1]
   7066c:	str	r6, [sp]
   70670:	bl	4a1bc <fputs@plt+0x38e08>
   70674:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70678:	mov	r1, #79	; 0x4f
   7067c:	mov	r2, #0
   70680:	mov	r3, #0
   70684:	str	r5, [sp]
   70688:	bl	52078 <fputs@plt+0x40cc4>
   7068c:	mov	r1, #0
   70690:	cmp	r0, #0
   70694:	beq	70714 <fputs@plt+0x5f360>
   70698:	mov	r5, r0
   7069c:	ldr	r0, [r4]
   706a0:	ldr	r4, [sp, #136]	; 0x88
   706a4:	sub	r2, fp, #80	; 0x50
   706a8:	mov	r3, #0
   706ac:	ldr	r0, [r0, #12]
   706b0:	str	r0, [r5, #12]
   706b4:	str	r1, [fp, #-76]	; 0xffffffb4
   706b8:	str	r1, [fp, #-80]	; 0xffffffb0
   706bc:	mov	r0, r4
   706c0:	mov	r1, #157	; 0x9d
   706c4:	bl	6704c <fputs@plt+0x55c98>
   706c8:	cmp	r0, #0
   706cc:	str	r0, [r5, #16]
   706d0:	beq	706f8 <fputs@plt+0x5f344>
   706d4:	add	r1, r7, r9
   706d8:	mov	r3, #0
   706dc:	add	r1, r1, #2
   706e0:	str	r1, [r0, #28]
   706e4:	ldr	r0, [sp, #112]	; 0x70
   706e8:	mov	r1, r5
   706ec:	ldr	r2, [r0]
   706f0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   706f4:	bl	63e1c <fputs@plt+0x52a68>
   706f8:	mov	r0, #0
   706fc:	mov	r1, r5
   70700:	str	r0, [r5, #12]
   70704:	mov	r0, r4
   70708:	mov	r5, #0
   7070c:	bl	48008 <fputs@plt+0x36c54>
   70710:	b	70718 <fputs@plt+0x5f364>
   70714:	mov	r5, #0
   70718:	ldr	r0, [fp, #-116]	; 0xffffff8c
   7071c:	ldr	r3, [fp, #-140]	; 0xffffff74
   70720:	sub	r9, r9, #1
   70724:	cmp	r8, #1
   70728:	bgt	705c0 <fputs@plt+0x5f20c>
   7072c:	ldr	ip, [sp, #88]	; 0x58
   70730:	mov	r1, #0
   70734:	add	r4, r7, ip
   70738:	add	r2, r0, r1
   7073c:	ldr	r3, [r2, #136]	; 0x88
   70740:	cmp	r3, r7
   70744:	blt	70784 <fputs@plt+0x5f3d0>
   70748:	cmp	r3, r4
   7074c:	bge	70784 <fputs@plt+0x5f3d0>
   70750:	ldrb	r6, [r2, #130]	; 0x82
   70754:	cmp	r6, #0
   70758:	beq	70780 <fputs@plt+0x5f3cc>
   7075c:	ldrb	r6, [r0, #19]
   70760:	cmp	r6, #7
   70764:	bhi	7077c <fputs@plt+0x5f3c8>
   70768:	add	r5, r6, #1
   7076c:	add	r6, r0, r6, lsl #2
   70770:	strb	r5, [r0, #19]
   70774:	mov	r5, #0
   70778:	str	r3, [r6, #28]
   7077c:	strb	r5, [r2, #130]	; 0x82
   70780:	str	r5, [r2, #136]	; 0x88
   70784:	add	r1, r1, #20
   70788:	cmp	r1, #200	; 0xc8
   7078c:	bne	70738 <fputs@plt+0x5f384>
   70790:	ldr	r1, [r0, #60]	; 0x3c
   70794:	cmp	r1, ip
   70798:	strlt	ip, [r0, #60]	; 0x3c
   7079c:	strlt	r7, [r0, #64]	; 0x40
   707a0:	bl	62b90 <fputs@plt+0x517dc>
   707a4:	b	70894 <fputs@plt+0x5f4e0>
   707a8:	ldr	r0, [r5, #48]	; 0x30
   707ac:	mov	r3, #0
   707b0:	ldr	r1, [r0]
   707b4:	ldr	r0, [r6, #76]	; 0x4c
   707b8:	add	r5, r0, #1
   707bc:	ldr	r0, [sp, #112]	; 0x70
   707c0:	str	r5, [r6, #76]	; 0x4c
   707c4:	stm	sp, {r0, r5}
   707c8:	mov	r0, r6
   707cc:	ldr	r2, [fp, #-136]	; 0xffffff78
   707d0:	bl	7aea4 <fputs@plt+0x69af0>
   707d4:	mov	r4, r0
   707d8:	cmp	r5, #0
   707dc:	cmpne	r4, r5
   707e0:	bne	6e28c <fputs@plt+0x5ced8>
   707e4:	ldr	r0, [sp, #96]	; 0x60
   707e8:	ldr	r7, [sp, #152]	; 0x98
   707ec:	mov	r6, #0
   707f0:	mov	r1, #38	; 0x26
   707f4:	mov	r2, r4
   707f8:	ldr	r5, [r0]
   707fc:	mov	r0, r7
   70800:	str	r6, [sp]
   70804:	mov	r3, r5
   70808:	bl	4a1bc <fputs@plt+0x38e08>
   7080c:	ldr	r8, [sp, #140]	; 0x8c
   70810:	mov	r0, r7
   70814:	mov	r1, #70	; 0x46
   70818:	mov	r3, r5
   7081c:	str	r4, [sp]
   70820:	mov	r2, r8
   70824:	bl	4a1bc <fputs@plt+0x38e08>
   70828:	ldr	r0, [fp, #-116]	; 0xffffff8c
   7082c:	ldr	r5, [sp, #132]	; 0x84
   70830:	mov	r3, #0
   70834:	add	r7, r0, r6
   70838:	ldr	r1, [r7, #136]	; 0x88
   7083c:	cmp	r1, r4
   70840:	bne	70870 <fputs@plt+0x5f4bc>
   70844:	ldrb	r1, [r7, #130]	; 0x82
   70848:	cmp	r1, #0
   7084c:	beq	7086c <fputs@plt+0x5f4b8>
   70850:	ldrb	r1, [r0, #19]
   70854:	cmp	r1, #7
   70858:	addls	r2, r1, #1
   7085c:	addls	r1, r0, r1, lsl #2
   70860:	strbls	r2, [r0, #19]
   70864:	strls	r4, [r1, #28]
   70868:	strb	r3, [r7, #130]	; 0x82
   7086c:	str	r3, [r7, #136]	; 0x88
   70870:	add	r6, r6, #20
   70874:	cmp	r6, #200	; 0xc8
   70878:	bne	70834 <fputs@plt+0x5f480>
   7087c:	mov	r1, r8
   70880:	mvn	r2, #0
   70884:	mov	r3, r4
   70888:	bl	64364 <fputs@plt+0x52fb0>
   7088c:	mov	r0, #160	; 0xa0
   70890:	strb	r0, [r5, #781]	; 0x30d
   70894:	ldr	ip, [fp, #-144]	; 0xffffff70
   70898:	ldr	r1, [fp, #-108]	; 0xffffff94
   7089c:	ldr	r0, [r1, #340]	; 0x154
   708a0:	cmp	r0, #1
   708a4:	blt	70b14 <fputs@plt+0x5f760>
   708a8:	ldr	r2, [sp, #132]	; 0x84
   708ac:	add	r7, r0, #1
   708b0:	ldr	r0, [r1, #348]	; 0x15c
   708b4:	ldr	r9, [sp, #152]	; 0x98
   708b8:	add	r8, r2, #772	; 0x304
   708bc:	add	r6, r0, #20
   708c0:	ldrh	r0, [r6]
   708c4:	tst	r0, #6
   708c8:	bne	709cc <fputs@plt+0x5f618>
   708cc:	ldrd	r2, [r6, #20]
   708d0:	ldrd	r4, [ip]
   708d4:	and	r1, r5, r3
   708d8:	and	r2, r4, r2
   708dc:	orrs	r1, r2, r1
   708e0:	beq	708f4 <fputs@plt+0x5f540>
   708e4:	ldr	r1, [fp, #-108]	; 0xffffff94
   708e8:	mov	r0, #1
   708ec:	strb	r0, [r1, #41]	; 0x29
   708f0:	b	709cc <fputs@plt+0x5f618>
   708f4:	ldr	r1, [fp, #-136]	; 0xffffff78
   708f8:	ldr	r4, [r6, #-20]	; 0xffffffec
   708fc:	ldr	r1, [r1]
   70900:	cmp	r1, #0
   70904:	beq	70918 <fputs@plt+0x5f564>
   70908:	ldrb	r1, [r4, #4]
   7090c:	tst	r1, #1
   70910:	ldr	r1, [fp, #-108]	; 0xffffff94
   70914:	beq	709cc <fputs@plt+0x5f618>
   70918:	tst	r0, #512	; 0x200
   7091c:	bne	7093c <fputs@plt+0x5f588>
   70920:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70924:	ldr	r2, [sp, #144]	; 0x90
   70928:	mov	r1, r4
   7092c:	mov	r3, #16
   70930:	bl	63e1c <fputs@plt+0x52a68>
   70934:	ldr	ip, [fp, #-144]	; 0xffffff70
   70938:	b	709bc <fputs@plt+0x5f608>
   7093c:	ldr	r2, [r8]
   70940:	mov	r0, #0
   70944:	mov	r1, #46	; 0x2e
   70948:	mov	r3, #0
   7094c:	str	r0, [sp]
   70950:	mov	r0, r9
   70954:	bl	4a1bc <fputs@plt+0x38e08>
   70958:	mov	r5, r0
   7095c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70960:	ldr	r2, [sp, #144]	; 0x90
   70964:	mov	r1, r4
   70968:	mov	r3, #16
   7096c:	bl	63e1c <fputs@plt+0x52a68>
   70970:	ldr	ip, [fp, #-144]	; 0xffffff70
   70974:	cmp	r5, #0
   70978:	beq	709bc <fputs@plt+0x5f608>
   7097c:	ldr	r0, [r9, #32]
   70980:	ldr	r2, [r9, #24]
   70984:	sub	r1, r0, #1
   70988:	str	r1, [r2, #96]	; 0x60
   7098c:	ldr	r2, [r9]
   70990:	ldrb	r2, [r2, #69]	; 0x45
   70994:	cmp	r2, #0
   70998:	movw	r2, #35320	; 0x89f8
   7099c:	movt	r2, #10
   709a0:	bne	709b8 <fputs@plt+0x5f604>
   709a4:	ldr	r2, [r9, #4]
   709a8:	cmp	r5, #0
   709ac:	movge	r1, r5
   709b0:	add	r1, r1, r1, lsl #2
   709b4:	add	r2, r2, r1, lsl #2
   709b8:	str	r0, [r2, #8]
   709bc:	ldrh	r0, [r6]
   709c0:	ldr	r1, [fp, #-108]	; 0xffffff94
   709c4:	orr	r0, r0, #4
   709c8:	strh	r0, [r6]
   709cc:	sub	r7, r7, #1
   709d0:	add	r6, r6, #48	; 0x30
   709d4:	cmp	r7, #1
   709d8:	bgt	708c0 <fputs@plt+0x5f50c>
   709dc:	ldr	r0, [r1, #340]	; 0x154
   709e0:	cmp	r0, #0
   709e4:	ble	70b14 <fputs@plt+0x5f760>
   709e8:	add	sl, r0, #1
   709ec:	ldr	r0, [r1, #348]	; 0x15c
   709f0:	add	r5, r0, #12
   709f4:	b	70ae8 <fputs@plt+0x5f734>
   709f8:	ldr	r0, [r5, #-4]
   709fc:	ldr	r1, [sp, #140]	; 0x8c
   70a00:	cmp	r0, r1
   70a04:	bne	70b04 <fputs@plt+0x5f750>
   70a08:	ldr	r0, [fp, #-136]	; 0xffffff78
   70a0c:	ldr	r0, [r0]
   70a10:	cmp	r0, #0
   70a14:	bne	70b04 <fputs@plt+0x5f750>
   70a18:	ldr	r0, [fp, #-120]	; 0xffffff88
   70a1c:	ldr	r9, [r5, #-12]
   70a20:	ldr	r2, [r5]
   70a24:	ldr	r1, [sp, #140]	; 0x8c
   70a28:	str	r0, [sp]
   70a2c:	ldr	r0, [fp, #-124]	; 0xffffff84
   70a30:	str	r0, [sp, #4]
   70a34:	mov	r0, #131	; 0x83
   70a38:	str	r0, [sp, #8]
   70a3c:	mov	r0, #0
   70a40:	str	r0, [sp, #12]
   70a44:	ldr	r0, [fp, #-132]	; 0xffffff7c
   70a48:	bl	77720 <fputs@plt+0x6636c>
   70a4c:	ldr	ip, [fp, #-144]	; 0xffffff70
   70a50:	cmp	r0, #0
   70a54:	beq	70b04 <fputs@plt+0x5f750>
   70a58:	mov	r4, r0
   70a5c:	ldrb	r0, [r0, #20]
   70a60:	tst	r0, #4
   70a64:	bne	70b04 <fputs@plt+0x5f750>
   70a68:	ldr	r0, [sp, #136]	; 0x88
   70a6c:	cmp	r0, #0
   70a70:	beq	70a84 <fputs@plt+0x5f6d0>
   70a74:	mov	r2, #48	; 0x30
   70a78:	mov	r3, #0
   70a7c:	bl	238bc <fputs@plt+0x12508>
   70a80:	b	70a90 <fputs@plt+0x5f6dc>
   70a84:	mov	r0, #48	; 0x30
   70a88:	mov	r1, #0
   70a8c:	bl	142d0 <fputs@plt+0x2f1c>
   70a90:	ldr	ip, [fp, #-144]	; 0xffffff70
   70a94:	mov	r8, r0
   70a98:	cmp	r0, #0
   70a9c:	beq	70b04 <fputs@plt+0x5f750>
   70aa0:	ldr	ip, [r4]
   70aa4:	mov	r1, r8
   70aa8:	ldm	ip!, {r0, r2, r3, r4, r6, r7}
   70aac:	stmia	r1!, {r0, r2, r3, r4, r6, r7}
   70ab0:	ldm	ip, {r0, r2, r3, r4, r6, r7}
   70ab4:	stm	r1, {r0, r2, r3, r4, r6, r7}
   70ab8:	mov	r1, r8
   70abc:	mov	r3, #16
   70ac0:	ldr	r0, [r9, #12]
   70ac4:	ldr	r2, [sp, #144]	; 0x90
   70ac8:	str	r0, [r8, #12]
   70acc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70ad0:	bl	63e1c <fputs@plt+0x52a68>
   70ad4:	ldr	r0, [sp, #136]	; 0x88
   70ad8:	mov	r1, r8
   70adc:	bl	13ce4 <fputs@plt+0x2930>
   70ae0:	ldr	ip, [fp, #-144]	; 0xffffff70
   70ae4:	b	70b04 <fputs@plt+0x5f750>
   70ae8:	ldrb	r0, [r5, #8]
   70aec:	tst	r0, #6
   70af0:	bne	70b04 <fputs@plt+0x5f750>
   70af4:	ldrh	r0, [r5, #6]
   70af8:	tst	r0, #130	; 0x82
   70afc:	andsne	r0, r0, #2048	; 0x800
   70b00:	bne	709f8 <fputs@plt+0x5f644>
   70b04:	sub	sl, sl, #1
   70b08:	add	r5, r5, #48	; 0x30
   70b0c:	cmp	sl, #1
   70b10:	bgt	70ae8 <fputs@plt+0x5f734>
   70b14:	ldr	r0, [fp, #-136]	; 0xffffff78
   70b18:	ldr	r8, [fp, #-112]	; 0xffffff90
   70b1c:	ldr	r9, [fp, #-148]	; 0xffffff6c
   70b20:	ldr	sl, [fp, #-128]	; 0xffffff80
   70b24:	ldr	r3, [r0]
   70b28:	cmp	r3, #0
   70b2c:	beq	70c28 <fputs@plt+0x5f874>
   70b30:	ldr	r0, [sp, #152]	; 0x98
   70b34:	ldr	r1, [sp, #132]	; 0x84
   70b38:	mov	r4, #0
   70b3c:	ldr	r2, [r0, #32]
   70b40:	str	r2, [r1, #764]	; 0x2fc
   70b44:	mov	r1, #22
   70b48:	mov	r2, #1
   70b4c:	str	r4, [sp]
   70b50:	bl	4a1bc <fputs@plt+0x38e08>
   70b54:	ldr	r6, [fp, #-116]	; 0xffffff8c
   70b58:	mov	r7, #0
   70b5c:	add	r0, r6, r4
   70b60:	ldr	r1, [r0, #136]	; 0x88
   70b64:	cmp	r1, #0
   70b68:	beq	70b98 <fputs@plt+0x5f7e4>
   70b6c:	ldrb	r2, [r0, #130]	; 0x82
   70b70:	cmp	r2, #0
   70b74:	beq	70b94 <fputs@plt+0x5f7e0>
   70b78:	ldrb	r2, [r6, #19]
   70b7c:	cmp	r2, #7
   70b80:	addls	r3, r2, #1
   70b84:	addls	r2, r6, r2, lsl #2
   70b88:	strbls	r3, [r6, #19]
   70b8c:	strls	r1, [r2, #28]
   70b90:	strb	r7, [r0, #130]	; 0x82
   70b94:	str	r7, [r0, #136]	; 0x88
   70b98:	add	r4, r4, #20
   70b9c:	cmp	r4, #200	; 0xc8
   70ba0:	bne	70b5c <fputs@plt+0x5f7a8>
   70ba4:	ldr	r0, [fp, #-108]	; 0xffffff94
   70ba8:	ldr	ip, [fp, #-144]	; 0xffffff70
   70bac:	ldr	r0, [r0, #340]	; 0x154
   70bb0:	cmp	r0, #1
   70bb4:	blt	70c28 <fputs@plt+0x5f874>
   70bb8:	ldr	r1, [fp, #-108]	; 0xffffff94
   70bbc:	mov	r5, #0
   70bc0:	ldr	r1, [r1, #348]	; 0x15c
   70bc4:	add	r4, r1, #20
   70bc8:	ldrb	r1, [r4]
   70bcc:	tst	r1, #6
   70bd0:	bne	70c18 <fputs@plt+0x5f864>
   70bd4:	ldrd	r2, [r4, #20]
   70bd8:	ldrd	r6, [ip]
   70bdc:	and	r1, r7, r3
   70be0:	and	r2, r6, r2
   70be4:	orrs	r1, r2, r1
   70be8:	bne	70c18 <fputs@plt+0x5f864>
   70bec:	ldr	r1, [r4, #-20]	; 0xffffffec
   70bf0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   70bf4:	ldr	r2, [sp, #144]	; 0x90
   70bf8:	mov	r3, #16
   70bfc:	bl	63e1c <fputs@plt+0x52a68>
   70c00:	ldrh	r0, [r4]
   70c04:	ldr	ip, [fp, #-144]	; 0xffffff70
   70c08:	orr	r0, r0, #4
   70c0c:	strh	r0, [r4]
   70c10:	ldr	r0, [fp, #-108]	; 0xffffff94
   70c14:	ldr	r0, [r0, #340]	; 0x154
   70c18:	add	r5, r5, #1
   70c1c:	add	r4, r4, #48	; 0x30
   70c20:	cmp	r5, r0
   70c24:	blt	70bc8 <fputs@plt+0x5f814>
   70c28:	ldrd	r0, [ip]
   70c2c:	str	r1, [fp, #-124]	; 0xffffff84
   70c30:	str	r0, [fp, #-120]	; 0xffffff88
   70c34:	ldr	r0, [sp, #116]	; 0x74
   70c38:	ldr	r2, [fp, #-108]	; 0xffffff94
   70c3c:	ldr	r4, [sp, #120]	; 0x78
   70c40:	ldr	r3, [sp, #104]	; 0x68
   70c44:	ldr	r1, [sp, #108]	; 0x6c
   70c48:	ldr	r0, [r0, #24]
   70c4c:	add	r4, r4, #1
   70c50:	sub	r3, r3, #1
   70c54:	add	r1, r1, #80	; 0x50
   70c58:	str	r0, [r2, #48]	; 0x30
   70c5c:	ldr	r0, [sp, #148]	; 0x94
   70c60:	cmp	r4, r0
   70c64:	blt	6f624 <fputs@plt+0x5e270>
   70c68:	b	6d2ec <fputs@plt+0x5bf38>
   70c6c:	movw	r0, #4609	; 0x1201
   70c70:	str	r0, [r2, #36]	; 0x24
   70c74:	ldrb	r0, [r6, #55]	; 0x37
   70c78:	tst	r0, #32
   70c7c:	bne	70d14 <fputs@plt+0x5f960>
   70c80:	ldr	ip, [r9, #64]	; 0x40
   70c84:	ldr	r9, [r9, #68]	; 0x44
   70c88:	ldrh	r0, [r6, #52]	; 0x34
   70c8c:	cmp	r0, #0
   70c90:	beq	70cf4 <fputs@plt+0x5f940>
   70c94:	ldr	r1, [r6, #4]
   70c98:	add	r7, r0, #1
   70c9c:	mov	sl, #0
   70ca0:	mov	lr, #1
   70ca4:	mov	r4, #0
   70ca8:	add	r1, r1, r0, lsl #1
   70cac:	sub	r3, r1, #2
   70cb0:	ldrsh	r0, [r3]
   70cb4:	cmp	r0, #62	; 0x3e
   70cb8:	bhi	70ce0 <fputs@plt+0x5f92c>
   70cbc:	sub	r2, r0, #32
   70cc0:	lsl	r1, lr, r0
   70cc4:	rsb	r0, r0, #32
   70cc8:	cmp	r2, #0
   70ccc:	lsr	r0, lr, r0
   70cd0:	movwge	r1, #0
   70cd4:	lslge	r0, lr, r2
   70cd8:	orr	sl, r1, sl
   70cdc:	orr	r4, r0, r4
   70ce0:	sub	r7, r7, #1
   70ce4:	sub	r3, r3, #2
   70ce8:	cmp	r7, #1
   70cec:	bgt	70cb0 <fputs@plt+0x5f8fc>
   70cf0:	b	70cfc <fputs@plt+0x5f948>
   70cf4:	mov	sl, #0
   70cf8:	mov	r4, #0
   70cfc:	bic	r0, ip, sl
   70d00:	bic	r1, r9, r4
   70d04:	ldr	r2, [fp, #-144]	; 0xffffff70
   70d08:	orrs	r0, r0, r1
   70d0c:	ldr	r1, [fp, #-108]	; 0xffffff94
   70d10:	bne	70d1c <fputs@plt+0x5f968>
   70d14:	movw	r0, #4673	; 0x1241
   70d18:	str	r0, [r2, #36]	; 0x24
   70d1c:	mov	r0, #39	; 0x27
   70d20:	strh	r5, [r2, #24]
   70d24:	strh	r5, [r2, #40]	; 0x28
   70d28:	str	r6, [r2, #28]
   70d2c:	strh	r0, [r2, #20]
   70d30:	b	6da20 <fputs@plt+0x5c66c>
   70d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70d38:	add	fp, sp, #28
   70d3c:	sub	sp, sp, #60	; 0x3c
   70d40:	ldr	r5, [fp, #16]
   70d44:	mov	sl, r1
   70d48:	str	r2, [sp, #44]	; 0x2c
   70d4c:	ldr	r2, [fp, #12]
   70d50:	mov	r9, #0
   70d54:	ldr	r8, [r0, #8]
   70d58:	mov	r7, r3
   70d5c:	mov	r4, #0
   70d60:	ldr	r1, [r5, #4]
   70d64:	cmp	r2, #0
   70d68:	ldrbne	r9, [r2, #1]
   70d6c:	str	r1, [sp, #20]
   70d70:	ldrb	r1, [r5]
   70d74:	str	r1, [sp, #36]	; 0x24
   70d78:	ldr	r1, [fp, #8]
   70d7c:	cmp	r1, #0
   70d80:	beq	70d90 <fputs@plt+0x5f9dc>
   70d84:	ldr	r4, [r1]
   70d88:	cmp	r4, #0
   70d8c:	movne	r4, r1
   70d90:	cmp	r9, #0
   70d94:	str	r0, [fp, #-32]	; 0xffffffe0
   70d98:	cmpeq	r4, #0
   70d9c:	beq	70e14 <fputs@plt+0x5fa60>
   70da0:	ldr	r2, [sp, #44]	; 0x2c
   70da4:	ldr	r1, [r5, #8]
   70da8:	ldr	r6, [r2]
   70dac:	cmp	r1, #0
   70db0:	beq	70ddc <fputs@plt+0x5fa28>
   70db4:	mov	r3, r0
   70db8:	mov	r5, #0
   70dbc:	str	r1, [fp, #-36]	; 0xffffffdc
   70dc0:	add	r2, r1, r6
   70dc4:	ldr	r1, [r3, #76]!	; 0x4c
   70dc8:	str	r5, [sp, #28]
   70dcc:	ldr	r5, [fp, #16]
   70dd0:	cmp	r2, r1
   70dd4:	bgt	70e5c <fputs@plt+0x5faa8>
   70dd8:	b	70e64 <fputs@plt+0x5fab0>
   70ddc:	cmp	r4, #0
   70de0:	beq	70e40 <fputs@plt+0x5fa8c>
   70de4:	ldrb	r2, [r4, #28]
   70de8:	mov	r1, #1
   70dec:	mov	r3, r0
   70df0:	bic	r2, r1, r2
   70df4:	ldr	r1, [r4]
   70df8:	ldr	r1, [r1]
   70dfc:	add	r2, r1, r2
   70e00:	ldr	r1, [r3, #76]!	; 0x4c
   70e04:	str	r2, [sp, #28]
   70e08:	add	r1, r2, r1
   70e0c:	str	r1, [r3]
   70e10:	b	70e50 <fputs@plt+0x5fa9c>
   70e14:	ldr	r2, [sl, #16]
   70e18:	cmp	r2, #1
   70e1c:	blt	70da0 <fputs@plt+0x5f9ec>
   70e20:	ldr	r3, [fp, #20]
   70e24:	mov	r0, #1
   70e28:	mov	r1, #138	; 0x8a
   70e2c:	str	r0, [sp]
   70e30:	mov	r0, r8
   70e34:	bl	4a1bc <fputs@plt+0x38e08>
   70e38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   70e3c:	b	70da0 <fputs@plt+0x5f9ec>
   70e40:	mov	r3, r0
   70e44:	mov	r2, #0
   70e48:	ldr	r1, [r3, #76]!	; 0x4c
   70e4c:	str	r2, [sp, #28]
   70e50:	add	r2, r1, #1
   70e54:	str	r2, [fp, #-36]	; 0xffffffdc
   70e58:	str	r2, [r5, #8]
   70e5c:	add	r1, r1, r6
   70e60:	str	r1, [r3]
   70e64:	cmp	r7, #0
   70e68:	str	r6, [r5, #12]
   70e6c:	str	r4, [sp, #40]	; 0x28
   70e70:	blt	70eb0 <fputs@plt+0x5fafc>
   70e74:	ldr	r4, [fp, #-36]	; 0xffffffdc
   70e78:	cmp	r6, #1
   70e7c:	blt	70efc <fputs@plt+0x5fb48>
   70e80:	mov	r5, #0
   70e84:	add	r0, r4, r5
   70e88:	mov	r1, #47	; 0x2f
   70e8c:	mov	r2, r7
   70e90:	mov	r3, r5
   70e94:	str	r0, [sp]
   70e98:	mov	r0, r8
   70e9c:	bl	4a1bc <fputs@plt+0x38e08>
   70ea0:	add	r5, r5, #1
   70ea4:	cmp	r6, r5
   70ea8:	bne	70e84 <fputs@plt+0x5fad0>
   70eac:	b	70efc <fputs@plt+0x5fb48>
   70eb0:	ldr	r3, [sp, #36]	; 0x24
   70eb4:	mov	r2, #1
   70eb8:	sub	r1, r3, #9
   70ebc:	cmp	r1, #2
   70ec0:	bcc	70ee4 <fputs@plt+0x5fb30>
   70ec4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   70ec8:	cmp	r3, #3
   70ecc:	beq	70efc <fputs@plt+0x5fb48>
   70ed0:	ldr	r0, [sp, #36]	; 0x24
   70ed4:	cmp	r0, #13
   70ed8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   70edc:	movne	r2, #0
   70ee0:	b	70ee8 <fputs@plt+0x5fb34>
   70ee4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   70ee8:	ldr	r1, [sp, #44]	; 0x2c
   70eec:	str	r2, [sp]
   70ef0:	mov	r2, r4
   70ef4:	mov	r3, #0
   70ef8:	bl	62e00 <fputs@plt+0x51a4c>
   70efc:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70f00:	ldr	r5, [fp, #16]
   70f04:	cmp	r9, #0
   70f08:	str	r8, [fp, #-40]	; 0xffffffd8
   70f0c:	str	sl, [sp, #24]
   70f10:	beq	710fc <fputs@plt+0x5fd48>
   70f14:	ldr	r2, [fp, #12]
   70f18:	ldrb	r0, [r2, #1]
   70f1c:	cmp	r0, #1
   70f20:	beq	70f78 <fputs@plt+0x5fbc4>
   70f24:	cmp	r0, #2
   70f28:	bne	70f88 <fputs@plt+0x5fbd4>
   70f2c:	ldr	r5, [r7, #76]	; 0x4c
   70f30:	add	r0, r5, r6
   70f34:	str	r0, [r7, #76]	; 0x4c
   70f38:	mov	r0, r8
   70f3c:	mov	r7, r2
   70f40:	ldr	r1, [r2, #8]
   70f44:	bl	609cc <fputs@plt+0x4f618>
   70f48:	ldr	r0, [r7, #8]
   70f4c:	ldr	r1, [r8]
   70f50:	add	r7, r5, #1
   70f54:	cmn	r0, #1
   70f58:	ldrb	r1, [r1, #69]	; 0x45
   70f5c:	ldrle	r0, [r8, #32]
   70f60:	suble	r0, r0, #1
   70f64:	cmp	r1, #0
   70f68:	beq	70fac <fputs@plt+0x5fbf8>
   70f6c:	movw	r3, #35320	; 0x89f8
   70f70:	movt	r3, #10
   70f74:	b	70fb8 <fputs@plt+0x5fc04>
   70f78:	ldr	r1, [r2, #8]
   70f7c:	mov	r0, r8
   70f80:	bl	609cc <fputs@plt+0x4f618>
   70f84:	b	70fa0 <fputs@plt+0x5fbec>
   70f88:	ldr	r1, [r2, #4]
   70f8c:	ldr	r2, [fp, #20]
   70f90:	mov	r0, r7
   70f94:	mov	r3, r6
   70f98:	str	r4, [sp]
   70f9c:	bl	7b7f8 <fputs@plt+0x6a444>
   70fa0:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70fa4:	ldr	r0, [sp, #40]	; 0x28
   70fa8:	b	710cc <fputs@plt+0x5fd18>
   70fac:	ldr	r1, [r8, #4]
   70fb0:	add	r0, r0, r0, lsl #2
   70fb4:	add	r3, r1, r0, lsl #2
   70fb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   70fbc:	mov	r2, #25
   70fc0:	cmp	r6, #0
   70fc4:	mov	r1, #1
   70fc8:	strb	r2, [r3]
   70fcc:	stmib	r3, {r1, r7}
   70fd0:	ble	710a0 <fputs@plt+0x5fcec>
   70fd4:	ldr	r1, [r8, #32]
   70fd8:	sub	r5, r6, #1
   70fdc:	mov	sl, #0
   70fe0:	mov	r8, #0
   70fe4:	add	r1, r1, r6
   70fe8:	str	r1, [sp, #32]
   70fec:	ldr	r1, [sp, #44]	; 0x2c
   70ff0:	ldr	r1, [r1, #4]
   70ff4:	ldr	r1, [r1, sl]
   70ff8:	bl	62c74 <fputs@plt+0x518c0>
   70ffc:	mov	r9, r0
   71000:	add	r0, r7, r8
   71004:	add	r2, r4, r8
   71008:	cmp	r8, r5
   7100c:	bge	71024 <fputs@plt+0x5fc70>
   71010:	ldr	r4, [fp, #-40]	; 0xffffffd8
   71014:	ldr	r3, [sp, #32]
   71018:	str	r0, [sp]
   7101c:	mov	r1, #78	; 0x4e
   71020:	b	71034 <fputs@plt+0x5fc80>
   71024:	ldr	r4, [fp, #-40]	; 0xffffffd8
   71028:	ldr	r3, [fp, #20]
   7102c:	str	r0, [sp]
   71030:	mov	r1, #79	; 0x4f
   71034:	mov	r0, r4
   71038:	bl	4a1bc <fputs@plt+0x38e08>
   7103c:	mov	r0, r4
   71040:	mvn	r1, #0
   71044:	mov	r2, r9
   71048:	mvn	r3, #3
   7104c:	bl	1d530 <fputs@plt+0xc17c>
   71050:	ldr	r0, [r4]
   71054:	ldrb	r0, [r0, #69]	; 0x45
   71058:	cmp	r0, #0
   7105c:	bne	7107c <fputs@plt+0x5fcc8>
   71060:	ldr	r1, [fp, #-40]	; 0xffffffd8
   71064:	ldr	r0, [r1, #4]
   71068:	ldr	r1, [r1, #32]
   7106c:	add	r1, r1, r1, lsl #2
   71070:	add	r0, r0, r1, lsl #2
   71074:	mov	r1, #128	; 0x80
   71078:	strb	r1, [r0, #-17]	; 0xffffffef
   7107c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   71080:	ldr	r4, [fp, #-36]	; 0xffffffdc
   71084:	add	r8, r8, #1
   71088:	add	sl, sl, #20
   7108c:	cmp	r6, r8
   71090:	bne	70fec <fputs@plt+0x5fc38>
   71094:	ldr	sl, [sp, #24]
   71098:	ldr	r8, [fp, #-40]	; 0xffffffd8
   7109c:	b	710a8 <fputs@plt+0x5fcf4>
   710a0:	ldr	sl, [sp, #24]
   710a4:	sub	r5, r6, #1
   710a8:	mov	r0, r8
   710ac:	mov	r1, #30
   710b0:	mov	r2, r4
   710b4:	mov	r3, r7
   710b8:	str	r5, [sp]
   710bc:	bl	4a1bc <fputs@plt+0x38e08>
   710c0:	ldr	r0, [sp, #40]	; 0x28
   710c4:	ldr	r7, [fp, #-32]	; 0xffffffe0
   710c8:	ldr	r5, [fp, #16]
   710cc:	cmp	r0, #0
   710d0:	bne	710fc <fputs@plt+0x5fd48>
   710d4:	ldr	r2, [sl, #16]
   710d8:	cmp	r2, #1
   710dc:	blt	710fc <fputs@plt+0x5fd48>
   710e0:	ldr	r3, [fp, #20]
   710e4:	mov	r0, #1
   710e8:	mov	r1, #138	; 0x8a
   710ec:	str	r0, [sp]
   710f0:	mov	r0, r8
   710f4:	bl	4a1bc <fputs@plt+0x38e08>
   710f8:	ldr	r7, [fp, #-32]	; 0xffffffe0
   710fc:	ldr	r2, [sp, #36]	; 0x24
   71100:	sub	r0, r2, #1
   71104:	cmp	r0, #13
   71108:	bhi	71924 <fputs@plt+0x60570>
   7110c:	add	r1, pc, #0
   71110:	ldr	pc, [r1, r0, lsl #2]
   71114:	andeq	r1, r7, ip, lsr #6
   71118:	andeq	r1, r7, r0, asr r3
   7111c:	andeq	r1, r7, r8, ror #6
   71120:	andeq	r1, r7, r4, lsr #18
   71124:	andeq	r1, r7, ip, asr #2
   71128:	andeq	r1, r7, ip, asr #2
   7112c:	andeq	r1, r7, r8, ror r1
   71130:	andeq	r1, r7, r8, ror r1
   71134:	andeq	r1, r7, r8, lsr #3
   71138:	andeq	r1, r7, r8, lsl #7
   7113c:			; <UNDEFINED> instruction: 0x000713b4
   71140:	andeq	r1, r7, ip, asr #2
   71144:	andeq	r1, r7, r8, lsr #3
   71148:	andeq	r1, r7, ip, asr #2
   7114c:	ldr	r1, [sp, #28]
   71150:	ldr	r0, [r7, #60]	; 0x3c
   71154:	add	r9, r1, #1
   71158:	cmp	r0, r1
   7115c:	ble	711c0 <fputs@plt+0x5fe0c>
   71160:	ldr	sl, [r7, #64]	; 0x40
   71164:	sub	r0, r0, r9
   71168:	str	r0, [r7, #60]	; 0x3c
   7116c:	add	r1, sl, r9
   71170:	str	r1, [r7, #64]	; 0x40
   71174:	b	711d0 <fputs@plt+0x5fe1c>
   71178:	ldr	sl, [r5, #16]
   7117c:	ldrb	r0, [r7, #19]
   71180:	ldr	r5, [sl]
   71184:	cmp	r0, #0
   71188:	beq	71400 <fputs@plt+0x6004c>
   7118c:	sub	r0, r0, #1
   71190:	strb	r0, [r7, #19]
   71194:	uxtb	r0, r0
   71198:	add	r0, r7, r0, lsl #2
   7119c:	ldr	r0, [r0, #28]
   711a0:	str	r0, [sp, #28]
   711a4:	b	71410 <fputs@plt+0x6005c>
   711a8:	ldr	r1, [sp, #40]	; 0x28
   711ac:	cmp	r1, #0
   711b0:	beq	71614 <fputs@plt+0x60260>
   711b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   711b8:	stm	sp, {r3, r6}
   711bc:	b	713a4 <fputs@plt+0x5fff0>
   711c0:	ldr	r0, [r7, #76]	; 0x4c
   711c4:	add	r1, r0, r9
   711c8:	add	sl, r0, #1
   711cc:	str	r1, [r7, #76]	; 0x4c
   711d0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   711d4:	ldr	r0, [sp, #28]
   711d8:	mov	r1, #49	; 0x31
   711dc:	mov	r3, r6
   711e0:	add	r5, sl, r0
   711e4:	mov	r0, r8
   711e8:	mov	r2, r4
   711ec:	str	r5, [sp]
   711f0:	bl	4a1bc <fputs@plt+0x38e08>
   711f4:	ldr	r0, [sp, #36]	; 0x24
   711f8:	cmp	r0, #6
   711fc:	bne	71254 <fputs@plt+0x5fea0>
   71200:	ldr	r1, [sp, #20]
   71204:	ldr	r0, [r8, #32]
   71208:	str	sl, [sp]
   7120c:	add	r6, r1, #1
   71210:	add	r3, r0, #4
   71214:	mov	r0, r8
   71218:	mov	r1, #69	; 0x45
   7121c:	mov	r2, r6
   71220:	bl	4a1bc <fputs@plt+0x38e08>
   71224:	mov	r1, r0
   71228:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7122c:	mov	r2, #0
   71230:	mvn	r3, #13
   71234:	mov	r8, #0
   71238:	bl	1d530 <fputs@plt+0xc17c>
   7123c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   71240:	mov	r1, #110	; 0x6e
   71244:	mov	r2, r6
   71248:	mov	r3, sl
   7124c:	str	r8, [sp]
   71250:	bl	4a1bc <fputs@plt+0x38e08>
   71254:	ldr	r1, [sp, #40]	; 0x28
   71258:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7125c:	cmp	r1, #0
   71260:	beq	71304 <fputs@plt+0x5ff50>
   71264:	mov	r2, #1
   71268:	mov	r3, r5
   7126c:	str	r4, [sp]
   71270:	str	r2, [sp, #4]
   71274:	ldr	r2, [sp, #28]
   71278:	str	r2, [sp, #8]
   7127c:	ldr	r2, [sp, #24]
   71280:	bl	7b904 <fputs@plt+0x6a550>
   71284:	ldr	r7, [fp, #-32]	; 0xffffffe0
   71288:	add	r8, r7, #19
   7128c:	add	r0, sl, r9
   71290:	mov	r1, #0
   71294:	mov	r2, #0
   71298:	add	r3, r7, r2
   7129c:	ldr	r6, [r3, #136]	; 0x88
   712a0:	cmp	r6, sl
   712a4:	blt	712dc <fputs@plt+0x5ff28>
   712a8:	cmp	r6, r0
   712ac:	bge	712dc <fputs@plt+0x5ff28>
   712b0:	ldrb	r4, [r3, #130]	; 0x82
   712b4:	cmp	r4, #0
   712b8:	beq	712d8 <fputs@plt+0x5ff24>
   712bc:	ldrb	r4, [r8]
   712c0:	cmp	r4, #7
   712c4:	addls	r5, r4, #1
   712c8:	strbls	r5, [r7, #19]
   712cc:	addls	r5, r7, r4, lsl #2
   712d0:	strls	r6, [r5, #28]
   712d4:	strb	r1, [r3, #130]	; 0x82
   712d8:	str	r1, [r3, #136]	; 0x88
   712dc:	add	r2, r2, #20
   712e0:	cmp	r2, #200	; 0xc8
   712e4:	bne	71298 <fputs@plt+0x5fee4>
   712e8:	ldr	r0, [r7, #60]	; 0x3c
   712ec:	ldr	r1, [sp, #28]
   712f0:	ldr	r8, [fp, #-40]	; 0xffffffd8
   712f4:	cmp	r0, r1
   712f8:	strle	r9, [r7, #60]	; 0x3c
   712fc:	strle	sl, [r7, #64]	; 0x40
   71300:	b	71924 <fputs@plt+0x60570>
   71304:	mov	r8, r0
   71308:	ldrb	r1, [r8, #19]!
   7130c:	cmp	r1, #0
   71310:	beq	71640 <fputs@plt+0x6028c>
   71314:	sub	r1, r1, #1
   71318:	strb	r1, [r0, #19]
   7131c:	uxtb	r1, r1
   71320:	add	r0, r0, r1, lsl #2
   71324:	ldr	r4, [r0, #28]
   71328:	b	7164c <fputs@plt+0x60298>
   7132c:	ldrb	r0, [r7, #19]
   71330:	cmp	r0, #0
   71334:	beq	71770 <fputs@plt+0x603bc>
   71338:	sub	r0, r0, #1
   7133c:	strb	r0, [r7, #19]
   71340:	uxtb	r0, r0
   71344:	add	r0, r7, r0, lsl #2
   71348:	ldr	r4, [r0, #28]
   7134c:	b	7177c <fputs@plt+0x603c8>
   71350:	ldr	r2, [sp, #20]
   71354:	ldr	r3, [fp, #-36]	; 0xffffffdc
   71358:	mov	r0, r8
   7135c:	mov	r1, #111	; 0x6f
   71360:	str	r6, [sp]
   71364:	b	71380 <fputs@plt+0x5ffcc>
   71368:	ldr	r3, [sp, #20]
   7136c:	mov	r0, #0
   71370:	mov	r1, #22
   71374:	mov	r2, #1
   71378:	str	r0, [sp]
   7137c:	mov	r0, r8
   71380:	bl	4a1bc <fputs@plt+0x38e08>
   71384:	b	71924 <fputs@plt+0x60570>
   71388:	ldr	r1, [sp, #40]	; 0x28
   7138c:	cmp	r1, #0
   71390:	beq	71930 <fputs@plt+0x6057c>
   71394:	ldr	r3, [fp, #-36]	; 0xffffffdc
   71398:	mov	r0, #1
   7139c:	str	r0, [sp, #4]
   713a0:	str	r3, [sp]
   713a4:	ldr	r0, [sp, #28]
   713a8:	str	r0, [sp, #8]
   713ac:	mov	r0, r7
   713b0:	b	713f4 <fputs@plt+0x60040>
   713b4:	ldr	r0, [sp, #44]	; 0x2c
   713b8:	ldrb	r1, [r5, #1]!
   713bc:	ldr	r0, [r0, #4]
   713c0:	ldr	r0, [r0]
   713c4:	bl	65c00 <fputs@plt+0x5484c>
   713c8:	ldr	r1, [sp, #40]	; 0x28
   713cc:	strb	r0, [r5]
   713d0:	cmp	r1, #0
   713d4:	beq	71800 <fputs@plt+0x6044c>
   713d8:	mov	r0, #1
   713dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   713e0:	str	r0, [sp, #4]
   713e4:	ldr	r0, [sp, #28]
   713e8:	str	r3, [sp]
   713ec:	str	r0, [sp, #8]
   713f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   713f4:	ldr	r2, [sp, #24]
   713f8:	bl	7b904 <fputs@plt+0x6a550>
   713fc:	b	71958 <fputs@plt+0x605a4>
   71400:	ldr	r0, [r7, #76]	; 0x4c
   71404:	add	r0, r0, #1
   71408:	str	r0, [sp, #28]
   7140c:	str	r0, [r7, #76]	; 0x4c
   71410:	ldr	r0, [r7, #60]	; 0x3c
   71414:	ldr	r4, [fp, #-36]	; 0xffffffdc
   71418:	add	r2, r5, #2
   7141c:	cmp	r0, r2
   71420:	bge	71438 <fputs@plt+0x60084>
   71424:	ldr	r0, [r7, #76]	; 0x4c
   71428:	add	r1, r0, r2
   7142c:	add	r3, r0, #1
   71430:	str	r1, [r7, #76]	; 0x4c
   71434:	b	7144c <fputs@plt+0x60098>
   71438:	ldr	r3, [r7, #64]	; 0x40
   7143c:	sub	r0, r0, r2
   71440:	str	r0, [r7, #60]	; 0x3c
   71444:	add	r1, r3, r2
   71448:	str	r1, [r7, #64]	; 0x40
   7144c:	ldr	r0, [sp, #36]	; 0x24
   71450:	add	r1, r3, r5
   71454:	str	r2, [sp, #32]
   71458:	str	r3, [sp, #44]	; 0x2c
   7145c:	add	r9, r1, #1
   71460:	str	r1, [sp, #16]
   71464:	cmp	r0, #8
   71468:	bne	7150c <fputs@plt+0x60158>
   7146c:	ldr	r0, [sp, #20]
   71470:	ldr	r7, [fp, #-40]	; 0xffffffd8
   71474:	mov	r1, #69	; 0x45
   71478:	mov	r3, #0
   7147c:	str	r4, [sp]
   71480:	add	r8, r0, #1
   71484:	mov	r0, r7
   71488:	mov	r2, r8
   7148c:	bl	4a1bc <fputs@plt+0x38e08>
   71490:	mov	r1, r0
   71494:	mov	r0, r7
   71498:	mov	r2, r6
   7149c:	mvn	r3, #13
   714a0:	str	r1, [sp, #36]	; 0x24
   714a4:	bl	1d530 <fputs@plt+0xc17c>
   714a8:	mov	r0, r7
   714ac:	mov	r1, #49	; 0x31
   714b0:	mov	r2, r4
   714b4:	mov	r3, r6
   714b8:	str	r9, [sp]
   714bc:	bl	4a1bc <fputs@plt+0x38e08>
   714c0:	mov	r0, #0
   714c4:	mov	r1, #110	; 0x6e
   714c8:	mov	r2, r8
   714cc:	mov	r3, r9
   714d0:	str	r0, [sp]
   714d4:	mov	r0, r7
   714d8:	bl	4a1bc <fputs@plt+0x38e08>
   714dc:	ldr	r0, [r7]
   714e0:	ldrb	r0, [r0, #69]	; 0x45
   714e4:	cmp	r0, #0
   714e8:	bne	71504 <fputs@plt+0x60150>
   714ec:	ldr	r1, [r7, #32]
   714f0:	ldr	r0, [r7, #4]
   714f4:	add	r1, r1, r1, lsl #2
   714f8:	add	r0, r0, r1, lsl #2
   714fc:	mov	r1, #16
   71500:	strb	r1, [r0, #-17]	; 0xffffffef
   71504:	ldr	r4, [fp, #-36]	; 0xffffffdc
   71508:	b	7152c <fputs@plt+0x60178>
   7150c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   71510:	mov	r1, #49	; 0x31
   71514:	mov	r2, r4
   71518:	mov	r3, r6
   7151c:	str	r9, [sp]
   71520:	bl	4a1bc <fputs@plt+0x38e08>
   71524:	mov	r0, #0
   71528:	str	r0, [sp, #36]	; 0x24
   7152c:	ldr	r8, [fp, #-40]	; 0xffffffd8
   71530:	cmp	r5, #1
   71534:	blt	7157c <fputs@plt+0x601c8>
   71538:	sub	r6, r4, #1
   7153c:	ldr	r4, [sp, #44]	; 0x2c
   71540:	mov	r7, #16
   71544:	mov	r9, #0
   71548:	ldr	r0, [sl, #4]
   7154c:	mov	r1, #31
   71550:	mov	r3, r4
   71554:	add	r0, r0, r7
   71558:	ldrh	r0, [r0]
   7155c:	str	r9, [sp]
   71560:	add	r2, r6, r0
   71564:	mov	r0, r8
   71568:	bl	4a1bc <fputs@plt+0x38e08>
   7156c:	add	r4, r4, #1
   71570:	add	r7, r7, #20
   71574:	subs	r5, r5, #1
   71578:	bne	71548 <fputs@plt+0x60194>
   7157c:	ldr	r5, [sp, #20]
   71580:	ldr	r3, [sp, #16]
   71584:	mov	r4, #0
   71588:	mov	r0, r8
   7158c:	mov	r1, #73	; 0x49
   71590:	str	r4, [sp]
   71594:	mov	r2, r5
   71598:	bl	4a1bc <fputs@plt+0x38e08>
   7159c:	ldr	r9, [sp, #44]	; 0x2c
   715a0:	ldr	sl, [sp, #32]
   715a4:	ldr	r6, [sp, #28]
   715a8:	mov	r0, r8
   715ac:	mov	r1, #49	; 0x31
   715b0:	mov	r2, r9
   715b4:	mov	r3, sl
   715b8:	str	r6, [sp]
   715bc:	bl	4a1bc <fputs@plt+0x38e08>
   715c0:	mov	r0, r8
   715c4:	mov	r1, #110	; 0x6e
   715c8:	mov	r2, r5
   715cc:	mov	r3, r6
   715d0:	str	r4, [sp]
   715d4:	bl	4a1bc <fputs@plt+0x38e08>
   715d8:	ldr	r3, [sp, #36]	; 0x24
   715dc:	ldr	r4, [fp, #-32]	; 0xffffffe0
   715e0:	cmp	r3, #0
   715e4:	beq	71724 <fputs@plt+0x60370>
   715e8:	ldr	r0, [r8, #32]
   715ec:	ldr	r2, [r8, #24]
   715f0:	sub	r1, r0, #1
   715f4:	str	r1, [r2, #96]	; 0x60
   715f8:	ldr	r2, [r8]
   715fc:	ldrb	r2, [r2, #69]	; 0x45
   71600:	cmp	r2, #0
   71604:	beq	7170c <fputs@plt+0x60358>
   71608:	movw	r1, #35320	; 0x89f8
   7160c:	movt	r1, #10
   71610:	b	71720 <fputs@plt+0x6036c>
   71614:	ldr	r4, [fp, #-36]	; 0xffffffdc
   71618:	cmp	r2, #13
   7161c:	bne	7182c <fputs@plt+0x60478>
   71620:	ldr	r2, [r5, #4]
   71624:	mov	r0, #0
   71628:	mov	r1, #18
   7162c:	mov	r3, #0
   71630:	str	r0, [sp]
   71634:	mov	r0, r8
   71638:	bl	4a1bc <fputs@plt+0x38e08>
   7163c:	b	71930 <fputs@plt+0x6057c>
   71640:	ldr	r1, [r0, #76]	; 0x4c
   71644:	add	r4, r1, #1
   71648:	str	r4, [r0, #76]	; 0x4c
   7164c:	ldr	r6, [sp, #20]
   71650:	ldr	r5, [fp, #-40]	; 0xffffffd8
   71654:	mov	r0, #0
   71658:	mov	r1, #74	; 0x4a
   7165c:	mov	r3, r4
   71660:	str	r0, [sp]
   71664:	mov	r0, r5
   71668:	mov	r2, r6
   7166c:	bl	4a1bc <fputs@plt+0x38e08>
   71670:	mov	r0, r5
   71674:	mov	r1, #75	; 0x4b
   71678:	mov	r2, r6
   7167c:	mov	r3, sl
   71680:	str	r4, [sp]
   71684:	bl	4a1bc <fputs@plt+0x38e08>
   71688:	ldr	r0, [r5]
   7168c:	ldrb	r0, [r0, #69]	; 0x45
   71690:	cmp	r0, #0
   71694:	bne	716b4 <fputs@plt+0x60300>
   71698:	ldr	r1, [fp, #-40]	; 0xffffffd8
   7169c:	ldr	r0, [r1, #4]
   716a0:	ldr	r1, [r1, #32]
   716a4:	add	r1, r1, r1, lsl #2
   716a8:	add	r0, r0, r1, lsl #2
   716ac:	mov	r1, #8
   716b0:	strb	r1, [r0, #-17]	; 0xffffffef
   716b4:	cmp	r4, #0
   716b8:	beq	71704 <fputs@plt+0x60350>
   716bc:	ldrb	r0, [r8]
   716c0:	ldr	r7, [fp, #-32]	; 0xffffffe0
   716c4:	cmp	r0, #7
   716c8:	bhi	7128c <fputs@plt+0x5fed8>
   716cc:	add	r1, r7, #130	; 0x82
   716d0:	mov	r2, #0
   716d4:	ldr	r3, [r1, #6]
   716d8:	cmp	r3, r4
   716dc:	beq	71960 <fputs@plt+0x605ac>
   716e0:	add	r2, r2, #1
   716e4:	add	r1, r1, #20
   716e8:	cmp	r2, #10
   716ec:	bcc	716d4 <fputs@plt+0x60320>
   716f0:	add	r1, r0, #1
   716f4:	add	r0, r7, r0, lsl #2
   716f8:	strb	r1, [r7, #19]
   716fc:	str	r4, [r0, #28]
   71700:	b	7128c <fputs@plt+0x5fed8>
   71704:	ldr	r7, [fp, #-32]	; 0xffffffe0
   71708:	b	7128c <fputs@plt+0x5fed8>
   7170c:	ldr	r2, [r8, #4]
   71710:	cmp	r3, #0
   71714:	movge	r1, r3
   71718:	add	r1, r1, r1, lsl #2
   7171c:	add	r1, r2, r1, lsl #2
   71720:	str	r0, [r1, #8]
   71724:	cmp	r6, #0
   71728:	beq	718b8 <fputs@plt+0x60504>
   7172c:	ldrb	r0, [r4, #19]
   71730:	cmp	r0, #7
   71734:	bhi	718b8 <fputs@plt+0x60504>
   71738:	add	r1, r4, #130	; 0x82
   7173c:	mov	r2, #0
   71740:	ldr	r3, [r1, #6]
   71744:	cmp	r3, r6
   71748:	beq	718b0 <fputs@plt+0x604fc>
   7174c:	add	r2, r2, #1
   71750:	add	r1, r1, #20
   71754:	cmp	r2, #10
   71758:	bcc	71740 <fputs@plt+0x6038c>
   7175c:	add	r1, r0, #1
   71760:	add	r0, r4, r0, lsl #2
   71764:	strb	r1, [r4, #19]
   71768:	str	r6, [r0, #28]
   7176c:	b	718b8 <fputs@plt+0x60504>
   71770:	ldr	r0, [r7, #76]	; 0x4c
   71774:	add	r4, r0, #1
   71778:	str	r4, [r7, #76]	; 0x4c
   7177c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   71780:	mov	r0, r8
   71784:	mov	r1, #49	; 0x31
   71788:	mov	r3, r6
   7178c:	str	r4, [sp]
   71790:	bl	4a1bc <fputs@plt+0x38e08>
   71794:	ldr	r2, [sp, #20]
   71798:	mov	r0, #0
   7179c:	mov	r1, #110	; 0x6e
   717a0:	mov	r3, r4
   717a4:	str	r0, [sp]
   717a8:	mov	r0, r8
   717ac:	bl	4a1bc <fputs@plt+0x38e08>
   717b0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   717b4:	cmp	r4, #0
   717b8:	beq	71924 <fputs@plt+0x60570>
   717bc:	ldrb	r0, [r6, #19]
   717c0:	cmp	r0, #7
   717c4:	bhi	71924 <fputs@plt+0x60570>
   717c8:	add	r1, r6, #130	; 0x82
   717cc:	mov	r2, #0
   717d0:	ldr	r3, [r1, #6]
   717d4:	cmp	r3, r4
   717d8:	beq	71a64 <fputs@plt+0x606b0>
   717dc:	add	r2, r2, #1
   717e0:	add	r1, r1, #20
   717e4:	cmp	r2, #10
   717e8:	bcc	717d0 <fputs@plt+0x6041c>
   717ec:	add	r1, r0, #1
   717f0:	add	r0, r6, r0, lsl #2
   717f4:	strb	r1, [r6, #19]
   717f8:	str	r4, [r0, #28]
   717fc:	b	71924 <fputs@plt+0x60570>
   71800:	ldr	r1, [fp, #-32]	; 0xffffffe0
   71804:	ldr	r4, [fp, #-36]	; 0xffffffdc
   71808:	ldrb	r0, [r1, #19]
   7180c:	cmp	r0, #0
   71810:	beq	7196c <fputs@plt+0x605b8>
   71814:	sub	r0, r0, #1
   71818:	strb	r0, [r1, #19]
   7181c:	uxtb	r0, r0
   71820:	add	r0, r1, r0, lsl #2
   71824:	ldr	r6, [r0, #28]
   71828:	b	71978 <fputs@plt+0x605c4>
   7182c:	mov	r5, #0
   71830:	mov	r0, r8
   71834:	mov	r1, #33	; 0x21
   71838:	mov	r2, r4
   7183c:	mov	r3, r6
   71840:	str	r5, [sp]
   71844:	bl	4a1bc <fputs@plt+0x38e08>
   71848:	mov	r0, r4
   7184c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   71850:	mov	r1, #0
   71854:	add	r0, r0, r6
   71858:	add	r2, r4, r1
   7185c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   71860:	ldr	r3, [r2, #136]	; 0x88
   71864:	cmp	r3, r7
   71868:	blt	718a0 <fputs@plt+0x604ec>
   7186c:	cmp	r3, r0
   71870:	bge	718a0 <fputs@plt+0x604ec>
   71874:	ldrb	r7, [r2, #130]	; 0x82
   71878:	cmp	r7, #0
   7187c:	beq	7189c <fputs@plt+0x604e8>
   71880:	ldrb	r7, [r4, #19]
   71884:	cmp	r7, #7
   71888:	addls	r6, r7, #1
   7188c:	addls	r7, r4, r7, lsl #2
   71890:	strbls	r6, [r4, #19]
   71894:	strls	r3, [r7, #28]
   71898:	strb	r5, [r2, #130]	; 0x82
   7189c:	str	r5, [r2, #136]	; 0x88
   718a0:	add	r1, r1, #20
   718a4:	cmp	r1, #200	; 0xc8
   718a8:	bne	71858 <fputs@plt+0x604a4>
   718ac:	b	71924 <fputs@plt+0x60570>
   718b0:	mov	r0, #1
   718b4:	strb	r0, [r1]
   718b8:	add	r0, r9, sl
   718bc:	mov	r1, #0
   718c0:	mov	r2, #0
   718c4:	add	r3, r4, r2
   718c8:	ldr	r7, [r3, #136]	; 0x88
   718cc:	cmp	r7, r9
   718d0:	blt	71908 <fputs@plt+0x60554>
   718d4:	cmp	r7, r0
   718d8:	bge	71908 <fputs@plt+0x60554>
   718dc:	ldrb	r6, [r3, #130]	; 0x82
   718e0:	cmp	r6, #0
   718e4:	beq	71904 <fputs@plt+0x60550>
   718e8:	ldrb	r6, [r4, #19]
   718ec:	cmp	r6, #7
   718f0:	addls	r5, r6, #1
   718f4:	addls	r6, r4, r6, lsl #2
   718f8:	strbls	r5, [r4, #19]
   718fc:	strls	r7, [r6, #28]
   71900:	strb	r1, [r3, #130]	; 0x82
   71904:	str	r1, [r3, #136]	; 0x88
   71908:	add	r2, r2, #20
   7190c:	cmp	r2, #200	; 0xc8
   71910:	bne	718c4 <fputs@plt+0x60510>
   71914:	ldr	r0, [r4, #60]	; 0x3c
   71918:	cmp	r0, sl
   7191c:	strlt	sl, [r4, #60]	; 0x3c
   71920:	strlt	r9, [r4, #64]	; 0x40
   71924:	ldr	r0, [sp, #40]	; 0x28
   71928:	cmp	r0, #0
   7192c:	bne	71958 <fputs@plt+0x605a4>
   71930:	ldr	r0, [sp, #24]
   71934:	ldr	r2, [r0, #12]
   71938:	cmp	r2, #0
   7193c:	beq	71958 <fputs@plt+0x605a4>
   71940:	ldr	r3, [fp, #24]
   71944:	mov	r0, #0
   71948:	mov	r1, #141	; 0x8d
   7194c:	str	r0, [sp]
   71950:	mov	r0, r8
   71954:	bl	4a1bc <fputs@plt+0x38e08>
   71958:	sub	sp, fp, #28
   7195c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71960:	mov	r0, #1
   71964:	strb	r0, [r1]
   71968:	b	7128c <fputs@plt+0x5fed8>
   7196c:	ldr	r0, [r1, #76]	; 0x4c
   71970:	add	r6, r0, #1
   71974:	str	r6, [r1, #76]	; 0x4c
   71978:	mov	r0, r8
   7197c:	mov	r1, #49	; 0x31
   71980:	mov	r2, r4
   71984:	mov	r3, #1
   71988:	str	r6, [sp]
   7198c:	bl	4a1bc <fputs@plt+0x38e08>
   71990:	mov	r1, r0
   71994:	mov	r0, r8
   71998:	mov	r2, r5
   7199c:	mov	r3, #1
   719a0:	bl	1d530 <fputs@plt+0xc17c>
   719a4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   719a8:	mov	r0, #0
   719ac:	mov	r1, #0
   719b0:	add	r2, r5, r1
   719b4:	ldr	r3, [r2, #136]	; 0x88
   719b8:	cmp	r3, r4
   719bc:	bne	719ec <fputs@plt+0x60638>
   719c0:	ldrb	r3, [r2, #130]	; 0x82
   719c4:	cmp	r3, #0
   719c8:	beq	719e8 <fputs@plt+0x60634>
   719cc:	ldrb	r3, [r5, #19]
   719d0:	cmp	r3, #7
   719d4:	addls	r7, r3, #1
   719d8:	addls	r3, r5, r3, lsl #2
   719dc:	strbls	r7, [r5, #19]
   719e0:	strls	r4, [r3, #28]
   719e4:	strb	r0, [r2, #130]	; 0x82
   719e8:	str	r0, [r2, #136]	; 0x88
   719ec:	add	r1, r1, #20
   719f0:	cmp	r1, #200	; 0xc8
   719f4:	bne	719b0 <fputs@plt+0x605fc>
   719f8:	ldr	r2, [sp, #20]
   719fc:	mov	r0, #0
   71a00:	mov	r1, #110	; 0x6e
   71a04:	mov	r3, r6
   71a08:	str	r0, [sp]
   71a0c:	mov	r0, r8
   71a10:	bl	4a1bc <fputs@plt+0x38e08>
   71a14:	ldr	r7, [fp, #-32]	; 0xffffffe0
   71a18:	cmp	r6, #0
   71a1c:	beq	71924 <fputs@plt+0x60570>
   71a20:	ldrb	r0, [r7, #19]
   71a24:	cmp	r0, #7
   71a28:	bhi	71924 <fputs@plt+0x60570>
   71a2c:	add	r1, r7, #130	; 0x82
   71a30:	mov	r2, #0
   71a34:	ldr	r3, [r1, #6]
   71a38:	cmp	r3, r6
   71a3c:	beq	71a64 <fputs@plt+0x606b0>
   71a40:	add	r2, r2, #1
   71a44:	add	r1, r1, #20
   71a48:	cmp	r2, #10
   71a4c:	bcc	71a34 <fputs@plt+0x60680>
   71a50:	add	r1, r0, #1
   71a54:	add	r0, r7, r0, lsl #2
   71a58:	strb	r1, [r7, #19]
   71a5c:	str	r6, [r0, #28]
   71a60:	b	71924 <fputs@plt+0x60570>
   71a64:	mov	r0, #1
   71a68:	strb	r0, [r1]
   71a6c:	b	71924 <fputs@plt+0x60570>
   71a70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71a74:	add	fp, sp, #28
   71a78:	sub	sp, sp, #44	; 0x2c
   71a7c:	mov	r5, r0
   71a80:	ldr	r4, [r0]
   71a84:	ldr	r0, [r0, #4]
   71a88:	mov	r1, #0
   71a8c:	str	r0, [sp, #16]
   71a90:	ldr	r0, [r4]
   71a94:	ldr	ip, [r4, #8]
   71a98:	str	r0, [sp, #8]
   71a9c:	mov	r0, #0
   71aa0:	add	r2, r4, r1
   71aa4:	ldr	r3, [r2, #136]	; 0x88
   71aa8:	cmp	r3, #0
   71aac:	beq	71adc <fputs@plt+0x60728>
   71ab0:	ldrb	r7, [r2, #130]	; 0x82
   71ab4:	cmp	r7, #0
   71ab8:	beq	71ad8 <fputs@plt+0x60724>
   71abc:	ldrb	r7, [r4, #19]
   71ac0:	cmp	r7, #7
   71ac4:	addls	r6, r7, #1
   71ac8:	addls	r7, r4, r7, lsl #2
   71acc:	strbls	r6, [r4, #19]
   71ad0:	strls	r3, [r7, #28]
   71ad4:	strb	r0, [r2, #130]	; 0x82
   71ad8:	str	r0, [r2, #136]	; 0x88
   71adc:	add	r1, r1, #20
   71ae0:	cmp	r1, #200	; 0xc8
   71ae4:	bne	71aa0 <fputs@plt+0x606ec>
   71ae8:	ldrb	r0, [r5, #43]	; 0x2b
   71aec:	add	r6, ip, #24
   71af0:	str	r5, [sp, #36]	; 0x24
   71af4:	str	r4, [sp, #12]
   71af8:	str	ip, [fp, #-32]	; 0xffffffe0
   71afc:	cmp	r0, #0
   71b00:	beq	71f04 <fputs@plt+0x60b50>
   71b04:	movw	r8, #35320	; 0x89f8
   71b08:	movt	r8, #10
   71b0c:	str	r0, [sp, #32]
   71b10:	sub	r0, r0, #1
   71b14:	mov	sl, r6
   71b18:	str	r0, [sp, #28]
   71b1c:	add	r0, r0, r0, lsl #2
   71b20:	add	r9, r5, r0, lsl #4
   71b24:	ldr	r0, [r6]
   71b28:	ldr	r4, [r9, #800]	; 0x320
   71b2c:	ldr	r1, [r0, #120]	; 0x78
   71b30:	cmp	r1, #0
   71b34:	ldrne	r2, [r9, #760]	; 0x2f8
   71b38:	ldrne	r3, [ip, #32]
   71b3c:	mvnne	r2, r2
   71b40:	strne	r3, [r1, r2, lsl #2]
   71b44:	ldr	r1, [ip, #32]
   71b48:	sub	r1, r1, #1
   71b4c:	str	r1, [r0, #96]	; 0x60
   71b50:	mov	r0, r9
   71b54:	ldrb	r1, [r0, #781]!	; 0x30d
   71b58:	cmp	r1, #160	; 0xa0
   71b5c:	str	r0, [sp, #20]
   71b60:	beq	71ba8 <fputs@plt+0x607f4>
   71b64:	ldrb	r0, [r9, #782]	; 0x30e
   71b68:	ldr	r2, [r9, #784]	; 0x310
   71b6c:	ldr	r3, [r9, #788]	; 0x314
   71b70:	str	r0, [sp]
   71b74:	mov	r0, ip
   71b78:	bl	4a1bc <fputs@plt+0x38e08>
   71b7c:	ldr	ip, [fp, #-32]	; 0xffffffe0
   71b80:	ldr	r0, [ip]
   71b84:	ldrb	r0, [r0, #69]	; 0x45
   71b88:	cmp	r0, #0
   71b8c:	bne	71ba8 <fputs@plt+0x607f4>
   71b90:	ldr	r1, [ip, #32]
   71b94:	ldr	r0, [ip, #4]
   71b98:	add	r1, r1, r1, lsl #2
   71b9c:	add	r0, r0, r1, lsl #2
   71ba0:	ldrb	r1, [r9, #783]	; 0x30f
   71ba4:	strb	r1, [r0, #-17]	; 0xffffffef
   71ba8:	ldrb	r0, [r4, #37]	; 0x25
   71bac:	str	r4, [sp, #24]
   71bb0:	tst	r0, #8
   71bb4:	beq	71cb4 <fputs@plt+0x60900>
   71bb8:	mov	r2, r9
   71bbc:	ldr	r0, [r2, #792]!	; 0x318
   71bc0:	cmp	r0, #1
   71bc4:	blt	71cb4 <fputs@plt+0x60900>
   71bc8:	ldr	r1, [sl]
   71bcc:	ldr	r0, [r1, #120]	; 0x78
   71bd0:	cmp	r0, #0
   71bd4:	ldrne	r3, [r9, #752]	; 0x2f0
   71bd8:	ldrne	r7, [ip, #32]
   71bdc:	mvnne	r3, r3
   71be0:	strne	r7, [r0, r3, lsl #2]
   71be4:	ldr	r0, [ip, #32]
   71be8:	sub	r3, r0, #1
   71bec:	str	r3, [r1, #96]	; 0x60
   71bf0:	ldr	r2, [r2]
   71bf4:	cmp	r2, #1
   71bf8:	blt	71cb4 <fputs@plt+0x60900>
   71bfc:	add	r7, r2, r2, lsl #1
   71c00:	add	r4, r2, #1
   71c04:	ldr	r2, [ip]
   71c08:	ldr	r3, [r9, #796]	; 0x31c
   71c0c:	ldrb	r2, [r2, #69]	; 0x45
   71c10:	add	r3, r3, r7, lsl #2
   71c14:	sub	r7, r3, #4
   71c18:	ldr	r3, [r7, #-4]
   71c1c:	sub	r5, r0, #1
   71c20:	tst	r2, #255	; 0xff
   71c24:	str	r5, [r1, #96]	; 0x60
   71c28:	mov	r1, r8
   71c2c:	bne	71c44 <fputs@plt+0x60890>
   71c30:	ldr	r2, [ip, #4]
   71c34:	cmn	r3, #1
   71c38:	addge	r5, r3, #1
   71c3c:	add	r1, r5, r5, lsl #2
   71c40:	add	r1, r2, r1, lsl #2
   71c44:	str	r0, [r1, #8]
   71c48:	mov	r0, #0
   71c4c:	ldr	r2, [r7, #-8]
   71c50:	ldrb	r1, [r7]
   71c54:	str	r0, [sp]
   71c58:	mov	r0, ip
   71c5c:	bl	4a1bc <fputs@plt+0x38e08>
   71c60:	ldr	ip, [fp, #-32]	; 0xffffffe0
   71c64:	ldr	r3, [r7, #-4]
   71c68:	mov	r6, r8
   71c6c:	ldr	r0, [ip, #32]
   71c70:	ldr	r1, [ip, #24]
   71c74:	sub	r5, r0, #1
   71c78:	str	r5, [r1, #96]	; 0x60
   71c7c:	ldr	r2, [ip]
   71c80:	ldrb	r2, [r2, #69]	; 0x45
   71c84:	cmp	r2, #0
   71c88:	bne	71ca0 <fputs@plt+0x608ec>
   71c8c:	ldr	r6, [ip, #4]
   71c90:	subs	r3, r3, #1
   71c94:	movlt	r3, r5
   71c98:	add	r3, r3, r3, lsl #2
   71c9c:	add	r6, r6, r3, lsl #2
   71ca0:	sub	r4, r4, #1
   71ca4:	sub	r7, r7, #12
   71ca8:	str	r0, [r6, #8]
   71cac:	cmp	r4, #1
   71cb0:	bgt	71c18 <fputs@plt+0x60864>
   71cb4:	ldr	r1, [sl]
   71cb8:	mov	r4, r9
   71cbc:	ldr	r5, [sp, #28]
   71cc0:	mov	r6, sl
   71cc4:	ldr	r0, [r1, #120]	; 0x78
   71cc8:	cmp	r0, #0
   71ccc:	ldrne	r2, [r9, #748]	; 0x2ec
   71cd0:	ldrne	r3, [ip, #32]
   71cd4:	mvnne	r2, r2
   71cd8:	strne	r3, [r0, r2, lsl #2]
   71cdc:	ldr	r0, [ip, #32]
   71ce0:	sub	r2, r0, #1
   71ce4:	str	r2, [r1, #96]	; 0x60
   71ce8:	ldr	r3, [r4, #756]!	; 0x2f4
   71cec:	cmp	r3, #0
   71cf0:	beq	71d7c <fputs@plt+0x609c8>
   71cf4:	mov	r0, #0
   71cf8:	mov	r1, #13
   71cfc:	mov	r2, #0
   71d00:	str	r0, [sp]
   71d04:	mov	r0, ip
   71d08:	bl	4a1bc <fputs@plt+0x38e08>
   71d0c:	ldr	ip, [fp, #-32]	; 0xffffffe0
   71d10:	ldr	r6, [r4]
   71d14:	ldr	r0, [ip, #32]
   71d18:	ldr	r2, [ip, #24]
   71d1c:	sub	r1, r0, #1
   71d20:	str	r1, [r2, #96]	; 0x60
   71d24:	ldr	r7, [ip]
   71d28:	ldrb	r7, [r7, #69]	; 0x45
   71d2c:	cmp	r7, #0
   71d30:	beq	71d44 <fputs@plt+0x60990>
   71d34:	str	r0, [r8, #8]
   71d38:	str	r1, [r2, #96]	; 0x60
   71d3c:	mov	r1, r8
   71d40:	b	71d74 <fputs@plt+0x609c0>
   71d44:	ldr	r7, [ip, #4]
   71d48:	cmp	r6, #0
   71d4c:	mov	r3, r6
   71d50:	movlt	r3, r1
   71d54:	add	r3, r3, r3, lsl #2
   71d58:	add	r3, r7, r3, lsl #2
   71d5c:	str	r0, [r3, #8]
   71d60:	str	r1, [r2, #96]	; 0x60
   71d64:	subs	r2, r6, #2
   71d68:	movlt	r2, r1
   71d6c:	add	r1, r2, r2, lsl #2
   71d70:	add	r1, r7, r1, lsl #2
   71d74:	mov	r6, sl
   71d78:	str	r0, [r1, #8]
   71d7c:	ldr	r3, [r9, #776]	; 0x308
   71d80:	ldr	r4, [sp, #24]
   71d84:	cmp	r3, #0
   71d88:	beq	71de0 <fputs@plt+0x60a2c>
   71d8c:	ldr	r1, [ip]
   71d90:	ldrb	r1, [r1, #69]	; 0x45
   71d94:	cmp	r1, #0
   71d98:	mov	r1, r8
   71d9c:	bne	71db8 <fputs@plt+0x60a04>
   71da0:	ldr	r1, [ip, #4]
   71da4:	cmp	r3, #1
   71da8:	movge	r0, r3
   71dac:	add	r0, r0, r0, lsl #2
   71db0:	add	r0, r1, r0, lsl #2
   71db4:	sub	r1, r0, #20
   71db8:	ldr	r0, [r1, #4]
   71dbc:	ldr	r2, [r9, #772]	; 0x304
   71dc0:	mov	r1, #0
   71dc4:	str	r1, [sp]
   71dc8:	mov	r1, #141	; 0x8d
   71dcc:	cmp	r0, #0
   71dd0:	mov	r0, ip
   71dd4:	movweq	r1, #142	; 0x8e
   71dd8:	bl	4a1bc <fputs@plt+0x38e08>
   71ddc:	ldr	ip, [fp, #-32]	; 0xffffffe0
   71de0:	ldr	r2, [r9, #736]	; 0x2e0
   71de4:	cmp	r2, #0
   71de8:	beq	71eec <fputs@plt+0x60b38>
   71dec:	mov	r0, #0
   71df0:	mov	r1, #138	; 0x8a
   71df4:	mov	r3, #0
   71df8:	str	r0, [sp]
   71dfc:	mov	r0, ip
   71e00:	bl	4a1bc <fputs@plt+0x38e08>
   71e04:	mov	r7, r0
   71e08:	ldr	r0, [r4, #36]	; 0x24
   71e0c:	tst	r0, #64	; 0x40
   71e10:	bne	71e40 <fputs@plt+0x60a8c>
   71e14:	ldr	r1, [sp, #16]
   71e18:	add	r0, r5, r5, lsl #3
   71e1c:	mov	r3, #0
   71e20:	add	r0, r1, r0, lsl #3
   71e24:	mov	r1, #104	; 0x68
   71e28:	ldr	r2, [r0, #52]	; 0x34
   71e2c:	mov	r0, #0
   71e30:	str	r0, [sp]
   71e34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   71e38:	bl	4a1bc <fputs@plt+0x38e08>
   71e3c:	ldr	r0, [r4, #36]	; 0x24
   71e40:	tst	r0, #512	; 0x200
   71e44:	beq	71e64 <fputs@plt+0x60ab0>
   71e48:	mov	r0, #0
   71e4c:	ldr	r2, [r9, #744]	; 0x2e8
   71e50:	mov	r1, #104	; 0x68
   71e54:	mov	r3, #0
   71e58:	str	r0, [sp]
   71e5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   71e60:	bl	4a1bc <fputs@plt+0x38e08>
   71e64:	ldr	r0, [sp, #20]
   71e68:	ldrb	r0, [r0]
   71e6c:	cmp	r0, #15
   71e70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   71e74:	bne	71e90 <fputs@plt+0x60adc>
   71e78:	ldr	r3, [r9, #764]	; 0x2fc
   71e7c:	ldr	r2, [r9, #784]	; 0x310
   71e80:	mov	r1, #0
   71e84:	str	r1, [sp]
   71e88:	mov	r1, #14
   71e8c:	b	71ea4 <fputs@plt+0x60af0>
   71e90:	ldr	r3, [r9, #764]	; 0x2fc
   71e94:	mov	r1, #0
   71e98:	mov	r2, #0
   71e9c:	str	r1, [sp]
   71ea0:	mov	r1, #13
   71ea4:	mov	r4, r0
   71ea8:	bl	4a1bc <fputs@plt+0x38e08>
   71eac:	ldr	r0, [r4, #32]
   71eb0:	ldr	r2, [r4, #24]
   71eb4:	mov	ip, r4
   71eb8:	sub	r1, r0, #1
   71ebc:	str	r1, [r2, #96]	; 0x60
   71ec0:	ldr	r2, [r4]
   71ec4:	ldrb	r2, [r2, #69]	; 0x45
   71ec8:	cmp	r2, #0
   71ecc:	mov	r2, r8
   71ed0:	bne	71ee8 <fputs@plt+0x60b34>
   71ed4:	ldr	r2, [ip, #4]
   71ed8:	cmp	r7, #0
   71edc:	movge	r1, r7
   71ee0:	add	r1, r1, r1, lsl #2
   71ee4:	add	r2, r2, r1, lsl #2
   71ee8:	str	r0, [r2, #8]
   71eec:	ldr	r0, [sp, #32]
   71ef0:	cmp	r0, #1
   71ef4:	mov	r0, r5
   71ef8:	ldr	r5, [sp, #36]	; 0x24
   71efc:	bgt	71b0c <fputs@plt+0x60758>
   71f00:	ldr	r4, [sp, #12]
   71f04:	ldr	r0, [r6]
   71f08:	ldr	r2, [r0, #120]	; 0x78
   71f0c:	cmp	r2, #0
   71f10:	beq	71f2c <fputs@plt+0x60b78>
   71f14:	mov	r1, ip
   71f18:	ldr	r7, [r5, #52]	; 0x34
   71f1c:	ldr	r3, [r1, #32]!
   71f20:	mvn	r7, r7
   71f24:	str	r3, [r2, r7, lsl #2]
   71f28:	b	71f30 <fputs@plt+0x60b7c>
   71f2c:	add	r1, ip, #32
   71f30:	ldr	r1, [r1]
   71f34:	sub	r1, r1, #1
   71f38:	str	r1, [r0, #96]	; 0x60
   71f3c:	ldrb	r0, [r5, #43]	; 0x2b
   71f40:	cmp	r0, #0
   71f44:	beq	72204 <fputs@plt+0x60e50>
   71f48:	add	r2, r5, #736	; 0x2e0
   71f4c:	mov	r6, #0
   71f50:	ldrb	r0, [r2, #44]	; 0x2c
   71f54:	ldr	r1, [sp, #16]
   71f58:	ldr	r7, [r2, #64]	; 0x40
   71f5c:	mov	r9, r2
   71f60:	str	r6, [sp, #32]
   71f64:	add	r0, r0, r0, lsl #3
   71f68:	add	r0, r1, r0, lsl #3
   71f6c:	ldrb	r1, [r0, #45]	; 0x2d
   71f70:	ldr	r4, [r0, #24]
   71f74:	tst	r1, #16
   71f78:	beq	71f8c <fputs@plt+0x60bd8>
   71f7c:	ldr	r1, [sp, #8]
   71f80:	ldrb	r1, [r1, #69]	; 0x45
   71f84:	cmp	r1, #0
   71f88:	beq	72060 <fputs@plt+0x60cac>
   71f8c:	ldrb	r1, [r4, #42]	; 0x2a
   71f90:	tst	r1, #2
   71f94:	ldreq	r1, [r4, #12]
   71f98:	cmpeq	r1, #0
   71f9c:	beq	72084 <fputs@plt+0x60cd0>
   71fa0:	ldr	r0, [r7, #36]	; 0x24
   71fa4:	str	r4, [sp, #28]
   71fa8:	tst	r0, #576	; 0x240
   71fac:	beq	71fbc <fputs@plt+0x60c08>
   71fb0:	add	r0, r7, #28
   71fb4:	mov	r4, r9
   71fb8:	b	71fcc <fputs@plt+0x60c18>
   71fbc:	tst	r0, #8192	; 0x2000
   71fc0:	mov	r4, r9
   71fc4:	beq	721dc <fputs@plt+0x60e28>
   71fc8:	add	r0, r4, #56	; 0x38
   71fcc:	ldr	r7, [r0]
   71fd0:	cmp	r7, #0
   71fd4:	beq	721dc <fputs@plt+0x60e28>
   71fd8:	ldr	r0, [sp, #36]	; 0x24
   71fdc:	ldrb	r0, [r0, #40]	; 0x28
   71fe0:	cmp	r0, #0
   71fe4:	beq	71ff8 <fputs@plt+0x60c44>
   71fe8:	ldr	r0, [r7, #12]
   71fec:	ldrb	r0, [r0, #42]	; 0x2a
   71ff0:	tst	r0, #32
   71ff4:	beq	721dc <fputs@plt+0x60e28>
   71ff8:	ldr	r0, [sp, #8]
   71ffc:	ldrb	r0, [r0, #69]	; 0x45
   72000:	cmp	r0, #0
   72004:	bne	721dc <fputs@plt+0x60e28>
   72008:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7200c:	ldr	r1, [r4, #32]
   72010:	movw	r3, #35320	; 0x89f8
   72014:	movt	r3, #10
   72018:	ldr	r0, [r2]
   7201c:	ldr	r5, [r2, #32]
   72020:	ldrb	r0, [r0, #69]	; 0x45
   72024:	cmp	r0, #0
   72028:	bne	72044 <fputs@plt+0x60c90>
   7202c:	ldr	r2, [r2, #4]
   72030:	cmp	r1, #0
   72034:	mov	r0, r1
   72038:	sublt	r0, r5, #1
   7203c:	add	r0, r0, r0, lsl #2
   72040:	add	r3, r2, r0, lsl #2
   72044:	cmp	r1, r5
   72048:	bge	721dc <fputs@plt+0x60e28>
   7204c:	ldr	r0, [sp, #28]
   72050:	ldr	lr, [r4, #4]
   72054:	add	r0, r0, #8
   72058:	str	r0, [sp, #24]
   7205c:	b	72118 <fputs@plt+0x60d64>
   72060:	ldr	r3, [r0, #40]	; 0x28
   72064:	ldr	r2, [r9, #4]
   72068:	ldr	r1, [r9, #32]
   7206c:	mov	r0, #0
   72070:	mov	r4, r9
   72074:	str	r0, [sp]
   72078:	mov	r0, ip
   7207c:	bl	7ace8 <fputs@plt+0x69934>
   72080:	b	721dc <fputs@plt+0x60e28>
   72084:	ldrb	r1, [r5, #36]	; 0x24
   72088:	tst	r1, #16
   7208c:	bne	71fa0 <fputs@plt+0x60bec>
   72090:	ldrb	r1, [r5, #40]	; 0x28
   72094:	ldr	r8, [r7, #36]	; 0x24
   72098:	cmp	r1, #0
   7209c:	andseq	r1, r8, #64	; 0x40
   720a0:	bne	720c4 <fputs@plt+0x60d10>
   720a4:	ldr	r2, [r0, #52]	; 0x34
   720a8:	mov	r0, #0
   720ac:	mov	r1, #61	; 0x3d
   720b0:	mov	r3, #0
   720b4:	str	r0, [sp]
   720b8:	mov	r0, ip
   720bc:	bl	4a1bc <fputs@plt+0x38e08>
   720c0:	ldr	ip, [fp, #-32]	; 0xffffffe0
   720c4:	and	r0, r8, #17152	; 0x4300
   720c8:	cmp	r0, #512	; 0x200
   720cc:	bne	71fa0 <fputs@plt+0x60bec>
   720d0:	ldr	r2, [r9, #8]
   720d4:	ldr	r0, [r5, #64]	; 0x40
   720d8:	cmp	r2, r0
   720dc:	beq	71fa0 <fputs@plt+0x60bec>
   720e0:	mov	r0, #0
   720e4:	mov	r1, #61	; 0x3d
   720e8:	mov	r3, #0
   720ec:	str	r0, [sp]
   720f0:	mov	r0, ip
   720f4:	bl	4a1bc <fputs@plt+0x38e08>
   720f8:	b	71fa0 <fputs@plt+0x60bec>
   720fc:	sxth	r0, r8
   72100:	cmp	r0, #0
   72104:	blt	721cc <fputs@plt+0x60e18>
   72108:	asr	r0, r9, #16
   7210c:	str	r0, [r3, #8]
   72110:	ldr	r0, [r4, #8]
   72114:	b	721c8 <fputs@plt+0x60e14>
   72118:	ldr	r0, [r3, #4]
   7211c:	cmp	r0, lr
   72120:	bne	721cc <fputs@plt+0x60e18>
   72124:	ldrb	r0, [r3]
   72128:	cmp	r0, #103	; 0x67
   7212c:	beq	721bc <fputs@plt+0x60e08>
   72130:	cmp	r0, #47	; 0x2f
   72134:	bne	721cc <fputs@plt+0x60e18>
   72138:	ldr	r2, [sp, #28]
   7213c:	ldr	r0, [r3, #8]
   72140:	ldrb	r2, [r2, #42]	; 0x2a
   72144:	tst	r2, #32
   72148:	beq	7217c <fputs@plt+0x60dc8>
   7214c:	ldr	r2, [sp, #24]
   72150:	mov	ip, r7
   72154:	ldr	r7, [r2]
   72158:	ldrb	r6, [r7, #55]	; 0x37
   7215c:	add	r2, r7, #20
   72160:	and	r6, r6, #3
   72164:	cmp	r6, #2
   72168:	bne	72154 <fputs@plt+0x60da0>
   7216c:	ldr	r2, [r7, #4]
   72170:	mov	r7, ip
   72174:	add	r0, r2, r0, lsl #1
   72178:	ldrsh	r0, [r0]
   7217c:	ldrh	sl, [r7, #52]	; 0x34
   72180:	cmp	sl, #0
   72184:	beq	721cc <fputs@plt+0x60e18>
   72188:	ldr	ip, [r7, #4]
   7218c:	mov	r9, #0
   72190:	mov	r8, #0
   72194:	ldrh	r2, [ip]
   72198:	uxth	r6, r0
   7219c:	cmp	r2, r6
   721a0:	beq	720fc <fputs@plt+0x60d48>
   721a4:	add	r8, r8, #1
   721a8:	add	ip, ip, #2
   721ac:	add	r9, r9, #65536	; 0x10000
   721b0:	cmp	r8, sl
   721b4:	bcc	72194 <fputs@plt+0x60de0>
   721b8:	b	721cc <fputs@plt+0x60e18>
   721bc:	ldr	r0, [r4, #8]
   721c0:	mov	r2, #113	; 0x71
   721c4:	strb	r2, [r3]
   721c8:	str	r0, [r3, #4]
   721cc:	add	r1, r1, #1
   721d0:	add	r3, r3, #20
   721d4:	cmp	r1, r5
   721d8:	bne	72118 <fputs@plt+0x60d64>
   721dc:	ldr	r5, [sp, #36]	; 0x24
   721e0:	ldr	r6, [sp, #32]
   721e4:	add	r4, r4, #80	; 0x50
   721e8:	ldr	ip, [fp, #-32]	; 0xffffffe0
   721ec:	mov	r2, r4
   721f0:	ldr	r4, [sp, #12]
   721f4:	ldrb	r0, [r5, #43]	; 0x2b
   721f8:	add	r6, r6, #1
   721fc:	cmp	r6, r0
   72200:	bcc	71f50 <fputs@plt+0x60b9c>
   72204:	ldr	r0, [r5, #56]	; 0x38
   72208:	mov	r1, r5
   7220c:	str	r0, [r4, #428]	; 0x1ac
   72210:	ldr	r0, [sp, #8]
   72214:	sub	sp, fp, #28
   72218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7221c:	b	75754 <fputs@plt+0x643a0>
   72220:	push	{r4, r5, r6, r7, fp, lr}
   72224:	add	fp, sp, #16
   72228:	cmp	r1, #0
   7222c:	beq	72268 <fputs@plt+0x60eb4>
   72230:	mov	r5, r0
   72234:	ldr	r0, [r1]
   72238:	mov	r4, r1
   7223c:	cmp	r0, #1
   72240:	poplt	{r4, r5, r6, r7, fp, pc}
   72244:	ldr	r6, [r4, #4]
   72248:	mov	r7, #0
   7224c:	ldr	r1, [r6], #20
   72250:	mov	r0, r5
   72254:	bl	7226c <fputs@plt+0x60eb8>
   72258:	ldr	r0, [r4]
   7225c:	add	r7, r7, #1
   72260:	cmp	r7, r0
   72264:	blt	7224c <fputs@plt+0x60e98>
   72268:	pop	{r4, r5, r6, r7, fp, pc}
   7226c:	push	{fp, lr}
   72270:	mov	fp, sp
   72274:	sub	sp, sp, #32
   72278:	vmov.i32	q8, #0	; 0x00000000
   7227c:	mov	r2, #20
   72280:	mov	r3, sp
   72284:	cmp	r1, #0
   72288:	vst1.64	{d16-d17}, [r3], r2
   7228c:	mov	r2, #0
   72290:	str	r2, [r3]
   72294:	str	r2, [sp, #16]
   72298:	str	r0, [sp, #24]
   7229c:	movw	r0, #48728	; 0xbe58
   722a0:	movt	r0, #7
   722a4:	str	r0, [sp, #4]
   722a8:	movw	r0, #49460	; 0xc134
   722ac:	movt	r0, #7
   722b0:	str	r0, [sp, #8]
   722b4:	movne	r0, sp
   722b8:	blne	64de0 <fputs@plt+0x53a2c>
   722bc:	mov	sp, fp
   722c0:	pop	{fp, pc}
   722c4:	push	{r4, r5, r6, sl, fp, lr}
   722c8:	add	fp, sp, #16
   722cc:	sub	sp, sp, #8
   722d0:	mov	r4, r0
   722d4:	ldrb	r0, [r0, #453]	; 0x1c5
   722d8:	cmp	r0, #2
   722dc:	subne	sp, fp, #16
   722e0:	popne	{r4, r5, r6, sl, fp, pc}
   722e4:	ldr	r0, [r4]
   722e8:	ldr	r5, [r4, #8]
   722ec:	mov	r2, r1
   722f0:	movw	r1, #8738	; 0x2222
   722f4:	movt	r1, #9
   722f8:	bl	1d380 <fputs@plt+0xbfcc>
   722fc:	ldr	r2, [r4, #468]	; 0x1d4
   72300:	mov	r6, r0
   72304:	mov	r0, #0
   72308:	mov	r1, #161	; 0xa1
   7230c:	mov	r3, #0
   72310:	str	r0, [sp]
   72314:	mov	r0, r5
   72318:	bl	4a1bc <fputs@plt+0x38e08>
   7231c:	mov	r1, r0
   72320:	mov	r0, r5
   72324:	mov	r2, r6
   72328:	mvn	r3, #0
   7232c:	sub	sp, fp, #16
   72330:	pop	{r4, r5, r6, sl, fp, lr}
   72334:	b	1d530 <fputs@plt+0xc17c>
   72338:	push	{r4, r5, r6, sl, fp, lr}
   7233c:	add	fp, sp, #16
   72340:	sub	sp, sp, #8
   72344:	ldr	r4, [fp, #8]
   72348:	mov	r6, #0
   7234c:	mov	r5, r0
   72350:	str	r6, [sp, #4]
   72354:	str	r4, [sp]
   72358:	bl	623b0 <fputs@plt+0x50ffc>
   7235c:	cmp	r0, r4
   72360:	beq	7237c <fputs@plt+0x60fc8>
   72364:	mov	r2, r0
   72368:	ldr	r0, [r5, #8]
   7236c:	mov	r1, #31
   72370:	mov	r3, r4
   72374:	str	r6, [sp]
   72378:	bl	4a1bc <fputs@plt+0x38e08>
   7237c:	sub	sp, fp, #16
   72380:	pop	{r4, r5, r6, sl, fp, pc}
   72384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72388:	add	fp, sp, #28
   7238c:	sub	sp, sp, #28
   72390:	ldr	r2, [r0, #8]
   72394:	mov	r5, r0
   72398:	mov	r0, #1
   7239c:	mov	r6, r1
   723a0:	mov	r4, #0
   723a4:	mov	r8, #0
   723a8:	strb	r0, [r1]
   723ac:	ldr	r0, [r1, #44]	; 0x2c
   723b0:	str	r2, [sp, #20]
   723b4:	cmp	r0, #1
   723b8:	blt	72758 <fputs@plt+0x613a4>
   723bc:	mov	ip, r2
   723c0:	ldr	r2, [r6, #40]	; 0x28
   723c4:	mov	r0, #0
   723c8:	mov	sl, #0
   723cc:	mov	r4, #0
   723d0:	stmib	sp, {r0, r6}
   723d4:	ldr	r0, [r2]
   723d8:	mov	r1, #0
   723dc:	mov	r9, #0
   723e0:	ldr	r6, [r0, #20]
   723e4:	cmp	r6, #0
   723e8:	beq	72458 <fputs@plt+0x610a4>
   723ec:	ldr	r0, [r5, #60]	; 0x3c
   723f0:	ldr	r1, [r6]
   723f4:	mov	r8, r2
   723f8:	cmp	r0, r1
   723fc:	bge	72418 <fputs@plt+0x61064>
   72400:	ldr	r0, [r5, #76]	; 0x4c
   72404:	mov	r7, r1
   72408:	add	r1, r0, r1
   7240c:	add	r9, r0, #1
   72410:	str	r1, [r5, #76]	; 0x4c
   72414:	b	72430 <fputs@plt+0x6107c>
   72418:	ldr	r9, [r5, #64]	; 0x40
   7241c:	sub	r0, r0, r1
   72420:	mov	r7, r1
   72424:	str	r0, [r5, #60]	; 0x3c
   72428:	add	r1, r9, r1
   7242c:	str	r1, [r5, #64]	; 0x40
   72430:	mov	r0, #1
   72434:	mov	r1, r6
   72438:	mov	r2, r9
   7243c:	mov	r3, #0
   72440:	str	r0, [sp]
   72444:	mov	r0, r5
   72448:	bl	62e00 <fputs@plt+0x51a4c>
   7244c:	ldr	ip, [sp, #20]
   72450:	mov	r2, r8
   72454:	mov	r1, r7
   72458:	ldr	r0, [r2, #12]
   7245c:	mov	r8, r1
   72460:	str	r4, [sp, #16]
   72464:	cmp	r0, #0
   72468:	blt	724a0 <fputs@plt+0x610ec>
   7246c:	mov	r0, ip
   72470:	mov	r4, r2
   72474:	bl	62b34 <fputs@plt+0x51780>
   72478:	ldr	r1, [r4, #12]
   7247c:	mov	r2, r0
   72480:	mov	r0, r5
   72484:	mov	r3, #1
   72488:	str	r9, [sp]
   7248c:	str	r2, [sp, #12]
   72490:	bl	7b7f8 <fputs@plt+0x6a444>
   72494:	mov	r1, r8
   72498:	mov	r2, r4
   7249c:	b	724a8 <fputs@plt+0x610f4>
   724a0:	mov	r0, #0
   724a4:	str	r0, [sp, #12]
   724a8:	ldr	r7, [r2, #4]
   724ac:	str	r2, [sp, #24]
   724b0:	ldrb	r0, [r7, #2]
   724b4:	tst	r0, #32
   724b8:	bne	724c4 <fputs@plt+0x61110>
   724bc:	ldr	r4, [sp, #20]
   724c0:	b	72574 <fputs@plt+0x611c0>
   724c4:	cmp	r1, #1
   724c8:	blt	72504 <fputs@plt+0x61150>
   724cc:	ldr	r4, [r6, #4]
   724d0:	mov	r7, #1
   724d4:	ldr	r1, [r4], #20
   724d8:	mov	r0, r5
   724dc:	bl	62c74 <fputs@plt+0x518c0>
   724e0:	mov	r6, r0
   724e4:	cmp	r7, r8
   724e8:	mov	r1, r8
   724ec:	bge	724fc <fputs@plt+0x61148>
   724f0:	add	r7, r7, #1
   724f4:	cmp	r6, #0
   724f8:	beq	724d4 <fputs@plt+0x61120>
   724fc:	cmp	r6, #0
   72500:	bne	7250c <fputs@plt+0x61158>
   72504:	ldr	r0, [r5]
   72508:	ldr	r6, [r0, #8]
   7250c:	ldr	r2, [sp, #4]
   72510:	ldr	r4, [sp, #20]
   72514:	cmp	r2, #0
   72518:	bne	72540 <fputs@plt+0x6118c>
   7251c:	ldr	r0, [sp, #8]
   72520:	ldr	r0, [r0, #36]	; 0x24
   72524:	cmp	r0, #0
   72528:	beq	7253c <fputs@plt+0x61188>
   7252c:	ldr	r0, [r5, #76]	; 0x4c
   72530:	add	r2, r0, #1
   72534:	str	r2, [r5, #76]	; 0x4c
   72538:	b	72540 <fputs@plt+0x6118c>
   7253c:	mov	r2, #0
   72540:	mov	r0, r4
   72544:	mov	r1, #34	; 0x22
   72548:	mov	r3, #0
   7254c:	str	sl, [sp]
   72550:	str	r2, [sp, #4]
   72554:	bl	4a1bc <fputs@plt+0x38e08>
   72558:	mov	r1, r0
   7255c:	mov	r0, r4
   72560:	mov	r2, r6
   72564:	mvn	r3, #3
   72568:	bl	1d530 <fputs@plt+0xc17c>
   7256c:	ldr	r2, [sp, #24]
   72570:	ldr	r7, [r2, #4]
   72574:	ldr	r0, [r2, #8]
   72578:	mov	r1, #143	; 0x8f
   7257c:	mov	r2, #0
   72580:	mov	r3, r9
   72584:	str	r0, [sp]
   72588:	mov	r0, r4
   7258c:	bl	4a1bc <fputs@plt+0x38e08>
   72590:	mov	r1, r0
   72594:	mov	r0, r4
   72598:	mov	r2, r7
   7259c:	mvn	r3, #4
   725a0:	bl	1d530 <fputs@plt+0xc17c>
   725a4:	ldr	r0, [r4]
   725a8:	mov	ip, r4
   725ac:	ldrb	r0, [r0, #69]	; 0x45
   725b0:	cmp	r0, #0
   725b4:	bne	725cc <fputs@plt+0x61218>
   725b8:	ldr	r1, [ip, #32]
   725bc:	ldr	r0, [ip, #4]
   725c0:	add	r1, r1, r1, lsl #2
   725c4:	add	r0, r0, r1, lsl #2
   725c8:	strb	r8, [r0, #-17]	; 0xffffffef
   725cc:	ldr	r4, [sp, #16]
   725d0:	add	r0, r9, r8
   725d4:	mov	r1, #0
   725d8:	add	r2, r5, r1
   725dc:	ldr	r3, [r2, #136]	; 0x88
   725e0:	cmp	r3, r9
   725e4:	blt	7261c <fputs@plt+0x61268>
   725e8:	cmp	r3, r0
   725ec:	bge	7261c <fputs@plt+0x61268>
   725f0:	ldrb	r7, [r2, #130]	; 0x82
   725f4:	cmp	r7, #0
   725f8:	beq	72618 <fputs@plt+0x61264>
   725fc:	ldrb	r7, [r5, #19]
   72600:	cmp	r7, #7
   72604:	addls	r6, r7, #1
   72608:	addls	r7, r5, r7, lsl #2
   7260c:	strbls	r6, [r5, #19]
   72610:	strls	r3, [r7, #28]
   72614:	strb	sl, [r2, #130]	; 0x82
   72618:	str	sl, [r2, #136]	; 0x88
   7261c:	add	r1, r1, #20
   72620:	cmp	r1, #200	; 0xc8
   72624:	bne	725d8 <fputs@plt+0x61224>
   72628:	mov	r1, #0
   7262c:	add	r2, r5, r1
   72630:	ldr	r3, [r2, #136]	; 0x88
   72634:	cmp	r3, r9
   72638:	blt	72670 <fputs@plt+0x612bc>
   7263c:	cmp	r3, r0
   72640:	bge	72670 <fputs@plt+0x612bc>
   72644:	ldrb	r7, [r2, #130]	; 0x82
   72648:	cmp	r7, #0
   7264c:	beq	7266c <fputs@plt+0x612b8>
   72650:	ldrb	r7, [r5, #19]
   72654:	cmp	r7, #7
   72658:	addls	r6, r7, #1
   7265c:	addls	r7, r5, r7, lsl #2
   72660:	strbls	r6, [r5, #19]
   72664:	strls	r3, [r7, #28]
   72668:	strb	sl, [r2, #130]	; 0x82
   7266c:	str	sl, [r2, #136]	; 0x88
   72670:	add	r1, r1, #20
   72674:	cmp	r1, #200	; 0xc8
   72678:	bne	7262c <fputs@plt+0x61278>
   7267c:	ldr	r0, [r5, #60]	; 0x3c
   72680:	ldr	r3, [sp, #12]
   72684:	ldr	r6, [sp, #8]
   72688:	cmp	r0, r8
   7268c:	strlt	r8, [r5, #60]	; 0x3c
   72690:	strlt	r9, [r5, #64]	; 0x40
   72694:	cmp	r3, #0
   72698:	beq	7270c <fputs@plt+0x61358>
   7269c:	ldr	r0, [ip, #24]
   726a0:	ldr	r1, [r0, #120]	; 0x78
   726a4:	cmp	r1, #0
   726a8:	ldrne	r2, [ip, #32]
   726ac:	mvnne	r3, r3
   726b0:	strne	r2, [r1, r3, lsl #2]
   726b4:	ldr	r1, [ip, #32]
   726b8:	sub	r1, r1, #1
   726bc:	str	r1, [r0, #96]	; 0x60
   726c0:	mov	r0, #0
   726c4:	add	r1, r5, r0
   726c8:	ldr	r2, [r1, #136]	; 0x88
   726cc:	cmp	r2, #0
   726d0:	beq	72700 <fputs@plt+0x6134c>
   726d4:	ldrb	r3, [r1, #130]	; 0x82
   726d8:	cmp	r3, #0
   726dc:	beq	726fc <fputs@plt+0x61348>
   726e0:	ldrb	r3, [r5, #19]
   726e4:	cmp	r3, #7
   726e8:	addls	r7, r3, #1
   726ec:	addls	r3, r5, r3, lsl #2
   726f0:	strbls	r7, [r5, #19]
   726f4:	strls	r2, [r3, #28]
   726f8:	strb	sl, [r1, #130]	; 0x82
   726fc:	str	sl, [r1, #136]	; 0x88
   72700:	add	r0, r0, #20
   72704:	cmp	r0, #200	; 0xc8
   72708:	bne	726c4 <fputs@plt+0x61310>
   7270c:	ldr	r2, [sp, #24]
   72710:	ldr	r0, [r6, #44]	; 0x2c
   72714:	add	r4, r4, #1
   72718:	add	r2, r2, #16
   7271c:	cmp	r4, r0
   72720:	blt	723d4 <fputs@plt+0x61020>
   72724:	ldr	r2, [sp, #4]
   72728:	cmp	r2, #0
   7272c:	beq	72750 <fputs@plt+0x6139c>
   72730:	mov	r0, #0
   72734:	mov	r1, #45	; 0x2d
   72738:	mov	r3, #0
   7273c:	str	r0, [sp]
   72740:	mov	r0, ip
   72744:	bl	4a1bc <fputs@plt+0x38e08>
   72748:	mov	r8, r0
   7274c:	b	72754 <fputs@plt+0x613a0>
   72750:	mov	r8, #0
   72754:	mov	r4, #0
   72758:	mov	r0, #0
   7275c:	add	r1, r5, r0
   72760:	ldr	r2, [r1, #136]	; 0x88
   72764:	cmp	r2, #0
   72768:	beq	72798 <fputs@plt+0x613e4>
   7276c:	ldrb	r3, [r1, #130]	; 0x82
   72770:	cmp	r3, #0
   72774:	beq	72794 <fputs@plt+0x613e0>
   72778:	ldrb	r3, [r5, #19]
   7277c:	cmp	r3, #7
   72780:	addls	r7, r3, #1
   72784:	addls	r3, r5, r3, lsl #2
   72788:	strbls	r7, [r5, #19]
   7278c:	strls	r2, [r3, #28]
   72790:	strb	r4, [r1, #130]	; 0x82
   72794:	str	r4, [r1, #136]	; 0x88
   72798:	add	r0, r0, #20
   7279c:	cmp	r0, #200	; 0xc8
   727a0:	bne	7275c <fputs@plt+0x613a8>
   727a4:	ldr	r0, [r6, #36]	; 0x24
   727a8:	cmp	r0, #1
   727ac:	blt	727e0 <fputs@plt+0x6142c>
   727b0:	ldr	r0, [r6, #28]
   727b4:	mov	r7, #0
   727b8:	add	r4, r0, #16
   727bc:	ldr	r2, [r4]
   727c0:	ldr	r1, [r4, #4]
   727c4:	mov	r0, r5
   727c8:	bl	6094c <fputs@plt+0x4f598>
   727cc:	ldr	r0, [r6, #36]	; 0x24
   727d0:	add	r7, r7, #1
   727d4:	add	r4, r4, #24
   727d8:	cmp	r7, r0
   727dc:	blt	727bc <fputs@plt+0x61408>
   727e0:	ldr	r4, [sp, #20]
   727e4:	mov	r0, #0
   727e8:	mov	r1, #0
   727ec:	strb	r0, [r6]
   727f0:	add	r2, r5, r1
   727f4:	ldr	r3, [r2, #136]	; 0x88
   727f8:	cmp	r3, #0
   727fc:	beq	72834 <fputs@plt+0x61480>
   72800:	ldrb	r7, [r2, #130]	; 0x82
   72804:	cmp	r7, #0
   72808:	beq	72830 <fputs@plt+0x6147c>
   7280c:	ldrb	r7, [r5, #19]
   72810:	cmp	r7, #7
   72814:	bhi	7282c <fputs@plt+0x61478>
   72818:	add	r4, r7, #1
   7281c:	add	r7, r5, r7, lsl #2
   72820:	strb	r4, [r5, #19]
   72824:	ldr	r4, [sp, #20]
   72828:	str	r3, [r7, #28]
   7282c:	strb	r0, [r2, #130]	; 0x82
   72830:	str	r0, [r2, #136]	; 0x88
   72834:	add	r1, r1, #20
   72838:	cmp	r1, #200	; 0xc8
   7283c:	bne	727f0 <fputs@plt+0x6143c>
   72840:	cmp	r8, #0
   72844:	beq	7288c <fputs@plt+0x614d8>
   72848:	ldr	r0, [r4, #32]
   7284c:	ldr	r2, [r4, #24]
   72850:	sub	r1, r0, #1
   72854:	str	r1, [r2, #96]	; 0x60
   72858:	ldr	r2, [r4]
   7285c:	ldrb	r2, [r2, #69]	; 0x45
   72860:	cmp	r2, #0
   72864:	beq	72874 <fputs@plt+0x614c0>
   72868:	movw	r1, #35320	; 0x89f8
   7286c:	movt	r1, #10
   72870:	b	72888 <fputs@plt+0x614d4>
   72874:	ldr	r2, [r4, #4]
   72878:	cmp	r8, #0
   7287c:	movge	r1, r8
   72880:	add	r1, r1, r1, lsl #2
   72884:	add	r1, r2, r1, lsl #2
   72888:	str	r0, [r1, #8]
   7288c:	sub	sp, fp, #28
   72890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72894:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   72898:	add	fp, sp, #24
   7289c:	sub	sp, sp, #8
   728a0:	mov	r9, r1
   728a4:	ldr	r1, [r1, #44]	; 0x2c
   728a8:	cmp	r1, #1
   728ac:	blt	72914 <fputs@plt+0x61560>
   728b0:	ldr	r5, [r0, #8]
   728b4:	ldr	r7, [r9, #40]	; 0x28
   728b8:	mov	r8, #0
   728bc:	mov	r4, #0
   728c0:	mov	r0, r7
   728c4:	mov	r3, #0
   728c8:	ldr	r1, [r0, r4, lsl #4]!
   728cc:	ldr	r1, [r1, #20]
   728d0:	ldr	r2, [r0, #8]
   728d4:	ldr	r6, [r0, #4]
   728d8:	mov	r0, r5
   728dc:	cmp	r1, #0
   728e0:	ldrne	r3, [r1]
   728e4:	mov	r1, #145	; 0x91
   728e8:	str	r8, [sp]
   728ec:	bl	4a1bc <fputs@plt+0x38e08>
   728f0:	mov	r1, r0
   728f4:	mov	r0, r5
   728f8:	mov	r2, r6
   728fc:	mvn	r3, #4
   72900:	bl	1d530 <fputs@plt+0xc17c>
   72904:	ldr	r0, [r9, #44]	; 0x2c
   72908:	add	r4, r4, #1
   7290c:	cmp	r4, r0
   72910:	blt	728c0 <fputs@plt+0x6150c>
   72914:	sub	sp, fp, #24
   72918:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7291c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72920:	add	fp, sp, #28
   72924:	sub	sp, sp, #12
   72928:	mov	r5, r0
   7292c:	mov	r4, r1
   72930:	ldr	r0, [r1, #32]
   72934:	ldr	r1, [r1, #44]	; 0x2c
   72938:	cmn	r1, r0
   7293c:	beq	72a2c <fputs@plt+0x61678>
   72940:	ldr	r1, [r4, #20]
   72944:	ldr	r0, [r5, #8]
   72948:	ldr	r3, [r4, #16]
   7294c:	mov	r2, #0
   72950:	str	r1, [sp]
   72954:	mov	r1, #25
   72958:	str	r0, [sp, #8]
   7295c:	bl	4a1bc <fputs@plt+0x38e08>
   72960:	ldr	r0, [r4, #44]	; 0x2c
   72964:	cmp	r0, #1
   72968:	blt	72a2c <fputs@plt+0x61678>
   7296c:	ldr	r6, [r4, #40]	; 0x28
   72970:	movw	r7, #8761	; 0x2239
   72974:	mvn	sl, #0
   72978:	mov	r8, #0
   7297c:	movt	r7, #9
   72980:	add	r9, r6, r8, lsl #4
   72984:	ldr	r0, [r9, #12]
   72988:	cmp	r0, #0
   7298c:	blt	72a1c <fputs@plt+0x61668>
   72990:	ldr	r0, [r6, r8, lsl #4]
   72994:	ldr	r1, [r0, #20]
   72998:	cmp	r1, #0
   7299c:	beq	72a0c <fputs@plt+0x61658>
   729a0:	ldr	r0, [r1]
   729a4:	cmp	r0, #1
   729a8:	bne	72a0c <fputs@plt+0x61658>
   729ac:	mov	r0, r5
   729b0:	mov	r2, #0
   729b4:	mov	r3, #0
   729b8:	bl	6cbe8 <fputs@plt+0x5b834>
   729bc:	mov	r7, r5
   729c0:	ldr	r5, [sp, #8]
   729c4:	ldr	r2, [r9, #12]
   729c8:	mov	sl, r0
   729cc:	mov	r0, #0
   729d0:	mov	r1, #57	; 0x39
   729d4:	mov	r3, #0
   729d8:	str	r0, [sp]
   729dc:	mov	r0, r5
   729e0:	bl	4a1bc <fputs@plt+0x38e08>
   729e4:	mov	r1, r0
   729e8:	mov	r0, r5
   729ec:	mov	r5, r7
   729f0:	movw	r7, #8761	; 0x2239
   729f4:	mov	r2, sl
   729f8:	mvn	r3, #5
   729fc:	mvn	sl, #0
   72a00:	movt	r7, #9
   72a04:	bl	1d530 <fputs@plt+0xc17c>
   72a08:	b	72a1c <fputs@plt+0x61668>
   72a0c:	mov	r0, r5
   72a10:	mov	r1, r7
   72a14:	bl	1d2fc <fputs@plt+0xbf48>
   72a18:	str	sl, [r9, #12]
   72a1c:	ldr	r0, [r4, #44]	; 0x2c
   72a20:	add	r8, r8, #1
   72a24:	cmp	r8, r0
   72a28:	blt	72980 <fputs@plt+0x615cc>
   72a2c:	sub	sp, fp, #28
   72a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72a38:	add	fp, sp, #28
   72a3c:	sub	sp, sp, #60	; 0x3c
   72a40:	mov	r6, r0
   72a44:	ldrb	r0, [r0, #453]	; 0x1c5
   72a48:	cmp	r0, #0
   72a4c:	bne	72ce4 <fputs@plt+0x61930>
   72a50:	ldrb	r0, [r6, #16]
   72a54:	cmp	r0, #0
   72a58:	bne	72ce4 <fputs@plt+0x61930>
   72a5c:	ldr	r7, [r6]
   72a60:	ldrb	r0, [r7, #69]	; 0x45
   72a64:	cmp	r0, #0
   72a68:	bne	72ce4 <fputs@plt+0x61930>
   72a6c:	mov	r8, r1
   72a70:	mov	r1, #1
   72a74:	ldr	r0, [r6, #8]
   72a78:	mov	r4, r2
   72a7c:	strb	r1, [r6, #16]
   72a80:	ldr	r1, [r2]
   72a84:	ldr	r5, [r7, #24]
   72a88:	str	r0, [sp, #24]
   72a8c:	bl	4aee0 <fputs@plt+0x39b2c>
   72a90:	ldr	r0, [r4]
   72a94:	cmp	r0, #1
   72a98:	blt	72c60 <fputs@plt+0x618ac>
   72a9c:	and	r0, r5, #4
   72aa0:	mov	r9, #0
   72aa4:	str	r7, [sp, #20]
   72aa8:	str	r0, [sp, #12]
   72aac:	add	r0, r8, #52	; 0x34
   72ab0:	str	r0, [sp, #8]
   72ab4:	and	r0, r5, #68	; 0x44
   72ab8:	str	r0, [sp, #16]
   72abc:	ldr	r0, [r4, #4]
   72ac0:	add	sl, r9, r9, lsl #2
   72ac4:	ldr	r2, [r0, sl, lsl #2]
   72ac8:	cmp	r2, #0
   72acc:	beq	72c50 <fputs@plt+0x6189c>
   72ad0:	add	r0, r0, sl, lsl #2
   72ad4:	ldr	r1, [r0, #4]
   72ad8:	cmp	r1, #0
   72adc:	beq	72b00 <fputs@plt+0x6174c>
   72ae0:	ldr	r0, [sp, #24]
   72ae4:	ldr	r0, [r0]
   72ae8:	ldrb	r0, [r0, #69]	; 0x45
   72aec:	cmp	r0, #0
   72af0:	bne	72c50 <fputs@plt+0x6189c>
   72af4:	ldr	r0, [sp, #24]
   72af8:	mvn	r2, #0
   72afc:	b	72c38 <fputs@plt+0x61884>
   72b00:	ldrb	r1, [r2]
   72b04:	orr	r1, r1, #2
   72b08:	cmp	r1, #154	; 0x9a
   72b0c:	bne	72b4c <fputs@plt+0x61798>
   72b10:	ldr	r3, [r8]
   72b14:	ldrsh	ip, [r2, #32]
   72b18:	cmp	r3, #1
   72b1c:	blt	72b70 <fputs@plt+0x617bc>
   72b20:	ldr	r7, [r2, #28]
   72b24:	ldr	r5, [sp, #8]
   72b28:	mov	r2, #0
   72b2c:	ldr	r1, [r5]
   72b30:	cmp	r1, r7
   72b34:	beq	72b74 <fputs@plt+0x617c0>
   72b38:	add	r2, r2, #1
   72b3c:	add	r5, r5, #72	; 0x48
   72b40:	cmp	r2, r3
   72b44:	blt	72b2c <fputs@plt+0x61778>
   72b48:	b	72b74 <fputs@plt+0x617c0>
   72b4c:	ldr	r1, [r0, #8]
   72b50:	cmp	r1, #0
   72b54:	bne	72bf4 <fputs@plt+0x61840>
   72b58:	movw	r1, #8861	; 0x229d
   72b5c:	add	r2, r9, #1
   72b60:	mov	r0, r7
   72b64:	movt	r1, #9
   72b68:	bl	1d380 <fputs@plt+0xbfcc>
   72b6c:	b	72c14 <fputs@plt+0x61860>
   72b70:	mov	r2, #0
   72b74:	add	r1, r2, r2, lsl #3
   72b78:	cmn	ip, #1
   72b7c:	add	r1, r8, r1, lsl #3
   72b80:	ldr	r2, [r1, #24]
   72b84:	bgt	72b9c <fputs@plt+0x617e8>
   72b88:	ldrsh	ip, [r2, #32]
   72b8c:	movw	r3, #1201	; 0x4b1
   72b90:	movt	r3, #9
   72b94:	cmp	ip, #0
   72b98:	blt	72ba4 <fputs@plt+0x617f0>
   72b9c:	ldr	r1, [r2, #4]
   72ba0:	ldr	r3, [r1, ip, lsl #4]
   72ba4:	ldr	r1, [sp, #16]
   72ba8:	ldr	r7, [sp, #20]
   72bac:	cmp	r1, #0
   72bb0:	beq	72bf0 <fputs@plt+0x6183c>
   72bb4:	ldr	r0, [sp, #12]
   72bb8:	cmp	r0, #0
   72bbc:	bne	72c00 <fputs@plt+0x6184c>
   72bc0:	ldr	r0, [sp, #24]
   72bc4:	ldr	r0, [r0]
   72bc8:	ldrb	r0, [r0, #69]	; 0x45
   72bcc:	cmp	r0, #0
   72bd0:	bne	72c50 <fputs@plt+0x6189c>
   72bd4:	ldr	r0, [sp, #24]
   72bd8:	mvn	r1, #0
   72bdc:	ldr	r0, [r0, #16]
   72be0:	str	r1, [sp]
   72be4:	mov	r1, r3
   72be8:	add	r0, r0, sl, lsl #3
   72bec:	b	72c44 <fputs@plt+0x61890>
   72bf0:	ldr	r1, [r0, #8]
   72bf4:	mov	r0, r7
   72bf8:	bl	1b704 <fputs@plt+0xa350>
   72bfc:	b	72c14 <fputs@plt+0x61860>
   72c00:	ldr	r2, [r2]
   72c04:	movw	r1, #63797	; 0xf935
   72c08:	mov	r0, r7
   72c0c:	movt	r1, #8
   72c10:	bl	1d380 <fputs@plt+0xbfcc>
   72c14:	mov	r1, r0
   72c18:	ldr	r0, [sp, #24]
   72c1c:	ldr	r0, [r0]
   72c20:	ldrb	r0, [r0, #69]	; 0x45
   72c24:	cmp	r0, #0
   72c28:	bne	72c50 <fputs@plt+0x6189c>
   72c2c:	ldr	r0, [sp, #24]
   72c30:	movw	r2, #17508	; 0x4464
   72c34:	movt	r2, #1
   72c38:	ldr	r0, [r0, #16]
   72c3c:	add	r0, r0, sl, lsl #3
   72c40:	str	r2, [sp]
   72c44:	mvn	r2, #0
   72c48:	mov	r3, #1
   72c4c:	bl	1a2f4 <fputs@plt+0x8f40>
   72c50:	ldr	r0, [r4]
   72c54:	add	r9, r9, #1
   72c58:	cmp	r9, r0
   72c5c:	blt	72abc <fputs@plt+0x61708>
   72c60:	ldr	r7, [r6, #8]
   72c64:	cmp	r0, #1
   72c68:	str	r6, [sp, #28]
   72c6c:	str	r8, [sp, #32]
   72c70:	blt	72ce4 <fputs@plt+0x61930>
   72c74:	mov	r6, #0
   72c78:	add	r9, sp, #28
   72c7c:	mvn	r8, #0
   72c80:	mov	r5, #0
   72c84:	ldr	r0, [r4, #4]
   72c88:	mov	r2, #0
   72c8c:	ldr	r1, [r0, r6]
   72c90:	mov	r0, r9
   72c94:	bl	6b348 <fputs@plt+0x59f94>
   72c98:	mov	r1, r0
   72c9c:	ldr	r0, [r7]
   72ca0:	ldrb	r0, [r0, #69]	; 0x45
   72ca4:	cmp	r0, #0
   72ca8:	bne	72cd0 <fputs@plt+0x6191c>
   72cac:	ldrh	r2, [r7, #84]	; 0x54
   72cb0:	ldr	r0, [r7, #16]
   72cb4:	mov	r3, #1
   72cb8:	str	r8, [sp]
   72cbc:	add	r2, r5, r2
   72cc0:	add	r2, r2, r2, lsl #2
   72cc4:	add	r0, r0, r2, lsl #3
   72cc8:	mvn	r2, #0
   72ccc:	bl	1a2f4 <fputs@plt+0x8f40>
   72cd0:	ldr	r0, [r4]
   72cd4:	add	r5, r5, #1
   72cd8:	add	r6, r6, #20
   72cdc:	cmp	r5, r0
   72ce0:	blt	72c84 <fputs@plt+0x618d0>
   72ce4:	sub	sp, fp, #28
   72ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72cec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72cf0:	add	fp, sp, #28
   72cf4:	sub	sp, sp, #4
   72cf8:	ldrd	r4, [r1]
   72cfc:	mov	r8, r0
   72d00:	mov	r7, r3
   72d04:	mov	r9, r2
   72d08:	mov	r6, r1
   72d0c:	add	r0, r4, r2
   72d10:	cmp	r0, r5
   72d14:	bls	72d6c <fputs@plt+0x619b8>
   72d18:	add	r0, r0, r0, lsl #3
   72d1c:	mov	r1, #8
   72d20:	mov	r3, #0
   72d24:	add	r2, r1, r0, lsl #3
   72d28:	mov	r0, r8
   72d2c:	mov	r1, r6
   72d30:	bl	2387c <fputs@plt+0x124c8>
   72d34:	cmp	r0, #0
   72d38:	beq	72e40 <fputs@plt+0x61a8c>
   72d3c:	mov	sl, r0
   72d40:	cmp	r8, #0
   72d44:	beq	72d74 <fputs@plt+0x619c0>
   72d48:	ldr	r0, [r8, #288]	; 0x120
   72d4c:	cmp	r0, sl
   72d50:	bhi	72d74 <fputs@plt+0x619c0>
   72d54:	ldr	r0, [r8, #292]	; 0x124
   72d58:	cmp	r0, sl
   72d5c:	bls	72d74 <fputs@plt+0x619c0>
   72d60:	mov	r0, #260	; 0x104
   72d64:	ldrh	r0, [r8, r0]
   72d68:	b	72d88 <fputs@plt+0x619d4>
   72d6c:	mov	sl, r6
   72d70:	b	72da8 <fputs@plt+0x619f4>
   72d74:	movw	r0, #16696	; 0x4138
   72d78:	movt	r0, #10
   72d7c:	ldr	r1, [r0, #52]	; 0x34
   72d80:	mov	r0, sl
   72d84:	blx	r1
   72d88:	movw	r1, #36409	; 0x8e39
   72d8c:	sub	r0, r0, #80	; 0x50
   72d90:	movt	r1, #14563	; 0x38e3
   72d94:	umull	r0, r1, r0, r1
   72d98:	mov	r0, #1
   72d9c:	add	r0, r0, r1, lsr #4
   72da0:	str	r0, [sl, #4]
   72da4:	ldr	r4, [sl]
   72da8:	cmp	r4, r7
   72dac:	ble	72df4 <fputs@plt+0x61a40>
   72db0:	add	r0, r4, r4, lsl #3
   72db4:	add	r0, sl, r0, lsl #3
   72db8:	sub	r6, r0, #64	; 0x40
   72dbc:	add	r0, r4, r9
   72dc0:	add	r0, r0, r0, lsl #3
   72dc4:	add	r0, sl, r0, lsl #3
   72dc8:	sub	r5, r0, #64	; 0x40
   72dcc:	mov	r0, r5
   72dd0:	mov	r1, r6
   72dd4:	mov	r2, #72	; 0x48
   72dd8:	bl	1121c <memcpy@plt>
   72ddc:	sub	r4, r4, #1
   72de0:	sub	r6, r6, #72	; 0x48
   72de4:	sub	r5, r5, #72	; 0x48
   72de8:	cmp	r4, r7
   72dec:	bgt	72dcc <fputs@plt+0x61a18>
   72df0:	ldr	r4, [sl]
   72df4:	add	r0, r4, r9
   72df8:	add	r1, r9, r9, lsl #3
   72dfc:	str	r0, [sl]
   72e00:	add	r0, r7, r7, lsl #3
   72e04:	lsl	r2, r1, #3
   72e08:	mov	r1, #0
   72e0c:	add	r4, sl, r0, lsl #3
   72e10:	add	r0, r4, #8
   72e14:	bl	11174 <memset@plt>
   72e18:	cmp	r9, #1
   72e1c:	blt	72e3c <fputs@plt+0x61a88>
   72e20:	add	r0, r7, r9
   72e24:	add	r1, r4, #52	; 0x34
   72e28:	mvn	r2, #0
   72e2c:	add	r7, r7, #1
   72e30:	str	r2, [r1], #72	; 0x48
   72e34:	cmp	r7, r0
   72e38:	blt	72e2c <fputs@plt+0x61a78>
   72e3c:	mov	r6, sl
   72e40:	mov	r0, r6
   72e44:	sub	sp, fp, #28
   72e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72e4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72e50:	add	fp, sp, #28
   72e54:	sub	sp, sp, #4
   72e58:	cmp	r1, #0
   72e5c:	beq	72f54 <fputs@plt+0x61ba0>
   72e60:	mov	r4, r3
   72e64:	mov	r5, r2
   72e68:	mov	sl, r1
   72e6c:	mov	r7, r0
   72e70:	mov	r9, #1
   72e74:	ldr	r1, [sl]
   72e78:	mov	r0, r7
   72e7c:	mov	r2, r5
   72e80:	mov	r3, r4
   72e84:	bl	72f5c <fputs@plt+0x61ba8>
   72e88:	ldr	r1, [sl, #36]	; 0x24
   72e8c:	mov	r0, r7
   72e90:	mov	r2, r5
   72e94:	mov	r3, r4
   72e98:	bl	72f5c <fputs@plt+0x61ba8>
   72e9c:	ldr	r1, [sl, #44]	; 0x2c
   72ea0:	mov	r0, r7
   72ea4:	mov	r2, r5
   72ea8:	mov	r3, r4
   72eac:	bl	72f5c <fputs@plt+0x61ba8>
   72eb0:	ldr	r1, [sl, #40]	; 0x28
   72eb4:	mov	r0, r7
   72eb8:	mov	r2, r5
   72ebc:	mov	r3, r4
   72ec0:	bl	72fc8 <fputs@plt+0x61c14>
   72ec4:	str	r0, [sl, #40]	; 0x28
   72ec8:	mov	r0, r7
   72ecc:	mov	r2, r5
   72ed0:	mov	r3, r4
   72ed4:	ldr	r1, [sl, #32]
   72ed8:	bl	72fc8 <fputs@plt+0x61c14>
   72edc:	str	r0, [sl, #32]
   72ee0:	ldr	r0, [sl, #28]
   72ee4:	ldr	r1, [r0]
   72ee8:	cmp	r1, #1
   72eec:	blt	72f40 <fputs@plt+0x61b8c>
   72ef0:	add	r6, r0, #45	; 0x2d
   72ef4:	add	r8, r1, #1
   72ef8:	ldr	r1, [r6, #-17]	; 0xffffffef
   72efc:	mov	r0, r7
   72f00:	mov	r2, r5
   72f04:	mov	r3, r4
   72f08:	str	r9, [sp]
   72f0c:	bl	72e4c <fputs@plt+0x61a98>
   72f10:	ldrb	r0, [r6]
   72f14:	tst	r0, #4
   72f18:	beq	72f30 <fputs@plt+0x61b7c>
   72f1c:	ldr	r1, [r6, #27]
   72f20:	mov	r0, r7
   72f24:	mov	r2, r5
   72f28:	mov	r3, r4
   72f2c:	bl	72f5c <fputs@plt+0x61ba8>
   72f30:	sub	r8, r8, #1
   72f34:	add	r6, r6, #72	; 0x48
   72f38:	cmp	r8, #1
   72f3c:	bgt	72ef8 <fputs@plt+0x61b44>
   72f40:	ldr	r0, [fp, #8]
   72f44:	cmp	r0, #0
   72f48:	ldrne	sl, [sl, #48]	; 0x30
   72f4c:	cmpne	sl, #0
   72f50:	bne	72e74 <fputs@plt+0x61ac0>
   72f54:	sub	sp, fp, #28
   72f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72f5c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   72f60:	add	fp, sp, #24
   72f64:	cmp	r1, #0
   72f68:	beq	72fc4 <fputs@plt+0x61c10>
   72f6c:	mov	r7, r0
   72f70:	ldr	r0, [r1]
   72f74:	mov	r6, r1
   72f78:	cmp	r0, #1
   72f7c:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   72f80:	ldr	r1, [r6, #4]
   72f84:	mov	r8, r3
   72f88:	mov	r9, r2
   72f8c:	mov	r4, #0
   72f90:	mov	r5, #0
   72f94:	ldr	r1, [r1, r4]
   72f98:	mov	r0, r7
   72f9c:	mov	r2, r9
   72fa0:	mov	r3, r8
   72fa4:	bl	72fc8 <fputs@plt+0x61c14>
   72fa8:	ldr	r1, [r6, #4]
   72fac:	add	r5, r5, #1
   72fb0:	str	r0, [r1, r4]
   72fb4:	add	r4, r4, #20
   72fb8:	ldr	r0, [r6]
   72fbc:	cmp	r5, r0
   72fc0:	blt	72f94 <fputs@plt+0x61be0>
   72fc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   72fc8:	push	{r4, r5, r6, r7, fp, lr}
   72fcc:	add	fp, sp, #16
   72fd0:	sub	sp, sp, #8
   72fd4:	cmp	r1, #0
   72fd8:	beq	73054 <fputs@plt+0x61ca0>
   72fdc:	mov	r5, r0
   72fe0:	ldrb	r0, [r1]
   72fe4:	mov	r4, r1
   72fe8:	mov	r7, r2
   72fec:	mov	r6, r3
   72ff0:	cmp	r0, #152	; 0x98
   72ff4:	ldreq	r0, [r4, #28]
   72ff8:	cmpeq	r0, r7
   72ffc:	beq	73084 <fputs@plt+0x61cd0>
   73000:	ldr	r1, [r4, #12]
   73004:	mov	r0, r5
   73008:	mov	r2, r7
   7300c:	mov	r3, r6
   73010:	bl	72fc8 <fputs@plt+0x61c14>
   73014:	str	r0, [r4, #12]
   73018:	mov	r0, r5
   7301c:	mov	r2, r7
   73020:	mov	r3, r6
   73024:	ldr	r1, [r4, #16]
   73028:	bl	72fc8 <fputs@plt+0x61c14>
   7302c:	str	r0, [r4, #16]
   73030:	ldrb	r0, [r4, #5]
   73034:	tst	r0, #8
   73038:	bne	7305c <fputs@plt+0x61ca8>
   7303c:	ldr	r1, [r4, #20]
   73040:	mov	r0, r5
   73044:	mov	r2, r7
   73048:	mov	r3, r6
   7304c:	bl	72f5c <fputs@plt+0x61ba8>
   73050:	b	73078 <fputs@plt+0x61cc4>
   73054:	mov	r4, #0
   73058:	b	73078 <fputs@plt+0x61cc4>
   7305c:	ldr	r1, [r4, #20]
   73060:	mov	r0, #1
   73064:	mov	r2, r7
   73068:	mov	r3, r6
   7306c:	str	r0, [sp]
   73070:	mov	r0, r5
   73074:	bl	72e4c <fputs@plt+0x61a98>
   73078:	mov	r0, r4
   7307c:	sub	sp, fp, #16
   73080:	pop	{r4, r5, r6, r7, fp, pc}
   73084:	ldrsh	r0, [r4, #32]
   73088:	cmn	r0, #1
   7308c:	ble	730c8 <fputs@plt+0x61d14>
   73090:	ldr	r1, [r6, #4]
   73094:	add	r0, r0, r0, lsl #2
   73098:	mov	r2, #0
   7309c:	mov	r3, #0
   730a0:	ldr	r1, [r1, r0, lsl #2]
   730a4:	mov	r0, r5
   730a8:	bl	65170 <fputs@plt+0x53dbc>
   730ac:	mov	r6, r0
   730b0:	mov	r0, r5
   730b4:	mov	r1, r4
   730b8:	bl	48008 <fputs@plt+0x36c54>
   730bc:	mov	r0, r6
   730c0:	sub	sp, fp, #16
   730c4:	pop	{r4, r5, r6, r7, fp, pc}
   730c8:	mov	r0, #101	; 0x65
   730cc:	strb	r0, [r4]
   730d0:	b	73078 <fputs@plt+0x61cc4>
   730d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   730d8:	add	fp, sp, #24
   730dc:	mov	r9, r2
   730e0:	mov	r5, r0
   730e4:	mov	r7, #0
   730e8:	mov	r6, r1
   730ec:	ldr	r1, [r1, #48]	; 0x30
   730f0:	add	r7, r7, #1
   730f4:	cmp	r1, #0
   730f8:	bne	730e8 <fputs@plt+0x61d34>
   730fc:	cmp	r6, #0
   73100:	beq	7313c <fputs@plt+0x61d88>
   73104:	mov	r8, #0
   73108:	ldr	r4, [r6, #48]	; 0x30
   7310c:	mov	r0, r5
   73110:	mov	r1, r6
   73114:	mov	r2, r9
   73118:	str	r8, [r6, #48]	; 0x30
   7311c:	bl	540f0 <fputs@plt+0x42d3c>
   73120:	cmp	r0, #0
   73124:	str	r4, [r6, #48]	; 0x30
   73128:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   7312c:	strh	r7, [r6, #6]
   73130:	ldr	r6, [r6, #52]	; 0x34
   73134:	cmp	r6, #0
   73138:	bne	73108 <fputs@plt+0x61d54>
   7313c:	mov	r0, #0
   73140:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   73144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73148:	add	fp, sp, #28
   7314c:	sub	sp, sp, #84	; 0x54
   73150:	mov	r6, r0
   73154:	ldr	r7, [r0, #8]
   73158:	ldr	r0, [r1]
   7315c:	mov	r4, r1
   73160:	ldr	sl, [r1, #28]
   73164:	ldr	r1, [r1, #48]	; 0x30
   73168:	mov	r5, r2
   7316c:	mov	r9, #0
   73170:	mov	r2, #0
   73174:	mov	r3, #0
   73178:	ldr	r8, [r0]
   7317c:	str	r1, [fp, #-52]	; 0xffffffcc
   73180:	mov	r0, r6
   73184:	mov	r1, #33	; 0x21
   73188:	str	r9, [sp]
   7318c:	bl	66940 <fputs@plt+0x5558c>
   73190:	cmp	r0, #0
   73194:	bne	735a0 <fputs@plt+0x621ec>
   73198:	mov	r0, r7
   7319c:	str	r8, [sp, #52]	; 0x34
   731a0:	str	r5, [sp, #32]
   731a4:	bl	62b34 <fputs@plt+0x51780>
   731a8:	mov	r2, r0
   731ac:	mov	r0, r6
   731b0:	mov	r1, r4
   731b4:	mov	r8, r6
   731b8:	str	r2, [sp, #36]	; 0x24
   731bc:	bl	6cc84 <fputs@plt+0x5b8d0>
   731c0:	ldr	r0, [r4, #60]	; 0x3c
   731c4:	str	r9, [r4, #60]	; 0x3c
   731c8:	mov	r2, #0
   731cc:	ldr	ip, [r4, #44]	; 0x2c
   731d0:	str	r0, [sp, #48]	; 0x30
   731d4:	ldr	r0, [r4, #12]
   731d8:	str	r0, [sp, #28]
   731dc:	ldr	r0, [r4, #16]
   731e0:	str	r0, [sp, #24]
   731e4:	ldr	r0, [r4, #56]	; 0x38
   731e8:	str	r9, [r4, #56]	; 0x38
   731ec:	str	r9, [r4, #12]
   731f0:	str	r9, [r4, #16]
   731f4:	str	r0, [sp, #44]	; 0x2c
   731f8:	ldr	r0, [sl]
   731fc:	cmp	r0, #1
   73200:	blt	73234 <fputs@plt+0x61e80>
   73204:	add	r1, sl, #52	; 0x34
   73208:	mov	r2, #0
   7320c:	ldrb	r3, [r1, #-7]
   73210:	tst	r3, #32
   73214:	bne	73230 <fputs@plt+0x61e7c>
   73218:	add	r2, r2, #1
   7321c:	add	r1, r1, #72	; 0x48
   73220:	cmp	r2, r0
   73224:	blt	7320c <fputs@plt+0x61e58>
   73228:	mov	r2, #0
   7322c:	b	73234 <fputs@plt+0x61e80>
   73230:	ldr	r2, [r1]
   73234:	ldr	r5, [r8, #72]	; 0x48
   73238:	mov	r9, r8
   7323c:	add	r1, r5, #1
   73240:	str	r1, [r8, #72]	; 0x48
   73244:	ldrb	r0, [r4, #4]
   73248:	cmp	r0, #115	; 0x73
   7324c:	bne	73270 <fputs@plt+0x61ebc>
   73250:	add	r0, r5, #2
   73254:	cmp	ip, #0
   73258:	str	r1, [sp, #40]	; 0x28
   7325c:	mov	r6, r7
   73260:	str	r0, [r9, #72]	; 0x48
   73264:	mov	r0, #6
   73268:	movwne	r0, #8
   7326c:	b	73288 <fputs@plt+0x61ed4>
   73270:	mov	r0, #5
   73274:	cmp	ip, #0
   73278:	mov	r1, #0
   7327c:	mov	r6, r7
   73280:	movwne	r0, #7
   73284:	str	r1, [sp, #40]	; 0x28
   73288:	mov	r7, #0
   7328c:	str	r5, [fp, #-44]	; 0xffffffd4
   73290:	strb	r0, [fp, #-48]	; 0xffffffd0
   73294:	ldr	r1, [sp, #52]	; 0x34
   73298:	mov	r8, ip
   7329c:	mov	sl, r2
   732a0:	strb	r7, [fp, #-47]	; 0xffffffd1
   732a4:	str	r7, [fp, #-40]	; 0xffffffd8
   732a8:	str	r7, [fp, #-36]	; 0xffffffdc
   732ac:	ldr	r0, [r9, #76]	; 0x4c
   732b0:	add	r3, r0, #1
   732b4:	mov	r0, r6
   732b8:	str	r3, [r9, #76]	; 0x4c
   732bc:	str	r1, [sp]
   732c0:	mov	r1, #60	; 0x3c
   732c4:	str	r3, [sp, #20]
   732c8:	bl	4a1bc <fputs@plt+0x38e08>
   732cc:	cmp	r8, #0
   732d0:	str	r8, [sp, #56]	; 0x38
   732d4:	beq	73320 <fputs@plt+0x61f6c>
   732d8:	mov	r0, r9
   732dc:	mov	r1, r4
   732e0:	bl	74100 <fputs@plt+0x62d4c>
   732e4:	str	r0, [sp, #52]	; 0x34
   732e8:	ldr	r0, [r8]
   732ec:	mov	r1, #57	; 0x39
   732f0:	mov	r2, r5
   732f4:	str	r7, [sp]
   732f8:	add	r3, r0, #2
   732fc:	mov	r0, r6
   73300:	bl	4a1bc <fputs@plt+0x38e08>
   73304:	ldr	r2, [sp, #52]	; 0x34
   73308:	mov	r1, r0
   7330c:	mov	r0, r6
   73310:	mvn	r3, #5
   73314:	bl	1d530 <fputs@plt+0xc17c>
   73318:	str	r8, [fp, #-32]	; 0xffffffe0
   7331c:	b	73338 <fputs@plt+0x61f84>
   73320:	ldr	r3, [sp, #52]	; 0x34
   73324:	mov	r0, r6
   73328:	mov	r1, #57	; 0x39
   7332c:	mov	r2, r5
   73330:	str	r7, [sp]
   73334:	bl	4a1bc <fputs@plt+0x38e08>
   73338:	ldr	r2, [sp, #40]	; 0x28
   7333c:	mov	r8, r6
   73340:	cmp	r2, #0
   73344:	beq	73370 <fputs@plt+0x61fbc>
   73348:	mov	r0, #0
   7334c:	mov	r1, #57	; 0x39
   73350:	mov	r3, #0
   73354:	str	r0, [sp]
   73358:	mov	r0, r8
   7335c:	bl	4a1bc <fputs@plt+0x38e08>
   73360:	str	r0, [r4, #20]
   73364:	ldr	r0, [r4, #8]
   73368:	orr	r0, r0, #16
   7336c:	str	r0, [r4, #8]
   73370:	ldr	r6, [fp, #-52]	; 0xffffffcc
   73374:	mov	r7, #0
   73378:	sub	r2, fp, #48	; 0x30
   7337c:	mov	r0, r9
   73380:	str	r7, [r4, #44]	; 0x2c
   73384:	mov	r1, r6
   73388:	str	r7, [r6, #52]	; 0x34
   7338c:	bl	540f0 <fputs@plt+0x42d3c>
   73390:	cmp	r0, #0
   73394:	str	r4, [r6, #52]	; 0x34
   73398:	bne	7357c <fputs@plt+0x621c8>
   7339c:	ldr	r3, [sp, #36]	; 0x24
   733a0:	mov	r0, r8
   733a4:	mov	r1, #108	; 0x6c
   733a8:	mov	r2, r5
   733ac:	str	r7, [sp]
   733b0:	bl	4a1bc <fputs@plt+0x38e08>
   733b4:	str	r0, [sp, #52]	; 0x34
   733b8:	mov	r0, r8
   733bc:	mov	r1, #104	; 0x68
   733c0:	mov	r2, sl
   733c4:	mov	r3, #0
   733c8:	str	r7, [sp]
   733cc:	bl	4a1bc <fputs@plt+0x38e08>
   733d0:	ldr	r0, [sp, #56]	; 0x38
   733d4:	cmp	r0, #0
   733d8:	beq	733fc <fputs@plt+0x62048>
   733dc:	ldr	r0, [r0]
   733e0:	ldr	r1, [sp, #20]
   733e4:	mov	r2, r5
   733e8:	str	r1, [sp]
   733ec:	add	r3, r0, #1
   733f0:	mov	r0, r8
   733f4:	mov	r1, #47	; 0x2f
   733f8:	b	73414 <fputs@plt+0x62060>
   733fc:	ldr	r3, [sp, #20]
   73400:	mov	r0, #0
   73404:	mov	r1, #102	; 0x66
   73408:	mov	r2, r5
   7340c:	str	r0, [sp]
   73410:	mov	r0, r8
   73414:	bl	4a1bc <fputs@plt+0x38e08>
   73418:	mov	r6, #0
   7341c:	mov	r0, r8
   73420:	mov	r1, #95	; 0x5f
   73424:	mov	r2, r5
   73428:	mov	r3, #0
   7342c:	str	r6, [sp]
   73430:	bl	4a1bc <fputs@plt+0x38e08>
   73434:	mov	r0, r8
   73438:	bl	62b34 <fputs@plt+0x51780>
   7343c:	ldr	r2, [sp, #24]
   73440:	mov	r5, r0
   73444:	cmp	r2, #1
   73448:	blt	73464 <fputs@plt+0x620b0>
   7344c:	mov	r0, #1
   73450:	mov	r1, #138	; 0x8a
   73454:	mov	r3, r5
   73458:	str	r0, [sp]
   7345c:	mov	r0, r8
   73460:	bl	4a1bc <fputs@plt+0x38e08>
   73464:	ldr	r0, [sp, #32]
   73468:	ldr	r2, [r4]
   7346c:	ldr	r7, [sp, #36]	; 0x24
   73470:	mov	r1, r4
   73474:	mov	r3, sl
   73478:	str	r6, [sp]
   7347c:	str	r6, [sp, #4]
   73480:	str	r5, [sp, #12]
   73484:	str	r0, [sp, #8]
   73488:	mov	r0, r9
   7348c:	str	r7, [sp, #16]
   73490:	bl	70d34 <fputs@plt+0x5f980>
   73494:	ldr	r2, [sp, #28]
   73498:	cmp	r2, #0
   7349c:	beq	734b8 <fputs@plt+0x62104>
   734a0:	mov	r0, #0
   734a4:	mov	r1, #141	; 0x8d
   734a8:	mov	r3, r7
   734ac:	str	r0, [sp]
   734b0:	mov	r0, r8
   734b4:	bl	4a1bc <fputs@plt+0x38e08>
   734b8:	ldr	r0, [r8, #24]
   734bc:	ldr	r2, [r0, #120]	; 0x78
   734c0:	cmp	r2, #0
   734c4:	beq	734dc <fputs@plt+0x62128>
   734c8:	mov	r1, r8
   734cc:	mvn	r7, r5
   734d0:	ldr	r3, [r1, #32]!
   734d4:	str	r3, [r2, r7, lsl #2]
   734d8:	b	734e0 <fputs@plt+0x6212c>
   734dc:	add	r1, r8, #32
   734e0:	ldr	r1, [r1]
   734e4:	ldr	r5, [fp, #-52]	; 0xffffffcc
   734e8:	sub	r1, r1, #1
   734ec:	str	r1, [r0, #96]	; 0x60
   734f0:	ldrb	r0, [r4, #8]
   734f4:	tst	r0, #8
   734f8:	bne	7351c <fputs@plt+0x62168>
   734fc:	mov	r0, #0
   73500:	sub	r2, fp, #48	; 0x30
   73504:	mov	r1, r4
   73508:	str	r0, [r4, #48]	; 0x30
   7350c:	mov	r0, r9
   73510:	bl	540f0 <fputs@plt+0x42d3c>
   73514:	str	r5, [r4, #48]	; 0x30
   73518:	b	7352c <fputs@plt+0x62178>
   7351c:	movw	r1, #8271	; 0x204f
   73520:	mov	r0, r9
   73524:	movt	r1, #9
   73528:	bl	1d2fc <fputs@plt+0xbf48>
   7352c:	ldr	r3, [sp, #52]	; 0x34
   73530:	mov	r0, #0
   73534:	mov	r1, #13
   73538:	mov	r2, #0
   7353c:	str	r0, [sp]
   73540:	mov	r0, r8
   73544:	bl	4a1bc <fputs@plt+0x38e08>
   73548:	ldr	r0, [r8, #24]
   7354c:	ldr	r1, [r0, #120]	; 0x78
   73550:	cmp	r1, #0
   73554:	beq	7356c <fputs@plt+0x621b8>
   73558:	ldr	r3, [sp, #36]	; 0x24
   7355c:	ldr	r2, [r8, #32]!
   73560:	mvn	r3, r3
   73564:	str	r2, [r1, r3, lsl #2]
   73568:	b	73570 <fputs@plt+0x621bc>
   7356c:	add	r8, r8, #32
   73570:	ldr	r1, [r8]
   73574:	sub	r1, r1, #1
   73578:	str	r1, [r0, #96]	; 0x60
   7357c:	ldr	r1, [r4, #44]	; 0x2c
   73580:	ldr	r0, [r9]
   73584:	bl	480a8 <fputs@plt+0x36cf4>
   73588:	ldr	r0, [sp, #56]	; 0x38
   7358c:	str	r0, [r4, #44]	; 0x2c
   73590:	ldr	r0, [sp, #44]	; 0x2c
   73594:	str	r0, [r4, #56]	; 0x38
   73598:	ldr	r0, [sp, #48]	; 0x30
   7359c:	str	r0, [r4, #60]	; 0x3c
   735a0:	sub	sp, fp, #28
   735a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   735a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   735ac:	add	fp, sp, #28
   735b0:	sub	sp, sp, #140	; 0x8c
   735b4:	ldr	r8, [r0, #8]
   735b8:	ldr	sl, [r0]
   735bc:	str	r0, [fp, #-76]	; 0xffffffb4
   735c0:	str	r2, [sp, #64]	; 0x40
   735c4:	mov	r6, r1
   735c8:	mov	r0, r8
   735cc:	bl	62b34 <fputs@plt+0x51780>
   735d0:	str	r0, [fp, #-72]	; 0xffffffb8
   735d4:	mov	r0, r8
   735d8:	bl	62b34 <fputs@plt+0x51780>
   735dc:	str	r0, [sp, #72]	; 0x48
   735e0:	ldr	r0, [r6, #48]	; 0x30
   735e4:	ldr	r7, [r6, #44]	; 0x2c
   735e8:	str	r0, [fp, #-80]	; 0xffffffb0
   735ec:	ldrb	r0, [r6, #4]
   735f0:	ldr	r9, [r7]
   735f4:	cmp	r0, #116	; 0x74
   735f8:	str	r0, [sp, #84]	; 0x54
   735fc:	beq	7360c <fputs@plt+0x62258>
   73600:	ldrb	r0, [sl, #69]	; 0x45
   73604:	cmp	r0, #0
   73608:	beq	73754 <fputs@plt+0x623a0>
   7360c:	mov	r0, #4
   73610:	mov	r3, #0
   73614:	str	r9, [sp, #56]	; 0x38
   73618:	add	r2, r0, r9, lsl #2
   7361c:	mov	r0, #0
   73620:	str	r0, [sp, #48]	; 0x30
   73624:	mov	r0, sl
   73628:	bl	238bc <fputs@plt+0x12508>
   7362c:	ldr	r9, [fp, #-76]	; 0xffffffb4
   73630:	ldr	r5, [fp, #-80]	; 0xffffffb0
   73634:	mov	r4, r0
   73638:	cmp	r0, #0
   7363c:	mov	r0, #0
   73640:	beq	73680 <fputs@plt+0x622cc>
   73644:	ldr	r2, [sp, #56]	; 0x38
   73648:	cmp	r2, #1
   7364c:	str	r2, [r4]
   73650:	blt	73674 <fputs@plt+0x622c0>
   73654:	ldr	r1, [r7, #4]
   73658:	add	r0, r4, #4
   7365c:	add	r1, r1, #16
   73660:	ldrh	r3, [r1], #20
   73664:	subs	r2, r2, #1
   73668:	sub	r3, r3, #1
   7366c:	str	r3, [r0], #4
   73670:	bne	73660 <fputs@plt+0x622ac>
   73674:	mov	r0, r9
   73678:	mov	r1, r6
   7367c:	bl	74100 <fputs@plt+0x62d4c>
   73680:	str	r7, [r6, #44]	; 0x2c
   73684:	str	r0, [sp, #32]
   73688:	mov	r1, r7
   7368c:	mov	r2, #0
   73690:	ldr	r0, [r9]
   73694:	bl	65680 <fputs@plt+0x542cc>
   73698:	ldr	r7, [sp, #84]	; 0x54
   7369c:	str	r0, [r5, #44]	; 0x2c
   736a0:	mov	r0, #0
   736a4:	str	r4, [sp, #36]	; 0x24
   736a8:	str	sl, [sp, #20]
   736ac:	str	r0, [sp, #40]	; 0x28
   736b0:	cmp	r7, #116	; 0x74
   736b4:	beq	73838 <fputs@plt+0x62484>
   736b8:	ldr	r0, [r6]
   736bc:	mov	r1, #22
   736c0:	mov	r2, #0
   736c4:	ldr	r7, [r0]
   736c8:	ldr	r0, [r9, #76]	; 0x4c
   736cc:	add	r3, r0, #1
   736d0:	add	r0, r3, r7
   736d4:	str	r3, [sp, #48]	; 0x30
   736d8:	str	r0, [r9, #76]	; 0x4c
   736dc:	mov	r0, #0
   736e0:	str	r0, [sp]
   736e4:	mov	r0, r8
   736e8:	bl	4a1bc <fputs@plt+0x38e08>
   736ec:	mov	r0, sl
   736f0:	mov	r1, r7
   736f4:	mov	r2, #1
   736f8:	bl	60d14 <fputs@plt+0x4f960>
   736fc:	cmp	r0, #0
   73700:	beq	7382c <fputs@plt+0x62478>
   73704:	mov	r4, r0
   73708:	cmp	r7, #1
   7370c:	blt	7374c <fputs@plt+0x62398>
   73710:	mov	sl, #0
   73714:	mov	r5, #0
   73718:	mov	r0, r9
   7371c:	mov	r1, r6
   73720:	mov	r2, r5
   73724:	bl	7409c <fputs@plt+0x62ce8>
   73728:	add	r1, r4, r5, lsl #2
   7372c:	str	r0, [r1, #20]
   73730:	ldr	r0, [r4, #16]
   73734:	strb	sl, [r0, r5]
   73738:	add	r5, r5, #1
   7373c:	cmp	r7, r5
   73740:	bne	73718 <fputs@plt+0x62364>
   73744:	ldr	sl, [sp, #20]
   73748:	ldr	r5, [fp, #-80]	; 0xffffffb0
   7374c:	str	r4, [sp, #40]	; 0x28
   73750:	b	73834 <fputs@plt+0x62480>
   73754:	mov	r5, #1
   73758:	mov	r4, #0
   7375c:	ldr	r0, [r6]
   73760:	ldr	r0, [r0]
   73764:	cmp	r5, r0
   73768:	bgt	7360c <fputs@plt+0x62258>
   7376c:	cmp	r9, #1
   73770:	blt	737a0 <fputs@plt+0x623ec>
   73774:	ldr	r0, [r7, #4]
   73778:	add	r1, r0, #16
   7377c:	mov	r0, #0
   73780:	ldrh	r2, [r1]
   73784:	cmp	r5, r2
   73788:	beq	737a4 <fputs@plt+0x623f0>
   7378c:	add	r0, r0, #1
   73790:	add	r1, r1, #20
   73794:	cmp	r0, r9
   73798:	blt	73780 <fputs@plt+0x623cc>
   7379c:	b	737a4 <fputs@plt+0x623f0>
   737a0:	mov	r0, #0
   737a4:	cmp	r0, r9
   737a8:	bne	73818 <fputs@plt+0x62464>
   737ac:	mov	r0, sl
   737b0:	mov	r1, #132	; 0x84
   737b4:	sub	r2, fp, #48	; 0x30
   737b8:	mov	r3, #0
   737bc:	str	r4, [fp, #-44]	; 0xffffffd4
   737c0:	str	r4, [fp, #-48]	; 0xffffffd0
   737c4:	bl	6704c <fputs@plt+0x55c98>
   737c8:	cmp	r0, #0
   737cc:	beq	73f58 <fputs@plt+0x62ba4>
   737d0:	str	r5, [r0, #8]
   737d4:	mov	r2, r0
   737d8:	mov	r1, r7
   737dc:	ldr	r0, [r0, #4]
   737e0:	orr	r0, r0, #1024	; 0x400
   737e4:	str	r0, [r2, #4]
   737e8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   737ec:	bl	57890 <fputs@plt+0x464dc>
   737f0:	cmp	r0, #0
   737f4:	beq	73814 <fputs@plt+0x62460>
   737f8:	mov	r7, r0
   737fc:	ldr	r0, [r0, #4]
   73800:	add	r1, r9, r9, lsl #2
   73804:	add	r9, r9, #1
   73808:	add	r0, r0, r1, lsl #2
   7380c:	strh	r5, [r0, #16]
   73810:	b	73818 <fputs@plt+0x62464>
   73814:	mov	r7, #0
   73818:	ldrb	r0, [sl, #69]	; 0x45
   7381c:	add	r5, r5, #1
   73820:	cmp	r0, #0
   73824:	beq	7375c <fputs@plt+0x623a8>
   73828:	b	7360c <fputs@plt+0x62258>
   7382c:	mov	r0, #0
   73830:	str	r0, [sp, #40]	; 0x28
   73834:	ldr	r7, [sp, #84]	; 0x54
   73838:	mov	r1, #0
   7383c:	movw	r3, #5710	; 0x164e
   73840:	mov	r0, #0
   73844:	str	r1, [r6, #48]	; 0x30
   73848:	str	r1, [r5, #52]	; 0x34
   7384c:	str	r0, [sp, #44]	; 0x2c
   73850:	movt	r3, #9
   73854:	mov	r0, r9
   73858:	mov	r1, r6
   7385c:	ldr	r2, [r6, #44]	; 0x2c
   73860:	bl	6b550 <fputs@plt+0x5a19c>
   73864:	ldr	r0, [r5, #48]	; 0x30
   73868:	cmp	r0, #0
   7386c:	bne	73888 <fputs@plt+0x624d4>
   73870:	ldr	r2, [r5, #44]	; 0x2c
   73874:	movw	r3, #5710	; 0x164e
   73878:	mov	r0, r9
   7387c:	mov	r1, r5
   73880:	movt	r3, #9
   73884:	bl	6b550 <fputs@plt+0x5a19c>
   73888:	ldr	r2, [fp, #-72]	; 0xffffffb8
   7388c:	mov	r0, r9
   73890:	mov	r1, r6
   73894:	bl	6cc84 <fputs@plt+0x5b8d0>
   73898:	cmp	r7, #116	; 0x74
   7389c:	bne	73904 <fputs@plt+0x62550>
   738a0:	ldr	r2, [r6, #12]
   738a4:	mov	r5, #0
   738a8:	cmp	r2, #0
   738ac:	beq	73908 <fputs@plt+0x62554>
   738b0:	ldr	r0, [r9, #76]	; 0x4c
   738b4:	mov	r4, #0
   738b8:	add	r7, r0, #2
   738bc:	add	r5, r0, #1
   738c0:	mov	r0, r8
   738c4:	str	r7, [r9, #76]	; 0x4c
   738c8:	mov	r3, r5
   738cc:	ldr	r1, [r6, #16]
   738d0:	str	r4, [sp]
   738d4:	cmp	r1, #0
   738d8:	addne	r2, r1, #1
   738dc:	mov	r1, #30
   738e0:	bl	4a1bc <fputs@plt+0x38e08>
   738e4:	mov	r0, r8
   738e8:	mov	r1, #30
   738ec:	mov	r2, r5
   738f0:	mov	r3, r7
   738f4:	str	r4, [sp]
   738f8:	str	r7, [sp, #44]	; 0x2c
   738fc:	bl	4a1bc <fputs@plt+0x38e08>
   73900:	b	73908 <fputs@plt+0x62554>
   73904:	mov	r5, #0
   73908:	ldr	r1, [r6, #56]	; 0x38
   7390c:	mov	r0, sl
   73910:	bl	48008 <fputs@plt+0x36c54>
   73914:	mov	r4, r6
   73918:	mov	r6, r9
   7391c:	mov	r9, #0
   73920:	mov	r0, sl
   73924:	str	r9, [r4, #56]	; 0x38
   73928:	ldr	r1, [r4, #60]	; 0x3c
   7392c:	bl	48008 <fputs@plt+0x36c54>
   73930:	str	r9, [r4, #60]	; 0x3c
   73934:	str	r4, [sp, #76]	; 0x4c
   73938:	mov	r3, #0
   7393c:	ldr	r4, [r6, #76]	; 0x4c
   73940:	add	r0, r4, #4
   73944:	add	sl, r4, #1
   73948:	add	r1, r4, #2
   7394c:	str	r0, [r6, #76]	; 0x4c
   73950:	str	r0, [sp, #52]	; 0x34
   73954:	mov	r0, #13
   73958:	str	sl, [fp, #-44]	; 0xffffffd4
   7395c:	str	r1, [fp, #-64]	; 0xffffffc0
   73960:	str	r1, [sp, #80]	; 0x50
   73964:	mov	r1, #16
   73968:	mov	r2, sl
   7396c:	strh	r0, [fp, #-48]	; 0xffffffd0
   73970:	str	r9, [fp, #-40]	; 0xffffffd8
   73974:	strh	r0, [fp, #-68]	; 0xffffffbc
   73978:	str	r9, [fp, #-60]	; 0xffffffc4
   7397c:	str	r9, [fp, #-36]	; 0xffffffdc
   73980:	str	r9, [fp, #-56]	; 0xffffffc8
   73984:	ldr	r0, [r8, #32]
   73988:	add	r0, r0, #1
   7398c:	str	r0, [sp]
   73990:	mov	r0, r8
   73994:	bl	4a1bc <fputs@plt+0x38e08>
   73998:	ldr	r1, [fp, #-80]	; 0xffffffb0
   7399c:	mov	r7, r0
   739a0:	sub	r2, fp, #48	; 0x30
   739a4:	str	r5, [r1, #12]
   739a8:	ldr	r0, [r6, #472]	; 0x1d8
   739ac:	str	r0, [sp, #28]
   739b0:	mov	r0, r6
   739b4:	bl	540f0 <fputs@plt+0x42d3c>
   739b8:	mov	r0, r8
   739bc:	mov	r1, #17
   739c0:	mov	r2, sl
   739c4:	mov	r3, #0
   739c8:	str	r9, [sp]
   739cc:	str	sl, [sp, #68]	; 0x44
   739d0:	bl	4a1bc <fputs@plt+0x38e08>
   739d4:	ldr	r2, [r8, #24]
   739d8:	str	r9, [r2, #60]	; 0x3c
   739dc:	strb	r9, [r2, #19]
   739e0:	ldr	r0, [r8, #32]
   739e4:	sub	r1, r0, #1
   739e8:	str	r1, [r2, #96]	; 0x60
   739ec:	add	r2, r4, #3
   739f0:	str	r2, [sp, #60]	; 0x3c
   739f4:	ldr	r2, [r8]
   739f8:	ldrb	r2, [r2, #69]	; 0x45
   739fc:	cmp	r2, #0
   73a00:	beq	73a10 <fputs@plt+0x6265c>
   73a04:	movw	r1, #35320	; 0x89f8
   73a08:	movt	r1, #10
   73a0c:	b	73a24 <fputs@plt+0x62670>
   73a10:	ldr	r2, [r8, #4]
   73a14:	cmp	r7, #0
   73a18:	movge	r1, r7
   73a1c:	add	r1, r1, r1, lsl #2
   73a20:	add	r1, r2, r1, lsl #2
   73a24:	ldr	sl, [sp, #80]	; 0x50
   73a28:	str	r0, [r1, #8]
   73a2c:	add	r0, r0, #1
   73a30:	mov	r1, #16
   73a34:	mov	r3, #0
   73a38:	str	r0, [sp]
   73a3c:	mov	r0, r8
   73a40:	mov	r2, sl
   73a44:	bl	4a1bc <fputs@plt+0x38e08>
   73a48:	ldr	r7, [sp, #76]	; 0x4c
   73a4c:	str	r0, [sp, #16]
   73a50:	ldr	r0, [sp, #44]	; 0x2c
   73a54:	ldr	r6, [fp, #-76]	; 0xffffffb4
   73a58:	sub	r2, fp, #68	; 0x44
   73a5c:	ldr	r4, [r7, #12]
   73a60:	ldr	r5, [r7, #16]
   73a64:	str	r0, [r7, #12]
   73a68:	str	r9, [r7, #16]
   73a6c:	mov	r1, r7
   73a70:	ldr	r0, [r6, #472]	; 0x1d8
   73a74:	str	r0, [sp, #44]	; 0x2c
   73a78:	mov	r0, r6
   73a7c:	bl	540f0 <fputs@plt+0x42d3c>
   73a80:	mov	r0, r8
   73a84:	mov	r1, #17
   73a88:	mov	r2, sl
   73a8c:	mov	r3, #0
   73a90:	str	r4, [r7, #12]
   73a94:	str	r5, [r7, #16]
   73a98:	str	r9, [sp]
   73a9c:	bl	4a1bc <fputs@plt+0x38e08>
   73aa0:	ldr	r0, [r8, #24]
   73aa4:	ldr	r4, [sp, #48]	; 0x30
   73aa8:	ldr	r5, [sp, #40]	; 0x28
   73aac:	ldr	r3, [sp, #64]	; 0x40
   73ab0:	sub	r2, fp, #48	; 0x30
   73ab4:	mov	r1, r7
   73ab8:	str	r9, [r0, #60]	; 0x3c
   73abc:	strb	r9, [r0, #19]
   73ac0:	ldr	r0, [sp, #60]	; 0x3c
   73ac4:	str	r4, [sp, #4]
   73ac8:	str	r5, [sp, #8]
   73acc:	str	r0, [sp]
   73ad0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   73ad4:	str	r0, [sp, #12]
   73ad8:	mov	r0, r6
   73adc:	mov	r6, r7
   73ae0:	bl	74204 <fputs@plt+0x62e50>
   73ae4:	ldr	r7, [sp, #84]	; 0x54
   73ae8:	mov	sl, r0
   73aec:	sub	r0, r7, #115	; 0x73
   73af0:	uxtb	r0, r0
   73af4:	cmp	r0, #1
   73af8:	str	r0, [sp, #24]
   73afc:	bhi	73b28 <fputs@plt+0x62774>
   73b00:	ldr	r0, [sp, #52]	; 0x34
   73b04:	sub	r2, fp, #68	; 0x44
   73b08:	mov	r1, r6
   73b0c:	stm	sp, {r0, r4, r5}
   73b10:	ldr	r0, [fp, #-72]	; 0xffffffb8
   73b14:	ldr	r3, [sp, #64]	; 0x40
   73b18:	str	r0, [sp, #12]
   73b1c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   73b20:	bl	74204 <fputs@plt+0x62e50>
   73b24:	mov	r9, r0
   73b28:	cmp	r5, #0
   73b2c:	beq	73b48 <fputs@plt+0x62794>
   73b30:	ldr	r0, [r5]
   73b34:	subs	r0, r0, #1
   73b38:	str	r0, [r5]
   73b3c:	bne	73b48 <fputs@plt+0x62794>
   73b40:	mov	r0, r5
   73b44:	bl	14400 <fputs@plt+0x304c>
   73b48:	ldr	r5, [fp, #-72]	; 0xffffffb8
   73b4c:	sub	r0, r7, #117	; 0x75
   73b50:	uxtb	r0, r0
   73b54:	cmp	r0, #2
   73b58:	str	r5, [sp, #48]	; 0x30
   73b5c:	bcc	73bc8 <fputs@plt+0x62814>
   73b60:	ldr	r2, [sp, #52]	; 0x34
   73b64:	mov	r4, #0
   73b68:	mov	r0, r8
   73b6c:	mov	r1, #14
   73b70:	mov	r3, r9
   73b74:	str	r4, [sp]
   73b78:	bl	4a1bc <fputs@plt+0x38e08>
   73b7c:	ldr	r2, [sp, #80]	; 0x50
   73b80:	ldr	r3, [fp, #-72]	; 0xffffffb8
   73b84:	mov	r5, r0
   73b88:	mov	r0, r8
   73b8c:	mov	r1, #18
   73b90:	str	r4, [sp]
   73b94:	bl	4a1bc <fputs@plt+0x38e08>
   73b98:	str	r0, [sp, #48]	; 0x30
   73b9c:	mov	r0, r8
   73ba0:	mov	r1, #13
   73ba4:	mov	r2, #0
   73ba8:	mov	r3, r5
   73bac:	str	r4, [sp]
   73bb0:	bl	4a1bc <fputs@plt+0x38e08>
   73bb4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   73bb8:	ldrsh	r1, [r0, #6]
   73bbc:	ldrsh	r0, [r6, #6]
   73bc0:	bl	73f60 <fputs@plt+0x62bac>
   73bc4:	strh	r0, [r6, #6]
   73bc8:	cmp	r7, #118	; 0x76
   73bcc:	bne	73bf4 <fputs@plt+0x62840>
   73bd0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   73bd4:	ldrsh	r1, [r6, #6]
   73bd8:	mov	r4, r5
   73bdc:	ldrsh	r0, [r0, #6]
   73be0:	cmp	r1, r0
   73be4:	ldrgt	r1, [sp, #76]	; 0x4c
   73be8:	movgt	r4, r5
   73bec:	strhgt	r0, [r1, #6]
   73bf0:	b	73c44 <fputs@plt+0x62890>
   73bf4:	ldr	r2, [sp, #60]	; 0x3c
   73bf8:	mov	r6, #0
   73bfc:	mov	r0, r8
   73c00:	mov	r1, #14
   73c04:	mov	r3, sl
   73c08:	str	r6, [sp]
   73c0c:	bl	4a1bc <fputs@plt+0x38e08>
   73c10:	ldr	r2, [sp, #68]	; 0x44
   73c14:	ldr	r3, [fp, #-72]	; 0xffffffb8
   73c18:	mov	r4, r0
   73c1c:	mov	r0, r8
   73c20:	mov	r1, #18
   73c24:	str	r6, [sp]
   73c28:	bl	4a1bc <fputs@plt+0x38e08>
   73c2c:	mov	r0, r8
   73c30:	mov	r1, #13
   73c34:	mov	r2, #0
   73c38:	mov	r3, r4
   73c3c:	str	r6, [sp]
   73c40:	bl	4a1bc <fputs@plt+0x38e08>
   73c44:	ldr	r2, [sp, #60]	; 0x3c
   73c48:	mov	r6, #0
   73c4c:	mov	r0, r8
   73c50:	mov	r1, #14
   73c54:	mov	r3, sl
   73c58:	str	r6, [sp]
   73c5c:	bl	4a1bc <fputs@plt+0x38e08>
   73c60:	ldr	r2, [sp, #68]	; 0x44
   73c64:	mov	r7, r0
   73c68:	mov	r0, r8
   73c6c:	mov	r1, #18
   73c70:	mov	r3, r5
   73c74:	str	r6, [sp]
   73c78:	bl	4a1bc <fputs@plt+0x38e08>
   73c7c:	ldr	r3, [sp, #72]	; 0x48
   73c80:	mov	r0, r8
   73c84:	mov	r1, #13
   73c88:	mov	r2, #0
   73c8c:	str	r6, [sp]
   73c90:	bl	4a1bc <fputs@plt+0x38e08>
   73c94:	ldr	r0, [sp, #84]	; 0x54
   73c98:	cmp	r0, #116	; 0x74
   73c9c:	bne	73ca8 <fputs@plt+0x628f4>
   73ca0:	str	r7, [sp, #84]	; 0x54
   73ca4:	b	73cf8 <fputs@plt+0x62944>
   73ca8:	cmp	r0, #118	; 0x76
   73cac:	bne	73cc0 <fputs@plt+0x6290c>
   73cb0:	add	r0, r7, #1
   73cb4:	str	r7, [sp, #84]	; 0x54
   73cb8:	str	r0, [sp, #60]	; 0x3c
   73cbc:	b	73cfc <fputs@plt+0x62948>
   73cc0:	ldr	r2, [sp, #68]	; 0x44
   73cc4:	mov	r6, #0
   73cc8:	mov	r0, r8
   73ccc:	mov	r1, #18
   73cd0:	mov	r3, r5
   73cd4:	str	r6, [sp]
   73cd8:	bl	4a1bc <fputs@plt+0x38e08>
   73cdc:	ldr	r3, [sp, #72]	; 0x48
   73ce0:	str	r0, [sp, #84]	; 0x54
   73ce4:	mov	r0, r8
   73ce8:	mov	r1, #13
   73cec:	mov	r2, #0
   73cf0:	str	r6, [sp]
   73cf4:	bl	4a1bc <fputs@plt+0x38e08>
   73cf8:	str	r7, [sp, #60]	; 0x3c
   73cfc:	ldr	sl, [sp, #24]
   73d00:	ldr	r7, [r8, #32]
   73d04:	cmp	sl, #1
   73d08:	bhi	73d28 <fputs@plt+0x62974>
   73d0c:	ldr	r2, [sp, #52]	; 0x34
   73d10:	mov	r0, #0
   73d14:	mov	r1, #14
   73d18:	mov	r3, r9
   73d1c:	str	r0, [sp]
   73d20:	mov	r0, r8
   73d24:	bl	4a1bc <fputs@plt+0x38e08>
   73d28:	ldr	r2, [sp, #80]	; 0x50
   73d2c:	mov	r5, #0
   73d30:	mov	r0, r8
   73d34:	mov	r1, #18
   73d38:	mov	r3, r4
   73d3c:	str	r5, [sp]
   73d40:	bl	4a1bc <fputs@plt+0x38e08>
   73d44:	ldr	r3, [sp, #72]	; 0x48
   73d48:	mov	r0, r8
   73d4c:	mov	r1, #13
   73d50:	mov	r2, #0
   73d54:	str	r5, [sp]
   73d58:	bl	4a1bc <fputs@plt+0x38e08>
   73d5c:	ldr	r0, [r8, #32]
   73d60:	ldr	r2, [r8, #24]
   73d64:	sub	r1, r0, #1
   73d68:	str	r1, [r2, #96]	; 0x60
   73d6c:	ldr	r2, [r8]
   73d70:	ldrb	r2, [r2, #69]	; 0x45
   73d74:	cmp	r2, #0
   73d78:	beq	73d88 <fputs@plt+0x629d4>
   73d7c:	movw	r1, #35320	; 0x89f8
   73d80:	movt	r1, #10
   73d84:	b	73da0 <fputs@plt+0x629ec>
   73d88:	ldr	r2, [sp, #16]
   73d8c:	cmp	r2, #0
   73d90:	movge	r1, r2
   73d94:	ldr	r2, [r8, #4]
   73d98:	add	r1, r1, r1, lsl #2
   73d9c:	add	r1, r2, r1, lsl #2
   73da0:	ldr	r2, [sp, #68]	; 0x44
   73da4:	ldr	r3, [sp, #48]	; 0x30
   73da8:	ldr	r6, [fp, #-76]	; 0xffffffb4
   73dac:	str	r0, [r1, #8]
   73db0:	mov	r0, r8
   73db4:	mov	r1, #18
   73db8:	str	r5, [sp]
   73dbc:	bl	4a1bc <fputs@plt+0x38e08>
   73dc0:	ldr	r2, [sp, #80]	; 0x50
   73dc4:	mov	r0, r8
   73dc8:	mov	r1, #18
   73dcc:	mov	r3, r4
   73dd0:	str	r5, [sp]
   73dd4:	bl	4a1bc <fputs@plt+0x38e08>
   73dd8:	ldr	r0, [r8, #24]
   73ddc:	ldr	r1, [r0, #120]	; 0x78
   73de0:	cmp	r1, #0
   73de4:	ldrne	r3, [sp, #72]	; 0x48
   73de8:	ldrne	r2, [r8, #32]
   73dec:	mvnne	r3, r3
   73df0:	strne	r2, [r1, r3, lsl #2]
   73df4:	mov	r2, #0
   73df8:	mov	r3, #0
   73dfc:	ldr	r1, [r8, #32]
   73e00:	sub	r1, r1, #1
   73e04:	str	r1, [r0, #96]	; 0x60
   73e08:	mov	r0, #0
   73e0c:	mov	r1, #41	; 0x29
   73e10:	str	r0, [sp]
   73e14:	mov	r0, r8
   73e18:	bl	4a1bc <fputs@plt+0x38e08>
   73e1c:	ldr	r2, [sp, #36]	; 0x24
   73e20:	mov	r1, r0
   73e24:	mov	r0, r8
   73e28:	mvn	r3, #14
   73e2c:	bl	1d530 <fputs@plt+0xc17c>
   73e30:	ldr	r0, [sp, #56]	; 0x38
   73e34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   73e38:	ldr	r2, [fp, #-40]	; 0xffffffd8
   73e3c:	mov	r1, #42	; 0x2a
   73e40:	str	r0, [sp]
   73e44:	mov	r0, r8
   73e48:	bl	4a1bc <fputs@plt+0x38e08>
   73e4c:	ldr	r2, [sp, #32]
   73e50:	mov	r1, r0
   73e54:	mov	r0, r8
   73e58:	mvn	r3, #5
   73e5c:	bl	1d530 <fputs@plt+0xc17c>
   73e60:	ldr	r0, [r8]
   73e64:	ldr	r4, [fp, #-80]	; 0xffffffb0
   73e68:	ldrb	r0, [r0, #69]	; 0x45
   73e6c:	cmp	r0, #0
   73e70:	bne	73e8c <fputs@plt+0x62ad8>
   73e74:	ldr	r1, [r8, #32]
   73e78:	ldr	r0, [r8, #4]
   73e7c:	add	r1, r1, r1, lsl #2
   73e80:	add	r0, r0, r1, lsl #2
   73e84:	mov	r1, #1
   73e88:	strb	r1, [r0, #-17]	; 0xffffffef
   73e8c:	ldr	r2, [sp, #60]	; 0x3c
   73e90:	ldr	r3, [sp, #84]	; 0x54
   73e94:	mov	r0, r8
   73e98:	mov	r1, #43	; 0x2b
   73e9c:	str	r7, [sp]
   73ea0:	bl	4a1bc <fputs@plt+0x38e08>
   73ea4:	ldr	r0, [r8, #24]
   73ea8:	ldr	r1, [r0, #120]	; 0x78
   73eac:	cmp	r1, #0
   73eb0:	ldrne	r3, [fp, #-72]	; 0xffffffb8
   73eb4:	ldrne	r2, [r8, #32]
   73eb8:	mvnne	r3, r3
   73ebc:	strne	r2, [r1, r3, lsl #2]
   73ec0:	ldr	r1, [r8, #32]
   73ec4:	sub	r1, r1, #1
   73ec8:	str	r1, [r0, #96]	; 0x60
   73ecc:	ldr	r0, [sp, #64]	; 0x40
   73ed0:	ldrb	r0, [r0]
   73ed4:	cmp	r0, #9
   73ed8:	bne	73f00 <fputs@plt+0x62b4c>
   73edc:	mov	r1, r4
   73ee0:	mov	r0, r1
   73ee4:	ldr	r1, [r1, #48]	; 0x30
   73ee8:	cmp	r1, #0
   73eec:	bne	73ee0 <fputs@plt+0x62b2c>
   73ef0:	ldr	r2, [r0]
   73ef4:	ldr	r1, [r0, #28]
   73ef8:	mov	r0, r6
   73efc:	bl	72a34 <fputs@plt+0x61680>
   73f00:	ldr	r0, [sp, #76]	; 0x4c
   73f04:	ldr	r1, [r0, #48]	; 0x30
   73f08:	cmp	r1, #0
   73f0c:	beq	73f1c <fputs@plt+0x62b68>
   73f10:	ldr	r0, [sp, #20]
   73f14:	mov	r2, #1
   73f18:	bl	48128 <fputs@plt+0x36d74>
   73f1c:	ldr	r0, [sp, #76]	; 0x4c
   73f20:	ldr	r2, [sp, #28]
   73f24:	ldr	r3, [sp, #44]	; 0x2c
   73f28:	str	r4, [r0, #48]	; 0x30
   73f2c:	str	r0, [r4, #52]	; 0x34
   73f30:	ldrb	r1, [r0, #4]
   73f34:	mov	r0, #0
   73f38:	str	r0, [sp]
   73f3c:	mov	r0, r6
   73f40:	bl	73fe4 <fputs@plt+0x62c30>
   73f44:	ldr	r0, [r6, #68]	; 0x44
   73f48:	cmp	r0, #0
   73f4c:	movwne	r0, #1
   73f50:	sub	sp, fp, #28
   73f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73f58:	mov	r0, #7
   73f5c:	b	73f50 <fputs@plt+0x62b9c>
   73f60:	cmp	r0, r1
   73f64:	bge	73f8c <fputs@plt+0x62bd8>
   73f68:	add	r2, r0, #49	; 0x31
   73f6c:	cmp	r2, r1
   73f70:	mov	r2, r1
   73f74:	blt	73fdc <fputs@plt+0x62c28>
   73f78:	add	r2, r0, #31
   73f7c:	cmp	r2, r1
   73f80:	bge	73fb0 <fputs@plt+0x62bfc>
   73f84:	add	r2, r1, #1
   73f88:	b	73fdc <fputs@plt+0x62c28>
   73f8c:	add	r2, r1, #49	; 0x31
   73f90:	cmp	r2, r0
   73f94:	mov	r2, r0
   73f98:	blt	73fdc <fputs@plt+0x62c28>
   73f9c:	add	r2, r1, #31
   73fa0:	cmp	r2, r0
   73fa4:	bge	73fc8 <fputs@plt+0x62c14>
   73fa8:	add	r2, r0, #1
   73fac:	b	73fdc <fputs@plt+0x62c28>
   73fb0:	movw	r2, #15390	; 0x3c1e
   73fb4:	sub	r0, r1, r0
   73fb8:	movt	r2, #9
   73fbc:	ldrb	r0, [r2, r0]
   73fc0:	add	r2, r0, r1
   73fc4:	b	73fdc <fputs@plt+0x62c28>
   73fc8:	movw	r2, #15390	; 0x3c1e
   73fcc:	sub	r1, r0, r1
   73fd0:	movt	r2, #9
   73fd4:	ldrb	r1, [r2, r1]
   73fd8:	add	r2, r1, r0
   73fdc:	sxth	r0, r2
   73fe0:	bx	lr
   73fe4:	push	{r4, r5, r6, r7, fp, lr}
   73fe8:	add	fp, sp, #16
   73fec:	sub	sp, sp, #8
   73ff0:	mov	r5, r0
   73ff4:	ldrb	r0, [r0, #453]	; 0x1c5
   73ff8:	cmp	r0, #2
   73ffc:	subne	sp, fp, #16
   74000:	popne	{r4, r5, r6, r7, fp, pc}
   74004:	ldr	r0, [fp, #8]
   74008:	ldr	r7, [r5, #8]
   7400c:	movw	r4, #39819	; 0x9b8b
   74010:	movw	r6, #8350	; 0x209e
   74014:	sub	r1, r1, #116	; 0x74
   74018:	movt	r4, #8
   7401c:	movt	r6, #9
   74020:	cmp	r0, #0
   74024:	ldr	r0, [r5]
   74028:	moveq	r6, r4
   7402c:	cmp	r1, #2
   74030:	bhi	74044 <fputs@plt+0x62c90>
   74034:	movw	r4, #63368	; 0xf788
   74038:	movt	r4, #8
   7403c:	ldr	r1, [r4, r1, lsl #2]
   74040:	b	7404c <fputs@plt+0x62c98>
   74044:	movw	r1, #6568	; 0x19a8
   74048:	movt	r1, #9
   7404c:	str	r1, [sp, #4]
   74050:	movw	r1, #8313	; 0x2079
   74054:	str	r6, [sp]
   74058:	movt	r1, #9
   7405c:	bl	1d380 <fputs@plt+0xbfcc>
   74060:	ldr	r2, [r5, #468]	; 0x1d4
   74064:	mov	r6, r0
   74068:	mov	r0, #0
   7406c:	mov	r1, #161	; 0xa1
   74070:	mov	r3, #0
   74074:	str	r0, [sp]
   74078:	mov	r0, r7
   7407c:	bl	4a1bc <fputs@plt+0x38e08>
   74080:	mov	r1, r0
   74084:	mov	r0, r7
   74088:	mov	r2, r6
   7408c:	mvn	r3, #0
   74090:	sub	sp, fp, #16
   74094:	pop	{r4, r5, r6, r7, fp, lr}
   74098:	b	1d530 <fputs@plt+0xc17c>
   7409c:	push	{r4, r5, r6, sl, fp, lr}
   740a0:	add	fp, sp, #16
   740a4:	mov	r6, r1
   740a8:	ldr	r1, [r1, #48]	; 0x30
   740ac:	mov	r5, r2
   740b0:	mov	r4, r0
   740b4:	cmp	r1, #0
   740b8:	beq	740d0 <fputs@plt+0x62d1c>
   740bc:	mov	r0, r4
   740c0:	mov	r2, r5
   740c4:	bl	7409c <fputs@plt+0x62ce8>
   740c8:	cmp	r0, #0
   740cc:	popne	{r4, r5, r6, sl, fp, pc}
   740d0:	ldr	r1, [r6]
   740d4:	mov	r0, #0
   740d8:	ldr	r2, [r1]
   740dc:	cmp	r2, r5
   740e0:	ble	740fc <fputs@plt+0x62d48>
   740e4:	ldr	r0, [r1, #4]
   740e8:	add	r1, r5, r5, lsl #2
   740ec:	ldr	r1, [r0, r1, lsl #2]
   740f0:	mov	r0, r4
   740f4:	pop	{r4, r5, r6, sl, fp, lr}
   740f8:	b	62c74 <fputs@plt+0x518c0>
   740fc:	pop	{r4, r5, r6, sl, fp, pc}
   74100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74104:	add	fp, sp, #28
   74108:	sub	sp, sp, #20
   7410c:	ldr	r7, [r1, #44]	; 0x2c
   74110:	str	r1, [sp, #8]
   74114:	mov	r5, r0
   74118:	ldr	r0, [r0]
   7411c:	mov	r2, #1
   74120:	ldr	r1, [r7]
   74124:	str	r0, [sp, #4]
   74128:	str	r1, [sp, #16]
   7412c:	add	r1, r1, #1
   74130:	bl	60d14 <fputs@plt+0x4f960>
   74134:	mov	sl, r0
   74138:	cmp	r0, #0
   7413c:	beq	741f8 <fputs@plt+0x62e44>
   74140:	ldr	r0, [sp, #16]
   74144:	cmp	r0, #1
   74148:	blt	741f8 <fputs@plt+0x62e44>
   7414c:	add	r0, sl, #20
   74150:	mov	r8, #0
   74154:	mov	r9, #16
   74158:	str	r0, [sp, #12]
   7415c:	ldr	r0, [r7, #4]
   74160:	add	r0, r0, r9
   74164:	ldr	r6, [r0, #-16]
   74168:	ldrb	r1, [r6, #5]
   7416c:	tst	r1, #1
   74170:	bne	741b8 <fputs@plt+0x62e04>
   74174:	ldrh	r0, [r0]
   74178:	ldr	r1, [sp, #8]
   7417c:	sub	r2, r0, #1
   74180:	mov	r0, r5
   74184:	bl	7409c <fputs@plt+0x62ce8>
   74188:	cmp	r0, #0
   7418c:	mov	r4, r0
   74190:	mov	r1, r6
   74194:	ldreq	r0, [sp, #4]
   74198:	ldreq	r4, [r0, #8]
   7419c:	mov	r0, r5
   741a0:	ldr	r2, [r4]
   741a4:	bl	68e90 <fputs@plt+0x57adc>
   741a8:	ldr	r1, [r7, #4]
   741ac:	add	r1, r1, r9
   741b0:	str	r0, [r1, #-16]
   741b4:	b	741c8 <fputs@plt+0x62e14>
   741b8:	mov	r0, r5
   741bc:	mov	r1, r6
   741c0:	bl	62c74 <fputs@plt+0x518c0>
   741c4:	mov	r4, r0
   741c8:	ldr	r0, [sp, #12]
   741cc:	str	r4, [r0, r8, lsl #2]
   741d0:	ldr	r0, [r7, #4]
   741d4:	ldr	r1, [sl, #16]
   741d8:	add	r0, r0, r9
   741dc:	add	r9, r9, #20
   741e0:	ldrb	r0, [r0, #-4]
   741e4:	strb	r0, [r1, r8]
   741e8:	ldr	r0, [sp, #16]
   741ec:	add	r8, r8, #1
   741f0:	cmp	r0, r8
   741f4:	bne	7415c <fputs@plt+0x62da8>
   741f8:	mov	r0, sl
   741fc:	sub	sp, fp, #28
   74200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74208:	add	fp, sp, #28
   7420c:	sub	sp, sp, #28
   74210:	ldr	sl, [r0, #8]
   74214:	mov	r7, r0
   74218:	mov	r5, r3
   7421c:	mov	r6, r2
   74220:	str	r1, [sp, #24]
   74224:	ldr	r9, [sl, #32]
   74228:	mov	r0, sl
   7422c:	bl	62b34 <fputs@plt+0x51780>
   74230:	ldr	r2, [fp, #12]
   74234:	mov	r8, r0
   74238:	cmp	r2, #0
   7423c:	beq	74368 <fputs@plt+0x62fb4>
   74240:	mov	r4, r8
   74244:	ldr	r8, [fp, #16]
   74248:	mov	r0, #0
   7424c:	mov	r1, #46	; 0x2e
   74250:	mov	r3, #0
   74254:	str	r5, [sp, #20]
   74258:	str	r9, [sp, #16]
   7425c:	mov	r5, r2
   74260:	str	r0, [sp]
   74264:	mov	r0, sl
   74268:	bl	4a1bc <fputs@plt+0x38e08>
   7426c:	cmp	r8, #0
   74270:	str	r0, [sp, #8]
   74274:	ldr	r0, [r6, #12]
   74278:	ldr	r2, [r6, #8]
   7427c:	add	r5, r5, #1
   74280:	str	r6, [sp, #12]
   74284:	ldrne	r1, [r8]
   74288:	mov	r3, r5
   7428c:	addne	r1, r1, #1
   74290:	strne	r1, [r8]
   74294:	str	r0, [sp]
   74298:	mov	r0, sl
   7429c:	mov	r1, #42	; 0x2a
   742a0:	bl	4a1bc <fputs@plt+0x38e08>
   742a4:	mov	r9, r0
   742a8:	mov	r0, sl
   742ac:	mov	r2, r8
   742b0:	mvn	r3, #5
   742b4:	mov	r1, r9
   742b8:	bl	1d530 <fputs@plt+0xc17c>
   742bc:	add	r2, r9, #2
   742c0:	mov	r0, sl
   742c4:	mov	r1, #43	; 0x2b
   742c8:	mov	r3, r4
   742cc:	mov	r8, r4
   742d0:	str	r2, [sp]
   742d4:	bl	4a1bc <fputs@plt+0x38e08>
   742d8:	ldr	r0, [sl, #32]
   742dc:	ldr	r2, [sl, #24]
   742e0:	sub	r1, r0, #1
   742e4:	str	r1, [r2, #96]	; 0x60
   742e8:	ldr	r2, [sl]
   742ec:	ldrb	r2, [r2, #69]	; 0x45
   742f0:	cmp	r2, #0
   742f4:	beq	74304 <fputs@plt+0x62f50>
   742f8:	movw	r1, #35320	; 0x89f8
   742fc:	movt	r1, #10
   74300:	b	7431c <fputs@plt+0x62f68>
   74304:	ldr	r2, [sp, #8]
   74308:	cmp	r2, #0
   7430c:	movge	r1, r2
   74310:	ldr	r2, [sl, #4]
   74314:	add	r1, r1, r1, lsl #2
   74318:	add	r1, r2, r1, lsl #2
   7431c:	ldr	r6, [sp, #12]
   74320:	str	r0, [r1, #8]
   74324:	ldr	r9, [sp, #16]
   74328:	mov	r1, #30
   7432c:	mov	r3, r5
   74330:	ldr	r0, [r6, #12]
   74334:	ldr	r2, [r6, #8]
   74338:	sub	r0, r0, #1
   7433c:	str	r0, [sp]
   74340:	mov	r0, sl
   74344:	bl	4a1bc <fputs@plt+0x38e08>
   74348:	ldr	r3, [fp, #12]
   7434c:	mov	r0, #0
   74350:	mov	r1, #22
   74354:	mov	r2, #1
   74358:	str	r0, [sp]
   7435c:	mov	r0, sl
   74360:	bl	4a1bc <fputs@plt+0x38e08>
   74364:	ldr	r5, [sp, #20]
   74368:	ldr	r0, [r7]
   7436c:	ldrb	r1, [r0, #69]	; 0x45
   74370:	mov	r0, #0
   74374:	cmp	r1, #0
   74378:	bne	748d0 <fputs@plt+0x6351c>
   7437c:	ldr	r0, [sp, #24]
   74380:	ldr	r2, [r0, #16]
   74384:	cmp	r2, #1
   74388:	blt	743a4 <fputs@plt+0x62ff0>
   7438c:	mov	r0, #1
   74390:	mov	r1, #138	; 0x8a
   74394:	mov	r3, r8
   74398:	str	r0, [sp]
   7439c:	mov	r0, sl
   743a0:	bl	4a1bc <fputs@plt+0x38e08>
   743a4:	ldrb	r0, [r5]
   743a8:	str	r8, [sp, #4]
   743ac:	sub	r0, r0, #10
   743b0:	cmp	r0, #3
   743b4:	bhi	74444 <fputs@plt+0x63090>
   743b8:	add	r1, pc, #0
   743bc:	ldr	pc, [r1, r0, lsl #2]
   743c0:	ldrdeq	r4, [r7], -r0
   743c4:	andeq	r4, r7, r4, asr #9
   743c8:	andeq	r4, r7, r8, lsl #10
   743cc:	andeq	r4, r7, ip, asr #10
   743d0:	ldr	r3, [r5, #4]
   743d4:	ldr	r5, [r6, #8]
   743d8:	ldr	r0, [r7, #8]
   743dc:	mov	r1, #1
   743e0:	str	r1, [sp]
   743e4:	mov	r1, #29
   743e8:	mov	r2, r5
   743ec:	bl	4a1bc <fputs@plt+0x38e08>
   743f0:	mov	r0, #0
   743f4:	mov	r1, #0
   743f8:	add	r2, r7, r1
   743fc:	ldr	r3, [r2, #136]	; 0x88
   74400:	cmp	r3, r5
   74404:	bne	74434 <fputs@plt+0x63080>
   74408:	ldrb	r3, [r2, #130]	; 0x82
   7440c:	cmp	r3, #0
   74410:	beq	74430 <fputs@plt+0x6307c>
   74414:	ldrb	r3, [r7, #19]
   74418:	cmp	r3, #7
   7441c:	addls	r6, r3, #1
   74420:	addls	r3, r7, r3, lsl #2
   74424:	strbls	r6, [r7, #19]
   74428:	strls	r5, [r3, #28]
   7442c:	strb	r0, [r2, #130]	; 0x82
   74430:	str	r0, [r2, #136]	; 0x88
   74434:	add	r1, r1, #20
   74438:	cmp	r1, #200	; 0xc8
   7443c:	bne	743f8 <fputs@plt+0x63044>
   74440:	b	74860 <fputs@plt+0x634ac>
   74444:	ldr	r2, [r6, #8]
   74448:	ldr	r3, [r6, #12]
   7444c:	mov	r8, #0
   74450:	mov	r0, sl
   74454:	mov	r1, #33	; 0x21
   74458:	str	r8, [sp]
   7445c:	bl	4a1bc <fputs@plt+0x38e08>
   74460:	ldr	r0, [r6, #8]
   74464:	ldr	r1, [r6, #12]
   74468:	mov	r2, #0
   7446c:	add	r1, r1, r0
   74470:	add	r3, r7, r2
   74474:	ldr	r6, [r3, #136]	; 0x88
   74478:	cmp	r6, r0
   7447c:	blt	744b4 <fputs@plt+0x63100>
   74480:	cmp	r6, r1
   74484:	bge	744b4 <fputs@plt+0x63100>
   74488:	ldrb	r5, [r3, #130]	; 0x82
   7448c:	cmp	r5, #0
   74490:	beq	744b0 <fputs@plt+0x630fc>
   74494:	ldrb	r5, [r7, #19]
   74498:	cmp	r5, #7
   7449c:	addls	r4, r5, #1
   744a0:	addls	r5, r7, r5, lsl #2
   744a4:	strbls	r4, [r7, #19]
   744a8:	strls	r6, [r5, #28]
   744ac:	strb	r8, [r3, #130]	; 0x82
   744b0:	str	r8, [r3, #136]	; 0x88
   744b4:	add	r2, r2, #20
   744b8:	cmp	r2, #200	; 0xc8
   744bc:	bne	74470 <fputs@plt+0x630bc>
   744c0:	b	74860 <fputs@plt+0x634ac>
   744c4:	ldr	r0, [sp, #24]
   744c8:	mov	r4, r5
   744cc:	ldrb	r1, [r5, #1]!
   744d0:	ldr	r0, [r0]
   744d4:	ldr	r0, [r0, #4]
   744d8:	ldr	r0, [r0]
   744dc:	bl	65c00 <fputs@plt+0x5484c>
   744e0:	strb	r0, [r5]
   744e4:	ldrb	r0, [r7, #19]
   744e8:	cmp	r0, #0
   744ec:	beq	7457c <fputs@plt+0x631c8>
   744f0:	sub	r0, r0, #1
   744f4:	strb	r0, [r7, #19]
   744f8:	uxtb	r0, r0
   744fc:	add	r0, r7, r0, lsl #2
   74500:	ldr	r8, [r0, #28]
   74504:	b	74588 <fputs@plt+0x631d4>
   74508:	ldrb	r0, [r7, #19]
   7450c:	mov	r3, r6
   74510:	cmp	r0, #0
   74514:	beq	74670 <fputs@plt+0x632bc>
   74518:	sub	r1, r0, #1
   7451c:	strb	r1, [r7, #19]
   74520:	uxtb	r1, r1
   74524:	add	r2, r7, r1, lsl #2
   74528:	cmp	r1, #0
   7452c:	ldr	r4, [r2, #28]
   74530:	beq	7467c <fputs@plt+0x632c8>
   74534:	sub	r0, r0, #2
   74538:	strb	r0, [r7, #19]
   7453c:	uxtb	r0, r0
   74540:	add	r0, r7, r0, lsl #2
   74544:	ldr	r6, [r0, #28]
   74548:	b	74688 <fputs@plt+0x632d4>
   7454c:	ldr	r3, [r5, #8]
   74550:	cmp	r3, #0
   74554:	bne	74764 <fputs@plt+0x633b0>
   74558:	ldr	r1, [r7, #60]	; 0x3c
   7455c:	ldr	r0, [r6, #12]
   74560:	cmp	r1, r0
   74564:	bge	74748 <fputs@plt+0x63394>
   74568:	ldr	r1, [r7, #76]	; 0x4c
   7456c:	add	r2, r1, r0
   74570:	add	r3, r1, #1
   74574:	str	r2, [r7, #76]	; 0x4c
   74578:	b	7475c <fputs@plt+0x633a8>
   7457c:	ldr	r0, [r7, #76]	; 0x4c
   74580:	add	r8, r0, #1
   74584:	str	r8, [r7, #76]	; 0x4c
   74588:	ldr	r2, [r6, #8]
   7458c:	mov	r0, sl
   74590:	mov	r1, #49	; 0x31
   74594:	mov	r3, #1
   74598:	str	r8, [sp]
   7459c:	bl	4a1bc <fputs@plt+0x38e08>
   745a0:	mov	r1, r0
   745a4:	mov	r0, sl
   745a8:	mov	r2, r5
   745ac:	mov	r3, #1
   745b0:	bl	1d530 <fputs@plt+0xc17c>
   745b4:	ldr	r0, [r6, #8]
   745b8:	mov	r1, #0
   745bc:	mov	r2, #0
   745c0:	add	r3, r7, r2
   745c4:	ldr	r5, [r3, #136]	; 0x88
   745c8:	cmp	r5, r0
   745cc:	bne	745fc <fputs@plt+0x63248>
   745d0:	ldrb	r5, [r3, #130]	; 0x82
   745d4:	cmp	r5, #0
   745d8:	beq	745f8 <fputs@plt+0x63244>
   745dc:	ldrb	r5, [r7, #19]
   745e0:	cmp	r5, #7
   745e4:	addls	r6, r5, #1
   745e8:	strbls	r6, [r7, #19]
   745ec:	addls	r6, r7, r5, lsl #2
   745f0:	strls	r0, [r6, #28]
   745f4:	strb	r1, [r3, #130]	; 0x82
   745f8:	str	r1, [r3, #136]	; 0x88
   745fc:	add	r2, r2, #20
   74600:	cmp	r2, #200	; 0xc8
   74604:	bne	745c0 <fputs@plt+0x6320c>
   74608:	ldr	r2, [r4, #4]
   7460c:	mov	r0, #0
   74610:	mov	r1, #110	; 0x6e
   74614:	mov	r3, r8
   74618:	str	r0, [sp]
   7461c:	mov	r0, sl
   74620:	bl	4a1bc <fputs@plt+0x38e08>
   74624:	cmp	r8, #0
   74628:	beq	74860 <fputs@plt+0x634ac>
   7462c:	ldrb	r0, [r7, #19]
   74630:	cmp	r0, #7
   74634:	bhi	74860 <fputs@plt+0x634ac>
   74638:	add	r1, r7, #130	; 0x82
   7463c:	mov	r2, #0
   74640:	ldr	r3, [r1, #6]
   74644:	cmp	r3, r8
   74648:	beq	74858 <fputs@plt+0x634a4>
   7464c:	add	r2, r2, #1
   74650:	add	r1, r1, #20
   74654:	cmp	r2, #10
   74658:	bcc	74640 <fputs@plt+0x6328c>
   7465c:	add	r1, r0, #1
   74660:	add	r0, r7, r0, lsl #2
   74664:	strb	r1, [r7, #19]
   74668:	str	r8, [r0, #28]
   7466c:	b	74860 <fputs@plt+0x634ac>
   74670:	ldr	r0, [r7, #76]	; 0x4c
   74674:	add	r4, r0, #1
   74678:	str	r4, [r7, #76]	; 0x4c
   7467c:	ldr	r0, [r7, #76]	; 0x4c
   74680:	add	r6, r0, #1
   74684:	str	r6, [r7, #76]	; 0x4c
   74688:	ldr	r2, [r3, #8]
   7468c:	ldr	r3, [r3, #12]
   74690:	mov	r0, sl
   74694:	mov	r1, #49	; 0x31
   74698:	str	r4, [sp]
   7469c:	bl	4a1bc <fputs@plt+0x38e08>
   746a0:	ldr	r2, [r5, #4]
   746a4:	mov	r0, #0
   746a8:	mov	r1, #74	; 0x4a
   746ac:	mov	r3, r6
   746b0:	str	r0, [sp]
   746b4:	mov	r0, sl
   746b8:	bl	4a1bc <fputs@plt+0x38e08>
   746bc:	ldr	r2, [r5, #4]
   746c0:	mov	r0, sl
   746c4:	mov	r1, #75	; 0x4b
   746c8:	mov	r3, r4
   746cc:	str	r6, [sp]
   746d0:	bl	4a1bc <fputs@plt+0x38e08>
   746d4:	ldr	r0, [sl]
   746d8:	ldrb	r0, [r0, #69]	; 0x45
   746dc:	cmp	r0, #0
   746e0:	bne	746fc <fputs@plt+0x63348>
   746e4:	ldr	r1, [sl, #32]
   746e8:	ldr	r0, [sl, #4]
   746ec:	add	r1, r1, r1, lsl #2
   746f0:	add	r0, r0, r1, lsl #2
   746f4:	mov	r1, #8
   746f8:	strb	r1, [r0, #-17]	; 0xffffffef
   746fc:	cmp	r6, #0
   74700:	beq	7480c <fputs@plt+0x63458>
   74704:	ldrb	r0, [r7, #19]
   74708:	cmp	r0, #7
   7470c:	bhi	7480c <fputs@plt+0x63458>
   74710:	add	r1, r7, #130	; 0x82
   74714:	mov	r2, #0
   74718:	ldr	r3, [r1, #6]
   7471c:	cmp	r3, r6
   74720:	beq	74804 <fputs@plt+0x63450>
   74724:	add	r2, r2, #1
   74728:	add	r1, r1, #20
   7472c:	cmp	r2, #10
   74730:	bcc	74718 <fputs@plt+0x63364>
   74734:	add	r1, r0, #1
   74738:	add	r0, r7, r0, lsl #2
   7473c:	strb	r1, [r7, #19]
   74740:	str	r6, [r0, #28]
   74744:	b	7480c <fputs@plt+0x63458>
   74748:	ldr	r3, [r7, #64]	; 0x40
   7474c:	sub	r1, r1, r0
   74750:	str	r1, [r7, #60]	; 0x3c
   74754:	add	r2, r3, r0
   74758:	str	r2, [r7, #64]	; 0x40
   7475c:	str	r3, [r5, #8]
   74760:	str	r0, [r5, #12]
   74764:	str	r5, [sp, #20]
   74768:	ldr	r5, [r6, #8]
   7476c:	ldr	r0, [r7, #8]
   74770:	ldr	r6, [r6, #12]
   74774:	mov	r1, #29
   74778:	mov	r2, r5
   7477c:	str	r6, [sp]
   74780:	bl	4a1bc <fputs@plt+0x38e08>
   74784:	add	r0, r6, r5
   74788:	mov	ip, #0
   7478c:	mov	r2, #0
   74790:	add	r3, r7, r2
   74794:	ldr	r6, [r3, #136]	; 0x88
   74798:	cmp	r6, r5
   7479c:	blt	747d4 <fputs@plt+0x63420>
   747a0:	cmp	r6, r0
   747a4:	bge	747d4 <fputs@plt+0x63420>
   747a8:	ldrb	r1, [r3, #130]	; 0x82
   747ac:	cmp	r1, #0
   747b0:	beq	747d0 <fputs@plt+0x6341c>
   747b4:	ldrb	r1, [r7, #19]
   747b8:	cmp	r1, #7
   747bc:	addls	r4, r1, #1
   747c0:	addls	r1, r7, r1, lsl #2
   747c4:	strbls	r4, [r7, #19]
   747c8:	strls	r6, [r1, #28]
   747cc:	strb	ip, [r3, #130]	; 0x82
   747d0:	str	ip, [r3, #136]	; 0x88
   747d4:	add	r2, r2, #20
   747d8:	cmp	r2, #200	; 0xc8
   747dc:	bne	74790 <fputs@plt+0x633dc>
   747e0:	ldr	r0, [sp, #20]
   747e4:	mov	r1, #18
   747e8:	mov	r3, #0
   747ec:	ldr	r2, [r0, #4]
   747f0:	mov	r0, #0
   747f4:	str	r0, [sp]
   747f8:	mov	r0, sl
   747fc:	bl	4a1bc <fputs@plt+0x38e08>
   74800:	b	74860 <fputs@plt+0x634ac>
   74804:	mov	r0, #1
   74808:	strb	r0, [r1]
   7480c:	cmp	r4, #0
   74810:	beq	74860 <fputs@plt+0x634ac>
   74814:	ldrb	r0, [r7, #19]
   74818:	cmp	r0, #7
   7481c:	bhi	74860 <fputs@plt+0x634ac>
   74820:	add	r1, r7, #130	; 0x82
   74824:	mov	r2, #0
   74828:	ldr	r3, [r1, #6]
   7482c:	cmp	r3, r4
   74830:	beq	74858 <fputs@plt+0x634a4>
   74834:	add	r2, r2, #1
   74838:	add	r1, r1, #20
   7483c:	cmp	r2, #10
   74840:	bcc	74828 <fputs@plt+0x63474>
   74844:	add	r1, r0, #1
   74848:	add	r0, r7, r0, lsl #2
   7484c:	strb	r1, [r7, #19]
   74850:	str	r4, [r0, #28]
   74854:	b	74860 <fputs@plt+0x634ac>
   74858:	mov	r0, #1
   7485c:	strb	r0, [r1]
   74860:	ldr	r0, [sp, #24]
   74864:	ldr	r4, [sp, #4]
   74868:	ldr	r2, [r0, #12]
   7486c:	cmp	r2, #0
   74870:	beq	7488c <fputs@plt+0x634d8>
   74874:	ldr	r3, [fp, #20]
   74878:	mov	r0, #0
   7487c:	mov	r1, #141	; 0x8d
   74880:	str	r0, [sp]
   74884:	mov	r0, sl
   74888:	bl	4a1bc <fputs@plt+0x38e08>
   7488c:	ldr	r0, [sl, #24]
   74890:	ldr	r2, [fp, #8]
   74894:	ldr	r1, [r0, #120]	; 0x78
   74898:	cmp	r1, #0
   7489c:	ldrne	r3, [sl, #32]
   748a0:	mvnne	r7, r4
   748a4:	strne	r3, [r1, r7, lsl #2]
   748a8:	mov	r3, #0
   748ac:	ldr	r1, [sl, #32]
   748b0:	sub	r1, r1, #1
   748b4:	str	r1, [r0, #96]	; 0x60
   748b8:	mov	r0, #0
   748bc:	mov	r1, #15
   748c0:	str	r0, [sp]
   748c4:	mov	r0, sl
   748c8:	bl	4a1bc <fputs@plt+0x38e08>
   748cc:	mov	r0, r9
   748d0:	sub	sp, fp, #28
   748d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   748d8:	push	{r4, r5, r6, sl, fp, lr}
   748dc:	add	fp, sp, #16
   748e0:	mov	r5, r2
   748e4:	mov	r4, r0
   748e8:	b	74940 <fputs@plt+0x6358c>
   748ec:	mov	r6, r1
   748f0:	ldr	r0, [r6, #4]
   748f4:	tst	r0, #4096	; 0x1000
   748f8:	beq	7491c <fputs@plt+0x63568>
   748fc:	tst	r0, #262144	; 0x40000
   74900:	addeq	r0, r6, #12
   74904:	ldrne	r0, [r6, #20]
   74908:	ldrne	r0, [r0, #4]
   7490c:	ldr	r6, [r0]
   74910:	cmp	r6, #0
   74914:	bne	748f0 <fputs@plt+0x6353c>
   74918:	b	74948 <fputs@plt+0x63594>
   7491c:	strb	r5, [r4, #8]
   74920:	ldrb	r0, [r6]
   74924:	cmp	r0, r5
   74928:	bne	74950 <fputs@plt+0x6359c>
   7492c:	ldr	r1, [r6, #12]
   74930:	mov	r0, r4
   74934:	mov	r2, r5
   74938:	bl	748d8 <fputs@plt+0x63524>
   7493c:	ldr	r1, [r6, #16]
   74940:	cmp	r1, #0
   74944:	bne	748ec <fputs@plt+0x63538>
   74948:	strb	r5, [r4, #8]
   7494c:	pop	{r4, r5, r6, sl, fp, pc}
   74950:	mov	r0, r4
   74954:	mov	r2, #0
   74958:	pop	{r4, r5, r6, sl, fp, lr}
   7495c:	b	75808 <fputs@plt+0x64454>
   74960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74964:	add	fp, sp, #28
   74968:	sub	sp, sp, #140	; 0x8c
   7496c:	ldrb	r4, [r0, #43]	; 0x2b
   74970:	mov	r2, r0
   74974:	ldr	r0, [r0]
   74978:	mov	r7, #10
   7497c:	mov	r6, #0
   74980:	str	r0, [sp, #24]
   74984:	ldr	r0, [r0]
   74988:	cmp	r4, #2
   7498c:	str	r1, [sp, #48]	; 0x30
   74990:	movweq	r7, #5
   74994:	movwcc	r7, #1
   74998:	cmp	r1, #0
   7499c:	beq	749b4 <fputs@plt+0x63600>
   749a0:	ldr	r1, [r2, #8]
   749a4:	mov	sl, r2
   749a8:	cmp	r1, #0
   749ac:	ldrne	r6, [r1]
   749b0:	b	749b8 <fputs@plt+0x63604>
   749b4:	mov	sl, r2
   749b8:	mov	r1, #32
   749bc:	lsl	r8, r7, #1
   749c0:	str	r0, [sp, #16]
   749c4:	mov	r5, r7
   749c8:	add	r1, r1, r4, lsl #2
   749cc:	smulbb	r1, r8, r1
   749d0:	add	r2, r1, r6, lsl #1
   749d4:	asr	r3, r2, #31
   749d8:	bl	238bc <fputs@plt+0x12508>
   749dc:	cmp	r0, #0
   749e0:	subeq	sp, fp, #28
   749e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   749e8:	add	r1, r0, r5, lsl #5
   749ec:	vmov.i32	q8, #0	; 0x00000000
   749f0:	str	r6, [sp, #64]	; 0x40
   749f4:	lsl	r2, r6, #1
   749f8:	str	r4, [sp, #28]
   749fc:	add	r6, r0, r5, lsl #6
   74a00:	lsl	r4, r4, #2
   74a04:	mov	r7, #0
   74a08:	mov	ip, r5
   74a0c:	mov	r9, r1
   74a10:	vst1.64	{d16-d17}, [r1]!
   74a14:	vst1.64	{d16-d17}, [r1]
   74a18:	add	r1, r8, #1
   74a1c:	mov	r3, r6
   74a20:	sub	r6, r0, r7, lsl #5
   74a24:	sub	r7, r7, #1
   74a28:	add	r5, r1, r7
   74a2c:	str	r3, [r6, #24]
   74a30:	add	r6, r3, r4
   74a34:	cmp	r5, #1
   74a38:	bgt	74a1c <fputs@plt+0x63668>
   74a3c:	str	r0, [sp, #20]
   74a40:	ldr	r0, [sp, #64]	; 0x40
   74a44:	str	ip, [fp, #-72]	; 0xffffffb8
   74a48:	cmp	r0, #0
   74a4c:	beq	74a70 <fputs@plt+0x636bc>
   74a50:	ldr	r5, [sp, #28]
   74a54:	mov	r1, #0
   74a58:	add	r0, r3, r5, lsl #2
   74a5c:	str	r0, [sp, #52]	; 0x34
   74a60:	bl	11174 <memset@plt>
   74a64:	ldr	ip, [fp, #-72]	; 0xffffffb8
   74a68:	ldr	r4, [sp, #20]
   74a6c:	b	74a80 <fputs@plt+0x636cc>
   74a70:	mov	r0, #0
   74a74:	str	r0, [sp, #52]	; 0x34
   74a78:	ldr	r4, [sp, #20]
   74a7c:	ldr	r5, [sp, #28]
   74a80:	ldr	r1, [sp, #24]
   74a84:	add	r0, r4, ip, lsl #5
   74a88:	mov	r8, r9
   74a8c:	ldr	r1, [r1, #428]	; 0x1ac
   74a90:	cmp	r1, #48	; 0x30
   74a94:	movcs	r1, #48	; 0x30
   74a98:	strh	r1, [r0, #16]
   74a9c:	ldr	r1, [sp, #64]	; 0x40
   74aa0:	cmp	r1, #0
   74aa4:	beq	74ab4 <fputs@plt+0x63700>
   74aa8:	cmp	r5, #0
   74aac:	mvnne	r1, #0
   74ab0:	strb	r1, [r0, #22]
   74ab4:	cmp	r5, #0
   74ab8:	beq	75044 <fputs@plt+0x63c90>
   74abc:	ldr	r0, [sp, #48]	; 0x30
   74ac0:	mov	r1, #1
   74ac4:	mov	r2, #0
   74ac8:	mov	ip, #0
   74acc:	mov	lr, #0
   74ad0:	sub	r0, r0, #50	; 0x32
   74ad4:	str	r0, [sp, #44]	; 0x2c
   74ad8:	mov	r0, #0
   74adc:	str	r0, [sp, #76]	; 0x4c
   74ae0:	mov	r0, #0
   74ae4:	str	r0, [fp, #-44]	; 0xffffffd4
   74ae8:	mov	r0, r4
   74aec:	str	sl, [sp, #80]	; 0x50
   74af0:	cmp	r1, #1
   74af4:	str	r0, [fp, #-80]	; 0xffffffb0
   74af8:	str	r8, [sp, #32]
   74afc:	bge	74b0c <fputs@plt+0x63758>
   74b00:	mov	r0, #0
   74b04:	str	r0, [fp, #-64]	; 0xffffffc0
   74b08:	b	74f4c <fputs@plt+0x63b98>
   74b0c:	add	r0, r0, #52	; 0x34
   74b10:	mov	r3, #0
   74b14:	str	r0, [sp, #36]	; 0x24
   74b18:	ldr	r0, [sp, #76]	; 0x4c
   74b1c:	lsl	r0, r0, #2
   74b20:	str	r0, [sp, #56]	; 0x38
   74b24:	mov	r0, #0
   74b28:	str	r3, [fp, #-64]	; 0xffffffc0
   74b2c:	str	r1, [sp, #60]	; 0x3c
   74b30:	str	r0, [sp, #84]	; 0x54
   74b34:	ldr	r0, [sp, #80]	; 0x50
   74b38:	ldr	r7, [r0, #16]
   74b3c:	cmp	r7, #0
   74b40:	beq	74f34 <fputs@plt+0x63b80>
   74b44:	add	r0, r8, #8
   74b48:	str	r0, [sp, #72]	; 0x48
   74b4c:	str	r8, [fp, #-76]	; 0xffffffb4
   74b50:	b	74b7c <fputs@plt+0x637c8>
   74b54:	add	ip, r1, #4
   74b58:	bne	74b74 <fputs@plt+0x637c0>
   74b5c:	ldrsh	r6, [r8, #16]
   74b60:	ldr	r2, [fp, #-48]	; 0xffffffd0
   74b64:	ldr	r4, [fp, #-64]	; 0xffffffc0
   74b68:	cmp	r6, r2
   74b6c:	bgt	74dc8 <fputs@plt+0x63a14>
   74b70:	b	74f1c <fputs@plt+0x63b68>
   74b74:	ldr	r4, [fp, #-64]	; 0xffffffc0
   74b78:	b	74dc8 <fputs@plt+0x63a14>
   74b7c:	ldrsb	sl, [r8, #22]
   74b80:	str	r2, [fp, #-36]	; 0xffffffdc
   74b84:	str	r2, [fp, #-40]	; 0xffffffd8
   74b88:	ldrd	r4, [r8]
   74b8c:	ldrd	r0, [r7]
   74b90:	bic	r1, r1, r5
   74b94:	bic	r0, r0, r4
   74b98:	orrs	r0, r0, r1
   74b9c:	bne	74f28 <fputs@plt+0x63b74>
   74ba0:	mov	r9, r7
   74ba4:	ldr	r6, [r9, #8]!
   74ba8:	ldr	r3, [r9, #4]
   74bac:	and	r0, r6, r4
   74bb0:	and	r1, r3, r5
   74bb4:	orrs	r0, r0, r1
   74bb8:	bne	74f28 <fputs@plt+0x63b74>
   74bbc:	ldr	r0, [r7, #36]	; 0x24
   74bc0:	str	r3, [fp, #-48]	; 0xffffffd0
   74bc4:	str	r6, [fp, #-60]	; 0xffffffc4
   74bc8:	ldrsh	r6, [r8, #16]
   74bcc:	tst	r0, #16384	; 0x4000
   74bd0:	beq	74bdc <fputs@plt+0x63828>
   74bd4:	cmp	r6, #10
   74bd8:	blt	74f28 <fputs@plt+0x63b74>
   74bdc:	ldrh	r0, [r7, #20]
   74be0:	str	lr, [fp, #-52]	; 0xffffffcc
   74be4:	str	ip, [fp, #-68]	; 0xffffffbc
   74be8:	add	r0, r6, r0
   74bec:	sxth	r1, r0
   74bf0:	ldrsh	r0, [r7, #18]
   74bf4:	bl	73f60 <fputs@plt+0x62bac>
   74bf8:	ldrsh	r1, [r8, #20]
   74bfc:	bl	73f60 <fputs@plt+0x62bac>
   74c00:	ldrh	r2, [r7, #22]
   74c04:	cmn	sl, #1
   74c08:	str	r0, [fp, #-56]	; 0xffffffc8
   74c0c:	ble	74c24 <fputs@plt+0x63870>
   74c10:	ldr	r0, [sp, #72]	; 0x48
   74c14:	ldrd	r0, [r0]
   74c18:	str	r1, [fp, #-36]	; 0xffffffdc
   74c1c:	str	r0, [fp, #-40]	; 0xffffffd8
   74c20:	b	74c5c <fputs@plt+0x638a8>
   74c24:	mov	sl, r2
   74c28:	ldr	r2, [sp, #80]	; 0x50
   74c2c:	ldr	r0, [sp, #76]	; 0x4c
   74c30:	ldrh	r3, [r2, #36]	; 0x24
   74c34:	ldr	r1, [r2, #8]
   74c38:	uxth	r0, r0
   74c3c:	stm	sp, {r0, r7}
   74c40:	sub	r0, fp, #40	; 0x28
   74c44:	str	r0, [sp, #8]
   74c48:	mov	r0, r2
   74c4c:	mov	r2, r8
   74c50:	bl	7a380 <fputs@plt+0x68fcc>
   74c54:	mov	r2, sl
   74c58:	mov	sl, r0
   74c5c:	ldr	r8, [fp, #-56]	; 0xffffffc8
   74c60:	ldr	r1, [fp, #-72]	; 0xffffffb8
   74c64:	ldr	lr, [fp, #-52]	; 0xffffffcc
   74c68:	ldr	ip, [fp, #-64]	; 0xffffffc0
   74c6c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   74c70:	add	r2, r2, r6
   74c74:	cmp	sl, #0
   74c78:	mov	r0, r8
   74c7c:	blt	74d40 <fputs@plt+0x6398c>
   74c80:	ldr	r0, [sp, #64]	; 0x40
   74c84:	cmp	r0, sl
   74c88:	mov	r0, r8
   74c8c:	ble	74d40 <fputs@plt+0x6398c>
   74c90:	str	r2, [sp, #68]	; 0x44
   74c94:	lsl	r0, sl, #1
   74c98:	ldr	r6, [sp, #52]	; 0x34
   74c9c:	ldrh	r0, [r6, r0]!	; <UNPREDICTABLE>
   74ca0:	cmp	r0, #0
   74ca4:	bne	74d20 <fputs@plt+0x6396c>
   74ca8:	ldr	r1, [sp, #64]	; 0x40
   74cac:	mov	r2, #100	; 0x64
   74cb0:	sub	r0, r1, sl
   74cb4:	mul	r0, r0, r2
   74cb8:	sdiv	r0, r0, r1
   74cbc:	asr	r1, r0, #31
   74cc0:	bl	47bb0 <fputs@plt+0x367fc>
   74cc4:	ldr	r1, [sp, #80]	; 0x50
   74cc8:	mov	r2, r0
   74ccc:	ldrb	r0, [r1, #37]	; 0x25
   74cd0:	tst	r0, #64	; 0x40
   74cd4:	ldr	r0, [sp, #48]	; 0x30
   74cd8:	beq	74cec <fputs@plt+0x63938>
   74cdc:	ldrsh	r0, [r1, #34]	; 0x22
   74ce0:	ldr	r1, [sp, #48]	; 0x30
   74ce4:	cmp	r0, r1
   74ce8:	movge	r0, r1
   74cec:	sxth	r0, r0
   74cf0:	mov	r1, #0
   74cf4:	cmp	r0, #11
   74cf8:	blt	74d10 <fputs@plt+0x6395c>
   74cfc:	asr	r1, r0, #31
   74d00:	str	r2, [sp, #40]	; 0x28
   74d04:	bl	47bb0 <fputs@plt+0x367fc>
   74d08:	ldr	r2, [sp, #40]	; 0x28
   74d0c:	sub	r1, r0, #33	; 0x21
   74d10:	ldr	r0, [sp, #44]	; 0x2c
   74d14:	add	r0, r0, r2
   74d18:	add	r0, r0, r1
   74d1c:	strh	r0, [r6]
   74d20:	sxth	r1, r0
   74d24:	mov	r0, r8
   74d28:	bl	73f60 <fputs@plt+0x62bac>
   74d2c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   74d30:	ldr	lr, [fp, #-52]	; 0xffffffcc
   74d34:	ldr	ip, [fp, #-64]	; 0xffffffc0
   74d38:	ldr	r3, [fp, #-48]	; 0xffffffd0
   74d3c:	ldr	r2, [sp, #68]	; 0x44
   74d40:	sxth	r2, r2
   74d44:	cmp	ip, #1
   74d48:	str	r2, [fp, #-48]	; 0xffffffd0
   74d4c:	blt	74d9c <fputs@plt+0x639e8>
   74d50:	ldr	r2, [fp, #-60]	; 0xffffffc4
   74d54:	ldr	r8, [fp, #-80]	; 0xffffffb0
   74d58:	orr	r3, r3, r5
   74d5c:	mov	r6, #0
   74d60:	orr	r2, r2, r4
   74d64:	ldrd	r4, [r8]
   74d68:	eor	r5, r5, r3
   74d6c:	eor	r4, r4, r2
   74d70:	orrs	r5, r4, r5
   74d74:	bne	74d8c <fputs@plt+0x639d8>
   74d78:	ldrb	r5, [r8, #22]
   74d7c:	eor	r5, r5, sl
   74d80:	sxtb	r5, r5
   74d84:	cmn	r5, #1
   74d88:	bgt	74f0c <fputs@plt+0x63b58>
   74d8c:	add	r6, r6, #1
   74d90:	add	r8, r8, #32
   74d94:	cmp	r6, ip
   74d98:	blt	74d64 <fputs@plt+0x639b0>
   74d9c:	cmp	ip, r1
   74da0:	bge	74e48 <fputs@plt+0x63a94>
   74da4:	cmp	ip, r1
   74da8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   74dac:	mov	r4, ip
   74db0:	addlt	r4, r4, #1
   74db4:	movge	ip, r1
   74db8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   74dbc:	add	r8, r1, ip, lsl #5
   74dc0:	add	ip, r8, #22
   74dc4:	add	r1, r8, #18
   74dc8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   74dcc:	ldr	r6, [r3]
   74dd0:	ldr	r5, [r3, #4]
   74dd4:	ldm	r9, {r2, r9}
   74dd8:	orr	r5, r9, r5
   74ddc:	orr	r2, r2, r6
   74de0:	stm	r8, {r2, r5}
   74de4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   74de8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   74dec:	ldr	r6, [fp, #-48]	; 0xffffffd0
   74df0:	strh	r6, [r8, #16]
   74df4:	str	r2, [r8, #8]
   74df8:	str	r5, [r8, #12]
   74dfc:	strh	r0, [r1]
   74e00:	ldr	r0, [fp, #-56]	; 0xffffffc8
   74e04:	ldr	r2, [sp, #56]	; 0x38
   74e08:	strh	r0, [r8, #20]
   74e0c:	strb	sl, [ip]
   74e10:	ldr	r1, [r3, #24]
   74e14:	ldr	r0, [r8, #24]
   74e18:	bl	1121c <memcpy@plt>
   74e1c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   74e20:	ldr	r0, [r8, #24]
   74e24:	ldr	r1, [sp, #76]	; 0x4c
   74e28:	cmp	r4, r5
   74e2c:	str	r7, [r0, r1, lsl #2]
   74e30:	bge	74e80 <fputs@plt+0x63acc>
   74e34:	str	r4, [fp, #-64]	; 0xffffffc0
   74e38:	mov	r2, #0
   74e3c:	ldr	ip, [fp, #-68]	; 0xffffffbc
   74e40:	ldr	lr, [fp, #-52]	; 0xffffffcc
   74e44:	b	74f24 <fputs@plt+0x63b70>
   74e48:	ldr	r2, [fp, #-68]	; 0xffffffbc
   74e4c:	sxth	r2, r2
   74e50:	cmp	r0, r2
   74e54:	bgt	74f1c <fputs@plt+0x63b68>
   74e58:	ldr	r3, [fp, #-56]	; 0xffffffc8
   74e5c:	sxth	r2, lr
   74e60:	cmp	r3, r2
   74e64:	blt	74da4 <fputs@plt+0x639f0>
   74e68:	ldr	r2, [fp, #-68]	; 0xffffffbc
   74e6c:	uxth	r3, r0
   74e70:	uxth	r2, r2
   74e74:	cmp	r3, r2
   74e78:	beq	74f1c <fputs@plt+0x63b68>
   74e7c:	b	74da4 <fputs@plt+0x639f0>
   74e80:	ldr	r0, [fp, #-80]	; 0xffffffb0
   74e84:	cmp	r5, #2
   74e88:	ldrh	lr, [r0, #16]
   74e8c:	ldrh	ip, [r0, #18]
   74e90:	mov	r0, #0
   74e94:	str	r0, [fp, #-44]	; 0xffffffd4
   74e98:	bcc	74f00 <fputs@plt+0x63b4c>
   74e9c:	mov	r0, #0
   74ea0:	str	r0, [fp, #-44]	; 0xffffffd4
   74ea4:	mov	r0, #1
   74ea8:	ldr	r1, [sp, #36]	; 0x24
   74eac:	ldrsh	r2, [r1, #-2]
   74eb0:	sxth	r3, ip
   74eb4:	cmp	r2, r3
   74eb8:	ble	74ed0 <fputs@plt+0x63b1c>
   74ebc:	ldrh	r3, [r1]
   74ec0:	mov	lr, r3
   74ec4:	mov	ip, r2
   74ec8:	str	r0, [fp, #-44]	; 0xffffffd4
   74ecc:	b	74ef0 <fputs@plt+0x63b3c>
   74ed0:	uxth	r3, ip
   74ed4:	uxth	r6, r2
   74ed8:	cmp	r6, r3
   74edc:	bne	74ef0 <fputs@plt+0x63b3c>
   74ee0:	ldrsh	r3, [r1]
   74ee4:	sxth	r6, lr
   74ee8:	cmp	r3, r6
   74eec:	bgt	74ec0 <fputs@plt+0x63b0c>
   74ef0:	add	r0, r0, #1
   74ef4:	add	r1, r1, #32
   74ef8:	cmp	r5, r0
   74efc:	bne	74eac <fputs@plt+0x63af8>
   74f00:	mov	r2, #0
   74f04:	str	r4, [fp, #-64]	; 0xffffffc0
   74f08:	b	74f24 <fputs@plt+0x63b70>
   74f0c:	mov	r1, r8
   74f10:	ldrsh	r3, [r1, #18]!
   74f14:	cmp	r3, r0
   74f18:	bge	74b54 <fputs@plt+0x637a0>
   74f1c:	ldr	ip, [fp, #-68]	; 0xffffffbc
   74f20:	mov	r2, #0
   74f24:	ldr	r8, [fp, #-76]	; 0xffffffb4
   74f28:	ldr	r7, [r7, #52]	; 0x34
   74f2c:	cmp	r7, #0
   74f30:	bne	74b7c <fputs@plt+0x637c8>
   74f34:	ldr	r0, [sp, #84]	; 0x54
   74f38:	ldr	r1, [sp, #60]	; 0x3c
   74f3c:	add	r8, r8, #32
   74f40:	add	r0, r0, #1
   74f44:	cmp	r0, r1
   74f48:	bne	74b30 <fputs@plt+0x6377c>
   74f4c:	ldr	r0, [sp, #76]	; 0x4c
   74f50:	ldr	sl, [sp, #80]	; 0x50
   74f54:	mov	r3, r0
   74f58:	add	r3, r0, #1
   74f5c:	ldr	r0, [sp, #28]
   74f60:	str	r3, [sp, #76]	; 0x4c
   74f64:	mov	r1, r3
   74f68:	ldr	r6, [fp, #-80]	; 0xffffffb0
   74f6c:	cmp	r3, r0
   74f70:	ldr	r3, [fp, #-64]	; 0xffffffc0
   74f74:	ldr	r0, [sp, #32]
   74f78:	mov	r8, r6
   74f7c:	mov	r1, r3
   74f80:	bne	74af0 <fputs@plt+0x6373c>
   74f84:	cmp	r3, #0
   74f88:	beq	75020 <fputs@plt+0x63c6c>
   74f8c:	mov	r0, r3
   74f90:	cmp	r3, #2
   74f94:	blt	74fc0 <fputs@plt+0x63c0c>
   74f98:	add	r2, r6, #50	; 0x32
   74f9c:	sub	r0, r0, #1
   74fa0:	mov	r1, r2
   74fa4:	ldrsh	r3, [r1], #32
   74fa8:	ldrsh	r7, [r6, #18]
   74fac:	cmp	r7, r3
   74fb0:	subgt	r6, r2, #18
   74fb4:	subs	r0, r0, #1
   74fb8:	mov	r2, r1
   74fbc:	bne	74fa4 <fputs@plt+0x63bf0>
   74fc0:	ldr	r5, [sp, #28]
   74fc4:	cmp	r5, #0
   74fc8:	beq	7503c <fputs@plt+0x63c88>
   74fcc:	ldr	r0, [sl, #4]
   74fd0:	ldr	r2, [r6, #24]
   74fd4:	add	r1, r5, r5, lsl #2
   74fd8:	mov	r8, r6
   74fdc:	mov	r3, #0
   74fe0:	lsl	r1, r1, #4
   74fe4:	ldr	r6, [r2], #4
   74fe8:	add	r7, sl, r3
   74fec:	add	r3, r3, #80	; 0x50
   74ff0:	cmp	r1, r3
   74ff4:	str	r6, [r7, #800]	; 0x320
   74ff8:	ldrb	r6, [r6, #16]
   74ffc:	strb	r6, [r7, #780]	; 0x30c
   75000:	add	r6, r6, r6, lsl #3
   75004:	add	r6, r0, r6, lsl #3
   75008:	ldr	r6, [r6, #52]	; 0x34
   7500c:	str	r6, [r7, #740]	; 0x2e4
   75010:	bne	74fe4 <fputs@plt+0x63c30>
   75014:	ldr	r4, [sp, #20]
   75018:	ldr	r5, [sp, #28]
   7501c:	b	75044 <fputs@plt+0x63c90>
   75020:	ldr	r0, [sp, #24]
   75024:	movw	r1, #8478	; 0x211e
   75028:	movt	r1, #9
   7502c:	bl	1d2fc <fputs@plt+0xbf48>
   75030:	ldr	r0, [sp, #16]
   75034:	ldr	r1, [sp, #20]
   75038:	b	7510c <fputs@plt+0x63d58>
   7503c:	ldr	r4, [sp, #20]
   75040:	mov	r8, r6
   75044:	ldrh	r0, [sl, #36]	; 0x24
   75048:	and	r0, r0, #1536	; 0x600
   7504c:	cmp	r0, #1024	; 0x400
   75050:	bne	750b0 <fputs@plt+0x63cfc>
   75054:	ldr	r0, [sp, #48]	; 0x30
   75058:	cmp	r0, #0
   7505c:	beq	750b0 <fputs@plt+0x63cfc>
   75060:	ldrb	r0, [sl, #42]	; 0x2a
   75064:	cmp	r0, #0
   75068:	bne	750b0 <fputs@plt+0x63cfc>
   7506c:	ldr	r0, [r8, #24]
   75070:	sub	r2, r5, #1
   75074:	ldr	r1, [sl, #12]
   75078:	sub	r3, fp, #40	; 0x28
   7507c:	ldr	r0, [r0, r2, lsl #2]
   75080:	uxth	r2, r2
   75084:	str	r2, [sp]
   75088:	mov	r2, r8
   7508c:	stmib	sp, {r0, r3}
   75090:	mov	r0, sl
   75094:	mov	r3, #512	; 0x200
   75098:	bl	7a380 <fputs@plt+0x68fcc>
   7509c:	ldr	r1, [sl, #12]
   750a0:	ldr	r1, [r1]
   750a4:	cmp	r1, r0
   750a8:	moveq	r0, #2
   750ac:	strbeq	r0, [sl, #42]	; 0x2a
   750b0:	ldr	r1, [sl, #8]
   750b4:	cmp	r1, #0
   750b8:	beq	750fc <fputs@plt+0x63d48>
   750bc:	ldrh	r0, [sl, #36]	; 0x24
   750c0:	ldrsb	r2, [r8, #22]
   750c4:	tst	r0, #512	; 0x200
   750c8:	bne	750e0 <fputs@plt+0x63d2c>
   750cc:	bic	r2, r2, r2, asr #31
   750d0:	strb	r2, [sl, #38]	; 0x26
   750d4:	ldrd	r2, [r8, #8]
   750d8:	strd	r2, [sl, #24]
   750dc:	b	750f0 <fputs@plt+0x63d3c>
   750e0:	ldr	r3, [r1]
   750e4:	cmp	r3, r2
   750e8:	moveq	r2, #2
   750ec:	strbeq	r2, [sl, #42]	; 0x2a
   750f0:	tst	r0, #2048	; 0x800
   750f4:	cmpne	r5, #0
   750f8:	bne	75118 <fputs@plt+0x63d64>
   750fc:	ldrh	r0, [r8, #16]
   75100:	mov	r1, r4
   75104:	strh	r0, [sl, #32]
   75108:	ldr	r0, [sp, #16]
   7510c:	sub	sp, fp, #28
   75110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75114:	b	13ce4 <fputs@plt+0x2930>
   75118:	ldrsb	r0, [sl, #38]	; 0x26
   7511c:	ldr	r2, [r1]
   75120:	cmp	r2, r0
   75124:	bne	750fc <fputs@plt+0x63d48>
   75128:	mov	r0, #0
   7512c:	sub	r2, r5, #1
   75130:	sub	r3, fp, #40	; 0x28
   75134:	str	r0, [fp, #-36]	; 0xffffffdc
   75138:	str	r0, [fp, #-40]	; 0xffffffd8
   7513c:	ldr	r0, [r8, #24]
   75140:	ldr	r0, [r0, r2, lsl #2]
   75144:	uxth	r2, r2
   75148:	str	r2, [sp]
   7514c:	mov	r2, r8
   75150:	stmib	sp, {r0, r3}
   75154:	mov	r0, sl
   75158:	mov	r3, #0
   7515c:	bl	7a380 <fputs@plt+0x68fcc>
   75160:	ldr	r1, [sl, #8]
   75164:	ldr	r1, [r1]
   75168:	cmp	r1, r0
   7516c:	bne	750fc <fputs@plt+0x63d48>
   75170:	mov	r0, #1
   75174:	strb	r0, [sl, #39]	; 0x27
   75178:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7517c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   75180:	strd	r0, [sl, #24]
   75184:	b	750fc <fputs@plt+0x63d48>
   75188:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7518c:	add	fp, sp, #24
   75190:	cmp	r1, #0
   75194:	beq	751dc <fputs@plt+0x63e28>
   75198:	ldr	r9, [r1]
   7519c:	cmp	r9, #1
   751a0:	blt	751dc <fputs@plt+0x63e28>
   751a4:	ldr	r5, [r1, #4]
   751a8:	mov	r8, r0
   751ac:	mov	r4, #0
   751b0:	mov	r6, #0
   751b4:	mov	r7, #0
   751b8:	ldr	r1, [r5], #20
   751bc:	mov	r0, r8
   751c0:	bl	772ac <fputs@plt+0x65ef8>
   751c4:	add	r7, r7, #1
   751c8:	orr	r6, r1, r6
   751cc:	orr	r4, r0, r4
   751d0:	cmp	r7, r9
   751d4:	blt	751b8 <fputs@plt+0x63e04>
   751d8:	b	751e4 <fputs@plt+0x63e30>
   751dc:	mov	r4, #0
   751e0:	mov	r6, #0
   751e4:	mov	r0, r4
   751e8:	mov	r1, r6
   751ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   751f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   751f4:	add	fp, sp, #28
   751f8:	sub	sp, sp, #156	; 0x9c
   751fc:	mov	r5, r1
   75200:	ldrb	r1, [r0, #453]	; 0x1c5
   75204:	cmp	r1, #2
   75208:	bne	7574c <fputs@plt+0x64398>
   7520c:	ldr	r1, [r2, #64]	; 0x40
   75210:	ldr	r6, [r1, #36]	; 0x24
   75214:	tst	r6, #8192	; 0x2000
   75218:	bne	7574c <fputs@plt+0x64398>
   7521c:	mov	r7, r3
   75220:	ldr	r3, [fp, #12]
   75224:	tst	r3, #64	; 0x40
   75228:	bne	7574c <fputs@plt+0x64398>
   7522c:	str	r1, [sp, #24]
   75230:	ldr	r1, [r0]
   75234:	ldr	sl, [r0, #8]
   75238:	ldr	r0, [r0, #468]	; 0x1d4
   7523c:	ldrb	r4, [r2, #44]	; 0x2c
   75240:	ands	r9, r6, #48	; 0x30
   75244:	mov	r8, #1
   75248:	str	r0, [sp, #16]
   7524c:	bne	75270 <fputs@plt+0x63ebc>
   75250:	tst	r6, #1024	; 0x400
   75254:	bne	75268 <fputs@plt+0x63eb4>
   75258:	ldr	r0, [sp, #24]
   7525c:	ldrh	r0, [r0, #24]
   75260:	cmp	r0, #0
   75264:	bne	75270 <fputs@plt+0x63ebc>
   75268:	ands	r8, r3, #3
   7526c:	movwne	r8, #1
   75270:	add	r0, sp, #28
   75274:	cmp	r8, #0
   75278:	str	r0, [fp, #-48]	; 0xffffffd0
   7527c:	str	r0, [fp, #-52]	; 0xffffffcc
   75280:	str	r1, [fp, #-56]	; 0xffffffc8
   75284:	mov	r0, #0
   75288:	mov	r1, #100	; 0x64
   7528c:	str	r0, [fp, #-44]	; 0xffffffd4
   75290:	str	r1, [fp, #-40]	; 0xffffffd8
   75294:	movw	r1, #51712	; 0xca00
   75298:	movt	r1, #15258	; 0x3b9a
   7529c:	str	r1, [fp, #-36]	; 0xffffffdc
   752a0:	movw	r1, #8540	; 0x215c
   752a4:	strh	r0, [fp, #-32]	; 0xffffffe0
   752a8:	movw	r0, #8533	; 0x2155
   752ac:	movt	r0, #9
   752b0:	movt	r1, #9
   752b4:	movne	r1, r0
   752b8:	sub	r0, fp, #56	; 0x38
   752bc:	bl	235d4 <fputs@plt+0x12220>
   752c0:	add	r0, r4, r4, lsl #3
   752c4:	add	r4, r5, r0, lsl #3
   752c8:	ldr	r0, [r4, #28]
   752cc:	cmp	r0, #0
   752d0:	beq	752e8 <fputs@plt+0x63f34>
   752d4:	ldrb	r2, [r4, #48]	; 0x30
   752d8:	movw	r1, #4529	; 0x11b1
   752dc:	sub	r0, fp, #56	; 0x38
   752e0:	movt	r1, #9
   752e4:	b	752f8 <fputs@plt+0x63f44>
   752e8:	ldr	r2, [r4, #16]
   752ec:	movw	r1, #39475	; 0x9a33
   752f0:	sub	r0, fp, #56	; 0x38
   752f4:	movt	r1, #8
   752f8:	bl	3e65c <fputs@plt+0x2d2a8>
   752fc:	ldr	r2, [r4, #20]
   75300:	cmp	r2, #0
   75304:	beq	75318 <fputs@plt+0x63f64>
   75308:	movw	r1, #8545	; 0x2161
   7530c:	sub	r0, fp, #56	; 0x38
   75310:	movt	r1, #9
   75314:	bl	3e65c <fputs@plt+0x2d2a8>
   75318:	tst	r6, #1280	; 0x500
   7531c:	str	sl, [sp, #20]
   75320:	beq	75358 <fputs@plt+0x63fa4>
   75324:	tst	r6, #256	; 0x100
   75328:	andsne	r0, r6, #15
   7532c:	bne	753c4 <fputs@plt+0x64010>
   75330:	tst	r6, #1024	; 0x400
   75334:	beq	7570c <fputs@plt+0x64358>
   75338:	ldr	r0, [sp, #24]
   7533c:	movw	r1, #8682	; 0x21ea
   75340:	movt	r1, #9
   75344:	ldr	r2, [r0, #24]
   75348:	ldr	r3, [r0, #32]
   7534c:	sub	r0, fp, #56	; 0x38
   75350:	bl	3e65c <fputs@plt+0x2d2a8>
   75354:	b	7570c <fputs@plt+0x64358>
   75358:	ldr	r0, [r4, #24]
   7535c:	ldr	r4, [sp, #24]
   75360:	ldrb	r0, [r0, #42]	; 0x2a
   75364:	ldr	r9, [r4, #28]
   75368:	tst	r0, #32
   7536c:	beq	75398 <fputs@plt+0x63fe4>
   75370:	ldrb	r0, [r9, #55]	; 0x37
   75374:	and	r0, r0, #3
   75378:	cmp	r0, #2
   7537c:	bne	75398 <fputs@plt+0x63fe4>
   75380:	cmp	r8, #0
   75384:	beq	7570c <fputs@plt+0x64358>
   75388:	ldr	r4, [sp, #24]
   7538c:	movw	r5, #6894	; 0x1aee
   75390:	movt	r5, #9
   75394:	b	75400 <fputs@plt+0x6404c>
   75398:	tst	r6, #131072	; 0x20000
   7539c:	bne	753d8 <fputs@plt+0x64024>
   753a0:	tst	r6, #16384	; 0x4000
   753a4:	bne	753f8 <fputs@plt+0x64044>
   753a8:	movw	r0, #8619	; 0x21ab
   753ac:	movw	r5, #8610	; 0x21a2
   753b0:	tst	r6, #64	; 0x40
   753b4:	movt	r0, #9
   753b8:	movt	r5, #9
   753bc:	moveq	r5, r0
   753c0:	b	75400 <fputs@plt+0x6404c>
   753c4:	tst	r6, #5
   753c8:	beq	753e4 <fputs@plt+0x64030>
   753cc:	movw	r2, #8628	; 0x21b4
   753d0:	movt	r2, #9
   753d4:	b	756fc <fputs@plt+0x64348>
   753d8:	movw	r5, #8552	; 0x2168
   753dc:	movt	r5, #9
   753e0:	b	75400 <fputs@plt+0x6404c>
   753e4:	cmp	r9, #48	; 0x30
   753e8:	bne	756e4 <fputs@plt+0x64330>
   753ec:	movw	r2, #8630	; 0x21b6
   753f0:	movt	r2, #9
   753f4:	b	756fc <fputs@plt+0x64348>
   753f8:	movw	r5, #8585	; 0x2189
   753fc:	movt	r5, #9
   75400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75404:	ldr	r2, [fp, #-40]	; 0xffffffd8
   75408:	add	r1, r0, #7
   7540c:	cmp	r1, r2
   75410:	bcs	75434 <fputs@plt+0x64080>
   75414:	str	r1, [fp, #-44]	; 0xffffffd4
   75418:	mov	r2, #7
   7541c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   75420:	add	r0, r1, r0
   75424:	movw	r1, #15528	; 0x3ca8
   75428:	movt	r1, #9
   7542c:	bl	1121c <memcpy@plt>
   75430:	b	75448 <fputs@plt+0x64094>
   75434:	movw	r1, #15528	; 0x3ca8
   75438:	sub	r0, fp, #56	; 0x38
   7543c:	mov	r2, #7
   75440:	movt	r1, #9
   75444:	bl	2363c <fputs@plt+0x12288>
   75448:	ldr	r2, [r9]
   7544c:	sub	r0, fp, #56	; 0x38
   75450:	mov	r1, r5
   75454:	bl	3e65c <fputs@plt+0x2d2a8>
   75458:	ldrh	r5, [r4, #24]
   7545c:	ldrh	sl, [r4, #42]	; 0x2a
   75460:	ldr	r9, [r4, #28]
   75464:	cmp	r5, #0
   75468:	bne	7547c <fputs@plt+0x640c8>
   7546c:	ldr	r0, [sp, #24]
   75470:	ldrb	r0, [r0, #36]	; 0x24
   75474:	tst	r0, #48	; 0x30
   75478:	beq	7570c <fputs@plt+0x64358>
   7547c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75480:	ldr	r2, [fp, #-40]	; 0xffffffd8
   75484:	str	r7, [sp, #8]
   75488:	add	r1, r0, #2
   7548c:	cmp	r1, r2
   75490:	bcs	754ac <fputs@plt+0x640f8>
   75494:	str	r1, [fp, #-44]	; 0xffffffd4
   75498:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7549c:	add	r0, r1, r0
   754a0:	movw	r1, #10272	; 0x2820
   754a4:	strh	r1, [r0]
   754a8:	b	754c0 <fputs@plt+0x6410c>
   754ac:	movw	r1, #8709	; 0x2205
   754b0:	sub	r0, fp, #56	; 0x38
   754b4:	mov	r2, #2
   754b8:	movt	r1, #9
   754bc:	bl	2363c <fputs@plt+0x12288>
   754c0:	cmp	r5, #0
   754c4:	str	r5, [sp, #12]
   754c8:	beq	755ac <fputs@plt+0x641f8>
   754cc:	ldr	r0, [sp, #12]
   754d0:	mov	r4, #0
   754d4:	sub	r6, fp, #56	; 0x38
   754d8:	mov	r8, #0
   754dc:	lsl	r5, r0, #1
   754e0:	ldr	r0, [r9, #4]
   754e4:	movw	r7, #8731	; 0x221b
   754e8:	movw	r1, #65534	; 0xfffe
   754ec:	movt	r7, #9
   754f0:	add	r0, r0, r4
   754f4:	ldrh	r0, [r0]
   754f8:	cmp	r0, r1
   754fc:	beq	75528 <fputs@plt+0x64174>
   75500:	movw	r1, #65535	; 0xffff
   75504:	cmp	r0, r1
   75508:	bne	75518 <fputs@plt+0x64164>
   7550c:	movw	r7, #1201	; 0x4b1
   75510:	movt	r7, #9
   75514:	b	75528 <fputs@plt+0x64174>
   75518:	ldr	r1, [r9, #12]
   7551c:	sxth	r0, r0
   75520:	ldr	r1, [r1, #4]
   75524:	ldr	r7, [r1, r0, lsl #4]
   75528:	cmp	r4, #0
   7552c:	beq	75578 <fputs@plt+0x641c4>
   75530:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75534:	ldr	r2, [fp, #-40]	; 0xffffffd8
   75538:	add	r1, r0, #5
   7553c:	cmp	r1, r2
   75540:	bcs	75564 <fputs@plt+0x641b0>
   75544:	str	r1, [fp, #-44]	; 0xffffffd4
   75548:	movw	r2, #16672	; 0x4120
   7554c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   75550:	movt	r2, #17486	; 0x444e
   75554:	str	r2, [r1, r0]!
   75558:	mov	r0, #32
   7555c:	strb	r0, [r1, #4]
   75560:	b	75578 <fputs@plt+0x641c4>
   75564:	movw	r1, #8712	; 0x2208
   75568:	mov	r0, r6
   7556c:	mov	r2, #5
   75570:	movt	r1, #9
   75574:	bl	2363c <fputs@plt+0x12288>
   75578:	movw	r1, #8718	; 0x220e
   7557c:	movw	r0, #8723	; 0x2213
   75580:	cmp	r8, sl
   75584:	mov	r2, r7
   75588:	movt	r1, #9
   7558c:	movt	r0, #9
   75590:	movcc	r1, r0
   75594:	mov	r0, r6
   75598:	bl	3e65c <fputs@plt+0x2d2a8>
   7559c:	add	r4, r4, #2
   755a0:	add	r8, r8, #1
   755a4:	cmp	r5, r4
   755a8:	bne	754e0 <fputs@plt+0x6412c>
   755ac:	ldr	r0, [sp, #24]
   755b0:	ldr	r0, [r0, #36]	; 0x24
   755b4:	tst	r0, #32
   755b8:	bne	755cc <fputs@plt+0x64218>
   755bc:	ldr	r4, [sp, #12]
   755c0:	ldr	r7, [sp, #8]
   755c4:	mov	r1, r4
   755c8:	b	75640 <fputs@plt+0x6428c>
   755cc:	ldr	r0, [r9, #4]
   755d0:	ldr	r4, [sp, #12]
   755d4:	ldr	r7, [sp, #8]
   755d8:	movw	r1, #65534	; 0xfffe
   755dc:	add	r0, r0, r4, lsl #1
   755e0:	ldrh	r0, [r0]
   755e4:	cmp	r0, r1
   755e8:	beq	75604 <fputs@plt+0x64250>
   755ec:	movw	r1, #65535	; 0xffff
   755f0:	cmp	r0, r1
   755f4:	bne	75610 <fputs@plt+0x6425c>
   755f8:	movw	r2, #1201	; 0x4b1
   755fc:	movt	r2, #9
   75600:	b	75620 <fputs@plt+0x6426c>
   75604:	movw	r2, #8731	; 0x221b
   75608:	movt	r2, #9
   7560c:	b	75620 <fputs@plt+0x6426c>
   75610:	ldr	r1, [r9, #12]
   75614:	sxth	r0, r0
   75618:	ldr	r1, [r1, #4]
   7561c:	ldr	r2, [r1, r0, lsl #4]
   75620:	movw	r3, #8736	; 0x2220
   75624:	sub	r0, fp, #56	; 0x38
   75628:	mov	r1, r4
   7562c:	movt	r3, #9
   75630:	bl	7adbc <fputs@plt+0x69a08>
   75634:	ldr	r0, [sp, #24]
   75638:	add	r1, r4, #1
   7563c:	ldr	r0, [r0, #36]	; 0x24
   75640:	tst	r0, #16
   75644:	beq	756a4 <fputs@plt+0x642f0>
   75648:	ldr	r0, [r9, #4]
   7564c:	movw	r2, #65534	; 0xfffe
   75650:	add	r0, r0, r4, lsl #1
   75654:	ldrh	r0, [r0]
   75658:	cmp	r0, r2
   7565c:	beq	75678 <fputs@plt+0x642c4>
   75660:	movw	r2, #65535	; 0xffff
   75664:	cmp	r0, r2
   75668:	bne	75684 <fputs@plt+0x642d0>
   7566c:	movw	r2, #1201	; 0x4b1
   75670:	movt	r2, #9
   75674:	b	75694 <fputs@plt+0x642e0>
   75678:	movw	r2, #8731	; 0x221b
   7567c:	movt	r2, #9
   75680:	b	75694 <fputs@plt+0x642e0>
   75684:	ldr	r2, [r9, #12]
   75688:	sxth	r0, r0
   7568c:	ldr	r2, [r2, #4]
   75690:	ldr	r2, [r2, r0, lsl #4]
   75694:	movw	r3, #8642	; 0x21c2
   75698:	sub	r0, fp, #56	; 0x38
   7569c:	movt	r3, #9
   756a0:	bl	7adbc <fputs@plt+0x69a08>
   756a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   756a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   756ac:	add	r1, r0, #1
   756b0:	cmp	r1, r2
   756b4:	bcs	756cc <fputs@plt+0x64318>
   756b8:	str	r1, [fp, #-44]	; 0xffffffd4
   756bc:	mov	r2, #41	; 0x29
   756c0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   756c4:	strb	r2, [r1, r0]
   756c8:	b	7570c <fputs@plt+0x64358>
   756cc:	movw	r1, #6677	; 0x1a15
   756d0:	sub	r0, fp, #56	; 0x38
   756d4:	mov	r2, #1
   756d8:	movt	r1, #9
   756dc:	bl	2363c <fputs@plt+0x12288>
   756e0:	b	7570c <fputs@plt+0x64358>
   756e4:	movw	r0, #8642	; 0x21c2
   756e8:	movw	r2, #8736	; 0x2220
   756ec:	tst	r6, #32
   756f0:	movt	r0, #9
   756f4:	movt	r2, #9
   756f8:	moveq	r2, r0
   756fc:	movw	r1, #8644	; 0x21c4
   75700:	sub	r0, fp, #56	; 0x38
   75704:	movt	r1, #9
   75708:	bl	3e65c <fputs@plt+0x2d2a8>
   7570c:	sub	r0, fp, #56	; 0x38
   75710:	bl	15be0 <fputs@plt+0x482c>
   75714:	mov	r5, r0
   75718:	ldr	r0, [fp, #8]
   7571c:	ldr	r4, [sp, #20]
   75720:	ldr	r2, [sp, #16]
   75724:	mov	r1, #161	; 0xa1
   75728:	mov	r3, r7
   7572c:	str	r0, [sp]
   75730:	mov	r0, r4
   75734:	bl	4a1bc <fputs@plt+0x38e08>
   75738:	mov	r1, r0
   7573c:	mov	r0, r4
   75740:	mov	r2, r5
   75744:	mvn	r3, #0
   75748:	bl	1d530 <fputs@plt+0xc17c>
   7574c:	sub	sp, fp, #28
   75750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75754:	cmp	r1, #0
   75758:	bxeq	lr
   7575c:	push	{r4, r5, r6, r7, fp, lr}
   75760:	add	fp, sp, #16
   75764:	mov	r5, r0
   75768:	ldrb	r0, [r1, #43]	; 0x2b
   7576c:	mov	r4, r1
   75770:	cmp	r0, #0
   75774:	beq	757c0 <fputs@plt+0x6440c>
   75778:	add	r6, r4, #800	; 0x320
   7577c:	mov	r7, #0
   75780:	b	75798 <fputs@plt+0x643e4>
   75784:	ldr	r1, [r6, #-4]
   75788:	mov	r0, r5
   7578c:	bl	13ce4 <fputs@plt+0x2930>
   75790:	ldrb	r0, [r4, #43]	; 0x2b
   75794:	b	757ac <fputs@plt+0x643f8>
   75798:	ldr	r1, [r6]
   7579c:	cmp	r1, #0
   757a0:	ldrbne	r1, [r1, #37]	; 0x25
   757a4:	tstne	r1, #8
   757a8:	bne	75784 <fputs@plt+0x643d0>
   757ac:	add	r7, r7, #1
   757b0:	uxtb	r1, r0
   757b4:	add	r6, r6, #80	; 0x50
   757b8:	cmp	r7, r1
   757bc:	bcc	75798 <fputs@plt+0x643e4>
   757c0:	add	r0, r4, #328	; 0x148
   757c4:	bl	7b75c <fputs@plt+0x6a3a8>
   757c8:	b	757ec <fputs@plt+0x64438>
   757cc:	ldr	r0, [r6, #52]	; 0x34
   757d0:	mov	r1, r6
   757d4:	str	r0, [r4, #16]
   757d8:	mov	r0, r5
   757dc:	bl	78da4 <fputs@plt+0x679f0>
   757e0:	mov	r0, r5
   757e4:	mov	r1, r6
   757e8:	bl	13ce4 <fputs@plt+0x2930>
   757ec:	ldr	r6, [r4, #16]
   757f0:	cmp	r6, #0
   757f4:	bne	757cc <fputs@plt+0x64418>
   757f8:	mov	r0, r5
   757fc:	mov	r1, r4
   75800:	pop	{r4, r5, r6, r7, fp, lr}
   75804:	b	13ce4 <fputs@plt+0x2930>
   75808:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7580c:	add	fp, sp, #24
   75810:	mov	r4, r0
   75814:	ldr	r7, [r0, #12]
   75818:	ldr	r0, [r0, #16]
   7581c:	mov	r8, r2
   75820:	mov	r6, r1
   75824:	cmp	r7, r0
   75828:	blt	75908 <fputs@plt+0x64554>
   7582c:	ldr	r1, [r4]
   75830:	ldr	r5, [r4, #20]
   75834:	add	r0, r0, r0, lsl #1
   75838:	mov	r3, #0
   7583c:	lsl	r2, r0, #5
   75840:	ldr	r1, [r1]
   75844:	ldr	r7, [r1]
   75848:	mov	r0, r7
   7584c:	bl	238bc <fputs@plt+0x12508>
   75850:	cmp	r0, #0
   75854:	str	r0, [r4, #20]
   75858:	beq	759ac <fputs@plt+0x645f8>
   7585c:	ldr	r1, [r4, #12]
   75860:	add	r1, r1, r1, lsl #1
   75864:	lsl	r2, r1, #4
   75868:	mov	r1, r5
   7586c:	bl	1121c <memcpy@plt>
   75870:	add	r0, r4, #24
   75874:	cmp	r5, r0
   75878:	beq	75888 <fputs@plt+0x644d4>
   7587c:	mov	r0, r7
   75880:	mov	r1, r5
   75884:	bl	13ce4 <fputs@plt+0x2930>
   75888:	ldr	r0, [r4, #20]
   7588c:	cmp	r7, #0
   75890:	beq	758b8 <fputs@plt+0x64504>
   75894:	ldr	r1, [r7, #288]	; 0x120
   75898:	cmp	r1, r0
   7589c:	bhi	758b8 <fputs@plt+0x64504>
   758a0:	ldr	r1, [r7, #292]	; 0x124
   758a4:	cmp	r1, r0
   758a8:	bls	758b8 <fputs@plt+0x64504>
   758ac:	mov	r1, #260	; 0x104
   758b0:	ldrh	r1, [r7, r1]
   758b4:	b	758d0 <fputs@plt+0x6451c>
   758b8:	movw	r1, #16696	; 0x4138
   758bc:	movt	r1, #10
   758c0:	ldr	r1, [r1, #52]	; 0x34
   758c4:	blx	r1
   758c8:	mov	r1, r0
   758cc:	ldr	r0, [r4, #20]
   758d0:	movw	r2, #43691	; 0xaaab
   758d4:	movt	r2, #43690	; 0xaaaa
   758d8:	umull	r1, r2, r1, r2
   758dc:	lsr	r1, r2, #5
   758e0:	str	r1, [r4, #16]
   758e4:	ldr	r1, [r4, #12]
   758e8:	add	r3, r1, r1, lsl #1
   758ec:	rsb	r1, r1, r2, lsr #5
   758f0:	add	r1, r1, r1, lsl #1
   758f4:	add	r0, r0, r3, lsl #4
   758f8:	lsl	r2, r1, #4
   758fc:	mov	r1, #0
   75900:	bl	11174 <memset@plt>
   75904:	ldr	r7, [r4, #12]
   75908:	add	r0, r7, #1
   7590c:	cmp	r6, #0
   75910:	str	r0, [r4, #12]
   75914:	ldr	r5, [r4, #20]
   75918:	beq	75978 <fputs@plt+0x645c4>
   7591c:	ldrb	r1, [r6, #6]
   75920:	mov	r0, #1
   75924:	tst	r1, #4
   75928:	beq	75940 <fputs@plt+0x6458c>
   7592c:	ldr	r0, [r6, #28]
   75930:	asr	r1, r0, #31
   75934:	bl	47bb0 <fputs@plt+0x367fc>
   75938:	movw	r1, #270	; 0x10e
   7593c:	sub	r0, r0, r1
   75940:	add	r1, r7, r7, lsl #1
   75944:	add	r1, r5, r1, lsl #4
   75948:	strh	r0, [r1, #16]
   7594c:	ldr	r0, [r6, #4]
   75950:	tst	r0, #4096	; 0x1000
   75954:	beq	7598c <fputs@plt+0x645d8>
   75958:	tst	r0, #262144	; 0x40000
   7595c:	addeq	r0, r6, #12
   75960:	ldrne	r0, [r6, #20]
   75964:	ldrne	r0, [r0, #4]
   75968:	ldr	r6, [r0]
   7596c:	cmp	r6, #0
   75970:	bne	7594c <fputs@plt+0x64598>
   75974:	b	75988 <fputs@plt+0x645d4>
   75978:	add	r0, r7, r7, lsl #1
   7597c:	mov	r1, #1
   75980:	add	r0, r5, r0, lsl #4
   75984:	strh	r1, [r0, #16]
   75988:	mov	r6, #0
   7598c:	add	r0, r7, r7, lsl #1
   75990:	str	r6, [r5, r0, lsl #4]!
   75994:	mvn	r0, #0
   75998:	strh	r8, [r5, #20]
   7599c:	str	r4, [r5, #24]
   759a0:	str	r0, [r5, #4]
   759a4:	mov	r0, r7
   759a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   759ac:	tst	r8, #1
   759b0:	beq	759c0 <fputs@plt+0x6460c>
   759b4:	mov	r0, r7
   759b8:	mov	r1, r6
   759bc:	bl	48008 <fputs@plt+0x36c54>
   759c0:	str	r5, [r4, #20]
   759c4:	mov	r7, #0
   759c8:	b	759a4 <fputs@plt+0x645f0>
   759cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   759d0:	add	fp, sp, #28
   759d4:	sub	sp, sp, #92	; 0x5c
   759d8:	ldr	r5, [r1]
   759dc:	mov	r8, r1
   759e0:	mov	r6, r0
   759e4:	ldr	r1, [r5]
   759e8:	ldr	r3, [r1]
   759ec:	ldrb	r0, [r3, #69]	; 0x45
   759f0:	cmp	r0, #0
   759f4:	bne	76e90 <fputs@plt+0x65adc>
   759f8:	ldr	r0, [r8, #20]
   759fc:	str	r1, [fp, #-56]	; 0xffffffc8
   75a00:	add	r1, r2, r2, lsl #1
   75a04:	add	sl, r5, #68	; 0x44
   75a08:	str	r3, [sp, #60]	; 0x3c
   75a0c:	str	r2, [sp, #48]	; 0x30
   75a10:	str	r1, [sp, #44]	; 0x2c
   75a14:	str	r0, [fp, #-52]	; 0xffffffcc
   75a18:	ldr	r7, [r0, r1, lsl #4]!
   75a1c:	ldr	r4, [r7, #12]
   75a20:	str	r0, [sp, #32]
   75a24:	mov	r0, sl
   75a28:	mov	r1, r4
   75a2c:	bl	772ac <fputs@plt+0x65ef8>
   75a30:	str	r1, [sp, #24]
   75a34:	ldrb	r1, [r7]
   75a38:	str	r0, [sp, #28]
   75a3c:	mov	r0, #0
   75a40:	str	r7, [fp, #-44]	; 0xffffffd4
   75a44:	str	r6, [fp, #-48]	; 0xffffffd0
   75a48:	str	r5, [sp, #16]
   75a4c:	str	r0, [sp, #52]	; 0x34
   75a50:	cmp	r1, #76	; 0x4c
   75a54:	str	r1, [sp, #56]	; 0x38
   75a58:	beq	75a88 <fputs@plt+0x646d4>
   75a5c:	cmp	r1, #75	; 0x4b
   75a60:	bne	75a98 <fputs@plt+0x646e4>
   75a64:	ldr	r9, [fp, #-44]	; 0xffffffd4
   75a68:	ldr	r6, [fp, #-52]	; 0xffffffcc
   75a6c:	ldrb	r0, [r9, #5]
   75a70:	tst	r0, #8
   75a74:	bne	75ab8 <fputs@plt+0x64704>
   75a78:	ldr	r1, [r9, #20]
   75a7c:	mov	r0, sl
   75a80:	bl	75188 <fputs@plt+0x63dd4>
   75a84:	b	75ac4 <fputs@plt+0x64710>
   75a88:	ldr	r9, [fp, #-44]	; 0xffffffd4
   75a8c:	mov	r7, #0
   75a90:	mov	r1, #0
   75a94:	b	75aac <fputs@plt+0x646f8>
   75a98:	ldr	r9, [fp, #-44]	; 0xffffffd4
   75a9c:	mov	r0, sl
   75aa0:	ldr	r1, [r9, #16]
   75aa4:	bl	772ac <fputs@plt+0x65ef8>
   75aa8:	mov	r7, r0
   75aac:	mov	r5, sl
   75ab0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   75ab4:	b	75acc <fputs@plt+0x64718>
   75ab8:	ldr	r1, [r9, #20]
   75abc:	mov	r0, sl
   75ac0:	bl	7738c <fputs@plt+0x65fd8>
   75ac4:	mov	r7, r0
   75ac8:	mov	r5, sl
   75acc:	ldr	r0, [sp, #44]	; 0x2c
   75ad0:	str	r1, [sp, #20]
   75ad4:	add	sl, r6, r0, lsl #4
   75ad8:	mov	r0, r5
   75adc:	str	r7, [sl, #32]
   75ae0:	str	r1, [sl, #36]	; 0x24
   75ae4:	mov	r1, r9
   75ae8:	bl	772ac <fputs@plt+0x65ef8>
   75aec:	mov	ip, r0
   75af0:	ldrb	r0, [r9, #4]
   75af4:	mov	lr, r1
   75af8:	str	r5, [sp, #36]	; 0x24
   75afc:	tst	r0, #1
   75b00:	bne	75b14 <fputs@plt+0x64760>
   75b04:	ldr	r9, [fp, #-48]	; 0xffffffd0
   75b08:	mov	r0, #0
   75b0c:	mov	r3, r7
   75b10:	b	75b94 <fputs@plt+0x647e0>
   75b14:	ldr	r1, [r5]
   75b18:	ldr	r9, [fp, #-48]	; 0xffffffd0
   75b1c:	cmp	r1, #1
   75b20:	blt	75b50 <fputs@plt+0x6479c>
   75b24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75b28:	ldrsh	r2, [r0, #36]	; 0x24
   75b2c:	ldr	r0, [sp, #16]
   75b30:	add	r3, r0, #72	; 0x48
   75b34:	mov	r0, #0
   75b38:	ldr	r5, [r3, r0, lsl #2]
   75b3c:	cmp	r5, r2
   75b40:	beq	75b5c <fputs@plt+0x647a8>
   75b44:	add	r0, r0, #1
   75b48:	cmp	r0, r1
   75b4c:	blt	75b38 <fputs@plt+0x64784>
   75b50:	mov	r0, #0
   75b54:	mov	r1, #0
   75b58:	b	75b7c <fputs@plt+0x647c8>
   75b5c:	sub	r3, r0, #32
   75b60:	rsb	r1, r0, #32
   75b64:	mov	r2, #1
   75b68:	lsr	r1, r2, r1
   75b6c:	cmp	r3, #0
   75b70:	lsl	r0, r2, r0
   75b74:	lslge	r1, r2, r3
   75b78:	movwge	r0, #0
   75b7c:	orr	ip, r0, ip
   75b80:	subs	r0, r0, #1
   75b84:	mov	r3, r7
   75b88:	orr	lr, r1, lr
   75b8c:	str	r0, [sp, #52]	; 0x34
   75b90:	sbc	r0, r1, #0
   75b94:	str	r0, [sp, #40]	; 0x28
   75b98:	ldr	r1, [sp, #56]	; 0x38
   75b9c:	mvn	r0, #0
   75ba0:	mov	r5, sl
   75ba4:	str	r0, [r5, #8]!
   75ba8:	str	ip, [r5, #32]
   75bac:	str	lr, [r5, #36]	; 0x24
   75bb0:	str	r0, [r5, #-4]
   75bb4:	mov	r0, #0
   75bb8:	mov	r7, r5
   75bbc:	strh	r0, [r7, #10]!
   75bc0:	str	r8, [fp, #-52]	; 0xffffffcc
   75bc4:	sub	r0, r1, #71	; 0x47
   75bc8:	cmp	r0, #12
   75bcc:	bhi	760c8 <fputs@plt+0x64d14>
   75bd0:	mov	r1, #1
   75bd4:	movw	r2, #7988	; 0x1f34
   75bd8:	tst	r2, r1, lsl r0
   75bdc:	beq	75ce4 <fputs@plt+0x64930>
   75be0:	mov	r9, #0
   75be4:	cmp	r4, #0
   75be8:	mov	r0, #0
   75bec:	beq	75c24 <fputs@plt+0x64870>
   75bf0:	ldr	r0, [r4, #4]
   75bf4:	tst	r0, #4096	; 0x1000
   75bf8:	beq	75c20 <fputs@plt+0x6486c>
   75bfc:	tst	r0, #262144	; 0x40000
   75c00:	addeq	r0, r4, #12
   75c04:	ldrne	r0, [r4, #20]
   75c08:	ldrne	r0, [r0, #4]
   75c0c:	ldr	r4, [r0]
   75c10:	cmp	r4, #0
   75c14:	bne	75bf0 <fputs@plt+0x6483c>
   75c18:	mov	r0, #0
   75c1c:	b	75c24 <fputs@plt+0x64870>
   75c20:	mov	r0, r4
   75c24:	ldr	r1, [fp, #-44]	; 0xffffffd4
   75c28:	str	lr, [sp, #16]
   75c2c:	str	ip, [sp, #12]
   75c30:	ldr	r1, [r1, #16]
   75c34:	cmp	r1, #0
   75c38:	beq	75c6c <fputs@plt+0x648b8>
   75c3c:	ldr	r2, [r1, #4]
   75c40:	tst	r2, #4096	; 0x1000
   75c44:	beq	75c68 <fputs@plt+0x648b4>
   75c48:	tst	r2, #262144	; 0x40000
   75c4c:	addeq	r1, r1, #12
   75c50:	ldrne	r1, [r1, #20]
   75c54:	ldrne	r1, [r1, #4]
   75c58:	ldr	r1, [r1]
   75c5c:	cmp	r1, #0
   75c60:	bne	75c3c <fputs@plt+0x64888>
   75c64:	b	75c6c <fputs@plt+0x648b8>
   75c68:	mov	r9, r1
   75c6c:	sub	r4, fp, #36	; 0x24
   75c70:	sub	r1, fp, #40	; 0x28
   75c74:	mov	r8, #2048	; 0x800
   75c78:	stm	sp, {r0, r4}
   75c7c:	mov	r6, r1
   75c80:	str	r1, [sp, #8]
   75c84:	ldr	r2, [sp, #28]
   75c88:	ldr	r1, [sp, #20]
   75c8c:	and	r0, r3, r2
   75c90:	ldr	r3, [sp, #24]
   75c94:	and	r1, r1, r3
   75c98:	orrs	r0, r0, r1
   75c9c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   75ca0:	movweq	r8, #8191	; 0x1fff
   75ca4:	bl	774b8 <fputs@plt+0x66104>
   75ca8:	ldr	r2, [sp, #56]	; 0x38
   75cac:	cmp	r0, #0
   75cb0:	beq	75e30 <fputs@plt+0x64a7c>
   75cb4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75cb8:	cmp	r2, #73	; 0x49
   75cbc:	str	r0, [r5]
   75cc0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75cc4:	str	r0, [sl, #12]
   75cc8:	beq	75e0c <fputs@plt+0x64a58>
   75ccc:	cmp	r2, #75	; 0x4b
   75cd0:	beq	75e14 <fputs@plt+0x64a60>
   75cd4:	cmp	r2, #76	; 0x4c
   75cd8:	bne	75e1c <fputs@plt+0x64a68>
   75cdc:	mov	r0, #256	; 0x100
   75ce0:	b	75e28 <fputs@plt+0x64a74>
   75ce4:	cmp	r0, #0
   75ce8:	beq	75f24 <fputs@plt+0x64b70>
   75cec:	ldr	r1, [fp, #-56]	; 0xffffffc8
   75cf0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75cf4:	cmp	r0, #3
   75cf8:	bne	760d0 <fputs@plt+0x64d1c>
   75cfc:	ldrb	r0, [r8, #8]
   75d00:	ldr	r7, [sp, #32]
   75d04:	cmp	r0, #72	; 0x48
   75d08:	bne	76998 <fputs@plt+0x655e4>
   75d0c:	ldr	r9, [sp, #44]	; 0x2c
   75d10:	ldr	r8, [sl, #20]
   75d14:	movw	r6, #60392	; 0xebe8
   75d18:	mov	r5, #0
   75d1c:	movt	r6, #8
   75d20:	b	75d30 <fputs@plt+0x6497c>
   75d24:	ldr	r4, [sl, #12]
   75d28:	sub	r5, r5, #20
   75d2c:	add	r6, r6, #1
   75d30:	ldr	sl, [sp, #60]	; 0x3c
   75d34:	ldrb	r7, [r6]
   75d38:	mov	r1, r4
   75d3c:	mov	r2, #0
   75d40:	mov	r3, #0
   75d44:	mov	r0, sl
   75d48:	bl	65170 <fputs@plt+0x53dbc>
   75d4c:	mov	r4, r0
   75d50:	ldr	r0, [r8, #4]
   75d54:	mov	r2, #0
   75d58:	mov	r3, #0
   75d5c:	ldr	r1, [r0, -r5]
   75d60:	mov	r0, sl
   75d64:	bl	65170 <fputs@plt+0x53dbc>
   75d68:	mov	r3, r0
   75d6c:	mov	r0, #0
   75d70:	mov	r1, r7
   75d74:	mov	r2, r4
   75d78:	str	r0, [sp]
   75d7c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   75d80:	bl	52078 <fputs@plt+0x40cc4>
   75d84:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75d88:	mov	r1, r0
   75d8c:	cmp	r0, #0
   75d90:	beq	75db0 <fputs@plt+0x649fc>
   75d94:	ldr	r2, [sl, #4]
   75d98:	ldr	r0, [r1, #4]
   75d9c:	and	r2, r2, #1
   75da0:	orr	r0, r0, r2
   75da4:	str	r0, [r1, #4]
   75da8:	ldrh	r0, [sl, #36]	; 0x24
   75dac:	strh	r0, [r1, #36]	; 0x24
   75db0:	ldr	r7, [fp, #-52]	; 0xffffffcc
   75db4:	mov	r2, #3
   75db8:	mov	r0, r7
   75dbc:	bl	75808 <fputs@plt+0x64454>
   75dc0:	mov	r4, r0
   75dc4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   75dc8:	mov	r1, r7
   75dcc:	mov	r2, r4
   75dd0:	bl	759cc <fputs@plt+0x64618>
   75dd4:	ldr	r1, [r7, #20]
   75dd8:	ldr	r2, [sp, #48]	; 0x30
   75ddc:	add	r0, r4, r4, lsl #1
   75de0:	cmn	r5, #20
   75de4:	add	r0, r1, r0, lsl #4
   75de8:	add	r7, r1, r9, lsl #4
   75dec:	str	r2, [r0, #4]
   75df0:	ldrh	r1, [r7, #16]
   75df4:	strh	r1, [r0, #16]
   75df8:	ldrb	r0, [r7, #22]
   75dfc:	add	r0, r0, #1
   75e00:	strb	r0, [r7, #22]
   75e04:	bne	75d24 <fputs@plt+0x64970>
   75e08:	b	7618c <fputs@plt+0x64dd8>
   75e0c:	mov	r0, #128	; 0x80
   75e10:	b	75e28 <fputs@plt+0x64a74>
   75e14:	mov	r0, #1
   75e18:	b	75e28 <fputs@plt+0x64a74>
   75e1c:	sub	r0, r2, #79	; 0x4f
   75e20:	mov	r1, #2
   75e24:	lsl	r0, r1, r0
   75e28:	and	r0, r0, r8
   75e2c:	strh	r0, [r7]
   75e30:	cmp	r2, #73	; 0x49
   75e34:	ldrheq	r0, [sl, #20]
   75e38:	orreq	r0, r0, #2048	; 0x800
   75e3c:	strheq	r0, [sl, #20]
   75e40:	cmp	r9, #0
   75e44:	beq	75eb0 <fputs@plt+0x64afc>
   75e48:	add	r0, sl, #32
   75e4c:	ldrd	r2, [r0]
   75e50:	str	r9, [sp]
   75e54:	stmib	sp, {r4, r6}
   75e58:	ldr	r0, [fp, #-48]	; 0xffffffd0
   75e5c:	bl	774b8 <fputs@plt+0x66104>
   75e60:	cmp	r0, #0
   75e64:	beq	75eb0 <fputs@plt+0x64afc>
   75e68:	ldr	r0, [r5]
   75e6c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   75e70:	ldr	r9, [sp, #44]	; 0x2c
   75e74:	cmp	r0, #0
   75e78:	blt	75ec0 <fputs@plt+0x64b0c>
   75e7c:	ldr	r4, [sp, #60]	; 0x3c
   75e80:	ldr	r1, [fp, #-44]	; 0xffffffd4
   75e84:	mov	r2, #0
   75e88:	mov	r3, #0
   75e8c:	mov	r0, r4
   75e90:	bl	65170 <fputs@plt+0x53dbc>
   75e94:	mov	r1, r0
   75e98:	ldrb	r0, [r4, #69]	; 0x45
   75e9c:	cmp	r0, #0
   75ea0:	beq	75f50 <fputs@plt+0x64b9c>
   75ea4:	mov	r0, r4
   75ea8:	bl	48008 <fputs@plt+0x36c54>
   75eac:	b	76e90 <fputs@plt+0x65adc>
   75eb0:	ldr	r8, [fp, #-52]	; 0xffffffcc
   75eb4:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75eb8:	ldr	r7, [sp, #32]
   75ebc:	b	76994 <fputs@plt+0x655e0>
   75ec0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75ec4:	ldr	r5, [sp, #32]
   75ec8:	ldr	ip, [sp, #16]
   75ecc:	mov	r9, #0
   75ed0:	mov	r6, sl
   75ed4:	ldr	r1, [r6, #12]
   75ed8:	ldr	r0, [r6, #16]
   75edc:	ldr	r7, [r1, #4]
   75ee0:	ldr	r2, [r0, #4]
   75ee4:	and	r3, r2, #256	; 0x100
   75ee8:	and	r7, r7, #256	; 0x100
   75eec:	cmp	r7, r3
   75ef0:	bne	75f48 <fputs@plt+0x64b94>
   75ef4:	ldr	r7, [sp, #32]
   75ef8:	cmp	r3, #0
   75efc:	bne	760d8 <fputs@plt+0x64d24>
   75f00:	ldr	r0, [fp, #-56]	; 0xffffffc8
   75f04:	bl	62c74 <fputs@plt+0x518c0>
   75f08:	ldr	r1, [r6, #12]
   75f0c:	cmp	r0, #0
   75f10:	ldr	ip, [sp, #16]
   75f14:	ldrne	r0, [r1, #4]
   75f18:	orrne	r0, r0, #256	; 0x100
   75f1c:	strne	r0, [r1, #4]
   75f20:	b	760e0 <fputs@plt+0x64d2c>
   75f24:	str	r7, [sp, #20]
   75f28:	ldr	r7, [sp, #60]	; 0x3c
   75f2c:	cmp	r7, #0
   75f30:	beq	76194 <fputs@plt+0x64de0>
   75f34:	mov	r0, r7
   75f38:	mov	r2, #416	; 0x1a0
   75f3c:	mov	r3, #0
   75f40:	bl	238bc <fputs@plt+0x12508>
   75f44:	b	761a0 <fputs@plt+0x64dec>
   75f48:	ldr	r7, [sp, #32]
   75f4c:	b	760e0 <fputs@plt+0x64d2c>
   75f50:	mov	r0, r5
   75f54:	mov	r2, #3
   75f58:	mov	r7, r1
   75f5c:	bl	75808 <fputs@plt+0x64454>
   75f60:	cmp	r0, #0
   75f64:	beq	76e90 <fputs@plt+0x65adc>
   75f68:	ldr	r4, [r5, #20]
   75f6c:	ldr	r1, [sp, #48]	; 0x30
   75f70:	add	r0, r0, r0, lsl #1
   75f74:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75f78:	ldr	ip, [sp, #16]
   75f7c:	mov	r6, r7
   75f80:	add	r5, r4, r0, lsl #4
   75f84:	add	r2, r4, r9, lsl #4
   75f88:	mov	r9, #0
   75f8c:	str	r1, [r5, #4]
   75f90:	str	r2, [sp, #32]
   75f94:	ldrh	r1, [r2, #16]
   75f98:	strh	r1, [r5, #16]
   75f9c:	ldrb	r1, [r2, #22]
   75fa0:	add	r1, r1, #1
   75fa4:	strb	r1, [r2, #22]
   75fa8:	ldr	r1, [sp, #56]	; 0x38
   75fac:	cmp	r1, #73	; 0x49
   75fb0:	addeq	r0, r4, r0, lsl #4
   75fb4:	ldrheq	r1, [r0, #20]
   75fb8:	orreq	r1, r1, #2048	; 0x800
   75fbc:	strheq	r1, [r0, #20]
   75fc0:	ldr	r1, [sp, #32]
   75fc4:	ldrh	r0, [r1, #20]
   75fc8:	orr	r0, r0, #8
   75fcc:	strh	r0, [r1, #20]
   75fd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   75fd4:	ldr	r0, [r0]
   75fd8:	ldrb	r0, [r0, #65]	; 0x41
   75fdc:	tst	r0, #2
   75fe0:	bne	75ed4 <fputs@plt+0x64b20>
   75fe4:	ldrb	r0, [r6]
   75fe8:	cmp	r0, #79	; 0x4f
   75fec:	cmpne	r0, #73	; 0x49
   75ff0:	bne	75ed4 <fputs@plt+0x64b20>
   75ff4:	ldrb	r0, [r6, #4]
   75ff8:	tst	r0, #1
   75ffc:	bne	75ed4 <fputs@plt+0x64b20>
   76000:	ldr	r0, [r6, #12]
   76004:	bl	65b54 <fputs@plt+0x547a0>
   76008:	str	r0, [sp, #56]	; 0x38
   7600c:	ldr	r0, [r6, #16]
   76010:	bl	65b54 <fputs@plt+0x547a0>
   76014:	ldr	r1, [sp, #56]	; 0x38
   76018:	cmp	r1, r0
   7601c:	beq	7602c <fputs@plt+0x64c78>
   76020:	cmp	r1, #67	; 0x43
   76024:	cmpcs	r0, #67	; 0x43
   76028:	bcc	760bc <fputs@plt+0x64d08>
   7602c:	ldr	r1, [r7, #12]
   76030:	ldr	r2, [r7, #16]
   76034:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76038:	bl	65afc <fputs@plt+0x54748>
   7603c:	cmp	r0, #0
   76040:	beq	760a4 <fputs@plt+0x64cf0>
   76044:	ldr	r0, [r0]
   76048:	movw	r1, #51248	; 0xc830
   7604c:	movt	r1, #8
   76050:	bl	15fac <fputs@plt+0x4bf8>
   76054:	cmp	r0, #0
   76058:	beq	760a4 <fputs@plt+0x64cf0>
   7605c:	ldr	r1, [r7, #12]
   76060:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76064:	bl	62c74 <fputs@plt+0x518c0>
   76068:	cmp	r0, #0
   7606c:	mov	r6, #0
   76070:	ldr	r1, [r7, #16]
   76074:	mov	r9, #0
   76078:	ldrne	r6, [r0]
   7607c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76080:	bl	62c74 <fputs@plt+0x518c0>
   76084:	cmp	r0, #0
   76088:	ldrne	r9, [r0]
   7608c:	mov	r0, r6
   76090:	mov	r1, r9
   76094:	bl	15fac <fputs@plt+0x4bf8>
   76098:	mov	r9, #0
   7609c:	cmp	r0, #0
   760a0:	bne	760bc <fputs@plt+0x64d08>
   760a4:	ldr	r0, [sp, #44]	; 0x2c
   760a8:	mov	r9, #2048	; 0x800
   760ac:	add	r0, r4, r0, lsl #4
   760b0:	ldrh	r1, [r0, #18]
   760b4:	orr	r1, r1, #2048	; 0x800
   760b8:	strh	r1, [r0, #18]
   760bc:	ldr	ip, [sp, #16]
   760c0:	mov	r6, r7
   760c4:	b	75ed4 <fputs@plt+0x64b20>
   760c8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   760cc:	ldr	sl, [fp, #-44]	; 0xffffffd4
   760d0:	ldr	r7, [sp, #32]
   760d4:	b	76998 <fputs@plt+0x655e4>
   760d8:	bic	r2, r2, #256	; 0x100
   760dc:	str	r2, [r0, #4]
   760e0:	ldr	r0, [r6, #16]
   760e4:	ldr	r2, [sp, #24]
   760e8:	ldr	r4, [sp, #28]
   760ec:	str	r0, [r6, #12]
   760f0:	str	r1, [r6, #16]
   760f4:	ldr	r1, [sp, #40]	; 0x28
   760f8:	ldrb	r0, [r6]
   760fc:	orr	r1, r1, r2
   76100:	ldr	r2, [sp, #52]	; 0x34
   76104:	cmp	r0, #80	; 0x50
   76108:	subcs	r0, r0, #80	; 0x50
   7610c:	eorcs	r0, r0, #2
   76110:	addcs	r0, r0, #80	; 0x50
   76114:	orr	r2, r2, r4
   76118:	strbcs	r0, [r6]
   7611c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   76120:	ldr	r3, [fp, #-40]	; 0xffffffd8
   76124:	str	r1, [r5, #36]	; 0x24
   76128:	ldr	r1, [sp, #12]
   7612c:	str	r2, [r5, #32]
   76130:	str	ip, [r5, #44]	; 0x2c
   76134:	str	r1, [r5, #40]	; 0x28
   76138:	str	r0, [r5, #8]
   7613c:	str	r3, [r5, #12]
   76140:	ldrb	r0, [r6]
   76144:	cmp	r0, #73	; 0x49
   76148:	beq	76164 <fputs@plt+0x64db0>
   7614c:	cmp	r0, #75	; 0x4b
   76150:	beq	7616c <fputs@plt+0x64db8>
   76154:	cmp	r0, #76	; 0x4c
   76158:	bne	76174 <fputs@plt+0x64dc0>
   7615c:	mov	r0, #256	; 0x100
   76160:	b	76180 <fputs@plt+0x64dcc>
   76164:	mov	r0, #128	; 0x80
   76168:	b	76180 <fputs@plt+0x64dcc>
   7616c:	mov	r0, #1
   76170:	b	76180 <fputs@plt+0x64dcc>
   76174:	sub	r0, r0, #79	; 0x4f
   76178:	mov	r1, #2
   7617c:	lsl	r0, r1, r0
   76180:	add	r0, r0, r9
   76184:	and	r0, r0, r8
   76188:	strh	r0, [r5, #18]
   7618c:	ldr	r8, [fp, #-52]	; 0xffffffcc
   76190:	b	76994 <fputs@plt+0x655e0>
   76194:	mov	r0, #416	; 0x1a0
   76198:	mov	r1, #0
   7619c:	bl	142d0 <fputs@plt+0x2f1c>
   761a0:	mov	r6, r0
   761a4:	cmp	r0, #0
   761a8:	beq	765c4 <fputs@plt+0x65210>
   761ac:	add	r0, r6, #8
   761b0:	mov	r1, #0
   761b4:	mov	r2, #408	; 0x198
   761b8:	mov	r5, #0
   761bc:	bl	11174 <memset@plt>
   761c0:	str	r6, [sl, #12]
   761c4:	add	r4, r6, #24
   761c8:	mov	r1, #0
   761cc:	mov	r2, #384	; 0x180
   761d0:	ldrh	r0, [sl, #20]
   761d4:	orr	r0, r0, #16
   761d8:	strh	r0, [sl, #20]
   761dc:	mov	r0, r4
   761e0:	bl	11174 <memset@plt>
   761e4:	ldr	r0, [sp, #16]
   761e8:	mov	r2, #71	; 0x47
   761ec:	stm	r6, {r0, r5}
   761f0:	mov	r0, #8
   761f4:	str	r5, [r6, #12]
   761f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   761fc:	str	r0, [r6, #16]
   76200:	mov	r0, r6
   76204:	str	r4, [r6, #20]
   76208:	bl	748d8 <fputs@plt+0x63524>
   7620c:	ldr	r0, [r6, #12]
   76210:	mov	sl, r6
   76214:	cmp	r0, #1
   76218:	blt	7623c <fputs@plt+0x64e88>
   7621c:	add	r4, r0, #1
   76220:	sub	r2, r4, #2
   76224:	mov	r0, r9
   76228:	mov	r1, sl
   7622c:	bl	759cc <fputs@plt+0x64618>
   76230:	sub	r4, r4, #1
   76234:	cmp	r4, #1
   76238:	bgt	76220 <fputs@plt+0x64e6c>
   7623c:	ldrb	r0, [r7, #69]	; 0x45
   76240:	cmp	r0, #0
   76244:	bne	76980 <fputs@plt+0x655cc>
   76248:	ldr	r9, [sl, #12]
   7624c:	mvn	r0, #0
   76250:	str	r0, [sp, #56]	; 0x38
   76254:	cmp	r9, #0
   76258:	ble	765d0 <fputs@plt+0x6521c>
   7625c:	ldr	r0, [sp, #16]
   76260:	ldr	r8, [sl, #20]
   76264:	movw	ip, #511	; 0x1ff
   76268:	mvn	lr, #0
   7626c:	mvn	r7, #0
   76270:	add	r5, r0, #72	; 0x48
   76274:	mvn	r0, #0
   76278:	str	r0, [sp, #32]
   7627c:	ldrh	r0, [r8, #18]
   76280:	tst	r0, ip
   76284:	beq	762d4 <fputs@plt+0x64f20>
   76288:	ldrh	r4, [r8, #20]
   7628c:	tst	r4, #8
   76290:	bne	76590 <fputs@plt+0x651dc>
   76294:	ldr	r1, [sp, #36]	; 0x24
   76298:	ldr	r3, [r1]
   7629c:	cmp	r3, #1
   762a0:	blt	76478 <fputs@plt+0x650c4>
   762a4:	ldr	r1, [r8, #8]
   762a8:	mov	r6, r7
   762ac:	mov	r2, #0
   762b0:	ldr	r7, [r5, r2, lsl #2]
   762b4:	cmp	r7, r1
   762b8:	beq	76484 <fputs@plt+0x650d0>
   762bc:	add	r2, r2, #1
   762c0:	cmp	r2, r3
   762c4:	blt	762b0 <fputs@plt+0x64efc>
   762c8:	mov	r2, #0
   762cc:	mov	r1, #0
   762d0:	b	764b0 <fputs@plt+0x650fc>
   762d4:	ldr	r0, [sp, #60]	; 0x3c
   762d8:	mov	r2, #408	; 0x198
   762dc:	mov	r3, #0
   762e0:	str	lr, [sp, #28]
   762e4:	bl	238bc <fputs@plt+0x12508>
   762e8:	cmp	r0, #0
   762ec:	beq	76464 <fputs@plt+0x650b0>
   762f0:	mov	r4, r0
   762f4:	str	r0, [r8, #12]
   762f8:	mov	r0, #1024	; 0x400
   762fc:	str	r7, [sp, #24]
   76300:	mov	r1, #0
   76304:	mov	r2, #384	; 0x180
   76308:	strh	r0, [r8, #18]
   7630c:	add	r7, r4, #24
   76310:	ldrh	r0, [r8, #20]
   76314:	orr	r0, r0, #32
   76318:	strh	r0, [r8, #20]
   7631c:	mov	r0, r7
   76320:	bl	11174 <memset@plt>
   76324:	ldr	r0, [fp, #-52]	; 0xffffffcc
   76328:	mov	r1, #0
   7632c:	mov	r2, #8
   76330:	ldr	r0, [r0]
   76334:	str	r1, [r4, #12]
   76338:	str	r2, [r4, #16]
   7633c:	str	r7, [r4, #20]
   76340:	mov	r2, #72	; 0x48
   76344:	strd	r0, [r4]
   76348:	mov	r0, r4
   7634c:	ldr	r1, [r8]
   76350:	bl	748d8 <fputs@plt+0x63524>
   76354:	ldr	r0, [r4, #12]
   76358:	ldr	r7, [fp, #-48]	; 0xffffffd0
   7635c:	cmp	r0, #1
   76360:	blt	76384 <fputs@plt+0x64fd0>
   76364:	add	r6, r0, #1
   76368:	sub	r2, r6, #2
   7636c:	mov	r0, r7
   76370:	mov	r1, r4
   76374:	bl	759cc <fputs@plt+0x64618>
   76378:	sub	r6, r6, #1
   7637c:	cmp	r6, #1
   76380:	bgt	76368 <fputs@plt+0x64fb4>
   76384:	ldr	r0, [fp, #-52]	; 0xffffffcc
   76388:	mov	r1, #0
   7638c:	mov	lr, #0
   76390:	mov	r2, #0
   76394:	str	r1, [sp, #56]	; 0x38
   76398:	str	r0, [r4, #4]
   7639c:	ldr	r0, [sp, #60]	; 0x3c
   763a0:	ldrb	r0, [r0, #69]	; 0x45
   763a4:	cmp	r0, #0
   763a8:	bne	76570 <fputs@plt+0x651bc>
   763ac:	ldr	ip, [r4, #12]
   763b0:	cmp	ip, #1
   763b4:	blt	76568 <fputs@plt+0x651b4>
   763b8:	ldr	r3, [r4, #20]
   763bc:	mov	lr, #0
   763c0:	mov	r2, #0
   763c4:	mov	r7, #0
   763c8:	ldr	r1, [r3]
   763cc:	ldrb	r1, [r1]
   763d0:	sub	r1, r1, #73	; 0x49
   763d4:	cmp	r1, #10
   763d8:	bhi	76450 <fputs@plt+0x6509c>
   763dc:	mov	r0, #1
   763e0:	movw	r4, #1997	; 0x7cd
   763e4:	tst	r4, r0, lsl r1
   763e8:	beq	76450 <fputs@plt+0x6509c>
   763ec:	ldr	r0, [sp, #36]	; 0x24
   763f0:	ldr	r1, [r0]
   763f4:	cmp	r1, #1
   763f8:	blt	7641c <fputs@plt+0x65068>
   763fc:	ldr	r6, [r3, #8]
   76400:	mov	r4, #0
   76404:	ldr	r0, [r5, r4, lsl #2]
   76408:	cmp	r0, r6
   7640c:	beq	76428 <fputs@plt+0x65074>
   76410:	add	r4, r4, #1
   76414:	cmp	r4, r1
   76418:	blt	76404 <fputs@plt+0x65050>
   7641c:	mov	r1, #0
   76420:	mov	r6, #0
   76424:	b	76448 <fputs@plt+0x65094>
   76428:	rsb	r0, r4, #32
   7642c:	mov	r1, #1
   76430:	lsr	r6, r1, r0
   76434:	sub	r0, r4, #32
   76438:	cmp	r0, #0
   7643c:	lslge	r6, r1, r0
   76440:	lsl	r1, r1, r4
   76444:	movwge	r1, #0
   76448:	orr	lr, r1, lr
   7644c:	orr	r2, r6, r2
   76450:	add	r7, r7, #1
   76454:	add	r3, r3, #48	; 0x30
   76458:	cmp	r7, ip
   7645c:	blt	763c8 <fputs@plt+0x65014>
   76460:	b	76570 <fputs@plt+0x651bc>
   76464:	ldr	lr, [sp, #28]
   76468:	mov	r0, #0
   7646c:	movw	ip, #511	; 0x1ff
   76470:	str	r0, [sp, #56]	; 0x38
   76474:	b	76588 <fputs@plt+0x651d4>
   76478:	mov	r2, #0
   7647c:	mov	r1, #0
   76480:	b	764b4 <fputs@plt+0x65100>
   76484:	rsb	r1, r2, #32
   76488:	mov	r7, #1
   7648c:	mov	ip, #1
   76490:	lsr	r1, r7, r1
   76494:	sub	r7, r2, #32
   76498:	cmp	r7, #0
   7649c:	lslge	r1, ip, r7
   764a0:	mov	r7, #1
   764a4:	movw	ip, #511	; 0x1ff
   764a8:	lsl	r2, r7, r2
   764ac:	movwge	r2, #0
   764b0:	mov	r7, r6
   764b4:	tst	r4, #2
   764b8:	beq	7653c <fputs@plt+0x65188>
   764bc:	cmp	r3, #1
   764c0:	blt	76504 <fputs@plt+0x65150>
   764c4:	ldr	r6, [r8, #4]
   764c8:	str	r7, [sp, #24]
   764cc:	ldr	r7, [sl, #20]
   764d0:	add	r6, r6, r6, lsl #1
   764d4:	add	r7, r7, r6, lsl #4
   764d8:	ldr	r6, [r7, #8]
   764dc:	mov	r7, #0
   764e0:	ldr	r4, [r5, r7, lsl #2]
   764e4:	cmp	r4, r6
   764e8:	beq	76510 <fputs@plt+0x6515c>
   764ec:	add	r7, r7, #1
   764f0:	cmp	r7, r3
   764f4:	blt	764e0 <fputs@plt+0x6512c>
   764f8:	mov	r3, #0
   764fc:	mov	r6, #0
   76500:	b	76530 <fputs@plt+0x6517c>
   76504:	mov	r3, #0
   76508:	mov	r6, #0
   7650c:	b	76534 <fputs@plt+0x65180>
   76510:	rsb	r3, r7, #32
   76514:	mov	r4, #1
   76518:	lsr	r6, r4, r3
   7651c:	sub	r3, r7, #32
   76520:	cmp	r3, #0
   76524:	lslge	r6, r4, r3
   76528:	lsl	r3, r4, r7
   7652c:	movwge	r3, #0
   76530:	ldr	r7, [sp, #24]
   76534:	orr	r2, r3, r2
   76538:	orr	r1, r6, r1
   7653c:	ldr	r3, [sp, #56]	; 0x38
   76540:	and	lr, r2, lr
   76544:	lsl	r0, r0, #30
   76548:	and	r7, r1, r7
   7654c:	and	r2, r2, r3
   76550:	and	r2, r2, r0, asr #31
   76554:	str	r2, [sp, #56]	; 0x38
   76558:	ldr	r2, [sp, #32]
   7655c:	and	r1, r1, r2
   76560:	and	r0, r1, r0, asr #31
   76564:	b	7658c <fputs@plt+0x651d8>
   76568:	mov	lr, #0
   7656c:	mov	r2, #0
   76570:	ldr	r0, [sp, #28]
   76574:	ldr	r7, [sp, #24]
   76578:	movw	ip, #511	; 0x1ff
   7657c:	and	r0, lr, r0
   76580:	and	r7, r2, r7
   76584:	mov	lr, r0
   76588:	mov	r0, #0
   7658c:	str	r0, [sp, #32]
   76590:	orrs	r0, lr, r7
   76594:	beq	765a4 <fputs@plt+0x651f0>
   76598:	subs	r9, r9, #1
   7659c:	add	r8, r8, #48	; 0x30
   765a0:	bgt	7627c <fputs@plt+0x64ec8>
   765a4:	cmp	r0, #0
   765a8:	str	lr, [sl, #408]	; 0x198
   765ac:	str	r7, [sl, #412]	; 0x19c
   765b0:	bne	765e0 <fputs@plt+0x6522c>
   765b4:	ldr	r1, [sp, #20]
   765b8:	mov	r0, #0
   765bc:	strh	r0, [r1]
   765c0:	b	766ac <fputs@plt+0x652f8>
   765c4:	mov	r0, #0
   765c8:	str	r0, [sl, #12]
   765cc:	b	76980 <fputs@plt+0x655cc>
   765d0:	str	r0, [sl, #408]	; 0x198
   765d4:	str	r0, [sl, #412]	; 0x19c
   765d8:	mvn	r0, #0
   765dc:	str	r0, [sp, #32]
   765e0:	ldr	r1, [sp, #20]
   765e4:	mov	r0, #512	; 0x200
   765e8:	strh	r0, [r1]
   765ec:	ldr	r0, [sl, #12]
   765f0:	cmp	r0, #2
   765f4:	bne	766ac <fputs@plt+0x652f8>
   765f8:	ldr	r0, [sl, #20]
   765fc:	ldr	r9, [fp, #-52]	; 0xffffffcc
   76600:	ldr	r5, [fp, #-48]	; 0xffffffd0
   76604:	mov	r8, #0
   76608:	b	7666c <fputs@plt+0x652b8>
   7660c:	add	r8, r8, #1
   76610:	mov	r6, #0
   76614:	mov	r7, #0
   76618:	b	76644 <fputs@plt+0x65290>
   7661c:	add	r3, r0, #48	; 0x30
   76620:	cmp	r6, #0
   76624:	bne	7666c <fputs@plt+0x652b8>
   76628:	mov	r0, r5
   7662c:	mov	r1, r9
   76630:	mov	r2, r4
   76634:	bl	77620 <fputs@plt+0x6626c>
   76638:	ldr	r0, [sl, #20]
   7663c:	add	r6, r6, #48	; 0x30
   76640:	add	r7, r7, #1
   76644:	ldrh	r1, [r0, #66]	; 0x42
   76648:	cmp	r1, #1024	; 0x400
   7664c:	bne	7661c <fputs@plt+0x65268>
   76650:	ldr	r1, [r0, #60]	; 0x3c
   76654:	ldr	r2, [r1, #12]
   76658:	cmp	r2, r7
   7665c:	ble	7666c <fputs@plt+0x652b8>
   76660:	ldr	r1, [r1, #20]
   76664:	adds	r3, r1, r6
   76668:	bne	76628 <fputs@plt+0x65274>
   7666c:	ldrh	r1, [r0, #18]
   76670:	cmp	r1, #1024	; 0x400
   76674:	bne	76698 <fputs@plt+0x652e4>
   76678:	ldr	r1, [r0, #12]
   7667c:	ldr	r2, [r1, #12]
   76680:	cmp	r2, r8
   76684:	ble	766ac <fputs@plt+0x652f8>
   76688:	ldr	r1, [r1, #20]
   7668c:	add	r2, r8, r8, lsl #1
   76690:	add	r4, r1, r2, lsl #4
   76694:	b	766a4 <fputs@plt+0x652f0>
   76698:	cmp	r8, #0
   7669c:	mov	r4, r0
   766a0:	bne	766ac <fputs@plt+0x652f8>
   766a4:	cmp	r4, #0
   766a8:	bne	7660c <fputs@plt+0x65258>
   766ac:	ldr	r0, [sp, #56]	; 0x38
   766b0:	ldr	r1, [sp, #32]
   766b4:	orrs	r0, r0, r1
   766b8:	beq	76980 <fputs@plt+0x655cc>
   766bc:	ldr	r0, [sp, #16]
   766c0:	mov	r1, #0
   766c4:	mvn	lr, #0
   766c8:	movw	ip, #65471	; 0xffbf
   766cc:	str	r1, [sp, #28]
   766d0:	add	r5, r0, #72	; 0x48
   766d4:	ldr	r2, [sl, #12]
   766d8:	cmp	r2, #1
   766dc:	blt	76980 <fputs@plt+0x655cc>
   766e0:	ldr	r1, [sl, #20]
   766e4:	add	r8, r1, #56	; 0x38
   766e8:	ldrh	r3, [r1, #20]
   766ec:	sub	r9, r2, #1
   766f0:	and	r3, r3, ip
   766f4:	strh	r3, [r1, #20]
   766f8:	ldr	r6, [r1, #8]
   766fc:	cmp	r6, lr
   76700:	beq	76774 <fputs@plt+0x653c0>
   76704:	ldr	r3, [sp, #36]	; 0x24
   76708:	ldr	r7, [r3]
   7670c:	cmp	r7, #1
   76710:	blt	76730 <fputs@plt+0x6537c>
   76714:	mov	r3, #0
   76718:	ldr	r4, [r5, r3, lsl #2]
   7671c:	cmp	r4, r6
   76720:	beq	7673c <fputs@plt+0x65388>
   76724:	add	r3, r3, #1
   76728:	cmp	r3, r7
   7672c:	blt	76718 <fputs@plt+0x65364>
   76730:	mov	r3, #0
   76734:	mov	r7, #0
   76738:	b	7675c <fputs@plt+0x653a8>
   7673c:	sub	r4, r3, #32
   76740:	rsb	r7, r3, #32
   76744:	mov	r0, #1
   76748:	lsr	r7, r0, r7
   7674c:	cmp	r4, #0
   76750:	lsl	r3, r0, r3
   76754:	lslge	r7, r0, r4
   76758:	movwge	r3, #0
   7675c:	ldr	r4, [sp, #56]	; 0x38
   76760:	and	r3, r3, r4
   76764:	ldr	r4, [sp, #32]
   76768:	and	r7, r7, r4
   7676c:	orrs	r3, r3, r7
   76770:	bne	7678c <fputs@plt+0x653d8>
   76774:	cmp	r2, #1
   76778:	add	r8, r8, #48	; 0x30
   7677c:	add	r1, r1, #48	; 0x30
   76780:	mov	r2, r9
   76784:	bgt	766e8 <fputs@plt+0x65334>
   76788:	b	76980 <fputs@plt+0x655cc>
   7678c:	cmp	r2, #1
   76790:	blt	76980 <fputs@plt+0x655cc>
   76794:	ldr	r7, [r1, #12]
   76798:	mov	r0, r6
   7679c:	cmp	r0, r6
   767a0:	bne	767e8 <fputs@plt+0x65434>
   767a4:	ldr	r0, [r8, #-44]	; 0xffffffd4
   767a8:	cmp	r0, r7
   767ac:	bne	76808 <fputs@plt+0x65454>
   767b0:	ldr	r0, [r8, #-56]	; 0xffffffc8
   767b4:	ldr	r0, [r0, #16]
   767b8:	bl	65b54 <fputs@plt+0x547a0>
   767bc:	mov	r4, r0
   767c0:	ldr	r0, [r8, #-56]	; 0xffffffc8
   767c4:	ldr	r0, [r0, #12]
   767c8:	bl	65b54 <fputs@plt+0x547a0>
   767cc:	cmp	r4, #0
   767d0:	movw	ip, #65471	; 0xffbf
   767d4:	cmpne	r4, r0
   767d8:	bne	76808 <fputs@plt+0x65454>
   767dc:	ldrh	r0, [r8, #-36]	; 0xffffffdc
   767e0:	orr	r0, r0, #64	; 0x40
   767e4:	b	767f0 <fputs@plt+0x6543c>
   767e8:	ldrh	r0, [r8, #-36]	; 0xffffffdc
   767ec:	and	r0, r0, ip
   767f0:	cmp	r9, #1
   767f4:	strh	r0, [r8, #-36]	; 0xffffffdc
   767f8:	blt	76824 <fputs@plt+0x65470>
   767fc:	ldr	r0, [r8], #48	; 0x30
   76800:	sub	r9, r9, #1
   76804:	b	7679c <fputs@plt+0x653e8>
   76808:	ldr	r0, [sp, #28]
   7680c:	mov	lr, r6
   76810:	add	r0, r0, #1
   76814:	cmp	r0, #2
   76818:	str	r0, [sp, #28]
   7681c:	bcc	766d4 <fputs@plt+0x65320>
   76820:	b	76980 <fputs@plt+0x655cc>
   76824:	ldr	r0, [sl, #12]
   76828:	mov	r8, #0
   7682c:	cmp	r0, #1
   76830:	blt	768ac <fputs@plt+0x654f8>
   76834:	add	r6, r0, #1
   76838:	ldr	r0, [sl, #20]
   7683c:	ldr	r9, [sp, #48]	; 0x30
   76840:	ldr	r5, [fp, #-52]	; 0xffffffcc
   76844:	ldr	sl, [fp, #-44]	; 0xffffffd4
   76848:	mov	r1, #0
   7684c:	mov	r4, #0
   76850:	add	r7, r0, #20
   76854:	ldrb	r0, [r7]
   76858:	tst	r0, #64	; 0x40
   7685c:	beq	76898 <fputs@plt+0x654e4>
   76860:	ldr	r0, [r7, #-20]	; 0xffffffec
   76864:	mov	r2, #0
   76868:	mov	r3, #0
   7686c:	ldr	r1, [r0, #16]
   76870:	ldr	r0, [sp, #60]	; 0x3c
   76874:	bl	65170 <fputs@plt+0x53dbc>
   76878:	mov	r2, r0
   7687c:	ldr	r0, [sp, #16]
   76880:	mov	r1, r4
   76884:	ldr	r0, [r0]
   76888:	bl	57890 <fputs@plt+0x464dc>
   7688c:	mov	r4, r0
   76890:	ldr	r0, [r7, #-20]	; 0xffffffec
   76894:	ldr	r1, [r0, #12]
   76898:	sub	r6, r6, #1
   7689c:	add	r7, r7, #48	; 0x30
   768a0:	cmp	r6, #1
   768a4:	bgt	76854 <fputs@plt+0x654a0>
   768a8:	b	768c0 <fputs@plt+0x6550c>
   768ac:	ldr	r9, [sp, #48]	; 0x30
   768b0:	ldr	r5, [fp, #-52]	; 0xffffffcc
   768b4:	ldr	sl, [fp, #-44]	; 0xffffffd4
   768b8:	mov	r4, #0
   768bc:	mov	r1, #0
   768c0:	ldr	r0, [sp, #60]	; 0x3c
   768c4:	mov	r2, #0
   768c8:	mov	r3, #0
   768cc:	bl	65170 <fputs@plt+0x53dbc>
   768d0:	mov	r2, r0
   768d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   768d8:	mov	r1, #75	; 0x4b
   768dc:	mov	r3, #0
   768e0:	str	r8, [sp]
   768e4:	bl	52078 <fputs@plt+0x40cc4>
   768e8:	cmp	r0, #0
   768ec:	beq	76968 <fputs@plt+0x655b4>
   768f0:	ldr	r2, [sl, #4]
   768f4:	mov	r1, r0
   768f8:	ldr	r0, [r0, #4]
   768fc:	and	r2, r2, #1
   76900:	orr	r0, r0, r2
   76904:	mov	r2, #3
   76908:	str	r0, [r1, #4]
   7690c:	ldrh	r0, [sl, #36]	; 0x24
   76910:	str	r4, [r1, #20]
   76914:	strh	r0, [r1, #36]	; 0x24
   76918:	mov	r0, r5
   7691c:	bl	75808 <fputs@plt+0x64454>
   76920:	mov	r4, r0
   76924:	ldr	r0, [fp, #-48]	; 0xffffffd0
   76928:	mov	r1, r5
   7692c:	mov	r2, r4
   76930:	bl	759cc <fputs@plt+0x64618>
   76934:	ldr	r1, [r5, #20]
   76938:	ldr	r2, [sp, #44]	; 0x2c
   7693c:	add	r0, r4, r4, lsl #1
   76940:	add	r0, r1, r0, lsl #4
   76944:	add	r1, r1, r2, lsl #4
   76948:	str	r9, [r0, #4]
   7694c:	ldrh	r2, [r1, #16]
   76950:	strh	r2, [r0, #16]
   76954:	ldrb	r0, [r1, #22]
   76958:	add	r0, r0, #1
   7695c:	strb	r0, [r1, #22]
   76960:	add	r1, r1, #18
   76964:	b	76978 <fputs@plt+0x655c4>
   76968:	ldr	r0, [sp, #60]	; 0x3c
   7696c:	mov	r1, r4
   76970:	bl	480a8 <fputs@plt+0x36cf4>
   76974:	ldr	r1, [sp, #20]
   76978:	mov	r0, #4096	; 0x1000
   7697c:	strh	r0, [r1]
   76980:	ldr	r8, [fp, #-52]	; 0xffffffcc
   76984:	ldr	r1, [sp, #44]	; 0x2c
   76988:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7698c:	ldr	r0, [r8, #20]
   76990:	add	r7, r0, r1, lsl #4
   76994:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76998:	ldrb	r0, [r8, #8]
   7699c:	cmp	r0, #72	; 0x48
   769a0:	bne	76cf4 <fputs@plt+0x65940>
   769a4:	ldrb	r0, [sl]
   769a8:	cmp	r0, #151	; 0x97
   769ac:	bne	76e78 <fputs@plt+0x65ac4>
   769b0:	ldr	r0, [sl, #20]
   769b4:	cmp	r0, #0
   769b8:	beq	76cf4 <fputs@plt+0x65940>
   769bc:	ldr	r0, [r0]
   769c0:	cmp	r0, #2
   769c4:	bne	76cf4 <fputs@plt+0x65940>
   769c8:	ldr	r8, [r1]
   769cc:	ldr	r1, [sl, #8]
   769d0:	mov	r0, #0
   769d4:	mov	r2, #2
   769d8:	mov	r3, #1
   769dc:	str	r0, [sp]
   769e0:	mov	r0, r8
   769e4:	bl	2107c <fputs@plt+0xfcc8>
   769e8:	cmp	r0, #0
   769ec:	beq	76cf4 <fputs@plt+0x65940>
   769f0:	mov	r9, r7
   769f4:	ldrh	r7, [r0, #2]
   769f8:	tst	r7, #4
   769fc:	beq	76cf0 <fputs@plt+0x6593c>
   76a00:	ldr	r6, [sl, #20]
   76a04:	ldr	r1, [r6, #4]
   76a08:	ldr	r4, [r1, #20]
   76a0c:	ldrb	r1, [r4]
   76a10:	cmp	r1, #152	; 0x98
   76a14:	bne	76cf0 <fputs@plt+0x6593c>
   76a18:	ldr	r0, [r0, #4]
   76a1c:	ldrb	r1, [r0]
   76a20:	ldrb	r5, [r0, #1]
   76a24:	ldrb	sl, [r0, #2]
   76a28:	mov	r0, r4
   76a2c:	str	r1, [sp, #56]	; 0x38
   76a30:	bl	65b54 <fputs@plt+0x547a0>
   76a34:	cmp	r0, #66	; 0x42
   76a38:	bne	76cec <fputs@plt+0x65938>
   76a3c:	ldr	r0, [r4, #44]	; 0x2c
   76a40:	ldrb	r0, [r0, #42]	; 0x2a
   76a44:	tst	r0, #16
   76a48:	bne	76cec <fputs@plt+0x65938>
   76a4c:	ldr	r0, [r6, #4]
   76a50:	mov	lr, #0
   76a54:	ldr	r0, [r0]
   76a58:	cmp	r0, #0
   76a5c:	beq	76a90 <fputs@plt+0x656dc>
   76a60:	ldr	r6, [sp, #56]	; 0x38
   76a64:	ldr	r1, [r0, #4]
   76a68:	tst	r1, #4096	; 0x1000
   76a6c:	beq	76a98 <fputs@plt+0x656e4>
   76a70:	tst	r1, #262144	; 0x40000
   76a74:	addeq	r0, r0, #12
   76a78:	ldrne	r0, [r0, #20]
   76a7c:	ldrne	r0, [r0, #4]
   76a80:	ldr	r0, [r0]
   76a84:	cmp	r0, #0
   76a88:	bne	76a64 <fputs@plt+0x656b0>
   76a8c:	b	76a9c <fputs@plt+0x656e8>
   76a90:	ldr	r6, [sp, #56]	; 0x38
   76a94:	b	76a9c <fputs@plt+0x656e8>
   76a98:	mov	lr, r0
   76a9c:	ldrb	r0, [lr]
   76aa0:	cmp	r0, #135	; 0x87
   76aa4:	bne	76b0c <fputs@plt+0x65758>
   76aa8:	str	r0, [sp, #32]
   76aac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76ab0:	ldrsh	r3, [lr, #32]
   76ab4:	ldr	r0, [r0, #480]	; 0x1e0
   76ab8:	cmp	r0, #0
   76abc:	beq	76bc4 <fputs@plt+0x65810>
   76ac0:	ldr	r1, [r0, #60]	; 0x3c
   76ac4:	add	r2, r3, r3, lsl #2
   76ac8:	mov	ip, #0
   76acc:	mov	r4, #0
   76ad0:	add	r2, r1, r2, lsl #3
   76ad4:	ldrb	r1, [r2, #-32]	; 0xffffffe0
   76ad8:	tst	r1, #1
   76adc:	bne	76bcc <fputs@plt+0x65818>
   76ae0:	ldr	r4, [r0]
   76ae4:	mov	r6, r2
   76ae8:	str	r3, [sp, #20]
   76aec:	str	lr, [sp, #24]
   76af0:	cmp	r4, #0
   76af4:	beq	76b28 <fputs@plt+0x65774>
   76af8:	mov	r0, r4
   76afc:	mov	r2, #40	; 0x28
   76b00:	mov	r3, #0
   76b04:	bl	238bc <fputs@plt+0x12508>
   76b08:	b	76b34 <fputs@plt+0x65780>
   76b0c:	mov	ip, #0
   76b10:	cmp	r0, #97	; 0x61
   76b14:	bne	76ce4 <fputs@plt+0x65930>
   76b18:	ldr	r4, [lr, #8]
   76b1c:	mov	ip, #0
   76b20:	str	r0, [sp, #32]
   76b24:	b	76bf8 <fputs@plt+0x65844>
   76b28:	mov	r0, #40	; 0x28
   76b2c:	mov	r1, #0
   76b30:	bl	142d0 <fputs@plt+0x2f1c>
   76b34:	cmp	r0, #0
   76b38:	beq	76bb8 <fputs@plt+0x65804>
   76b3c:	vmov.i32	q8, #0	; 0x00000000
   76b40:	mov	r3, #36	; 0x24
   76b44:	mov	r2, r0
   76b48:	str	r4, [r0, #32]
   76b4c:	mov	r4, #0
   76b50:	sub	r1, r6, #40	; 0x28
   76b54:	mov	r6, #1
   76b58:	str	r0, [sp, #28]
   76b5c:	vst1.8	{d16-d17}, [r2], r3
   76b60:	str	r4, [r2]
   76b64:	add	r2, r0, #16
   76b68:	vst1.8	{d16-d17}, [r2]
   76b6c:	strh	r6, [r0, #8]
   76b70:	bl	1a7ac <fputs@plt+0x93f8>
   76b74:	ldr	ip, [sp, #28]
   76b78:	ldr	lr, [sp, #24]
   76b7c:	ldr	r3, [sp, #20]
   76b80:	ldrh	r0, [ip, #8]
   76b84:	bfi	r0, r6, #4, #28
   76b88:	ldr	r6, [sp, #56]	; 0x38
   76b8c:	cmp	r0, #18
   76b90:	bne	76bcc <fputs@plt+0x65818>
   76b94:	mov	r0, ip
   76b98:	mov	r1, #1
   76b9c:	bl	19f04 <fputs@plt+0x8b50>
   76ba0:	ldr	r3, [sp, #20]
   76ba4:	ldr	r6, [sp, #56]	; 0x38
   76ba8:	ldr	ip, [sp, #28]
   76bac:	ldr	lr, [sp, #24]
   76bb0:	mov	r4, r0
   76bb4:	b	76bcc <fputs@plt+0x65818>
   76bb8:	ldr	lr, [sp, #24]
   76bbc:	ldr	r6, [sp, #56]	; 0x38
   76bc0:	ldr	r3, [sp, #20]
   76bc4:	mov	ip, #0
   76bc8:	mov	r4, #0
   76bcc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76bd0:	cmp	r3, #33	; 0x21
   76bd4:	ldr	r0, [r0, #8]
   76bd8:	blt	76be4 <fputs@plt+0x65830>
   76bdc:	mvn	r1, #0
   76be0:	b	76bf4 <fputs@plt+0x65840>
   76be4:	ldr	r2, [r0, #188]	; 0xbc
   76be8:	sub	r1, r3, #1
   76bec:	mov	r3, #1
   76bf0:	orr	r1, r2, r3, lsl r1
   76bf4:	str	r1, [r0, #188]	; 0xbc
   76bf8:	cmp	r4, #0
   76bfc:	beq	76ce4 <fputs@plt+0x65930>
   76c00:	and	r3, r7, #8
   76c04:	mov	r7, #0
   76c08:	ldrb	r0, [r4, r7]
   76c0c:	add	r7, r7, #1
   76c10:	cmp	r0, sl
   76c14:	beq	76c2c <fputs@plt+0x65878>
   76c18:	cmp	r0, r5
   76c1c:	cmpne	r0, #0
   76c20:	beq	76c2c <fputs@plt+0x65878>
   76c24:	cmp	r0, r6
   76c28:	bne	76c08 <fputs@plt+0x65854>
   76c2c:	cmp	r7, #1
   76c30:	beq	76ce4 <fputs@plt+0x65930>
   76c34:	add	r1, r4, r7
   76c38:	ldrb	r1, [r1, #-2]
   76c3c:	cmp	r1, #255	; 0xff
   76c40:	beq	76ce4 <fputs@plt+0x65930>
   76c44:	cmp	r0, r6
   76c48:	ldr	r6, [fp, #-56]	; 0xffffffc8
   76c4c:	ldr	sl, [sp, #60]	; 0x3c
   76c50:	mov	r1, #0
   76c54:	str	ip, [sp, #28]
   76c58:	mov	r5, lr
   76c5c:	str	r3, [sp, #56]	; 0x38
   76c60:	ldrbeq	r0, [r4, r7]
   76c64:	str	r1, [sp, #24]
   76c68:	str	r4, [fp, #-36]	; 0xffffffdc
   76c6c:	clzeq	r0, r0
   76c70:	lsreq	r0, r0, #5
   76c74:	streq	r0, [sp, #24]
   76c78:	mov	r0, r4
   76c7c:	bl	111f8 <strlen@plt>
   76c80:	bic	r0, r0, #-1073741824	; 0xc0000000
   76c84:	sub	r2, fp, #36	; 0x24
   76c88:	mov	r1, #97	; 0x61
   76c8c:	mov	r3, #0
   76c90:	str	r0, [fp, #-32]	; 0xffffffe0
   76c94:	mov	r0, r8
   76c98:	bl	6704c <fputs@plt+0x55c98>
   76c9c:	cmp	r0, #0
   76ca0:	mov	r4, r0
   76ca4:	ldrne	r0, [r4, #8]
   76ca8:	movne	r1, #0
   76cac:	addne	r0, r0, r7
   76cb0:	strbne	r1, [r0, #-1]
   76cb4:	ldr	r0, [sp, #32]
   76cb8:	str	r4, [sp, #32]
   76cbc:	cmp	r0, #135	; 0x87
   76cc0:	ldr	r0, [sp, #28]
   76cc4:	bne	76fbc <fputs@plt+0x65c08>
   76cc8:	ldrsh	r0, [r5, #32]
   76ccc:	ldr	r6, [r6, #8]
   76cd0:	mov	r1, r5
   76cd4:	cmp	r0, #33	; 0x21
   76cd8:	blt	76e98 <fputs@plt+0x65ae4>
   76cdc:	mvn	r0, #0
   76ce0:	b	76ea8 <fputs@plt+0x65af4>
   76ce4:	mov	r0, ip
   76ce8:	bl	1a0f4 <fputs@plt+0x8d40>
   76cec:	ldr	sl, [fp, #-44]	; 0xffffffd4
   76cf0:	mov	r7, r9
   76cf4:	ldrb	r0, [sl]
   76cf8:	cmp	r0, #151	; 0x97
   76cfc:	bne	76e78 <fputs@plt+0x65ac4>
   76d00:	ldr	r0, [sl, #20]
   76d04:	cmp	r0, #0
   76d08:	beq	76e78 <fputs@plt+0x65ac4>
   76d0c:	ldr	r1, [r0]
   76d10:	cmp	r1, #2
   76d14:	bne	76e78 <fputs@plt+0x65ac4>
   76d18:	ldr	r4, [r0, #4]
   76d1c:	ldr	r8, [r4, #20]
   76d20:	ldrb	r0, [r8]
   76d24:	cmp	r0, #152	; 0x98
   76d28:	bne	76e78 <fputs@plt+0x65ac4>
   76d2c:	ldr	r0, [r8, #44]	; 0x2c
   76d30:	ldrb	r0, [r0, #42]	; 0x2a
   76d34:	tst	r0, #16
   76d38:	beq	76e78 <fputs@plt+0x65ac4>
   76d3c:	ldr	r6, [sl, #8]
   76d40:	movw	sl, #60396	; 0xebec
   76d44:	mov	r5, #0
   76d48:	movt	sl, #8
   76d4c:	ldr	r1, [sl, r5, lsl #3]
   76d50:	mov	r0, r6
   76d54:	bl	15fac <fputs@plt+0x4bf8>
   76d58:	cmp	r0, #0
   76d5c:	beq	76d70 <fputs@plt+0x659bc>
   76d60:	add	r5, r5, #1
   76d64:	cmp	r5, #4
   76d68:	bcc	76d4c <fputs@plt+0x65998>
   76d6c:	b	76e78 <fputs@plt+0x65ac4>
   76d70:	ldr	r6, [r4]
   76d74:	mov	r4, r7
   76d78:	ldr	r7, [sp, #36]	; 0x24
   76d7c:	mov	r0, r7
   76d80:	mov	r1, r6
   76d84:	bl	772ac <fputs@plt+0x65ef8>
   76d88:	mov	r2, r0
   76d8c:	mov	r9, r1
   76d90:	mov	r0, r7
   76d94:	mov	r1, r8
   76d98:	mov	r7, r4
   76d9c:	mov	r4, r2
   76da0:	bl	772ac <fputs@plt+0x65ef8>
   76da4:	and	r1, r1, r9
   76da8:	and	r0, r0, r4
   76dac:	orrs	r0, r0, r1
   76db0:	bne	76e78 <fputs@plt+0x65ac4>
   76db4:	ldr	r0, [sp, #60]	; 0x3c
   76db8:	mov	r1, r6
   76dbc:	mov	r2, #0
   76dc0:	mov	r3, #0
   76dc4:	mov	r7, #0
   76dc8:	bl	65170 <fputs@plt+0x53dbc>
   76dcc:	mov	r3, r0
   76dd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76dd4:	mov	r1, #51	; 0x33
   76dd8:	mov	r2, #0
   76ddc:	str	r7, [sp]
   76de0:	bl	52078 <fputs@plt+0x40cc4>
   76de4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   76de8:	mov	r1, r0
   76dec:	mov	r2, #3
   76df0:	mov	r0, r6
   76df4:	bl	75808 <fputs@plt+0x64454>
   76df8:	ldr	r1, [r6, #20]
   76dfc:	add	r0, r0, r0, lsl #1
   76e00:	add	r1, r1, r0, lsl #4
   76e04:	str	r4, [r1, #32]
   76e08:	str	r9, [r1, #36]	; 0x24
   76e0c:	ldr	r2, [r8, #28]
   76e10:	str	r2, [r1, #8]
   76e14:	add	r2, sl, r5, lsl #3
   76e18:	ldrb	r2, [r2, #4]
   76e1c:	ldrsh	r3, [r8, #32]
   76e20:	strb	r2, [r1, #23]
   76e24:	mov	r2, #64	; 0x40
   76e28:	strh	r2, [r1, #18]
   76e2c:	str	r3, [r1, #12]
   76e30:	ldr	r3, [sp, #48]	; 0x30
   76e34:	ldr	r2, [r6, #20]
   76e38:	add	r0, r2, r0, lsl #4
   76e3c:	str	r3, [r0, #4]
   76e40:	ldr	r3, [sp, #44]	; 0x2c
   76e44:	add	r7, r2, r3, lsl #4
   76e48:	ldrh	r2, [r7, #16]
   76e4c:	strh	r2, [r0, #16]
   76e50:	ldrh	r0, [r7, #20]
   76e54:	orr	r0, r0, #8
   76e58:	strh	r0, [r7, #20]
   76e5c:	ldrb	r0, [r7, #22]
   76e60:	add	r0, r0, #1
   76e64:	strb	r0, [r7, #22]
   76e68:	ldr	r0, [r7, #40]	; 0x28
   76e6c:	ldr	r3, [r7, #44]	; 0x2c
   76e70:	str	r0, [r1, #40]	; 0x28
   76e74:	str	r3, [r1, #44]	; 0x2c
   76e78:	ldrd	r0, [r7, #32]
   76e7c:	ldr	r2, [sp, #40]	; 0x28
   76e80:	orr	r1, r1, r2
   76e84:	ldr	r2, [sp, #52]	; 0x34
   76e88:	orr	r0, r0, r2
   76e8c:	strd	r0, [r7, #32]
   76e90:	sub	sp, fp, #28
   76e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76e98:	ldr	r1, [r6, #188]	; 0xbc
   76e9c:	sub	r0, r0, #1
   76ea0:	mov	r2, #1
   76ea4:	orr	r0, r1, r2, lsl r0
   76ea8:	str	r0, [r6, #188]	; 0xbc
   76eac:	ldr	r0, [sp, #24]
   76eb0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76eb4:	ldr	sl, [sp, #60]	; 0x3c
   76eb8:	ldr	r4, [sp, #32]
   76ebc:	cmp	r0, #0
   76ec0:	ldr	r0, [sp, #28]
   76ec4:	beq	76fbc <fputs@plt+0x65c08>
   76ec8:	mov	r2, r5
   76ecc:	ldr	r2, [r5, #8]
   76ed0:	ldrb	r2, [r2, #1]
   76ed4:	cmp	r2, #0
   76ed8:	beq	76fbc <fputs@plt+0x65c08>
   76edc:	ldrb	r0, [r1, #19]
   76ee0:	cmp	r0, #0
   76ee4:	beq	76f04 <fputs@plt+0x65b50>
   76ee8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76eec:	sub	r0, r0, #1
   76ef0:	strb	r0, [r1, #19]
   76ef4:	uxtb	r0, r0
   76ef8:	add	r0, r1, r0, lsl #2
   76efc:	ldr	r7, [r0, #28]
   76f00:	b	76f14 <fputs@plt+0x65b60>
   76f04:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76f08:	ldr	r0, [r1, #76]	; 0x4c
   76f0c:	add	r7, r0, #1
   76f10:	str	r7, [r1, #76]	; 0x4c
   76f14:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76f18:	mov	r1, r5
   76f1c:	mov	r2, r7
   76f20:	bl	6119c <fputs@plt+0x4fde8>
   76f24:	ldr	r0, [r6]
   76f28:	ldrb	r0, [r0, #69]	; 0x45
   76f2c:	cmp	r0, #0
   76f30:	beq	76f40 <fputs@plt+0x65b8c>
   76f34:	movw	r0, #35320	; 0x89f8
   76f38:	movt	r0, #10
   76f3c:	b	76f54 <fputs@plt+0x65ba0>
   76f40:	ldr	r1, [r6, #32]
   76f44:	ldr	r0, [r6, #4]
   76f48:	add	r1, r1, r1, lsl #2
   76f4c:	add	r0, r0, r1, lsl #2
   76f50:	sub	r0, r0, #20
   76f54:	mov	r1, #0
   76f58:	ldr	sl, [sp, #60]	; 0x3c
   76f5c:	ldr	r4, [sp, #32]
   76f60:	cmp	r7, #0
   76f64:	str	r1, [r0, #12]
   76f68:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76f6c:	ldr	r0, [sp, #28]
   76f70:	beq	76fbc <fputs@plt+0x65c08>
   76f74:	ldrb	r6, [r1, #19]
   76f78:	cmp	r6, #7
   76f7c:	bhi	76fbc <fputs@plt+0x65c08>
   76f80:	add	r1, r1, #130	; 0x82
   76f84:	mov	r2, #0
   76f88:	ldr	r3, [r1, #6]
   76f8c:	cmp	r3, r7
   76f90:	beq	77290 <fputs@plt+0x65edc>
   76f94:	add	r2, r2, #1
   76f98:	add	r1, r1, #20
   76f9c:	cmp	r2, #10
   76fa0:	bcc	76f88 <fputs@plt+0x65bd4>
   76fa4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   76fa8:	add	r1, r6, #1
   76fac:	add	r0, r2, r6, lsl #2
   76fb0:	strb	r1, [r2, #19]
   76fb4:	str	r7, [r0, #28]
   76fb8:	b	77298 <fputs@plt+0x65ee4>
   76fbc:	bl	1a0f4 <fputs@plt+0x8d40>
   76fc0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   76fc4:	mov	r1, r4
   76fc8:	mov	r2, #0
   76fcc:	mov	r3, #0
   76fd0:	ldr	r0, [r0, #20]
   76fd4:	ldr	r0, [r0, #4]
   76fd8:	ldr	r8, [r0, #20]
   76fdc:	mov	r0, sl
   76fe0:	bl	65170 <fputs@plt+0x53dbc>
   76fe4:	mov	r1, r0
   76fe8:	ldr	r0, [sp, #56]	; 0x38
   76fec:	cmp	r0, #0
   76ff0:	bne	7707c <fputs@plt+0x65cc8>
   76ff4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76ff8:	ldr	r0, [r0]
   76ffc:	ldrb	r0, [r0, #69]	; 0x45
   77000:	cmp	r0, #0
   77004:	bne	7707c <fputs@plt+0x65cc8>
   77008:	ldrh	r0, [r9, #20]
   7700c:	orr	r0, r0, #1024	; 0x400
   77010:	strh	r0, [r9, #20]
   77014:	ldr	r0, [r4, #8]
   77018:	ldrb	r3, [r0]
   7701c:	cmp	r3, #0
   77020:	beq	7707c <fputs@plt+0x65cc8>
   77024:	movw	ip, #49548	; 0xc18c
   77028:	movw	r2, #49236	; 0xc054
   7702c:	mov	r7, #0
   77030:	movt	ip, #8
   77034:	movt	r2, #8
   77038:	uxtb	r6, r3
   7703c:	ldrb	r5, [ip, r6]
   77040:	mvn	r5, r5
   77044:	orr	r5, r5, #223	; 0xdf
   77048:	and	r3, r3, r5
   7704c:	strb	r3, [r0]
   77050:	ldrb	r0, [r2, r6]
   77054:	add	r6, r7, #1
   77058:	ldr	r3, [r1, #8]
   7705c:	strb	r0, [r3, r7]
   77060:	ldr	r3, [r4, #8]
   77064:	add	r0, r3, r6
   77068:	add	r3, r3, r7
   7706c:	mov	r7, r6
   77070:	ldrb	r3, [r3, #1]
   77074:	cmp	r3, #0
   77078:	bne	77038 <fputs@plt+0x65c84>
   7707c:	ldrb	r0, [sl, #69]	; 0x45
   77080:	str	r1, [sp, #28]
   77084:	cmp	r0, #0
   77088:	beq	77094 <fputs@plt+0x65ce0>
   7708c:	ldr	r5, [fp, #-56]	; 0xffffffc8
   77090:	b	770f4 <fputs@plt+0x65d40>
   77094:	ldr	r7, [r1, #8]
   77098:	cmp	r7, #0
   7709c:	beq	770b4 <fputs@plt+0x65d00>
   770a0:	mov	r0, r7
   770a4:	bl	111f8 <strlen@plt>
   770a8:	bic	r0, r0, #-1073741824	; 0xc0000000
   770ac:	sub	r0, r0, #1
   770b0:	b	770b8 <fputs@plt+0x65d04>
   770b4:	mvn	r0, #0
   770b8:	ldr	r2, [sp, #56]	; 0x38
   770bc:	ldrb	r1, [r7, r0]
   770c0:	cmp	r2, #0
   770c4:	bne	770e4 <fputs@plt+0x65d30>
   770c8:	ldr	r2, [sp, #24]
   770cc:	subs	r3, r1, #64	; 0x40
   770d0:	movne	r3, r2
   770d4:	movw	r2, #49236	; 0xc054
   770d8:	movt	r2, #8
   770dc:	str	r3, [sp, #24]
   770e0:	ldrb	r1, [r2, r1]
   770e4:	ldr	r5, [fp, #-56]	; 0xffffffc8
   770e8:	ldr	sl, [sp, #60]	; 0x3c
   770ec:	add	r1, r1, #1
   770f0:	strb	r1, [r7, r0]
   770f4:	mov	r0, sl
   770f8:	mov	r1, r8
   770fc:	mov	r2, #0
   77100:	mov	r3, #0
   77104:	mov	r7, #0
   77108:	mov	r4, r8
   7710c:	bl	65170 <fputs@plt+0x53dbc>
   77110:	ldr	r2, [sp, #56]	; 0x38
   77114:	movw	r8, #8433	; 0x20f1
   77118:	mov	r1, r0
   7711c:	movw	r0, #51248	; 0xc830
   77120:	movt	r0, #8
   77124:	movt	r8, #9
   77128:	cmp	r2, #0
   7712c:	movne	r8, r0
   77130:	mov	r0, r5
   77134:	mov	r2, r8
   77138:	bl	68e90 <fputs@plt+0x57adc>
   7713c:	ldr	r3, [sp, #32]
   77140:	mov	r2, r0
   77144:	mov	r0, r5
   77148:	mov	r1, #83	; 0x53
   7714c:	str	r7, [sp]
   77150:	bl	52078 <fputs@plt+0x40cc4>
   77154:	ldr	r6, [sp, #48]	; 0x30
   77158:	mov	r1, r0
   7715c:	cmp	r0, #0
   77160:	beq	77184 <fputs@plt+0x65dd0>
   77164:	ldr	r3, [fp, #-44]	; 0xffffffd4
   77168:	ldr	r0, [r1, #4]
   7716c:	ldr	r2, [r3, #4]
   77170:	and	r2, r2, #1
   77174:	orr	r0, r0, r2
   77178:	str	r0, [r1, #4]
   7717c:	ldrh	r0, [r3, #36]	; 0x24
   77180:	strh	r0, [r1, #36]	; 0x24
   77184:	ldr	r5, [fp, #-52]	; 0xffffffcc
   77188:	movw	r2, #259	; 0x103
   7718c:	mov	r0, r5
   77190:	bl	75808 <fputs@plt+0x64454>
   77194:	mov	r9, r0
   77198:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7719c:	mov	r1, r5
   771a0:	mov	r2, r9
   771a4:	bl	759cc <fputs@plt+0x64618>
   771a8:	ldr	r0, [sp, #60]	; 0x3c
   771ac:	mov	r1, r4
   771b0:	mov	r2, #0
   771b4:	mov	r3, #0
   771b8:	bl	65170 <fputs@plt+0x53dbc>
   771bc:	ldr	r5, [fp, #-56]	; 0xffffffc8
   771c0:	mov	r1, r0
   771c4:	mov	r2, r8
   771c8:	mov	r0, r5
   771cc:	bl	68e90 <fputs@plt+0x57adc>
   771d0:	ldr	r3, [sp, #28]
   771d4:	mov	r2, r0
   771d8:	mov	r0, r5
   771dc:	mov	r1, #82	; 0x52
   771e0:	str	r7, [sp]
   771e4:	bl	52078 <fputs@plt+0x40cc4>
   771e8:	ldr	sl, [fp, #-44]	; 0xffffffd4
   771ec:	mov	r1, r0
   771f0:	cmp	r0, #0
   771f4:	beq	77214 <fputs@plt+0x65e60>
   771f8:	ldr	r2, [sl, #4]
   771fc:	ldr	r0, [r1, #4]
   77200:	and	r2, r2, #1
   77204:	orr	r0, r0, r2
   77208:	str	r0, [r1, #4]
   7720c:	ldrh	r0, [sl, #36]	; 0x24
   77210:	strh	r0, [r1, #36]	; 0x24
   77214:	ldr	r5, [fp, #-52]	; 0xffffffcc
   77218:	movw	r2, #259	; 0x103
   7721c:	mov	r0, r5
   77220:	bl	75808 <fputs@plt+0x64454>
   77224:	mov	r4, r0
   77228:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7722c:	mov	r1, r5
   77230:	mov	r2, r4
   77234:	bl	759cc <fputs@plt+0x64618>
   77238:	ldr	r1, [sp, #24]
   7723c:	ldr	r0, [r5, #20]
   77240:	ldr	r7, [sp, #44]	; 0x2c
   77244:	add	r5, r0, r7, lsl #4
   77248:	cmp	r1, #0
   7724c:	beq	77288 <fputs@plt+0x65ed4>
   77250:	add	r1, r9, r9, lsl #1
   77254:	add	r2, r0, r7, lsl #4
   77258:	add	r1, r0, r1, lsl #4
   7725c:	str	r6, [r1, #4]
   77260:	ldrh	r3, [r2, #16]
   77264:	strh	r3, [r1, #16]
   77268:	add	r3, r4, r4, lsl #1
   7726c:	add	r0, r0, r3, lsl #4
   77270:	ldrb	r1, [r2, #22]
   77274:	str	r6, [r0, #4]
   77278:	ldrh	r3, [r2, #16]
   7727c:	strh	r3, [r0, #16]
   77280:	add	r0, r1, #2
   77284:	strb	r0, [r2, #22]
   77288:	mov	r7, r5
   7728c:	b	76cf4 <fputs@plt+0x65940>
   77290:	mov	r0, #1
   77294:	strb	r0, [r1]
   77298:	ldr	r0, [sp, #28]
   7729c:	bl	1a0f4 <fputs@plt+0x8d40>
   772a0:	ldr	sl, [sp, #60]	; 0x3c
   772a4:	ldr	r4, [sp, #32]
   772a8:	b	76fc0 <fputs@plt+0x65c0c>
   772ac:	push	{r4, r5, r6, r7, fp, lr}
   772b0:	add	fp, sp, #16
   772b4:	cmp	r1, #0
   772b8:	beq	77300 <fputs@plt+0x65f4c>
   772bc:	mov	r4, r0
   772c0:	ldrb	r0, [r1]
   772c4:	mov	r5, r1
   772c8:	cmp	r0, #152	; 0x98
   772cc:	bne	7730c <fputs@plt+0x65f58>
   772d0:	ldr	r1, [r4]
   772d4:	cmp	r1, #1
   772d8:	blt	77300 <fputs@plt+0x65f4c>
   772dc:	ldr	r2, [r5, #28]
   772e0:	add	r3, r4, #4
   772e4:	mov	r0, #0
   772e8:	ldr	r7, [r3, r0, lsl #2]
   772ec:	cmp	r7, r2
   772f0:	beq	77368 <fputs@plt+0x65fb4>
   772f4:	add	r0, r0, #1
   772f8:	cmp	r0, r1
   772fc:	blt	772e8 <fputs@plt+0x65f34>
   77300:	mov	r0, #0
   77304:	mov	r1, #0
   77308:	pop	{r4, r5, r6, r7, fp, pc}
   7730c:	ldr	r1, [r5, #16]
   77310:	mov	r0, r4
   77314:	bl	772ac <fputs@plt+0x65ef8>
   77318:	mov	r7, r1
   7731c:	ldr	r1, [r5, #12]
   77320:	mov	r6, r0
   77324:	mov	r0, r4
   77328:	bl	772ac <fputs@plt+0x65ef8>
   7732c:	orr	r6, r0, r6
   77330:	ldrb	r0, [r5, #5]
   77334:	orr	r7, r1, r7
   77338:	tst	r0, #8
   7733c:	bne	77350 <fputs@plt+0x65f9c>
   77340:	ldr	r1, [r5, #20]
   77344:	mov	r0, r4
   77348:	bl	75188 <fputs@plt+0x63dd4>
   7734c:	b	7735c <fputs@plt+0x65fa8>
   77350:	ldr	r1, [r5, #20]
   77354:	mov	r0, r4
   77358:	bl	7738c <fputs@plt+0x65fd8>
   7735c:	orr	r0, r6, r0
   77360:	orr	r1, r7, r1
   77364:	pop	{r4, r5, r6, r7, fp, pc}
   77368:	sub	r3, r0, #32
   7736c:	rsb	r1, r0, #32
   77370:	mov	r2, #1
   77374:	lsr	r1, r2, r1
   77378:	cmp	r3, #0
   7737c:	lsl	r0, r2, r0
   77380:	lslge	r1, r2, r3
   77384:	movwge	r0, #0
   77388:	pop	{r4, r5, r6, r7, fp, pc}
   7738c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77390:	add	fp, sp, #28
   77394:	sub	sp, sp, #12
   77398:	cmp	r1, #0
   7739c:	beq	774a0 <fputs@plt+0x660ec>
   773a0:	mov	r4, r1
   773a4:	mov	sl, r0
   773a8:	mov	r6, #0
   773ac:	mov	r7, #0
   773b0:	ldr	r1, [r4]
   773b4:	ldr	r9, [r4, #28]
   773b8:	mov	r0, sl
   773bc:	bl	75188 <fputs@plt+0x63dd4>
   773c0:	orr	r5, r1, r7
   773c4:	ldr	r1, [r4, #36]	; 0x24
   773c8:	str	r0, [sp, #4]
   773cc:	mov	r0, sl
   773d0:	bl	75188 <fputs@plt+0x63dd4>
   773d4:	orr	r7, r5, r1
   773d8:	ldr	r1, [r4, #44]	; 0x2c
   773dc:	str	r0, [sp]
   773e0:	mov	r0, sl
   773e4:	bl	75188 <fputs@plt+0x63dd4>
   773e8:	orr	r7, r7, r1
   773ec:	ldr	r1, [r4, #32]
   773f0:	mov	r5, r0
   773f4:	mov	r0, sl
   773f8:	bl	772ac <fputs@plt+0x65ef8>
   773fc:	orr	r7, r7, r1
   77400:	ldr	r1, [r4, #40]	; 0x28
   77404:	mov	r8, r0
   77408:	mov	r0, sl
   7740c:	bl	772ac <fputs@plt+0x65ef8>
   77410:	orr	r7, r7, r1
   77414:	ldr	r1, [sp, #4]
   77418:	ldr	r2, [sp]
   7741c:	cmp	r9, #0
   77420:	str	r4, [sp, #8]
   77424:	orr	r1, r1, r6
   77428:	orr	r1, r1, r2
   7742c:	orr	r1, r1, r5
   77430:	orr	r1, r1, r8
   77434:	orr	r6, r1, r0
   77438:	beq	7748c <fputs@plt+0x660d8>
   7743c:	ldr	r8, [r9]
   77440:	cmp	r8, #1
   77444:	blt	7748c <fputs@plt+0x660d8>
   77448:	add	r5, r9, #28
   7744c:	mov	r9, #0
   77450:	ldr	r1, [r5]
   77454:	mov	r0, sl
   77458:	bl	7738c <fputs@plt+0x65fd8>
   7745c:	orr	r7, r1, r7
   77460:	ldr	r1, [r5, #28]
   77464:	mov	r4, r0
   77468:	mov	r0, sl
   7746c:	bl	772ac <fputs@plt+0x65ef8>
   77470:	orr	r7, r7, r1
   77474:	orr	r1, r4, r6
   77478:	add	r9, r9, #1
   7747c:	add	r5, r5, #72	; 0x48
   77480:	orr	r6, r1, r0
   77484:	cmp	r9, r8
   77488:	blt	77450 <fputs@plt+0x6609c>
   7748c:	ldr	r4, [sp, #8]
   77490:	ldr	r4, [r4, #48]	; 0x30
   77494:	cmp	r4, #0
   77498:	bne	773b0 <fputs@plt+0x65ffc>
   7749c:	b	774a8 <fputs@plt+0x660f4>
   774a0:	mov	r6, #0
   774a4:	mov	r7, #0
   774a8:	mov	r0, r6
   774ac:	mov	r1, r7
   774b0:	sub	sp, fp, #28
   774b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   774b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   774bc:	add	fp, sp, #28
   774c0:	sub	sp, sp, #4
   774c4:	ldr	ip, [fp, #8]
   774c8:	ldr	r7, [fp, #16]
   774cc:	ldr	r6, [fp, #12]
   774d0:	ldrb	r1, [ip]
   774d4:	cmp	r1, #152	; 0x98
   774d8:	bne	774f4 <fputs@plt+0x66140>
   774dc:	ldr	r0, [ip, #28]
   774e0:	mov	r5, #1
   774e4:	str	r0, [r6]
   774e8:	ldrsh	r0, [ip, #32]
   774ec:	str	r0, [r7]
   774f0:	b	77614 <fputs@plt+0x66260>
   774f4:	orrs	r1, r2, r3
   774f8:	mov	r5, #0
   774fc:	beq	77614 <fputs@plt+0x66260>
   77500:	subs	r1, r2, #1
   77504:	sbc	r7, r3, #0
   77508:	and	r1, r1, r2
   7750c:	and	r7, r7, r3
   77510:	orrs	r1, r1, r7
   77514:	bne	77614 <fputs@plt+0x66260>
   77518:	subs	r1, r2, #2
   7751c:	mov	r5, #0
   77520:	sbcs	r1, r3, #0
   77524:	mov	r1, #0
   77528:	bcc	77550 <fputs@plt+0x6619c>
   7752c:	mov	r1, #0
   77530:	lsrs	r7, r3, #1
   77534:	add	r1, r1, #1
   77538:	rrx	r6, r2
   7753c:	rsbs	r2, r2, #3
   77540:	rscs	r2, r3, #0
   77544:	mov	r3, r7
   77548:	mov	r2, r6
   7754c:	bcc	77530 <fputs@plt+0x6617c>
   77550:	add	r1, r1, r1, lsl #3
   77554:	add	r0, r0, r1, lsl #3
   77558:	ldr	r1, [r0, #24]
   7755c:	ldr	r7, [r1, #8]
   77560:	cmp	r7, #0
   77564:	beq	77614 <fputs@plt+0x66260>
   77568:	ldr	r0, [r0, #52]	; 0x34
   7756c:	movw	r1, #65534	; 0xfffe
   77570:	str	r0, [sp]
   77574:	b	775d0 <fputs@plt+0x6621c>
   77578:	ldr	sl, [r7, #4]
   7757c:	mov	r5, #0
   77580:	mov	r4, #0
   77584:	ldrh	r0, [sl]
   77588:	cmp	r0, r1
   7758c:	bne	775b8 <fputs@plt+0x66204>
   77590:	ldr	r0, [r8, #4]
   77594:	ldr	r2, [sp]
   77598:	mov	r6, ip
   7759c:	ldr	r1, [r0, r5]
   775a0:	mov	r0, ip
   775a4:	bl	64ac4 <fputs@plt+0x53710>
   775a8:	movw	r1, #65534	; 0xfffe
   775ac:	mov	ip, r6
   775b0:	cmp	r0, #0
   775b4:	beq	775f8 <fputs@plt+0x66244>
   775b8:	add	r4, r4, #1
   775bc:	add	r5, r5, #20
   775c0:	add	sl, sl, #2
   775c4:	cmp	r4, r9
   775c8:	bcc	77584 <fputs@plt+0x661d0>
   775cc:	b	775e4 <fputs@plt+0x66230>
   775d0:	ldr	r8, [r7, #40]	; 0x28
   775d4:	cmp	r8, #0
   775d8:	ldrhne	r9, [r7, #50]	; 0x32
   775dc:	cmpne	r9, #0
   775e0:	bne	77578 <fputs@plt+0x661c4>
   775e4:	ldr	r7, [r7, #20]
   775e8:	cmp	r7, #0
   775ec:	bne	775d0 <fputs@plt+0x6621c>
   775f0:	mov	r5, #0
   775f4:	b	77614 <fputs@plt+0x66260>
   775f8:	ldr	r0, [fp, #12]
   775fc:	ldr	r1, [sp]
   77600:	mov	r5, #1
   77604:	str	r1, [r0]
   77608:	ldr	r1, [fp, #16]
   7760c:	mvn	r0, #1
   77610:	str	r0, [r1]
   77614:	mov	r0, r5
   77618:	sub	sp, fp, #28
   7761c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77620:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   77624:	add	fp, sp, #24
   77628:	mov	r8, r0
   7762c:	ldrh	r0, [r2, #18]
   77630:	tst	r0, #62	; 0x3e
   77634:	movne	r4, r1
   77638:	ldrhne	r1, [r3, #18]
   7763c:	andsne	r7, r1, #62	; 0x3e
   77640:	bne	77648 <fputs@plt+0x66294>
   77644:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   77648:	orr	r7, r1, r0
   7764c:	and	r0, r7, #26
   77650:	cmp	r0, r7
   77654:	andne	r0, r7, #38	; 0x26
   77658:	cmpne	r0, r7
   7765c:	bne	77644 <fputs@plt+0x66290>
   77660:	ldr	r6, [r2]
   77664:	ldr	r5, [r3]
   77668:	mvn	r2, #0
   7766c:	ldr	r1, [r5, #12]
   77670:	ldr	r0, [r6, #12]
   77674:	bl	64ac4 <fputs@plt+0x53710>
   77678:	cmp	r0, #0
   7767c:	bne	77644 <fputs@plt+0x66290>
   77680:	ldr	r1, [r5, #16]
   77684:	ldr	r0, [r6, #16]
   77688:	mvn	r2, #0
   7768c:	bl	64ac4 <fputs@plt+0x53710>
   77690:	cmp	r0, #0
   77694:	bne	77644 <fputs@plt+0x66290>
   77698:	sub	r0, r7, #1
   7769c:	tst	r0, r7
   776a0:	beq	776b4 <fputs@plt+0x66300>
   776a4:	mov	r5, #8
   776a8:	tst	r7, #24
   776ac:	movweq	r5, #32
   776b0:	b	776b8 <fputs@plt+0x66304>
   776b4:	mov	r5, r7
   776b8:	ldr	r0, [r4]
   776bc:	mov	r1, r6
   776c0:	mov	r2, #0
   776c4:	mov	r3, #0
   776c8:	ldr	r0, [r0]
   776cc:	ldr	r0, [r0]
   776d0:	bl	65170 <fputs@plt+0x53dbc>
   776d4:	cmp	r0, #0
   776d8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   776dc:	mov	r1, r0
   776e0:	mov	r2, #78	; 0x4e
   776e4:	mov	r0, #2
   776e8:	add	r3, r2, #1
   776ec:	sub	r2, r2, #78	; 0x4e
   776f0:	cmp	r5, r0, lsl r2
   776f4:	mov	r2, r3
   776f8:	bne	776e8 <fputs@plt+0x66334>
   776fc:	mov	r0, r4
   77700:	mov	r2, #3
   77704:	strb	r3, [r1]
   77708:	bl	75808 <fputs@plt+0x64454>
   7770c:	mov	r2, r0
   77710:	mov	r0, r8
   77714:	mov	r1, r4
   77718:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7771c:	b	759cc <fputs@plt+0x64618>
   77720:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   77724:	add	fp, sp, #24
   77728:	sub	sp, sp, #104	; 0x68
   7772c:	mov	r3, r2
   77730:	mov	r2, r1
   77734:	mov	r1, r0
   77738:	ldr	r0, [fp, #20]
   7773c:	ldr	r4, [fp, #16]
   77740:	str	r0, [sp, #4]
   77744:	add	r0, sp, #8
   77748:	str	r4, [sp]
   7774c:	bl	777c8 <fputs@plt+0x66414>
   77750:	cmp	r0, #0
   77754:	beq	777b0 <fputs@plt+0x663fc>
   77758:	ldr	r9, [fp, #12]
   7775c:	ldr	r6, [fp, #8]
   77760:	and	r8, r4, #130	; 0x82
   77764:	mov	r4, #0
   77768:	add	r5, sp, #8
   7776c:	ldrd	r2, [r0, #32]
   77770:	and	r1, r3, r9
   77774:	and	r7, r2, r6
   77778:	orrs	r1, r7, r1
   7777c:	bne	7779c <fputs@plt+0x663e8>
   77780:	orrs	r1, r2, r3
   77784:	bne	77794 <fputs@plt+0x663e0>
   77788:	ldrh	r1, [r0, #18]
   7778c:	tst	r8, r1
   77790:	bne	777c0 <fputs@plt+0x6640c>
   77794:	cmp	r4, #0
   77798:	moveq	r4, r0
   7779c:	mov	r0, r5
   777a0:	bl	77890 <fputs@plt+0x664dc>
   777a4:	cmp	r0, #0
   777a8:	bne	7776c <fputs@plt+0x663b8>
   777ac:	b	777b4 <fputs@plt+0x66400>
   777b0:	mov	r4, #0
   777b4:	mov	r0, r4
   777b8:	sub	sp, fp, #24
   777bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   777c0:	mov	r4, r0
   777c4:	b	777b4 <fputs@plt+0x66400>
   777c8:	push	{r4, r5, r6, r7, fp, lr}
   777cc:	add	fp, sp, #16
   777d0:	mov	ip, #0
   777d4:	str	r1, [r0]
   777d8:	str	r1, [r0, #4]
   777dc:	str	ip, [r0, #12]
   777e0:	ldr	r1, [fp, #12]
   777e4:	ldr	lr, [fp, #8]
   777e8:	cmp	r1, #0
   777ec:	beq	77860 <fputs@plt+0x664ac>
   777f0:	ldr	r4, [r1, #4]
   777f4:	movw	r5, #65534	; 0xfffe
   777f8:	add	r4, r4, r3, lsl #1
   777fc:	ldrh	r4, [r4]
   77800:	cmp	r4, r5
   77804:	bne	7781c <fputs@plt+0x66468>
   77808:	ldr	r6, [r1, #40]	; 0x28
   7780c:	add	r7, r3, r3, lsl #2
   77810:	ldr	r6, [r6, #4]
   77814:	ldr	r6, [r6, r7, lsl #2]
   77818:	str	r6, [r0, #12]
   7781c:	ldr	r6, [r1, #12]
   77820:	add	r5, r5, #1
   77824:	ldrh	r7, [r6, #32]
   77828:	cmp	r4, r7
   7782c:	moveq	r4, r5
   77830:	sxth	r5, r5
   77834:	sxth	r4, r4
   77838:	cmp	r4, r5
   7783c:	ble	77864 <fputs@plt+0x664b0>
   77840:	ldr	r7, [r6, #4]
   77844:	add	r7, r7, r4, lsl #4
   77848:	ldrb	r7, [r7, #13]
   7784c:	strb	r7, [r0, #16]
   77850:	ldr	r1, [r1, #32]
   77854:	ldr	r1, [r1, r3, lsl #2]
   77858:	str	r1, [r0, #8]
   7785c:	b	7786c <fputs@plt+0x664b8>
   77860:	mov	r4, r3
   77864:	str	ip, [r0, #8]
   77868:	strb	ip, [r0, #16]
   7786c:	mov	r1, #0
   77870:	str	lr, [r0, #20]
   77874:	str	r1, [r0, #24]
   77878:	movw	r1, #257	; 0x101
   7787c:	str	r2, [r0, #28]
   77880:	strh	r4, [r0, #72]	; 0x48
   77884:	strh	r1, [r0, #17]
   77888:	pop	{r4, r5, r6, r7, fp, lr}
   7788c:	b	77890 <fputs@plt+0x664dc>
   77890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77894:	add	fp, sp, #28
   77898:	sub	sp, sp, #20
   7789c:	mov	r5, r0
   778a0:	ldrb	r0, [r0, #17]
   778a4:	ldrb	r1, [r5, #18]
   778a8:	cmp	r1, r0
   778ac:	bls	778b8 <fputs@plt+0x66504>
   778b0:	mov	r6, #0
   778b4:	b	77bb0 <fputs@plt+0x667fc>
   778b8:	ldr	r9, [r5, #24]
   778bc:	add	r2, r5, #72	; 0x48
   778c0:	movw	r7, #65534	; 0xfffe
   778c4:	str	r2, [sp]
   778c8:	add	r2, r5, #28
   778cc:	str	r2, [sp, #8]
   778d0:	mvn	r2, #0
   778d4:	uxtab	r2, r2, r1
   778d8:	add	r3, r5, r2, lsl #2
   778dc:	add	r2, r5, r2, lsl #1
   778e0:	ldrsh	r2, [r2, #72]	; 0x48
   778e4:	ldr	sl, [r3, #28]
   778e8:	movw	r3, #65534	; 0xfffe
   778ec:	str	r2, [sp, #16]
   778f0:	uxth	r2, r2
   778f4:	cmp	r2, r7
   778f8:	str	r2, [sp, #12]
   778fc:	ldreq	r2, [r5, #12]
   77900:	cmpeq	r2, #0
   77904:	beq	778b0 <fputs@plt+0x664fc>
   77908:	ldr	r8, [r5, #4]
   7790c:	cmp	r8, #0
   77910:	beq	77b78 <fputs@plt+0x667c4>
   77914:	ldr	r0, [r8, #12]
   77918:	cmp	r9, r0
   7791c:	bge	77b5c <fputs@plt+0x667a8>
   77920:	ldr	r0, [r8, #20]
   77924:	add	r1, r9, r9, lsl #1
   77928:	add	r6, r0, r1, lsl #4
   7792c:	ldr	r0, [r6, #8]
   77930:	cmp	r0, sl
   77934:	bne	77b44 <fputs@plt+0x66790>
   77938:	ldr	r0, [r6, #12]
   7793c:	ldr	r1, [sp, #16]
   77940:	cmp	r0, r1
   77944:	bne	77b44 <fputs@plt+0x66790>
   77948:	ldr	r0, [sp, #12]
   7794c:	cmp	r0, r3
   77950:	bne	77974 <fputs@plt+0x665c0>
   77954:	ldr	r0, [r6]
   77958:	ldr	r1, [r5, #12]
   7795c:	mov	r2, sl
   77960:	ldr	r0, [r0, #12]
   77964:	bl	64ac4 <fputs@plt+0x53710>
   77968:	movw	r3, #65534	; 0xfffe
   7796c:	cmp	r0, #0
   77970:	bne	77b44 <fputs@plt+0x66790>
   77974:	ldrb	r0, [r5, #18]
   77978:	cmp	r0, #2
   7797c:	bcc	77990 <fputs@plt+0x665dc>
   77980:	ldr	r0, [r6]
   77984:	ldrb	r0, [r0, #4]
   77988:	tst	r0, #1
   7798c:	bne	77b44 <fputs@plt+0x66790>
   77990:	ldrh	lr, [r6, #18]
   77994:	tst	lr, #2048	; 0x800
   77998:	beq	77a6c <fputs@plt+0x666b8>
   7799c:	ldrb	ip, [r5, #17]
   779a0:	cmp	ip, #10
   779a4:	bhi	77a6c <fputs@plt+0x666b8>
   779a8:	ldr	r2, [r6]
   779ac:	ldr	r2, [r2, #16]
   779b0:	b	779c8 <fputs@plt+0x66614>
   779b4:	tst	r3, #262144	; 0x40000
   779b8:	addeq	r2, r2, #12
   779bc:	ldrne	r2, [r2, #20]
   779c0:	ldrne	r2, [r2, #4]
   779c4:	ldr	r2, [r2]
   779c8:	ldr	r3, [r2, #4]
   779cc:	tst	r3, #4096	; 0x1000
   779d0:	bne	779b4 <fputs@plt+0x66600>
   779d4:	ldrb	r3, [r2]
   779d8:	cmp	r3, #152	; 0x98
   779dc:	bne	77a30 <fputs@plt+0x6667c>
   779e0:	cmp	ip, #0
   779e4:	beq	77a38 <fputs@plt+0x66684>
   779e8:	ldr	r7, [r2, #28]
   779ec:	ldr	r4, [sp]
   779f0:	mov	r3, #0
   779f4:	ldr	r0, [sp, #8]
   779f8:	ldr	r1, [r0, r3, lsl #2]
   779fc:	cmp	r1, r7
   77a00:	bne	77a1c <fputs@plt+0x66668>
   77a04:	mov	r0, r5
   77a08:	ldrh	r1, [r2, #32]
   77a0c:	ldrh	r5, [r4]
   77a10:	cmp	r5, r1
   77a14:	mov	r5, r0
   77a18:	beq	77a3c <fputs@plt+0x66688>
   77a1c:	add	r3, r3, #1
   77a20:	add	r4, r4, #2
   77a24:	cmp	r3, ip
   77a28:	bcc	779f4 <fputs@plt+0x66640>
   77a2c:	b	77a3c <fputs@plt+0x66688>
   77a30:	movw	r3, #65534	; 0xfffe
   77a34:	b	77a6c <fputs@plt+0x666b8>
   77a38:	mov	r3, #0
   77a3c:	cmp	r3, ip
   77a40:	movw	r3, #65534	; 0xfffe
   77a44:	bne	77a6c <fputs@plt+0x666b8>
   77a48:	ldr	r1, [r2, #28]
   77a4c:	add	r0, r5, ip, lsl #2
   77a50:	str	r1, [r0, #28]
   77a54:	add	r0, r5, ip, lsl #1
   77a58:	ldrh	r1, [r2, #32]
   77a5c:	strh	r1, [r0, #72]	; 0x48
   77a60:	add	r0, ip, #1
   77a64:	strb	r0, [r5, #17]
   77a68:	ldrh	lr, [r6, #18]
   77a6c:	ldr	r1, [r5, #20]
   77a70:	tst	r1, lr
   77a74:	beq	77b44 <fputs@plt+0x66790>
   77a78:	tst	lr, #256	; 0x100
   77a7c:	bne	77b0c <fputs@plt+0x66758>
   77a80:	ldr	r1, [r5, #8]
   77a84:	cmp	r1, #0
   77a88:	beq	77b0c <fputs@plt+0x66758>
   77a8c:	ldr	r0, [r8]
   77a90:	ldr	r7, [r6]
   77a94:	ldrb	r4, [r5, #16]
   77a98:	ldr	r0, [r0]
   77a9c:	str	r0, [sp, #4]
   77aa0:	mov	r0, r7
   77aa4:	bl	662a0 <fputs@plt+0x54eec>
   77aa8:	movw	r3, #65534	; 0xfffe
   77aac:	cmp	r0, #65	; 0x41
   77ab0:	beq	77ad0 <fputs@plt+0x6671c>
   77ab4:	cmp	r0, #66	; 0x42
   77ab8:	bne	77ac8 <fputs@plt+0x66714>
   77abc:	cmp	r4, #66	; 0x42
   77ac0:	beq	77ad0 <fputs@plt+0x6671c>
   77ac4:	b	77b44 <fputs@plt+0x66790>
   77ac8:	cmp	r4, #66	; 0x42
   77acc:	bls	77b44 <fputs@plt+0x66790>
   77ad0:	ldr	r4, [sp, #4]
   77ad4:	ldr	r1, [r7, #12]
   77ad8:	ldr	r2, [r7, #16]
   77adc:	mov	r0, r4
   77ae0:	bl	65afc <fputs@plt+0x54748>
   77ae4:	cmp	r0, #0
   77ae8:	ldr	r1, [r5, #8]
   77aec:	ldreq	r0, [r4]
   77af0:	ldreq	r0, [r0, #8]
   77af4:	ldr	r0, [r0]
   77af8:	bl	15fac <fputs@plt+0x4bf8>
   77afc:	cmp	r0, #0
   77b00:	movw	r3, #65534	; 0xfffe
   77b04:	bne	77b44 <fputs@plt+0x66790>
   77b08:	ldrh	lr, [r6, #18]
   77b0c:	tst	lr, #130	; 0x82
   77b10:	beq	77ba8 <fputs@plt+0x667f4>
   77b14:	ldr	r0, [r6]
   77b18:	ldr	r0, [r0, #16]
   77b1c:	ldrb	r1, [r0]
   77b20:	cmp	r1, #152	; 0x98
   77b24:	ldreq	r1, [r5, #28]
   77b28:	ldreq	r2, [r0, #28]
   77b2c:	cmpeq	r2, r1
   77b30:	bne	77ba8 <fputs@plt+0x667f4>
   77b34:	ldrh	r1, [r5, #72]	; 0x48
   77b38:	ldrh	r0, [r0, #32]
   77b3c:	cmp	r0, r1
   77b40:	bne	77ba8 <fputs@plt+0x667f4>
   77b44:	ldr	r0, [r8, #12]
   77b48:	add	r9, r9, #1
   77b4c:	add	r6, r6, #48	; 0x30
   77b50:	cmp	r9, r0
   77b54:	blt	7792c <fputs@plt+0x66578>
   77b58:	ldr	r8, [r5, #4]
   77b5c:	ldr	r8, [r8, #4]
   77b60:	mov	r9, #0
   77b64:	cmp	r8, #0
   77b68:	str	r8, [r5, #4]
   77b6c:	bne	77914 <fputs@plt+0x66560>
   77b70:	ldrb	r0, [r5, #17]
   77b74:	ldrb	r1, [r5, #18]
   77b78:	add	r1, r1, #1
   77b7c:	movw	r7, #65534	; 0xfffe
   77b80:	mov	r9, #0
   77b84:	strb	r1, [r5, #18]
   77b88:	uxtb	r3, r1
   77b8c:	ldr	r2, [r5]
   77b90:	str	r2, [r5, #4]
   77b94:	uxtb	r2, r0
   77b98:	cmp	r3, r2
   77b9c:	mvn	r2, #0
   77ba0:	bls	778d4 <fputs@plt+0x66520>
   77ba4:	b	778b0 <fputs@plt+0x664fc>
   77ba8:	add	r0, r9, #1
   77bac:	str	r0, [r5, #24]
   77bb0:	mov	r0, r6
   77bb4:	sub	sp, fp, #28
   77bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77bc0:	add	fp, sp, #28
   77bc4:	sub	sp, sp, #84	; 0x54
   77bc8:	str	r3, [sp, #52]	; 0x34
   77bcc:	str	r2, [sp, #48]	; 0x30
   77bd0:	ldr	r8, [fp, #8]
   77bd4:	mov	r6, #0
   77bd8:	mov	r9, #0
   77bdc:	ldm	r0, {r1, r2, ip}
   77be0:	ldr	r3, [r0, #12]
   77be4:	str	r0, [sp, #56]	; 0x38
   77be8:	ldr	r0, [r2, #12]
   77bec:	str	r2, [fp, #-36]	; 0xffffffdc
   77bf0:	ldrb	r2, [r3, #16]
   77bf4:	str	r3, [fp, #-52]	; 0xffffffcc
   77bf8:	ldr	r3, [fp, #12]
   77bfc:	str	r2, [fp, #-44]	; 0xffffffd4
   77c00:	cmp	r0, #1
   77c04:	ldr	sl, [r1]
   77c08:	ldr	r1, [r1, #4]
   77c0c:	str	r1, [fp, #-40]	; 0xffffffd8
   77c10:	blt	77c78 <fputs@plt+0x668c4>
   77c14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   77c18:	ldr	r2, [fp, #-40]	; 0xffffffd8
   77c1c:	mov	r9, #0
   77c20:	movw	lr, #63103	; 0xf67f
   77c24:	add	r1, r1, r1, lsl #3
   77c28:	add	r1, r2, r1, lsl #3
   77c2c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   77c30:	ldr	r1, [r1, #52]	; 0x34
   77c34:	ldr	r2, [r2, #20]
   77c38:	add	r2, r2, #18
   77c3c:	b	77c50 <fputs@plt+0x6689c>
   77c40:	ldrh	r7, [r2]
   77c44:	tst	r7, lr
   77c48:	addne	r9, r9, #1
   77c4c:	b	77c6c <fputs@plt+0x668b8>
   77c50:	ldr	r7, [r2, #-10]
   77c54:	cmp	r7, r1
   77c58:	ldrdeq	r4, [r2, #14]
   77c5c:	andeq	r7, r5, r3
   77c60:	andeq	r5, r4, r8
   77c64:	orrseq	r7, r5, r7
   77c68:	beq	77c40 <fputs@plt+0x6688c>
   77c6c:	add	r2, r2, #48	; 0x30
   77c70:	subs	r0, r0, #1
   77c74:	bne	77c50 <fputs@plt+0x6689c>
   77c78:	cmp	ip, #0
   77c7c:	beq	77ce4 <fputs@plt+0x66930>
   77c80:	ldr	r0, [ip]
   77c84:	cmp	r0, #1
   77c88:	blt	77cd8 <fputs@plt+0x66924>
   77c8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   77c90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   77c94:	mov	r6, #0
   77c98:	add	r1, r1, r1, lsl #3
   77c9c:	add	r1, r2, r1, lsl #3
   77ca0:	ldr	r2, [ip, #4]
   77ca4:	add	r1, r1, #52	; 0x34
   77ca8:	ldr	r3, [r2]
   77cac:	ldrb	r7, [r3]
   77cb0:	cmp	r7, #152	; 0x98
   77cb4:	ldreq	r7, [r1]
   77cb8:	ldreq	r3, [r3, #28]
   77cbc:	cmpeq	r3, r7
   77cc0:	bne	77cdc <fputs@plt+0x66928>
   77cc4:	add	r6, r6, #1
   77cc8:	add	r2, r2, #20
   77ccc:	cmp	r6, r0
   77cd0:	blt	77ca8 <fputs@plt+0x668f4>
   77cd4:	b	77cdc <fputs@plt+0x66928>
   77cd8:	mov	r6, #0
   77cdc:	cmp	r6, r0
   77ce0:	movwne	r6, #0
   77ce4:	add	r0, r9, r9, lsl #2
   77ce8:	str	ip, [sp, #44]	; 0x2c
   77cec:	lsl	r0, r0, #2
   77cf0:	add	r0, r0, r6, lsl #3
   77cf4:	add	r5, r0, #72	; 0x48
   77cf8:	ldr	r0, [sl]
   77cfc:	cmp	r0, #0
   77d00:	beq	77d14 <fputs@plt+0x66960>
   77d04:	mov	r2, r5
   77d08:	mov	r3, #0
   77d0c:	bl	238bc <fputs@plt+0x12508>
   77d10:	b	77d20 <fputs@plt+0x6696c>
   77d14:	mov	r0, r5
   77d18:	mov	r1, #0
   77d1c:	bl	142d0 <fputs@plt+0x2f1c>
   77d20:	cmp	r0, #0
   77d24:	beq	77eb4 <fputs@plt+0x66b00>
   77d28:	mov	r1, #0
   77d2c:	mov	r2, r5
   77d30:	str	sl, [sp, #40]	; 0x28
   77d34:	mov	sl, #0
   77d38:	mov	r4, r0
   77d3c:	bl	11174 <memset@plt>
   77d40:	add	r0, r9, r9, lsl #1
   77d44:	add	ip, r4, #72	; 0x48
   77d48:	str	r0, [sp, #36]	; 0x24
   77d4c:	stm	r4, {r9, ip}
   77d50:	add	r0, ip, r0, lsl #2
   77d54:	str	r6, [r4, #8]
   77d58:	str	r4, [fp, #-48]	; 0xffffffd0
   77d5c:	add	r2, r0, r6, lsl #3
   77d60:	str	r0, [r4, #12]
   77d64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   77d68:	str	r2, [r4, #16]
   77d6c:	ldr	r2, [r0, #12]
   77d70:	cmp	r2, #1
   77d74:	blt	77e1c <fputs@plt+0x66a68>
   77d78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   77d7c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   77d80:	movw	lr, #63103	; 0xf67f
   77d84:	mov	r9, #0
   77d88:	add	r0, r0, r0, lsl #3
   77d8c:	add	r0, r1, r0, lsl #3
   77d90:	ldr	r3, [r0, #52]	; 0x34
   77d94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   77d98:	ldr	r0, [r0, #20]
   77d9c:	add	r5, r0, #18
   77da0:	ldr	r4, [r5, #-10]
   77da4:	cmp	r4, r3
   77da8:	bne	77e0c <fputs@plt+0x66a58>
   77dac:	ldr	r4, [r5, #14]
   77db0:	ldr	r7, [r5, #18]
   77db4:	ldr	r0, [fp, #12]
   77db8:	and	r7, r7, r0
   77dbc:	and	r4, r4, r8
   77dc0:	orrs	r4, r4, r7
   77dc4:	bne	77e0c <fputs@plt+0x66a58>
   77dc8:	ldrh	r4, [r5]
   77dcc:	tst	r4, lr
   77dd0:	beq	77e0c <fputs@plt+0x66a58>
   77dd4:	ldr	r1, [r5, #-6]
   77dd8:	add	r7, r9, r9, lsl #1
   77ddc:	mov	r0, ip
   77de0:	add	r9, r9, #1
   77de4:	str	r1, [r0, r7, lsl #2]!
   77de8:	str	sl, [r0, #8]
   77dec:	uxtb	r0, r4
   77df0:	cmp	r0, #1
   77df4:	movweq	r4, #2
   77df8:	uxtb	r0, r4
   77dfc:	cmp	r0, #64	; 0x40
   77e00:	add	r0, ip, r7, lsl #2
   77e04:	ldrbeq	r4, [r5, #5]
   77e08:	strb	r4, [r0, #4]
   77e0c:	add	sl, sl, #1
   77e10:	add	r5, r5, #48	; 0x30
   77e14:	cmp	r2, sl
   77e18:	bne	77da0 <fputs@plt+0x669ec>
   77e1c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   77e20:	cmp	r6, #1
   77e24:	blt	77e64 <fputs@plt+0x66ab0>
   77e28:	ldr	r1, [sp, #44]	; 0x2c
   77e2c:	ldr	r0, [sp, #36]	; 0x24
   77e30:	ldr	r1, [r1, #4]
   77e34:	add	r0, r3, r0, lsl #2
   77e38:	add	r0, r0, #76	; 0x4c
   77e3c:	add	r1, r1, #12
   77e40:	ldr	r2, [r1, #-12]
   77e44:	subs	r6, r6, #1
   77e48:	ldrsh	r2, [r2, #32]
   77e4c:	str	r2, [r0, #-4]
   77e50:	ldrb	r2, [r1]
   77e54:	add	r1, r1, #20
   77e58:	strb	r2, [r0]
   77e5c:	add	r0, r0, #8
   77e60:	bne	77e40 <fputs@plt+0x66a8c>
   77e64:	ldr	r7, [fp, #-52]	; 0xffffffcc
   77e68:	ldr	r8, [sp, #40]	; 0x28
   77e6c:	mov	r0, #1024	; 0x400
   77e70:	mov	r4, #0
   77e74:	mov	r6, r3
   77e78:	str	r0, [r7, #36]	; 0x24
   77e7c:	strh	r4, [r7, #18]
   77e80:	strh	r4, [r7, #40]	; 0x28
   77e84:	strb	r4, [r7, #28]
   77e88:	mov	r1, r7
   77e8c:	ldr	r5, [r3]
   77e90:	ldr	r0, [r8]
   77e94:	mov	r2, r5
   77e98:	bl	78df0 <fputs@plt+0x67a3c>
   77e9c:	cmp	r0, #0
   77ea0:	beq	77ecc <fputs@plt+0x66b18>
   77ea4:	ldr	r0, [r8]
   77ea8:	mov	r1, r6
   77eac:	bl	13ce4 <fputs@plt+0x2930>
   77eb0:	b	77ec4 <fputs@plt+0x66b10>
   77eb4:	movw	r1, #64431	; 0xfbaf
   77eb8:	mov	r0, sl
   77ebc:	movt	r1, #8
   77ec0:	bl	1d2fc <fputs@plt+0xbf48>
   77ec4:	mov	r5, #7
   77ec8:	b	77f2c <fputs@plt+0x66b78>
   77ecc:	mvn	r1, #0
   77ed0:	str	r5, [fp, #-40]	; 0xffffffd8
   77ed4:	sub	r0, fp, #32
   77ed8:	str	r1, [sp]
   77edc:	stmib	sp, {r1, r4, r6}
   77ee0:	str	r0, [sp, #16]
   77ee4:	ldr	r9, [sp, #48]	; 0x30
   77ee8:	ldr	r4, [sp, #52]	; 0x34
   77eec:	ldr	r0, [sp, #56]	; 0x38
   77ef0:	mov	r2, r9
   77ef4:	mov	r3, r4
   77ef8:	bl	78e70 <fputs@plt+0x67abc>
   77efc:	mov	r5, r0
   77f00:	cmp	r0, #0
   77f04:	mov	r1, r6
   77f08:	beq	77f38 <fputs@plt+0x66b84>
   77f0c:	ldr	r0, [r1, #28]
   77f10:	cmp	r0, #0
   77f14:	beq	77f24 <fputs@plt+0x66b70>
   77f18:	ldr	r0, [r1, #24]
   77f1c:	bl	14400 <fputs@plt+0x304c>
   77f20:	ldr	r1, [fp, #-48]	; 0xffffffd0
   77f24:	ldr	r0, [r8]
   77f28:	bl	13ce4 <fputs@plt+0x2930>
   77f2c:	mov	r0, r5
   77f30:	sub	sp, fp, #28
   77f34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77f38:	ldm	r7, {r0, r3}
   77f3c:	bic	r2, r3, r4
   77f40:	bic	r0, r0, r9
   77f44:	str	r0, [sp, #44]	; 0x2c
   77f48:	orrs	r0, r0, r2
   77f4c:	str	r2, [fp, #-44]	; 0xffffffd4
   77f50:	beq	77fd0 <fputs@plt+0x66c1c>
   77f54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   77f58:	mvn	r8, r9
   77f5c:	mvn	sl, r4
   77f60:	cmp	r0, #0
   77f64:	beq	77fd8 <fputs@plt+0x66c24>
   77f68:	mov	r0, #1
   77f6c:	mvn	r2, #0
   77f70:	mov	r3, r4
   77f74:	str	r1, [sp, #12]
   77f78:	str	r0, [sp, #8]
   77f7c:	sub	r0, fp, #32
   77f80:	str	r2, [sp]
   77f84:	str	r2, [sp, #4]
   77f88:	mov	r2, r9
   77f8c:	str	r0, [sp, #16]
   77f90:	ldr	r0, [sp, #56]	; 0x38
   77f94:	bl	78e70 <fputs@plt+0x67abc>
   77f98:	mov	r5, r0
   77f9c:	ldrd	r0, [r7]
   77fa0:	cmp	r5, #0
   77fa4:	and	r1, r1, sl
   77fa8:	and	r0, r0, r8
   77fac:	str	r0, [sp, #36]	; 0x24
   77fb0:	orr	r0, r0, r1
   77fb4:	str	r1, [sp, #32]
   77fb8:	clz	r0, r0
   77fbc:	lsr	r0, r0, #5
   77fc0:	str	r0, [sp, #24]
   77fc4:	str	r0, [sp, #28]
   77fc8:	bne	78150 <fputs@plt+0x66d9c>
   77fcc:	b	77ff0 <fputs@plt+0x66c3c>
   77fd0:	mov	r5, #0
   77fd4:	b	77f0c <fputs@plt+0x66b58>
   77fd8:	mov	r0, #0
   77fdc:	str	r0, [sp, #36]	; 0x24
   77fe0:	mov	r0, #0
   77fe4:	str	r0, [sp, #32]
   77fe8:	mov	r0, #0
   77fec:	str	r0, [sp, #24]
   77ff0:	ldr	r0, [sp, #24]
   77ff4:	mov	r9, #0
   77ff8:	mov	r6, #0
   77ffc:	str	r0, [sp, #28]
   78000:	ldr	r4, [fp, #-40]	; 0xffffffd8
   78004:	mov	r5, #0
   78008:	cmp	r4, #1
   7800c:	blt	78150 <fputs@plt+0x66d9c>
   78010:	ldr	r0, [fp, #-36]	; 0xffffffdc
   78014:	mov	ip, r6
   78018:	mov	lr, r9
   7801c:	mvn	r9, #0
   78020:	mvn	r6, #0
   78024:	ldr	r2, [r0, #20]
   78028:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7802c:	ldr	r3, [r0, #4]
   78030:	add	r3, r3, #8
   78034:	ldr	r5, [r3], #12
   78038:	add	r5, r5, r5, lsl #1
   7803c:	add	r5, r2, r5, lsl #4
   78040:	ldr	r0, [r5, #32]
   78044:	ldr	r5, [r5, #36]	; 0x24
   78048:	and	r0, r0, r8
   7804c:	and	r5, r5, sl
   78050:	subs	r7, r0, r9
   78054:	sbcs	r7, r5, r6
   78058:	mov	r7, #0
   7805c:	movwcc	r7, #1
   78060:	subs	r1, lr, r0
   78064:	sbcs	r1, ip, r5
   78068:	mov	r1, #0
   7806c:	movwcc	r1, #1
   78070:	ands	r1, r1, r7
   78074:	movne	r6, r5
   78078:	movne	r9, r0
   7807c:	subs	r4, r4, #1
   78080:	bne	78034 <fputs@plt+0x66c80>
   78084:	mvn	r1, #0
   78088:	eor	r0, r9, r1
   7808c:	eor	r1, r6, r1
   78090:	orrs	r0, r0, r1
   78094:	beq	7814c <fputs@plt+0x66d98>
   78098:	ldr	r0, [sp, #44]	; 0x2c
   7809c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   780a0:	mov	r5, #0
   780a4:	eor	r0, r9, r0
   780a8:	eor	r1, r6, r1
   780ac:	orrs	r0, r0, r1
   780b0:	ldrne	r0, [sp, #36]	; 0x24
   780b4:	ldrne	r1, [sp, #32]
   780b8:	eorne	r0, r9, r0
   780bc:	eorne	r1, r6, r1
   780c0:	orrsne	r0, r0, r1
   780c4:	beq	78140 <fputs@plt+0x66d8c>
   780c8:	ldr	r5, [sp, #48]	; 0x30
   780cc:	ldr	r4, [sp, #52]	; 0x34
   780d0:	orr	r0, r9, r5
   780d4:	orr	r1, r6, r4
   780d8:	mov	r2, r5
   780dc:	mov	r3, r4
   780e0:	stm	sp, {r0, r1}
   780e4:	mov	r0, #0
   780e8:	str	r0, [sp, #8]
   780ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   780f0:	str	r0, [sp, #12]
   780f4:	sub	r0, fp, #32
   780f8:	str	r0, [sp, #16]
   780fc:	ldr	r0, [sp, #56]	; 0x38
   78100:	bl	78e70 <fputs@plt+0x67abc>
   78104:	mov	r2, r0
   78108:	ldr	r0, [fp, #-52]	; 0xffffffcc
   7810c:	ldrd	r0, [r0]
   78110:	eor	r1, r1, r4
   78114:	eor	r0, r0, r5
   78118:	orrs	r0, r0, r1
   7811c:	bne	7813c <fputs@plt+0x66d88>
   78120:	ldr	r0, [fp, #-32]	; 0xffffffe0
   78124:	cmp	r0, #0
   78128:	ldr	r0, [sp, #28]
   7812c:	movweq	r0, #1
   78130:	str	r0, [sp, #28]
   78134:	mov	r0, #1
   78138:	str	r0, [sp, #24]
   7813c:	mov	r5, r2
   78140:	cmp	r5, #0
   78144:	beq	78000 <fputs@plt+0x66c4c>
   78148:	b	78150 <fputs@plt+0x66d9c>
   7814c:	mov	r5, #0
   78150:	ldr	r0, [sp, #24]
   78154:	orrs	r0, r0, r5
   78158:	beq	78174 <fputs@plt+0x66dc0>
   7815c:	ldr	r8, [sp, #40]	; 0x28
   78160:	ldr	r4, [sp, #52]	; 0x34
   78164:	ldr	r6, [sp, #48]	; 0x30
   78168:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7816c:	ldr	r0, [sp, #28]
   78170:	b	781c8 <fputs@plt+0x66e14>
   78174:	mov	r0, #0
   78178:	ldr	r6, [sp, #48]	; 0x30
   7817c:	ldr	r4, [sp, #52]	; 0x34
   78180:	ldr	r5, [fp, #-48]	; 0xffffffd0
   78184:	str	r0, [sp, #8]
   78188:	sub	r0, fp, #32
   7818c:	str	r0, [sp, #16]
   78190:	ldr	r0, [sp, #56]	; 0x38
   78194:	mov	r2, r6
   78198:	mov	r3, r4
   7819c:	str	r6, [sp]
   781a0:	str	r4, [sp, #4]
   781a4:	str	r5, [sp, #12]
   781a8:	bl	78e70 <fputs@plt+0x67abc>
   781ac:	mov	r1, r5
   781b0:	mov	r5, r0
   781b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   781b8:	ldr	r8, [sp, #40]	; 0x28
   781bc:	cmp	r0, #0
   781c0:	ldr	r0, [sp, #28]
   781c4:	movweq	r0, #1
   781c8:	orrs	r0, r0, r5
   781cc:	bne	77f0c <fputs@plt+0x66b58>
   781d0:	mov	r0, #1
   781d4:	mov	r2, r6
   781d8:	mov	r3, r4
   781dc:	str	r6, [sp]
   781e0:	str	r4, [sp, #4]
   781e4:	str	r1, [sp, #12]
   781e8:	str	r0, [sp, #8]
   781ec:	sub	r0, fp, #32
   781f0:	str	r0, [sp, #16]
   781f4:	ldr	r0, [sp, #56]	; 0x38
   781f8:	bl	78e70 <fputs@plt+0x67abc>
   781fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   78200:	mov	r5, r0
   78204:	b	77f0c <fputs@plt+0x66b58>
   78208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7820c:	add	fp, sp, #28
   78210:	sub	sp, sp, #140	; 0x8c
   78214:	mov	sl, r0
   78218:	mvn	r0, #1
   7821c:	str	r3, [sp, #40]	; 0x28
   78220:	str	r2, [sp, #36]	; 0x24
   78224:	add	r0, r0, #1
   78228:	strh	r0, [sp, #74]	; 0x4a
   7822c:	ldr	r3, [sl, #12]
   78230:	ldr	r0, [sl, #4]
   78234:	ldr	r7, [sl]
   78238:	ldrb	r1, [r3, #16]
   7823c:	str	r0, [sp, #56]	; 0x38
   78240:	ldr	r0, [r7, #4]
   78244:	add	r1, r1, r1, lsl #3
   78248:	add	r8, r0, r1, lsl #3
   7824c:	mov	r0, r8
   78250:	ldr	r5, [r0, #76]!	; 0x4c
   78254:	str	r0, [sp, #48]	; 0x30
   78258:	ldr	r6, [r0, #-52]!	; 0xffffffcc
   7825c:	cmp	r5, #0
   78260:	bne	782f8 <fputs@plt+0x66f44>
   78264:	ldrb	r1, [r6, #42]	; 0x2a
   78268:	tst	r1, #32
   7826c:	bne	782f4 <fputs@plt+0x66f40>
   78270:	add	r5, sp, #80	; 0x50
   78274:	vmov.i32	q8, #0	; 0x00000000
   78278:	mov	r1, #52	; 0x34
   7827c:	mov	r2, r5
   78280:	vst1.64	{d16-d17}, [r2], r1
   78284:	mov	r1, #0
   78288:	str	r1, [r2]
   7828c:	add	r2, r5, #32
   78290:	str	r1, [sp, #128]	; 0x80
   78294:	vst1.64	{d16-d17}, [r2]
   78298:	add	r2, r5, #16
   7829c:	vst1.64	{d16-d17}, [r2]
   782a0:	add	r2, sp, #74	; 0x4a
   782a4:	str	r2, [sp, #84]	; 0x54
   782a8:	add	r2, sp, #76	; 0x4c
   782ac:	str	r2, [sp, #88]	; 0x58
   782b0:	movw	r2, #1
   782b4:	str	r6, [sp, #92]	; 0x5c
   782b8:	movt	r2, #1
   782bc:	str	r2, [sp, #130]	; 0x82
   782c0:	mov	r2, #5
   782c4:	strb	r2, [sp, #134]	; 0x86
   782c8:	ldrh	r2, [r6, #40]	; 0x28
   782cc:	strh	r2, [sp, #128]	; 0x80
   782d0:	ldrh	r2, [r6, #38]	; 0x26
   782d4:	strh	r1, [sp, #78]	; 0x4e
   782d8:	strh	r2, [sp, #76]	; 0x4c
   782dc:	ldrb	r1, [r8, #45]	; 0x2d
   782e0:	tst	r1, #1
   782e4:	ldreq	r0, [r0]
   782e8:	ldreq	r0, [r0, #8]
   782ec:	streq	r0, [sp, #100]	; 0x64
   782f0:	b	782f8 <fputs@plt+0x66f44>
   782f4:	ldr	r5, [r6, #8]
   782f8:	ldrsh	r4, [r6, #38]	; 0x26
   782fc:	str	r6, [sp, #8]
   78300:	mov	r9, #0
   78304:	mov	r6, #0
   78308:	str	r5, [sp, #68]	; 0x44
   7830c:	str	r3, [sp, #44]	; 0x2c
   78310:	cmp	r4, #11
   78314:	blt	78328 <fputs@plt+0x66f74>
   78318:	asr	r1, r4, #31
   7831c:	mov	r0, r4
   78320:	bl	47bb0 <fputs@plt+0x367fc>
   78324:	sub	r6, r0, #33	; 0x21
   78328:	ldr	r0, [sp, #48]	; 0x30
   7832c:	str	sl, [sp, #28]
   78330:	sub	r0, r0, #68	; 0x44
   78334:	str	r0, [sp, #32]
   78338:	ldr	r0, [sl, #16]
   7833c:	cmp	r0, #0
   78340:	bne	78398 <fputs@plt+0x66fe4>
   78344:	ldrb	r0, [r7, #36]	; 0x24
   78348:	tst	r0, #128	; 0x80
   7834c:	bne	78398 <fputs@plt+0x66fe4>
   78350:	ldr	r0, [r7]
   78354:	ldr	r0, [r0]
   78358:	ldrb	r0, [r0, #26]
   7835c:	tst	r0, #16
   78360:	beq	78398 <fputs@plt+0x66fe4>
   78364:	ldr	r0, [sp, #48]	; 0x30
   78368:	ldr	r0, [r0]
   7836c:	cmp	r0, #0
   78370:	bne	78398 <fputs@plt+0x66fe4>
   78374:	ldrb	r0, [r8, #45]	; 0x2d
   78378:	tst	r0, #1
   7837c:	bne	78398 <fputs@plt+0x66fe4>
   78380:	ldr	r1, [sp, #8]
   78384:	and	r0, r0, #40	; 0x28
   78388:	ldrb	r1, [r1, #42]	; 0x2a
   7838c:	and	r1, r1, #32
   78390:	orrs	r0, r0, r1
   78394:	beq	7880c <fputs@plt+0x67458>
   78398:	cmp	r9, #0
   7839c:	bne	78800 <fputs@plt+0x6744c>
   783a0:	ldr	r6, [sp, #68]	; 0x44
   783a4:	ldr	r4, [sp, #44]	; 0x2c
   783a8:	str	r7, [sp]
   783ac:	cmp	r6, #0
   783b0:	beq	78800 <fputs@plt+0x6744c>
   783b4:	add	r0, r8, #64	; 0x40
   783b8:	mov	r5, #1
   783bc:	str	r0, [sp, #4]
   783c0:	add	r0, r8, #52	; 0x34
   783c4:	str	r0, [sp, #16]
   783c8:	ldr	r2, [r6, #36]	; 0x24
   783cc:	cmp	r2, #0
   783d0:	beq	783ec <fputs@plt+0x67038>
   783d4:	ldr	r0, [sp, #16]
   783d8:	ldr	r1, [sp, #56]	; 0x38
   783dc:	ldr	r0, [r0]
   783e0:	bl	79964 <fputs@plt+0x685b0>
   783e4:	cmp	r0, #0
   783e8:	beq	785bc <fputs@plt+0x67208>
   783ec:	ldr	r0, [r6, #8]
   783f0:	ldr	r1, [sp, #40]	; 0x28
   783f4:	ldr	r2, [sp, #36]	; 0x24
   783f8:	mov	ip, #0
   783fc:	ldrh	r8, [r0]
   78400:	strh	ip, [r4, #24]
   78404:	str	ip, [r4, #40]	; 0x28
   78408:	strb	ip, [r4, #17]
   7840c:	strh	ip, [r4, #18]
   78410:	str	r2, [r4]
   78414:	str	r1, [r4, #4]
   78418:	str	r6, [r4, #28]
   7841c:	str	r6, [sp, #68]	; 0x44
   78420:	str	r5, [sp, #60]	; 0x3c
   78424:	strh	r8, [r4, #22]
   78428:	ldrb	r0, [r6, #55]	; 0x37
   7842c:	tst	r0, #4
   78430:	str	r0, [sp, #52]	; 0x34
   78434:	bne	785d0 <fputs@plt+0x6721c>
   78438:	ldr	r1, [sl]
   7843c:	ldr	r1, [r1, #8]
   78440:	cmp	r1, #0
   78444:	beq	785d0 <fputs@plt+0x6721c>
   78448:	ldr	r0, [r1]
   7844c:	cmp	r0, #1
   78450:	str	r0, [sp, #12]
   78454:	blt	785d0 <fputs@plt+0x6721c>
   78458:	ldr	r0, [sp, #16]
   7845c:	mov	r9, #0
   78460:	str	r8, [sp, #20]
   78464:	ldr	r0, [r0]
   78468:	str	r0, [sp, #64]	; 0x40
   7846c:	ldr	r0, [r1, #4]
   78470:	str	r0, [sp, #24]
   78474:	ldr	r1, [sp, #24]
   78478:	add	r0, r9, r9, lsl #2
   7847c:	mov	r4, #0
   78480:	ldr	r0, [r1, r0, lsl #2]
   78484:	cmp	r0, #0
   78488:	beq	784c0 <fputs@plt+0x6710c>
   7848c:	ldr	r1, [r0, #4]
   78490:	tst	r1, #4096	; 0x1000
   78494:	beq	784bc <fputs@plt+0x67108>
   78498:	tst	r1, #262144	; 0x40000
   7849c:	addeq	r0, r0, #12
   784a0:	ldrne	r0, [r0, #20]
   784a4:	ldrne	r0, [r0, #4]
   784a8:	ldr	r0, [r0]
   784ac:	cmp	r0, #0
   784b0:	bne	7848c <fputs@plt+0x670d8>
   784b4:	mov	r4, #0
   784b8:	b	784c0 <fputs@plt+0x6710c>
   784bc:	mov	r4, r0
   784c0:	ldrb	r0, [r4]
   784c4:	cmp	r0, #152	; 0x98
   784c8:	bne	7852c <fputs@plt+0x67178>
   784cc:	ldr	r0, [r4, #28]
   784d0:	ldr	r1, [sp, #64]	; 0x40
   784d4:	cmp	r0, r1
   784d8:	bne	7852c <fputs@plt+0x67178>
   784dc:	ldrsh	r1, [r4, #32]
   784e0:	mov	ip, #1
   784e4:	cmp	r1, #0
   784e8:	blt	785d0 <fputs@plt+0x6721c>
   784ec:	ldr	r2, [sp, #68]	; 0x44
   784f0:	ldrh	r2, [r2, #50]	; 0x32
   784f4:	cmp	r2, #0
   784f8:	beq	7859c <fputs@plt+0x671e8>
   784fc:	ldr	r3, [sp, #68]	; 0x44
   78500:	mov	r7, #0
   78504:	ldr	r3, [r3, #4]
   78508:	ldrh	r6, [r3]
   7850c:	uxth	r5, r1
   78510:	cmp	r5, r6
   78514:	beq	785c8 <fputs@plt+0x67214>
   78518:	add	r7, r7, #1
   7851c:	add	r3, r3, #2
   78520:	cmp	r7, r2
   78524:	bcc	78508 <fputs@plt+0x67154>
   78528:	b	7859c <fputs@plt+0x671e8>
   7852c:	ldr	r0, [sp, #68]	; 0x44
   78530:	ldr	sl, [r0, #40]	; 0x28
   78534:	cmp	sl, #0
   78538:	beq	7859c <fputs@plt+0x671e8>
   7853c:	ldr	r0, [sp, #68]	; 0x44
   78540:	ldrh	r8, [r0, #50]	; 0x32
   78544:	cmp	r8, #0
   78548:	beq	7859c <fputs@plt+0x671e8>
   7854c:	ldr	r0, [sp, #68]	; 0x44
   78550:	mov	r5, #0
   78554:	mov	r7, #0
   78558:	ldr	r6, [r0, #4]
   7855c:	ldrh	r0, [r6]
   78560:	movw	r1, #65534	; 0xfffe
   78564:	cmp	r0, r1
   78568:	bne	78588 <fputs@plt+0x671d4>
   7856c:	ldr	r0, [sl, #4]
   78570:	ldr	r2, [sp, #64]	; 0x40
   78574:	ldr	r1, [r0, r5]
   78578:	mov	r0, r4
   7857c:	bl	64ac4 <fputs@plt+0x53710>
   78580:	cmp	r0, #0
   78584:	beq	785c4 <fputs@plt+0x67210>
   78588:	add	r7, r7, #1
   7858c:	add	r6, r6, #2
   78590:	add	r5, r5, #20
   78594:	cmp	r7, r8
   78598:	bcc	7855c <fputs@plt+0x671a8>
   7859c:	ldr	r0, [sp, #12]
   785a0:	ldr	sl, [sp, #28]
   785a4:	ldr	r8, [sp, #20]
   785a8:	add	r9, r9, #1
   785ac:	mov	ip, #0
   785b0:	cmp	r9, r0
   785b4:	blt	78474 <fputs@plt+0x670c0>
   785b8:	b	785d0 <fputs@plt+0x6721c>
   785bc:	mov	r9, #0
   785c0:	b	787e0 <fputs@plt+0x6742c>
   785c4:	mov	ip, #1
   785c8:	ldr	sl, [sp, #28]
   785cc:	ldr	r8, [sp, #20]
   785d0:	ldr	r6, [sp, #68]	; 0x44
   785d4:	ldr	r1, [r6, #44]	; 0x2c
   785d8:	cmp	r1, #0
   785dc:	ble	78664 <fputs@plt+0x672b0>
   785e0:	ldr	r0, [sp, #52]	; 0x34
   785e4:	tst	r0, #32
   785e8:	bne	78688 <fputs@plt+0x672d4>
   785ec:	ldr	r1, [sp, #4]
   785f0:	mov	lr, r8
   785f4:	ldrd	r8, [r1]
   785f8:	ldrh	r1, [r6, #52]	; 0x34
   785fc:	cmp	r1, #0
   78600:	beq	786a0 <fputs@plt+0x672ec>
   78604:	ldr	r3, [r6, #4]
   78608:	add	r4, r1, #1
   7860c:	add	r3, r3, r1, lsl #1
   78610:	mov	r1, #0
   78614:	sub	r5, r3, #2
   78618:	mov	r3, #0
   7861c:	ldrsh	r7, [r5]
   78620:	cmp	r7, #62	; 0x3e
   78624:	bhi	78650 <fputs@plt+0x6729c>
   78628:	mov	r0, #1
   7862c:	sub	r2, r7, #32
   78630:	lsl	r6, r0, r7
   78634:	rsb	r7, r7, #32
   78638:	cmp	r2, #0
   7863c:	lsr	r7, r0, r7
   78640:	movwge	r6, #0
   78644:	lslge	r7, r0, r2
   78648:	orr	r3, r6, r3
   7864c:	orr	r1, r7, r1
   78650:	sub	r4, r4, #1
   78654:	sub	r5, r5, #2
   78658:	cmp	r4, #1
   7865c:	bgt	7861c <fputs@plt+0x67268>
   78660:	b	786a8 <fputs@plt+0x672f4>
   78664:	ldr	r4, [sp, #44]	; 0x2c
   78668:	ldr	r5, [sp, #60]	; 0x3c
   7866c:	cmp	ip, #0
   78670:	mov	r0, #256	; 0x100
   78674:	str	r0, [r4, #36]	; 0x24
   78678:	movne	ip, r5
   7867c:	add	r0, r8, #16
   78680:	strb	ip, [r4, #17]
   78684:	b	7878c <fputs@plt+0x673d8>
   78688:	ldr	r4, [sp, #44]	; 0x2c
   7868c:	ldr	r5, [sp, #60]	; 0x3c
   78690:	mov	r2, #0
   78694:	mov	r3, #576	; 0x240
   78698:	mov	r1, #0
   7869c:	b	786cc <fputs@plt+0x67318>
   786a0:	mov	r3, #0
   786a4:	mov	r1, #0
   786a8:	bic	r2, r8, r3
   786ac:	bic	r1, r9, r1
   786b0:	ldr	r4, [sp, #44]	; 0x2c
   786b4:	ldr	r6, [sp, #68]	; 0x44
   786b8:	ldr	r5, [sp, #60]	; 0x3c
   786bc:	mov	r8, lr
   786c0:	orrs	r3, r2, r1
   786c4:	mov	r3, #512	; 0x200
   786c8:	movweq	r3, #576	; 0x240
   786cc:	cmp	ip, #0
   786d0:	str	r3, [r4, #36]	; 0x24
   786d4:	bne	7874c <fputs@plt+0x67398>
   786d8:	ldr	r3, [sp, #8]
   786dc:	ldrb	r3, [r3, #42]	; 0x2a
   786e0:	tst	r3, #32
   786e4:	bne	7874c <fputs@plt+0x67398>
   786e8:	orrs	r3, r2, r1
   786ec:	bne	787b8 <fputs@plt+0x67404>
   786f0:	ldrb	r3, [r6, #55]	; 0x37
   786f4:	tst	r3, #4
   786f8:	bne	787b8 <fputs@plt+0x67404>
   786fc:	ldr	r3, [sp, #8]
   78700:	ldrsh	r7, [r6, #48]	; 0x30
   78704:	ldrsh	r3, [r3, #40]	; 0x28
   78708:	cmp	r7, r3
   7870c:	bge	787b8 <fputs@plt+0x67404>
   78710:	ldr	r3, [sp]
   78714:	ldrh	r3, [r3, #36]	; 0x24
   78718:	tst	r3, #4
   7871c:	bne	787b8 <fputs@plt+0x67404>
   78720:	movw	r0, #16696	; 0x4138
   78724:	movt	r0, #10
   78728:	ldr	r3, [r0, #16]
   7872c:	cmp	r3, #0
   78730:	beq	787b8 <fputs@plt+0x67404>
   78734:	ldr	r3, [sp]
   78738:	ldr	r3, [r3]
   7873c:	ldr	r3, [r3]
   78740:	ldrb	r3, [r3, #64]	; 0x40
   78744:	tst	r3, #64	; 0x40
   78748:	bne	787b8 <fputs@plt+0x67404>
   7874c:	cmp	ip, #0
   78750:	movne	ip, r5
   78754:	orrs	r0, r2, r1
   78758:	ldr	r0, [sp, #8]
   7875c:	strb	ip, [r4, #17]
   78760:	ldrsh	r1, [r6, #48]	; 0x30
   78764:	ldrsh	r0, [r0, #40]	; 0x28
   78768:	rsb	r1, r1, r1, lsl #4
   7876c:	sdiv	r0, r1, r0
   78770:	add	r0, r8, r0
   78774:	add	r0, r0, #1
   78778:	beq	7878c <fputs@plt+0x673d8>
   7877c:	add	r1, r8, #16
   78780:	sxth	r0, r0
   78784:	sxth	r1, r1
   78788:	bl	73f60 <fputs@plt+0x62bac>
   7878c:	strh	r0, [r4, #20]
   78790:	sxth	r2, r8
   78794:	mov	r1, r4
   78798:	ldr	r0, [sp, #56]	; 0x38
   7879c:	bl	79a08 <fputs@plt+0x68654>
   787a0:	mov	r0, sl
   787a4:	mov	r1, r4
   787a8:	bl	792f8 <fputs@plt+0x67f44>
   787ac:	cmp	r0, #0
   787b0:	strh	r8, [r4, #22]
   787b4:	bne	787fc <fputs@plt+0x67448>
   787b8:	ldr	r1, [sp, #32]
   787bc:	mov	r0, sl
   787c0:	mov	r2, r6
   787c4:	mov	r3, #0
   787c8:	bl	79bb8 <fputs@plt+0x68804>
   787cc:	mov	r9, r0
   787d0:	ldr	r0, [sp, #48]	; 0x30
   787d4:	ldr	r0, [r0]
   787d8:	cmp	r0, #0
   787dc:	bne	78800 <fputs@plt+0x6744c>
   787e0:	cmp	r9, #0
   787e4:	bne	78800 <fputs@plt+0x6744c>
   787e8:	ldr	r6, [r6, #20]
   787ec:	add	r5, r5, #1
   787f0:	cmp	r6, #0
   787f4:	bne	783c8 <fputs@plt+0x67014>
   787f8:	b	78800 <fputs@plt+0x6744c>
   787fc:	mov	r9, r0
   78800:	mov	r0, r9
   78804:	sub	sp, fp, #28
   78808:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7880c:	ldr	r0, [sp, #56]	; 0x38
   78810:	ldr	r0, [r0, #12]
   78814:	cmp	r0, #1
   78818:	blt	78398 <fputs@plt+0x66fe4>
   7881c:	ldr	r1, [sp, #56]	; 0x38
   78820:	add	r0, r0, r0, lsl #1
   78824:	ldr	r5, [r1, #20]
   78828:	add	r0, r5, r0, lsl #4
   7882c:	str	r0, [sp, #60]	; 0x3c
   78830:	add	r0, r6, r4
   78834:	add	r1, r0, #28
   78838:	add	r0, r0, #4
   7883c:	str	r0, [sp, #24]
   78840:	ldr	r0, [sp, #44]	; 0x2c
   78844:	str	r1, [sp, #20]
   78848:	add	r0, r0, #8
   7884c:	str	r0, [sp, #64]	; 0x40
   78850:	mov	sl, r5
   78854:	ldr	r1, [sp, #64]	; 0x40
   78858:	mov	r9, #0
   7885c:	ldr	r0, [sl, #32]!
   78860:	ldrd	r2, [r1]
   78864:	ldr	r1, [sl, #4]
   78868:	and	r0, r2, r0
   7886c:	and	r1, r3, r1
   78870:	orrs	r0, r0, r1
   78874:	bne	78940 <fputs@plt+0x6758c>
   78878:	ldr	r1, [sp, #32]
   7887c:	mov	r0, r5
   78880:	mov	r2, #0
   78884:	mov	r3, #0
   78888:	mov	r9, #0
   7888c:	mov	r4, r7
   78890:	bl	798cc <fputs@plt+0x68518>
   78894:	cmp	r0, #0
   78898:	beq	78940 <fputs@plt+0x6758c>
   7889c:	mov	r1, r5
   788a0:	ldr	r5, [sp, #44]	; 0x2c
   788a4:	mov	r0, #1
   788a8:	mov	r2, #0
   788ac:	str	r1, [sp, #52]	; 0x34
   788b0:	strh	r0, [r5, #24]
   788b4:	str	r2, [r5, #28]
   788b8:	str	r0, [r5, #40]	; 0x28
   788bc:	ldr	r0, [r5, #48]	; 0x30
   788c0:	str	r1, [r0]
   788c4:	ldr	r0, [sp, #24]
   788c8:	strh	r0, [r5, #18]
   788cc:	ldr	r0, [sp, #8]
   788d0:	ldr	r0, [r0, #12]
   788d4:	cmp	r0, #0
   788d8:	bne	788f0 <fputs@plt+0x6753c>
   788dc:	ldr	r0, [sp, #8]
   788e0:	ldrb	r0, [r0, #42]	; 0x2a
   788e4:	tst	r0, #2
   788e8:	ldreq	r0, [sp, #20]
   788ec:	strheq	r0, [r5, #18]
   788f0:	mov	r0, #43	; 0x2b
   788f4:	mov	r1, #43	; 0x2b
   788f8:	strh	r0, [r5, #22]
   788fc:	sxth	r0, r6
   78900:	bl	73f60 <fputs@plt+0x62bac>
   78904:	strh	r0, [r5, #20]
   78908:	mov	r0, #16384	; 0x4000
   7890c:	ldr	r2, [sp, #40]	; 0x28
   78910:	str	r0, [r5, #36]	; 0x24
   78914:	ldrd	r0, [sl]
   78918:	orr	r1, r1, r2
   7891c:	ldr	r2, [sp, #36]	; 0x24
   78920:	orr	r0, r0, r2
   78924:	strd	r0, [r5]
   78928:	mov	r1, r5
   7892c:	ldr	r0, [sp, #28]
   78930:	bl	792f8 <fputs@plt+0x67f44>
   78934:	ldr	r5, [sp, #52]	; 0x34
   78938:	mov	r9, r0
   7893c:	mov	r7, r4
   78940:	cmp	r9, #0
   78944:	bne	78960 <fputs@plt+0x675ac>
   78948:	ldr	r0, [sp, #60]	; 0x3c
   7894c:	ldr	sl, [sp, #28]
   78950:	add	r5, r5, #48	; 0x30
   78954:	cmp	r5, r0
   78958:	bcc	78850 <fputs@plt+0x6749c>
   7895c:	b	78398 <fputs@plt+0x66fe4>
   78960:	ldr	sl, [sp, #28]
   78964:	b	78398 <fputs@plt+0x66fe4>
   78968:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7896c:	add	fp, sp, #28
   78970:	sub	sp, sp, #708	; 0x2c4
   78974:	mov	sl, r0
   78978:	mov	r9, r2
   7897c:	add	r6, sp, #216	; 0xd8
   78980:	ldr	r0, [r0]
   78984:	vmov.i32	q8, #0	; 0x00000000
   78988:	mov	r8, r3
   7898c:	ldr	r2, [sl, #4]
   78990:	ldr	r5, [sl, #12]
   78994:	mov	r3, r6
   78998:	ldr	r1, [r2, #12]
   7899c:	str	r2, [sp, #36]	; 0x24
   789a0:	ldr	r7, [r2, #20]
   789a4:	add	r2, r6, #32
   789a8:	vst1.64	{d16-d17}, [r2]
   789ac:	add	r2, r6, #16
   789b0:	str	r2, [sp, #16]
   789b4:	vst1.64	{d16-d17}, [r2]
   789b8:	mov	r2, #52	; 0x34
   789bc:	vst1.64	{d16-d17}, [r3], r2
   789c0:	mov	r2, #0
   789c4:	cmp	r1, #1
   789c8:	str	r2, [r3]
   789cc:	str	r2, [sp, #264]	; 0x108
   789d0:	blt	78d98 <fputs@plt+0x679e4>
   789d4:	add	r1, r1, r1, lsl #1
   789d8:	ldr	r0, [r0, #4]
   789dc:	str	r8, [sp, #48]	; 0x30
   789e0:	str	r9, [sp, #44]	; 0x2c
   789e4:	str	sl, [sp, #24]
   789e8:	str	r5, [sp, #64]	; 0x40
   789ec:	add	r1, r7, r1, lsl #4
   789f0:	str	r1, [sp, #28]
   789f4:	ldrb	r1, [r5, #16]
   789f8:	add	r1, r1, r1, lsl #3
   789fc:	add	r0, r0, r1, lsl #3
   78a00:	ldr	r1, [r0, #52]	; 0x34
   78a04:	add	r0, r0, #24
   78a08:	str	r0, [sp, #68]	; 0x44
   78a0c:	add	r0, sp, #160	; 0xa0
   78a10:	str	r1, [sp, #52]	; 0x34
   78a14:	add	r1, r0, #16
   78a18:	add	r0, r0, #8
   78a1c:	str	r0, [sp, #32]
   78a20:	add	r0, r6, #8
   78a24:	str	r1, [sp, #84]	; 0x54
   78a28:	str	r0, [sp, #60]	; 0x3c
   78a2c:	add	r0, sp, #104	; 0x68
   78a30:	add	r0, r0, #8
   78a34:	str	r0, [sp, #40]	; 0x28
   78a38:	add	r0, r5, #24
   78a3c:	str	r0, [sp, #12]
   78a40:	add	r0, r5, #8
   78a44:	str	r0, [sp, #20]
   78a48:	ldrb	r0, [r7, #19]
   78a4c:	str	r7, [sp, #56]	; 0x38
   78a50:	tst	r0, #2
   78a54:	beq	78d80 <fputs@plt+0x679cc>
   78a58:	ldr	r0, [sp, #20]
   78a5c:	ldm	r0, {r0, r3}
   78a60:	ldr	r1, [sp, #56]	; 0x38
   78a64:	ldr	sl, [sp, #24]
   78a68:	ldr	r1, [r1, #12]
   78a6c:	ldr	r2, [r1, #408]	; 0x198
   78a70:	ldr	r7, [r1, #412]	; 0x19c
   78a74:	and	r3, r3, r7
   78a78:	and	r0, r0, r2
   78a7c:	orrs	r0, r0, r3
   78a80:	beq	78d80 <fputs@plt+0x679cc>
   78a84:	vld1.32	{d16-d17}, [sl]
   78a88:	ldr	r0, [r1, #12]
   78a8c:	ldr	r6, [r1, #20]
   78a90:	add	r1, sp, #272	; 0x110
   78a94:	add	r2, sp, #160	; 0xa0
   78a98:	mov	r4, #0
   78a9c:	vst1.64	{d16-d17}, [r1]!
   78aa0:	cmp	r0, #1
   78aa4:	str	r2, [r1]
   78aa8:	mov	r2, #0
   78aac:	str	r2, [sp, #280]	; 0x118
   78ab0:	blt	78ce8 <fputs@plt+0x67934>
   78ab4:	add	r0, r0, r0, lsl #1
   78ab8:	mov	r2, #0
   78abc:	mov	r7, #1
   78ac0:	add	r0, r6, r0, lsl #4
   78ac4:	str	r0, [sp, #80]	; 0x50
   78ac8:	ldrb	r0, [r6, #19]
   78acc:	tst	r0, #4
   78ad0:	bne	78b10 <fputs@plt+0x6775c>
   78ad4:	ldr	r0, [r6, #8]
   78ad8:	ldr	r1, [sp, #52]	; 0x34
   78adc:	cmp	r0, r1
   78ae0:	bne	78ccc <fputs@plt+0x67918>
   78ae4:	ldr	r1, [sp, #36]	; 0x24
   78ae8:	ldr	r0, [r1]
   78aec:	str	r1, [sp, #300]	; 0x12c
   78af0:	mov	r1, #72	; 0x48
   78af4:	strb	r1, [sp, #304]	; 0x130
   78af8:	mov	r1, #1
   78afc:	str	r1, [sp, #308]	; 0x134
   78b00:	str	r6, [sp, #316]	; 0x13c
   78b04:	str	r0, [sp, #296]	; 0x128
   78b08:	add	r0, sp, #296	; 0x128
   78b0c:	b	78b14 <fputs@plt+0x67760>
   78b10:	ldr	r0, [r6, #12]
   78b14:	str	r0, [sp, #276]	; 0x114
   78b18:	ldr	r0, [sp, #68]	; 0x44
   78b1c:	strh	r4, [sp, #160]	; 0xa0
   78b20:	ldr	r0, [r0]
   78b24:	ldrb	r0, [r0, #42]	; 0x2a
   78b28:	tst	r0, #16
   78b2c:	bne	78b44 <fputs@plt+0x67790>
   78b30:	add	r0, sp, #272	; 0x110
   78b34:	mov	r2, r9
   78b38:	mov	r3, r8
   78b3c:	bl	78208 <fputs@plt+0x66e54>
   78b40:	b	78b64 <fputs@plt+0x677b0>
   78b44:	ldr	r0, [fp, #8]
   78b48:	mov	r2, r9
   78b4c:	mov	r3, r8
   78b50:	str	r0, [sp]
   78b54:	ldr	r0, [fp, #12]
   78b58:	str	r0, [sp, #4]
   78b5c:	add	r0, sp, #272	; 0x110
   78b60:	bl	77bbc <fputs@plt+0x66808>
   78b64:	mov	r2, r0
   78b68:	cmp	r0, #0
   78b6c:	bne	78b94 <fputs@plt+0x677e0>
   78b70:	ldr	r0, [fp, #8]
   78b74:	mov	r2, r9
   78b78:	mov	r3, r8
   78b7c:	str	r0, [sp]
   78b80:	ldr	r0, [fp, #12]
   78b84:	str	r0, [sp, #4]
   78b88:	add	r0, sp, #272	; 0x110
   78b8c:	bl	78968 <fputs@plt+0x675b4>
   78b90:	mov	r2, r0
   78b94:	ldrh	sl, [sp, #160]	; 0xa0
   78b98:	cmp	sl, #0
   78b9c:	beq	78ce0 <fputs@plt+0x6792c>
   78ba0:	cmp	r7, #0
   78ba4:	bne	78ca8 <fputs@plt+0x678f4>
   78ba8:	ldrh	r5, [sp, #216]	; 0xd8
   78bac:	ldr	r0, [sp, #40]	; 0x28
   78bb0:	ldr	r1, [sp, #60]	; 0x3c
   78bb4:	str	r2, [sp, #72]	; 0x48
   78bb8:	str	r6, [sp, #76]	; 0x4c
   78bbc:	lsl	r2, r5, #4
   78bc0:	strh	r5, [sp, #104]	; 0x68
   78bc4:	bl	1121c <memcpy@plt>
   78bc8:	cmp	r5, #0
   78bcc:	strh	r4, [sp, #216]	; 0xd8
   78bd0:	str	r5, [sp, #88]	; 0x58
   78bd4:	beq	78c88 <fputs@plt+0x678d4>
   78bd8:	mov	r0, #0
   78bdc:	str	r0, [sp, #92]	; 0x5c
   78be0:	movw	r0, #65535	; 0xffff
   78be4:	tst	sl, r0
   78be8:	mov	sl, #0
   78bec:	beq	78c70 <fputs@plt+0x678bc>
   78bf0:	ldr	r1, [sp, #92]	; 0x5c
   78bf4:	add	r0, sp, #104	; 0x68
   78bf8:	mov	r9, #0
   78bfc:	add	r0, r0, r1, lsl #4
   78c00:	ldr	r1, [r0, #8]
   78c04:	ldr	r2, [r0, #12]
   78c08:	ldrh	r6, [r0, #18]
   78c0c:	ldrh	r8, [r0, #16]
   78c10:	ldr	r7, [sp, #84]	; 0x54
   78c14:	str	r2, [sp, #96]	; 0x60
   78c18:	str	r1, [sp, #100]	; 0x64
   78c1c:	ldrsh	r1, [r7]
   78c20:	ldrd	r4, [r7, #-8]
   78c24:	sxth	r0, r8
   78c28:	bl	73f60 <fputs@plt+0x62bac>
   78c2c:	ldrsh	r1, [r7, #2]
   78c30:	mov	sl, r0
   78c34:	sxth	r0, r6
   78c38:	bl	73f60 <fputs@plt+0x62bac>
   78c3c:	str	r0, [sp, #4]
   78c40:	ldr	r0, [sp, #100]	; 0x64
   78c44:	str	sl, [sp]
   78c48:	orr	r2, r4, r0
   78c4c:	ldr	r0, [sp, #96]	; 0x60
   78c50:	orr	r3, r5, r0
   78c54:	add	r0, sp, #216	; 0xd8
   78c58:	bl	79568 <fputs@plt+0x681b4>
   78c5c:	ldrh	sl, [sp, #160]	; 0xa0
   78c60:	add	r9, r9, #1
   78c64:	add	r7, r7, #16
   78c68:	cmp	r9, sl
   78c6c:	bcc	78c1c <fputs@plt+0x67868>
   78c70:	ldr	r1, [sp, #92]	; 0x5c
   78c74:	ldr	r0, [sp, #88]	; 0x58
   78c78:	add	r1, r1, #1
   78c7c:	cmp	r1, r0
   78c80:	str	r1, [sp, #92]	; 0x5c
   78c84:	bne	78be0 <fputs@plt+0x6782c>
   78c88:	ldr	r8, [sp, #48]	; 0x30
   78c8c:	ldr	r9, [sp, #44]	; 0x2c
   78c90:	ldr	r5, [sp, #64]	; 0x40
   78c94:	ldr	r6, [sp, #76]	; 0x4c
   78c98:	ldr	r2, [sp, #72]	; 0x48
   78c9c:	mov	r7, #0
   78ca0:	mov	r4, #0
   78ca4:	b	78ccc <fputs@plt+0x67918>
   78ca8:	ldr	r0, [sp, #60]	; 0x3c
   78cac:	ldr	r1, [sp, #32]
   78cb0:	mov	r5, r2
   78cb4:	lsl	r2, sl, #4
   78cb8:	strh	sl, [sp, #216]	; 0xd8
   78cbc:	bl	1121c <memcpy@plt>
   78cc0:	mov	r2, r5
   78cc4:	ldr	r5, [sp, #64]	; 0x40
   78cc8:	mov	r7, #0
   78ccc:	ldr	r0, [sp, #80]	; 0x50
   78cd0:	add	r6, r6, #48	; 0x30
   78cd4:	cmp	r6, r0
   78cd8:	bcc	78ac8 <fputs@plt+0x67714>
   78cdc:	b	78ce8 <fputs@plt+0x67934>
   78ce0:	ldr	r5, [sp, #64]	; 0x40
   78ce4:	strh	r4, [sp, #216]	; 0xd8
   78ce8:	mov	r0, #1
   78cec:	ldr	r1, [sp, #56]	; 0x38
   78cf0:	ldr	sl, [sp, #24]
   78cf4:	cmp	r2, #0
   78cf8:	strh	r0, [r5, #40]	; 0x28
   78cfc:	ldr	r0, [r5, #48]	; 0x30
   78d00:	str	r1, [r0]
   78d04:	mov	r0, #8192	; 0x2000
   78d08:	strb	r4, [r5, #17]
   78d0c:	strh	r4, [r5, #18]
   78d10:	str	r0, [r5, #36]	; 0x24
   78d14:	ldr	r0, [sp, #12]
   78d18:	str	r4, [r0]
   78d1c:	str	r4, [r0, #4]
   78d20:	str	r4, [r0, #8]
   78d24:	bne	78d98 <fputs@plt+0x679e4>
   78d28:	ldrh	r7, [sp, #216]	; 0xd8
   78d2c:	ldr	r0, [sp, #16]
   78d30:	mvn	r4, #0
   78d34:	add	r4, r4, #1
   78d38:	cmp	r4, r7
   78d3c:	bcs	78d80 <fputs@plt+0x679cc>
   78d40:	ldrh	r1, [r0]
   78d44:	add	r6, r0, #16
   78d48:	add	r1, r1, #1
   78d4c:	strh	r1, [r5, #20]
   78d50:	ldrh	r1, [r0, #2]
   78d54:	strh	r1, [r5, #22]
   78d58:	ldrd	r0, [r0, #-8]
   78d5c:	strd	r0, [r5]
   78d60:	mov	r0, sl
   78d64:	mov	r1, r5
   78d68:	bl	792f8 <fputs@plt+0x67f44>
   78d6c:	mov	r2, r0
   78d70:	cmp	r0, #0
   78d74:	mov	r0, r6
   78d78:	beq	78d34 <fputs@plt+0x67980>
   78d7c:	b	78d98 <fputs@plt+0x679e4>
   78d80:	ldr	r7, [sp, #56]	; 0x38
   78d84:	ldr	r0, [sp, #28]
   78d88:	add	r7, r7, #48	; 0x30
   78d8c:	cmp	r7, r0
   78d90:	bcc	78a48 <fputs@plt+0x67694>
   78d94:	mov	r2, #0
   78d98:	mov	r0, r2
   78d9c:	sub	sp, fp, #28
   78da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78da4:	push	{r4, r5, r6, sl, fp, lr}
   78da8:	add	fp, sp, #16
   78dac:	mov	r4, r1
   78db0:	add	r6, r1, #56	; 0x38
   78db4:	ldr	r1, [r1, #48]	; 0x30
   78db8:	mov	r5, r0
   78dbc:	cmp	r1, r6
   78dc0:	movne	r0, r5
   78dc4:	blne	13ce4 <fputs@plt+0x2930>
   78dc8:	mov	r0, r5
   78dcc:	mov	r1, r4
   78dd0:	bl	79850 <fputs@plt+0x6849c>
   78dd4:	mov	r0, #0
   78dd8:	mov	r1, #3
   78ddc:	strh	r0, [r4, #40]	; 0x28
   78de0:	str	r6, [r4, #48]	; 0x30
   78de4:	strh	r1, [r4, #44]	; 0x2c
   78de8:	str	r0, [r4, #36]	; 0x24
   78dec:	pop	{r4, r5, r6, sl, fp, pc}
   78df0:	push	{r4, r5, r6, r7, fp, lr}
   78df4:	add	fp, sp, #16
   78df8:	mov	r4, r1
   78dfc:	ldrh	r1, [r1, #44]	; 0x2c
   78e00:	mov	r5, r0
   78e04:	mov	r0, #0
   78e08:	cmp	r1, r2
   78e0c:	popge	{r4, r5, r6, r7, fp, pc}
   78e10:	add	r0, r2, #7
   78e14:	mov	r3, #0
   78e18:	bic	r7, r0, #7
   78e1c:	mov	r0, r5
   78e20:	lsl	r2, r7, #2
   78e24:	bl	238bc <fputs@plt+0x12508>
   78e28:	cmp	r0, #0
   78e2c:	moveq	r0, #7
   78e30:	popeq	{r4, r5, r6, r7, fp, pc}
   78e34:	mov	r6, r0
   78e38:	ldrh	r0, [r4, #44]	; 0x2c
   78e3c:	ldr	r1, [r4, #48]	; 0x30
   78e40:	lsl	r2, r0, #2
   78e44:	mov	r0, r6
   78e48:	bl	1121c <memcpy@plt>
   78e4c:	ldr	r1, [r4, #48]	; 0x30
   78e50:	add	r0, r4, #56	; 0x38
   78e54:	cmp	r1, r0
   78e58:	movne	r0, r5
   78e5c:	blne	13ce4 <fputs@plt+0x2930>
   78e60:	mov	r0, #0
   78e64:	strh	r7, [r4, #44]	; 0x2c
   78e68:	str	r6, [r4, #48]	; 0x30
   78e6c:	pop	{r4, r5, r6, r7, fp, pc}
   78e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78e74:	add	fp, sp, #28
   78e78:	sub	sp, sp, #28
   78e7c:	mov	r1, r3
   78e80:	ldr	r3, [fp, #20]
   78e84:	mov	r8, #0
   78e88:	ldr	r7, [r3]
   78e8c:	ldr	r3, [r3, #16]
   78e90:	str	r3, [sp, #24]
   78e94:	cmp	r7, #1
   78e98:	ldm	r0, {r3, r6}
   78e9c:	ldr	r9, [r0, #12]
   78ea0:	str	r0, [sp]
   78ea4:	ldrb	r0, [r9, #16]
   78ea8:	str	r6, [sp, #16]
   78eac:	str	r0, [sp, #4]
   78eb0:	ldm	r3, {r0, r3}
   78eb4:	str	r0, [sp, #12]
   78eb8:	ldr	r0, [fp, #24]
   78ebc:	str	r3, [sp, #8]
   78ec0:	str	r8, [r0]
   78ec4:	str	r2, [r9]
   78ec8:	str	r1, [r9, #4]
   78ecc:	str	r7, [sp, #20]
   78ed0:	blt	78f38 <fputs@plt+0x67b84>
   78ed4:	add	lr, fp, #8
   78ed8:	ldm	lr, {r2, sl, lr}
   78edc:	ldr	r0, [sp, #16]
   78ee0:	ldr	r3, [r0, #20]
   78ee4:	ldr	r0, [fp, #20]
   78ee8:	ldr	r7, [r0, #4]
   78eec:	add	r6, r7, #5
   78ef0:	ldr	r7, [sp, #20]
   78ef4:	strb	r8, [r6]
   78ef8:	ldr	r5, [r6, #3]
   78efc:	add	r5, r5, r5, lsl #1
   78f00:	add	r5, r3, r5, lsl #4
   78f04:	ldrd	r0, [r5, #32]
   78f08:	and	ip, r1, sl
   78f0c:	and	r4, r0, r2
   78f10:	eor	r1, ip, r1
   78f14:	eor	r0, r4, r0
   78f18:	orrs	r0, r0, r1
   78f1c:	ldrheq	r0, [r5, #18]
   78f20:	tsteq	r0, lr
   78f24:	moveq	r0, #1
   78f28:	strbeq	r0, [r6]
   78f2c:	subs	r7, r7, #1
   78f30:	add	r6, r6, #12
   78f34:	bne	78ef4 <fputs@plt+0x67b40>
   78f38:	ldr	r7, [sp, #20]
   78f3c:	ldr	r0, [sp, #24]
   78f40:	mov	r1, #0
   78f44:	lsl	r2, r7, #3
   78f48:	bl	11174 <memset@plt>
   78f4c:	ldr	sl, [fp, #20]
   78f50:	mov	r0, #25
   78f54:	movw	r1, #17070	; 0x42ae
   78f58:	movt	r1, #21613	; 0x546d
   78f5c:	mov	r6, sl
   78f60:	str	r0, [r6, #48]!	; 0x30
   78f64:	movw	r0, #40750	; 0x9f2e
   78f68:	movt	r0, #41607	; 0xa287
   78f6c:	strd	r0, [r6, #-8]
   78f70:	str	r8, [r6, #-28]	; 0xffffffe4
   78f74:	str	r8, [r6, #-24]	; 0xffffffe8
   78f78:	str	r8, [r6, #-16]
   78f7c:	str	r8, [r6, #4]
   78f80:	str	r8, [r6, #8]
   78f84:	ldr	r0, [sp, #4]
   78f88:	ldr	r1, [sp, #8]
   78f8c:	add	r0, r0, r0, lsl #3
   78f90:	add	r2, r1, r0, lsl #3
   78f94:	ldrd	r0, [r2, #64]	; 0x40
   78f98:	strd	r0, [r6, #16]
   78f9c:	ldr	r0, [r2, #24]!
   78fa0:	ldr	r4, [sp, #12]
   78fa4:	add	r1, r0, #56	; 0x38
   78fa8:	ldr	r0, [r4]
   78fac:	str	r2, [sp, #8]
   78fb0:	ldr	r2, [r1]
   78fb4:	mov	r1, r2
   78fb8:	ldr	r3, [r1], #24
   78fbc:	cmp	r3, r0
   78fc0:	bne	78fb0 <fputs@plt+0x67bfc>
   78fc4:	ldr	r5, [r2, #8]
   78fc8:	mov	r1, sl
   78fcc:	ldr	r0, [r5]
   78fd0:	ldr	r2, [r0, #12]
   78fd4:	mov	r0, r5
   78fd8:	blx	r2
   78fdc:	cmp	r0, #0
   78fe0:	beq	79080 <fputs@plt+0x67ccc>
   78fe4:	cmp	r0, #7
   78fe8:	bne	7902c <fputs@plt+0x67c78>
   78fec:	ldr	r0, [r4]
   78ff0:	ldrb	r1, [r0, #69]	; 0x45
   78ff4:	cmp	r1, #0
   78ff8:	bne	79080 <fputs@plt+0x67ccc>
   78ffc:	ldrb	r1, [r0, #70]	; 0x46
   79000:	cmp	r1, #0
   79004:	bne	79080 <fputs@plt+0x67ccc>
   79008:	mov	r1, #1
   7900c:	strb	r1, [r0, #69]	; 0x45
   79010:	ldr	r2, [r0, #164]	; 0xa4
   79014:	cmp	r2, #1
   79018:	strge	r1, [r0, #248]	; 0xf8
   7901c:	ldr	r1, [r0, #256]	; 0x100
   79020:	add	r1, r1, #1
   79024:	str	r1, [r0, #256]	; 0x100
   79028:	b	79080 <fputs@plt+0x67ccc>
   7902c:	ldr	r2, [r5, #8]
   79030:	cmp	r2, #0
   79034:	bne	79070 <fputs@plt+0x67cbc>
   79038:	cmp	r0, #516	; 0x204
   7903c:	bne	7904c <fputs@plt+0x67c98>
   79040:	movw	r2, #14916	; 0x3a44
   79044:	movt	r2, #9
   79048:	b	79070 <fputs@plt+0x67cbc>
   7904c:	movw	r2, #14902	; 0x3a36
   79050:	uxtb	r0, r0
   79054:	movt	r2, #9
   79058:	cmp	r0, #26
   7905c:	bhi	79070 <fputs@plt+0x67cbc>
   79060:	cmp	r0, #2
   79064:	movwne	r1, #62388	; 0xf3b4
   79068:	movtne	r1, #8
   7906c:	ldrne	r2, [r1, r0, lsl #2]
   79070:	movw	r1, #64280	; 0xfb18
   79074:	mov	r0, r4
   79078:	movt	r1, #8
   7907c:	bl	1d2fc <fputs@plt+0xbf48>
   79080:	ldr	r0, [r5, #8]
   79084:	bl	14400 <fputs@plt+0x304c>
   79088:	mov	r0, #0
   7908c:	str	r0, [r5, #8]
   79090:	ldr	r5, [r4, #68]	; 0x44
   79094:	cmp	r5, #0
   79098:	bne	792e4 <fputs@plt+0x67f30>
   7909c:	mov	r0, #0
   790a0:	cmp	r7, #0
   790a4:	ble	791d8 <fputs@plt+0x67e24>
   790a8:	mov	r1, #0
   790ac:	ldr	r2, [r9, #48]	; 0x30
   790b0:	str	r0, [r2, r1, lsl #2]
   790b4:	add	r1, r1, #1
   790b8:	cmp	r7, r1
   790bc:	bne	790ac <fputs@plt+0x67cf8>
   790c0:	mov	r0, #0
   790c4:	cmp	r7, #1
   790c8:	strh	r0, [r9, #30]
   790cc:	blt	791dc <fputs@plt+0x67e28>
   790d0:	ldr	r0, [sl, #4]
   790d4:	mvn	sl, #0
   790d8:	mov	ip, #0
   790dc:	add	r2, r0, #8
   790e0:	ldr	r0, [sp, #24]
   790e4:	ldr	r1, [r0, ip, lsl #3]
   790e8:	subs	r3, r1, #1
   790ec:	blt	791c4 <fputs@plt+0x67e10>
   790f0:	cmp	r1, r7
   790f4:	bgt	79264 <fputs@plt+0x67eb0>
   790f8:	ldr	r7, [r2]
   790fc:	cmp	r7, #0
   79100:	blt	79264 <fputs@plt+0x67eb0>
   79104:	ldr	r0, [sp, #16]
   79108:	ldr	r0, [r0, #12]
   7910c:	cmp	r7, r0
   79110:	bge	79264 <fputs@plt+0x67eb0>
   79114:	ldr	r0, [r9, #48]	; 0x30
   79118:	ldr	r4, [r0, r3, lsl #2]
   7911c:	cmp	r4, #0
   79120:	bne	79264 <fputs@plt+0x67eb0>
   79124:	ldrb	r4, [r2, #-3]
   79128:	cmp	r4, #0
   7912c:	beq	79264 <fputs@plt+0x67eb0>
   79130:	ldr	r5, [sp, #16]
   79134:	add	r7, r7, r7, lsl #1
   79138:	cmp	r3, sl
   7913c:	movgt	sl, r3
   79140:	cmp	r1, #16
   79144:	ldr	r4, [r5, #20]
   79148:	add	r7, r4, r7, lsl #4
   7914c:	ldr	r8, [r7, #32]
   79150:	ldr	lr, [r7, #36]	; 0x24
   79154:	ldrd	r4, [r9]
   79158:	orr	r5, r5, lr
   7915c:	orr	r4, r4, r8
   79160:	strd	r4, [r9]
   79164:	str	r7, [r0, r3, lsl #2]
   79168:	bgt	7918c <fputs@plt+0x67dd8>
   7916c:	ldr	r0, [sp, #24]
   79170:	add	r0, r0, ip, lsl #3
   79174:	ldrb	r0, [r0, #4]
   79178:	cmp	r0, #0
   7917c:	ldrhne	r0, [r9, #30]
   79180:	movne	r1, #1
   79184:	orrne	r0, r0, r1, lsl r3
   79188:	strhne	r0, [r9, #30]
   7918c:	ldrb	r0, [r7, #18]
   79190:	tst	r0, #1
   79194:	beq	791c0 <fputs@plt+0x67e0c>
   79198:	ldr	r0, [fp, #20]
   7919c:	mov	r1, r0
   791a0:	mov	r0, #0
   791a4:	str	r0, [r1, #32]
   791a8:	ldr	r0, [r1, #56]	; 0x38
   791ac:	bic	r0, r0, #1
   791b0:	str	r0, [r1, #56]	; 0x38
   791b4:	ldr	r0, [fp, #24]
   791b8:	mov	r1, #1
   791bc:	str	r1, [r0]
   791c0:	ldr	r7, [sp, #20]
   791c4:	add	ip, ip, #1
   791c8:	add	r2, r2, #12
   791cc:	cmp	ip, r7
   791d0:	blt	790e0 <fputs@plt+0x67d2c>
   791d4:	b	791e0 <fputs@plt+0x67e2c>
   791d8:	strh	r0, [r9, #30]
   791dc:	mvn	sl, #0
   791e0:	ldr	r4, [fp, #20]
   791e4:	add	r0, sl, #1
   791e8:	vmov.f64	d17, #112	; 0x3f800000  1.0
   791ec:	strh	r0, [r9, #40]	; 0x28
   791f0:	ldr	r0, [r4, #20]
   791f4:	str	r0, [r9, #24]
   791f8:	ldr	r0, [r4, #28]
   791fc:	strb	r0, [r9, #28]
   79200:	mov	r0, #0
   79204:	str	r0, [r4, #28]
   79208:	ldr	r1, [r4, #24]
   7920c:	str	r1, [r9, #32]
   79210:	ldr	r1, [r4, #32]
   79214:	cmp	r1, #0
   79218:	mov	r1, #0
   7921c:	ldrne	r1, [r4, #8]
   79220:	strh	r0, [r9, #18]
   79224:	strb	r1, [r9, #29]
   79228:	vldr	d16, [r4, #40]	; 0x28
   7922c:	vcmpe.f64	d16, d17
   79230:	vmrs	APSR_nzcv, fpscr
   79234:	bls	79290 <fputs@plt+0x67edc>
   79238:	vldr	d17, [pc, #176]	; 792f0 <fputs@plt+0x67f3c>
   7923c:	vmov	r0, r1, d16
   79240:	vcmpe.f64	d16, d17
   79244:	vmrs	APSR_nzcv, fpscr
   79248:	bls	79288 <fputs@plt+0x67ed4>
   7924c:	lsr	r0, r1, #20
   79250:	movw	r1, #55316	; 0xd814
   79254:	add	r0, r0, r0, lsl #2
   79258:	movt	r1, #65535	; 0xffff
   7925c:	add	r0, r1, r0, lsl #1
   79260:	b	79290 <fputs@plt+0x67edc>
   79264:	ldr	r0, [sp, #8]
   79268:	movw	r1, #8452	; 0x2104
   7926c:	movt	r1, #9
   79270:	ldr	r0, [r0]
   79274:	ldr	r2, [r0]
   79278:	ldr	r0, [sp, #12]
   7927c:	bl	1d2fc <fputs@plt+0xbf48>
   79280:	mov	r5, #1
   79284:	b	792e4 <fputs@plt+0x67f30>
   79288:	bl	891a8 <fputs@plt+0x77df4>
   7928c:	bl	47bb0 <fputs@plt+0x367fc>
   79290:	strh	r0, [r9, #20]
   79294:	ldrd	r0, [r6]
   79298:	bl	47bb0 <fputs@plt+0x367fc>
   7929c:	strh	r0, [r9, #22]
   792a0:	ldr	r0, [r4, #56]	; 0x38
   792a4:	ldr	r1, [r9, #36]	; 0x24
   792a8:	tst	r0, #1
   792ac:	ldr	r0, [sp]
   792b0:	orr	r2, r1, #4096	; 0x1000
   792b4:	biceq	r2, r1, #4096	; 0x1000
   792b8:	mov	r1, r9
   792bc:	str	r2, [r9, #36]	; 0x24
   792c0:	bl	792f8 <fputs@plt+0x67f44>
   792c4:	mov	r5, r0
   792c8:	ldrb	r0, [r9, #28]
   792cc:	cmp	r0, #0
   792d0:	beq	792e4 <fputs@plt+0x67f30>
   792d4:	ldr	r0, [r9, #32]
   792d8:	bl	14400 <fputs@plt+0x304c>
   792dc:	mov	r0, #0
   792e0:	strb	r0, [r9, #28]
   792e4:	mov	r0, r5
   792e8:	sub	sp, fp, #28
   792ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   792f0:	andeq	r0, r0, r0
   792f4:	bicsmi	ip, sp, r5, ror #26
   792f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   792fc:	add	fp, sp, #24
   79300:	sub	sp, sp, #8
   79304:	mov	r4, r1
   79308:	mov	r1, r0
   7930c:	ldr	r0, [r0, #16]
   79310:	cmp	r0, #0
   79314:	beq	79340 <fputs@plt+0x67f8c>
   79318:	ldrh	r1, [r4, #40]	; 0x28
   7931c:	mov	r5, #0
   79320:	cmp	r1, #0
   79324:	beq	7955c <fputs@plt+0x681a8>
   79328:	ldrd	r2, [r4]
   7932c:	ldrsh	r1, [r4, #20]
   79330:	ldrsh	r7, [r4, #22]
   79334:	stm	sp, {r1, r7}
   79338:	bl	79568 <fputs@plt+0x681b4>
   7933c:	b	7955c <fputs@plt+0x681a8>
   79340:	ldr	r6, [r1]
   79344:	ldr	r0, [r6]
   79348:	ldr	r7, [r6, #16]!
   7934c:	cmp	r7, #0
   79350:	ldr	r9, [r0]
   79354:	ldrne	r0, [r4, #36]	; 0x24
   79358:	andsne	r0, r0, #512	; 0x200
   7935c:	beq	793d8 <fputs@plt+0x68024>
   79360:	ldrb	r5, [r4, #16]
   79364:	ldrb	r0, [r7, #16]
   79368:	cmp	r0, r5
   7936c:	bne	793cc <fputs@plt+0x68018>
   79370:	ldrb	r0, [r7, #37]	; 0x25
   79374:	tst	r0, #2
   79378:	beq	793cc <fputs@plt+0x68018>
   7937c:	mov	r0, r7
   79380:	mov	r1, r4
   79384:	bl	7979c <fputs@plt+0x683e8>
   79388:	cmp	r0, #0
   7938c:	beq	793a4 <fputs@plt+0x67ff0>
   79390:	ldrh	r0, [r7, #20]
   79394:	strh	r0, [r4, #20]
   79398:	ldrh	r0, [r7, #22]
   7939c:	sub	r0, r0, #1
   793a0:	b	793c8 <fputs@plt+0x68014>
   793a4:	mov	r0, r4
   793a8:	mov	r1, r7
   793ac:	bl	7979c <fputs@plt+0x683e8>
   793b0:	cmp	r0, #0
   793b4:	beq	793cc <fputs@plt+0x68018>
   793b8:	ldrh	r0, [r7, #20]
   793bc:	strh	r0, [r4, #20]
   793c0:	ldrh	r0, [r7, #22]
   793c4:	add	r0, r0, #1
   793c8:	strh	r0, [r4, #22]
   793cc:	ldr	r7, [r7, #52]	; 0x34
   793d0:	cmp	r7, #0
   793d4:	bne	79364 <fputs@plt+0x67fb0>
   793d8:	mov	r0, r6
   793dc:	mov	r1, r4
   793e0:	bl	7966c <fputs@plt+0x682b8>
   793e4:	cmp	r0, #0
   793e8:	beq	79408 <fputs@plt+0x68054>
   793ec:	ldr	r8, [r0]
   793f0:	mov	r7, r0
   793f4:	cmp	r8, #0
   793f8:	beq	79498 <fputs@plt+0x680e4>
   793fc:	mov	r7, r8
   79400:	ldr	r0, [r7, #52]!	; 0x34
   79404:	b	79434 <fputs@plt+0x68080>
   79408:	mov	r5, #0
   7940c:	b	7955c <fputs@plt+0x681a8>
   79410:	ldr	r0, [r6, #52]	; 0x34
   79414:	mov	r1, r6
   79418:	str	r0, [r7]
   7941c:	mov	r0, r9
   79420:	bl	78da4 <fputs@plt+0x679f0>
   79424:	mov	r0, r9
   79428:	mov	r1, r6
   7942c:	bl	13ce4 <fputs@plt+0x2930>
   79430:	ldr	r0, [r7]
   79434:	cmp	r0, #0
   79438:	beq	7945c <fputs@plt+0x680a8>
   7943c:	mov	r0, r7
   79440:	mov	r1, r4
   79444:	bl	7966c <fputs@plt+0x682b8>
   79448:	cmp	r0, #0
   7944c:	ldrne	r6, [r0]
   79450:	movne	r7, r0
   79454:	cmpne	r6, #0
   79458:	bne	79410 <fputs@plt+0x6805c>
   7945c:	mov	r0, r9
   79460:	mov	r1, r8
   79464:	bl	79850 <fputs@plt+0x6849c>
   79468:	ldrh	r2, [r4, #40]	; 0x28
   7946c:	mov	r0, r9
   79470:	mov	r1, r8
   79474:	bl	78df0 <fputs@plt+0x67a3c>
   79478:	cmp	r0, #0
   7947c:	beq	794dc <fputs@plt+0x68128>
   79480:	mov	r0, #0
   79484:	mov	r5, #7
   79488:	str	r0, [r8, #24]
   7948c:	str	r0, [r8, #28]
   79490:	str	r0, [r8, #32]
   79494:	b	7952c <fputs@plt+0x68178>
   79498:	mov	r0, r9
   7949c:	mov	r2, #72	; 0x48
   794a0:	mov	r3, #0
   794a4:	mov	r5, #0
   794a8:	bl	238bc <fputs@plt+0x12508>
   794ac:	cmp	r0, #0
   794b0:	str	r0, [r7]
   794b4:	beq	79558 <fputs@plt+0x681a4>
   794b8:	mov	r8, r0
   794bc:	strh	r5, [r0, #40]	; 0x28
   794c0:	mov	r0, #3
   794c4:	strh	r0, [r8, #44]	; 0x2c
   794c8:	add	r0, r8, #56	; 0x38
   794cc:	str	r5, [r8, #36]	; 0x24
   794d0:	str	r0, [r8, #48]	; 0x30
   794d4:	str	r5, [r8, #52]	; 0x34
   794d8:	b	7945c <fputs@plt+0x680a8>
   794dc:	mov	r1, r4
   794e0:	mov	ip, r8
   794e4:	ldm	r1!, {r2, r3, r5, r6, r7}
   794e8:	stmia	ip!, {r2, r3, r5, r6, r7}
   794ec:	ldm	r1, {r0, r2, r3, r5, r6, r7}
   794f0:	stm	ip, {r0, r2, r3, r5, r6, r7}
   794f4:	ldrh	r2, [r8, #40]	; 0x28
   794f8:	ldr	r1, [r4, #48]	; 0x30
   794fc:	ldr	r0, [r8, #48]	; 0x30
   79500:	lsl	r2, r2, #2
   79504:	bl	1121c <memcpy@plt>
   79508:	ldr	r0, [r4, #36]	; 0x24
   7950c:	mov	r5, #0
   79510:	tst	r0, #1024	; 0x400
   79514:	bne	79528 <fputs@plt+0x68174>
   79518:	tst	r0, #16384	; 0x4000
   7951c:	movne	r5, #0
   79520:	strne	r5, [r4, #28]
   79524:	b	7952c <fputs@plt+0x68178>
   79528:	strb	r5, [r4, #28]
   7952c:	ldrb	r0, [r8, #37]	; 0x25
   79530:	tst	r0, #4
   79534:	bne	7955c <fputs@plt+0x681a8>
   79538:	ldr	r0, [r8, #28]
   7953c:	cmp	r0, #0
   79540:	beq	7955c <fputs@plt+0x681a8>
   79544:	ldr	r0, [r0, #44]	; 0x2c
   79548:	cmp	r0, #0
   7954c:	moveq	r0, #0
   79550:	streq	r0, [r8, #28]
   79554:	b	7955c <fputs@plt+0x681a8>
   79558:	mov	r5, #7
   7955c:	mov	r0, r5
   79560:	sub	sp, fp, #24
   79564:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   79568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7956c:	add	fp, sp, #28
   79570:	mov	r1, r0
   79574:	ldr	ip, [fp, #12]
   79578:	ldr	lr, [fp, #8]
   7957c:	mov	r9, r3
   79580:	mov	sl, r2
   79584:	ldrh	r8, [r1], #8
   79588:	cmp	r8, #0
   7958c:	beq	795f8 <fputs@plt+0x68244>
   79590:	movw	r6, #65535	; 0xffff
   79594:	mov	r5, r1
   79598:	mov	r7, r8
   7959c:	ldrsh	r4, [r5, #8]
   795a0:	cmp	r4, lr
   795a4:	blt	795bc <fputs@plt+0x68208>
   795a8:	ldrd	r2, [r5]
   795ac:	bic	r3, r9, r3
   795b0:	bic	r2, sl, r2
   795b4:	orrs	r2, r2, r3
   795b8:	beq	79610 <fputs@plt+0x6825c>
   795bc:	cmp	r4, lr
   795c0:	bgt	795e0 <fputs@plt+0x6822c>
   795c4:	ldrd	r2, [r5]
   795c8:	and	r4, r3, r9
   795cc:	eor	r3, r4, r3
   795d0:	and	r4, r2, sl
   795d4:	eor	r2, r4, r2
   795d8:	orrs	r2, r2, r3
   795dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   795e0:	sub	r7, r7, #1
   795e4:	add	r5, r5, #16
   795e8:	tst	r7, r6
   795ec:	bne	7959c <fputs@plt+0x681e8>
   795f0:	cmp	r8, #3
   795f4:	bcs	79618 <fputs@plt+0x68264>
   795f8:	lsl	r1, r8, #4
   795fc:	add	r2, r8, #1
   79600:	strh	r2, [r0], r1
   79604:	strh	ip, [r0, #18]
   79608:	add	r1, r0, #8
   7960c:	b	79650 <fputs@plt+0x6829c>
   79610:	mov	r1, r5
   79614:	b	79650 <fputs@plt+0x6829c>
   79618:	add	r5, r0, #32
   7961c:	ldrh	r0, [r0, #16]
   79620:	sub	r4, r8, #1
   79624:	mov	r6, r5
   79628:	ldrsh	r2, [r6], #16
   7962c:	sxth	r0, r0
   79630:	cmp	r0, r2
   79634:	subgt	r1, r5, #8
   79638:	subs	r4, r4, #1
   7963c:	mov	r5, r6
   79640:	ldrsh	r0, [r1, #8]
   79644:	bne	79628 <fputs@plt+0x68274>
   79648:	cmp	r0, lr
   7964c:	ble	79668 <fputs@plt+0x682b4>
   79650:	strh	lr, [r1, #8]
   79654:	str	sl, [r1]
   79658:	str	r9, [r1, #4]
   7965c:	ldrsh	r0, [r1, #10]
   79660:	cmp	r0, ip
   79664:	strhgt	ip, [r1, #10]
   79668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7966c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79670:	add	fp, sp, #28
   79674:	ldr	r3, [r0]
   79678:	cmp	r3, #0
   7967c:	beq	79788 <fputs@plt+0x683d4>
   79680:	ldrb	lr, [r1, #16]
   79684:	movw	ip, #513	; 0x201
   79688:	mov	r2, r0
   7968c:	mov	r0, r3
   79690:	ldrb	r3, [r3, #16]
   79694:	cmp	r3, lr
   79698:	bne	79774 <fputs@plt+0x683c0>
   7969c:	ldrb	r3, [r1, #17]
   796a0:	ldrb	r4, [r0, #17]
   796a4:	cmp	r4, r3
   796a8:	bne	79774 <fputs@plt+0x683c0>
   796ac:	ldrb	r3, [r0, #37]	; 0x25
   796b0:	tst	r3, #64	; 0x40
   796b4:	beq	796f4 <fputs@plt+0x68340>
   796b8:	ldrh	r3, [r1, #42]	; 0x2a
   796bc:	cmp	r3, #0
   796c0:	bne	796f4 <fputs@plt+0x68340>
   796c4:	ldr	r3, [r1, #36]	; 0x24
   796c8:	and	r3, r3, ip
   796cc:	cmp	r3, ip
   796d0:	bne	796f4 <fputs@plt+0x68340>
   796d4:	ldrd	r4, [r0]
   796d8:	ldrd	r6, [r1]
   796dc:	and	r3, r7, r5
   796e0:	and	r4, r6, r4
   796e4:	eor	r3, r3, r7
   796e8:	eor	r4, r4, r6
   796ec:	orrs	r3, r4, r3
   796f0:	beq	7978c <fputs@plt+0x683d8>
   796f4:	ldrd	r8, [r0]
   796f8:	ldm	r1, {r4, sl}
   796fc:	and	r3, sl, r9
   79700:	and	r6, r4, r8
   79704:	eor	r7, r3, r9
   79708:	eor	r5, r6, r8
   7970c:	orrs	r5, r5, r7
   79710:	bne	79744 <fputs@plt+0x68390>
   79714:	ldrsh	r5, [r1, #18]
   79718:	ldrsh	r7, [r0, #18]
   7971c:	cmp	r7, r5
   79720:	bgt	79744 <fputs@plt+0x68390>
   79724:	ldrsh	r5, [r1, #20]
   79728:	ldrsh	r7, [r0, #20]
   7972c:	cmp	r7, r5
   79730:	bgt	79744 <fputs@plt+0x68390>
   79734:	ldrsh	r5, [r1, #22]
   79738:	ldrsh	r7, [r0, #22]
   7973c:	cmp	r7, r5
   79740:	ble	79794 <fputs@plt+0x683e0>
   79744:	eor	r4, r6, r4
   79748:	eor	r3, r3, sl
   7974c:	orrs	r3, r4, r3
   79750:	bne	79774 <fputs@plt+0x683c0>
   79754:	ldrsh	r3, [r1, #20]
   79758:	ldrsh	r4, [r0, #20]
   7975c:	cmp	r4, r3
   79760:	blt	79774 <fputs@plt+0x683c0>
   79764:	ldrsh	r3, [r1, #22]
   79768:	ldrsh	r4, [r0, #22]
   7976c:	cmp	r4, r3
   79770:	bge	7978c <fputs@plt+0x683d8>
   79774:	ldr	r3, [r0, #52]!	; 0x34
   79778:	cmp	r3, #0
   7977c:	mov	r2, r0
   79780:	bne	79688 <fputs@plt+0x682d4>
   79784:	b	7978c <fputs@plt+0x683d8>
   79788:	mov	r2, r0
   7978c:	mov	r0, r2
   79790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79794:	mov	r2, #0
   79798:	b	7978c <fputs@plt+0x683d8>
   7979c:	push	{r4, r5, r6, sl, fp, lr}
   797a0:	add	fp, sp, #16
   797a4:	ldrh	r3, [r1, #42]	; 0x2a
   797a8:	ldrh	r5, [r0, #42]	; 0x2a
   797ac:	mov	r2, r0
   797b0:	mov	r0, #0
   797b4:	cmp	r3, r5
   797b8:	bhi	7984c <fputs@plt+0x68498>
   797bc:	ldrh	ip, [r1, #40]	; 0x28
   797c0:	sub	r4, ip, r3
   797c4:	ldrh	r3, [r2, #40]	; 0x28
   797c8:	sub	r5, r3, r5
   797cc:	cmp	r5, r4
   797d0:	bge	7984c <fputs@plt+0x68498>
   797d4:	ldrsh	r5, [r1, #20]
   797d8:	ldrsh	r4, [r2, #20]
   797dc:	cmp	r4, r5
   797e0:	blt	797f8 <fputs@plt+0x68444>
   797e4:	bgt	7984c <fputs@plt+0x68498>
   797e8:	ldrsh	r5, [r1, #22]
   797ec:	ldrsh	r4, [r2, #22]
   797f0:	cmp	r4, r5
   797f4:	bgt	7984c <fputs@plt+0x68498>
   797f8:	cmp	r3, #0
   797fc:	beq	79848 <fputs@plt+0x68494>
   79800:	ldr	lr, [r2, #48]	; 0x30
   79804:	sub	ip, ip, #1
   79808:	sub	r2, r3, #1
   7980c:	ldr	r4, [lr, r2, lsl #2]
   79810:	cmp	r4, #0
   79814:	beq	7983c <fputs@plt+0x68488>
   79818:	mov	r5, ip
   7981c:	add	r6, r5, #1
   79820:	cmp	r6, #1
   79824:	poplt	{r4, r5, r6, sl, fp, pc}
   79828:	ldr	r6, [r1, #48]	; 0x30
   7982c:	ldr	r6, [r6, r5, lsl #2]
   79830:	sub	r5, r5, #1
   79834:	cmp	r6, r4
   79838:	bne	7981c <fputs@plt+0x68468>
   7983c:	cmp	r3, #1
   79840:	mov	r3, r2
   79844:	bgt	79808 <fputs@plt+0x68454>
   79848:	mov	r0, #1
   7984c:	pop	{r4, r5, r6, sl, fp, pc}
   79850:	push	{r4, r5, fp, lr}
   79854:	add	fp, sp, #8
   79858:	mov	r5, r0
   7985c:	ldr	r0, [r1, #36]	; 0x24
   79860:	tst	r0, #17408	; 0x4400
   79864:	popeq	{r4, r5, fp, pc}
   79868:	mov	r4, r1
   7986c:	tst	r0, #1024	; 0x400
   79870:	ldrbne	r1, [r4, #28]
   79874:	cmpne	r1, #0
   79878:	bne	79890 <fputs@plt+0x684dc>
   7987c:	tst	r0, #16384	; 0x4000
   79880:	ldrne	r0, [r4, #28]
   79884:	cmpne	r0, #0
   79888:	bne	798a8 <fputs@plt+0x684f4>
   7988c:	pop	{r4, r5, fp, pc}
   79890:	ldr	r0, [r4, #32]
   79894:	bl	14400 <fputs@plt+0x304c>
   79898:	mov	r0, #0
   7989c:	str	r0, [r4, #32]
   798a0:	strb	r0, [r4, #28]
   798a4:	pop	{r4, r5, fp, pc}
   798a8:	ldr	r1, [r0, #16]
   798ac:	mov	r0, r5
   798b0:	bl	13ce4 <fputs@plt+0x2930>
   798b4:	ldr	r1, [r4, #28]
   798b8:	mov	r0, r5
   798bc:	bl	13ce4 <fputs@plt+0x2930>
   798c0:	mov	r0, #0
   798c4:	str	r0, [r4, #28]
   798c8:	pop	{r4, r5, fp, pc}
   798cc:	push	{r4, r5, fp, lr}
   798d0:	add	fp, sp, #8
   798d4:	ldr	lr, [r1, #44]	; 0x2c
   798d8:	ldr	r4, [r0, #8]
   798dc:	mov	ip, r0
   798e0:	mov	r0, #0
   798e4:	cmp	r4, lr
   798e8:	bne	7990c <fputs@plt+0x68558>
   798ec:	ldrb	r4, [ip, #18]
   798f0:	tst	r4, #130	; 0x82
   798f4:	beq	7990c <fputs@plt+0x68558>
   798f8:	ldrd	r4, [ip, #32]
   798fc:	and	r3, r5, r3
   79900:	and	r2, r4, r2
   79904:	orrs	r2, r2, r3
   79908:	beq	79910 <fputs@plt+0x6855c>
   7990c:	pop	{r4, r5, fp, pc}
   79910:	ldr	r2, [ip, #12]
   79914:	cmp	r2, #0
   79918:	poplt	{r4, r5, fp, pc}
   7991c:	ldr	r0, [r1, #16]
   79920:	ldr	r0, [r0, #4]
   79924:	add	r0, r0, r2, lsl #4
   79928:	ldrb	r4, [r0, #13]
   7992c:	ldr	r0, [ip]
   79930:	bl	662a0 <fputs@plt+0x54eec>
   79934:	cmp	r0, #65	; 0x41
   79938:	moveq	r0, #1
   7993c:	popeq	{r4, r5, fp, pc}
   79940:	cmp	r0, #66	; 0x42
   79944:	subeq	r0, r4, #66	; 0x42
   79948:	clzeq	r0, r0
   7994c:	lsreq	r0, r0, #5
   79950:	popeq	{r4, r5, fp, pc}
   79954:	mov	r0, #0
   79958:	cmp	r4, #66	; 0x42
   7995c:	movwhi	r0, #1
   79960:	pop	{r4, r5, fp, pc}
   79964:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   79968:	add	fp, sp, #24
   7996c:	mov	r9, r0
   79970:	ldrb	r0, [r2]
   79974:	mov	r4, r2
   79978:	mov	r6, r1
   7997c:	b	799a0 <fputs@plt+0x685ec>
   79980:	ldr	r2, [r4, #12]
   79984:	mov	r0, r9
   79988:	mov	r1, r6
   7998c:	bl	79964 <fputs@plt+0x685b0>
   79990:	cmp	r0, #0
   79994:	beq	79a00 <fputs@plt+0x6864c>
   79998:	ldr	r4, [r4, #16]
   7999c:	ldrb	r0, [r4]
   799a0:	cmp	r0, #72	; 0x48
   799a4:	beq	79980 <fputs@plt+0x685cc>
   799a8:	ldr	r8, [r6, #12]
   799ac:	cmp	r8, #1
   799b0:	blt	79a00 <fputs@plt+0x6864c>
   799b4:	ldr	r7, [r6, #20]
   799b8:	mov	r5, #0
   799bc:	ldr	r6, [r7]
   799c0:	mov	r1, r4
   799c4:	mov	r2, r9
   799c8:	mov	r0, r6
   799cc:	bl	7a2e0 <fputs@plt+0x68f2c>
   799d0:	cmp	r0, #0
   799d4:	beq	799f0 <fputs@plt+0x6863c>
   799d8:	ldrb	r1, [r6, #4]
   799dc:	mov	r0, #1
   799e0:	tst	r1, #1
   799e4:	ldrshne	r1, [r6, #36]	; 0x24
   799e8:	cmpne	r1, r9
   799ec:	beq	79a04 <fputs@plt+0x68650>
   799f0:	add	r5, r5, #1
   799f4:	add	r7, r7, #48	; 0x30
   799f8:	cmp	r5, r8
   799fc:	blt	799bc <fputs@plt+0x68608>
   79a00:	mov	r0, #0
   79a04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   79a08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79a0c:	add	fp, sp, #28
   79a10:	sub	sp, sp, #20
   79a14:	ldr	r4, [r0, #12]
   79a18:	mov	r9, r1
   79a1c:	cmp	r4, #0
   79a20:	ble	79b94 <fputs@plt+0x687e0>
   79a24:	mov	r5, r9
   79a28:	str	r2, [sp, #4]
   79a2c:	mov	r6, r0
   79a30:	ldr	r2, [r9, #12]
   79a34:	add	ip, r9, #22
   79a38:	mov	lr, #0
   79a3c:	ldrd	r0, [r9]
   79a40:	ldr	r3, [r5, #8]!
   79a44:	ldr	r7, [r6, #20]
   79a48:	orr	r0, r3, r0
   79a4c:	mvn	r8, r0
   79a50:	orr	r0, r2, r1
   79a54:	mvn	sl, r0
   79a58:	str	r8, [sp, #12]
   79a5c:	str	sl, [sp, #8]
   79a60:	ldrb	r0, [r7, #20]
   79a64:	tst	r0, #2
   79a68:	bne	79b8c <fputs@plt+0x687d8>
   79a6c:	ldrd	r0, [r7, #40]	; 0x28
   79a70:	and	r2, r1, sl
   79a74:	and	r3, r0, r8
   79a78:	orrs	r2, r3, r2
   79a7c:	bne	79b80 <fputs@plt+0x687cc>
   79a80:	ldrd	r2, [r5]
   79a84:	and	r1, r3, r1
   79a88:	and	r0, r2, r0
   79a8c:	orrs	r0, r0, r1
   79a90:	beq	79b80 <fputs@plt+0x687cc>
   79a94:	ldrh	r0, [r9, #40]	; 0x28
   79a98:	cmp	r0, #0
   79a9c:	beq	79af0 <fputs@plt+0x6873c>
   79aa0:	sub	r2, r0, #1
   79aa4:	ldr	r0, [r9, #48]	; 0x30
   79aa8:	mov	r1, r2
   79aac:	ldr	r2, [r0, r2, lsl #2]
   79ab0:	cmp	r2, #0
   79ab4:	beq	79ae0 <fputs@plt+0x6872c>
   79ab8:	cmp	r2, r7
   79abc:	beq	79b80 <fputs@plt+0x687cc>
   79ac0:	ldr	r2, [r2, #4]
   79ac4:	cmp	r2, #0
   79ac8:	blt	79ae0 <fputs@plt+0x6872c>
   79acc:	ldr	r3, [r6, #20]
   79ad0:	add	r2, r2, r2, lsl #1
   79ad4:	add	r2, r3, r2, lsl #4
   79ad8:	cmp	r2, r7
   79adc:	beq	79b80 <fputs@plt+0x687cc>
   79ae0:	sub	r2, r1, #1
   79ae4:	add	r1, r1, #1
   79ae8:	cmp	r1, #1
   79aec:	bgt	79aa8 <fputs@plt+0x686f4>
   79af0:	ldrsh	r1, [r7, #16]
   79af4:	ldrh	r0, [ip]
   79af8:	cmp	r1, #0
   79afc:	ble	79b78 <fputs@plt+0x687c4>
   79b00:	sub	r0, r0, #1
   79b04:	strh	r0, [ip]
   79b08:	ldrb	r0, [r7, #18]
   79b0c:	tst	r0, #130	; 0x82
   79b10:	beq	79b80 <fputs@plt+0x687cc>
   79b14:	ldr	r0, [r7]
   79b18:	add	r1, sp, #16
   79b1c:	mov	sl, r9
   79b20:	mov	r8, ip
   79b24:	mov	r9, lr
   79b28:	ldr	r0, [r0, #16]
   79b2c:	bl	65c4c <fputs@plt+0x54898>
   79b30:	ldr	r1, [sp, #16]
   79b34:	mov	lr, r9
   79b38:	mov	r9, sl
   79b3c:	mov	ip, r8
   79b40:	ldr	sl, [sp, #8]
   79b44:	ldr	r8, [sp, #12]
   79b48:	add	r1, r1, #1
   79b4c:	cmp	r1, #3
   79b50:	mov	r1, #20
   79b54:	movwcc	r1, #10
   79b58:	cmp	r0, #0
   79b5c:	mov	r0, #20
   79b60:	moveq	r1, r0
   79b64:	sxth	r0, lr
   79b68:	cmp	r1, r0
   79b6c:	str	r1, [sp, #16]
   79b70:	movgt	lr, r1
   79b74:	b	79b80 <fputs@plt+0x687cc>
   79b78:	add	r0, r0, r1
   79b7c:	strh	r0, [ip]
   79b80:	add	r7, r7, #48	; 0x30
   79b84:	subs	r4, r4, #1
   79b88:	bgt	79a60 <fputs@plt+0x686ac>
   79b8c:	ldr	r2, [sp, #4]
   79b90:	b	79b9c <fputs@plt+0x687e8>
   79b94:	add	ip, r9, #22
   79b98:	mov	lr, #0
   79b9c:	ldrsh	r1, [ip]
   79ba0:	sxth	r0, lr
   79ba4:	sub	r0, r2, r0
   79ba8:	cmp	r0, r1
   79bac:	strhlt	r0, [ip]
   79bb0:	sub	sp, fp, #28
   79bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79bbc:	add	fp, sp, #28
   79bc0:	sub	sp, sp, #172	; 0xac
   79bc4:	mov	r8, r2
   79bc8:	ldr	r2, [r0]
   79bcc:	mov	r6, #7
   79bd0:	ldr	r2, [r2]
   79bd4:	ldr	r7, [r2]
   79bd8:	ldrb	r2, [r7, #69]	; 0x45
   79bdc:	cmp	r2, #0
   79be0:	bne	7a2d4 <fputs@plt+0x68f20>
   79be4:	str	r7, [sp, #32]
   79be8:	ldr	r7, [r0, #12]
   79bec:	mov	r6, #24
   79bf0:	str	r3, [sp, #36]	; 0x24
   79bf4:	ldr	r2, [r7, #36]	; 0x24
   79bf8:	tst	r2, #32
   79bfc:	str	r2, [sp, #56]	; 0x38
   79c00:	bne	79c14 <fputs@plt+0x68860>
   79c04:	ldrb	r2, [r1, #36]	; 0x24
   79c08:	mov	r6, #63	; 0x3f
   79c0c:	tst	r2, #8
   79c10:	movweq	r6, #447	; 0x1bf
   79c14:	ldrb	r2, [r8, #55]	; 0x37
   79c18:	movw	r3, #387	; 0x183
   79c1c:	ldrh	r4, [r7, #24]
   79c20:	tst	r2, #4
   79c24:	andne	r6, r6, r3
   79c28:	ldrd	r2, [r7]
   79c2c:	str	r1, [sp, #28]
   79c30:	str	r0, [sp, #44]	; 0x2c
   79c34:	str	r2, [sp, #52]	; 0x34
   79c38:	ldr	r2, [r1, #44]	; 0x2c
   79c3c:	ldr	r1, [r0, #4]
   79c40:	ldrh	r0, [r7, #22]
   79c44:	str	r3, [sp, #48]	; 0x30
   79c48:	mov	r3, r4
   79c4c:	str	r0, [sp, #68]	; 0x44
   79c50:	ldrh	r0, [r7, #40]	; 0x28
   79c54:	str	r0, [sp, #60]	; 0x3c
   79c58:	ldrh	r0, [r7, #42]	; 0x2a
   79c5c:	str	r0, [sp, #8]
   79c60:	add	r0, sp, #76	; 0x4c
   79c64:	stm	sp, {r6, r8}
   79c68:	bl	777c8 <fputs@plt+0x66414>
   79c6c:	mov	r6, #0
   79c70:	mov	r9, r0
   79c74:	strh	r6, [r7, #18]
   79c78:	ldr	r0, [r8, #8]
   79c7c:	ldrsh	r0, [r0]
   79c80:	str	r0, [sp, #40]	; 0x28
   79c84:	cmp	r0, #11
   79c88:	mov	r0, #0
   79c8c:	blt	79ca0 <fputs@plt+0x688ec>
   79c90:	ldr	r0, [sp, #40]	; 0x28
   79c94:	asr	r1, r0, #31
   79c98:	bl	47bb0 <fputs@plt+0x367fc>
   79c9c:	sub	r0, r0, #33	; 0x21
   79ca0:	cmp	r9, #0
   79ca4:	str	r4, [sp, #64]	; 0x40
   79ca8:	beq	7a1a8 <fputs@plt+0x68df4>
   79cac:	ldr	r1, [sp, #60]	; 0x3c
   79cb0:	sxth	r0, r0
   79cb4:	str	r0, [sp, #20]
   79cb8:	mov	r0, #0
   79cbc:	str	r0, [sp, #12]
   79cc0:	add	r1, r1, #1
   79cc4:	str	r1, [sp, #24]
   79cc8:	add	r1, r7, #8
   79ccc:	str	r1, [sp, #72]	; 0x48
   79cd0:	mov	r1, #0
   79cd4:	str	r1, [sp, #16]
   79cd8:	ldrh	sl, [r9, #18]
   79cdc:	cmp	sl, #256	; 0x100
   79ce0:	bne	79d28 <fputs@plt+0x68974>
   79ce4:	ldr	r0, [r8, #4]
   79ce8:	mvn	r1, #0
   79cec:	add	r0, r0, r4, lsl #1
   79cf0:	ldrsh	r0, [r0]
   79cf4:	cmp	r0, r1
   79cf8:	ble	79d10 <fputs@plt+0x6895c>
   79cfc:	ldr	r1, [r8, #12]
   79d00:	ldr	r1, [r1, #4]
   79d04:	add	r0, r1, r0, lsl #4
   79d08:	ldrb	r0, [r0, #12]
   79d0c:	b	79d1c <fputs@plt+0x68968>
   79d10:	sub	r0, r0, r1
   79d14:	clz	r0, r0
   79d18:	lsr	r0, r0, #5
   79d1c:	mov	r6, #0
   79d20:	cmp	r0, #0
   79d24:	bne	7a168 <fputs@plt+0x68db4>
   79d28:	mov	r5, r9
   79d2c:	ldr	r1, [sp, #72]	; 0x48
   79d30:	mov	r6, #0
   79d34:	ldr	r0, [r5, #32]!
   79d38:	ldrd	r2, [r1]
   79d3c:	ldr	r1, [r5, #4]
   79d40:	and	r0, r2, r0
   79d44:	and	r1, r3, r1
   79d48:	orrs	r0, r0, r1
   79d4c:	bne	7a168 <fputs@plt+0x68db4>
   79d50:	cmp	sl, #16
   79d54:	bne	79d64 <fputs@plt+0x689b0>
   79d58:	ldrh	r0, [r9, #20]
   79d5c:	ands	r0, r0, #256	; 0x100
   79d60:	bne	7a168 <fputs@plt+0x68db4>
   79d64:	ldr	r0, [sp, #56]	; 0x38
   79d68:	strh	r4, [r7, #24]
   79d6c:	ldr	r2, [sp, #24]
   79d70:	mov	r1, r7
   79d74:	str	r0, [r7, #36]	; 0x24
   79d78:	ldr	r0, [sp, #60]	; 0x3c
   79d7c:	strh	r0, [r7, #40]	; 0x28
   79d80:	ldr	r0, [sp, #32]
   79d84:	bl	78df0 <fputs@plt+0x67a3c>
   79d88:	cmp	r0, #0
   79d8c:	bne	7a1a4 <fputs@plt+0x68df0>
   79d90:	ldrh	r1, [r7, #40]	; 0x28
   79d94:	tst	sl, #1
   79d98:	add	r0, r1, #1
   79d9c:	strh	r0, [r7, #40]	; 0x28
   79da0:	ldr	r2, [r7, #48]	; 0x30
   79da4:	str	r9, [r2, r1, lsl #2]
   79da8:	ldr	r1, [sp, #48]	; 0x30
   79dac:	ldrd	r2, [r5]
   79db0:	orr	r1, r3, r1
   79db4:	ldr	r3, [sp, #72]	; 0x48
   79db8:	ldrd	r4, [r3]
   79dbc:	ldr	r3, [sp, #52]	; 0x34
   79dc0:	orr	r2, r2, r3
   79dc4:	bic	r1, r1, r5
   79dc8:	bic	r2, r2, r4
   79dcc:	str	r2, [r7]
   79dd0:	str	r1, [r7, #4]
   79dd4:	bne	79e20 <fputs@plt+0x68a6c>
   79dd8:	tst	sl, #130	; 0x82
   79ddc:	beq	79e70 <fputs@plt+0x68abc>
   79de0:	ldr	r0, [r8, #4]
   79de4:	ldr	r4, [sp, #64]	; 0x40
   79de8:	mvn	r2, #0
   79dec:	uxth	r2, r2
   79df0:	add	r0, r0, r4, lsl #1
   79df4:	ldrh	r1, [r0]
   79df8:	ldr	r0, [r7, #36]	; 0x24
   79dfc:	orr	r6, r0, #1
   79e00:	cmp	r1, r2
   79e04:	str	r6, [r7, #36]	; 0x24
   79e08:	bne	79ef8 <fputs@plt+0x68b44>
   79e0c:	movw	r1, #4097	; 0x1001
   79e10:	mov	ip, #0
   79e14:	orr	r6, r0, r1
   79e18:	str	r6, [r7, #36]	; 0x24
   79e1c:	b	79f88 <fputs@plt+0x68bd4>
   79e20:	ldr	r1, [r7, #36]	; 0x24
   79e24:	ldr	r0, [r9]
   79e28:	mov	ip, #46	; 0x2e
   79e2c:	orr	r6, r1, #4
   79e30:	str	r6, [r7, #36]	; 0x24
   79e34:	ldrb	r1, [r0, #5]
   79e38:	tst	r1, #8
   79e3c:	bne	79f84 <fputs@plt+0x68bd0>
   79e40:	ldr	r0, [r0, #20]
   79e44:	mov	ip, #0
   79e48:	cmp	r0, #0
   79e4c:	beq	79f84 <fputs@plt+0x68bd0>
   79e50:	ldr	r0, [r0]
   79e54:	ldr	r4, [sp, #64]	; 0x40
   79e58:	cmp	r0, #0
   79e5c:	beq	79f88 <fputs@plt+0x68bd4>
   79e60:	asr	r1, r0, #31
   79e64:	bl	47bb0 <fputs@plt+0x367fc>
   79e68:	mov	ip, r0
   79e6c:	b	79f88 <fputs@plt+0x68bd4>
   79e70:	tst	sl, #256	; 0x100
   79e74:	bne	79f3c <fputs@plt+0x68b88>
   79e78:	ldr	r1, [r7, #36]	; 0x24
   79e7c:	tst	sl, #36	; 0x24
   79e80:	beq	79f50 <fputs@plt+0x68b9c>
   79e84:	orr	r6, r1, #34	; 0x22
   79e88:	ldr	r4, [sp, #64]	; 0x40
   79e8c:	mov	r2, #0
   79e90:	mov	ip, #0
   79e94:	str	r9, [sp, #12]
   79e98:	str	r6, [r7, #36]	; 0x24
   79e9c:	str	r2, [sp, #16]
   79ea0:	ldrb	r1, [r9, #21]
   79ea4:	tst	r1, #1
   79ea8:	beq	79f88 <fputs@plt+0x68bd4>
   79eac:	mov	r1, #1
   79eb0:	uxtah	r2, r1, r0
   79eb4:	ldr	r0, [sp, #32]
   79eb8:	mov	r1, r7
   79ebc:	bl	78df0 <fputs@plt+0x67a3c>
   79ec0:	cmp	r0, #0
   79ec4:	bne	7a1a4 <fputs@plt+0x68df0>
   79ec8:	ldrh	r0, [r7, #40]	; 0x28
   79ecc:	add	r2, r9, #48	; 0x30
   79ed0:	mov	ip, #0
   79ed4:	str	r9, [sp, #12]
   79ed8:	str	r2, [sp, #16]
   79edc:	add	r1, r0, #1
   79ee0:	strh	r1, [r7, #40]	; 0x28
   79ee4:	ldr	r1, [r7, #48]	; 0x30
   79ee8:	str	r2, [r1, r0, lsl #2]
   79eec:	ldr	r0, [r7, #36]	; 0x24
   79ef0:	orr	r6, r0, #16
   79ef4:	b	79e18 <fputs@plt+0x68a64>
   79ef8:	ldr	r2, [sp, #36]	; 0x24
   79efc:	mov	ip, #0
   79f00:	cmp	r2, #0
   79f04:	bne	79f88 <fputs@plt+0x68bd4>
   79f08:	sxth	r1, r1
   79f0c:	cmp	r1, #1
   79f10:	blt	79f88 <fputs@plt+0x68bd4>
   79f14:	ldrh	r1, [r8, #50]	; 0x32
   79f18:	sub	r1, r1, #1
   79f1c:	cmp	r1, r4
   79f20:	bne	79f88 <fputs@plt+0x68bd4>
   79f24:	ldrb	r1, [r8, #55]	; 0x37
   79f28:	tst	r1, #8
   79f2c:	bne	79e0c <fputs@plt+0x68a58>
   79f30:	movw	r1, #1
   79f34:	movt	r1, #1
   79f38:	b	79e14 <fputs@plt+0x68a60>
   79f3c:	ldr	r0, [r7, #36]	; 0x24
   79f40:	mov	ip, #0
   79f44:	orr	r6, r0, #8
   79f48:	str	r6, [r7, #36]	; 0x24
   79f4c:	b	79f84 <fputs@plt+0x68bd0>
   79f50:	orr	r6, r1, #18
   79f54:	mov	ip, #0
   79f58:	tst	r1, #32
   79f5c:	str	r6, [r7, #36]	; 0x24
   79f60:	bne	79f6c <fputs@plt+0x68bb8>
   79f64:	mov	r0, #0
   79f68:	b	79f7c <fputs@plt+0x68bc8>
   79f6c:	ldr	r1, [r7, #48]	; 0x30
   79f70:	uxth	r0, r0
   79f74:	add	r0, r1, r0, lsl #2
   79f78:	ldr	r0, [r0, #-8]
   79f7c:	str	r0, [sp, #12]
   79f80:	str	r9, [sp, #16]
   79f84:	ldr	r4, [sp, #64]	; 0x40
   79f88:	tst	r6, #2
   79f8c:	bne	79fd4 <fputs@plt+0x68c20>
   79f90:	ldrh	r0, [r7, #24]
   79f94:	add	r0, r0, #1
   79f98:	strh	r0, [r7, #24]
   79f9c:	ldrsh	r1, [r9, #16]
   79fa0:	cmp	r1, #0
   79fa4:	bgt	7a060 <fputs@plt+0x68cac>
   79fa8:	ldr	r2, [r8, #4]
   79fac:	mvn	r3, #0
   79fb0:	add	r2, r2, r4, lsl #1
   79fb4:	ldrsh	r2, [r2]
   79fb8:	cmp	r2, r3
   79fbc:	ble	7a060 <fputs@plt+0x68cac>
   79fc0:	sub	r0, r1, ip
   79fc4:	ldrh	r1, [r7, #22]
   79fc8:	mov	r4, ip
   79fcc:	add	r5, r0, r1
   79fd0:	b	7a09c <fputs@plt+0x68ce8>
   79fd4:	ldrsh	r0, [r7, #22]
   79fd8:	ldr	r3, [sp, #12]
   79fdc:	ldr	r5, [sp, #16]
   79fe0:	uxth	r1, r0
   79fe4:	cmp	r3, #0
   79fe8:	beq	79ffc <fputs@plt+0x68c48>
   79fec:	ldrsh	r2, [r3, #16]
   79ff0:	cmp	r2, #0
   79ff4:	subgt	r1, r1, #20
   79ff8:	addle	r1, r2, r1
   79ffc:	ldr	r9, [sp, #28]
   7a000:	cmp	r5, #0
   7a004:	beq	7a018 <fputs@plt+0x68c64>
   7a008:	ldrsh	r2, [r5, #16]
   7a00c:	cmp	r2, #0
   7a010:	subgt	r1, r1, #20
   7a014:	addle	r1, r2, r1
   7a018:	cmp	r3, #0
   7a01c:	cmpne	r5, #0
   7a020:	bne	7a188 <fputs@plt+0x68dd4>
   7a024:	sxth	r2, r1
   7a028:	mov	r4, ip
   7a02c:	cmp	r2, #10
   7a030:	mvn	r2, #0
   7a034:	movle	r1, #10
   7a038:	cmp	r3, #0
   7a03c:	mvnne	r2, #1
   7a040:	mvnne	r3, #0
   7a044:	cmp	r5, #0
   7a048:	uxth	r1, r1
   7a04c:	movne	r3, r2
   7a050:	add	r5, r3, r0
   7a054:	cmp	r5, r1
   7a058:	movgt	r5, r1
   7a05c:	b	7a0a0 <fputs@plt+0x68cec>
   7a060:	ldr	r1, [r8, #8]
   7a064:	uxth	r0, r0
   7a068:	mov	r4, ip
   7a06c:	tst	sl, #256	; 0x100
   7a070:	lsl	r0, r0, #1
   7a074:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   7a078:	ldrh	r1, [r1, #-2]
   7a07c:	sub	r0, r0, r1
   7a080:	ldrh	r1, [r7, #22]
   7a084:	add	r5, r0, r1
   7a088:	strh	r5, [r7, #22]
   7a08c:	bne	7a098 <fputs@plt+0x68ce4>
   7a090:	ldr	r9, [sp, #28]
   7a094:	b	7a0a4 <fputs@plt+0x68cf0>
   7a098:	add	r5, r5, #10
   7a09c:	ldr	r9, [sp, #28]
   7a0a0:	strh	r5, [r7, #22]
   7a0a4:	ldr	r0, [r9, #16]
   7a0a8:	ldrsh	r1, [r8, #48]	; 0x30
   7a0ac:	ldrsh	r0, [r0, #40]	; 0x28
   7a0b0:	rsb	r1, r1, r1, lsl #4
   7a0b4:	sdiv	r0, r1, r0
   7a0b8:	add	r0, r5, r0
   7a0bc:	add	r0, r0, #1
   7a0c0:	sxth	r1, r0
   7a0c4:	ldr	r0, [sp, #20]
   7a0c8:	bl	73f60 <fputs@plt+0x62bac>
   7a0cc:	tst	r6, #320	; 0x140
   7a0d0:	bne	7a0e0 <fputs@plt+0x68d2c>
   7a0d4:	add	r1, r5, #16
   7a0d8:	sxth	r1, r1
   7a0dc:	bl	73f60 <fputs@plt+0x62bac>
   7a0e0:	ldr	r1, [sp, #36]	; 0x24
   7a0e4:	ldr	r6, [sp, #44]	; 0x2c
   7a0e8:	ldr	r2, [sp, #40]	; 0x28
   7a0ec:	add	r4, r4, r1
   7a0f0:	add	r1, r5, r4
   7a0f4:	add	r0, r0, r4
   7a0f8:	strh	r1, [r7, #22]
   7a0fc:	strh	r0, [r7, #20]
   7a100:	mov	r1, r7
   7a104:	ldr	r0, [r6, #4]
   7a108:	bl	79a08 <fputs@plt+0x68654>
   7a10c:	mov	r0, r6
   7a110:	mov	r1, r7
   7a114:	bl	792f8 <fputs@plt+0x67f44>
   7a118:	mov	r6, r0
   7a11c:	ldr	r0, [r7, #36]	; 0x24
   7a120:	ldr	r1, [sp, #68]	; 0x44
   7a124:	tst	r0, #2
   7a128:	movne	r5, r1
   7a12c:	tst	r0, #16
   7a130:	strh	r5, [r7, #22]
   7a134:	bne	7a15c <fputs@plt+0x68da8>
   7a138:	ldrh	r0, [r8, #52]	; 0x34
   7a13c:	ldrh	r1, [r7, #24]
   7a140:	cmp	r1, r0
   7a144:	bcs	7a15c <fputs@plt+0x68da8>
   7a148:	ldr	r0, [sp, #44]	; 0x2c
   7a14c:	sxth	r3, r4
   7a150:	mov	r1, r9
   7a154:	mov	r2, r8
   7a158:	bl	79bb8 <fputs@plt+0x68804>
   7a15c:	ldr	r0, [sp, #68]	; 0x44
   7a160:	ldr	r4, [sp, #64]	; 0x40
   7a164:	strh	r0, [r7, #22]
   7a168:	add	r0, sp, #76	; 0x4c
   7a16c:	bl	77890 <fputs@plt+0x664dc>
   7a170:	cmp	r6, #0
   7a174:	bne	7a1a8 <fputs@plt+0x68df4>
   7a178:	mov	r9, r0
   7a17c:	cmp	r0, #0
   7a180:	bne	79cd8 <fputs@plt+0x68924>
   7a184:	b	7a1a8 <fputs@plt+0x68df4>
   7a188:	ldrsh	r2, [r3, #16]
   7a18c:	cmp	r2, #1
   7a190:	blt	7a024 <fputs@plt+0x68c70>
   7a194:	ldrsh	r2, [r5, #16]
   7a198:	cmp	r2, #0
   7a19c:	subgt	r1, r1, #20
   7a1a0:	b	7a024 <fputs@plt+0x68c70>
   7a1a4:	mov	r6, #0
   7a1a8:	ldr	r2, [sp, #8]
   7a1ac:	ldr	r0, [sp, #56]	; 0x38
   7a1b0:	strh	r4, [r7, #24]
   7a1b4:	ldr	r1, [sp, #48]	; 0x30
   7a1b8:	strh	r2, [r7, #42]	; 0x2a
   7a1bc:	str	r0, [r7, #36]	; 0x24
   7a1c0:	ldr	r0, [sp, #68]	; 0x44
   7a1c4:	cmp	r4, r2
   7a1c8:	strh	r0, [r7, #22]
   7a1cc:	ldr	r0, [sp, #60]	; 0x3c
   7a1d0:	strh	r0, [r7, #40]	; 0x28
   7a1d4:	ldr	r0, [sp, #52]	; 0x34
   7a1d8:	strd	r0, [r7]
   7a1dc:	bne	7a2d4 <fputs@plt+0x68f20>
   7a1e0:	ldrh	r0, [r8, #50]	; 0x32
   7a1e4:	add	r5, r4, #1
   7a1e8:	cmp	r5, r0
   7a1ec:	bcs	7a2d4 <fputs@plt+0x68f20>
   7a1f0:	ldrb	r0, [r8, #55]	; 0x37
   7a1f4:	tst	r0, #64	; 0x40
   7a1f8:	bne	7a2d4 <fputs@plt+0x68f20>
   7a1fc:	ldr	r0, [r8, #8]
   7a200:	ldr	r9, [sp, #28]
   7a204:	ldr	sl, [sp, #44]	; 0x2c
   7a208:	ldr	r4, [sp, #36]	; 0x24
   7a20c:	add	r0, r0, r5, lsl #1
   7a210:	ldrsh	r0, [r0]
   7a214:	cmp	r0, #42	; 0x2a
   7a218:	ldr	r0, [sp, #32]
   7a21c:	blt	7a2d4 <fputs@plt+0x68f20>
   7a220:	ldr	r1, [sp, #60]	; 0x3c
   7a224:	add	r2, r1, #1
   7a228:	mov	r1, r7
   7a22c:	bl	78df0 <fputs@plt+0x67a3c>
   7a230:	mov	r6, r0
   7a234:	cmp	r0, #0
   7a238:	bne	7a2d4 <fputs@plt+0x68f20>
   7a23c:	ldrh	r0, [r7, #24]
   7a240:	mov	r6, #0
   7a244:	mov	r2, r8
   7a248:	add	r0, r0, #1
   7a24c:	strh	r0, [r7, #24]
   7a250:	ldrh	r0, [r7, #42]	; 0x2a
   7a254:	add	r0, r0, #1
   7a258:	strh	r0, [r7, #42]	; 0x2a
   7a25c:	ldrh	r0, [r7, #40]	; 0x28
   7a260:	add	r1, r0, #1
   7a264:	strh	r1, [r7, #40]	; 0x28
   7a268:	ldr	r1, [r7, #48]	; 0x30
   7a26c:	str	r6, [r1, r0, lsl #2]
   7a270:	ldr	r0, [r7, #36]	; 0x24
   7a274:	orr	r0, r0, #32768	; 0x8000
   7a278:	str	r0, [r7, #36]	; 0x24
   7a27c:	ldr	r0, [r8, #8]
   7a280:	add	r1, r0, r5, lsl #1
   7a284:	ldr	r5, [sp, #64]	; 0x40
   7a288:	ldrh	r1, [r1]
   7a28c:	add	r0, r0, r5, lsl #1
   7a290:	ldrh	r0, [r0]
   7a294:	sub	r0, r0, r1
   7a298:	ldrh	r1, [r7, #22]
   7a29c:	sub	r1, r1, r0
   7a2a0:	add	r0, r4, r0
   7a2a4:	add	r0, r0, #5
   7a2a8:	strh	r1, [r7, #22]
   7a2ac:	mov	r1, r9
   7a2b0:	sxth	r3, r0
   7a2b4:	mov	r0, sl
   7a2b8:	bl	79bb8 <fputs@plt+0x68804>
   7a2bc:	ldr	r0, [sp, #68]	; 0x44
   7a2c0:	strh	r0, [r7, #22]
   7a2c4:	ldr	r0, [sp, #56]	; 0x38
   7a2c8:	strh	r5, [r7, #24]
   7a2cc:	strh	r5, [r7, #42]	; 0x2a
   7a2d0:	str	r0, [r7, #36]	; 0x24
   7a2d4:	mov	r0, r6
   7a2d8:	sub	sp, fp, #28
   7a2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a2e0:	push	{r4, r5, r6, r7, fp, lr}
   7a2e4:	add	fp, sp, #16
   7a2e8:	mov	r6, r2
   7a2ec:	mov	r7, r1
   7a2f0:	mov	r5, r0
   7a2f4:	bl	64ac4 <fputs@plt+0x53710>
   7a2f8:	mov	r4, #1
   7a2fc:	cmp	r0, #0
   7a300:	beq	7a378 <fputs@plt+0x68fc4>
   7a304:	ldrb	r0, [r7]
   7a308:	cmp	r0, #77	; 0x4d
   7a30c:	beq	7a34c <fputs@plt+0x68f98>
   7a310:	cmp	r0, #71	; 0x47
   7a314:	bne	7a374 <fputs@plt+0x68fc0>
   7a318:	ldr	r1, [r7, #12]
   7a31c:	mov	r0, r5
   7a320:	mov	r2, r6
   7a324:	bl	7a2e0 <fputs@plt+0x68f2c>
   7a328:	cmp	r0, #0
   7a32c:	bne	7a378 <fputs@plt+0x68fc4>
   7a330:	ldr	r1, [r7, #16]
   7a334:	mov	r0, r5
   7a338:	mov	r2, r6
   7a33c:	bl	7a2e0 <fputs@plt+0x68f2c>
   7a340:	cmp	r0, #0
   7a344:	moveq	r4, #0
   7a348:	b	7a378 <fputs@plt+0x68fc4>
   7a34c:	ldr	r1, [r7, #12]
   7a350:	ldr	r0, [r5, #12]
   7a354:	mov	r2, r6
   7a358:	bl	64ac4 <fputs@plt+0x53710>
   7a35c:	cmp	r0, #0
   7a360:	bne	7a374 <fputs@plt+0x68fc0>
   7a364:	ldrb	r0, [r5]
   7a368:	cmp	r0, #76	; 0x4c
   7a36c:	cmpne	r0, #73	; 0x49
   7a370:	bne	7a378 <fputs@plt+0x68fc4>
   7a374:	mov	r4, #0
   7a378:	mov	r0, r4
   7a37c:	pop	{r4, r5, r6, r7, fp, pc}
   7a380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a384:	add	fp, sp, #28
   7a388:	sub	sp, sp, #148	; 0x94
   7a38c:	str	r0, [fp, #-72]	; 0xffffffb8
   7a390:	ldr	r0, [r0]
   7a394:	str	r2, [sp, #56]	; 0x38
   7a398:	str	r1, [fp, #-40]	; 0xffffffd8
   7a39c:	ldr	r0, [r0]
   7a3a0:	str	r0, [sp, #68]	; 0x44
   7a3a4:	ldr	r0, [fp, #8]
   7a3a8:	cmp	r0, #0
   7a3ac:	beq	7a3c4 <fputs@plt+0x69010>
   7a3b0:	ldr	r0, [sp, #68]	; 0x44
   7a3b4:	ldrb	r1, [r0, #64]	; 0x40
   7a3b8:	mov	r0, #0
   7a3bc:	tst	r1, #128	; 0x80
   7a3c0:	bne	7acdc <fputs@plt+0x69928>
   7a3c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a3c8:	ldrh	r1, [r0]
   7a3cc:	mov	r0, #0
   7a3d0:	cmp	r1, #63	; 0x3f
   7a3d4:	bhi	7acdc <fputs@plt+0x69928>
   7a3d8:	mvn	r9, #0
   7a3dc:	mov	r5, r1
   7a3e0:	lsl	r0, r9, r1
   7a3e4:	sub	r1, r1, #32
   7a3e8:	cmp	r1, #0
   7a3ec:	movwge	r0, #0
   7a3f0:	mvn	r0, r0
   7a3f4:	str	r0, [sp, #64]	; 0x40
   7a3f8:	rsb	r0, r5, #32
   7a3fc:	ror	r0, r9, r0
   7a400:	lslge	r0, r9, r1
   7a404:	cmp	r5, #0
   7a408:	mvn	r0, r0
   7a40c:	str	r0, [sp, #60]	; 0x3c
   7a410:	beq	7ac18 <fputs@plt+0x69864>
   7a414:	and	r0, r3, #256	; 0x100
   7a418:	mov	r2, #0
   7a41c:	mov	r4, #0
   7a420:	mov	lr, #0
   7a424:	mov	ip, #0
   7a428:	str	r5, [fp, #-44]	; 0xffffffd4
   7a42c:	str	r0, [sp, #16]
   7a430:	and	r0, r3, #768	; 0x300
   7a434:	mov	r3, r5
   7a438:	str	r0, [fp, #-64]	; 0xffffffc0
   7a43c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   7a440:	add	r1, r0, #68	; 0x44
   7a444:	add	r0, r0, #328	; 0x148
   7a448:	str	r0, [fp, #-80]	; 0xffffffb0
   7a44c:	add	r0, r5, r5, lsl #2
   7a450:	str	r1, [fp, #-52]	; 0xffffffcc
   7a454:	mov	r1, #0
   7a458:	lsl	r0, r0, #2
   7a45c:	str	r0, [fp, #-48]	; 0xffffffd0
   7a460:	mov	r0, #1
   7a464:	str	r0, [fp, #-84]	; 0xffffffac
   7a468:	mov	r0, #0
   7a46c:	str	r0, [sp, #84]	; 0x54
   7a470:	mov	r0, #0
   7a474:	str	r0, [sp, #80]	; 0x50
   7a478:	mov	r0, #0
   7a47c:	str	r0, [fp, #-76]	; 0xffffffb4
   7a480:	cmp	r1, #0
   7a484:	str	r1, [sp, #88]	; 0x58
   7a488:	ldrne	r0, [fp, #-76]	; 0xffffffb4
   7a48c:	ldrdne	r0, [r0, #8]
   7a490:	orrne	r4, r1, r4
   7a494:	orrne	r2, r0, r2
   7a498:	ldrne	r1, [sp, #88]	; 0x58
   7a49c:	ldr	r0, [fp, #8]
   7a4a0:	cmp	r1, r0
   7a4a4:	ldr	r0, [fp, #12]
   7a4a8:	mov	r5, r0
   7a4ac:	ldrcc	r0, [sp, #56]	; 0x38
   7a4b0:	ldrcc	r0, [r0, #24]
   7a4b4:	ldrcc	r5, [r0, r1, lsl #2]
   7a4b8:	ldrb	r0, [r5, #37]	; 0x25
   7a4bc:	tst	r0, #4
   7a4c0:	bne	7ac2c <fputs@plt+0x69878>
   7a4c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   7a4c8:	ldrb	r1, [r5, #16]
   7a4cc:	str	r4, [sp, #72]	; 0x48
   7a4d0:	str	r5, [fp, #-76]	; 0xffffffb4
   7a4d4:	str	r2, [sp, #76]	; 0x4c
   7a4d8:	ldr	r0, [r0, #4]
   7a4dc:	add	r1, r1, r1, lsl #3
   7a4e0:	add	r0, r0, r1, lsl #3
   7a4e4:	ldr	r1, [r0, #52]	; 0x34
   7a4e8:	mvn	r0, r2
   7a4ec:	str	r0, [fp, #-60]	; 0xffffffc4
   7a4f0:	mvn	r0, r4
   7a4f4:	mov	r4, #0
   7a4f8:	str	r0, [fp, #-68]	; 0xffffffbc
   7a4fc:	str	r1, [fp, #-56]	; 0xffffffc8
   7a500:	mov	r6, #1
   7a504:	sub	r0, r4, #32
   7a508:	rsb	r2, r4, #32
   7a50c:	mov	r7, r3
   7a510:	lsl	r8, r6, r4
   7a514:	cmp	r0, #0
   7a518:	lsr	r5, r6, r2
   7a51c:	lslge	r5, r6, r0
   7a520:	movwge	r8, #0
   7a524:	and	r3, r8, lr
   7a528:	and	r0, r5, ip
   7a52c:	orrs	r0, r3, r0
   7a530:	beq	7a53c <fputs@plt+0x69188>
   7a534:	mov	r3, r7
   7a538:	b	7a67c <fputs@plt+0x692c8>
   7a53c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a540:	add	r9, r4, r4, lsl #2
   7a544:	mov	r3, r7
   7a548:	ldr	r0, [r0, #4]
   7a54c:	ldr	r6, [r0, r9, lsl #2]
   7a550:	ldr	r0, [r6, #4]
   7a554:	b	7a570 <fputs@plt+0x691bc>
   7a558:	tst	r0, #262144	; 0x40000
   7a55c:	addeq	r0, r6, #12
   7a560:	ldrne	r0, [r6, #20]
   7a564:	ldrne	r0, [r0, #4]
   7a568:	ldr	r6, [r0]
   7a56c:	ldr	r0, [r6, #4]
   7a570:	tst	r0, #4096	; 0x1000
   7a574:	bne	7a558 <fputs@plt+0x691a4>
   7a578:	ldrb	r0, [r6]
   7a57c:	cmp	r0, #152	; 0x98
   7a580:	ldreq	r0, [r6, #28]
   7a584:	cmpeq	r0, r1
   7a588:	beq	7a594 <fputs@plt+0x691e0>
   7a58c:	mvn	r9, #0
   7a590:	b	7a67c <fputs@plt+0x692c8>
   7a594:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7a598:	ldrsh	r2, [r6, #32]
   7a59c:	str	ip, [fp, #-36]	; 0xffffffdc
   7a5a0:	str	lr, [fp, #-32]	; 0xffffffe0
   7a5a4:	str	r0, [sp]
   7a5a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   7a5ac:	str	r0, [sp, #4]
   7a5b0:	movw	r0, #386	; 0x182
   7a5b4:	str	r0, [sp, #8]
   7a5b8:	mov	r0, #0
   7a5bc:	str	r0, [sp, #12]
   7a5c0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7a5c4:	bl	77720 <fputs@plt+0x6636c>
   7a5c8:	cmp	r0, #0
   7a5cc:	beq	7a668 <fputs@plt+0x692b4>
   7a5d0:	mov	sl, r0
   7a5d4:	ldrb	r0, [r0, #18]
   7a5d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a5dc:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a5e0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a5e4:	tst	r0, #130	; 0x82
   7a5e8:	beq	7a65c <fputs@plt+0x692a8>
   7a5ec:	ldrsh	r0, [r6, #32]
   7a5f0:	mvn	r1, #0
   7a5f4:	cmp	r0, r1
   7a5f8:	ble	7a65c <fputs@plt+0x692a8>
   7a5fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a600:	ldr	r6, [fp, #-72]	; 0xffffffb8
   7a604:	ldr	r0, [r0, #4]
   7a608:	ldr	r1, [r0, r9, lsl #2]
   7a60c:	ldr	r0, [r6]
   7a610:	bl	62c74 <fputs@plt+0x518c0>
   7a614:	cmp	r0, #0
   7a618:	ldr	r1, [sl]
   7a61c:	ldreq	r0, [sp, #68]	; 0x44
   7a620:	ldreq	r0, [r0, #8]
   7a624:	ldr	r9, [r0]
   7a628:	ldr	r0, [r6]
   7a62c:	bl	62c74 <fputs@plt+0x518c0>
   7a630:	cmp	r0, #0
   7a634:	ldreq	r0, [sp, #68]	; 0x44
   7a638:	ldreq	r0, [r0, #8]
   7a63c:	ldr	r1, [r0]
   7a640:	mov	r0, r9
   7a644:	bl	15fac <fputs@plt+0x4bf8>
   7a648:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a64c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a650:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a654:	cmp	r0, #0
   7a658:	bne	7a674 <fputs@plt+0x692c0>
   7a65c:	orr	lr, r8, lr
   7a660:	orr	ip, r5, ip
   7a664:	b	7a674 <fputs@plt+0x692c0>
   7a668:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a66c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a670:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a674:	mvn	r9, #0
   7a678:	ldr	r1, [fp, #-56]	; 0xffffffc8
   7a67c:	add	r4, r4, #1
   7a680:	cmp	r4, r3
   7a684:	bne	7a500 <fputs@plt+0x6914c>
   7a688:	ldr	r4, [fp, #-76]	; 0xffffffb4
   7a68c:	ldr	r0, [r4, #36]	; 0x24
   7a690:	tst	r0, #4096	; 0x1000
   7a694:	bne	7a6ec <fputs@plt+0x69338>
   7a698:	mov	r2, #0
   7a69c:	tst	r0, #256	; 0x100
   7a6a0:	str	r2, [sp, #36]	; 0x24
   7a6a4:	bne	7a6f4 <fputs@plt+0x69340>
   7a6a8:	ldr	r7, [r4, #28]
   7a6ac:	mov	r0, #0
   7a6b0:	cmp	r7, #0
   7a6b4:	beq	7acdc <fputs@plt+0x69928>
   7a6b8:	ldrb	r2, [r7, #55]	; 0x37
   7a6bc:	tst	r2, #4
   7a6c0:	bne	7acdc <fputs@plt+0x69928>
   7a6c4:	ldrb	r6, [r7, #54]	; 0x36
   7a6c8:	ldrh	r0, [r7, #52]	; 0x34
   7a6cc:	mov	sl, r3
   7a6d0:	cmp	r6, #0
   7a6d4:	movwne	r6, #1
   7a6d8:	cmp	r0, #0
   7a6dc:	beq	7aacc <fputs@plt+0x69718>
   7a6e0:	str	r0, [sp, #40]	; 0x28
   7a6e4:	ldrh	r0, [r7, #50]	; 0x32
   7a6e8:	b	7a70c <fputs@plt+0x69358>
   7a6ec:	ldr	r6, [fp, #-84]	; 0xffffffac
   7a6f0:	b	7aad0 <fputs@plt+0x6971c>
   7a6f4:	ldr	r6, [fp, #-84]	; 0xffffffac
   7a6f8:	mov	r0, #1
   7a6fc:	mov	sl, r3
   7a700:	mov	r7, #0
   7a704:	str	r0, [sp, #40]	; 0x28
   7a708:	mov	r0, #0
   7a70c:	ldr	r2, [sp, #88]	; 0x58
   7a710:	str	r0, [sp, #44]	; 0x2c
   7a714:	mov	r3, #1
   7a718:	mov	r8, #0
   7a71c:	str	r7, [fp, #-68]	; 0xffffffbc
   7a720:	rsb	r0, r2, #32
   7a724:	lsr	r5, r3, r0
   7a728:	sub	r0, r2, #32
   7a72c:	cmp	r0, #0
   7a730:	lslge	r5, r3, r0
   7a734:	lsl	r0, r3, r2
   7a738:	mov	r3, sl
   7a73c:	movwge	r0, #0
   7a740:	str	r5, [sp, #24]
   7a744:	mov	r5, #0
   7a748:	str	r0, [sp, #20]
   7a74c:	mov	r0, #0
   7a750:	str	r0, [sp, #28]
   7a754:	ldrh	r0, [r4, #24]
   7a758:	cmp	r5, r0
   7a75c:	bcs	7a76c <fputs@plt+0x693b8>
   7a760:	ldrh	r2, [r4, #42]	; 0x2a
   7a764:	cmp	r2, #0
   7a768:	beq	7a800 <fputs@plt+0x6944c>
   7a76c:	mov	r4, #0
   7a770:	cmp	r7, #0
   7a774:	str	r8, [sp, #52]	; 0x34
   7a778:	str	r5, [fp, #-60]	; 0xffffffc4
   7a77c:	beq	7a7e4 <fputs@plt+0x69430>
   7a780:	ldr	r2, [r7, #4]
   7a784:	ldr	r8, [r7, #12]
   7a788:	ldr	sl, [r7, #28]
   7a78c:	add	r2, r2, r5, lsl #1
   7a790:	ldrh	r7, [r8, #32]
   7a794:	ldrb	sl, [sl, r5]
   7a798:	ldrh	r2, [r2]
   7a79c:	str	sl, [sp, #32]
   7a7a0:	cmp	r2, r7
   7a7a4:	mov	r7, #0
   7a7a8:	moveq	r2, r9
   7a7ac:	sxth	r2, r2
   7a7b0:	cmp	r2, r9
   7a7b4:	movwgt	r7, #1
   7a7b8:	tst	r6, #255	; 0xff
   7a7bc:	str	r7, [fp, #-84]	; 0xffffffac
   7a7c0:	beq	7a7dc <fputs@plt+0x69428>
   7a7c4:	cmp	r2, r9
   7a7c8:	ble	7a7dc <fputs@plt+0x69428>
   7a7cc:	mov	r7, #1
   7a7d0:	cmp	r5, r0
   7a7d4:	str	r7, [fp, #-84]	; 0xffffffac
   7a7d8:	bcs	7a82c <fputs@plt+0x69478>
   7a7dc:	mov	r8, r2
   7a7e0:	b	7a844 <fputs@plt+0x69490>
   7a7e4:	mov	r0, #0
   7a7e8:	str	r6, [sp, #48]	; 0x30
   7a7ec:	mvn	r8, #0
   7a7f0:	str	r0, [fp, #-84]	; 0xffffffac
   7a7f4:	mov	r0, #0
   7a7f8:	str	r0, [sp, #32]
   7a7fc:	b	7a848 <fputs@plt+0x69494>
   7a800:	ldr	r2, [r4, #48]	; 0x30
   7a804:	ldr	r2, [r2, r5, lsl #2]
   7a808:	ldrh	sl, [r2, #18]
   7a80c:	movw	r2, #386	; 0x182
   7a810:	tst	sl, r2
   7a814:	beq	7a76c <fputs@plt+0x693b8>
   7a818:	tst	sl, #256	; 0x100
   7a81c:	mov	r0, #0
   7a820:	movne	r6, r0
   7a824:	ldr	r0, [sp, #40]	; 0x28
   7a828:	b	7aa7c <fputs@plt+0x696c8>
   7a82c:	ldr	r0, [r8, #4]
   7a830:	mov	r8, r2
   7a834:	add	r0, r0, r2, lsl #4
   7a838:	ldrb	r0, [r0, #12]
   7a83c:	cmp	r0, #0
   7a840:	moveq	r6, r0
   7a844:	str	r6, [sp, #48]	; 0x30
   7a848:	mov	r9, #1
   7a84c:	str	lr, [fp, #-32]	; 0xffffffe0
   7a850:	str	ip, [fp, #-36]	; 0xffffffdc
   7a854:	mov	r5, #1
   7a858:	sub	r0, r4, #32
   7a85c:	rsb	r2, r4, #32
   7a860:	lsl	r7, r5, r4
   7a864:	cmp	r0, #0
   7a868:	lsr	sl, r5, r2
   7a86c:	lslge	sl, r5, r0
   7a870:	movwge	r7, #0
   7a874:	and	r1, r7, lr
   7a878:	and	r0, sl, ip
   7a87c:	orrs	r0, r1, r0
   7a880:	beq	7a89c <fputs@plt+0x694e8>
   7a884:	add	r4, r4, #1
   7a888:	cmp	r4, r3
   7a88c:	bcs	7aa90 <fputs@plt+0x696dc>
   7a890:	tst	r9, #255	; 0xff
   7a894:	bne	7a854 <fputs@plt+0x694a0>
   7a898:	b	7aa90 <fputs@plt+0x696dc>
   7a89c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a8a0:	add	r5, r4, r4, lsl #2
   7a8a4:	ldr	r0, [r0, #4]
   7a8a8:	ldr	r6, [r0, r5, lsl #2]
   7a8ac:	mov	r0, #0
   7a8b0:	cmp	r6, #0
   7a8b4:	beq	7a8ec <fputs@plt+0x69538>
   7a8b8:	mov	r1, r6
   7a8bc:	ldr	r2, [r1, #4]
   7a8c0:	tst	r2, #4096	; 0x1000
   7a8c4:	beq	7a8e8 <fputs@plt+0x69534>
   7a8c8:	tst	r2, #262144	; 0x40000
   7a8cc:	addeq	r1, r1, #12
   7a8d0:	ldrne	r1, [r1, #20]
   7a8d4:	ldrne	r1, [r1, #4]
   7a8d8:	ldr	r1, [r1]
   7a8dc:	cmp	r1, #0
   7a8e0:	bne	7a8bc <fputs@plt+0x69508>
   7a8e4:	b	7a8ec <fputs@plt+0x69538>
   7a8e8:	mov	r0, r1
   7a8ec:	ldr	r1, [fp, #-64]	; 0xffffffc0
   7a8f0:	cmp	r1, #0
   7a8f4:	moveq	r9, r1
   7a8f8:	cmn	r8, #1
   7a8fc:	blt	7a92c <fputs@plt+0x69578>
   7a900:	ldrb	r1, [r0]
   7a904:	cmp	r1, #152	; 0x98
   7a908:	bne	7a884 <fputs@plt+0x694d0>
   7a90c:	ldr	r1, [r0, #28]
   7a910:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a914:	cmp	r1, r2
   7a918:	bne	7a884 <fputs@plt+0x694d0>
   7a91c:	ldrsh	r0, [r0, #32]
   7a920:	cmp	r8, r0
   7a924:	bne	7a884 <fputs@plt+0x694d0>
   7a928:	b	7a960 <fputs@plt+0x695ac>
   7a92c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   7a930:	ldr	r2, [fp, #-60]	; 0xffffffc4
   7a934:	ldr	r1, [r1, #40]	; 0x28
   7a938:	add	r2, r2, r2, lsl #2
   7a93c:	ldr	r1, [r1, #4]
   7a940:	ldr	r1, [r1, r2, lsl #2]
   7a944:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a948:	bl	64ac4 <fputs@plt+0x53710>
   7a94c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a950:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a954:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a958:	cmp	r0, #0
   7a95c:	bne	7a884 <fputs@plt+0x694d0>
   7a960:	ldr	r0, [fp, #-84]	; 0xffffffac
   7a964:	cmp	r0, #0
   7a968:	beq	7a9b4 <fputs@plt+0x69600>
   7a96c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   7a970:	mov	r1, r6
   7a974:	ldr	r0, [r0]
   7a978:	bl	62c74 <fputs@plt+0x518c0>
   7a97c:	cmp	r0, #0
   7a980:	ldr	r1, [fp, #-68]	; 0xffffffbc
   7a984:	ldr	r2, [fp, #-60]	; 0xffffffc4
   7a988:	ldreq	r0, [sp, #68]	; 0x44
   7a98c:	ldr	r1, [r1, #32]
   7a990:	ldreq	r0, [r0, #8]
   7a994:	ldr	r1, [r1, r2, lsl #2]
   7a998:	ldr	r0, [r0]
   7a99c:	bl	15fac <fputs@plt+0x4bf8>
   7a9a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a9a4:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a9a8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a9ac:	cmp	r0, #0
   7a9b0:	bne	7a884 <fputs@plt+0x694d0>
   7a9b4:	ldr	r0, [sp, #16]
   7a9b8:	cmp	r0, #0
   7a9bc:	bne	7aa50 <fputs@plt+0x6969c>
   7a9c0:	ldr	r0, [sp, #36]	; 0x24
   7a9c4:	tst	r0, #255	; 0xff
   7a9c8:	beq	7a9f8 <fputs@plt+0x69644>
   7a9cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a9d0:	ldr	r1, [sp, #28]
   7a9d4:	ldr	r2, [sp, #32]
   7a9d8:	ldr	r0, [r0, #4]
   7a9dc:	eor	r1, r2, r1
   7a9e0:	uxtb	r1, r1
   7a9e4:	add	r0, r0, r5, lsl #2
   7a9e8:	ldrb	r0, [r0, #12]
   7a9ec:	cmp	r1, r0
   7a9f0:	beq	7aa50 <fputs@plt+0x6969c>
   7a9f4:	b	7aa90 <fputs@plt+0x696dc>
   7a9f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a9fc:	ldr	r1, [sp, #32]
   7aa00:	ldr	r0, [r0, #4]
   7aa04:	add	r0, r0, r5, lsl #2
   7aa08:	ldrb	r0, [r0, #12]
   7aa0c:	eor	r1, r0, r1
   7aa10:	mov	r0, #1
   7aa14:	tst	r1, #255	; 0xff
   7aa18:	str	r0, [sp, #36]	; 0x24
   7aa1c:	str	r1, [sp, #28]
   7aa20:	beq	7aa48 <fputs@plt+0x69694>
   7aa24:	ldr	r0, [fp, #16]
   7aa28:	ldr	r4, [sp, #24]
   7aa2c:	mov	r2, r0
   7aa30:	ldrd	r0, [r0]
   7aa34:	orr	r1, r1, r4
   7aa38:	ldr	r4, [sp, #20]
   7aa3c:	orr	r0, r0, r4
   7aa40:	strd	r0, [r2]
   7aa44:	b	7aa50 <fputs@plt+0x6969c>
   7aa48:	mov	r0, #0
   7aa4c:	str	r0, [sp, #28]
   7aa50:	cmp	r8, #0
   7aa54:	ldr	r8, [sp, #52]	; 0x34
   7aa58:	orr	lr, r7, lr
   7aa5c:	ldr	r4, [fp, #-76]	; 0xffffffb4
   7aa60:	ldr	r6, [sp, #48]	; 0x30
   7aa64:	ldr	r7, [fp, #-68]	; 0xffffffbc
   7aa68:	ldr	r0, [sp, #40]	; 0x28
   7aa6c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   7aa70:	orr	ip, sl, ip
   7aa74:	mvn	r9, #0
   7aa78:	movwlt	r8, #1
   7aa7c:	add	r5, r5, #1
   7aa80:	str	r0, [sp, #40]	; 0x28
   7aa84:	cmp	r5, r0
   7aa88:	bcc	7a754 <fputs@plt+0x693a0>
   7aa8c:	b	7aab8 <fputs@plt+0x69704>
   7aa90:	ldr	r0, [sp, #44]	; 0x2c
   7aa94:	ldr	r1, [fp, #-60]	; 0xffffffc4
   7aa98:	ldr	r6, [sp, #48]	; 0x30
   7aa9c:	ldr	r4, [fp, #-76]	; 0xffffffb4
   7aaa0:	ldr	r8, [sp, #52]	; 0x34
   7aaa4:	mvn	r9, #0
   7aaa8:	cmp	r1, r0
   7aaac:	movwcc	r6, #0
   7aab0:	cmp	r1, #0
   7aab4:	moveq	r6, r1
   7aab8:	mov	r0, #1
   7aabc:	tst	r8, #255	; 0xff
   7aac0:	str	r0, [fp, #-84]	; 0xffffffac
   7aac4:	bne	7aadc <fputs@plt+0x69728>
   7aac8:	b	7aad0 <fputs@plt+0x6971c>
   7aacc:	mov	r3, sl
   7aad0:	tst	r6, #255	; 0xff
   7aad4:	beq	7ac48 <fputs@plt+0x69894>
   7aad8:	str	r6, [fp, #-84]	; 0xffffffac
   7aadc:	ldrd	r0, [r4, #8]
   7aae0:	ldr	r2, [sp, #80]	; 0x50
   7aae4:	ldr	r4, [fp, #-48]	; 0xffffffd0
   7aae8:	mov	r5, #0
   7aaec:	mov	r9, #0
   7aaf0:	orr	r2, r1, r2
   7aaf4:	mvn	r1, r2
   7aaf8:	str	r2, [sp, #80]	; 0x50
   7aafc:	str	r1, [fp, #-56]	; 0xffffffc8
   7ab00:	ldr	r1, [sp, #84]	; 0x54
   7ab04:	orr	r1, r0, r1
   7ab08:	mvn	r0, r1
   7ab0c:	str	r1, [sp, #84]	; 0x54
   7ab10:	str	r0, [fp, #-60]	; 0xffffffc4
   7ab14:	b	7ab28 <fputs@plt+0x69774>
   7ab18:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7ab1c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7ab20:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7ab24:	b	7abc0 <fputs@plt+0x6980c>
   7ab28:	mov	r6, #1
   7ab2c:	sub	r0, r9, #32
   7ab30:	rsb	r2, r9, #32
   7ab34:	lsl	sl, r6, r9
   7ab38:	cmp	r0, #0
   7ab3c:	lsr	r8, r6, r2
   7ab40:	lslge	r8, r6, r0
   7ab44:	movwge	sl, #0
   7ab48:	and	r1, sl, lr
   7ab4c:	and	r0, r8, ip
   7ab50:	orrs	r0, r1, r0
   7ab54:	bne	7abc4 <fputs@plt+0x69810>
   7ab58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7ab5c:	str	ip, [fp, #-36]	; 0xffffffdc
   7ab60:	str	lr, [fp, #-32]	; 0xffffffe0
   7ab64:	ldr	r0, [r0, #4]
   7ab68:	ldr	r7, [r0, r5]
   7ab6c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   7ab70:	mov	r1, r7
   7ab74:	bl	772ac <fputs@plt+0x65ef8>
   7ab78:	mov	r4, r0
   7ab7c:	mov	r6, r1
   7ab80:	orrs	r0, r0, r1
   7ab84:	bne	7ab98 <fputs@plt+0x697e4>
   7ab88:	mov	r0, r7
   7ab8c:	bl	62c08 <fputs@plt+0x51854>
   7ab90:	cmp	r0, #0
   7ab94:	beq	7ab18 <fputs@plt+0x69764>
   7ab98:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7ab9c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   7aba0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7aba4:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7aba8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7abac:	and	r0, r4, r0
   7abb0:	and	r1, r6, r1
   7abb4:	orrs	r0, r0, r1
   7abb8:	orreq	ip, ip, r8
   7abbc:	orreq	lr, lr, sl
   7abc0:	ldr	r4, [fp, #-48]	; 0xffffffd0
   7abc4:	add	r5, r5, #20
   7abc8:	add	r9, r9, #1
   7abcc:	cmp	r4, r5
   7abd0:	bne	7ab28 <fputs@plt+0x69774>
   7abd4:	ldr	r0, [fp, #8]
   7abd8:	ldr	r1, [sp, #88]	; 0x58
   7abdc:	cmp	r1, r0
   7abe0:	bcs	7acd0 <fputs@plt+0x6991c>
   7abe4:	ldr	r0, [sp, #64]	; 0x40
   7abe8:	mvn	r9, #0
   7abec:	subs	r0, lr, r0
   7abf0:	ldr	r0, [sp, #60]	; 0x3c
   7abf4:	sbcs	r0, ip, r0
   7abf8:	bcs	7ac50 <fputs@plt+0x6989c>
   7abfc:	ldr	r0, [fp, #-84]	; 0xffffffac
   7ac00:	ldr	r2, [sp, #76]	; 0x4c
   7ac04:	ldr	r4, [sp, #72]	; 0x48
   7ac08:	add	r1, r1, #1
   7ac0c:	tst	r0, #255	; 0xff
   7ac10:	bne	7a480 <fputs@plt+0x690cc>
   7ac14:	b	7ac50 <fputs@plt+0x6989c>
   7ac18:	mov	r0, #1
   7ac1c:	mov	lr, #0
   7ac20:	mov	ip, #0
   7ac24:	mov	r3, r5
   7ac28:	b	7ac4c <fputs@plt+0x69898>
   7ac2c:	ldrb	r0, [r5, #29]
   7ac30:	cmp	r0, #0
   7ac34:	ldr	r0, [sp, #60]	; 0x3c
   7ac38:	movne	ip, r0
   7ac3c:	ldr	r0, [sp, #64]	; 0x40
   7ac40:	movne	lr, r0
   7ac44:	b	7ac50 <fputs@plt+0x6989c>
   7ac48:	mov	r0, #0
   7ac4c:	str	r0, [fp, #-84]	; 0xffffffac
   7ac50:	ldr	r0, [sp, #64]	; 0x40
   7ac54:	ldr	r1, [sp, #60]	; 0x3c
   7ac58:	eor	r0, lr, r0
   7ac5c:	eor	r1, ip, r1
   7ac60:	orrs	r0, r0, r1
   7ac64:	bne	7ac70 <fputs@plt+0x698bc>
   7ac68:	mov	r0, r3
   7ac6c:	b	7acdc <fputs@plt+0x69928>
   7ac70:	ldr	r1, [fp, #-84]	; 0xffffffac
   7ac74:	mov	r0, #255	; 0xff
   7ac78:	tst	r1, #255	; 0xff
   7ac7c:	bne	7acdc <fputs@plt+0x69928>
   7ac80:	mvn	r6, lr
   7ac84:	mvn	r1, ip
   7ac88:	mov	r0, r3
   7ac8c:	cmp	r0, #2
   7ac90:	blt	7acd8 <fputs@plt+0x69924>
   7ac94:	sub	r0, r0, #1
   7ac98:	rsb	r7, r0, #32
   7ac9c:	sub	r3, r0, #32
   7aca0:	lsl	r2, r9, r0
   7aca4:	lsr	r7, r9, r7
   7aca8:	cmp	r3, #0
   7acac:	movwge	r2, #0
   7acb0:	orr	r7, r7, r9, lsl r0
   7acb4:	cmp	r3, #0
   7acb8:	lslge	r7, r9, r3
   7acbc:	bic	r2, r6, r2
   7acc0:	bic	r3, r1, r7
   7acc4:	orrs	r2, r2, r3
   7acc8:	bne	7ac8c <fputs@plt+0x698d8>
   7accc:	b	7acdc <fputs@plt+0x69928>
   7acd0:	mvn	r9, #0
   7acd4:	b	7ac50 <fputs@plt+0x6989c>
   7acd8:	mov	r0, #0
   7acdc:	sxtb	r0, r0
   7ace0:	sub	sp, fp, #28
   7ace4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ace8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7acec:	add	fp, sp, #24
   7acf0:	ldr	r6, [r0]
   7acf4:	cmn	r1, #1
   7acf8:	mov	r7, r1
   7acfc:	ldrle	r7, [r0, #32]
   7ad00:	ldrb	r6, [r6, #69]	; 0x45
   7ad04:	suble	r7, r7, #1
   7ad08:	cmp	r6, #0
   7ad0c:	beq	7ad1c <fputs@plt+0x69968>
   7ad10:	movw	r7, #35320	; 0x89f8
   7ad14:	movt	r7, #10
   7ad18:	b	7ad28 <fputs@plt+0x69974>
   7ad1c:	ldr	r6, [r0, #4]
   7ad20:	add	r7, r7, r7, lsl #2
   7ad24:	add	r7, r6, r7, lsl #2
   7ad28:	ldr	r0, [r0, #32]
   7ad2c:	cmp	r0, r1
   7ad30:	pople	{r4, r5, r6, r7, r8, r9, fp, pc}
   7ad34:	ldr	ip, [fp, #8]
   7ad38:	sub	r1, r0, r1
   7ad3c:	add	r0, r7, #8
   7ad40:	mov	lr, #0
   7ad44:	mov	r8, #25
   7ad48:	mov	r9, #37	; 0x25
   7ad4c:	mov	r6, #1
   7ad50:	mov	r7, #30
   7ad54:	ldr	r4, [r0, #-4]
   7ad58:	cmp	r4, r2
   7ad5c:	bne	7adac <fputs@plt+0x699f8>
   7ad60:	ldrb	r4, [r0, #-8]
   7ad64:	cmp	r4, #103	; 0x67
   7ad68:	beq	7ad88 <fputs@plt+0x699d4>
   7ad6c:	cmp	r4, #47	; 0x2f
   7ad70:	bne	7adac <fputs@plt+0x699f8>
   7ad74:	strb	r7, [r0, #-8]
   7ad78:	ldm	r0, {r4, r5}
   7ad7c:	add	r4, r4, r3
   7ad80:	stmda	r0, {r4, r5}
   7ad84:	b	7ada8 <fputs@plt+0x699f4>
   7ad88:	cmp	ip, #0
   7ad8c:	beq	7ada0 <fputs@plt+0x699ec>
   7ad90:	strb	r9, [r0, #-8]
   7ad94:	ldr	r4, [r0]
   7ad98:	stmda	r0, {r4, r6}
   7ad9c:	b	7adac <fputs@plt+0x699f8>
   7ada0:	str	lr, [r0, #-4]
   7ada4:	strb	r8, [r0, #-8]
   7ada8:	str	lr, [r0, #4]
   7adac:	add	r0, r0, #20
   7adb0:	subs	r1, r1, #1
   7adb4:	bne	7ad54 <fputs@plt+0x699a0>
   7adb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7adbc:	push	{r4, r5, r6, sl, fp, lr}
   7adc0:	add	fp, sp, #16
   7adc4:	mov	r5, r3
   7adc8:	mov	r6, r2
   7adcc:	mov	r4, r0
   7add0:	cmp	r1, #0
   7add4:	beq	7ae20 <fputs@plt+0x69a6c>
   7add8:	ldr	r0, [r4, #12]
   7addc:	ldr	r2, [r4, #16]
   7ade0:	add	r1, r0, #5
   7ade4:	cmp	r1, r2
   7ade8:	bcs	7ae0c <fputs@plt+0x69a58>
   7adec:	str	r1, [r4, #12]
   7adf0:	movw	r2, #16672	; 0x4120
   7adf4:	ldr	r1, [r4, #8]
   7adf8:	movt	r2, #17486	; 0x444e
   7adfc:	str	r2, [r1, r0]!
   7ae00:	mov	r0, #32
   7ae04:	strb	r0, [r1, #4]
   7ae08:	b	7ae20 <fputs@plt+0x69a6c>
   7ae0c:	movw	r1, #8712	; 0x2208
   7ae10:	mov	r0, r4
   7ae14:	mov	r2, #5
   7ae18:	movt	r1, #9
   7ae1c:	bl	2363c <fputs@plt+0x12288>
   7ae20:	mov	r0, r4
   7ae24:	mov	r1, r6
   7ae28:	bl	235d4 <fputs@plt+0x12220>
   7ae2c:	ldr	r0, [r4, #12]
   7ae30:	ldr	r2, [r4, #16]
   7ae34:	add	r1, r0, #1
   7ae38:	cmp	r1, r2
   7ae3c:	bcs	7ae54 <fputs@plt+0x69aa0>
   7ae40:	str	r1, [r4, #12]
   7ae44:	ldr	r1, [r4, #8]
   7ae48:	ldrb	r2, [r5]
   7ae4c:	strb	r2, [r1, r0]
   7ae50:	b	7ae64 <fputs@plt+0x69ab0>
   7ae54:	mov	r0, r4
   7ae58:	mov	r1, r5
   7ae5c:	mov	r2, #1
   7ae60:	bl	2363c <fputs@plt+0x12288>
   7ae64:	ldr	r0, [r4, #12]
   7ae68:	ldr	r2, [r4, #16]
   7ae6c:	add	r1, r0, #1
   7ae70:	cmp	r1, r2
   7ae74:	bcs	7ae8c <fputs@plt+0x69ad8>
   7ae78:	str	r1, [r4, #12]
   7ae7c:	mov	r2, #63	; 0x3f
   7ae80:	ldr	r1, [r4, #8]
   7ae84:	strb	r2, [r1, r0]
   7ae88:	pop	{r4, r5, r6, sl, fp, pc}
   7ae8c:	movw	r1, #8721	; 0x2211
   7ae90:	mov	r0, r4
   7ae94:	mov	r2, #1
   7ae98:	movt	r1, #9
   7ae9c:	pop	{r4, r5, r6, sl, fp, lr}
   7aea0:	b	2363c <fputs@plt+0x12288>
   7aea4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7aea8:	add	fp, sp, #28
   7aeac:	sub	sp, sp, #20
   7aeb0:	ldr	r4, [r1]
   7aeb4:	mov	sl, r1
   7aeb8:	ldr	r6, [fp, #12]
   7aebc:	mov	r5, r2
   7aec0:	mov	r7, r0
   7aec4:	ldrb	r1, [r4]
   7aec8:	cmp	r1, #79	; 0x4f
   7aecc:	beq	7aee4 <fputs@plt+0x69b30>
   7aed0:	ldr	r0, [r7, #8]
   7aed4:	cmp	r1, #76	; 0x4c
   7aed8:	beq	7aefc <fputs@plt+0x69b48>
   7aedc:	cmp	r1, #73	; 0x49
   7aee0:	bne	7af14 <fputs@plt+0x69b60>
   7aee4:	ldr	r1, [r4, #16]
   7aee8:	mov	r0, r7
   7aeec:	mov	r2, r6
   7aef0:	bl	6119c <fputs@plt+0x4fde8>
   7aef4:	mov	r6, r0
   7aef8:	b	7b080 <fputs@plt+0x69ccc>
   7aefc:	mov	r1, #0
   7af00:	mov	r2, #0
   7af04:	mov	r3, r6
   7af08:	str	r1, [sp]
   7af0c:	mov	r1, #25
   7af10:	b	7b07c <fputs@plt+0x69cc8>
   7af14:	ldr	r8, [r5, #64]	; 0x40
   7af18:	str	r0, [sp, #16]
   7af1c:	ldr	r9, [fp, #8]
   7af20:	ldrb	r0, [r8, #37]	; 0x25
   7af24:	tst	r0, #4
   7af28:	bne	7af4c <fputs@plt+0x69b98>
   7af2c:	ldr	r0, [r8, #28]
   7af30:	cmp	r0, #0
   7af34:	beq	7af4c <fputs@plt+0x69b98>
   7af38:	ldr	r0, [r0, #28]
   7af3c:	ldrb	r0, [r0, r3]
   7af40:	cmp	r0, #0
   7af44:	clzne	r0, r9
   7af48:	lsrne	r9, r0, #5
   7af4c:	mov	r0, r7
   7af50:	mov	r1, r4
   7af54:	mov	r2, #4
   7af58:	mov	r3, #0
   7af5c:	bl	65da8 <fputs@plt+0x549f4>
   7af60:	mov	r1, #0
   7af64:	ldr	r2, [r4, #28]
   7af68:	str	r0, [sp, #8]
   7af6c:	cmp	r0, #4
   7af70:	ldr	r0, [sp, #16]
   7af74:	mov	r3, #0
   7af78:	str	r1, [sp]
   7af7c:	clz	r1, r9
   7af80:	lsreq	r9, r1, #5
   7af84:	mov	r1, #108	; 0x6c
   7af88:	cmp	r9, #0
   7af8c:	movwne	r1, #105	; 0x69
   7af90:	str	r2, [sp, #12]
   7af94:	bl	4a1bc <fputs@plt+0x38e08>
   7af98:	ldr	r0, [r8, #36]	; 0x24
   7af9c:	orr	r0, r0, #2048	; 0x800
   7afa0:	str	r0, [r8, #36]	; 0x24
   7afa4:	ldr	r0, [r5, #56]	; 0x38
   7afa8:	cmp	r0, #0
   7afac:	bne	7afc0 <fputs@plt+0x69c0c>
   7afb0:	ldr	r0, [sp, #16]
   7afb4:	bl	62b34 <fputs@plt+0x51780>
   7afb8:	str	r0, [r5, #16]
   7afbc:	ldr	r0, [r5, #56]	; 0x38
   7afc0:	add	r2, r0, #1
   7afc4:	mov	r3, #0
   7afc8:	str	r2, [r5, #56]	; 0x38
   7afcc:	add	r2, r2, r2, lsl #1
   7afd0:	ldr	r0, [r7]
   7afd4:	ldr	r1, [r5, #60]	; 0x3c
   7afd8:	lsl	r2, r2, #2
   7afdc:	mov	r7, #0
   7afe0:	bl	33c44 <fputs@plt+0x22890>
   7afe4:	cmp	r0, #0
   7afe8:	str	r0, [r5, #60]	; 0x3c
   7afec:	beq	7b02c <fputs@plt+0x69c78>
   7aff0:	mov	r4, r0
   7aff4:	ldr	r0, [r5, #56]	; 0x38
   7aff8:	ldr	r2, [sp, #12]
   7affc:	sub	r0, r0, #1
   7b000:	add	r8, r0, r0, lsl #1
   7b004:	ldr	r0, [sp, #8]
   7b008:	str	r2, [r4, r8, lsl #2]
   7b00c:	cmp	r0, #1
   7b010:	bne	7b034 <fputs@plt+0x69c80>
   7b014:	ldr	r7, [sp, #16]
   7b018:	mov	r0, #0
   7b01c:	mov	r1, #103	; 0x67
   7b020:	mov	r3, r6
   7b024:	str	r0, [sp]
   7b028:	b	7b044 <fputs@plt+0x69c90>
   7b02c:	str	r7, [r5, #56]	; 0x38
   7b030:	b	7b080 <fputs@plt+0x69ccc>
   7b034:	ldr	r7, [sp, #16]
   7b038:	mov	r1, #47	; 0x2f
   7b03c:	mov	r3, #0
   7b040:	str	r6, [sp]
   7b044:	mov	r0, r7
   7b048:	bl	4a1bc <fputs@plt+0x38e08>
   7b04c:	mov	r1, #5
   7b050:	cmp	r9, #0
   7b054:	add	r2, r4, r8, lsl #2
   7b058:	mov	r3, #0
   7b05c:	movwne	r1, #4
   7b060:	strb	r1, [r2, #8]
   7b064:	str	r0, [r2, #4]
   7b068:	mov	r0, #0
   7b06c:	mov	r1, #76	; 0x4c
   7b070:	mov	r2, r6
   7b074:	str	r0, [sp]
   7b078:	mov	r0, r7
   7b07c:	bl	4a1bc <fputs@plt+0x38e08>
   7b080:	mov	r0, r5
   7b084:	mov	r1, sl
   7b088:	bl	7b098 <fputs@plt+0x69ce4>
   7b08c:	mov	r0, r6
   7b090:	sub	sp, fp, #28
   7b094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b098:	push	{r4, r5, r6, r7, fp, lr}
   7b09c:	add	fp, sp, #16
   7b0a0:	cmp	r1, #0
   7b0a4:	beq	7b148 <fputs@plt+0x69d94>
   7b0a8:	add	ip, r0, #72	; 0x48
   7b0ac:	mov	lr, #0
   7b0b0:	ldrh	r2, [r1, #20]
   7b0b4:	tst	r2, #4
   7b0b8:	bne	7b148 <fputs@plt+0x69d94>
   7b0bc:	ldr	r3, [r0]
   7b0c0:	cmp	r3, #0
   7b0c4:	beq	7b0d8 <fputs@plt+0x69d24>
   7b0c8:	ldr	r3, [r1]
   7b0cc:	ldrb	r3, [r3, #4]
   7b0d0:	tst	r3, #1
   7b0d4:	beq	7b148 <fputs@plt+0x69d94>
   7b0d8:	ldrd	r4, [ip]
   7b0dc:	ldrd	r6, [r1, #40]	; 0x28
   7b0e0:	and	r3, r7, r5
   7b0e4:	and	r4, r6, r4
   7b0e8:	orrs	r3, r4, r3
   7b0ec:	bne	7b148 <fputs@plt+0x69d94>
   7b0f0:	tst	r2, #1024	; 0x400
   7b0f4:	mov	r3, #512	; 0x200
   7b0f8:	movweq	r3, #4
   7b0fc:	cmp	lr, #0
   7b100:	movweq	r3, #4
   7b104:	orr	r2, r3, r2
   7b108:	strh	r2, [r1, #20]
   7b10c:	ldr	r2, [r1, #4]
   7b110:	cmp	r2, #0
   7b114:	blt	7b148 <fputs@plt+0x69d94>
   7b118:	ldr	r1, [r1, #24]
   7b11c:	add	r2, r2, r2, lsl #1
   7b120:	ldr	r1, [r1, #20]
   7b124:	add	r1, r1, r2, lsl #4
   7b128:	ldrb	r2, [r1, #22]
   7b12c:	sub	r2, r2, #1
   7b130:	tst	r2, #255	; 0xff
   7b134:	strb	r2, [r1, #22]
   7b138:	popne	{r4, r5, r6, r7, fp, pc}
   7b13c:	sub	lr, lr, #1
   7b140:	cmp	r1, #0
   7b144:	bne	7b0b0 <fputs@plt+0x69cfc>
   7b148:	pop	{r4, r5, r6, r7, fp, pc}
   7b14c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b150:	add	fp, sp, #28
   7b154:	sub	sp, sp, #44	; 0x2c
   7b158:	str	r1, [sp, #36]	; 0x24
   7b15c:	ldr	r1, [r1, #64]	; 0x40
   7b160:	str	r2, [sp, #28]
   7b164:	ldr	r6, [r0, #76]	; 0x4c
   7b168:	ldr	r5, [r0]
   7b16c:	ldr	sl, [r0, #8]
   7b170:	str	r0, [fp, #-32]	; 0xffffffe0
   7b174:	ldrh	r2, [r1, #24]
   7b178:	ldrh	r4, [r1, #42]	; 0x2a
   7b17c:	str	r1, [sp, #20]
   7b180:	ldr	r1, [r1, #28]
   7b184:	str	r2, [sp, #32]
   7b188:	add	r2, r2, r3
   7b18c:	str	r2, [sp, #16]
   7b190:	add	r2, r6, r2
   7b194:	str	r2, [r0, #76]	; 0x4c
   7b198:	mov	r0, r5
   7b19c:	bl	7b644 <fputs@plt+0x6a290>
   7b1a0:	mov	r1, r0
   7b1a4:	mov	r0, r5
   7b1a8:	bl	1b704 <fputs@plt+0xa350>
   7b1ac:	mov	r7, r0
   7b1b0:	add	r5, r6, #1
   7b1b4:	cmp	r4, #0
   7b1b8:	str	r0, [sp, #24]
   7b1bc:	beq	7b2c4 <fputs@plt+0x69f10>
   7b1c0:	ldr	r0, [sp, #36]	; 0x24
   7b1c4:	ldr	r7, [sp, #28]
   7b1c8:	mov	r1, #108	; 0x6c
   7b1cc:	mov	r9, #0
   7b1d0:	mov	r3, #0
   7b1d4:	ldr	r8, [r0, #8]
   7b1d8:	cmp	r7, #0
   7b1dc:	mov	r0, sl
   7b1e0:	str	r9, [sp]
   7b1e4:	movwne	r1, #105	; 0x69
   7b1e8:	mov	r2, r8
   7b1ec:	bl	4a1bc <fputs@plt+0x38e08>
   7b1f0:	mov	r0, sl
   7b1f4:	mov	r1, #13
   7b1f8:	mov	r2, #0
   7b1fc:	mov	r3, #0
   7b200:	str	r9, [sp]
   7b204:	bl	4a1bc <fputs@plt+0x38e08>
   7b208:	mov	r1, #66	; 0x42
   7b20c:	cmp	r7, #0
   7b210:	str	r0, [sp, #12]
   7b214:	mov	r0, sl
   7b218:	mov	r2, r8
   7b21c:	mov	r3, #0
   7b220:	str	r5, [sp]
   7b224:	movwne	r1, #63	; 0x3f
   7b228:	bl	4a1bc <fputs@plt+0x38e08>
   7b22c:	mov	r7, r0
   7b230:	mov	r0, sl
   7b234:	mov	r2, r4
   7b238:	mvn	r3, #13
   7b23c:	mov	r1, r7
   7b240:	bl	1d530 <fputs@plt+0xc17c>
   7b244:	ldr	r0, [sp, #36]	; 0x24
   7b248:	str	r7, [r0, #20]
   7b24c:	ldr	r0, [sl, #32]
   7b250:	ldr	r2, [sl, #24]
   7b254:	sub	r1, r0, #1
   7b258:	str	r1, [r2, #96]	; 0x60
   7b25c:	ldr	r2, [sl]
   7b260:	ldrb	r2, [r2, #69]	; 0x45
   7b264:	cmp	r2, #0
   7b268:	beq	7b278 <fputs@plt+0x69ec4>
   7b26c:	movw	r1, #35320	; 0x89f8
   7b270:	movt	r1, #10
   7b274:	b	7b290 <fputs@plt+0x69edc>
   7b278:	ldr	r2, [sp, #12]
   7b27c:	cmp	r2, #0
   7b280:	movge	r1, r2
   7b284:	ldr	r2, [sl, #4]
   7b288:	add	r1, r1, r1, lsl #2
   7b28c:	add	r1, r2, r1, lsl #2
   7b290:	ldr	r7, [sp, #24]
   7b294:	add	r6, r6, #1
   7b298:	str	r0, [r1, #8]
   7b29c:	add	r0, r6, r9
   7b2a0:	mov	r1, #47	; 0x2f
   7b2a4:	mov	r2, r8
   7b2a8:	mov	r3, r9
   7b2ac:	str	r0, [sp]
   7b2b0:	mov	r0, sl
   7b2b4:	bl	4a1bc <fputs@plt+0x38e08>
   7b2b8:	add	r9, r9, #1
   7b2bc:	cmp	r4, r9
   7b2c0:	bne	7b29c <fputs@plt+0x69ee8>
   7b2c4:	ldr	r0, [sp, #32]
   7b2c8:	cmp	r4, r0
   7b2cc:	bcs	7b438 <fputs@plt+0x6a084>
   7b2d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7b2d4:	movw	r8, #257	; 0x101
   7b2d8:	mov	r9, #0
   7b2dc:	add	r0, r0, #130	; 0x82
   7b2e0:	str	r0, [sp, #12]
   7b2e4:	ldr	r0, [sp, #20]
   7b2e8:	add	r7, r4, r5
   7b2ec:	mov	r3, r4
   7b2f0:	ldr	r0, [r0, #48]	; 0x30
   7b2f4:	ldr	r6, [r0, r4, lsl #2]
   7b2f8:	ldr	r0, [sp, #28]
   7b2fc:	stm	sp, {r0, r7}
   7b300:	mov	r1, r6
   7b304:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7b308:	ldr	r2, [sp, #36]	; 0x24
   7b30c:	bl	7aea4 <fputs@plt+0x69af0>
   7b310:	cmp	r0, r7
   7b314:	beq	7b3a0 <fputs@plt+0x69fec>
   7b318:	mov	r2, r0
   7b31c:	ldr	r0, [sp, #16]
   7b320:	cmp	r0, #1
   7b324:	bne	7b37c <fputs@plt+0x69fc8>
   7b328:	cmp	r5, #0
   7b32c:	beq	7b39c <fputs@plt+0x69fe8>
   7b330:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7b334:	ldrb	r0, [r0, #19]
   7b338:	cmp	r0, #7
   7b33c:	bhi	7b39c <fputs@plt+0x69fe8>
   7b340:	ldr	r3, [sp, #12]
   7b344:	mov	r1, #0
   7b348:	ldr	r7, [r3, #6]
   7b34c:	cmp	r7, r5
   7b350:	beq	7b394 <fputs@plt+0x69fe0>
   7b354:	add	r1, r1, #1
   7b358:	add	r3, r3, #20
   7b35c:	cmp	r1, #10
   7b360:	bcc	7b348 <fputs@plt+0x69f94>
   7b364:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7b368:	add	r1, r0, #1
   7b36c:	add	r0, r3, r0, lsl #2
   7b370:	strb	r1, [r3, #19]
   7b374:	str	r5, [r0, #28]
   7b378:	b	7b39c <fputs@plt+0x69fe8>
   7b37c:	mov	r0, sl
   7b380:	mov	r1, #31
   7b384:	mov	r3, r7
   7b388:	str	r9, [sp]
   7b38c:	bl	4a1bc <fputs@plt+0x38e08>
   7b390:	b	7b3a0 <fputs@plt+0x69fec>
   7b394:	mov	r0, #1
   7b398:	strb	r0, [r3]
   7b39c:	mov	r5, r2
   7b3a0:	ldrh	r0, [r6, #18]
   7b3a4:	ldr	r7, [sp, #24]
   7b3a8:	tst	r0, r8
   7b3ac:	bne	7b428 <fputs@plt+0x6a074>
   7b3b0:	ldr	r1, [r6]
   7b3b4:	ldrb	r0, [r6, #21]
   7b3b8:	ldr	r6, [r1, #16]
   7b3bc:	tst	r0, #8
   7b3c0:	bne	7b3f0 <fputs@plt+0x6a03c>
   7b3c4:	mov	r0, r6
   7b3c8:	bl	662f8 <fputs@plt+0x54f44>
   7b3cc:	cmp	r0, #0
   7b3d0:	beq	7b3f0 <fputs@plt+0x6a03c>
   7b3d4:	ldr	r0, [sp, #36]	; 0x24
   7b3d8:	add	r2, r5, r4
   7b3dc:	mov	r1, #76	; 0x4c
   7b3e0:	ldr	r3, [r0, #12]
   7b3e4:	mov	r0, sl
   7b3e8:	str	r9, [sp]
   7b3ec:	bl	4a1bc <fputs@plt+0x38e08>
   7b3f0:	cmp	r7, #0
   7b3f4:	beq	7b428 <fputs@plt+0x6a074>
   7b3f8:	ldrb	r1, [r7, r4]
   7b3fc:	mov	r0, r6
   7b400:	bl	65c00 <fputs@plt+0x5484c>
   7b404:	cmp	r0, #65	; 0x41
   7b408:	mov	r0, r6
   7b40c:	moveq	r1, #65	; 0x41
   7b410:	strbeq	r1, [r7, r4]
   7b414:	ldrbne	r1, [r7, r4]
   7b418:	bl	7b44c <fputs@plt+0x6a098>
   7b41c:	cmp	r0, #0
   7b420:	movne	r0, #65	; 0x41
   7b424:	strbne	r0, [r7, r4]
   7b428:	ldr	r0, [sp, #32]
   7b42c:	add	r4, r4, #1
   7b430:	cmp	r4, r0
   7b434:	bne	7b2e4 <fputs@plt+0x69f30>
   7b438:	ldr	r0, [fp, #8]
   7b43c:	str	r7, [r0]
   7b440:	mov	r0, r5
   7b444:	sub	sp, fp, #28
   7b448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b44c:	mov	r2, r0
   7b450:	mov	r0, #1
   7b454:	cmp	r1, #65	; 0x41
   7b458:	bne	7b460 <fputs@plt+0x6a0ac>
   7b45c:	bx	lr
   7b460:	ldrb	ip, [r2]
   7b464:	add	r3, ip, #101	; 0x65
   7b468:	uxtb	r3, r3
   7b46c:	cmp	r3, #1
   7b470:	bhi	7b48c <fputs@plt+0x6a0d8>
   7b474:	ldr	r2, [r2, #12]
   7b478:	ldrb	ip, [r2]
   7b47c:	add	r3, ip, #101	; 0x65
   7b480:	uxtb	r3, r3
   7b484:	cmp	r3, #2
   7b488:	bcc	7b474 <fputs@plt+0x6a0c0>
   7b48c:	cmp	ip, #157	; 0x9d
   7b490:	ldrbeq	ip, [r2, #38]	; 0x26
   7b494:	cmp	ip, #132	; 0x84
   7b498:	ble	7b4e0 <fputs@plt+0x6a12c>
   7b49c:	cmp	ip, #133	; 0x85
   7b4a0:	beq	7b510 <fputs@plt+0x6a15c>
   7b4a4:	cmp	ip, #134	; 0x86
   7b4a8:	bxeq	lr
   7b4ac:	cmp	ip, #152	; 0x98
   7b4b0:	bne	7b508 <fputs@plt+0x6a154>
   7b4b4:	ldrsh	r2, [r2, #32]
   7b4b8:	sub	r0, r1, #67	; 0x43
   7b4bc:	mov	r1, #0
   7b4c0:	uxtb	r0, r0
   7b4c4:	cmp	r0, #2
   7b4c8:	mov	r0, #0
   7b4cc:	movwcc	r0, #1
   7b4d0:	cmp	r2, #0
   7b4d4:	movwlt	r1, #1
   7b4d8:	and	r0, r0, r1
   7b4dc:	bx	lr
   7b4e0:	cmp	ip, #97	; 0x61
   7b4e4:	beq	7b530 <fputs@plt+0x6a17c>
   7b4e8:	cmp	ip, #132	; 0x84
   7b4ec:	bne	7b508 <fputs@plt+0x6a154>
   7b4f0:	sub	r0, r1, #67	; 0x43
   7b4f4:	uxtb	r1, r0
   7b4f8:	mov	r0, #0
   7b4fc:	cmp	r1, #2
   7b500:	movwcc	r0, #1
   7b504:	bx	lr
   7b508:	mov	r0, #0
   7b50c:	bx	lr
   7b510:	sub	r0, r1, #67	; 0x43
   7b514:	sub	r1, r1, #69	; 0x45
   7b518:	clz	r0, r0
   7b51c:	clz	r1, r1
   7b520:	lsr	r0, r0, #5
   7b524:	lsr	r1, r1, #5
   7b528:	orr	r0, r1, r0
   7b52c:	bx	lr
   7b530:	sub	r0, r1, #66	; 0x42
   7b534:	clz	r0, r0
   7b538:	lsr	r0, r0, #5
   7b53c:	bx	lr
   7b540:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7b544:	add	fp, sp, #24
   7b548:	sub	sp, sp, #8
   7b54c:	cmp	r3, #0
   7b550:	beq	7b63c <fputs@plt+0x6a288>
   7b554:	ldr	r8, [r0, #8]
   7b558:	mov	r6, r3
   7b55c:	mov	r4, r1
   7b560:	mov	r5, r0
   7b564:	cmp	r2, #1
   7b568:	blt	7b588 <fputs@plt+0x6a1d4>
   7b56c:	ldrb	r0, [r6]
   7b570:	cmp	r0, #65	; 0x41
   7b574:	bne	7b588 <fputs@plt+0x6a1d4>
   7b578:	add	r6, r6, #1
   7b57c:	add	r4, r4, #1
   7b580:	subs	r2, r2, #1
   7b584:	bgt	7b56c <fputs@plt+0x6a1b8>
   7b588:	sub	r0, r6, #1
   7b58c:	mov	r7, r2
   7b590:	cmp	r2, #2
   7b594:	blt	7b5ac <fputs@plt+0x6a1f8>
   7b598:	ldrb	r1, [r0, r7]
   7b59c:	sub	r2, r7, #1
   7b5a0:	cmp	r1, #65	; 0x41
   7b5a4:	beq	7b58c <fputs@plt+0x6a1d8>
   7b5a8:	b	7b5b4 <fputs@plt+0x6a200>
   7b5ac:	cmp	r7, #1
   7b5b0:	bne	7b63c <fputs@plt+0x6a288>
   7b5b4:	mov	r9, #0
   7b5b8:	mov	r0, r8
   7b5bc:	mov	r1, #48	; 0x30
   7b5c0:	mov	r2, r4
   7b5c4:	mov	r3, r7
   7b5c8:	str	r9, [sp]
   7b5cc:	bl	4a1bc <fputs@plt+0x38e08>
   7b5d0:	mov	r1, r0
   7b5d4:	mov	r0, r8
   7b5d8:	mov	r2, r6
   7b5dc:	mov	r3, r7
   7b5e0:	bl	1d530 <fputs@plt+0xc17c>
   7b5e4:	add	r0, r4, r7
   7b5e8:	mov	r1, #0
   7b5ec:	add	r2, r5, r1
   7b5f0:	ldr	r3, [r2, #136]	; 0x88
   7b5f4:	cmp	r3, r4
   7b5f8:	blt	7b630 <fputs@plt+0x6a27c>
   7b5fc:	cmp	r3, r0
   7b600:	bge	7b630 <fputs@plt+0x6a27c>
   7b604:	ldrb	r7, [r2, #130]	; 0x82
   7b608:	cmp	r7, #0
   7b60c:	beq	7b62c <fputs@plt+0x6a278>
   7b610:	ldrb	r7, [r5, #19]
   7b614:	cmp	r7, #7
   7b618:	addls	r6, r7, #1
   7b61c:	addls	r7, r5, r7, lsl #2
   7b620:	strbls	r6, [r5, #19]
   7b624:	strls	r3, [r7, #28]
   7b628:	strb	r9, [r2, #130]	; 0x82
   7b62c:	str	r9, [r2, #136]	; 0x88
   7b630:	add	r1, r1, #20
   7b634:	cmp	r1, #200	; 0xc8
   7b638:	bne	7b5ec <fputs@plt+0x6a238>
   7b63c:	sub	sp, fp, #24
   7b640:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b644:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7b648:	add	fp, sp, #24
   7b64c:	mov	r5, r0
   7b650:	ldr	r0, [r1, #16]
   7b654:	cmp	r0, #0
   7b658:	bne	7b734 <fputs@plt+0x6a380>
   7b65c:	ldrh	r0, [r1, #52]	; 0x34
   7b660:	ldr	r8, [r1, #12]
   7b664:	mov	r4, r1
   7b668:	mov	r1, #0
   7b66c:	mov	r6, #0
   7b670:	add	r0, r0, #1
   7b674:	bl	142d0 <fputs@plt+0x2f1c>
   7b678:	cmp	r0, #0
   7b67c:	str	r0, [r4, #16]
   7b680:	beq	7b718 <fputs@plt+0x6a364>
   7b684:	ldrh	r1, [r4, #52]	; 0x34
   7b688:	cmp	r1, #0
   7b68c:	beq	7b708 <fputs@plt+0x6a354>
   7b690:	mov	r5, #0
   7b694:	mvn	r9, #0
   7b698:	mov	r7, #0
   7b69c:	mov	r6, #0
   7b6a0:	ldr	r0, [r4, #4]
   7b6a4:	add	r0, r0, r7
   7b6a8:	ldrsh	r0, [r0]
   7b6ac:	cmp	r0, r9
   7b6b0:	ble	7b6c4 <fputs@plt+0x6a310>
   7b6b4:	ldr	r1, [r8, #4]
   7b6b8:	add	r0, r1, r0, lsl #4
   7b6bc:	ldrb	r0, [r0, #13]
   7b6c0:	b	7b6e4 <fputs@plt+0x6a330>
   7b6c4:	mov	r0, #68	; 0x44
   7b6c8:	beq	7b6e4 <fputs@plt+0x6a330>
   7b6cc:	ldr	r0, [r4, #40]	; 0x28
   7b6d0:	ldr	r0, [r0, #4]
   7b6d4:	ldr	r0, [r0, r5]
   7b6d8:	bl	65b54 <fputs@plt+0x547a0>
   7b6dc:	cmp	r0, #0
   7b6e0:	movweq	r0, #65	; 0x41
   7b6e4:	ldr	r1, [r4, #16]
   7b6e8:	add	r5, r5, #20
   7b6ec:	add	r7, r7, #2
   7b6f0:	strb	r0, [r1, r6]
   7b6f4:	add	r6, r6, #1
   7b6f8:	ldrh	r0, [r4, #52]	; 0x34
   7b6fc:	cmp	r6, r0
   7b700:	bcc	7b6a0 <fputs@plt+0x6a2ec>
   7b704:	ldr	r0, [r4, #16]
   7b708:	mov	r1, #0
   7b70c:	strb	r1, [r0, r6]
   7b710:	ldr	r0, [r4, #16]
   7b714:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b718:	ldrb	r1, [r5, #69]	; 0x45
   7b71c:	mov	r0, #0
   7b720:	cmp	r1, #0
   7b724:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b728:	ldrb	r1, [r5, #70]	; 0x46
   7b72c:	cmp	r1, #0
   7b730:	beq	7b738 <fputs@plt+0x6a384>
   7b734:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b738:	mov	r1, #1
   7b73c:	strb	r1, [r5, #69]	; 0x45
   7b740:	ldr	r2, [r5, #164]	; 0xa4
   7b744:	cmp	r2, #1
   7b748:	strge	r1, [r5, #248]	; 0xf8
   7b74c:	ldr	r1, [r5, #256]	; 0x100
   7b750:	add	r1, r1, #1
   7b754:	str	r1, [r5, #256]	; 0x100
   7b758:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b75c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7b760:	add	fp, sp, #24
   7b764:	ldr	r2, [r0]
   7b768:	mov	r8, r0
   7b76c:	ldr	r0, [r0, #12]
   7b770:	ldr	r1, [r8, #20]
   7b774:	ldr	r2, [r2]
   7b778:	cmp	r0, #1
   7b77c:	ldr	r4, [r2]
   7b780:	blt	7b7e0 <fputs@plt+0x6a42c>
   7b784:	add	r7, r1, #12
   7b788:	add	r5, r0, #1
   7b78c:	ldrh	r0, [r7, #8]
   7b790:	tst	r0, #1
   7b794:	beq	7b7a8 <fputs@plt+0x6a3f4>
   7b798:	ldr	r1, [r7, #-12]
   7b79c:	mov	r0, r4
   7b7a0:	bl	48008 <fputs@plt+0x36c54>
   7b7a4:	ldrh	r0, [r7, #8]
   7b7a8:	tst	r0, #16
   7b7ac:	tsteq	r0, #32
   7b7b0:	beq	7b7cc <fputs@plt+0x6a418>
   7b7b4:	ldr	r6, [r7]
   7b7b8:	mov	r0, r6
   7b7bc:	bl	7b75c <fputs@plt+0x6a3a8>
   7b7c0:	mov	r0, r4
   7b7c4:	mov	r1, r6
   7b7c8:	bl	13ce4 <fputs@plt+0x2930>
   7b7cc:	sub	r5, r5, #1
   7b7d0:	add	r7, r7, #48	; 0x30
   7b7d4:	cmp	r5, #1
   7b7d8:	bgt	7b78c <fputs@plt+0x6a3d8>
   7b7dc:	ldr	r1, [r8, #20]
   7b7e0:	add	r0, r8, #24
   7b7e4:	cmp	r1, r0
   7b7e8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   7b7ec:	mov	r0, r4
   7b7f0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7b7f4:	b	13ce4 <fputs@plt+0x2930>
   7b7f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7b7fc:	add	fp, sp, #24
   7b800:	sub	sp, sp, #8
   7b804:	mov	r4, r0
   7b808:	ldrb	r0, [r0, #19]
   7b80c:	ldr	r9, [fp, #8]
   7b810:	mov	r6, r3
   7b814:	mov	r3, r2
   7b818:	mov	r8, r1
   7b81c:	ldr	r7, [r4, #8]
   7b820:	cmp	r0, #0
   7b824:	beq	7b840 <fputs@plt+0x6a48c>
   7b828:	sub	r0, r0, #1
   7b82c:	strb	r0, [r4, #19]
   7b830:	uxtb	r0, r0
   7b834:	add	r0, r4, r0, lsl #2
   7b838:	ldr	r5, [r0, #28]
   7b83c:	b	7b84c <fputs@plt+0x6a498>
   7b840:	ldr	r0, [r4, #76]	; 0x4c
   7b844:	add	r5, r0, #1
   7b848:	str	r5, [r4, #76]	; 0x4c
   7b84c:	mov	r0, r7
   7b850:	mov	r1, #69	; 0x45
   7b854:	mov	r2, r8
   7b858:	str	r9, [sp]
   7b85c:	bl	4a1bc <fputs@plt+0x38e08>
   7b860:	mov	r1, r0
   7b864:	mov	r0, r7
   7b868:	mov	r2, r6
   7b86c:	mvn	r3, #13
   7b870:	bl	1d530 <fputs@plt+0xc17c>
   7b874:	mov	r0, r7
   7b878:	mov	r1, #49	; 0x31
   7b87c:	mov	r2, r9
   7b880:	mov	r3, r6
   7b884:	str	r5, [sp]
   7b888:	bl	4a1bc <fputs@plt+0x38e08>
   7b88c:	mov	r0, #0
   7b890:	mov	r1, #110	; 0x6e
   7b894:	mov	r2, r8
   7b898:	mov	r3, r5
   7b89c:	str	r0, [sp]
   7b8a0:	mov	r0, r7
   7b8a4:	bl	4a1bc <fputs@plt+0x38e08>
   7b8a8:	cmp	r5, #0
   7b8ac:	beq	7b8fc <fputs@plt+0x6a548>
   7b8b0:	ldrb	r0, [r4, #19]
   7b8b4:	cmp	r0, #7
   7b8b8:	bhi	7b8fc <fputs@plt+0x6a548>
   7b8bc:	add	r1, r4, #130	; 0x82
   7b8c0:	mov	r2, #0
   7b8c4:	ldr	r3, [r1, #6]
   7b8c8:	cmp	r3, r5
   7b8cc:	beq	7b8f4 <fputs@plt+0x6a540>
   7b8d0:	add	r2, r2, #1
   7b8d4:	add	r1, r1, #20
   7b8d8:	cmp	r2, #10
   7b8dc:	bcc	7b8c4 <fputs@plt+0x6a510>
   7b8e0:	add	r1, r0, #1
   7b8e4:	add	r0, r4, r0, lsl #2
   7b8e8:	strb	r1, [r4, #19]
   7b8ec:	str	r5, [r0, #28]
   7b8f0:	b	7b8fc <fputs@plt+0x6a548>
   7b8f4:	mov	r0, #1
   7b8f8:	strb	r0, [r1]
   7b8fc:	sub	sp, fp, #24
   7b900:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b908:	add	fp, sp, #28
   7b90c:	sub	sp, sp, #44	; 0x2c
   7b910:	mov	r7, r0
   7b914:	ldr	r0, [r1]
   7b918:	mov	r4, r3
   7b91c:	ldrb	r6, [r1, #28]
   7b920:	mov	r9, r1
   7b924:	ldr	ip, [fp, #12]
   7b928:	ldr	sl, [r7, #8]
   7b92c:	ldr	lr, [r0]
   7b930:	ldr	r0, [r7, #76]	; 0x4c
   7b934:	and	r6, r6, #1
   7b938:	eor	r5, r6, #1
   7b93c:	str	r6, [sp, #36]	; 0x24
   7b940:	add	r3, r0, #1
   7b944:	add	r6, lr, r5
   7b948:	str	r3, [r7, #76]	; 0x4c
   7b94c:	add	r6, r6, ip
   7b950:	ldr	r1, [r1, #4]
   7b954:	str	r1, [sp, #24]
   7b958:	ldr	r1, [fp, #16]
   7b95c:	cmp	r1, #0
   7b960:	beq	7b970 <fputs@plt+0x6a5bc>
   7b964:	sub	r0, r4, lr
   7b968:	sub	r0, r0, r5
   7b96c:	b	7b97c <fputs@plt+0x6a5c8>
   7b970:	add	r1, r6, r3
   7b974:	add	r0, r0, #2
   7b978:	str	r1, [r7, #76]	; 0x4c
   7b97c:	str	r0, [sp, #12]
   7b980:	ldr	r0, [r2, #16]
   7b984:	ldr	r8, [fp, #8]
   7b988:	str	r3, [sp, #32]
   7b98c:	str	r6, [sp, #20]
   7b990:	str	lr, [sp, #16]
   7b994:	str	r5, [sp, #8]
   7b998:	cmp	r0, #0
   7b99c:	ldreq	r0, [r2, #12]
   7b9a0:	addne	r0, r0, #1
   7b9a4:	str	r0, [fp, #-32]	; 0xffffffe0
   7b9a8:	mov	r0, sl
   7b9ac:	bl	62b34 <fputs@plt+0x51780>
   7b9b0:	str	r0, [r9, #24]
   7b9b4:	ldr	r2, [sp, #12]
   7b9b8:	mov	r0, #5
   7b9bc:	mov	r3, r8
   7b9c0:	ldr	r1, [r9]
   7b9c4:	str	r0, [sp]
   7b9c8:	mov	r0, r7
   7b9cc:	mov	r8, r2
   7b9d0:	bl	62e00 <fputs@plt+0x51a4c>
   7b9d4:	ldr	r0, [sp, #36]	; 0x24
   7b9d8:	cmp	r0, #0
   7b9dc:	bne	7ba00 <fputs@plt+0x6a64c>
   7b9e0:	mov	r0, #0
   7b9e4:	ldr	r2, [r9, #8]
   7b9e8:	mov	r1, #73	; 0x49
   7b9ec:	str	r0, [sp]
   7b9f0:	ldr	r0, [sp, #16]
   7b9f4:	add	r3, r8, r0
   7b9f8:	mov	r0, sl
   7b9fc:	bl	4a1bc <fputs@plt+0x38e08>
   7ba00:	ldr	r0, [fp, #16]
   7ba04:	str	sl, [sp, #28]
   7ba08:	cmp	r0, #0
   7ba0c:	bne	7ba98 <fputs@plt+0x6a6e4>
   7ba10:	ldr	r1, [fp, #12]
   7ba14:	ldr	r0, [r7, #8]
   7ba18:	ldr	r2, [sp, #8]
   7ba1c:	mov	r5, r1
   7ba20:	str	r1, [sp]
   7ba24:	ldr	r1, [sp, #16]
   7ba28:	add	r1, r8, r1
   7ba2c:	add	r3, r1, r2
   7ba30:	mov	r1, #29
   7ba34:	mov	r2, r4
   7ba38:	bl	4a1bc <fputs@plt+0x38e08>
   7ba3c:	add	r0, r5, r4
   7ba40:	mov	ip, #0
   7ba44:	mov	r2, #0
   7ba48:	add	r3, r7, r2
   7ba4c:	ldr	r6, [r3, #136]	; 0x88
   7ba50:	cmp	r6, r4
   7ba54:	blt	7ba8c <fputs@plt+0x6a6d8>
   7ba58:	cmp	r6, r0
   7ba5c:	bge	7ba8c <fputs@plt+0x6a6d8>
   7ba60:	ldrb	r5, [r3, #130]	; 0x82
   7ba64:	cmp	r5, #0
   7ba68:	beq	7ba88 <fputs@plt+0x6a6d4>
   7ba6c:	ldrb	r5, [r7, #19]
   7ba70:	cmp	r5, #7
   7ba74:	addls	r1, r5, #1
   7ba78:	strbls	r1, [r7, #19]
   7ba7c:	addls	r1, r7, r5, lsl #2
   7ba80:	strls	r6, [r1, #28]
   7ba84:	strb	ip, [r3, #130]	; 0x82
   7ba88:	str	ip, [r3, #136]	; 0x88
   7ba8c:	add	r2, r2, #20
   7ba90:	cmp	r2, #200	; 0xc8
   7ba94:	bne	7ba48 <fputs@plt+0x6a694>
   7ba98:	ldr	r0, [sp, #32]
   7ba9c:	ldr	r4, [sp, #24]
   7baa0:	ldr	r6, [sp, #28]
   7baa4:	mov	r1, #49	; 0x31
   7baa8:	str	r0, [sp]
   7baac:	ldr	r0, [sp, #20]
   7bab0:	add	r2, r8, r4
   7bab4:	sub	r3, r0, r4
   7bab8:	mov	r0, r6
   7babc:	bl	4a1bc <fputs@plt+0x38e08>
   7bac0:	cmp	r4, #0
   7bac4:	ble	7bb00 <fputs@plt+0x6a74c>
   7bac8:	ldr	r0, [r7, #76]	; 0x4c
   7bacc:	ldr	r4, [r9, #4]
   7bad0:	add	r1, r4, r0
   7bad4:	add	r5, r0, #1
   7bad8:	ldr	r0, [sp, #36]	; 0x24
   7badc:	str	r1, [r7, #76]	; 0x4c
   7bae0:	cmp	r0, #0
   7bae4:	bne	7bb0c <fputs@plt+0x6a758>
   7bae8:	mov	r0, #0
   7baec:	mov	r1, #46	; 0x2e
   7baf0:	str	r0, [sp]
   7baf4:	ldr	r0, [sp, #16]
   7baf8:	add	r2, r8, r0
   7bafc:	b	7bb1c <fputs@plt+0x6a768>
   7bb00:	ldr	r3, [sp, #32]
   7bb04:	add	sl, r9, #8
   7bb08:	b	7bd90 <fputs@plt+0x6a9dc>
   7bb0c:	ldr	r2, [r9, #8]
   7bb10:	mov	r0, #0
   7bb14:	mov	r1, #59	; 0x3b
   7bb18:	str	r0, [sp]
   7bb1c:	mov	r0, r6
   7bb20:	mov	r3, #0
   7bb24:	bl	4a1bc <fputs@plt+0x38e08>
   7bb28:	str	r0, [sp, #36]	; 0x24
   7bb2c:	ldr	r0, [r9, #4]
   7bb30:	mov	r1, #42	; 0x2a
   7bb34:	mov	r2, r5
   7bb38:	mov	r3, r8
   7bb3c:	str	r0, [sp]
   7bb40:	mov	r0, r6
   7bb44:	bl	4a1bc <fputs@plt+0x38e08>
   7bb48:	ldr	r0, [r9, #20]
   7bb4c:	ldr	r1, [r6]
   7bb50:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7bb54:	cmn	r0, #1
   7bb58:	ldrb	r1, [r1, #69]	; 0x45
   7bb5c:	ldrle	r0, [r6, #32]
   7bb60:	suble	r0, r0, #1
   7bb64:	cmp	r1, #0
   7bb68:	beq	7bb78 <fputs@plt+0x6a7c4>
   7bb6c:	movw	sl, #35320	; 0x89f8
   7bb70:	movt	sl, #10
   7bb74:	b	7bb84 <fputs@plt+0x6a7d0>
   7bb78:	ldr	r1, [r6, #4]
   7bb7c:	add	r0, r0, r0, lsl #2
   7bb80:	add	sl, r1, r0, lsl #2
   7bb84:	ldr	r0, [r7]
   7bb88:	ldrb	r0, [r0, #69]	; 0x45
   7bb8c:	cmp	r0, #0
   7bb90:	bne	7be50 <fputs@plt+0x6aa9c>
   7bb94:	ldr	r0, [sp, #20]
   7bb98:	str	r2, [fp, #-32]	; 0xffffffe0
   7bb9c:	mov	r1, #0
   7bba0:	str	r5, [sp, #16]
   7bba4:	mov	r5, r6
   7bba8:	mov	r6, #0
   7bbac:	sub	r0, r0, r4
   7bbb0:	str	r0, [sl, #8]
   7bbb4:	ldr	r4, [sl, #16]
   7bbb8:	ldrh	r2, [r4, #6]
   7bbbc:	ldr	r0, [r4, #16]
   7bbc0:	bl	11174 <memset@plt>
   7bbc4:	mov	r0, r5
   7bbc8:	mvn	r1, #0
   7bbcc:	mov	r2, r4
   7bbd0:	mvn	r3, #5
   7bbd4:	bl	1d530 <fputs@plt+0xc17c>
   7bbd8:	ldrh	r0, [r4, #8]
   7bbdc:	ldr	r1, [r9]
   7bbe0:	ldr	r2, [sp, #24]
   7bbe4:	sub	r3, r0, #1
   7bbe8:	mov	r0, r7
   7bbec:	bl	6cbe8 <fputs@plt+0x5b834>
   7bbf0:	str	r0, [sl, #16]
   7bbf4:	mov	r1, #43	; 0x2b
   7bbf8:	mov	r3, #0
   7bbfc:	ldr	r0, [r5, #32]
   7bc00:	add	r2, r0, #1
   7bc04:	str	r0, [sp, #24]
   7bc08:	mov	r0, r5
   7bc0c:	str	r2, [sp]
   7bc10:	bl	4a1bc <fputs@plt+0x38e08>
   7bc14:	mov	r0, r5
   7bc18:	bl	62b34 <fputs@plt+0x51780>
   7bc1c:	str	r0, [r9, #16]
   7bc20:	mov	r3, r0
   7bc24:	mov	r1, #14
   7bc28:	ldr	r0, [r7, #76]	; 0x4c
   7bc2c:	add	r2, r0, #1
   7bc30:	mov	r0, r5
   7bc34:	str	r2, [r7, #76]	; 0x4c
   7bc38:	str	r2, [r9, #12]
   7bc3c:	str	r6, [sp]
   7bc40:	bl	4a1bc <fputs@plt+0x38e08>
   7bc44:	mov	sl, r9
   7bc48:	mov	r0, r5
   7bc4c:	mov	r1, #120	; 0x78
   7bc50:	mov	r3, #0
   7bc54:	ldr	r2, [sl, #8]!
   7bc58:	str	r6, [sp]
   7bc5c:	bl	4a1bc <fputs@plt+0x38e08>
   7bc60:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7bc64:	cmp	r2, #0
   7bc68:	beq	7bc80 <fputs@plt+0x6a8cc>
   7bc6c:	ldr	r3, [r9, #24]
   7bc70:	mov	r0, r5
   7bc74:	mov	r1, #46	; 0x2e
   7bc78:	str	r6, [sp]
   7bc7c:	bl	4a1bc <fputs@plt+0x38e08>
   7bc80:	ldr	r0, [r5, #32]
   7bc84:	ldr	r2, [r5, #24]
   7bc88:	sub	r1, r0, #1
   7bc8c:	str	r1, [r2, #96]	; 0x60
   7bc90:	ldr	r2, [r5]
   7bc94:	ldrb	r2, [r2, #69]	; 0x45
   7bc98:	cmp	r2, #0
   7bc9c:	beq	7bcac <fputs@plt+0x6a8f8>
   7bca0:	movw	r1, #35320	; 0x89f8
   7bca4:	movt	r1, #10
   7bca8:	b	7bcc4 <fputs@plt+0x6a910>
   7bcac:	ldr	r2, [sp, #36]	; 0x24
   7bcb0:	cmp	r2, #0
   7bcb4:	movge	r1, r2
   7bcb8:	ldr	r2, [r5, #4]
   7bcbc:	add	r1, r1, r1, lsl #2
   7bcc0:	add	r1, r2, r1, lsl #2
   7bcc4:	str	r0, [r1, #8]
   7bcc8:	ldr	r3, [sp, #16]
   7bccc:	mov	r1, #29
   7bcd0:	mov	r2, r8
   7bcd4:	ldr	r0, [r7, #8]
   7bcd8:	ldr	r5, [r9, #4]
   7bcdc:	str	r5, [sp]
   7bce0:	bl	4a1bc <fputs@plt+0x38e08>
   7bce4:	add	r0, r5, r8
   7bce8:	mov	r1, #0
   7bcec:	mov	r2, #0
   7bcf0:	add	r3, r7, r2
   7bcf4:	ldr	r6, [r3, #136]	; 0x88
   7bcf8:	cmp	r6, r8
   7bcfc:	blt	7bd34 <fputs@plt+0x6a980>
   7bd00:	cmp	r6, r0
   7bd04:	bge	7bd34 <fputs@plt+0x6a980>
   7bd08:	ldrb	r5, [r3, #130]	; 0x82
   7bd0c:	cmp	r5, #0
   7bd10:	beq	7bd30 <fputs@plt+0x6a97c>
   7bd14:	ldrb	r5, [r7, #19]
   7bd18:	cmp	r5, #7
   7bd1c:	addls	r4, r5, #1
   7bd20:	addls	r5, r7, r5, lsl #2
   7bd24:	strbls	r4, [r7, #19]
   7bd28:	strls	r6, [r5, #28]
   7bd2c:	strb	r1, [r3, #130]	; 0x82
   7bd30:	str	r1, [r3, #136]	; 0x88
   7bd34:	add	r2, r2, #20
   7bd38:	cmp	r2, #200	; 0xc8
   7bd3c:	bne	7bcf0 <fputs@plt+0x6a93c>
   7bd40:	ldr	r6, [sp, #28]
   7bd44:	ldr	r0, [r6, #32]
   7bd48:	ldr	r2, [r6, #24]
   7bd4c:	sub	r1, r0, #1
   7bd50:	str	r1, [r2, #96]	; 0x60
   7bd54:	ldr	r2, [r6]
   7bd58:	ldrb	r2, [r2, #69]	; 0x45
   7bd5c:	cmp	r2, #0
   7bd60:	beq	7bd70 <fputs@plt+0x6a9bc>
   7bd64:	movw	r1, #35320	; 0x89f8
   7bd68:	movt	r1, #10
   7bd6c:	b	7bd88 <fputs@plt+0x6a9d4>
   7bd70:	ldr	r2, [sp, #24]
   7bd74:	cmp	r2, #0
   7bd78:	movge	r1, r2
   7bd7c:	ldr	r2, [r6, #4]
   7bd80:	add	r1, r1, r1, lsl #2
   7bd84:	add	r1, r2, r1, lsl #2
   7bd88:	ldr	r3, [sp, #32]
   7bd8c:	str	r0, [r1, #8]
   7bd90:	ldrb	r0, [r9, #28]
   7bd94:	ldr	r2, [r9, #8]
   7bd98:	mov	r1, #109	; 0x6d
   7bd9c:	mov	r5, #0
   7bda0:	str	r5, [sp]
   7bda4:	tst	r0, #1
   7bda8:	mov	r0, r6
   7bdac:	movweq	r1, #110	; 0x6e
   7bdb0:	bl	4a1bc <fputs@plt+0x38e08>
   7bdb4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7bdb8:	cmp	r2, #0
   7bdbc:	beq	7be50 <fputs@plt+0x6aa9c>
   7bdc0:	mov	r0, #1
   7bdc4:	mov	r1, #140	; 0x8c
   7bdc8:	mov	r3, #0
   7bdcc:	str	r0, [sp]
   7bdd0:	mov	r0, r6
   7bdd4:	bl	4a1bc <fputs@plt+0x38e08>
   7bdd8:	ldr	r2, [sl]
   7bddc:	mov	r4, r0
   7bde0:	mov	r0, r6
   7bde4:	mov	r1, #105	; 0x69
   7bde8:	mov	r3, #0
   7bdec:	str	r5, [sp]
   7bdf0:	bl	4a1bc <fputs@plt+0x38e08>
   7bdf4:	ldr	r2, [sl]
   7bdf8:	mov	r0, r6
   7bdfc:	mov	r1, #95	; 0x5f
   7be00:	mov	r3, #0
   7be04:	str	r5, [sp]
   7be08:	bl	4a1bc <fputs@plt+0x38e08>
   7be0c:	ldr	r0, [r6, #32]
   7be10:	ldr	r2, [r6, #24]
   7be14:	sub	r1, r0, #1
   7be18:	str	r1, [r2, #96]	; 0x60
   7be1c:	ldr	r2, [r6]
   7be20:	ldrb	r2, [r2, #69]	; 0x45
   7be24:	cmp	r2, #0
   7be28:	beq	7be38 <fputs@plt+0x6aa84>
   7be2c:	movw	r1, #35320	; 0x89f8
   7be30:	movt	r1, #10
   7be34:	b	7be4c <fputs@plt+0x6aa98>
   7be38:	ldr	r2, [r6, #4]
   7be3c:	cmp	r4, #0
   7be40:	movge	r1, r4
   7be44:	add	r1, r1, r1, lsl #2
   7be48:	add	r1, r2, r1, lsl #2
   7be4c:	str	r0, [r1, #8]
   7be50:	sub	sp, fp, #28
   7be54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7be58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7be5c:	add	fp, sp, #28
   7be60:	sub	sp, sp, #12
   7be64:	ldr	r3, [r0, #24]
   7be68:	ldrb	r2, [r1]
   7be6c:	mov	r9, r1
   7be70:	ldr	r8, [r3]
   7be74:	ldr	r1, [r3, #4]
   7be78:	ldr	r5, [r3, #12]
   7be7c:	cmp	r2, #154	; 0x9a
   7be80:	beq	7be98 <fputs@plt+0x6aae4>
   7be84:	mov	sl, #0
   7be88:	cmp	r2, #153	; 0x99
   7be8c:	beq	7bedc <fputs@plt+0x6ab28>
   7be90:	cmp	r2, #152	; 0x98
   7be94:	bne	7c120 <fputs@plt+0x6ad6c>
   7be98:	mov	sl, #1
   7be9c:	cmp	r1, #0
   7bea0:	beq	7c120 <fputs@plt+0x6ad6c>
   7bea4:	ldr	r2, [r1]
   7bea8:	cmp	r2, #1
   7beac:	blt	7c120 <fputs@plt+0x6ad6c>
   7beb0:	ldr	r0, [r9, #28]
   7beb4:	add	r1, r1, #52	; 0x34
   7beb8:	mov	r3, #0
   7bebc:	ldr	r7, [r1]
   7bec0:	cmp	r0, r7
   7bec4:	beq	7bfc4 <fputs@plt+0x6ac10>
   7bec8:	add	r3, r3, #1
   7becc:	add	r1, r1, #72	; 0x48
   7bed0:	cmp	r3, r2
   7bed4:	blt	7bebc <fputs@plt+0x6ab08>
   7bed8:	b	7c120 <fputs@plt+0x6ad6c>
   7bedc:	ldrb	r1, [r3, #28]
   7bee0:	tst	r1, #8
   7bee4:	bne	7c120 <fputs@plt+0x6ad6c>
   7bee8:	ldrb	r1, [r9, #38]	; 0x26
   7beec:	ldr	r0, [r0, #16]
   7bef0:	cmp	r0, r1
   7bef4:	bne	7c120 <fputs@plt+0x6ad6c>
   7bef8:	mov	sl, r5
   7befc:	mov	r4, r5
   7bf00:	ldr	r6, [sl, #44]!	; 0x2c
   7bf04:	ldr	r7, [sl, #-4]
   7bf08:	cmp	r6, #1
   7bf0c:	blt	7bf38 <fputs@plt+0x6ab84>
   7bf10:	mov	r5, #0
   7bf14:	ldr	r0, [r7, r5, lsl #4]
   7bf18:	mov	r1, r9
   7bf1c:	mvn	r2, #0
   7bf20:	bl	64ac4 <fputs@plt+0x53710>
   7bf24:	cmp	r0, #0
   7bf28:	beq	7c114 <fputs@plt+0x6ad60>
   7bf2c:	add	r5, r5, #1
   7bf30:	cmp	r5, r6
   7bf34:	blt	7bf14 <fputs@plt+0x6ab60>
   7bf38:	ldr	r0, [r8]
   7bf3c:	add	r1, sp, #8
   7bf40:	mov	r2, #16
   7bf44:	mov	r3, sl
   7bf48:	ldrb	r6, [r0, #66]	; 0x42
   7bf4c:	str	r1, [sp]
   7bf50:	mov	r1, r7
   7bf54:	bl	7c13c <fputs@plt+0x6ad88>
   7bf58:	str	r0, [r4, #40]	; 0x28
   7bf5c:	ldr	r5, [sp, #8]
   7bf60:	cmp	r5, #0
   7bf64:	blt	7c114 <fputs@plt+0x6ad60>
   7bf68:	mov	r7, r0
   7bf6c:	str	r9, [r0, r5, lsl #4]!
   7bf70:	mov	r2, #0
   7bf74:	mov	ip, #0
   7bf78:	ldr	r1, [r8, #76]	; 0x4c
   7bf7c:	add	r1, r1, #1
   7bf80:	str	r1, [r8, #76]	; 0x4c
   7bf84:	str	r1, [r0, #8]
   7bf88:	ldr	r3, [r9, #20]
   7bf8c:	ldr	r1, [r9, #8]
   7bf90:	ldr	r0, [r8]
   7bf94:	cmp	r3, #0
   7bf98:	ldrne	r2, [r3]
   7bf9c:	mov	r3, r6
   7bfa0:	str	ip, [sp]
   7bfa4:	bl	2107c <fputs@plt+0xfcc8>
   7bfa8:	add	r1, r7, r5, lsl #4
   7bfac:	str	r0, [r1, #4]
   7bfb0:	ldrb	r0, [r9, #4]
   7bfb4:	tst	r0, #16
   7bfb8:	bne	7c104 <fputs@plt+0x6ad50>
   7bfbc:	mvn	r0, #0
   7bfc0:	b	7c110 <fputs@plt+0x6ad5c>
   7bfc4:	mov	r3, r5
   7bfc8:	ldr	r7, [r3, #32]!
   7bfcc:	sub	r4, r3, #4
   7bfd0:	cmp	r7, #0
   7bfd4:	ble	7c024 <fputs@plt+0x6ac70>
   7bfd8:	ldr	r1, [r4]
   7bfdc:	mov	ip, r5
   7bfe0:	mov	lr, r4
   7bfe4:	mov	r2, #0
   7bfe8:	add	r6, r1, #4
   7bfec:	ldr	r5, [r6]
   7bff0:	cmp	r5, r0
   7bff4:	bne	7c008 <fputs@plt+0x6ac54>
   7bff8:	ldrsh	r5, [r9, #32]
   7bffc:	ldr	r4, [r6, #4]
   7c000:	cmp	r4, r5
   7c004:	beq	7c0ec <fputs@plt+0x6ad38>
   7c008:	add	r2, r2, #1
   7c00c:	add	r6, r6, #24
   7c010:	cmp	r2, r7
   7c014:	blt	7bfec <fputs@plt+0x6ac38>
   7c018:	mov	r5, ip
   7c01c:	mov	r4, lr
   7c020:	b	7c028 <fputs@plt+0x6ac74>
   7c024:	ldr	r1, [r4]
   7c028:	ldr	r0, [r8]
   7c02c:	add	r2, sp, #4
   7c030:	str	r2, [sp]
   7c034:	mov	r2, #24
   7c038:	bl	7c13c <fputs@plt+0x6ad88>
   7c03c:	str	r0, [r4]
   7c040:	ldr	r2, [sp, #4]
   7c044:	cmp	r2, #0
   7c048:	blt	7c0f0 <fputs@plt+0x6ad3c>
   7c04c:	ldr	r1, [r9, #44]	; 0x2c
   7c050:	add	r3, r2, r2, lsl #1
   7c054:	str	r1, [r0, r3, lsl #3]!
   7c058:	mvn	r3, #0
   7c05c:	ldr	lr, [r9, #28]
   7c060:	str	lr, [r0, #4]
   7c064:	ldrsh	r7, [r9, #32]
   7c068:	str	r7, [r0, #8]
   7c06c:	ldr	r1, [r8, #76]	; 0x4c
   7c070:	add	r1, r1, #1
   7c074:	str	r1, [r8, #76]	; 0x4c
   7c078:	str	r3, [r0, #12]!
   7c07c:	stmib	r0, {r1, r9}
   7c080:	ldr	r6, [r5, #24]
   7c084:	cmp	r6, #0
   7c088:	beq	7c0d8 <fputs@plt+0x6ad24>
   7c08c:	ldr	r3, [r6]
   7c090:	cmp	r3, #1
   7c094:	blt	7c0d8 <fputs@plt+0x6ad24>
   7c098:	uxth	ip, r7
   7c09c:	ldr	r7, [r6, #4]
   7c0a0:	mov	r6, #0
   7c0a4:	ldr	r1, [r7]
   7c0a8:	ldrb	r4, [r1]
   7c0ac:	cmp	r4, #152	; 0x98
   7c0b0:	bne	7c0c8 <fputs@plt+0x6ad14>
   7c0b4:	ldr	r4, [r1, #28]
   7c0b8:	cmp	r4, lr
   7c0bc:	ldrheq	r1, [r1, #32]
   7c0c0:	cmpeq	r1, ip
   7c0c4:	beq	7c12c <fputs@plt+0x6ad78>
   7c0c8:	add	r6, r6, #1
   7c0cc:	add	r7, r7, #20
   7c0d0:	cmp	r6, r3
   7c0d4:	blt	7c0a4 <fputs@plt+0x6acf0>
   7c0d8:	ldr	r1, [r5, #12]
   7c0dc:	add	r3, r1, #1
   7c0e0:	str	r3, [r5, #12]
   7c0e4:	str	r1, [r0]
   7c0e8:	b	7c0f0 <fputs@plt+0x6ad3c>
   7c0ec:	mov	r5, ip
   7c0f0:	mov	r0, #154	; 0x9a
   7c0f4:	strb	r0, [r9]
   7c0f8:	str	r5, [r9, #40]	; 0x28
   7c0fc:	strh	r2, [r9, #34]	; 0x22
   7c100:	b	7c120 <fputs@plt+0x6ad6c>
   7c104:	ldr	r0, [r8, #72]	; 0x48
   7c108:	add	r2, r0, #1
   7c10c:	str	r2, [r8, #72]	; 0x48
   7c110:	str	r0, [r1, #12]
   7c114:	mov	sl, #1
   7c118:	str	r4, [r9, #40]	; 0x28
   7c11c:	strh	r5, [r9, #34]	; 0x22
   7c120:	mov	r0, sl
   7c124:	sub	sp, fp, #28
   7c128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c12c:	str	r6, [r0]
   7c130:	b	7c0f0 <fputs@plt+0x6ad3c>
   7c134:	mov	r0, #0
   7c138:	bx	lr
   7c13c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7c140:	add	fp, sp, #24
   7c144:	ldr	r6, [r3]
   7c148:	ldr	r8, [fp, #8]
   7c14c:	mov	r9, r1
   7c150:	mov	r4, r3
   7c154:	mov	r5, r2
   7c158:	sub	r1, r6, #1
   7c15c:	tst	r1, r6
   7c160:	beq	7c16c <fputs@plt+0x6adb8>
   7c164:	mov	r7, r9
   7c168:	b	7c194 <fputs@plt+0x6ade0>
   7c16c:	lsl	r1, r6, #1
   7c170:	cmp	r6, #0
   7c174:	movweq	r1, #1
   7c178:	mul	r2, r1, r5
   7c17c:	mov	r1, r9
   7c180:	asr	r3, r2, #31
   7c184:	bl	2387c <fputs@plt+0x124c8>
   7c188:	mov	r7, r0
   7c18c:	cmp	r0, #0
   7c190:	beq	7c1bc <fputs@plt+0x6ae08>
   7c194:	mla	r0, r6, r5, r7
   7c198:	mov	r1, #0
   7c19c:	mov	r2, r5
   7c1a0:	bl	11174 <memset@plt>
   7c1a4:	str	r6, [r8]
   7c1a8:	ldr	r0, [r4]
   7c1ac:	add	r0, r0, #1
   7c1b0:	str	r0, [r4]
   7c1b4:	mov	r0, r7
   7c1b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7c1bc:	mvn	r0, #0
   7c1c0:	mov	r7, r9
   7c1c4:	str	r0, [r8]
   7c1c8:	b	7c1b4 <fputs@plt+0x6ae00>
   7c1cc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7c1d0:	add	fp, sp, #24
   7c1d4:	mov	r6, r2
   7c1d8:	ldr	r2, [r0]
   7c1dc:	ldr	r8, [fp, #8]
   7c1e0:	mov	r9, #0
   7c1e4:	mov	r7, #0
   7c1e8:	ldrb	r2, [r2, #26]
   7c1ec:	tst	r2, #128	; 0x80
   7c1f0:	beq	7c24c <fputs@plt+0x6ae98>
   7c1f4:	mov	r5, r3
   7c1f8:	bl	6c68c <fputs@plt+0x5b2d8>
   7c1fc:	cmp	r0, #0
   7c200:	beq	7c244 <fputs@plt+0x6ae90>
   7c204:	mov	r9, r0
   7c208:	mov	r7, #0
   7c20c:	mov	r4, r0
   7c210:	ldrb	r0, [r4, #8]
   7c214:	cmp	r0, r6
   7c218:	bne	7c234 <fputs@plt+0x6ae80>
   7c21c:	ldr	r0, [r4, #16]
   7c220:	mov	r1, r5
   7c224:	bl	7cc2c <fputs@plt+0x6b878>
   7c228:	cmp	r0, #0
   7c22c:	ldrbne	r0, [r4, #9]
   7c230:	orrne	r7, r7, r0
   7c234:	ldr	r4, [r4, #32]
   7c238:	cmp	r4, #0
   7c23c:	bne	7c210 <fputs@plt+0x6ae5c>
   7c240:	b	7c24c <fputs@plt+0x6ae98>
   7c244:	mov	r9, #0
   7c248:	mov	r7, #0
   7c24c:	cmp	r8, #0
   7c250:	strne	r7, [r8]
   7c254:	cmp	r7, #0
   7c258:	moveq	r9, r7
   7c25c:	mov	r0, r9
   7c260:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7c264:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7c268:	add	fp, sp, #24
   7c26c:	sub	sp, sp, #8
   7c270:	ldr	r0, [r0]
   7c274:	ldrb	r0, [r0, #26]
   7c278:	tst	r0, #8
   7c27c:	bne	7c28c <fputs@plt+0x6aed8>
   7c280:	mov	r0, #0
   7c284:	sub	sp, fp, #24
   7c288:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7c28c:	mov	r6, r2
   7c290:	mov	r8, r1
   7c294:	cmp	r2, #0
   7c298:	beq	7c350 <fputs@plt+0x6af9c>
   7c29c:	ldr	r1, [r8, #16]
   7c2a0:	mov	r9, r3
   7c2a4:	cmp	r1, #0
   7c2a8:	beq	7c300 <fputs@plt+0x6af4c>
   7c2ac:	mov	r0, #1
   7c2b0:	ldr	r2, [r1, #20]
   7c2b4:	cmp	r2, #1
   7c2b8:	blt	7c2f4 <fputs@plt+0x6af40>
   7c2bc:	add	r3, r1, #36	; 0x24
   7c2c0:	mov	r7, #0
   7c2c4:	ldr	r4, [r3, r7, lsl #3]
   7c2c8:	ldr	r5, [r6, r4, lsl #2]
   7c2cc:	cmn	r5, #1
   7c2d0:	bgt	7c284 <fputs@plt+0x6aed0>
   7c2d4:	cmp	r9, #0
   7c2d8:	beq	7c2e8 <fputs@plt+0x6af34>
   7c2dc:	ldrsh	r5, [r8, #32]
   7c2e0:	cmp	r4, r5
   7c2e4:	beq	7c284 <fputs@plt+0x6aed0>
   7c2e8:	add	r7, r7, #1
   7c2ec:	cmp	r7, r2
   7c2f0:	blt	7c2c4 <fputs@plt+0x6af10>
   7c2f4:	ldr	r1, [r1, #4]
   7c2f8:	cmp	r1, #0
   7c2fc:	bne	7c2b0 <fputs@plt+0x6aefc>
   7c300:	ldr	r0, [r8, #64]	; 0x40
   7c304:	ldr	r1, [r8]
   7c308:	add	r2, sp, #4
   7c30c:	add	r0, r0, #56	; 0x38
   7c310:	bl	47784 <fputs@plt+0x363d0>
   7c314:	cmp	r0, #0
   7c318:	beq	7c280 <fputs@plt+0x6aecc>
   7c31c:	ldr	r7, [r0, #8]
   7c320:	b	7c344 <fputs@plt+0x6af90>
   7c324:	mov	r0, r8
   7c328:	mov	r1, r7
   7c32c:	mov	r2, r6
   7c330:	mov	r3, r9
   7c334:	bl	7cc94 <fputs@plt+0x6b8e0>
   7c338:	cmp	r0, #0
   7c33c:	bne	7c38c <fputs@plt+0x6afd8>
   7c340:	ldr	r7, [r7, #12]
   7c344:	cmp	r7, #0
   7c348:	bne	7c324 <fputs@plt+0x6af70>
   7c34c:	b	7c280 <fputs@plt+0x6aecc>
   7c350:	ldr	r0, [r8, #64]	; 0x40
   7c354:	ldr	r1, [r8]
   7c358:	mov	r2, sp
   7c35c:	add	r0, r0, #56	; 0x38
   7c360:	bl	47784 <fputs@plt+0x363d0>
   7c364:	cmp	r0, #0
   7c368:	beq	7c37c <fputs@plt+0x6afc8>
   7c36c:	ldr	r1, [r0, #8]
   7c370:	mov	r0, #1
   7c374:	cmp	r1, #0
   7c378:	bne	7c284 <fputs@plt+0x6aed0>
   7c37c:	ldr	r0, [r8, #16]
   7c380:	cmp	r0, #0
   7c384:	movwne	r0, #1
   7c388:	b	7c284 <fputs@plt+0x6aed0>
   7c38c:	mov	r0, #1
   7c390:	b	7c284 <fputs@plt+0x6aed0>
   7c394:	push	{r4, r5, fp, lr}
   7c398:	add	fp, sp, #8
   7c39c:	ldrb	ip, [r1, #42]	; 0x2a
   7c3a0:	tst	ip, #16
   7c3a4:	beq	7c3d8 <fputs@plt+0x6b024>
   7c3a8:	ldr	lr, [r0]
   7c3ac:	add	r3, r1, #56	; 0x38
   7c3b0:	ldr	r4, [r3]
   7c3b4:	mov	r3, r4
   7c3b8:	ldr	r5, [r3], #24
   7c3bc:	cmp	r5, lr
   7c3c0:	bne	7c3b0 <fputs@plt+0x6affc>
   7c3c4:	ldr	r3, [r4, #4]
   7c3c8:	ldr	r3, [r3]
   7c3cc:	ldr	r3, [r3, #52]	; 0x34
   7c3d0:	cmp	r3, #0
   7c3d4:	beq	7c420 <fputs@plt+0x6b06c>
   7c3d8:	tst	ip, #1
   7c3dc:	beq	7c3f8 <fputs@plt+0x6b044>
   7c3e0:	ldr	r3, [r0]
   7c3e4:	ldrb	r3, [r3, #25]
   7c3e8:	tst	r3, #8
   7c3ec:	ldrbeq	r3, [r0, #18]
   7c3f0:	cmpeq	r3, #0
   7c3f4:	beq	7c420 <fputs@plt+0x6b06c>
   7c3f8:	mov	r3, #0
   7c3fc:	cmp	r2, #0
   7c400:	bne	7c434 <fputs@plt+0x6b080>
   7c404:	ldr	r2, [r1, #12]
   7c408:	cmp	r2, #0
   7c40c:	beq	7c434 <fputs@plt+0x6b080>
   7c410:	ldr	r2, [r1]
   7c414:	movw	r1, #9087	; 0x237f
   7c418:	movt	r1, #9
   7c41c:	b	7c42c <fputs@plt+0x6b078>
   7c420:	ldr	r2, [r1]
   7c424:	movw	r1, #9058	; 0x2362
   7c428:	movt	r1, #9
   7c42c:	bl	1d2fc <fputs@plt+0xbf48>
   7c430:	mov	r3, #1
   7c434:	mov	r0, r3
   7c438:	pop	{r4, r5, fp, pc}
   7c43c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c440:	add	fp, sp, #28
   7c444:	sub	sp, sp, #52	; 0x34
   7c448:	mov	r5, r0
   7c44c:	ldr	r0, [r1, #64]	; 0x40
   7c450:	mov	sl, r1
   7c454:	str	r3, [sp, #28]
   7c458:	ldr	r4, [r5]
   7c45c:	cmp	r0, #0
   7c460:	beq	7c498 <fputs@plt+0x6b0e4>
   7c464:	ldr	r1, [r4, #20]
   7c468:	cmp	r1, #1
   7c46c:	blt	7c4a4 <fputs@plt+0x6b0f0>
   7c470:	ldr	r3, [r4, #16]
   7c474:	mov	r8, #0
   7c478:	add	r3, r3, #12
   7c47c:	ldr	r7, [r3, r8, lsl #4]
   7c480:	cmp	r7, r0
   7c484:	beq	7c4a8 <fputs@plt+0x6b0f4>
   7c488:	add	r8, r8, #1
   7c48c:	cmp	r8, r1
   7c490:	blt	7c47c <fputs@plt+0x6b0c8>
   7c494:	b	7c4a8 <fputs@plt+0x6b0f4>
   7c498:	movw	r8, #48576	; 0xbdc0
   7c49c:	movt	r8, #65520	; 0xfff0
   7c4a0:	b	7c4a8 <fputs@plt+0x6b0f4>
   7c4a4:	mov	r8, #0
   7c4a8:	mov	r1, r2
   7c4ac:	mov	r0, r4
   7c4b0:	mov	r2, #0
   7c4b4:	mov	r3, #0
   7c4b8:	mov	r7, #0
   7c4bc:	bl	65170 <fputs@plt+0x53dbc>
   7c4c0:	mov	r9, r0
   7c4c4:	mov	r0, r4
   7c4c8:	mov	r1, #0
   7c4cc:	mov	r2, #0
   7c4d0:	mov	r3, #0
   7c4d4:	bl	57ae4 <fputs@plt+0x46730>
   7c4d8:	mov	r6, r0
   7c4dc:	cmp	r0, #0
   7c4e0:	beq	7c508 <fputs@plt+0x6b154>
   7c4e4:	ldr	r1, [sl]
   7c4e8:	mov	r0, r4
   7c4ec:	bl	1b704 <fputs@plt+0xa350>
   7c4f0:	str	r0, [r6, #16]
   7c4f4:	ldr	r0, [r4, #16]
   7c4f8:	ldr	r1, [r0, r8, lsl #4]
   7c4fc:	mov	r0, r4
   7c500:	bl	1b704 <fputs@plt+0xa350>
   7c504:	str	r0, [r6, #12]
   7c508:	mov	r0, #65536	; 0x10000
   7c50c:	mov	r1, #0
   7c510:	mov	r2, r6
   7c514:	mov	r3, r9
   7c518:	str	r7, [sp]
   7c51c:	str	r7, [sp, #4]
   7c520:	str	r7, [sp, #8]
   7c524:	str	r7, [sp, #16]
   7c528:	str	r7, [sp, #20]
   7c52c:	str	r0, [sp, #12]
   7c530:	mov	r0, r5
   7c534:	bl	576f0 <fputs@plt+0x4633c>
   7c538:	mov	r6, r0
   7c53c:	ldr	r0, [sp, #28]
   7c540:	add	r2, sp, #32
   7c544:	mov	r1, r6
   7c548:	str	r0, [sp, #36]	; 0x24
   7c54c:	mov	r0, #12
   7c550:	strh	r0, [sp, #32]
   7c554:	mov	r0, r5
   7c558:	str	r7, [sp, #40]	; 0x28
   7c55c:	str	r7, [sp, #44]	; 0x2c
   7c560:	bl	540f0 <fputs@plt+0x42d3c>
   7c564:	mov	r0, r4
   7c568:	mov	r1, r6
   7c56c:	mov	r2, #1
   7c570:	bl	48128 <fputs@plt+0x36d74>
   7c574:	sub	sp, fp, #28
   7c578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c57c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c580:	add	fp, sp, #28
   7c584:	sub	sp, sp, #28
   7c588:	mov	r7, r0
   7c58c:	ldrb	r0, [r1, #42]	; 0x2a
   7c590:	mov	r8, #0
   7c594:	str	r3, [sp, #8]
   7c598:	str	r2, [sp, #24]
   7c59c:	tst	r0, #16
   7c5a0:	bne	7c7b4 <fputs@plt+0x6b400>
   7c5a4:	ldr	r0, [r1, #64]	; 0x40
   7c5a8:	ldr	sl, [fp, #8]
   7c5ac:	mov	r4, r1
   7c5b0:	cmp	r0, #0
   7c5b4:	beq	7c5f0 <fputs@plt+0x6b23c>
   7c5b8:	ldr	r2, [r7]
   7c5bc:	ldr	r1, [r2, #20]
   7c5c0:	cmp	r1, #1
   7c5c4:	blt	7c5fc <fputs@plt+0x6b248>
   7c5c8:	ldr	r2, [r2, #16]
   7c5cc:	mov	r5, #0
   7c5d0:	add	r2, r2, #12
   7c5d4:	ldr	r3, [r2, r5, lsl #4]
   7c5d8:	cmp	r3, r0
   7c5dc:	beq	7c600 <fputs@plt+0x6b24c>
   7c5e0:	add	r5, r5, #1
   7c5e4:	cmp	r5, r1
   7c5e8:	blt	7c5d4 <fputs@plt+0x6b220>
   7c5ec:	b	7c600 <fputs@plt+0x6b24c>
   7c5f0:	movw	r5, #48576	; 0xbdc0
   7c5f4:	movt	r5, #65520	; 0xfff0
   7c5f8:	b	7c600 <fputs@plt+0x6b24c>
   7c5fc:	mov	r5, #0
   7c600:	ldr	r8, [fp, #16]
   7c604:	mov	r0, r7
   7c608:	bl	60898 <fputs@plt+0x4f4e4>
   7c60c:	cmn	sl, #1
   7c610:	mov	r6, r0
   7c614:	ldr	r1, [fp, #12]
   7c618:	ldrle	sl, [r7, #72]	; 0x48
   7c61c:	cmp	r8, #0
   7c620:	strne	sl, [r8]
   7c624:	ldr	r8, [fp, #20]
   7c628:	ldrb	r0, [r4, #42]	; 0x2a
   7c62c:	tst	r0, #32
   7c630:	bne	7c668 <fputs@plt+0x6b2b4>
   7c634:	cmp	r1, #0
   7c638:	beq	7c648 <fputs@plt+0x6b294>
   7c63c:	ldrb	r0, [r1]
   7c640:	cmp	r0, #0
   7c644:	beq	7c668 <fputs@plt+0x6b2b4>
   7c648:	ldr	r0, [sp, #24]
   7c64c:	mov	r1, sl
   7c650:	mov	r2, r5
   7c654:	mov	r3, r4
   7c658:	str	r0, [sp]
   7c65c:	mov	r0, r7
   7c660:	bl	60a24 <fputs@plt+0x4f670>
   7c664:	b	7c690 <fputs@plt+0x6b2dc>
   7c668:	ldr	r0, [r4]
   7c66c:	ldr	r2, [r4, #28]
   7c670:	mov	r1, r5
   7c674:	str	r0, [sp]
   7c678:	ldr	r0, [sp, #24]
   7c67c:	sub	r0, r0, #55	; 0x37
   7c680:	clz	r0, r0
   7c684:	lsr	r3, r0, #5
   7c688:	mov	r0, r7
   7c68c:	bl	60b20 <fputs@plt+0x4f76c>
   7c690:	add	r0, sl, #1
   7c694:	cmp	r8, #0
   7c698:	ldr	r2, [fp, #12]
   7c69c:	strne	r0, [r8]
   7c6a0:	ldr	r9, [r4, #8]
   7c6a4:	cmp	r9, #0
   7c6a8:	beq	7c7a4 <fputs@plt+0x6b3f0>
   7c6ac:	str	r4, [sp, #12]
   7c6b0:	add	r0, r2, #1
   7c6b4:	add	r4, sl, #1
   7c6b8:	mov	r8, #0
   7c6bc:	str	r7, [sp, #20]
   7c6c0:	str	sl, [sp, #4]
   7c6c4:	str	r0, [sp, #16]
   7c6c8:	add	sl, r4, r8
   7c6cc:	cmp	r2, #0
   7c6d0:	beq	7c6e4 <fputs@plt+0x6b330>
   7c6d4:	ldr	r0, [sp, #16]
   7c6d8:	ldrb	r0, [r0, r8]
   7c6dc:	cmp	r0, #0
   7c6e0:	beq	7c724 <fputs@plt+0x6b370>
   7c6e4:	ldr	r3, [r9, #44]	; 0x2c
   7c6e8:	ldr	r1, [sp, #24]
   7c6ec:	mov	r0, r6
   7c6f0:	mov	r2, sl
   7c6f4:	str	r5, [sp]
   7c6f8:	bl	4a1bc <fputs@plt+0x38e08>
   7c6fc:	ldr	r0, [sp, #20]
   7c700:	mov	r1, r9
   7c704:	ldr	r7, [r0, #8]
   7c708:	bl	60c28 <fputs@plt+0x4f874>
   7c70c:	mov	r2, r0
   7c710:	mov	r0, r7
   7c714:	mvn	r1, #0
   7c718:	mvn	r3, #5
   7c71c:	bl	1d530 <fputs@plt+0xc17c>
   7c720:	ldr	r2, [fp, #12]
   7c724:	ldrb	r0, [r9, #55]	; 0x37
   7c728:	and	r0, r0, #3
   7c72c:	cmp	r0, #2
   7c730:	bne	7c744 <fputs@plt+0x6b390>
   7c734:	ldr	r0, [sp, #12]
   7c738:	ldrb	r0, [r0, #42]	; 0x2a
   7c73c:	tst	r0, #32
   7c740:	bne	7c770 <fputs@plt+0x6b3bc>
   7c744:	ldr	r0, [r6]
   7c748:	ldrb	r0, [r0, #69]	; 0x45
   7c74c:	cmp	r0, #0
   7c750:	bne	7c780 <fputs@plt+0x6b3cc>
   7c754:	ldr	r1, [r6, #32]
   7c758:	ldr	r0, [r6, #4]
   7c75c:	add	r1, r1, r1, lsl #2
   7c760:	add	r0, r0, r1, lsl #2
   7c764:	ldr	r1, [sp, #8]
   7c768:	strb	r1, [r0, #-17]	; 0xffffffef
   7c76c:	b	7c780 <fputs@plt+0x6b3cc>
   7c770:	ldr	r0, [fp, #16]
   7c774:	cmp	r0, #0
   7c778:	ldrne	r0, [fp, #16]
   7c77c:	strne	sl, [r0]
   7c780:	ldr	r9, [r9, #20]
   7c784:	add	r8, r8, #1
   7c788:	cmp	r9, #0
   7c78c:	bne	7c6c8 <fputs@plt+0x6b314>
   7c790:	ldr	r0, [sp, #4]
   7c794:	ldr	r7, [sp, #20]
   7c798:	add	r0, r0, r8
   7c79c:	add	r0, r0, #1
   7c7a0:	b	7c7a8 <fputs@plt+0x6b3f4>
   7c7a4:	mov	r8, #0
   7c7a8:	ldr	r1, [r7, #72]	; 0x48
   7c7ac:	cmp	r0, r1
   7c7b0:	strgt	r0, [r7, #72]	; 0x48
   7c7b4:	mov	r0, r8
   7c7b8:	sub	sp, fp, #28
   7c7bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c7c0:	push	{r4, r5, r6, r7, fp, lr}
   7c7c4:	add	fp, sp, #16
   7c7c8:	ldr	r6, [r0, #416]	; 0x1a0
   7c7cc:	mov	r4, r1
   7c7d0:	cmp	r6, #0
   7c7d4:	moveq	r6, r0
   7c7d8:	ldr	r7, [r6, #456]	; 0x1c8
   7c7dc:	cmp	r7, #0
   7c7e0:	ble	7c808 <fputs@plt+0x6b454>
   7c7e4:	ldr	r5, [r6, #524]	; 0x20c
   7c7e8:	mov	r0, #0
   7c7ec:	ldr	r1, [r5, r0, lsl #2]
   7c7f0:	cmp	r1, r4
   7c7f4:	beq	7c834 <fputs@plt+0x6b480>
   7c7f8:	add	r0, r0, #1
   7c7fc:	cmp	r0, r7
   7c800:	blt	7c7ec <fputs@plt+0x6b438>
   7c804:	b	7c80c <fputs@plt+0x6b458>
   7c808:	ldr	r5, [r6, #524]	; 0x20c
   7c80c:	bl	13da4 <fputs@plt+0x29f0>
   7c810:	cmp	r0, #0
   7c814:	beq	7c838 <fputs@plt+0x6b484>
   7c818:	ldr	r0, [r6]
   7c81c:	ldrb	r1, [r0, #69]	; 0x45
   7c820:	cmp	r1, #0
   7c824:	popne	{r4, r5, r6, r7, fp, pc}
   7c828:	ldrb	r1, [r0, #70]	; 0x46
   7c82c:	cmp	r1, #0
   7c830:	beq	7c86c <fputs@plt+0x6b4b8>
   7c834:	pop	{r4, r5, r6, r7, fp, pc}
   7c838:	mov	r0, #4
   7c83c:	add	r2, r0, r7, lsl #2
   7c840:	mov	r0, r5
   7c844:	asr	r3, r2, #31
   7c848:	bl	144a8 <fputs@plt+0x30f4>
   7c84c:	cmp	r0, #0
   7c850:	beq	7c818 <fputs@plt+0x6b464>
   7c854:	str	r0, [r6, #524]	; 0x20c
   7c858:	ldr	r1, [r6, #456]	; 0x1c8
   7c85c:	add	r2, r1, #1
   7c860:	str	r2, [r6, #456]	; 0x1c8
   7c864:	str	r4, [r0, r1, lsl #2]
   7c868:	pop	{r4, r5, r6, r7, fp, pc}
   7c86c:	mov	r1, #1
   7c870:	strb	r1, [r0, #69]	; 0x45
   7c874:	ldr	r2, [r0, #164]	; 0xa4
   7c878:	cmp	r2, #1
   7c87c:	strge	r1, [r0, #248]	; 0xf8
   7c880:	ldr	r1, [r0, #256]	; 0x100
   7c884:	add	r1, r1, #1
   7c888:	str	r1, [r0, #256]	; 0x100
   7c88c:	pop	{r4, r5, r6, r7, fp, pc}
   7c890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c894:	add	fp, sp, #28
   7c898:	sub	sp, sp, #44	; 0x2c
   7c89c:	ldr	r4, [r0, #8]
   7c8a0:	mov	r6, r0
   7c8a4:	str	r3, [fp, #-32]	; 0xffffffe0
   7c8a8:	mov	r8, r2
   7c8ac:	mov	r5, r1
   7c8b0:	mov	r0, r4
   7c8b4:	bl	62b34 <fputs@plt+0x51780>
   7c8b8:	mov	sl, r0
   7c8bc:	ldrb	r0, [r5, #42]	; 0x2a
   7c8c0:	ldr	r9, [fp, #16]
   7c8c4:	mov	r7, #68	; 0x44
   7c8c8:	tst	r0, #32
   7c8cc:	ldr	r0, [fp, #28]
   7c8d0:	movweq	r7, #70	; 0x46
   7c8d4:	cmp	r0, #0
   7c8d8:	bne	7c90c <fputs@plt+0x6b558>
   7c8dc:	ldr	r0, [fp, #12]
   7c8e0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7c8e4:	mov	r1, r7
   7c8e8:	mov	r3, sl
   7c8ec:	str	r0, [sp]
   7c8f0:	mov	r0, r4
   7c8f4:	bl	4a1bc <fputs@plt+0x38e08>
   7c8f8:	mov	r1, r0
   7c8fc:	mov	r0, r4
   7c900:	mov	r2, r9
   7c904:	mvn	r3, #13
   7c908:	bl	1d530 <fputs@plt+0xc17c>
   7c90c:	ldr	r9, [fp, #24]
   7c910:	mov	r0, r6
   7c914:	mov	r1, r5
   7c918:	mov	r2, #0
   7c91c:	mov	r3, #0
   7c920:	str	r7, [sp, #28]
   7c924:	mov	r7, #0
   7c928:	bl	7c264 <fputs@plt+0x6aeb0>
   7c92c:	cmp	r8, #0
   7c930:	cmpeq	r0, #0
   7c934:	beq	7caa0 <fputs@plt+0x6b6ec>
   7c938:	mov	r0, #3
   7c93c:	str	sl, [sp, #24]
   7c940:	mov	r1, r8
   7c944:	mov	r2, #0
   7c948:	mov	r3, #0
   7c94c:	stm	sp, {r0, r5, r9}
   7c950:	mov	r0, r6
   7c954:	mov	r9, #0
   7c958:	str	r8, [sp, #32]
   7c95c:	bl	7cd64 <fputs@plt+0x6b9b0>
   7c960:	mov	r8, r0
   7c964:	mov	r0, r6
   7c968:	mov	r1, r5
   7c96c:	bl	7ce0c <fputs@plt+0x6ba58>
   7c970:	ldr	r7, [r6, #76]	; 0x4c
   7c974:	mov	sl, r0
   7c978:	ldrsh	r0, [r5, #34]	; 0x22
   7c97c:	ldr	r2, [fp, #12]
   7c980:	mov	r1, #30
   7c984:	str	r6, [sp, #36]	; 0x24
   7c988:	add	r3, r7, #1
   7c98c:	add	r0, r3, r0
   7c990:	str	r0, [r6, #76]	; 0x4c
   7c994:	mov	r0, r4
   7c998:	str	r9, [sp]
   7c99c:	mov	r6, r3
   7c9a0:	bl	4a1bc <fputs@plt+0x38e08>
   7c9a4:	ldrsh	r0, [r5, #34]	; 0x22
   7c9a8:	cmp	r0, #1
   7c9ac:	blt	7ca04 <fputs@plt+0x6b650>
   7c9b0:	orr	r8, sl, r8
   7c9b4:	add	sl, r7, #2
   7c9b8:	mov	r7, #1
   7c9bc:	cmn	r8, #1
   7c9c0:	beq	7c9d4 <fputs@plt+0x6b620>
   7c9c4:	cmp	r9, #31
   7c9c8:	bhi	7c9f4 <fputs@plt+0x6b640>
   7c9cc:	tst	r8, r7, lsl r9
   7c9d0:	beq	7c9f4 <fputs@plt+0x6b640>
   7c9d4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7c9d8:	add	r0, sl, r9
   7c9dc:	mov	r1, r5
   7c9e0:	mov	r3, r9
   7c9e4:	str	r0, [sp]
   7c9e8:	mov	r0, r4
   7c9ec:	bl	6424c <fputs@plt+0x52e98>
   7c9f0:	ldrh	r0, [r5, #34]	; 0x22
   7c9f4:	add	r9, r9, #1
   7c9f8:	sxth	r1, r0
   7c9fc:	cmp	r9, r1
   7ca00:	blt	7c9bc <fputs@plt+0x6b608>
   7ca04:	mov	r0, #1
   7ca08:	ldr	r8, [r4, #32]
   7ca0c:	mov	r7, r6
   7ca10:	ldr	r9, [fp, #24]
   7ca14:	mov	r2, #109	; 0x6d
   7ca18:	mov	r3, #0
   7ca1c:	stm	sp, {r0, r5}
   7ca20:	str	r6, [sp, #8]
   7ca24:	ldr	r6, [sp, #36]	; 0x24
   7ca28:	ldr	sl, [sp, #24]
   7ca2c:	ldr	r1, [sp, #32]
   7ca30:	str	r9, [sp, #12]
   7ca34:	mov	r0, r6
   7ca38:	str	sl, [sp, #16]
   7ca3c:	bl	7cf24 <fputs@plt+0x6bb70>
   7ca40:	ldr	r0, [r4, #32]
   7ca44:	cmp	r8, r0
   7ca48:	bge	7ca7c <fputs@plt+0x6b6c8>
   7ca4c:	ldr	r0, [fp, #12]
   7ca50:	ldr	r1, [sp, #28]
   7ca54:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7ca58:	mov	r3, sl
   7ca5c:	str	r0, [sp]
   7ca60:	mov	r0, r4
   7ca64:	bl	4a1bc <fputs@plt+0x38e08>
   7ca68:	ldr	r2, [fp, #16]
   7ca6c:	mov	r1, r0
   7ca70:	mov	r0, r4
   7ca74:	mvn	r3, #13
   7ca78:	bl	1d530 <fputs@plt+0xc17c>
   7ca7c:	mov	r0, #0
   7ca80:	mov	r1, r5
   7ca84:	mov	r2, r7
   7ca88:	mov	r3, #0
   7ca8c:	str	r0, [sp]
   7ca90:	str	r0, [sp, #4]
   7ca94:	mov	r0, r6
   7ca98:	bl	7cfbc <fputs@plt+0x6bc08>
   7ca9c:	ldr	r8, [sp, #32]
   7caa0:	ldr	r0, [r5, #12]
   7caa4:	cmp	r0, #0
   7caa8:	bne	7cbb8 <fputs@plt+0x6b804>
   7caac:	ldr	r1, [fp, #32]
   7cab0:	ldr	r9, [fp, #-32]	; 0xffffffe0
   7cab4:	ldr	r3, [fp, #8]
   7cab8:	mov	r0, r6
   7cabc:	ldr	r6, [fp, #20]
   7cac0:	str	r7, [sp, #32]
   7cac4:	mov	r7, #0
   7cac8:	str	r7, [sp]
   7cacc:	str	r0, [sp, #36]	; 0x24
   7cad0:	str	r1, [sp, #4]
   7cad4:	mov	r1, r5
   7cad8:	mov	r2, r9
   7cadc:	bl	7d664 <fputs@plt+0x6c2b0>
   7cae0:	cmp	r6, #0
   7cae4:	mov	r3, r6
   7cae8:	mov	r0, r4
   7caec:	mov	r1, #95	; 0x5f
   7caf0:	mov	r2, r9
   7caf4:	str	r7, [sp]
   7caf8:	movwne	r3, #1
   7cafc:	bl	4a1bc <fputs@plt+0x38e08>
   7cb00:	cmp	r6, #0
   7cb04:	beq	7cb1c <fputs@plt+0x6b768>
   7cb08:	ldr	r2, [r5]
   7cb0c:	mov	r0, r4
   7cb10:	mvn	r1, #0
   7cb14:	mov	r3, #0
   7cb18:	bl	1d530 <fputs@plt+0xc17c>
   7cb1c:	ldr	r0, [fp, #28]
   7cb20:	cmp	r0, #0
   7cb24:	beq	7cb50 <fputs@plt+0x6b79c>
   7cb28:	ldr	r0, [r4]
   7cb2c:	ldrb	r0, [r0, #69]	; 0x45
   7cb30:	cmp	r0, #0
   7cb34:	bne	7cb50 <fputs@plt+0x6b79c>
   7cb38:	ldr	r1, [r4, #32]
   7cb3c:	ldr	r0, [r4, #4]
   7cb40:	add	r1, r1, r1, lsl #2
   7cb44:	add	r0, r0, r1, lsl #2
   7cb48:	mov	r1, #4
   7cb4c:	strb	r1, [r0, #-17]	; 0xffffffef
   7cb50:	ldr	r2, [fp, #32]
   7cb54:	ldr	r9, [fp, #24]
   7cb58:	cmp	r2, #0
   7cb5c:	blt	7cb78 <fputs@plt+0x6b7c4>
   7cb60:	mov	r0, #0
   7cb64:	mov	r1, #95	; 0x5f
   7cb68:	mov	r3, #0
   7cb6c:	str	r0, [sp]
   7cb70:	mov	r0, r4
   7cb74:	bl	4a1bc <fputs@plt+0x38e08>
   7cb78:	ldr	r0, [r4]
   7cb7c:	ldr	r6, [sp, #36]	; 0x24
   7cb80:	ldr	r7, [sp, #32]
   7cb84:	ldrb	r0, [r0, #69]	; 0x45
   7cb88:	cmp	r0, #0
   7cb8c:	bne	7cbb8 <fputs@plt+0x6b804>
   7cb90:	ldr	r1, [r4, #32]
   7cb94:	ldr	r0, [r4, #4]
   7cb98:	add	r1, r1, r1, lsl #2
   7cb9c:	add	r0, r0, r1, lsl #2
   7cba0:	ldr	r1, [fp, #28]
   7cba4:	sub	r1, r1, #2
   7cba8:	clz	r1, r1
   7cbac:	lsr	r1, r1, #5
   7cbb0:	lsl	r1, r1, #1
   7cbb4:	strb	r1, [r0, #-17]	; 0xffffffef
   7cbb8:	mov	r0, #0
   7cbbc:	mov	r1, r5
   7cbc0:	mov	r2, #0
   7cbc4:	mov	r3, r7
   7cbc8:	str	r0, [sp]
   7cbcc:	str	r0, [sp, #4]
   7cbd0:	mov	r0, r6
   7cbd4:	bl	7d7a8 <fputs@plt+0x6c3f4>
   7cbd8:	mov	r0, #2
   7cbdc:	mov	r1, r8
   7cbe0:	mov	r2, #109	; 0x6d
   7cbe4:	mov	r3, #0
   7cbe8:	stm	sp, {r0, r5, r7, r9, sl}
   7cbec:	mov	r0, r6
   7cbf0:	bl	7cf24 <fputs@plt+0x6bb70>
   7cbf4:	ldr	r0, [r4, #24]
   7cbf8:	ldr	r1, [r0, #120]	; 0x78
   7cbfc:	cmp	r1, #0
   7cc00:	beq	7cc14 <fputs@plt+0x6b860>
   7cc04:	ldr	r2, [r4, #32]!
   7cc08:	mvn	r3, sl
   7cc0c:	str	r2, [r1, r3, lsl #2]
   7cc10:	b	7cc18 <fputs@plt+0x6b864>
   7cc14:	add	r4, r4, #32
   7cc18:	ldr	r1, [r4]
   7cc1c:	sub	r1, r1, #1
   7cc20:	str	r1, [r0, #96]	; 0x60
   7cc24:	sub	sp, fp, #28
   7cc28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7cc2c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7cc30:	add	fp, sp, #24
   7cc34:	cmp	r0, #0
   7cc38:	mov	r8, #1
   7cc3c:	cmpne	r1, #0
   7cc40:	bne	7cc4c <fputs@plt+0x6b898>
   7cc44:	mov	r0, r8
   7cc48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7cc4c:	ldr	r6, [r1]
   7cc50:	cmp	r6, #1
   7cc54:	blt	7cc8c <fputs@plt+0x6b8d8>
   7cc58:	mov	r5, r0
   7cc5c:	ldr	r0, [r1, #4]
   7cc60:	mov	r4, #0
   7cc64:	add	r7, r0, #4
   7cc68:	ldr	r1, [r7]
   7cc6c:	mov	r0, r5
   7cc70:	bl	6ab64 <fputs@plt+0x597b0>
   7cc74:	cmp	r0, #0
   7cc78:	bge	7cc44 <fputs@plt+0x6b890>
   7cc7c:	add	r4, r4, #1
   7cc80:	add	r7, r7, #20
   7cc84:	cmp	r4, r6
   7cc88:	blt	7cc68 <fputs@plt+0x6b8b4>
   7cc8c:	mov	r8, #0
   7cc90:	b	7cc44 <fputs@plt+0x6b890>
   7cc94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7cc98:	add	fp, sp, #28
   7cc9c:	sub	sp, sp, #12
   7cca0:	mov	r7, r0
   7cca4:	ldr	r0, [r1, #20]
   7cca8:	str	r1, [sp, #4]
   7ccac:	cmp	r0, #1
   7ccb0:	str	r0, [sp, #8]
   7ccb4:	blt	7cd50 <fputs@plt+0x6b99c>
   7ccb8:	ldrsh	r4, [r7, #34]	; 0x22
   7ccbc:	mov	sl, r3
   7ccc0:	mov	r5, r2
   7ccc4:	mov	r8, #0
   7ccc8:	cmp	r4, #1
   7cccc:	blt	7cd40 <fputs@plt+0x6b98c>
   7ccd0:	ldr	r0, [sp, #4]
   7ccd4:	mov	r9, #0
   7ccd8:	add	r0, r0, r8, lsl #3
   7ccdc:	ldr	r6, [r0, #40]	; 0x28
   7cce0:	ldr	r0, [r5, r9, lsl #2]
   7cce4:	cmn	r0, #1
   7cce8:	bgt	7cd00 <fputs@plt+0x6b94c>
   7ccec:	cmp	sl, #0
   7ccf0:	beq	7cd34 <fputs@plt+0x6b980>
   7ccf4:	ldrsh	r0, [r7, #32]
   7ccf8:	cmp	r9, r0
   7ccfc:	bne	7cd34 <fputs@plt+0x6b980>
   7cd00:	ldr	r0, [r7, #4]
   7cd04:	cmp	r6, #0
   7cd08:	beq	7cd24 <fputs@plt+0x6b970>
   7cd0c:	ldr	r0, [r0, r9, lsl #4]
   7cd10:	mov	r1, r6
   7cd14:	bl	15fac <fputs@plt+0x4bf8>
   7cd18:	cmp	r0, #0
   7cd1c:	bne	7cd34 <fputs@plt+0x6b980>
   7cd20:	b	7cd58 <fputs@plt+0x6b9a4>
   7cd24:	add	r0, r0, r9, lsl #4
   7cd28:	ldrb	r0, [r0, #15]
   7cd2c:	tst	r0, #1
   7cd30:	bne	7cd58 <fputs@plt+0x6b9a4>
   7cd34:	add	r9, r9, #1
   7cd38:	cmp	r9, r4
   7cd3c:	blt	7cce0 <fputs@plt+0x6b92c>
   7cd40:	ldr	r0, [sp, #8]
   7cd44:	add	r8, r8, #1
   7cd48:	cmp	r8, r0
   7cd4c:	blt	7ccc8 <fputs@plt+0x6b914>
   7cd50:	mov	r0, #0
   7cd54:	b	7cd5c <fputs@plt+0x6b9a8>
   7cd58:	mov	r0, #1
   7cd5c:	sub	sp, fp, #28
   7cd60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7cd64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7cd68:	add	fp, sp, #28
   7cd6c:	sub	sp, sp, #4
   7cd70:	mov	r9, #110	; 0x6e
   7cd74:	cmp	r2, #0
   7cd78:	movweq	r9, #109	; 0x6d
   7cd7c:	cmp	r1, #0
   7cd80:	beq	7cdfc <fputs@plt+0x6ba48>
   7cd84:	ldr	sl, [fp, #8]
   7cd88:	mov	r8, r3
   7cd8c:	mov	r5, r2
   7cd90:	mov	r6, r1
   7cd94:	mov	r7, r0
   7cd98:	mov	r4, #0
   7cd9c:	ldrb	r0, [r6, #8]
   7cda0:	cmp	r9, r0
   7cda4:	bne	7cdec <fputs@plt+0x6ba38>
   7cda8:	ldrb	r0, [r6, #9]
   7cdac:	tst	r0, sl
   7cdb0:	beq	7cdec <fputs@plt+0x6ba38>
   7cdb4:	ldr	r0, [r6, #16]
   7cdb8:	mov	r1, r5
   7cdbc:	bl	7cc2c <fputs@plt+0x6b878>
   7cdc0:	cmp	r0, #0
   7cdc4:	beq	7cdec <fputs@plt+0x6ba38>
   7cdc8:	ldr	r2, [fp, #12]
   7cdcc:	ldr	r3, [fp, #16]
   7cdd0:	mov	r0, r7
   7cdd4:	mov	r1, r6
   7cdd8:	bl	7dfdc <fputs@plt+0x6cc28>
   7cddc:	cmp	r0, #0
   7cde0:	addne	r0, r0, r8, lsl #2
   7cde4:	ldrne	r0, [r0, #16]
   7cde8:	orrne	r4, r0, r4
   7cdec:	ldr	r6, [r6, #32]
   7cdf0:	cmp	r6, #0
   7cdf4:	bne	7cd9c <fputs@plt+0x6b9e8>
   7cdf8:	b	7ce00 <fputs@plt+0x6ba4c>
   7cdfc:	mov	r4, #0
   7ce00:	mov	r0, r4
   7ce04:	sub	sp, fp, #28
   7ce08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ce0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ce10:	add	fp, sp, #28
   7ce14:	sub	sp, sp, #12
   7ce18:	mov	r9, r0
   7ce1c:	ldr	r0, [r0]
   7ce20:	mov	r6, #0
   7ce24:	ldrb	r0, [r0, #26]
   7ce28:	tst	r0, #8
   7ce2c:	beq	7cf18 <fputs@plt+0x6bb64>
   7ce30:	ldr	r0, [r1, #16]
   7ce34:	mov	sl, r1
   7ce38:	mov	r6, #0
   7ce3c:	cmp	r0, #0
   7ce40:	beq	7ce88 <fputs@plt+0x6bad4>
   7ce44:	mov	r1, #1
   7ce48:	ldr	r2, [r0, #20]
   7ce4c:	cmp	r2, #1
   7ce50:	blt	7ce7c <fputs@plt+0x6bac8>
   7ce54:	add	r3, r0, #36	; 0x24
   7ce58:	mov	r7, #0
   7ce5c:	ldr	r5, [r3, r7, lsl #3]
   7ce60:	add	r7, r7, #1
   7ce64:	lsl	r4, r1, r5
   7ce68:	cmp	r5, #31
   7ce6c:	mvngt	r4, #0
   7ce70:	cmp	r7, r2
   7ce74:	orr	r6, r4, r6
   7ce78:	blt	7ce5c <fputs@plt+0x6baa8>
   7ce7c:	ldr	r0, [r0, #4]
   7ce80:	cmp	r0, #0
   7ce84:	bne	7ce48 <fputs@plt+0x6ba94>
   7ce88:	ldr	r0, [sl, #64]	; 0x40
   7ce8c:	ldr	r1, [sl]
   7ce90:	add	r2, sp, #8
   7ce94:	add	r0, r0, #56	; 0x38
   7ce98:	bl	47784 <fputs@plt+0x363d0>
   7ce9c:	cmp	r0, #0
   7cea0:	ldrne	r7, [r0, #8]
   7cea4:	cmpne	r7, #0
   7cea8:	beq	7cf18 <fputs@plt+0x6bb64>
   7ceac:	mov	r8, #0
   7ceb0:	mov	r4, #1
   7ceb4:	mov	r0, r9
   7ceb8:	mov	r1, sl
   7cebc:	mov	r2, r7
   7cec0:	add	r3, sp, #4
   7cec4:	str	r8, [sp, #4]
   7cec8:	str	r8, [sp]
   7cecc:	bl	7e644 <fputs@plt+0x6d290>
   7ced0:	ldr	r1, [sp, #4]
   7ced4:	cmp	r1, #0
   7ced8:	ldrhne	r0, [r1, #50]	; 0x32
   7cedc:	cmpne	r0, #0
   7cee0:	beq	7cf0c <fputs@plt+0x6bb58>
   7cee4:	ldr	r1, [r1, #4]
   7cee8:	mov	r2, #0
   7ceec:	ldrsh	r3, [r1], #2
   7cef0:	add	r2, r2, #1
   7cef4:	lsl	r5, r4, r3
   7cef8:	cmp	r3, #31
   7cefc:	mvngt	r5, #0
   7cf00:	cmp	r2, r0
   7cf04:	orr	r6, r5, r6
   7cf08:	bcc	7ceec <fputs@plt+0x6bb38>
   7cf0c:	ldr	r7, [r7, #12]
   7cf10:	cmp	r7, #0
   7cf14:	bne	7ceb4 <fputs@plt+0x6bb00>
   7cf18:	mov	r0, r6
   7cf1c:	sub	sp, fp, #28
   7cf20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7cf24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7cf28:	add	fp, sp, #28
   7cf2c:	sub	sp, sp, #12
   7cf30:	cmp	r1, #0
   7cf34:	beq	7cfb4 <fputs@plt+0x6bc00>
   7cf38:	ldr	r8, [fp, #16]
   7cf3c:	ldr	r9, [fp, #12]
   7cf40:	ldr	sl, [fp, #8]
   7cf44:	mov	r4, r3
   7cf48:	mov	r5, r2
   7cf4c:	mov	r6, r1
   7cf50:	mov	r7, r0
   7cf54:	b	7cf94 <fputs@plt+0x6bbe0>
   7cf58:	ldr	r0, [r6, #16]
   7cf5c:	mov	r1, r4
   7cf60:	bl	7cc2c <fputs@plt+0x6b878>
   7cf64:	cmp	r0, #0
   7cf68:	beq	7cfa8 <fputs@plt+0x6bbf4>
   7cf6c:	ldr	r0, [fp, #20]
   7cf70:	mov	r1, r6
   7cf74:	mov	r2, r9
   7cf78:	mov	r3, r8
   7cf7c:	str	r0, [sp]
   7cf80:	ldr	r0, [fp, #24]
   7cf84:	str	r0, [sp, #4]
   7cf88:	mov	r0, r7
   7cf8c:	bl	7e8b0 <fputs@plt+0x6d4fc>
   7cf90:	b	7cfa8 <fputs@plt+0x6bbf4>
   7cf94:	ldrb	r0, [r6, #8]
   7cf98:	cmp	r0, r5
   7cf9c:	ldrbeq	r0, [r6, #9]
   7cfa0:	cmpeq	r0, sl
   7cfa4:	beq	7cf58 <fputs@plt+0x6bba4>
   7cfa8:	ldr	r6, [r6, #32]
   7cfac:	cmp	r6, #0
   7cfb0:	bne	7cf94 <fputs@plt+0x6bbe0>
   7cfb4:	sub	sp, fp, #28
   7cfb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7cfbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7cfc0:	add	fp, sp, #28
   7cfc4:	sub	sp, sp, #68	; 0x44
   7cfc8:	str	r0, [sp, #48]	; 0x30
   7cfcc:	ldr	r0, [r0]
   7cfd0:	str	r3, [sp, #24]
   7cfd4:	str	r2, [sp, #28]
   7cfd8:	str	r0, [fp, #-44]	; 0xffffffd4
   7cfdc:	ldrb	r0, [r0, #26]
   7cfe0:	tst	r0, #8
   7cfe4:	beq	7d65c <fputs@plt+0x6c2a8>
   7cfe8:	ldr	r6, [sp, #48]	; 0x30
   7cfec:	mov	r8, r1
   7cff0:	ldrb	r0, [r6, #442]	; 0x1ba
   7cff4:	str	r0, [sp, #36]	; 0x24
   7cff8:	ldr	r0, [r1, #64]	; 0x40
   7cffc:	cmp	r0, #0
   7d000:	beq	7d040 <fputs@plt+0x6bc8c>
   7d004:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d008:	ldr	r1, [r4, #20]
   7d00c:	cmp	r1, #1
   7d010:	blt	7d054 <fputs@plt+0x6bca0>
   7d014:	ldr	r2, [r4, #16]
   7d018:	ldr	r7, [sp, #28]
   7d01c:	mov	r5, #0
   7d020:	add	r2, r2, #12
   7d024:	ldr	r3, [r2, r5, lsl #4]
   7d028:	cmp	r3, r0
   7d02c:	beq	7d05c <fputs@plt+0x6bca8>
   7d030:	add	r5, r5, #1
   7d034:	cmp	r5, r1
   7d038:	blt	7d024 <fputs@plt+0x6bc70>
   7d03c:	b	7d05c <fputs@plt+0x6bca8>
   7d040:	ldr	r7, [sp, #28]
   7d044:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d048:	movw	r5, #48576	; 0xbdc0
   7d04c:	movt	r5, #65520	; 0xfff0
   7d050:	b	7d05c <fputs@plt+0x6bca8>
   7d054:	ldr	r7, [sp, #28]
   7d058:	mov	r5, #0
   7d05c:	ldr	r9, [r8, #16]
   7d060:	ldr	sl, [fp, #12]
   7d064:	ldr	r6, [fp, #8]
   7d068:	str	r8, [sp, #44]	; 0x2c
   7d06c:	cmp	r9, #0
   7d070:	beq	7d424 <fputs@plt+0x6c070>
   7d074:	ldr	r0, [r4, #16]
   7d078:	str	r5, [sp, #40]	; 0x28
   7d07c:	ldr	r0, [r0, r5, lsl #4]
   7d080:	str	r0, [sp, #32]
   7d084:	add	r0, r7, #1
   7d088:	str	r0, [sp, #20]
   7d08c:	mov	r0, #0
   7d090:	cmp	r6, #0
   7d094:	str	r0, [fp, #-32]	; 0xffffffe0
   7d098:	str	r0, [fp, #-36]	; 0xffffffdc
   7d09c:	beq	7d0cc <fputs@plt+0x6bd18>
   7d0a0:	ldr	r0, [r8]
   7d0a4:	ldr	r5, [r9, #8]
   7d0a8:	cmp	r0, #0
   7d0ac:	beq	7d0d4 <fputs@plt+0x6bd20>
   7d0b0:	cmp	r5, #0
   7d0b4:	beq	7d0e8 <fputs@plt+0x6bd34>
   7d0b8:	mov	r1, r5
   7d0bc:	bl	15fac <fputs@plt+0x4bf8>
   7d0c0:	ldr	r6, [fp, #8]
   7d0c4:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d0c8:	b	7d0e0 <fputs@plt+0x6bd2c>
   7d0cc:	ldr	r5, [r9, #8]
   7d0d0:	b	7d130 <fputs@plt+0x6bd7c>
   7d0d4:	cmp	r5, #0
   7d0d8:	mov	r0, r5
   7d0dc:	mvnne	r0, #0
   7d0e0:	cmp	r0, #0
   7d0e4:	beq	7d130 <fputs@plt+0x6bd7c>
   7d0e8:	ldr	r0, [r9, #20]
   7d0ec:	cmp	r0, #1
   7d0f0:	blt	7d410 <fputs@plt+0x6c05c>
   7d0f4:	add	r1, r9, #36	; 0x24
   7d0f8:	mov	r2, #0
   7d0fc:	ldr	r3, [r1, r2, lsl #3]
   7d100:	ldr	r7, [r6, r3, lsl #2]
   7d104:	cmn	r7, #1
   7d108:	bgt	7d130 <fputs@plt+0x6bd7c>
   7d10c:	cmp	sl, #0
   7d110:	beq	7d120 <fputs@plt+0x6bd6c>
   7d114:	ldrsh	r7, [r8, #32]
   7d118:	cmp	r3, r7
   7d11c:	beq	7d130 <fputs@plt+0x6bd7c>
   7d120:	add	r2, r2, #1
   7d124:	cmp	r2, r0
   7d128:	blt	7d0fc <fputs@plt+0x6bd48>
   7d12c:	b	7d410 <fputs@plt+0x6c05c>
   7d130:	ldr	r6, [sp, #48]	; 0x30
   7d134:	ldrb	r0, [r6, #442]	; 0x1ba
   7d138:	cmp	r0, #0
   7d13c:	beq	7d154 <fputs@plt+0x6bda0>
   7d140:	ldr	r2, [sp, #32]
   7d144:	mov	r0, r4
   7d148:	mov	r1, r5
   7d14c:	bl	22808 <fputs@plt+0x11454>
   7d150:	b	7d168 <fputs@plt+0x6bdb4>
   7d154:	ldr	r3, [sp, #32]
   7d158:	mov	r0, r6
   7d15c:	mov	r1, #0
   7d160:	mov	r2, r5
   7d164:	bl	1d068 <fputs@plt+0xbcb4>
   7d168:	mov	sl, r0
   7d16c:	cmp	r0, #0
   7d170:	beq	7d198 <fputs@plt+0x6bde4>
   7d174:	sub	r0, fp, #36	; 0x24
   7d178:	mov	r1, sl
   7d17c:	mov	r2, r9
   7d180:	sub	r3, fp, #32
   7d184:	str	r0, [sp]
   7d188:	mov	r0, r6
   7d18c:	bl	7e644 <fputs@plt+0x6d290>
   7d190:	cmp	r0, #0
   7d194:	beq	7d250 <fputs@plt+0x6be9c>
   7d198:	ldr	r0, [sp, #36]	; 0x24
   7d19c:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d1a0:	cmp	r0, #0
   7d1a4:	beq	7d65c <fputs@plt+0x6c2a8>
   7d1a8:	ldrb	r0, [r4, #69]	; 0x45
   7d1ac:	cmp	r0, #0
   7d1b0:	bne	7d65c <fputs@plt+0x6c2a8>
   7d1b4:	cmp	sl, #0
   7d1b8:	ldr	sl, [fp, #12]
   7d1bc:	ldr	r6, [fp, #8]
   7d1c0:	bne	7d410 <fputs@plt+0x6c05c>
   7d1c4:	ldr	r0, [sp, #48]	; 0x30
   7d1c8:	bl	60898 <fputs@plt+0x4f4e4>
   7d1cc:	mov	r8, r0
   7d1d0:	ldr	r0, [r9, #20]
   7d1d4:	ldr	r5, [sp, #20]
   7d1d8:	mov	sl, #0
   7d1dc:	cmp	r0, #1
   7d1e0:	blt	7d224 <fputs@plt+0x6be70>
   7d1e4:	ldr	r1, [r8, #32]
   7d1e8:	add	r6, r9, #36	; 0x24
   7d1ec:	mov	r7, #0
   7d1f0:	add	r0, r1, r0
   7d1f4:	add	r4, r0, #1
   7d1f8:	ldr	r0, [r6, r7, lsl #3]
   7d1fc:	mov	r1, #76	; 0x4c
   7d200:	mov	r3, r4
   7d204:	str	sl, [sp]
   7d208:	add	r2, r5, r0
   7d20c:	mov	r0, r8
   7d210:	bl	4a1bc <fputs@plt+0x38e08>
   7d214:	ldr	r0, [r9, #20]
   7d218:	add	r7, r7, #1
   7d21c:	cmp	r7, r0
   7d220:	blt	7d1f8 <fputs@plt+0x6be44>
   7d224:	ldrb	r2, [r9, #24]
   7d228:	mov	r0, r8
   7d22c:	mov	r1, #135	; 0x87
   7d230:	mvn	r3, #0
   7d234:	str	sl, [sp]
   7d238:	bl	4a1bc <fputs@plt+0x38e08>
   7d23c:	ldr	r8, [sp, #44]	; 0x2c
   7d240:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d244:	ldr	r6, [fp, #8]
   7d248:	ldr	sl, [fp, #12]
   7d24c:	b	7d410 <fputs@plt+0x6c05c>
   7d250:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7d254:	cmp	r4, #0
   7d258:	ldreq	r0, [r9, #36]	; 0x24
   7d25c:	subeq	r4, fp, #40	; 0x28
   7d260:	streq	r0, [fp, #-40]	; 0xffffffd8
   7d264:	ldr	r0, [r9, #20]
   7d268:	cmp	r0, #0
   7d26c:	ble	7d300 <fputs@plt+0x6bf4c>
   7d270:	ldr	r8, [fp, #-32]	; 0xffffffe0
   7d274:	ldr	r2, [fp, #-44]	; 0xffffffd4
   7d278:	add	r7, sl, #32
   7d27c:	mov	r6, #0
   7d280:	mov	r5, #0
   7d284:	mov	r3, #0
   7d288:	ldr	r1, [sp, #44]	; 0x2c
   7d28c:	ldr	r0, [r4, r5, lsl #2]
   7d290:	ldrsh	r1, [r1, #32]
   7d294:	cmp	r0, r1
   7d298:	mvneq	r0, #0
   7d29c:	streq	r0, [r4, r5, lsl #2]
   7d2a0:	ldr	r0, [r2, #296]	; 0x128
   7d2a4:	cmp	r0, #0
   7d2a8:	beq	7d2e8 <fputs@plt+0x6bf34>
   7d2ac:	cmp	r8, #0
   7d2b0:	mov	r1, r7
   7d2b4:	ldr	r0, [sl, #4]
   7d2b8:	ldr	r3, [sp, #40]	; 0x28
   7d2bc:	ldrne	r1, [r8, #4]
   7d2c0:	addne	r1, r1, r6
   7d2c4:	ldrsh	r1, [r1]
   7d2c8:	ldr	r2, [r0, r1, lsl #4]
   7d2cc:	ldr	r1, [sl]
   7d2d0:	ldr	r0, [sp, #48]	; 0x30
   7d2d4:	bl	68f04 <fputs@plt+0x57b50>
   7d2d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   7d2dc:	sub	r0, r0, #2
   7d2e0:	clz	r0, r0
   7d2e4:	lsr	r3, r0, #5
   7d2e8:	ldr	r0, [r9, #20]
   7d2ec:	add	r5, r5, #1
   7d2f0:	add	r6, r6, #2
   7d2f4:	cmp	r5, r0
   7d2f8:	blt	7d288 <fputs@plt+0x6bed4>
   7d2fc:	b	7d304 <fputs@plt+0x6bf50>
   7d300:	mov	r3, #0
   7d304:	ldr	r5, [sp, #40]	; 0x28
   7d308:	ldr	r0, [sl]
   7d30c:	ldr	r6, [sp, #48]	; 0x30
   7d310:	ldr	r2, [sl, #28]
   7d314:	mov	r7, r3
   7d318:	mov	r3, #0
   7d31c:	str	r0, [sp]
   7d320:	mov	r0, r6
   7d324:	mov	r1, r5
   7d328:	bl	60b20 <fputs@plt+0x4f76c>
   7d32c:	ldr	r0, [r6, #72]	; 0x48
   7d330:	add	r0, r0, #1
   7d334:	str	r0, [r6, #72]	; 0x48
   7d338:	ldr	r0, [sp, #28]
   7d33c:	cmp	r0, #0
   7d340:	beq	7d370 <fputs@plt+0x6bfbc>
   7d344:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7d348:	str	r0, [sp, #8]
   7d34c:	mvn	r0, #0
   7d350:	mov	r1, r5
   7d354:	mov	r2, sl
   7d358:	str	r9, [sp]
   7d35c:	str	r4, [sp, #4]
   7d360:	str	r7, [sp, #16]
   7d364:	str	r0, [sp, #12]
   7d368:	mov	r0, r6
   7d36c:	bl	7e97c <fputs@plt+0x6d5c8>
   7d370:	ldr	r2, [sp, #24]
   7d374:	ldr	r8, [sp, #44]	; 0x2c
   7d378:	cmp	r2, #0
   7d37c:	beq	7d3f8 <fputs@plt+0x6c044>
   7d380:	ldr	r0, [r6, #416]	; 0x1a0
   7d384:	cmp	r0, #0
   7d388:	moveq	r0, r6
   7d38c:	ldr	r0, [r0, #532]	; 0x214
   7d390:	cmp	r0, #0
   7d394:	beq	7d3cc <fputs@plt+0x6c018>
   7d398:	ldr	r0, [r0]
   7d39c:	ldr	r1, [r9, #28]
   7d3a0:	cmp	r0, r1
   7d3a4:	bne	7d3b4 <fputs@plt+0x6c000>
   7d3a8:	ldrb	r1, [r9, #25]
   7d3ac:	cmp	r1, #7
   7d3b0:	beq	7d3f8 <fputs@plt+0x6c044>
   7d3b4:	ldr	r1, [r9, #32]
   7d3b8:	cmp	r0, r1
   7d3bc:	bne	7d3cc <fputs@plt+0x6c018>
   7d3c0:	ldrb	r0, [r9, #26]
   7d3c4:	cmp	r0, #7
   7d3c8:	beq	7d3f8 <fputs@plt+0x6c044>
   7d3cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7d3d0:	mov	r0, #1
   7d3d4:	str	r2, [sp, #8]
   7d3d8:	mov	r1, r5
   7d3dc:	mov	r2, sl
   7d3e0:	str	r9, [sp]
   7d3e4:	str	r4, [sp, #4]
   7d3e8:	str	r7, [sp, #16]
   7d3ec:	str	r0, [sp, #12]
   7d3f0:	mov	r0, r6
   7d3f4:	bl	7e97c <fputs@plt+0x6d5c8>
   7d3f8:	ldr	r4, [fp, #-44]	; 0xffffffd4
   7d3fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7d400:	mov	r0, r4
   7d404:	bl	13ce4 <fputs@plt+0x2930>
   7d408:	ldr	sl, [fp, #12]
   7d40c:	ldr	r6, [fp, #8]
   7d410:	ldr	r9, [r9, #4]
   7d414:	mov	r0, #0
   7d418:	cmp	r9, #0
   7d41c:	bne	7d090 <fputs@plt+0x6bcdc>
   7d420:	ldr	r0, [r8, #64]	; 0x40
   7d424:	ldr	r1, [r8]
   7d428:	add	r0, r0, #56	; 0x38
   7d42c:	sub	r2, fp, #32
   7d430:	bl	47784 <fputs@plt+0x363d0>
   7d434:	cmp	r0, #0
   7d438:	beq	7d65c <fputs@plt+0x6c2a8>
   7d43c:	ldr	r5, [r0, #8]
   7d440:	ldr	r2, [fp, #8]
   7d444:	cmp	r5, #0
   7d448:	beq	7d65c <fputs@plt+0x6c2a8>
   7d44c:	cmp	r2, #0
   7d450:	mov	r0, r2
   7d454:	mov	r7, #0
   7d458:	sub	r6, fp, #36	; 0x24
   7d45c:	sub	r4, fp, #32
   7d460:	movwne	r0, #1
   7d464:	str	r0, [sp, #40]	; 0x28
   7d468:	cmp	r2, #0
   7d46c:	str	r7, [fp, #-32]	; 0xffffffe0
   7d470:	str	r7, [fp, #-36]	; 0xffffffdc
   7d474:	beq	7d494 <fputs@plt+0x6c0e0>
   7d478:	mov	r0, r8
   7d47c:	mov	r1, r5
   7d480:	mov	r3, sl
   7d484:	bl	7cc94 <fputs@plt+0x6b8e0>
   7d488:	ldr	r2, [fp, #8]
   7d48c:	cmp	r0, #0
   7d490:	beq	7d650 <fputs@plt+0x6c29c>
   7d494:	ldrb	r0, [r5, #24]
   7d498:	cmp	r0, #0
   7d49c:	bne	7d4d0 <fputs@plt+0x6c11c>
   7d4a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7d4a4:	ldrb	r0, [r0, #27]
   7d4a8:	tst	r0, #1
   7d4ac:	bne	7d4d0 <fputs@plt+0x6c11c>
   7d4b0:	ldr	r0, [sp, #48]	; 0x30
   7d4b4:	ldr	r0, [r0, #416]	; 0x1a0
   7d4b8:	cmp	r0, #0
   7d4bc:	bne	7d4d0 <fputs@plt+0x6c11c>
   7d4c0:	ldr	r0, [sp, #48]	; 0x30
   7d4c4:	ldrb	r0, [r0, #20]
   7d4c8:	cmp	r0, #0
   7d4cc:	beq	7d650 <fputs@plt+0x6c29c>
   7d4d0:	ldr	r0, [sp, #48]	; 0x30
   7d4d4:	mov	r1, r8
   7d4d8:	mov	r2, r5
   7d4dc:	mov	r3, r4
   7d4e0:	str	r6, [sp]
   7d4e4:	bl	7e644 <fputs@plt+0x6d290>
   7d4e8:	cmp	r0, #0
   7d4ec:	beq	7d514 <fputs@plt+0x6c160>
   7d4f0:	ldr	r0, [sp, #36]	; 0x24
   7d4f4:	cmp	r0, #0
   7d4f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7d4fc:	beq	7d65c <fputs@plt+0x6c2a8>
   7d500:	ldrb	r0, [r0, #69]	; 0x45
   7d504:	ldr	r2, [fp, #8]
   7d508:	cmp	r0, #0
   7d50c:	beq	7d650 <fputs@plt+0x6c29c>
   7d510:	b	7d65c <fputs@plt+0x6c2a8>
   7d514:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7d518:	mov	r1, #0
   7d51c:	mov	r2, #0
   7d520:	mov	r3, #0
   7d524:	mov	r0, sl
   7d528:	bl	57ae4 <fputs@plt+0x46730>
   7d52c:	cmp	r0, #0
   7d530:	beq	7d63c <fputs@plt+0x6c288>
   7d534:	mov	r9, r0
   7d538:	ldr	r0, [r5]
   7d53c:	mov	r4, r6
   7d540:	str	r0, [r9, #24]
   7d544:	ldr	r1, [r5]
   7d548:	ldr	r1, [r1]
   7d54c:	str	r1, [r9, #16]
   7d550:	ldrh	r1, [r0, #36]	; 0x24
   7d554:	add	r1, r1, #1
   7d558:	strh	r1, [r0, #36]	; 0x24
   7d55c:	ldr	r0, [sp, #48]	; 0x30
   7d560:	ldr	r2, [r0, #72]	; 0x48
   7d564:	add	r1, r2, #1
   7d568:	str	r1, [r0, #72]	; 0x48
   7d56c:	ldr	r1, [sp, #24]
   7d570:	str	r2, [r9, #52]	; 0x34
   7d574:	cmp	r1, #0
   7d578:	beq	7d5a4 <fputs@plt+0x6c1f0>
   7d57c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   7d580:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7d584:	str	r1, [sp, #8]
   7d588:	mvn	r1, #0
   7d58c:	str	r5, [sp]
   7d590:	str	r1, [sp, #12]
   7d594:	mov	r1, r9
   7d598:	str	r2, [sp, #4]
   7d59c:	mov	r2, r8
   7d5a0:	bl	7f05c <fputs@plt+0x6dca8>
   7d5a4:	ldr	r0, [sp, #28]
   7d5a8:	cmp	r0, #0
   7d5ac:	beq	7d61c <fputs@plt+0x6c268>
   7d5b0:	ldr	r0, [sp, #40]	; 0x28
   7d5b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7d5b8:	ldr	r2, [sp, #44]	; 0x2c
   7d5bc:	mov	r1, r9
   7d5c0:	add	r0, r5, r0
   7d5c4:	ldrb	r6, [r0, #25]
   7d5c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7d5cc:	str	r5, [sp]
   7d5d0:	str	r0, [sp, #4]
   7d5d4:	ldr	r0, [sp, #28]
   7d5d8:	str	r0, [sp, #8]
   7d5dc:	mov	r0, #1
   7d5e0:	str	r0, [sp, #12]
   7d5e4:	ldr	r0, [sp, #48]	; 0x30
   7d5e8:	bl	7f05c <fputs@plt+0x6dca8>
   7d5ec:	ldrb	r0, [r5, #24]
   7d5f0:	cmp	r0, #0
   7d5f4:	bne	7d61c <fputs@plt+0x6c268>
   7d5f8:	cmp	r6, #7
   7d5fc:	cmpne	r6, #9
   7d600:	beq	7d61c <fputs@plt+0x6c268>
   7d604:	ldr	r1, [sp, #48]	; 0x30
   7d608:	ldr	r0, [r1, #416]	; 0x1a0
   7d60c:	cmp	r0, #0
   7d610:	moveq	r0, r1
   7d614:	mov	r1, #1
   7d618:	strb	r1, [r0, #21]
   7d61c:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7d620:	mov	r1, r9
   7d624:	str	r7, [r9, #16]
   7d628:	mov	r0, sl
   7d62c:	bl	481e0 <fputs@plt+0x36e2c>
   7d630:	ldr	r8, [sp, #44]	; 0x2c
   7d634:	mov	r6, r4
   7d638:	sub	r4, fp, #32
   7d63c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7d640:	mov	r0, sl
   7d644:	bl	13ce4 <fputs@plt+0x2930>
   7d648:	ldr	sl, [fp, #12]
   7d64c:	ldr	r2, [fp, #8]
   7d650:	ldr	r5, [r5, #12]
   7d654:	cmp	r5, #0
   7d658:	bne	7d468 <fputs@plt+0x6c0b4>
   7d65c:	sub	sp, fp, #28
   7d660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d668:	add	fp, sp, #28
   7d66c:	sub	sp, sp, #36	; 0x24
   7d670:	str	r0, [sp, #20]
   7d674:	ldr	r0, [r0, #8]
   7d678:	ldr	r7, [r1, #8]
   7d67c:	mov	r4, r3
   7d680:	mov	r5, #0
   7d684:	str	r2, [sp, #28]
   7d688:	str	r0, [sp, #24]
   7d68c:	ldrb	r0, [r1, #42]	; 0x2a
   7d690:	tst	r0, #32
   7d694:	beq	7d6c8 <fputs@plt+0x6c314>
   7d698:	cmp	r7, #0
   7d69c:	beq	7d7a0 <fputs@plt+0x6c3ec>
   7d6a0:	mov	r0, r7
   7d6a4:	ldrb	r1, [r0, #55]	; 0x37
   7d6a8:	and	r1, r1, #3
   7d6ac:	cmp	r1, #2
   7d6b0:	beq	7d6c4 <fputs@plt+0x6c310>
   7d6b4:	ldr	r0, [r0, #20]
   7d6b8:	cmp	r0, #0
   7d6bc:	bne	7d6a4 <fputs@plt+0x6c2f0>
   7d6c0:	b	7d6c8 <fputs@plt+0x6c314>
   7d6c4:	mov	r5, r0
   7d6c8:	cmp	r7, #0
   7d6cc:	beq	7d7a0 <fputs@plt+0x6c3ec>
   7d6d0:	ldr	r6, [fp, #8]
   7d6d4:	ldr	r2, [fp, #12]
   7d6d8:	ldr	r8, [sp, #20]
   7d6dc:	mov	r0, #0
   7d6e0:	mvn	sl, #0
   7d6e4:	mov	r9, r6
   7d6e8:	cmp	r6, #0
   7d6ec:	beq	7d708 <fputs@plt+0x6c354>
   7d6f0:	cmp	r7, r5
   7d6f4:	beq	7d78c <fputs@plt+0x6c3d8>
   7d6f8:	ldr	r1, [r9]
   7d6fc:	cmp	r1, #0
   7d700:	bne	7d710 <fputs@plt+0x6c35c>
   7d704:	b	7d78c <fputs@plt+0x6c3d8>
   7d708:	cmp	r7, r5
   7d70c:	beq	7d78c <fputs@plt+0x6c3d8>
   7d710:	cmp	r2, r4
   7d714:	beq	7d78c <fputs@plt+0x6c3d8>
   7d718:	ldr	r2, [sp, #28]
   7d71c:	mov	r1, #1
   7d720:	str	r0, [sp, #8]
   7d724:	mov	r0, r8
   7d728:	mov	r3, #0
   7d72c:	str	sl, [sp, #12]
   7d730:	str	r1, [sp]
   7d734:	add	r1, sp, #32
   7d738:	str	r1, [sp, #4]
   7d73c:	mov	r1, r7
   7d740:	bl	6c0c8 <fputs@plt+0x5ad14>
   7d744:	mov	sl, r0
   7d748:	ldrb	r0, [r7, #55]	; 0x37
   7d74c:	mov	r1, #111	; 0x6f
   7d750:	mov	r2, r4
   7d754:	mov	r3, sl
   7d758:	tst	r0, #8
   7d75c:	mov	r0, #50	; 0x32
   7d760:	movweq	r0, #52	; 0x34
   7d764:	add	r0, r7, r0
   7d768:	ldrh	r0, [r0]
   7d76c:	str	r0, [sp]
   7d770:	ldr	r0, [sp, #24]
   7d774:	bl	4a1bc <fputs@plt+0x38e08>
   7d778:	ldr	r1, [sp, #32]
   7d77c:	mov	r0, r8
   7d780:	bl	6c33c <fputs@plt+0x5af88>
   7d784:	ldr	r2, [fp, #12]
   7d788:	mov	r0, r7
   7d78c:	ldr	r7, [r7, #20]
   7d790:	add	r4, r4, #1
   7d794:	add	r9, r9, #4
   7d798:	cmp	r7, #0
   7d79c:	bne	7d6e8 <fputs@plt+0x6c334>
   7d7a0:	sub	sp, fp, #28
   7d7a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d7a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d7ac:	add	fp, sp, #28
   7d7b0:	sub	sp, sp, #164	; 0xa4
   7d7b4:	str	r0, [fp, #-76]	; 0xffffffb4
   7d7b8:	ldr	r0, [r0]
   7d7bc:	str	r3, [sp, #40]	; 0x28
   7d7c0:	str	r2, [sp, #76]	; 0x4c
   7d7c4:	str	r1, [sp, #96]	; 0x60
   7d7c8:	ldrb	r0, [r0, #26]
   7d7cc:	tst	r0, #8
   7d7d0:	beq	7dfd4 <fputs@plt+0x6cc20>
   7d7d4:	ldr	r0, [sp, #96]	; 0x60
   7d7d8:	sub	r2, fp, #40	; 0x28
   7d7dc:	ldr	r1, [r0]
   7d7e0:	ldr	r0, [r0, #64]	; 0x40
   7d7e4:	add	r0, r0, #56	; 0x38
   7d7e8:	bl	47784 <fputs@plt+0x363d0>
   7d7ec:	cmp	r0, #0
   7d7f0:	ldrne	sl, [r0, #8]
   7d7f4:	cmpne	sl, #0
   7d7f8:	beq	7dfd4 <fputs@plt+0x6cc20>
   7d7fc:	ldr	r0, [sp, #76]	; 0x4c
   7d800:	mov	r1, #109	; 0x6d
   7d804:	ldr	r8, [fp, #12]
   7d808:	ldr	r7, [fp, #8]
   7d80c:	mov	r9, #0
   7d810:	cmp	r0, #0
   7d814:	mov	r5, r0
   7d818:	movw	r0, #60496	; 0xec50
   7d81c:	movwne	r1, #110	; 0x6e
   7d820:	movt	r0, #8
   7d824:	movwne	r5, #1
   7d828:	str	r1, [sp, #28]
   7d82c:	ldr	r1, [sp, #96]	; 0x60
   7d830:	str	r5, [sp, #32]
   7d834:	add	r1, r1, #32
   7d838:	str	r1, [sp, #60]	; 0x3c
   7d83c:	ldrd	r0, [r0]
   7d840:	str	r0, [sp, #56]	; 0x38
   7d844:	movw	r0, #60488	; 0xec48
   7d848:	str	r1, [sp, #52]	; 0x34
   7d84c:	movt	r0, #8
   7d850:	ldrd	r0, [r0]
   7d854:	str	r1, [sp, #44]	; 0x2c
   7d858:	str	r0, [sp, #48]	; 0x30
   7d85c:	cmp	r7, #0
   7d860:	beq	7d880 <fputs@plt+0x6c4cc>
   7d864:	ldr	r0, [sp, #96]	; 0x60
   7d868:	mov	r1, sl
   7d86c:	mov	r2, r7
   7d870:	mov	r3, r8
   7d874:	bl	7cc94 <fputs@plt+0x6b8e0>
   7d878:	cmp	r0, #0
   7d87c:	beq	7dfc8 <fputs@plt+0x6cc14>
   7d880:	add	r0, sl, r5
   7d884:	ldrb	r4, [r0, #25]
   7d888:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7d88c:	ldr	r1, [r0]
   7d890:	cmp	r4, #6
   7d894:	bne	7d8a4 <fputs@plt+0x6c4f0>
   7d898:	ldrb	r0, [r1, #27]
   7d89c:	tst	r0, #1
   7d8a0:	bne	7dfc8 <fputs@plt+0x6cc14>
   7d8a4:	add	r0, sl, r5, lsl #2
   7d8a8:	cmp	r4, #0
   7d8ac:	str	r1, [sp, #92]	; 0x5c
   7d8b0:	ldr	r6, [r0, #28]!
   7d8b4:	beq	7dfa4 <fputs@plt+0x6cbf0>
   7d8b8:	cmp	r6, #0
   7d8bc:	bne	7dfa4 <fputs@plt+0x6cbf0>
   7d8c0:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7d8c4:	ldr	r1, [sp, #96]	; 0x60
   7d8c8:	str	r0, [sp, #36]	; 0x24
   7d8cc:	mov	r0, #0
   7d8d0:	mov	r2, sl
   7d8d4:	sub	r3, fp, #44	; 0x2c
   7d8d8:	mov	r9, #0
   7d8dc:	str	r0, [fp, #-44]	; 0xffffffd4
   7d8e0:	str	r0, [fp, #-48]	; 0xffffffd0
   7d8e4:	sub	r0, fp, #48	; 0x30
   7d8e8:	str	r0, [sp]
   7d8ec:	mov	r0, r6
   7d8f0:	bl	7e644 <fputs@plt+0x6d290>
   7d8f4:	cmp	r0, #0
   7d8f8:	bne	7dfc8 <fputs@plt+0x6cc14>
   7d8fc:	ldr	r0, [sl, #20]
   7d900:	str	sl, [fp, #-80]	; 0xffffffb0
   7d904:	str	r4, [sp, #72]	; 0x48
   7d908:	cmp	r0, #0
   7d90c:	ble	7dc9c <fputs@plt+0x6c8e8>
   7d910:	ldr	r2, [sp, #76]	; 0x4c
   7d914:	subs	r0, r4, #6
   7d918:	eor	r1, r4, #9
   7d91c:	ldr	r8, [fp, #-44]	; 0xffffffd4
   7d920:	mov	r4, #0
   7d924:	mov	r9, #0
   7d928:	mov	r6, #0
   7d92c:	movwne	r0, #1
   7d930:	orrs	r1, r2, r1
   7d934:	str	r8, [sp, #64]	; 0x40
   7d938:	movwne	r1, #1
   7d93c:	and	r0, r0, r1
   7d940:	str	r0, [sp, #68]	; 0x44
   7d944:	mov	r0, #0
   7d948:	str	r0, [sp, #88]	; 0x58
   7d94c:	mov	r0, #0
   7d950:	str	r0, [sp, #80]	; 0x50
   7d954:	mov	r0, #0
   7d958:	str	r0, [fp, #-84]	; 0xffffffac
   7d95c:	ldr	r0, [sp, #48]	; 0x30
   7d960:	mov	r5, #0
   7d964:	str	r0, [fp, #-40]	; 0xffffffd8
   7d968:	ldr	r0, [sp, #44]	; 0x2c
   7d96c:	str	r0, [fp, #-36]	; 0xffffffdc
   7d970:	ldr	r0, [sp, #52]	; 0x34
   7d974:	str	r0, [fp, #-52]	; 0xffffffcc
   7d978:	ldr	r0, [sp, #56]	; 0x38
   7d97c:	str	r0, [fp, #-56]	; 0xffffffc8
   7d980:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7d984:	add	r1, r0, r4
   7d988:	cmp	r0, #0
   7d98c:	ldr	r0, [sp, #96]	; 0x60
   7d990:	addeq	r1, sl, #36	; 0x24
   7d994:	cmp	r8, #0
   7d998:	ldr	r7, [r1]
   7d99c:	ldr	r1, [sp, #60]	; 0x3c
   7d9a0:	ldr	r0, [r0, #4]
   7d9a4:	ldrne	r1, [r8, #4]
   7d9a8:	addne	r1, r1, r6
   7d9ac:	ldrsh	r1, [r1]
   7d9b0:	ldr	r0, [r0, r1, lsl #4]
   7d9b4:	mov	r1, #0
   7d9b8:	cmp	r0, #0
   7d9bc:	str	r0, [fp, #-72]	; 0xffffffb8
   7d9c0:	beq	7d9cc <fputs@plt+0x6c618>
   7d9c4:	bl	111f8 <strlen@plt>
   7d9c8:	bic	r1, r0, #-1073741824	; 0xc0000000
   7d9cc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7d9d0:	str	r1, [fp, #-68]	; 0xffffffbc
   7d9d4:	str	r6, [fp, #-92]	; 0xffffffa4
   7d9d8:	str	r4, [fp, #-88]	; 0xffffffa8
   7d9dc:	str	r7, [sp, #84]	; 0x54
   7d9e0:	ldr	r0, [r0]
   7d9e4:	ldr	r0, [r0, #4]
   7d9e8:	ldr	r0, [r0, r7, lsl #4]
   7d9ec:	cmp	r0, #0
   7d9f0:	str	r0, [fp, #-64]	; 0xffffffc0
   7d9f4:	beq	7da00 <fputs@plt+0x6c64c>
   7d9f8:	bl	111f8 <strlen@plt>
   7d9fc:	bic	r5, r0, #-1073741824	; 0xc0000000
   7da00:	ldr	r8, [sp, #92]	; 0x5c
   7da04:	sub	r7, fp, #40	; 0x28
   7da08:	mov	r1, #27
   7da0c:	mov	r3, #0
   7da10:	str	r5, [fp, #-60]	; 0xffffffc4
   7da14:	mov	r2, r7
   7da18:	mov	r0, r8
   7da1c:	bl	6704c <fputs@plt+0x55c98>
   7da20:	sub	sl, fp, #72	; 0x48
   7da24:	mov	r5, r0
   7da28:	mov	r0, r8
   7da2c:	mov	r1, #27
   7da30:	mov	r3, #0
   7da34:	mov	r2, sl
   7da38:	bl	6704c <fputs@plt+0x55c98>
   7da3c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7da40:	mov	r3, r0
   7da44:	mov	r4, #0
   7da48:	mov	r1, #122	; 0x7a
   7da4c:	mov	r2, r5
   7da50:	str	r4, [sp]
   7da54:	mov	r0, r6
   7da58:	bl	52078 <fputs@plt+0x40cc4>
   7da5c:	mov	r5, r0
   7da60:	mov	r0, r8
   7da64:	mov	r1, #27
   7da68:	sub	r2, fp, #64	; 0x40
   7da6c:	mov	r3, #0
   7da70:	bl	6704c <fputs@plt+0x55c98>
   7da74:	mov	r3, r0
   7da78:	mov	r0, r6
   7da7c:	mov	r1, #79	; 0x4f
   7da80:	mov	r2, r5
   7da84:	str	r4, [sp]
   7da88:	bl	52078 <fputs@plt+0x40cc4>
   7da8c:	ldr	r1, [fp, #-84]	; 0xffffffac
   7da90:	mov	r2, r0
   7da94:	mov	r0, r8
   7da98:	bl	6acf0 <fputs@plt+0x5993c>
   7da9c:	mov	r1, r0
   7daa0:	ldr	r0, [sp, #76]	; 0x4c
   7daa4:	str	r1, [fp, #-84]	; 0xffffffac
   7daa8:	cmp	r0, #0
   7daac:	beq	7db70 <fputs@plt+0x6c7bc>
   7dab0:	mov	r0, r8
   7dab4:	mov	r1, #27
   7dab8:	mov	r2, r7
   7dabc:	mov	r3, #0
   7dac0:	bl	6704c <fputs@plt+0x55c98>
   7dac4:	mov	r5, r0
   7dac8:	mov	r0, r8
   7dacc:	mov	r1, #27
   7dad0:	mov	r2, sl
   7dad4:	mov	r3, #0
   7dad8:	bl	6704c <fputs@plt+0x55c98>
   7dadc:	mov	r3, r0
   7dae0:	mov	r0, r6
   7dae4:	mov	r1, #122	; 0x7a
   7dae8:	mov	r2, r5
   7daec:	str	r4, [sp]
   7daf0:	bl	52078 <fputs@plt+0x40cc4>
   7daf4:	mov	r5, r0
   7daf8:	mov	r0, r8
   7dafc:	mov	r1, #27
   7db00:	sub	r2, fp, #56	; 0x38
   7db04:	mov	r3, #0
   7db08:	bl	6704c <fputs@plt+0x55c98>
   7db0c:	mov	r6, r0
   7db10:	mov	r0, r8
   7db14:	mov	r1, #27
   7db18:	mov	r2, sl
   7db1c:	mov	r3, #0
   7db20:	bl	6704c <fputs@plt+0x55c98>
   7db24:	mov	r3, r0
   7db28:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7db2c:	mov	r1, #122	; 0x7a
   7db30:	mov	r2, r6
   7db34:	str	r4, [sp]
   7db38:	bl	52078 <fputs@plt+0x40cc4>
   7db3c:	mov	r3, r0
   7db40:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7db44:	mov	r1, #73	; 0x49
   7db48:	mov	r2, r5
   7db4c:	mov	sl, #0
   7db50:	str	r4, [sp]
   7db54:	bl	52078 <fputs@plt+0x40cc4>
   7db58:	ldr	r1, [sp, #88]	; 0x58
   7db5c:	mov	r2, r0
   7db60:	mov	r0, r8
   7db64:	bl	6acf0 <fputs@plt+0x5993c>
   7db68:	str	r0, [sp, #88]	; 0x58
   7db6c:	b	7db74 <fputs@plt+0x6c7c0>
   7db70:	mov	sl, #0
   7db74:	ldr	r0, [sp, #68]	; 0x44
   7db78:	ldr	r2, [sp, #72]	; 0x48
   7db7c:	cmp	r0, #0
   7db80:	beq	7dbdc <fputs@plt+0x6c828>
   7db84:	cmp	r2, #8
   7db88:	beq	7dbf0 <fputs@plt+0x6c83c>
   7db8c:	cmp	r2, #9
   7db90:	bne	7dc2c <fputs@plt+0x6c878>
   7db94:	ldr	r4, [sp, #92]	; 0x5c
   7db98:	mov	r1, #27
   7db9c:	sub	r2, fp, #56	; 0x38
   7dba0:	mov	r3, #0
   7dba4:	mov	r0, r4
   7dba8:	bl	6704c <fputs@plt+0x55c98>
   7dbac:	mov	r6, r0
   7dbb0:	mov	r0, r4
   7dbb4:	mov	r1, #27
   7dbb8:	sub	r2, fp, #72	; 0x48
   7dbbc:	mov	r3, #0
   7dbc0:	bl	6704c <fputs@plt+0x55c98>
   7dbc4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7dbc8:	mov	r3, r0
   7dbcc:	str	sl, [sp]
   7dbd0:	mov	r1, #122	; 0x7a
   7dbd4:	mov	r2, r6
   7dbd8:	b	7dc40 <fputs@plt+0x6c88c>
   7dbdc:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7dbe0:	ldr	r8, [sp, #64]	; 0x40
   7dbe4:	ldr	r4, [fp, #-88]	; 0xffffffa8
   7dbe8:	ldr	r6, [fp, #-92]	; 0xffffffa4
   7dbec:	b	7dc80 <fputs@plt+0x6c8cc>
   7dbf0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7dbf4:	ldr	r1, [sp, #84]	; 0x54
   7dbf8:	ldr	r0, [r0]
   7dbfc:	ldr	r0, [r0, #4]
   7dc00:	add	r0, r0, r1, lsl #4
   7dc04:	ldr	r1, [r0, #4]
   7dc08:	cmp	r1, #0
   7dc0c:	beq	7dc2c <fputs@plt+0x6c878>
   7dc10:	ldr	r0, [sp, #92]	; 0x5c
   7dc14:	mov	r2, #0
   7dc18:	mov	r3, #0
   7dc1c:	bl	65170 <fputs@plt+0x53dbc>
   7dc20:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7dc24:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7dc28:	b	7dc4c <fputs@plt+0x6c898>
   7dc2c:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7dc30:	mov	r1, #101	; 0x65
   7dc34:	mov	r2, #0
   7dc38:	mov	r3, #0
   7dc3c:	str	sl, [sp]
   7dc40:	mov	r0, r5
   7dc44:	bl	52078 <fputs@plt+0x40cc4>
   7dc48:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7dc4c:	mov	r2, r0
   7dc50:	ldr	r1, [sp, #80]	; 0x50
   7dc54:	ldr	r8, [sp, #64]	; 0x40
   7dc58:	ldr	r4, [fp, #-88]	; 0xffffffa8
   7dc5c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   7dc60:	mov	r0, r5
   7dc64:	bl	57890 <fputs@plt+0x464dc>
   7dc68:	mov	r1, r0
   7dc6c:	mov	r0, r5
   7dc70:	sub	r2, fp, #64	; 0x40
   7dc74:	mov	r3, #0
   7dc78:	str	r1, [sp, #80]	; 0x50
   7dc7c:	bl	57970 <fputs@plt+0x465bc>
   7dc80:	ldr	r0, [sl, #20]
   7dc84:	add	r9, r9, #1
   7dc88:	add	r4, r4, #4
   7dc8c:	add	r6, r6, #2
   7dc90:	cmp	r9, r0
   7dc94:	blt	7d95c <fputs@plt+0x6c5a8>
   7dc98:	b	7dcb4 <fputs@plt+0x6c900>
   7dc9c:	mov	r0, #0
   7dca0:	str	r0, [fp, #-84]	; 0xffffffac
   7dca4:	mov	r0, #0
   7dca8:	str	r0, [sp, #80]	; 0x50
   7dcac:	mov	r0, #0
   7dcb0:	str	r0, [sp, #88]	; 0x58
   7dcb4:	ldr	r7, [sp, #92]	; 0x5c
   7dcb8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7dcbc:	mov	r0, r7
   7dcc0:	bl	13ce4 <fputs@plt+0x2930>
   7dcc4:	ldr	r0, [sl]
   7dcc8:	mov	r9, #0
   7dccc:	mov	r1, #0
   7dcd0:	ldr	r4, [r0]
   7dcd4:	cmp	r4, #0
   7dcd8:	beq	7dce8 <fputs@plt+0x6c934>
   7dcdc:	mov	r0, r4
   7dce0:	bl	111f8 <strlen@plt>
   7dce4:	bic	r1, r0, #-1073741824	; 0xc0000000
   7dce8:	ldr	r0, [sp, #72]	; 0x48
   7dcec:	str	r4, [fp, #-88]	; 0xffffffa8
   7dcf0:	cmp	r0, #6
   7dcf4:	bne	7dda0 <fputs@plt+0x6c9ec>
   7dcf8:	mov	r0, #29
   7dcfc:	str	r1, [fp, #-52]	; 0xffffffcc
   7dd00:	mov	r8, r1
   7dd04:	mov	r1, #57	; 0x39
   7dd08:	sub	r2, fp, #40	; 0x28
   7dd0c:	mov	r3, #0
   7dd10:	str	r4, [fp, #-56]	; 0xffffffc8
   7dd14:	str	r0, [fp, #-36]	; 0xffffffdc
   7dd18:	movw	r0, #64751	; 0xfcef
   7dd1c:	movt	r0, #8
   7dd20:	str	r0, [fp, #-40]	; 0xffffffd8
   7dd24:	mov	r0, r7
   7dd28:	bl	6704c <fputs@plt+0x55c98>
   7dd2c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7dd30:	cmp	r0, #0
   7dd34:	mov	r2, r0
   7dd38:	mov	r1, #0
   7dd3c:	mov	r4, #0
   7dd40:	movne	r0, #2
   7dd44:	strbne	r0, [r2, #1]
   7dd48:	mov	r0, r6
   7dd4c:	bl	57890 <fputs@plt+0x464dc>
   7dd50:	mov	r5, r0
   7dd54:	mov	r0, r7
   7dd58:	mov	r1, #0
   7dd5c:	sub	r2, fp, #56	; 0x38
   7dd60:	mov	r3, #0
   7dd64:	bl	57ae4 <fputs@plt+0x46730>
   7dd68:	ldr	r3, [fp, #-84]	; 0xffffffac
   7dd6c:	mov	r2, r0
   7dd70:	mov	r0, r6
   7dd74:	mov	r1, r5
   7dd78:	str	r4, [sp]
   7dd7c:	str	r4, [sp, #4]
   7dd80:	str	r4, [sp, #8]
   7dd84:	str	r4, [sp, #12]
   7dd88:	str	r4, [sp, #16]
   7dd8c:	str	r4, [sp, #20]
   7dd90:	bl	576f0 <fputs@plt+0x4633c>
   7dd94:	mov	r9, r0
   7dd98:	mov	r1, r8
   7dd9c:	b	7dda4 <fputs@plt+0x6c9f0>
   7dda0:	ldr	r4, [fp, #-84]	; 0xffffffac
   7dda4:	ldr	r0, [r7, #256]	; 0x100
   7dda8:	add	r6, r1, #73	; 0x49
   7ddac:	mov	r8, r1
   7ddb0:	cmp	r7, #0
   7ddb4:	add	r0, r0, #1
   7ddb8:	str	r0, [r7, #256]	; 0x100
   7ddbc:	beq	7ddd4 <fputs@plt+0x6ca20>
   7ddc0:	mov	r0, r7
   7ddc4:	mov	r2, r6
   7ddc8:	mov	r3, #0
   7ddcc:	bl	238bc <fputs@plt+0x12508>
   7ddd0:	b	7dde0 <fputs@plt+0x6ca2c>
   7ddd4:	mov	r0, r6
   7ddd8:	mov	r1, #0
   7dddc:	bl	142d0 <fputs@plt+0x2f1c>
   7dde0:	mov	r5, r0
   7dde4:	cmp	r0, #0
   7dde8:	beq	7dea4 <fputs@plt+0x6caf0>
   7ddec:	mov	r0, r5
   7ddf0:	mov	r1, #0
   7ddf4:	mov	r2, r6
   7ddf8:	bl	11174 <memset@plt>
   7ddfc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   7de00:	add	sl, r5, #36	; 0x24
   7de04:	add	r0, r5, #72	; 0x48
   7de08:	mov	r2, r8
   7de0c:	str	sl, [r5, #28]
   7de10:	str	r0, [r5, #48]	; 0x30
   7de14:	bl	1121c <memcpy@plt>
   7de18:	mov	r0, r7
   7de1c:	mov	r1, r4
   7de20:	mov	r2, #1
   7de24:	mov	r3, #0
   7de28:	bl	65170 <fputs@plt+0x53dbc>
   7de2c:	ldr	r1, [sp, #80]	; 0x50
   7de30:	str	r0, [r5, #52]	; 0x34
   7de34:	mov	r0, r7
   7de38:	mov	r2, #1
   7de3c:	bl	65680 <fputs@plt+0x542cc>
   7de40:	str	r0, [r5, #56]	; 0x38
   7de44:	mov	r0, r7
   7de48:	mov	r1, r9
   7de4c:	mov	r2, #1
   7de50:	bl	65450 <fputs@plt+0x5409c>
   7de54:	ldr	r2, [sp, #88]	; 0x58
   7de58:	mov	r8, r4
   7de5c:	str	r0, [r5, #44]	; 0x2c
   7de60:	cmp	r2, #0
   7de64:	beq	7deb8 <fputs@plt+0x6cb04>
   7de68:	mov	r0, #0
   7de6c:	mov	r1, #19
   7de70:	mov	r3, #0
   7de74:	str	r0, [sp]
   7de78:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7de7c:	bl	52078 <fputs@plt+0x40cc4>
   7de80:	mov	r4, r0
   7de84:	mov	r0, r7
   7de88:	mov	r2, #1
   7de8c:	mov	r3, #0
   7de90:	mov	r1, r4
   7de94:	bl	65170 <fputs@plt+0x53dbc>
   7de98:	mov	r6, r5
   7de9c:	str	r0, [r5, #12]
   7dea0:	b	7dec0 <fputs@plt+0x6cb0c>
   7dea4:	mov	r8, r4
   7dea8:	ldr	r4, [sp, #88]	; 0x58
   7deac:	mov	r6, #0
   7deb0:	mov	sl, #0
   7deb4:	b	7dec0 <fputs@plt+0x6cb0c>
   7deb8:	mov	r6, r5
   7debc:	mov	r4, #0
   7dec0:	ldr	r0, [r7, #256]	; 0x100
   7dec4:	mov	r1, r8
   7dec8:	sub	r0, r0, #1
   7decc:	str	r0, [r7, #256]	; 0x100
   7ded0:	mov	r0, r7
   7ded4:	bl	48008 <fputs@plt+0x36c54>
   7ded8:	mov	r0, r7
   7dedc:	mov	r1, r4
   7dee0:	bl	48008 <fputs@plt+0x36c54>
   7dee4:	ldr	r1, [sp, #80]	; 0x50
   7dee8:	mov	r0, r7
   7deec:	bl	480a8 <fputs@plt+0x36cf4>
   7def0:	mov	r0, r7
   7def4:	mov	r1, r9
   7def8:	mov	r2, #1
   7defc:	bl	48128 <fputs@plt+0x36d74>
   7df00:	ldrb	r0, [r7, #69]	; 0x45
   7df04:	cmp	r0, #1
   7df08:	bne	7df30 <fputs@plt+0x6cb7c>
   7df0c:	mov	r0, r7
   7df10:	mov	r1, r6
   7df14:	mov	r9, #0
   7df18:	bl	4a8a0 <fputs@plt+0x394ec>
   7df1c:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7df20:	ldr	r8, [fp, #12]
   7df24:	ldr	r7, [fp, #8]
   7df28:	ldr	r5, [sp, #32]
   7df2c:	b	7dfc8 <fputs@plt+0x6cc14>
   7df30:	ldr	r0, [sp, #72]	; 0x48
   7df34:	cmp	r0, #6
   7df38:	beq	7df58 <fputs@plt+0x6cba4>
   7df3c:	cmp	r0, #9
   7df40:	ldreq	r0, [sp, #76]	; 0x4c
   7df44:	cmpeq	r0, #0
   7df48:	beq	7df64 <fputs@plt+0x6cbb0>
   7df4c:	mov	r9, #0
   7df50:	mov	r0, #110	; 0x6e
   7df54:	b	7df6c <fputs@plt+0x6cbb8>
   7df58:	mov	r9, #0
   7df5c:	mov	r0, #119	; 0x77
   7df60:	b	7df6c <fputs@plt+0x6cbb8>
   7df64:	mov	r9, #0
   7df68:	mov	r0, #109	; 0x6d
   7df6c:	str	r5, [sl, #4]
   7df70:	strb	r0, [sl]
   7df74:	ldr	r0, [sp, #96]	; 0x60
   7df78:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7df7c:	ldr	r8, [fp, #12]
   7df80:	ldr	r7, [fp, #8]
   7df84:	ldr	r0, [r0, #64]	; 0x40
   7df88:	str	r0, [r5, #20]
   7df8c:	str	r0, [r5, #24]
   7df90:	ldr	r0, [sp, #36]	; 0x24
   7df94:	str	r5, [r0]
   7df98:	ldr	r0, [sp, #28]
   7df9c:	strb	r0, [r5, #8]
   7dfa0:	ldr	r5, [sp, #32]
   7dfa4:	cmp	r6, #0
   7dfa8:	beq	7dfc8 <fputs@plt+0x6cc14>
   7dfac:	mov	r0, #2
   7dfb0:	mov	r1, r6
   7dfb4:	stm	sp, {r0, r9}
   7dfb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7dfbc:	ldr	r2, [sp, #96]	; 0x60
   7dfc0:	ldr	r3, [sp, #40]	; 0x28
   7dfc4:	bl	7e8b0 <fputs@plt+0x6d4fc>
   7dfc8:	ldr	sl, [sl, #12]
   7dfcc:	cmp	sl, #0
   7dfd0:	bne	7d85c <fputs@plt+0x6c4a8>
   7dfd4:	sub	sp, fp, #28
   7dfd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dfdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7dfe0:	add	fp, sp, #28
   7dfe4:	sub	sp, sp, #52	; 0x34
   7dfe8:	ldr	r9, [r0, #416]	; 0x1a0
   7dfec:	mov	r6, r3
   7dff0:	mov	sl, r2
   7dff4:	mov	r5, r1
   7dff8:	mov	r8, r0
   7dffc:	cmp	r9, #0
   7e000:	moveq	r9, r0
   7e004:	ldr	r4, [r9, #532]	; 0x214
   7e008:	b	7e028 <fputs@plt+0x6cc74>
   7e00c:	ldr	r0, [r4]
   7e010:	cmp	r0, r5
   7e014:	bne	7e024 <fputs@plt+0x6cc70>
   7e018:	ldr	r0, [r4, #12]
   7e01c:	cmp	r0, r6
   7e020:	beq	7e394 <fputs@plt+0x6cfe0>
   7e024:	ldr	r4, [r4, #4]
   7e028:	cmp	r4, #0
   7e02c:	bne	7e00c <fputs@plt+0x6cc58>
   7e030:	ldr	r7, [r8]
   7e034:	cmp	r7, #0
   7e038:	beq	7e050 <fputs@plt+0x6cc9c>
   7e03c:	mov	r0, r7
   7e040:	mov	r2, #24
   7e044:	mov	r3, #0
   7e048:	bl	238bc <fputs@plt+0x12508>
   7e04c:	b	7e05c <fputs@plt+0x6cca8>
   7e050:	mov	r0, #24
   7e054:	mov	r1, #0
   7e058:	bl	142d0 <fputs@plt+0x2f1c>
   7e05c:	mov	r4, r0
   7e060:	cmp	r0, #0
   7e064:	beq	7e2a0 <fputs@plt+0x6ceec>
   7e068:	vmov.i32	q8, #0	; 0x00000000
   7e06c:	mov	r1, #20
   7e070:	mov	r2, r4
   7e074:	mov	r0, #0
   7e078:	cmp	r7, #0
   7e07c:	vst1.8	{d16-d17}, [r2], r1
   7e080:	str	r0, [r4, #16]
   7e084:	str	r0, [r2]
   7e088:	ldr	r0, [r9, #532]	; 0x214
   7e08c:	str	r0, [r4, #4]
   7e090:	str	r4, [r9, #532]	; 0x214
   7e094:	beq	7e0ac <fputs@plt+0x6ccf8>
   7e098:	mov	r0, r7
   7e09c:	mov	r2, #28
   7e0a0:	mov	r3, #0
   7e0a4:	bl	238bc <fputs@plt+0x12508>
   7e0a8:	b	7e0b8 <fputs@plt+0x6cd04>
   7e0ac:	mov	r0, #28
   7e0b0:	mov	r1, #0
   7e0b4:	bl	142d0 <fputs@plt+0x2f1c>
   7e0b8:	cmp	r0, #0
   7e0bc:	beq	7e128 <fputs@plt+0x6cd74>
   7e0c0:	vmov.i32	q8, #0	; 0x00000000
   7e0c4:	mov	r1, #20
   7e0c8:	mov	r2, r0
   7e0cc:	mov	r3, #0
   7e0d0:	cmp	r7, #0
   7e0d4:	str	r0, [sp, #12]
   7e0d8:	str	sl, [sp, #16]
   7e0dc:	vst1.8	{d16-d17}, [r2], r1
   7e0e0:	str	r3, [r0, #16]
   7e0e4:	str	r3, [r2]
   7e0e8:	str	r0, [r4, #8]
   7e0ec:	ldr	r2, [r9, #8]
   7e0f0:	ldr	r1, [r2, #192]	; 0xc0
   7e0f4:	str	r1, [r0, #24]
   7e0f8:	mvn	r1, #0
   7e0fc:	str	r0, [r2, #192]	; 0xc0
   7e100:	str	r6, [r4, #12]
   7e104:	str	r5, [r4]
   7e108:	str	r1, [r4, #16]
   7e10c:	str	r1, [r4, #20]
   7e110:	beq	7e134 <fputs@plt+0x6cd80>
   7e114:	mov	r0, r7
   7e118:	mov	r2, #544	; 0x220
   7e11c:	mov	r3, #0
   7e120:	bl	238bc <fputs@plt+0x12508>
   7e124:	b	7e140 <fputs@plt+0x6cd8c>
   7e128:	mov	r0, #0
   7e12c:	str	r0, [r4, #8]
   7e130:	b	7e2a0 <fputs@plt+0x6ceec>
   7e134:	mov	r0, #544	; 0x220
   7e138:	mov	r1, #0
   7e13c:	bl	142d0 <fputs@plt+0x2f1c>
   7e140:	mov	sl, r0
   7e144:	cmp	r0, #0
   7e148:	beq	7e2a0 <fputs@plt+0x6ceec>
   7e14c:	add	r0, sl, #4
   7e150:	mov	r1, #0
   7e154:	mov	r2, #540	; 0x21c
   7e158:	bl	11174 <memset@plt>
   7e15c:	add	r0, sp, #20
   7e160:	vmov.i32	q8, #0	; 0x00000000
   7e164:	str	r8, [sp, #8]
   7e168:	add	r1, r0, #16
   7e16c:	add	r0, r0, #4
   7e170:	vst1.32	{d16-d17}, [r1]
   7e174:	vst1.32	{d16-d17}, [r0]
   7e178:	ldr	r0, [sp, #16]
   7e17c:	str	sl, [sp, #20]
   7e180:	str	r7, [sl]
   7e184:	str	r9, [sl, #416]	; 0x1a0
   7e188:	str	r0, [sl, #420]	; 0x1a4
   7e18c:	ldr	r0, [r5]
   7e190:	str	r0, [sl, #496]	; 0x1f0
   7e194:	ldrb	r0, [r5, #8]
   7e198:	strb	r0, [sl, #440]	; 0x1b8
   7e19c:	ldr	r0, [r8, #428]	; 0x1ac
   7e1a0:	str	r0, [sl, #428]	; 0x1ac
   7e1a4:	mov	r0, sl
   7e1a8:	bl	60898 <fputs@plt+0x4f4e4>
   7e1ac:	cmp	r0, #0
   7e1b0:	beq	7e380 <fputs@plt+0x6cfcc>
   7e1b4:	ldr	r2, [r5]
   7e1b8:	movw	r1, #9125	; 0x23a5
   7e1bc:	mov	r8, r0
   7e1c0:	mov	r0, r7
   7e1c4:	movt	r1, #9
   7e1c8:	bl	1d380 <fputs@plt+0xbfcc>
   7e1cc:	mov	r2, r0
   7e1d0:	mov	r0, r8
   7e1d4:	mvn	r1, #0
   7e1d8:	mvn	r3, #0
   7e1dc:	str	r8, [sp, #16]
   7e1e0:	bl	1d530 <fputs@plt+0xc17c>
   7e1e4:	ldr	r1, [r5, #12]
   7e1e8:	mov	r8, r7
   7e1ec:	mov	r7, #0
   7e1f0:	cmp	r1, #0
   7e1f4:	beq	7e25c <fputs@plt+0x6cea8>
   7e1f8:	mov	r0, r8
   7e1fc:	mov	r2, #0
   7e200:	mov	r3, #0
   7e204:	mov	r7, #0
   7e208:	bl	65170 <fputs@plt+0x53dbc>
   7e20c:	mov	r1, r0
   7e210:	add	r0, sp, #20
   7e214:	str	r1, [sp, #4]
   7e218:	bl	6727c <fputs@plt+0x55ec8>
   7e21c:	cmp	r0, #0
   7e220:	bne	7e250 <fputs@plt+0x6ce9c>
   7e224:	ldrb	r0, [r8, #69]	; 0x45
   7e228:	cmp	r0, #0
   7e22c:	bne	7e250 <fputs@plt+0x6ce9c>
   7e230:	ldr	r0, [sp, #16]
   7e234:	bl	62b34 <fputs@plt+0x51780>
   7e238:	ldr	r1, [sp, #4]
   7e23c:	mov	r7, r0
   7e240:	mov	r0, sl
   7e244:	mov	r3, #16
   7e248:	mov	r2, r7
   7e24c:	bl	63e1c <fputs@plt+0x52a68>
   7e250:	ldr	r1, [sp, #4]
   7e254:	mov	r0, r8
   7e258:	bl	48008 <fputs@plt+0x36c54>
   7e25c:	ldr	r1, [r5, #28]
   7e260:	mov	r0, sl
   7e264:	mov	r2, r6
   7e268:	bl	7e3a0 <fputs@plt+0x6cfec>
   7e26c:	ldr	r6, [sp, #16]
   7e270:	cmp	r7, #0
   7e274:	beq	7e2b8 <fputs@plt+0x6cf04>
   7e278:	ldr	r0, [r6, #24]
   7e27c:	ldr	r2, [r0, #120]	; 0x78
   7e280:	cmp	r2, #0
   7e284:	beq	7e2a8 <fputs@plt+0x6cef4>
   7e288:	mov	r1, r6
   7e28c:	mvn	r6, r7
   7e290:	ldr	r3, [r1, #32]!
   7e294:	str	r3, [r2, r6, lsl #2]
   7e298:	ldr	r6, [sp, #16]
   7e29c:	b	7e2ac <fputs@plt+0x6cef8>
   7e2a0:	mov	r4, #0
   7e2a4:	b	7e394 <fputs@plt+0x6cfe0>
   7e2a8:	add	r1, r6, #32
   7e2ac:	ldr	r1, [r1]
   7e2b0:	sub	r1, r1, #1
   7e2b4:	str	r1, [r0, #96]	; 0x60
   7e2b8:	mov	r0, #0
   7e2bc:	mov	r1, #21
   7e2c0:	mov	r2, #0
   7e2c4:	mov	r3, #0
   7e2c8:	str	r0, [sp]
   7e2cc:	mov	r0, r6
   7e2d0:	bl	4a1bc <fputs@plt+0x38e08>
   7e2d4:	ldr	r1, [sp, #8]
   7e2d8:	ldr	r0, [r1, #68]	; 0x44
   7e2dc:	cmp	r0, #0
   7e2e0:	beq	7e2f0 <fputs@plt+0x6cf3c>
   7e2e4:	ldm	sl, {r0, r1}
   7e2e8:	bl	13ce4 <fputs@plt+0x2930>
   7e2ec:	b	7e308 <fputs@plt+0x6cf54>
   7e2f0:	ldr	r0, [sl, #4]
   7e2f4:	str	r0, [r1, #4]
   7e2f8:	ldr	r0, [sl, #68]	; 0x44
   7e2fc:	str	r0, [r1, #68]	; 0x44
   7e300:	ldr	r0, [sl, #12]
   7e304:	str	r0, [r1, #12]
   7e308:	ldrb	r0, [r8, #69]	; 0x45
   7e30c:	ldr	r2, [sp, #12]
   7e310:	mov	r7, r8
   7e314:	cmp	r0, #0
   7e318:	bne	7e34c <fputs@plt+0x6cf98>
   7e31c:	ldr	r8, [r6, #4]
   7e320:	mov	r0, r6
   7e324:	add	r1, r9, #400	; 0x190
   7e328:	mov	r6, r2
   7e32c:	bl	4a3ec <fputs@plt+0x39038>
   7e330:	mov	r2, r6
   7e334:	ldr	r6, [sp, #16]
   7e338:	ldr	r0, [r6, #32]
   7e33c:	str	r0, [r2, #4]
   7e340:	mov	r0, #0
   7e344:	str	r0, [r6, #4]
   7e348:	str	r8, [r2]
   7e34c:	ldr	r0, [sl, #76]	; 0x4c
   7e350:	str	r0, [r2, #8]
   7e354:	ldr	r0, [sl, #72]	; 0x48
   7e358:	str	r0, [r2, #12]
   7e35c:	ldr	r0, [sl, #84]	; 0x54
   7e360:	str	r5, [r2, #20]
   7e364:	str	r0, [r2, #16]
   7e368:	ldr	r0, [sl, #432]	; 0x1b0
   7e36c:	str	r0, [r4, #16]
   7e370:	ldr	r0, [sl, #436]	; 0x1b4
   7e374:	str	r0, [r4, #20]
   7e378:	mov	r0, r6
   7e37c:	bl	31f30 <fputs@plt+0x20b7c>
   7e380:	mov	r0, sl
   7e384:	bl	1dafc <fputs@plt+0xc748>
   7e388:	mov	r0, r7
   7e38c:	mov	r1, sl
   7e390:	bl	13ce4 <fputs@plt+0x2930>
   7e394:	mov	r0, r4
   7e398:	sub	sp, fp, #28
   7e39c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e3a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e3a4:	add	fp, sp, #28
   7e3a8:	sub	sp, sp, #28
   7e3ac:	cmp	r1, #0
   7e3b0:	beq	7e564 <fputs@plt+0x6d1b0>
   7e3b4:	mov	r6, r0
   7e3b8:	ldr	r8, [r0]
   7e3bc:	ldr	r0, [r0, #8]
   7e3c0:	mov	r7, r2
   7e3c4:	mov	r5, r1
   7e3c8:	uxtb	sl, r2
   7e3cc:	str	r0, [sp, #4]
   7e3d0:	cmp	r7, #10
   7e3d4:	mov	r0, sl
   7e3d8:	ldrbeq	r0, [r5, #1]
   7e3dc:	strb	r0, [r6, #441]	; 0x1b9
   7e3e0:	ldrb	r0, [r5]
   7e3e4:	cmp	r0, #108	; 0x6c
   7e3e8:	beq	7e48c <fputs@plt+0x6d0d8>
   7e3ec:	cmp	r0, #109	; 0x6d
   7e3f0:	beq	7e454 <fputs@plt+0x6d0a0>
   7e3f4:	cmp	r0, #110	; 0x6e
   7e3f8:	bne	7e4e4 <fputs@plt+0x6d130>
   7e3fc:	mov	r0, r6
   7e400:	mov	r1, r5
   7e404:	bl	7e56c <fputs@plt+0x6d1b8>
   7e408:	ldr	r1, [r5, #20]
   7e40c:	mov	r4, r0
   7e410:	mov	r0, r8
   7e414:	mov	r2, #0
   7e418:	bl	65680 <fputs@plt+0x542cc>
   7e41c:	ldr	r1, [r5, #16]
   7e420:	mov	r9, r0
   7e424:	mov	r0, r8
   7e428:	mov	r2, #0
   7e42c:	mov	r3, #0
   7e430:	bl	65170 <fputs@plt+0x53dbc>
   7e434:	mov	r3, r0
   7e438:	ldrb	r0, [r6, #441]	; 0x1b9
   7e43c:	mov	r1, r4
   7e440:	mov	r2, r9
   7e444:	str	r0, [sp]
   7e448:	mov	r0, r6
   7e44c:	bl	58a0c <fputs@plt+0x47658>
   7e450:	b	7e530 <fputs@plt+0x6d17c>
   7e454:	mov	r0, r6
   7e458:	mov	r1, r5
   7e45c:	bl	7e56c <fputs@plt+0x6d1b8>
   7e460:	ldr	r1, [r5, #16]
   7e464:	mov	r4, r0
   7e468:	mov	r0, r8
   7e46c:	mov	r2, #0
   7e470:	mov	r3, #0
   7e474:	bl	65170 <fputs@plt+0x53dbc>
   7e478:	mov	r2, r0
   7e47c:	mov	r0, r6
   7e480:	mov	r1, r4
   7e484:	bl	57d00 <fputs@plt+0x4694c>
   7e488:	b	7e530 <fputs@plt+0x6d17c>
   7e48c:	mov	r0, r6
   7e490:	mov	r1, r5
   7e494:	bl	7e56c <fputs@plt+0x6d1b8>
   7e498:	ldr	r1, [r5, #8]
   7e49c:	mov	r9, r0
   7e4a0:	mov	r0, r8
   7e4a4:	mov	r2, #0
   7e4a8:	bl	65450 <fputs@plt+0x5409c>
   7e4ac:	ldr	r1, [r5, #24]
   7e4b0:	mov	r4, r7
   7e4b4:	mov	r7, r0
   7e4b8:	mov	r0, r8
   7e4bc:	bl	659f0 <fputs@plt+0x5463c>
   7e4c0:	mov	r3, r0
   7e4c4:	ldrb	r0, [r6, #441]	; 0x1b9
   7e4c8:	mov	r2, r7
   7e4cc:	mov	r1, r9
   7e4d0:	mov	r7, r4
   7e4d4:	str	r0, [sp]
   7e4d8:	mov	r0, r6
   7e4dc:	bl	5a3b4 <fputs@plt+0x49000>
   7e4e0:	b	7e530 <fputs@plt+0x6d17c>
   7e4e4:	ldr	r1, [r5, #8]
   7e4e8:	mov	r0, r8
   7e4ec:	mov	r2, #0
   7e4f0:	bl	65450 <fputs@plt+0x5409c>
   7e4f4:	mov	r4, r0
   7e4f8:	mov	r0, #0
   7e4fc:	mov	r1, #4
   7e500:	add	r2, sp, #8
   7e504:	str	r0, [sp, #12]
   7e508:	strh	r1, [sp, #8]
   7e50c:	str	r0, [sp, #16]
   7e510:	str	r0, [sp, #20]
   7e514:	mov	r0, r6
   7e518:	mov	r1, r4
   7e51c:	bl	540f0 <fputs@plt+0x42d3c>
   7e520:	mov	r0, r8
   7e524:	mov	r1, r4
   7e528:	mov	r2, #1
   7e52c:	bl	48128 <fputs@plt+0x36d74>
   7e530:	ldrb	r0, [r5]
   7e534:	cmp	r0, #119	; 0x77
   7e538:	beq	7e558 <fputs@plt+0x6d1a4>
   7e53c:	mov	r0, #0
   7e540:	mov	r1, #98	; 0x62
   7e544:	mov	r2, #0
   7e548:	mov	r3, #0
   7e54c:	str	r0, [sp]
   7e550:	ldr	r0, [sp, #4]
   7e554:	bl	4a1bc <fputs@plt+0x38e08>
   7e558:	ldr	r5, [r5, #28]
   7e55c:	cmp	r5, #0
   7e560:	bne	7e3d0 <fputs@plt+0x6d01c>
   7e564:	sub	sp, fp, #28
   7e568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e56c:	push	{r4, r5, r6, sl, fp, lr}
   7e570:	add	fp, sp, #16
   7e574:	ldr	r5, [r0]
   7e578:	mov	r6, r1
   7e57c:	mov	r1, #0
   7e580:	mov	r2, #0
   7e584:	mov	r3, #0
   7e588:	mov	r0, r5
   7e58c:	bl	57ae4 <fputs@plt+0x46730>
   7e590:	mov	r4, r0
   7e594:	cmp	r0, #0
   7e598:	beq	7e63c <fputs@plt+0x6d288>
   7e59c:	ldr	r1, [r6, #12]
   7e5a0:	mov	r0, r5
   7e5a4:	bl	1b704 <fputs@plt+0xa350>
   7e5a8:	ldr	r1, [r4]
   7e5ac:	add	r1, r1, r1, lsl #3
   7e5b0:	add	r1, r4, r1, lsl #3
   7e5b4:	str	r0, [r1, #-56]	; 0xffffffc8
   7e5b8:	ldr	r0, [r6, #4]
   7e5bc:	ldr	r1, [r0, #20]
   7e5c0:	cmp	r1, #0
   7e5c4:	beq	7e5fc <fputs@plt+0x6d248>
   7e5c8:	ldr	r2, [r5, #20]
   7e5cc:	cmp	r2, #1
   7e5d0:	blt	7e618 <fputs@plt+0x6d264>
   7e5d4:	ldr	r0, [r5, #16]
   7e5d8:	add	r3, r0, #12
   7e5dc:	mov	r0, #0
   7e5e0:	ldr	r6, [r3, r0, lsl #4]
   7e5e4:	cmp	r6, r1
   7e5e8:	beq	7e604 <fputs@plt+0x6d250>
   7e5ec:	add	r0, r0, #1
   7e5f0:	cmp	r0, r2
   7e5f4:	blt	7e5e0 <fputs@plt+0x6d22c>
   7e5f8:	b	7e604 <fputs@plt+0x6d250>
   7e5fc:	movw	r0, #48576	; 0xbdc0
   7e600:	movt	r0, #65520	; 0xfff0
   7e604:	cmp	r0, #0
   7e608:	beq	7e61c <fputs@plt+0x6d268>
   7e60c:	cmp	r0, #2
   7e610:	blt	7e63c <fputs@plt+0x6d288>
   7e614:	b	7e61c <fputs@plt+0x6d268>
   7e618:	mov	r0, #0
   7e61c:	ldr	r1, [r5, #16]
   7e620:	ldr	r1, [r1, r0, lsl #4]
   7e624:	mov	r0, r5
   7e628:	bl	1b704 <fputs@plt+0xa350>
   7e62c:	ldr	r1, [r4]
   7e630:	add	r1, r1, r1, lsl #3
   7e634:	add	r1, r4, r1, lsl #3
   7e638:	str	r0, [r1, #-60]	; 0xffffffc4
   7e63c:	mov	r0, r4
   7e640:	pop	{r4, r5, r6, sl, fp, pc}
   7e644:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e648:	add	fp, sp, #28
   7e64c:	sub	sp, sp, #28
   7e650:	ldr	r8, [r2, #20]
   7e654:	ldr	r5, [r2, #40]	; 0x28
   7e658:	mov	r9, r3
   7e65c:	mov	r6, r2
   7e660:	mov	r7, r0
   7e664:	str	r1, [sp, #20]
   7e668:	cmp	r8, #1
   7e66c:	bne	7e6b0 <fputs@plt+0x6d2fc>
   7e670:	ldrsh	r0, [r1, #32]
   7e674:	mov	r4, r1
   7e678:	cmp	r0, #0
   7e67c:	blt	7e6e8 <fputs@plt+0x6d334>
   7e680:	cmp	r5, #0
   7e684:	beq	7e8a0 <fputs@plt+0x6d4ec>
   7e688:	ldr	r1, [r4, #4]
   7e68c:	ldr	r0, [r1, r0, lsl #4]
   7e690:	mov	r1, r5
   7e694:	bl	15fac <fputs@plt+0x4bf8>
   7e698:	mov	r1, #0
   7e69c:	cmp	r0, #0
   7e6a0:	beq	7e8a4 <fputs@plt+0x6d4f0>
   7e6a4:	str	r7, [sp, #8]
   7e6a8:	str	r9, [sp, #4]
   7e6ac:	b	7e708 <fputs@plt+0x6d354>
   7e6b0:	ldr	r4, [fp, #8]
   7e6b4:	cmp	r4, #0
   7e6b8:	beq	7e6f8 <fputs@plt+0x6d344>
   7e6bc:	ldr	r0, [r7]
   7e6c0:	lsl	r2, r8, #2
   7e6c4:	mov	r3, #0
   7e6c8:	bl	238bc <fputs@plt+0x12508>
   7e6cc:	cmp	r0, #0
   7e6d0:	beq	7e864 <fputs@plt+0x6d4b0>
   7e6d4:	mov	r1, r0
   7e6d8:	str	r7, [sp, #8]
   7e6dc:	str	r9, [sp, #4]
   7e6e0:	str	r0, [r4]
   7e6e4:	b	7e704 <fputs@plt+0x6d350>
   7e6e8:	str	r7, [sp, #8]
   7e6ec:	str	r9, [sp, #4]
   7e6f0:	mov	r1, #0
   7e6f4:	b	7e708 <fputs@plt+0x6d354>
   7e6f8:	str	r7, [sp, #8]
   7e6fc:	str	r9, [sp, #4]
   7e700:	mov	r1, #0
   7e704:	ldr	r4, [sp, #20]
   7e708:	ldr	r9, [r4, #8]
   7e70c:	str	r1, [sp, #16]
   7e710:	cmp	r9, #0
   7e714:	beq	7e82c <fputs@plt+0x6d478>
   7e718:	str	r5, [sp, #12]
   7e71c:	ldrh	r0, [r9, #50]	; 0x32
   7e720:	cmp	r8, r0
   7e724:	bne	7e820 <fputs@plt+0x6d46c>
   7e728:	ldrb	r0, [r9, #54]	; 0x36
   7e72c:	cmp	r0, #0
   7e730:	beq	7e820 <fputs@plt+0x6d46c>
   7e734:	cmp	r5, #0
   7e738:	beq	7e7f0 <fputs@plt+0x6d43c>
   7e73c:	cmp	r8, #1
   7e740:	blt	7e804 <fputs@plt+0x6d450>
   7e744:	ldr	r0, [r9, #4]
   7e748:	mov	sl, #0
   7e74c:	str	r0, [sp, #24]
   7e750:	ldr	r0, [sp, #24]
   7e754:	add	r0, r0, sl, lsl #1
   7e758:	ldrsh	r5, [r0]
   7e75c:	cmp	r5, #0
   7e760:	blt	7e810 <fputs@plt+0x6d45c>
   7e764:	ldr	r7, [r4, #4]
   7e768:	ldr	r0, [r9, #32]
   7e76c:	movw	r2, #51248	; 0xc830
   7e770:	movt	r2, #8
   7e774:	add	r1, r7, r5, lsl #4
   7e778:	ldr	r0, [r0, sl, lsl #2]
   7e77c:	ldr	r1, [r1, #8]
   7e780:	cmp	r1, #0
   7e784:	moveq	r1, r2
   7e788:	bl	15fac <fputs@plt+0x4bf8>
   7e78c:	cmp	r0, #0
   7e790:	bne	7e810 <fputs@plt+0x6d45c>
   7e794:	ldr	r7, [r7, r5, lsl #4]
   7e798:	mov	r5, #0
   7e79c:	add	r4, r6, r5, lsl #3
   7e7a0:	mov	r1, r7
   7e7a4:	ldr	r0, [r4, #40]	; 0x28
   7e7a8:	bl	15fac <fputs@plt+0x4bf8>
   7e7ac:	cmp	r0, #0
   7e7b0:	beq	7e7c4 <fputs@plt+0x6d410>
   7e7b4:	add	r5, r5, #1
   7e7b8:	cmp	r5, r8
   7e7bc:	blt	7e79c <fputs@plt+0x6d3e8>
   7e7c0:	b	7e7d4 <fputs@plt+0x6d420>
   7e7c4:	ldr	r1, [sp, #16]
   7e7c8:	cmp	r1, #0
   7e7cc:	ldrne	r0, [r4, #36]	; 0x24
   7e7d0:	strne	r0, [r1, sl, lsl #2]
   7e7d4:	cmp	r5, r8
   7e7d8:	beq	7e80c <fputs@plt+0x6d458>
   7e7dc:	ldr	r4, [sp, #20]
   7e7e0:	add	sl, sl, #1
   7e7e4:	cmp	sl, r8
   7e7e8:	blt	7e750 <fputs@plt+0x6d39c>
   7e7ec:	b	7e810 <fputs@plt+0x6d45c>
   7e7f0:	ldrb	r0, [r9, #55]	; 0x37
   7e7f4:	and	r0, r0, #3
   7e7f8:	cmp	r0, #2
   7e7fc:	bne	7e820 <fputs@plt+0x6d46c>
   7e800:	b	7e86c <fputs@plt+0x6d4b8>
   7e804:	mov	sl, #0
   7e808:	b	7e810 <fputs@plt+0x6d45c>
   7e80c:	ldr	r4, [sp, #20]
   7e810:	ldr	r1, [sp, #16]
   7e814:	ldr	r5, [sp, #12]
   7e818:	cmp	sl, r8
   7e81c:	beq	7e898 <fputs@plt+0x6d4e4>
   7e820:	ldr	r9, [r9, #20]
   7e824:	cmp	r9, #0
   7e828:	bne	7e71c <fputs@plt+0x6d368>
   7e82c:	ldr	r4, [sp, #8]
   7e830:	ldrb	r0, [r4, #442]	; 0x1ba
   7e834:	cmp	r0, #0
   7e838:	bne	7e85c <fputs@plt+0x6d4a8>
   7e83c:	ldr	r0, [r6]
   7e840:	ldr	r3, [r6, #8]
   7e844:	movw	r1, #9139	; 0x23b3
   7e848:	movt	r1, #9
   7e84c:	ldr	r2, [r0]
   7e850:	mov	r0, r4
   7e854:	bl	1d2fc <fputs@plt+0xbf48>
   7e858:	ldr	r1, [sp, #16]
   7e85c:	ldr	r0, [r4]
   7e860:	bl	13ce4 <fputs@plt+0x2930>
   7e864:	mov	r1, #1
   7e868:	b	7e8a4 <fputs@plt+0x6d4f0>
   7e86c:	cmp	r1, #0
   7e870:	beq	7e898 <fputs@plt+0x6d4e4>
   7e874:	cmp	r8, #1
   7e878:	blt	7e898 <fputs@plt+0x6d4e4>
   7e87c:	add	r0, r6, #36	; 0x24
   7e880:	mov	r2, r1
   7e884:	ldr	r1, [r0], #8
   7e888:	subs	r8, r8, #1
   7e88c:	str	r1, [r2], #4
   7e890:	mov	r1, r2
   7e894:	bne	7e880 <fputs@plt+0x6d4cc>
   7e898:	ldr	r0, [sp, #4]
   7e89c:	str	r9, [r0]
   7e8a0:	mov	r1, #0
   7e8a4:	mov	r0, r1
   7e8a8:	sub	sp, fp, #28
   7e8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e8b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7e8b4:	add	fp, sp, #24
   7e8b8:	sub	sp, sp, #8
   7e8bc:	mov	r8, r3
   7e8c0:	mov	r5, r2
   7e8c4:	mov	r7, r1
   7e8c8:	mov	r6, r0
   7e8cc:	bl	60898 <fputs@plt+0x4f4e4>
   7e8d0:	ldr	r3, [fp, #8]
   7e8d4:	mov	r4, r0
   7e8d8:	mov	r0, r6
   7e8dc:	mov	r1, r7
   7e8e0:	mov	r2, r5
   7e8e4:	bl	7dfdc <fputs@plt+0x6cc28>
   7e8e8:	cmp	r0, #0
   7e8ec:	beq	7e974 <fputs@plt+0x6d5c0>
   7e8f0:	ldr	r1, [r7]
   7e8f4:	ldr	r3, [fp, #12]
   7e8f8:	cmp	r1, #0
   7e8fc:	beq	7e914 <fputs@plt+0x6d560>
   7e900:	ldr	r1, [r6]
   7e904:	mov	r2, #1
   7e908:	ldr	r1, [r1, #24]
   7e90c:	bic	r7, r2, r1, lsr #18
   7e910:	b	7e918 <fputs@plt+0x6d564>
   7e914:	mov	r7, #0
   7e918:	ldr	r1, [r6, #76]	; 0x4c
   7e91c:	mov	r2, r8
   7e920:	add	r1, r1, #1
   7e924:	str	r1, [r6, #76]	; 0x4c
   7e928:	ldr	r5, [r0, #8]
   7e92c:	str	r1, [sp]
   7e930:	mov	r0, r4
   7e934:	mov	r1, #132	; 0x84
   7e938:	bl	4a1bc <fputs@plt+0x38e08>
   7e93c:	mov	r1, r0
   7e940:	mov	r0, r4
   7e944:	mov	r2, r5
   7e948:	mvn	r3, #17
   7e94c:	bl	1d530 <fputs@plt+0xc17c>
   7e950:	ldr	r0, [r4]
   7e954:	ldrb	r0, [r0, #69]	; 0x45
   7e958:	cmp	r0, #0
   7e95c:	bne	7e974 <fputs@plt+0x6d5c0>
   7e960:	ldr	r1, [r4, #32]
   7e964:	ldr	r0, [r4, #4]
   7e968:	add	r1, r1, r1, lsl #2
   7e96c:	add	r0, r0, r1, lsl #2
   7e970:	strb	r7, [r0, #-17]	; 0xffffffef
   7e974:	sub	sp, fp, #24
   7e978:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7e97c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e980:	add	fp, sp, #28
   7e984:	sub	sp, sp, #44	; 0x2c
   7e988:	str	r3, [fp, #-32]	; 0xffffffe0
   7e98c:	str	r2, [sp, #20]
   7e990:	str	r1, [sp, #16]
   7e994:	mov	r5, r0
   7e998:	bl	60898 <fputs@plt+0x4f4e4>
   7e99c:	ldr	r1, [r5, #72]	; 0x48
   7e9a0:	str	r5, [sp, #24]
   7e9a4:	str	r0, [sp, #36]	; 0x24
   7e9a8:	str	r1, [sp, #28]
   7e9ac:	bl	62b34 <fputs@plt+0x51780>
   7e9b0:	mov	r8, r0
   7e9b4:	ldr	r0, [fp, #20]
   7e9b8:	ldr	r4, [fp, #8]
   7e9bc:	cmn	r0, #1
   7e9c0:	bgt	7e9e4 <fputs@plt+0x6d630>
   7e9c4:	mov	r0, #0
   7e9c8:	ldrb	r2, [r4, #24]
   7e9cc:	mov	r1, #136	; 0x88
   7e9d0:	mov	r3, r8
   7e9d4:	str	r0, [sp]
   7e9d8:	ldr	r0, [sp, #36]	; 0x24
   7e9dc:	bl	4a1bc <fputs@plt+0x38e08>
   7e9e0:	ldr	r4, [fp, #8]
   7e9e4:	ldr	r9, [r4, #20]
   7e9e8:	ldr	r2, [fp, #12]
   7e9ec:	ldr	sl, [sp, #36]	; 0x24
   7e9f0:	cmp	r9, #1
   7e9f4:	blt	7ea40 <fputs@plt+0x6d68c>
   7e9f8:	ldr	r0, [fp, #16]
   7e9fc:	mov	r5, #0
   7ea00:	mov	r6, #0
   7ea04:	add	r7, r0, #1
   7ea08:	ldr	r0, [r2, r6, lsl #2]
   7ea0c:	mov	r4, r2
   7ea10:	mov	r1, #76	; 0x4c
   7ea14:	mov	r3, r8
   7ea18:	str	r5, [sp]
   7ea1c:	add	r2, r7, r0
   7ea20:	mov	r0, sl
   7ea24:	bl	4a1bc <fputs@plt+0x38e08>
   7ea28:	mov	r2, r4
   7ea2c:	ldr	r4, [fp, #8]
   7ea30:	add	r6, r6, #1
   7ea34:	ldr	r9, [r4, #20]
   7ea38:	cmp	r6, r9
   7ea3c:	blt	7ea08 <fputs@plt+0x6d654>
   7ea40:	ldr	r0, [sp, #28]
   7ea44:	ldr	sl, [sp, #24]
   7ea48:	str	r8, [sp, #32]
   7ea4c:	sub	r7, r0, #1
   7ea50:	ldr	r0, [fp, #24]
   7ea54:	cmp	r0, #0
   7ea58:	bne	7ef68 <fputs@plt+0x6dbb4>
   7ea5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7ea60:	cmp	r0, #0
   7ea64:	beq	7ea8c <fputs@plt+0x6d6d8>
   7ea68:	ldr	r0, [sl, #60]	; 0x3c
   7ea6c:	ldr	r4, [sp, #36]	; 0x24
   7ea70:	cmp	r0, r9
   7ea74:	bge	7eabc <fputs@plt+0x6d708>
   7ea78:	ldr	r0, [sl, #76]	; 0x4c
   7ea7c:	add	r1, r0, r9
   7ea80:	add	r2, r0, #1
   7ea84:	str	r1, [sl, #76]	; 0x4c
   7ea88:	b	7ead0 <fputs@plt+0x6d71c>
   7ea8c:	ldrb	r0, [sl, #19]
   7ea90:	ldr	r9, [sp, #32]
   7ea94:	ldr	r4, [sp, #36]	; 0x24
   7ea98:	ldr	r1, [fp, #16]
   7ea9c:	cmp	r0, #0
   7eaa0:	beq	7ed30 <fputs@plt+0x6d97c>
   7eaa4:	sub	r0, r0, #1
   7eaa8:	strb	r0, [sl, #19]
   7eaac:	uxtb	r0, r0
   7eab0:	add	r0, sl, r0, lsl #2
   7eab4:	ldr	r6, [r0, #28]
   7eab8:	b	7ed3c <fputs@plt+0x6d988>
   7eabc:	ldr	r2, [sl, #64]	; 0x40
   7eac0:	sub	r0, r0, r9
   7eac4:	str	r0, [sl, #60]	; 0x3c
   7eac8:	add	r1, r2, r9
   7eacc:	str	r1, [sl, #64]	; 0x40
   7ead0:	ldrb	r0, [sl, #19]
   7ead4:	str	r2, [sp, #12]
   7ead8:	cmp	r0, #0
   7eadc:	beq	7eafc <fputs@plt+0x6d748>
   7eae0:	sub	r0, r0, #1
   7eae4:	strb	r0, [sl, #19]
   7eae8:	uxtb	r0, r0
   7eaec:	add	r0, sl, r0, lsl #2
   7eaf0:	ldr	r0, [r0, #28]
   7eaf4:	str	r0, [sp, #8]
   7eaf8:	b	7eb0c <fputs@plt+0x6d758>
   7eafc:	ldr	r0, [sl, #76]	; 0x4c
   7eb00:	add	r0, r0, #1
   7eb04:	str	r0, [sp, #8]
   7eb08:	str	r0, [sl, #76]	; 0x4c
   7eb0c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   7eb10:	ldr	r0, [sp, #16]
   7eb14:	mov	r1, #54	; 0x36
   7eb18:	mov	r2, r7
   7eb1c:	str	r7, [sp, #16]
   7eb20:	ldr	r3, [r6, #44]	; 0x2c
   7eb24:	str	r0, [sp]
   7eb28:	mov	r0, r4
   7eb2c:	bl	4a1bc <fputs@plt+0x38e08>
   7eb30:	ldr	r5, [sl, #8]
   7eb34:	mov	r0, sl
   7eb38:	mov	r1, r6
   7eb3c:	bl	60c28 <fputs@plt+0x4f874>
   7eb40:	mov	r2, r0
   7eb44:	mov	r0, r5
   7eb48:	mvn	r1, #0
   7eb4c:	mvn	r3, #5
   7eb50:	bl	1d530 <fputs@plt+0xc17c>
   7eb54:	cmp	r9, #1
   7eb58:	blt	7eb9c <fputs@plt+0x6d7e8>
   7eb5c:	ldr	r0, [fp, #16]
   7eb60:	ldr	r6, [sp, #12]
   7eb64:	ldr	r8, [fp, #12]
   7eb68:	mov	sl, #0
   7eb6c:	mov	r7, r9
   7eb70:	add	r5, r0, #1
   7eb74:	ldr	r0, [r8], #4
   7eb78:	mov	r1, #30
   7eb7c:	mov	r3, r6
   7eb80:	str	sl, [sp]
   7eb84:	add	r2, r5, r0
   7eb88:	mov	r0, r4
   7eb8c:	bl	4a1bc <fputs@plt+0x38e08>
   7eb90:	add	r6, r6, #1
   7eb94:	subs	r7, r7, #1
   7eb98:	bne	7eb74 <fputs@plt+0x6d7c0>
   7eb9c:	ldr	r0, [fp, #20]
   7eba0:	ldr	r7, [sp, #20]
   7eba4:	cmp	r0, #1
   7eba8:	ldreq	r0, [fp, #8]
   7ebac:	ldreq	r0, [r0]
   7ebb0:	cmpeq	r0, r7
   7ebb4:	bne	7ec70 <fputs@plt+0x6d8bc>
   7ebb8:	ldr	r8, [fp, #16]
   7ebbc:	cmp	r9, #1
   7ebc0:	blt	7ec54 <fputs@plt+0x6d8a0>
   7ebc4:	ldr	r0, [r4, #32]
   7ebc8:	add	r6, r8, #1
   7ebcc:	mov	sl, #0
   7ebd0:	mov	r5, r9
   7ebd4:	add	r0, r9, r0
   7ebd8:	add	r0, r0, #1
   7ebdc:	str	r0, [sp, #28]
   7ebe0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7ebe4:	ldrh	r2, [r7, #32]
   7ebe8:	ldr	r3, [sp, #28]
   7ebec:	ldr	r0, [r0, #4]
   7ebf0:	ldrh	r0, [r0, -sl]
   7ebf4:	sxtah	r1, r8, r0
   7ebf8:	cmp	r0, r2
   7ebfc:	mov	r0, r8
   7ec00:	addne	r0, r1, #1
   7ec04:	ldr	r1, [fp, #12]
   7ec08:	ldr	r1, [r1, -sl, lsl #1]
   7ec0c:	str	r0, [sp]
   7ec10:	mov	r0, r4
   7ec14:	add	r2, r6, r1
   7ec18:	mov	r1, #78	; 0x4e
   7ec1c:	bl	4a1bc <fputs@plt+0x38e08>
   7ec20:	ldr	r0, [r4]
   7ec24:	ldrb	r0, [r0, #69]	; 0x45
   7ec28:	cmp	r0, #0
   7ec2c:	bne	7ec48 <fputs@plt+0x6d894>
   7ec30:	ldr	r1, [r4, #32]
   7ec34:	ldr	r0, [r4, #4]
   7ec38:	add	r1, r1, r1, lsl #2
   7ec3c:	add	r0, r0, r1, lsl #2
   7ec40:	mov	r1, #16
   7ec44:	strb	r1, [r0, #-17]	; 0xffffffef
   7ec48:	subs	r5, r5, #1
   7ec4c:	sub	sl, sl, #2
   7ec50:	bne	7ebe0 <fputs@plt+0x6d82c>
   7ec54:	ldr	r3, [sp, #32]
   7ec58:	mov	r0, #0
   7ec5c:	mov	r1, #13
   7ec60:	mov	r2, #0
   7ec64:	str	r0, [sp]
   7ec68:	mov	r0, r4
   7ec6c:	bl	4a1bc <fputs@plt+0x38e08>
   7ec70:	ldr	sl, [sp, #24]
   7ec74:	ldr	r1, [fp, #-32]	; 0xffffffe0
   7ec78:	ldr	r0, [sl]
   7ec7c:	bl	7b644 <fputs@plt+0x6a290>
   7ec80:	ldr	r6, [sp, #8]
   7ec84:	ldr	r2, [sp, #12]
   7ec88:	mov	r5, r0
   7ec8c:	mov	r0, r4
   7ec90:	mov	r1, #49	; 0x31
   7ec94:	mov	r3, r9
   7ec98:	str	r6, [sp]
   7ec9c:	bl	4a1bc <fputs@plt+0x38e08>
   7eca0:	mov	r1, r0
   7eca4:	mov	r0, r4
   7eca8:	mov	r2, r5
   7ecac:	mov	r3, r9
   7ecb0:	bl	1d530 <fputs@plt+0xc17c>
   7ecb4:	ldr	r2, [sp, #16]
   7ecb8:	ldr	r3, [sp, #32]
   7ecbc:	mov	r0, r4
   7ecc0:	mov	r1, #69	; 0x45
   7ecc4:	str	r6, [sp]
   7ecc8:	bl	4a1bc <fputs@plt+0x38e08>
   7eccc:	mov	r1, r0
   7ecd0:	mov	r0, r4
   7ecd4:	mov	r2, #0
   7ecd8:	mvn	r3, #13
   7ecdc:	mov	r8, #0
   7ece0:	bl	1d530 <fputs@plt+0xc17c>
   7ece4:	cmp	r6, #0
   7ece8:	beq	7eef4 <fputs@plt+0x6db40>
   7ecec:	ldrb	r0, [sl, #19]
   7ecf0:	cmp	r0, #7
   7ecf4:	bhi	7eef4 <fputs@plt+0x6db40>
   7ecf8:	add	r1, sl, #130	; 0x82
   7ecfc:	mov	r2, #0
   7ed00:	ldr	r3, [r1, #6]
   7ed04:	cmp	r3, r6
   7ed08:	beq	7eeec <fputs@plt+0x6db38>
   7ed0c:	add	r2, r2, #1
   7ed10:	add	r1, r1, #20
   7ed14:	cmp	r2, #10
   7ed18:	bcc	7ed00 <fputs@plt+0x6d94c>
   7ed1c:	add	r1, r0, #1
   7ed20:	add	r0, sl, r0, lsl #2
   7ed24:	strb	r1, [sl, #19]
   7ed28:	str	r6, [r0, #28]
   7ed2c:	b	7eef4 <fputs@plt+0x6db40>
   7ed30:	ldr	r0, [sl, #76]	; 0x4c
   7ed34:	add	r6, r0, #1
   7ed38:	str	r6, [sl, #76]	; 0x4c
   7ed3c:	ldr	r0, [r2]
   7ed40:	mov	r5, #0
   7ed44:	mov	r3, r6
   7ed48:	str	r5, [sp]
   7ed4c:	add	r0, r1, r0
   7ed50:	mov	r1, #31
   7ed54:	add	r2, r0, #1
   7ed58:	mov	r0, r4
   7ed5c:	bl	4a1bc <fputs@plt+0x38e08>
   7ed60:	mov	r0, r4
   7ed64:	mov	r1, #38	; 0x26
   7ed68:	mov	r2, r6
   7ed6c:	mov	r3, #0
   7ed70:	str	r5, [sp]
   7ed74:	bl	4a1bc <fputs@plt+0x38e08>
   7ed78:	mov	r8, r0
   7ed7c:	ldr	r0, [fp, #20]
   7ed80:	cmp	r0, #1
   7ed84:	ldreq	r0, [fp, #8]
   7ed88:	ldreq	r1, [sp, #20]
   7ed8c:	ldreq	r0, [r0]
   7ed90:	cmpeq	r0, r1
   7ed94:	beq	7eea8 <fputs@plt+0x6daf4>
   7ed98:	ldr	r2, [sp, #16]
   7ed9c:	ldr	r3, [sp, #20]
   7eda0:	mov	r0, #54	; 0x36
   7eda4:	mov	r1, r7
   7eda8:	str	r0, [sp]
   7edac:	mov	r0, sl
   7edb0:	bl	60a24 <fputs@plt+0x4f670>
   7edb4:	mov	r0, r4
   7edb8:	mov	r1, #70	; 0x46
   7edbc:	mov	r2, r7
   7edc0:	mov	r3, #0
   7edc4:	mov	r5, r9
   7edc8:	str	r6, [sp]
   7edcc:	mov	r9, r7
   7edd0:	bl	4a1bc <fputs@plt+0x38e08>
   7edd4:	mov	r0, #0
   7edd8:	mov	r1, #13
   7eddc:	mov	r2, #0
   7ede0:	mov	r3, r5
   7ede4:	str	r0, [sp]
   7ede8:	mov	r0, r4
   7edec:	bl	4a1bc <fputs@plt+0x38e08>
   7edf0:	ldr	r0, [r4, #32]
   7edf4:	ldr	r2, [r4, #24]
   7edf8:	sub	r1, r0, #1
   7edfc:	str	r1, [r2, #96]	; 0x60
   7ee00:	ldr	r3, [r4]
   7ee04:	ldrb	r3, [r3, #69]	; 0x45
   7ee08:	cmp	r3, #0
   7ee0c:	beq	7ee24 <fputs@plt+0x6da70>
   7ee10:	movw	r3, #35320	; 0x89f8
   7ee14:	movt	r3, #10
   7ee18:	str	r0, [r3, #8]
   7ee1c:	str	r1, [r2, #96]	; 0x60
   7ee20:	b	7ee50 <fputs@plt+0x6da9c>
   7ee24:	ldr	r5, [r4, #4]
   7ee28:	subs	r3, r0, #2
   7ee2c:	movlt	r3, r1
   7ee30:	cmp	r8, #0
   7ee34:	add	r3, r3, r3, lsl #2
   7ee38:	movlt	r8, r1
   7ee3c:	add	r3, r5, r3, lsl #2
   7ee40:	str	r0, [r3, #8]
   7ee44:	str	r1, [r2, #96]	; 0x60
   7ee48:	add	r1, r8, r8, lsl #2
   7ee4c:	add	r3, r5, r1, lsl #2
   7ee50:	ldr	r4, [fp, #8]
   7ee54:	mov	r7, r9
   7ee58:	cmp	r6, #0
   7ee5c:	str	r0, [r3, #8]
   7ee60:	beq	7ef68 <fputs@plt+0x6dbb4>
   7ee64:	ldrb	r0, [sl, #19]
   7ee68:	cmp	r0, #7
   7ee6c:	bhi	7ef68 <fputs@plt+0x6dbb4>
   7ee70:	add	r1, sl, #130	; 0x82
   7ee74:	mov	r2, #0
   7ee78:	ldr	r3, [r1, #6]
   7ee7c:	cmp	r3, r6
   7ee80:	beq	7f050 <fputs@plt+0x6dc9c>
   7ee84:	add	r2, r2, #1
   7ee88:	add	r1, r1, #20
   7ee8c:	cmp	r2, #10
   7ee90:	bcc	7ee78 <fputs@plt+0x6dac4>
   7ee94:	add	r1, r0, #1
   7ee98:	add	r0, sl, r0, lsl #2
   7ee9c:	strb	r1, [sl, #19]
   7eea0:	str	r6, [r0, #28]
   7eea4:	b	7ef68 <fputs@plt+0x6dbb4>
   7eea8:	ldr	r2, [fp, #16]
   7eeac:	mov	r0, r4
   7eeb0:	mov	r1, #79	; 0x4f
   7eeb4:	mov	r3, r9
   7eeb8:	str	r6, [sp]
   7eebc:	bl	4a1bc <fputs@plt+0x38e08>
   7eec0:	ldr	r0, [r4]
   7eec4:	ldrb	r0, [r0, #69]	; 0x45
   7eec8:	cmp	r0, #0
   7eecc:	bne	7ed98 <fputs@plt+0x6d9e4>
   7eed0:	ldr	r1, [r4, #32]
   7eed4:	ldr	r0, [r4, #4]
   7eed8:	add	r1, r1, r1, lsl #2
   7eedc:	add	r0, r0, r1, lsl #2
   7eee0:	mov	r1, #144	; 0x90
   7eee4:	strb	r1, [r0, #-17]	; 0xffffffef
   7eee8:	b	7ed98 <fputs@plt+0x6d9e4>
   7eeec:	mov	r0, #1
   7eef0:	strb	r0, [r1]
   7eef4:	ldr	r6, [sp, #12]
   7eef8:	ldr	r4, [fp, #8]
   7eefc:	mov	r1, #0
   7ef00:	add	r0, r6, r9
   7ef04:	add	r2, sl, r1
   7ef08:	ldr	r3, [r2, #136]	; 0x88
   7ef0c:	cmp	r3, r6
   7ef10:	blt	7ef48 <fputs@plt+0x6db94>
   7ef14:	cmp	r3, r0
   7ef18:	bge	7ef48 <fputs@plt+0x6db94>
   7ef1c:	ldrb	r7, [r2, #130]	; 0x82
   7ef20:	cmp	r7, #0
   7ef24:	beq	7ef44 <fputs@plt+0x6db90>
   7ef28:	ldrb	r7, [sl, #19]
   7ef2c:	cmp	r7, #7
   7ef30:	addls	r5, r7, #1
   7ef34:	addls	r7, sl, r7, lsl #2
   7ef38:	strbls	r5, [sl, #19]
   7ef3c:	strls	r3, [r7, #28]
   7ef40:	strb	r8, [r2, #130]	; 0x82
   7ef44:	str	r8, [r2, #136]	; 0x88
   7ef48:	add	r1, r1, #20
   7ef4c:	cmp	r1, #200	; 0xc8
   7ef50:	bne	7ef04 <fputs@plt+0x6db50>
   7ef54:	ldr	r0, [sl, #60]	; 0x3c
   7ef58:	ldr	r7, [sp, #16]
   7ef5c:	cmp	r0, r9
   7ef60:	strlt	r9, [sl, #60]	; 0x3c
   7ef64:	strlt	r6, [sl, #64]	; 0x40
   7ef68:	ldrb	r2, [r4, #24]
   7ef6c:	ldr	r5, [sp, #32]
   7ef70:	ldr	r4, [sp, #36]	; 0x24
   7ef74:	cmp	r2, #0
   7ef78:	bne	7efbc <fputs@plt+0x6dc08>
   7ef7c:	ldr	r0, [sl]
   7ef80:	ldrb	r0, [r0, #27]
   7ef84:	tst	r0, #1
   7ef88:	ldreq	r0, [sl, #416]	; 0x1a0
   7ef8c:	cmpeq	r0, #0
   7ef90:	beq	7f01c <fputs@plt+0x6dc68>
   7ef94:	ldr	r0, [fp, #20]
   7ef98:	cmp	r0, #1
   7ef9c:	blt	7efbc <fputs@plt+0x6dc08>
   7efa0:	cmp	r2, #0
   7efa4:	bne	7efbc <fputs@plt+0x6dc08>
   7efa8:	ldr	r0, [sl, #416]	; 0x1a0
   7efac:	mov	r1, #1
   7efb0:	cmp	r0, #0
   7efb4:	moveq	r0, sl
   7efb8:	strb	r1, [r0, #21]
   7efbc:	ldr	r3, [fp, #20]
   7efc0:	mov	r0, #0
   7efc4:	mov	r1, #135	; 0x87
   7efc8:	str	r0, [sp]
   7efcc:	mov	r0, r4
   7efd0:	bl	4a1bc <fputs@plt+0x38e08>
   7efd4:	ldr	r0, [r4, #24]
   7efd8:	ldr	r1, [r0, #120]	; 0x78
   7efdc:	cmp	r1, #0
   7efe0:	ldrne	r2, [r4, #32]
   7efe4:	mvnne	r3, r5
   7efe8:	strne	r2, [r1, r3, lsl #2]
   7efec:	mov	r2, r7
   7eff0:	mov	r3, #0
   7eff4:	ldr	r1, [r4, #32]
   7eff8:	sub	r1, r1, #1
   7effc:	str	r1, [r0, #96]	; 0x60
   7f000:	mov	r0, #0
   7f004:	mov	r1, #61	; 0x3d
   7f008:	str	r0, [sp]
   7f00c:	mov	r0, r4
   7f010:	bl	4a1bc <fputs@plt+0x38e08>
   7f014:	sub	sp, fp, #28
   7f018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7f01c:	ldrb	r0, [sl, #20]
   7f020:	cmp	r0, #0
   7f024:	bne	7ef94 <fputs@plt+0x6dbe0>
   7f028:	mov	r0, #4
   7f02c:	mvn	r1, #1
   7f030:	mov	r2, #2
   7f034:	mov	r3, #0
   7f038:	str	r1, [sp]
   7f03c:	str	r0, [sp, #4]
   7f040:	mov	r0, sl
   7f044:	movw	r1, #787	; 0x313
   7f048:	bl	641a8 <fputs@plt+0x52df4>
   7f04c:	b	7efd4 <fputs@plt+0x6dc20>
   7f050:	mov	r0, #1
   7f054:	strb	r0, [r1]
   7f058:	b	7ef68 <fputs@plt+0x6dbb4>
   7f05c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7f060:	add	fp, sp, #28
   7f064:	sub	sp, sp, #92	; 0x5c
   7f068:	ldr	r4, [r0]
   7f06c:	mov	r9, r3
   7f070:	str	r2, [sp, #40]	; 0x28
   7f074:	str	r1, [sp, #28]
   7f078:	str	r0, [sp, #44]	; 0x2c
   7f07c:	bl	60898 <fputs@plt+0x4f4e4>
   7f080:	ldr	r5, [fp, #20]
   7f084:	ldr	r7, [fp, #8]
   7f088:	mov	r8, r0
   7f08c:	mov	r0, #0
   7f090:	cmn	r5, #1
   7f094:	bgt	7f0b4 <fputs@plt+0x6dd00>
   7f098:	ldrb	r2, [r7, #24]
   7f09c:	mov	r0, #0
   7f0a0:	mov	r1, #136	; 0x88
   7f0a4:	mov	r3, #0
   7f0a8:	str	r0, [sp]
   7f0ac:	mov	r0, r8
   7f0b0:	bl	4a1bc <fputs@plt+0x38e08>
   7f0b4:	ldr	r1, [r7, #20]
   7f0b8:	str	r4, [sp, #36]	; 0x24
   7f0bc:	str	r0, [sp, #20]
   7f0c0:	cmp	r1, #0
   7f0c4:	ble	7f1a4 <fputs@plt+0x6ddf0>
   7f0c8:	str	r8, [sp, #12]
   7f0cc:	ldr	r6, [fp, #12]
   7f0d0:	ldr	r8, [sp, #44]	; 0x2c
   7f0d4:	mov	r5, #0
   7f0d8:	mov	r4, #0
   7f0dc:	mov	sl, #0
   7f0e0:	cmp	r9, #0
   7f0e4:	movw	r0, #65535	; 0xffff
   7f0e8:	ldr	r1, [sp, #40]	; 0x28
   7f0ec:	ldr	r2, [fp, #16]
   7f0f0:	str	sl, [sp, #52]	; 0x34
   7f0f4:	ldrne	r0, [r9, #4]
   7f0f8:	addne	r0, r0, r5
   7f0fc:	ldrhne	r0, [r0]
   7f100:	sxth	r3, r0
   7f104:	mov	r0, r8
   7f108:	bl	7f484 <fputs@plt+0x6e0d0>
   7f10c:	str	r0, [sp, #48]	; 0x30
   7f110:	ldr	r0, [fp, #12]
   7f114:	ldr	r1, [r7]
   7f118:	mov	sl, r9
   7f11c:	ldr	r9, [sp, #36]	; 0x24
   7f120:	cmp	r0, #0
   7f124:	mov	r0, r6
   7f128:	ldr	r1, [r1, #4]
   7f12c:	addeq	r0, r7, #36	; 0x24
   7f130:	ldr	r0, [r0]
   7f134:	lsl	r0, r0, #16
   7f138:	ldr	r2, [r1, r0, asr #12]
   7f13c:	mov	r0, r9
   7f140:	mov	r1, #27
   7f144:	bl	57a0c <fputs@plt+0x46658>
   7f148:	ldr	r2, [sp, #48]	; 0x30
   7f14c:	mov	r3, r0
   7f150:	mov	r0, #0
   7f154:	mov	r1, #79	; 0x4f
   7f158:	str	r0, [sp]
   7f15c:	mov	r0, r8
   7f160:	bl	52078 <fputs@plt+0x40cc4>
   7f164:	ldr	r1, [sp, #52]	; 0x34
   7f168:	mov	r2, r0
   7f16c:	mov	r0, r9
   7f170:	mov	r9, sl
   7f174:	bl	6acf0 <fputs@plt+0x5993c>
   7f178:	mov	sl, r0
   7f17c:	ldr	r0, [r7, #20]
   7f180:	add	r4, r4, #1
   7f184:	add	r6, r6, #4
   7f188:	add	r5, r5, #2
   7f18c:	cmp	r4, r0
   7f190:	blt	7f0e0 <fputs@plt+0x6dd2c>
   7f194:	ldr	r8, [sp, #12]
   7f198:	ldr	r4, [sp, #36]	; 0x24
   7f19c:	ldr	r5, [fp, #20]
   7f1a0:	b	7f1a8 <fputs@plt+0x6ddf4>
   7f1a4:	mov	sl, #0
   7f1a8:	cmp	r5, #1
   7f1ac:	str	r7, [sp, #16]
   7f1b0:	blt	7f3a0 <fputs@plt+0x6dfec>
   7f1b4:	ldr	r2, [r7]
   7f1b8:	ldr	r1, [sp, #40]	; 0x28
   7f1bc:	cmp	r2, r1
   7f1c0:	bne	7f3a0 <fputs@plt+0x6dfec>
   7f1c4:	ldrb	r2, [r1, #42]	; 0x2a
   7f1c8:	tst	r2, #32
   7f1cc:	bne	7f268 <fputs@plt+0x6deb4>
   7f1d0:	ldr	r0, [sp, #44]	; 0x2c
   7f1d4:	mov	r6, #0
   7f1d8:	add	r2, sp, #56	; 0x38
   7f1dc:	mov	r1, #157	; 0x9d
   7f1e0:	mov	r3, #0
   7f1e4:	ldr	r0, [r0]
   7f1e8:	str	r6, [sp, #60]	; 0x3c
   7f1ec:	str	r6, [sp, #56]	; 0x38
   7f1f0:	bl	6704c <fputs@plt+0x55c98>
   7f1f4:	cmp	r0, #0
   7f1f8:	mov	r5, r0
   7f1fc:	add	r2, sp, #56	; 0x38
   7f200:	mov	r1, #152	; 0x98
   7f204:	mov	r3, #0
   7f208:	movne	r0, #68	; 0x44
   7f20c:	strbne	r0, [r5, #1]
   7f210:	ldrne	r0, [fp, #16]
   7f214:	strne	r0, [r5, #28]
   7f218:	ldr	r0, [sp, #28]
   7f21c:	ldr	r7, [r0, #52]	; 0x34
   7f220:	mov	r0, r4
   7f224:	str	r6, [sp, #60]	; 0x3c
   7f228:	str	r6, [sp, #56]	; 0x38
   7f22c:	bl	6704c <fputs@plt+0x55c98>
   7f230:	cmp	r0, #0
   7f234:	mov	r3, r0
   7f238:	mov	r1, #78	; 0x4e
   7f23c:	mov	r2, r5
   7f240:	ldrne	r0, [sp, #40]	; 0x28
   7f244:	strne	r7, [r3, #28]
   7f248:	strne	r0, [r3, #44]	; 0x2c
   7f24c:	movwne	r0, #65535	; 0xffff
   7f250:	strhne	r0, [r3, #32]
   7f254:	mov	r0, #0
   7f258:	str	r0, [sp]
   7f25c:	ldr	r0, [sp, #44]	; 0x2c
   7f260:	bl	52078 <fputs@plt+0x40cc4>
   7f264:	b	7f388 <fputs@plt+0x6dfd4>
   7f268:	add	r0, r1, #8
   7f26c:	str	r9, [sp, #24]
   7f270:	str	r8, [sp, #12]
   7f274:	ldr	r9, [r0]
   7f278:	ldrb	r1, [r9, #55]	; 0x37
   7f27c:	add	r0, r9, #20
   7f280:	and	r1, r1, #3
   7f284:	cmp	r1, #2
   7f288:	bne	7f274 <fputs@plt+0x6dec0>
   7f28c:	ldrh	r0, [r9, #50]	; 0x32
   7f290:	ldr	r7, [sp, #44]	; 0x2c
   7f294:	mov	r2, #0
   7f298:	cmp	r0, #0
   7f29c:	beq	7f36c <fputs@plt+0x6dfb8>
   7f2a0:	mov	r5, #0
   7f2a4:	mov	r6, #0
   7f2a8:	mov	r2, #0
   7f2ac:	ldr	r0, [sp, #24]
   7f2b0:	str	r2, [sp, #52]	; 0x34
   7f2b4:	ldr	r2, [fp, #16]
   7f2b8:	ldr	r0, [r0, #4]
   7f2bc:	add	r0, r0, r5
   7f2c0:	ldrsh	r8, [r0]
   7f2c4:	mov	r0, r7
   7f2c8:	ldr	r7, [sp, #40]	; 0x28
   7f2cc:	mov	r1, r7
   7f2d0:	mov	r3, r8
   7f2d4:	bl	7f484 <fputs@plt+0x6e0d0>
   7f2d8:	str	r0, [sp, #48]	; 0x30
   7f2dc:	ldr	r0, [sp, #28]
   7f2e0:	mov	r1, #152	; 0x98
   7f2e4:	add	r2, sp, #56	; 0x38
   7f2e8:	mov	r3, #0
   7f2ec:	ldr	r0, [r0, #52]	; 0x34
   7f2f0:	str	r0, [sp, #32]
   7f2f4:	mov	r0, #0
   7f2f8:	str	r0, [sp, #60]	; 0x3c
   7f2fc:	str	r0, [sp, #56]	; 0x38
   7f300:	mov	r0, r4
   7f304:	bl	6704c <fputs@plt+0x55c98>
   7f308:	cmp	r0, #0
   7f30c:	mov	r3, r0
   7f310:	ldr	r2, [sp, #48]	; 0x30
   7f314:	ldrne	r1, [sp, #32]
   7f318:	uxthne	r0, r8
   7f31c:	strne	r1, [r3, #28]
   7f320:	strne	r7, [r3, #44]	; 0x2c
   7f324:	ldr	r7, [sp, #44]	; 0x2c
   7f328:	strhne	r0, [r3, #32]
   7f32c:	mov	r0, #0
   7f330:	mov	r1, #79	; 0x4f
   7f334:	str	r0, [sp]
   7f338:	mov	r0, r7
   7f33c:	bl	52078 <fputs@plt+0x40cc4>
   7f340:	ldr	r4, [sp, #36]	; 0x24
   7f344:	ldr	r1, [sp, #52]	; 0x34
   7f348:	mov	r2, r0
   7f34c:	mov	r0, r4
   7f350:	bl	6acf0 <fputs@plt+0x5993c>
   7f354:	mov	r2, r0
   7f358:	ldrh	r0, [r9, #50]	; 0x32
   7f35c:	add	r6, r6, #1
   7f360:	add	r5, r5, #2
   7f364:	cmp	r6, r0
   7f368:	bcc	7f2ac <fputs@plt+0x6def8>
   7f36c:	mov	r0, #0
   7f370:	mov	r1, #19
   7f374:	mov	r3, #0
   7f378:	str	r0, [sp]
   7f37c:	mov	r0, r7
   7f380:	bl	52078 <fputs@plt+0x40cc4>
   7f384:	ldr	r8, [sp, #12]
   7f388:	mov	r2, r0
   7f38c:	ldr	r5, [fp, #20]
   7f390:	mov	r0, r4
   7f394:	mov	r1, sl
   7f398:	bl	6acf0 <fputs@plt+0x5993c>
   7f39c:	mov	sl, r0
   7f3a0:	ldr	r6, [sp, #28]
   7f3a4:	ldr	r9, [sp, #44]	; 0x2c
   7f3a8:	add	r0, sp, #56	; 0x38
   7f3ac:	vmov.i32	q8, #0	; 0x00000000
   7f3b0:	mov	r7, #0
   7f3b4:	add	r1, r0, #8
   7f3b8:	str	r7, [sp, #84]	; 0x54
   7f3bc:	str	r7, [sp, #80]	; 0x50
   7f3c0:	vst1.64	{d16-d17}, [r1]
   7f3c4:	mov	r1, sl
   7f3c8:	str	r6, [sp, #60]	; 0x3c
   7f3cc:	str	r9, [sp, #56]	; 0x38
   7f3d0:	bl	6727c <fputs@plt+0x55ec8>
   7f3d4:	mov	r0, r9
   7f3d8:	mov	r1, r6
   7f3dc:	mov	r2, sl
   7f3e0:	mov	r3, #0
   7f3e4:	str	r7, [sp]
   7f3e8:	str	r7, [sp, #4]
   7f3ec:	str	r7, [sp, #8]
   7f3f0:	bl	6ce50 <fputs@plt+0x5ba9c>
   7f3f4:	mov	r6, r0
   7f3f8:	ldr	r0, [sp, #16]
   7f3fc:	mov	r1, #135	; 0x87
   7f400:	mov	r3, r5
   7f404:	ldrb	r2, [r0, #24]
   7f408:	mov	r0, r8
   7f40c:	str	r7, [sp]
   7f410:	bl	4a1bc <fputs@plt+0x38e08>
   7f414:	cmp	r6, #0
   7f418:	movne	r0, r6
   7f41c:	blne	71a70 <fputs@plt+0x606bc>
   7f420:	mov	r0, r4
   7f424:	mov	r1, sl
   7f428:	bl	48008 <fputs@plt+0x36c54>
   7f42c:	ldr	r3, [sp, #20]
   7f430:	cmp	r3, #0
   7f434:	beq	7f47c <fputs@plt+0x6e0c8>
   7f438:	ldr	r0, [r8, #32]
   7f43c:	ldr	r2, [r8, #24]
   7f440:	sub	r1, r0, #1
   7f444:	str	r1, [r2, #96]	; 0x60
   7f448:	ldr	r2, [r8]
   7f44c:	ldrb	r2, [r2, #69]	; 0x45
   7f450:	cmp	r2, #0
   7f454:	beq	7f464 <fputs@plt+0x6e0b0>
   7f458:	movw	r1, #35320	; 0x89f8
   7f45c:	movt	r1, #10
   7f460:	b	7f478 <fputs@plt+0x6e0c4>
   7f464:	ldr	r2, [r8, #4]
   7f468:	cmp	r3, #0
   7f46c:	movge	r1, r3
   7f470:	add	r1, r1, r1, lsl #2
   7f474:	add	r1, r2, r1, lsl #2
   7f478:	str	r0, [r1, #8]
   7f47c:	sub	sp, fp, #28
   7f480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7f484:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7f488:	add	fp, sp, #24
   7f48c:	sub	sp, sp, #8
   7f490:	ldr	r5, [r0]
   7f494:	mov	r6, r3
   7f498:	mov	r8, r2
   7f49c:	mov	r9, r1
   7f4a0:	mov	r4, r0
   7f4a4:	mov	r7, #0
   7f4a8:	mov	r2, sp
   7f4ac:	mov	r1, #157	; 0x9d
   7f4b0:	mov	r3, #0
   7f4b4:	str	r7, [sp, #4]
   7f4b8:	str	r7, [sp]
   7f4bc:	mov	r0, r5
   7f4c0:	bl	6704c <fputs@plt+0x55c98>
   7f4c4:	cmp	r0, #0
   7f4c8:	beq	7f534 <fputs@plt+0x6e180>
   7f4cc:	mov	r1, r0
   7f4d0:	cmp	r6, #0
   7f4d4:	blt	7f4e8 <fputs@plt+0x6e134>
   7f4d8:	ldrh	r0, [r9, #32]
   7f4dc:	uxth	r2, r6
   7f4e0:	cmp	r0, r2
   7f4e4:	bne	7f4fc <fputs@plt+0x6e148>
   7f4e8:	mov	r0, #68	; 0x44
   7f4ec:	mov	r7, r1
   7f4f0:	strb	r0, [r1, #1]
   7f4f4:	str	r8, [r1, #28]
   7f4f8:	b	7f534 <fputs@plt+0x6e180>
   7f4fc:	ldr	r2, [r9, #4]
   7f500:	add	r0, r8, r6
   7f504:	add	r0, r0, #1
   7f508:	str	r0, [r1, #28]
   7f50c:	add	r0, r2, r6, lsl #4
   7f510:	ldrb	r2, [r0, #13]
   7f514:	strb	r2, [r1, #1]
   7f518:	ldr	r2, [r0, #8]
   7f51c:	cmp	r2, #0
   7f520:	ldreq	r0, [r5, #8]
   7f524:	ldreq	r2, [r0]
   7f528:	mov	r0, r4
   7f52c:	bl	68e90 <fputs@plt+0x57adc>
   7f530:	mov	r7, r0
   7f534:	mov	r0, r7
   7f538:	sub	sp, fp, #24
   7f53c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7f540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7f544:	add	fp, sp, #28
   7f548:	sub	sp, sp, #12
   7f54c:	ldr	r7, [r0, #412]	; 0x19c
   7f550:	cmp	r7, #0
   7f554:	beq	7f66c <fputs@plt+0x6e2b8>
   7f558:	mov	r4, r0
   7f55c:	ldr	r5, [r0, #8]
   7f560:	ldr	r6, [r0], #130	; 0x82
   7f564:	movw	r9, #60504	; 0xec58
   7f568:	movt	r9, #8
   7f56c:	str	r0, [sp, #8]
   7f570:	ldrb	r1, [r4, #19]
   7f574:	ldr	r2, [r7, #8]
   7f578:	ldr	sl, [r7, #12]
   7f57c:	ldr	r0, [r6, #16]
   7f580:	cmp	r1, #0
   7f584:	beq	7f5a0 <fputs@plt+0x6e1ec>
   7f588:	sub	r1, r1, #1
   7f58c:	strb	r1, [r4, #19]
   7f590:	uxtb	r1, r1
   7f594:	add	r1, r4, r1, lsl #2
   7f598:	ldr	r8, [r1, #28]
   7f59c:	b	7f5ac <fputs@plt+0x6e1f8>
   7f5a0:	ldr	r1, [r4, #76]	; 0x4c
   7f5a4:	add	r8, r1, #1
   7f5a8:	str	r8, [r4, #76]	; 0x4c
   7f5ac:	add	r0, r0, r2, lsl #4
   7f5b0:	mov	r1, #0
   7f5b4:	ldr	r0, [r0, #12]
   7f5b8:	ldr	r3, [r0, #72]	; 0x48
   7f5bc:	mov	r0, #55	; 0x37
   7f5c0:	str	r0, [sp]
   7f5c4:	mov	r0, r4
   7f5c8:	bl	60a24 <fputs@plt+0x4f670>
   7f5cc:	mov	r0, r5
   7f5d0:	mov	r1, #5
   7f5d4:	mov	r2, r9
   7f5d8:	bl	1d444 <fputs@plt+0xc090>
   7f5dc:	cmp	r0, #0
   7f5e0:	beq	7f66c <fputs@plt+0x6e2b8>
   7f5e4:	mov	r1, #8
   7f5e8:	str	r8, [r0, #52]	; 0x34
   7f5ec:	cmp	r8, #0
   7f5f0:	sub	r2, sl, #1
   7f5f4:	strb	r1, [r0, #63]	; 0x3f
   7f5f8:	add	r1, sl, #1
   7f5fc:	str	r1, [r0, #28]
   7f600:	str	r1, [r0, #4]
   7f604:	str	r2, [r0, #44]	; 0x2c
   7f608:	str	r8, [r0, #68]	; 0x44
   7f60c:	str	r1, [r0, #72]	; 0x48
   7f610:	beq	7f660 <fputs@plt+0x6e2ac>
   7f614:	ldrb	r0, [r4, #19]
   7f618:	cmp	r0, #7
   7f61c:	bhi	7f660 <fputs@plt+0x6e2ac>
   7f620:	ldr	r2, [sp, #8]
   7f624:	mov	r1, #0
   7f628:	ldr	r3, [r2, #6]
   7f62c:	cmp	r3, r8
   7f630:	beq	7f658 <fputs@plt+0x6e2a4>
   7f634:	add	r1, r1, #1
   7f638:	add	r2, r2, #20
   7f63c:	cmp	r1, #10
   7f640:	bcc	7f628 <fputs@plt+0x6e274>
   7f644:	add	r1, r0, #1
   7f648:	add	r0, r4, r0, lsl #2
   7f64c:	strb	r1, [r4, #19]
   7f650:	str	r8, [r0, #28]
   7f654:	b	7f660 <fputs@plt+0x6e2ac>
   7f658:	mov	r0, #1
   7f65c:	strb	r0, [r2]
   7f660:	ldr	r7, [r7]
   7f664:	cmp	r7, #0
   7f668:	bne	7f570 <fputs@plt+0x6e1bc>
   7f66c:	sub	sp, fp, #28
   7f670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7f674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7f678:	add	fp, sp, #28
   7f67c:	sub	sp, sp, #4
   7f680:	vpush	{d8-d9}
   7f684:	sub	sp, sp, #152	; 0x98
   7f688:	mov	r4, r1
   7f68c:	mov	r1, r0
   7f690:	ldr	r0, [r0]
   7f694:	str	r3, [sp, #40]	; 0x28
   7f698:	str	r2, [sp, #92]	; 0x5c
   7f69c:	str	r1, [fp, #-84]	; 0xffffffac
   7f6a0:	str	r0, [sp, #48]	; 0x30
   7f6a4:	mov	r0, r1
   7f6a8:	bl	60898 <fputs@plt+0x4f4e4>
   7f6ac:	mov	r3, r4
   7f6b0:	mov	sl, r0
   7f6b4:	ldrsh	r4, [r4, #34]	; 0x22
   7f6b8:	ldrb	r0, [r3, #42]	; 0x2a
   7f6bc:	tst	r0, #32
   7f6c0:	bne	7f6d0 <fputs@plt+0x6e31c>
   7f6c4:	mov	r2, #0
   7f6c8:	mov	r0, #1
   7f6cc:	b	7f6f0 <fputs@plt+0x6e33c>
   7f6d0:	add	r0, r3, #8
   7f6d4:	ldr	r2, [r0]
   7f6d8:	ldrb	r1, [r2, #55]	; 0x37
   7f6dc:	add	r0, r2, #20
   7f6e0:	and	r1, r1, #3
   7f6e4:	cmp	r1, #2
   7f6e8:	bne	7f6d4 <fputs@plt+0x6e320>
   7f6ec:	ldrh	r0, [r2, #50]	; 0x32
   7f6f0:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f6f4:	ldr	r6, [fp, #36]	; 0x24
   7f6f8:	cmp	r4, #1
   7f6fc:	str	r0, [sp, #52]	; 0x34
   7f700:	str	r2, [sp, #96]	; 0x60
   7f704:	str	r3, [sp, #100]	; 0x64
   7f708:	blt	7f904 <fputs@plt+0x6e550>
   7f70c:	ldr	r0, [fp, #12]
   7f710:	mov	r8, #0
   7f714:	add	r0, r0, #1
   7f718:	str	r0, [fp, #-88]	; 0xffffffa8
   7f71c:	ldrsh	r0, [r3, #32]
   7f720:	cmp	r8, r0
   7f724:	beq	7f8f8 <fputs@plt+0x6e544>
   7f728:	cmp	r6, #0
   7f72c:	beq	7f73c <fputs@plt+0x6e388>
   7f730:	ldr	r0, [r6, r8, lsl #2]
   7f734:	cmp	r0, #0
   7f738:	blt	7f8f8 <fputs@plt+0x6e544>
   7f73c:	ldr	r0, [r3, #4]
   7f740:	add	r1, r0, r8, lsl #4
   7f744:	ldrb	r7, [r1, #12]
   7f748:	cmp	r7, #0
   7f74c:	beq	7f8f8 <fputs@plt+0x6e544>
   7f750:	ldr	r2, [fp, #24]
   7f754:	cmp	r7, #10
   7f758:	movweq	r7, #2
   7f75c:	cmp	r2, #10
   7f760:	movne	r7, r2
   7f764:	cmp	r7, #5
   7f768:	bne	7f778 <fputs@plt+0x6e3c4>
   7f76c:	ldr	r1, [r1, #4]
   7f770:	cmp	r1, #0
   7f774:	movweq	r7, #2
   7f778:	sub	r1, r7, #1
   7f77c:	cmp	r1, #3
   7f780:	bhi	7f83c <fputs@plt+0x6e488>
   7f784:	add	r2, pc, #0
   7f788:	ldr	pc, [r2, r1, lsl #2]
   7f78c:			; <UNDEFINED> instruction: 0x0007f7b0
   7f790:	muleq	r7, ip, r7
   7f794:			; <UNDEFINED> instruction: 0x0007f7b0
   7f798:	ldrdeq	pc, [r7], -r0
   7f79c:	ldr	r1, [r5, #416]	; 0x1a0
   7f7a0:	mov	r2, #1
   7f7a4:	cmp	r1, #0
   7f7a8:	moveq	r1, r5
   7f7ac:	strb	r2, [r1, #21]
   7f7b0:	ldr	r9, [sp, #100]	; 0x64
   7f7b4:	ldr	r3, [r0, r8, lsl #4]
   7f7b8:	ldr	r0, [sp, #48]	; 0x30
   7f7bc:	movw	r1, #63797	; 0xf935
   7f7c0:	movt	r1, #8
   7f7c4:	ldr	r2, [r9]
   7f7c8:	bl	1d380 <fputs@plt+0xbfcc>
   7f7cc:	mov	r6, r0
   7f7d0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f7d4:	mov	r1, #20
   7f7d8:	movw	r2, #1299	; 0x513
   7f7dc:	mov	r3, r7
   7f7e0:	add	r0, r0, r8
   7f7e4:	str	r0, [sp]
   7f7e8:	mov	r0, sl
   7f7ec:	bl	4a1bc <fputs@plt+0x38e08>
   7f7f0:	mov	r2, r6
   7f7f4:	ldr	r6, [fp, #36]	; 0x24
   7f7f8:	mov	r1, r0
   7f7fc:	mov	r0, sl
   7f800:	mvn	r3, #0
   7f804:	bl	1d530 <fputs@plt+0xc17c>
   7f808:	ldr	r0, [sl]
   7f80c:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f810:	mov	r3, r9
   7f814:	ldrb	r0, [r0, #69]	; 0x45
   7f818:	cmp	r0, #0
   7f81c:	bne	7f8f8 <fputs@plt+0x6e544>
   7f820:	ldr	r1, [sl, #32]
   7f824:	ldr	r0, [sl, #4]
   7f828:	add	r1, r1, r1, lsl #2
   7f82c:	add	r0, r0, r1, lsl #2
   7f830:	mov	r1, #1
   7f834:	strb	r1, [r0, #-17]	; 0xffffffef
   7f838:	b	7f8f8 <fputs@plt+0x6e544>
   7f83c:	mov	r0, #0
   7f840:	mov	r7, r3
   7f844:	mov	r1, #77	; 0x4d
   7f848:	mov	r3, #0
   7f84c:	str	r0, [sp]
   7f850:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f854:	add	r6, r0, r8
   7f858:	mov	r0, sl
   7f85c:	mov	r2, r6
   7f860:	bl	4a1bc <fputs@plt+0x38e08>
   7f864:	mov	r9, r0
   7f868:	ldr	r0, [r7, #4]
   7f86c:	mov	r2, r6
   7f870:	add	r0, r0, r8, lsl #4
   7f874:	ldr	r1, [r0, #4]
   7f878:	mov	r0, r5
   7f87c:	bl	6094c <fputs@plt+0x4f598>
   7f880:	ldr	r0, [sl, #32]
   7f884:	ldr	r2, [sl, #24]
   7f888:	sub	r1, r0, #1
   7f88c:	str	r1, [r2, #96]	; 0x60
   7f890:	ldr	r2, [sl]
   7f894:	ldrb	r2, [r2, #69]	; 0x45
   7f898:	cmp	r2, #0
   7f89c:	movw	r2, #35320	; 0x89f8
   7f8a0:	movt	r2, #10
   7f8a4:	bne	7f8bc <fputs@plt+0x6e508>
   7f8a8:	ldr	r2, [sl, #4]
   7f8ac:	cmp	r9, #0
   7f8b0:	movge	r1, r9
   7f8b4:	add	r1, r1, r1, lsl #2
   7f8b8:	add	r2, r2, r1, lsl #2
   7f8bc:	ldr	r3, [sp, #100]	; 0x64
   7f8c0:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f8c4:	ldr	r6, [fp, #36]	; 0x24
   7f8c8:	str	r0, [r2, #8]
   7f8cc:	b	7f8f8 <fputs@plt+0x6e544>
   7f8d0:	mov	r0, #0
   7f8d4:	ldr	r3, [fp, #28]
   7f8d8:	mov	r1, #76	; 0x4c
   7f8dc:	str	r0, [sp]
   7f8e0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f8e4:	add	r2, r0, r8
   7f8e8:	mov	r0, sl
   7f8ec:	bl	4a1bc <fputs@plt+0x38e08>
   7f8f0:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f8f4:	ldr	r3, [sp, #100]	; 0x64
   7f8f8:	add	r8, r8, #1
   7f8fc:	cmp	r4, r8
   7f900:	bne	7f71c <fputs@plt+0x6e368>
   7f904:	ldr	r7, [r3, #24]
   7f908:	str	sl, [fp, #-92]	; 0xffffffa4
   7f90c:	cmp	r7, #0
   7f910:	beq	7fac0 <fputs@plt+0x6e70c>
   7f914:	ldr	r0, [sp, #48]	; 0x30
   7f918:	ldrb	r0, [r0, #25]
   7f91c:	tst	r0, #32
   7f920:	bne	7fac0 <fputs@plt+0x6e70c>
   7f924:	ldr	r0, [fp, #12]
   7f928:	add	r0, r0, #1
   7f92c:	str	r0, [r5, #100]	; 0x64
   7f930:	ldr	r0, [r7]
   7f934:	cmp	r0, #1
   7f938:	blt	7fac0 <fputs@plt+0x6e70c>
   7f93c:	ldr	r9, [fp, #24]
   7f940:	vmov.i32	q4, #0	; 0x00000000
   7f944:	mov	r8, #0
   7f948:	mov	sl, #0
   7f94c:	cmp	r9, #10
   7f950:	movweq	r9, #2
   7f954:	str	r9, [fp, #-88]	; 0xffffffa8
   7f958:	ldr	r0, [r7, #4]
   7f95c:	mov	r9, r7
   7f960:	cmp	r6, #0
   7f964:	ldr	r7, [r0, r8]
   7f968:	beq	7f9d0 <fputs@plt+0x6e61c>
   7f96c:	sub	r2, fp, #80	; 0x50
   7f970:	mov	r0, #20
   7f974:	cmp	r7, #0
   7f978:	mov	r1, r2
   7f97c:	vst1.64	{d8-d9}, [r1], r0
   7f980:	mov	r0, #0
   7f984:	str	r0, [r1]
   7f988:	movw	r1, #2736	; 0xab0
   7f98c:	str	r0, [fp, #-64]	; 0xffffffc0
   7f990:	str	r6, [fp, #-56]	; 0xffffffc8
   7f994:	movt	r1, #8
   7f998:	str	r1, [fp, #-76]	; 0xffffffb4
   7f99c:	beq	7f9b0 <fputs@plt+0x6e5fc>
   7f9a0:	mov	r0, r2
   7f9a4:	mov	r1, r7
   7f9a8:	bl	64de0 <fputs@plt+0x53a2c>
   7f9ac:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   7f9b0:	ldr	r1, [fp, #20]
   7f9b4:	ldr	r3, [sp, #100]	; 0x64
   7f9b8:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f9bc:	cmp	r1, #0
   7f9c0:	andeq	r0, r0, #253	; 0xfd
   7f9c4:	strbeq	r0, [fp, #-60]	; 0xffffffc4
   7f9c8:	cmp	r0, #0
   7f9cc:	beq	7faa8 <fputs@plt+0x6e6f4>
   7f9d0:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7f9d4:	mov	r0, r4
   7f9d8:	bl	62b34 <fputs@plt+0x51780>
   7f9dc:	mov	r6, r0
   7f9e0:	mov	r0, r5
   7f9e4:	mov	r1, r7
   7f9e8:	mov	r3, #16
   7f9ec:	mov	r2, r6
   7f9f0:	bl	663ec <fputs@plt+0x55038>
   7f9f4:	ldr	r5, [fp, #-88]	; 0xffffffa8
   7f9f8:	cmp	r5, #4
   7f9fc:	bne	7fa28 <fputs@plt+0x6e674>
   7fa00:	ldr	r3, [fp, #28]
   7fa04:	mov	r0, #0
   7fa08:	mov	r1, #13
   7fa0c:	mov	r2, #0
   7fa10:	str	r0, [sp]
   7fa14:	mov	r0, r4
   7fa18:	bl	4a1bc <fputs@plt+0x38e08>
   7fa1c:	mov	r5, #4
   7fa20:	mov	r7, r9
   7fa24:	b	7fa70 <fputs@plt+0x6e6bc>
   7fa28:	ldr	r0, [r9, #4]
   7fa2c:	movw	r1, #275	; 0x113
   7fa30:	mov	r7, r9
   7fa34:	add	r0, r0, r8
   7fa38:	ldr	r3, [r0, #4]
   7fa3c:	cmp	r3, #0
   7fa40:	ldreq	r0, [sp, #100]	; 0x64
   7fa44:	ldreq	r3, [r0]
   7fa48:	mov	r0, #0
   7fa4c:	cmp	r5, #5
   7fa50:	str	r0, [sp]
   7fa54:	mov	r0, #3
   7fa58:	movweq	r5, #2
   7fa5c:	str	r0, [sp, #4]
   7fa60:	ldr	r0, [fp, #-84]	; 0xffffffac
   7fa64:	mov	r2, r5
   7fa68:	bl	641a8 <fputs@plt+0x52df4>
   7fa6c:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7fa70:	ldr	r0, [r4, #24]
   7fa74:	str	r5, [fp, #-88]	; 0xffffffa8
   7fa78:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fa7c:	ldr	r1, [r0, #120]	; 0x78
   7fa80:	cmp	r1, #0
   7fa84:	ldrne	r2, [r4, #32]
   7fa88:	mvnne	r3, r6
   7fa8c:	ldr	r6, [fp, #36]	; 0x24
   7fa90:	strne	r2, [r1, r3, lsl #2]
   7fa94:	ldr	r3, [sp, #100]	; 0x64
   7fa98:	ldr	r1, [r4, #32]
   7fa9c:	sub	r1, r1, #1
   7faa0:	str	r1, [r0, #96]	; 0x60
   7faa4:	b	7faac <fputs@plt+0x6e6f8>
   7faa8:	mov	r7, r9
   7faac:	ldr	r0, [r7]
   7fab0:	add	sl, sl, #1
   7fab4:	add	r8, r8, #20
   7fab8:	cmp	sl, r0
   7fabc:	blt	7f958 <fputs@plt+0x6e5a4>
   7fac0:	mov	r0, #0
   7fac4:	str	r0, [sp, #32]
   7fac8:	ldr	r0, [fp, #20]
   7facc:	cmp	r0, #0
   7fad0:	beq	7fbb0 <fputs@plt+0x6e7fc>
   7fad4:	ldr	r0, [sp, #96]	; 0x60
   7fad8:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fadc:	mov	r9, #0
   7fae0:	mov	r6, #0
   7fae4:	cmp	r0, #0
   7fae8:	bne	7fe04 <fputs@plt+0x6ea50>
   7faec:	mov	r0, sl
   7faf0:	bl	62b34 <fputs@plt+0x51780>
   7faf4:	ldr	r2, [sp, #100]	; 0x64
   7faf8:	mov	r8, r0
   7fafc:	ldr	r0, [fp, #24]
   7fb00:	ldrb	r7, [r2, #43]	; 0x2b
   7fb04:	cmp	r7, #10
   7fb08:	movweq	r7, #2
   7fb0c:	cmp	r0, #10
   7fb10:	movne	r7, r0
   7fb14:	ldr	r0, [fp, #16]
   7fb18:	cmp	r0, #0
   7fb1c:	beq	7fb68 <fputs@plt+0x6e7b4>
   7fb20:	ldr	r0, [fp, #16]
   7fb24:	ldr	r2, [fp, #12]
   7fb28:	mov	r1, #79	; 0x4f
   7fb2c:	mov	r3, r8
   7fb30:	str	r0, [sp]
   7fb34:	mov	r0, sl
   7fb38:	bl	4a1bc <fputs@plt+0x38e08>
   7fb3c:	ldr	r0, [sl]
   7fb40:	ldr	r2, [sp, #100]	; 0x64
   7fb44:	ldrb	r0, [r0, #69]	; 0x45
   7fb48:	cmp	r0, #0
   7fb4c:	bne	7fb68 <fputs@plt+0x6e7b4>
   7fb50:	ldr	r1, [sl, #32]
   7fb54:	ldr	r0, [sl, #4]
   7fb58:	add	r1, r1, r1, lsl #2
   7fb5c:	add	r0, r0, r1, lsl #2
   7fb60:	mov	r1, #144	; 0x90
   7fb64:	strb	r1, [r0, #-17]	; 0xffffffef
   7fb68:	ldr	r0, [fp, #24]
   7fb6c:	mov	r9, #0
   7fb70:	cmp	r0, #5
   7fb74:	beq	7fc0c <fputs@plt+0x6e858>
   7fb78:	cmp	r7, #5
   7fb7c:	bne	7fc0c <fputs@plt+0x6e858>
   7fb80:	ldr	r0, [r2, #8]
   7fb84:	cmp	r0, #0
   7fb88:	beq	7fbc0 <fputs@plt+0x6e80c>
   7fb8c:	ldrb	r1, [r0, #54]	; 0x36
   7fb90:	sub	r1, r1, #3
   7fb94:	uxtb	r1, r1
   7fb98:	cmp	r1, #1
   7fb9c:	bls	7fbec <fputs@plt+0x6e838>
   7fba0:	ldr	r0, [r0, #20]
   7fba4:	cmp	r0, #0
   7fba8:	bne	7fb8c <fputs@plt+0x6e7d8>
   7fbac:	b	7fc0c <fputs@plt+0x6e858>
   7fbb0:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fbb4:	mov	r9, #0
   7fbb8:	mov	r6, #0
   7fbbc:	b	7fe04 <fputs@plt+0x6ea50>
   7fbc0:	ldr	r0, [fp, #12]
   7fbc4:	ldr	r2, [sp, #40]	; 0x28
   7fbc8:	mov	r1, #70	; 0x46
   7fbcc:	mov	r3, r8
   7fbd0:	str	r0, [sp]
   7fbd4:	mov	r0, sl
   7fbd8:	bl	4a1bc <fputs@plt+0x38e08>
   7fbdc:	ldr	r3, [sp, #100]	; 0x64
   7fbe0:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fbe4:	mov	r9, #0
   7fbe8:	b	7fc58 <fputs@plt+0x6e8a4>
   7fbec:	mov	r0, #0
   7fbf0:	mov	r1, #13
   7fbf4:	mov	r2, #0
   7fbf8:	mov	r3, #0
   7fbfc:	str	r0, [sp]
   7fc00:	mov	r0, sl
   7fc04:	bl	4a1bc <fputs@plt+0x38e08>
   7fc08:	mov	r9, r0
   7fc0c:	ldr	r0, [fp, #12]
   7fc10:	ldr	r2, [sp, #40]	; 0x28
   7fc14:	mov	r1, #70	; 0x46
   7fc18:	mov	r3, r8
   7fc1c:	str	r0, [sp]
   7fc20:	mov	r0, sl
   7fc24:	bl	4a1bc <fputs@plt+0x38e08>
   7fc28:	sub	r0, r7, #1
   7fc2c:	cmp	r0, #3
   7fc30:	bcs	7fc40 <fputs@plt+0x6e88c>
   7fc34:	ldr	r3, [sp, #100]	; 0x64
   7fc38:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fc3c:	b	7fd3c <fputs@plt+0x6e988>
   7fc40:	ldr	r3, [sp, #100]	; 0x64
   7fc44:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fc48:	cmp	r7, #4
   7fc4c:	beq	7fd18 <fputs@plt+0x6e964>
   7fc50:	cmp	r7, #5
   7fc54:	bne	7fd38 <fputs@plt+0x6e984>
   7fc58:	ldr	r0, [sp, #48]	; 0x30
   7fc5c:	ldrb	r0, [r0, #26]
   7fc60:	tst	r0, #4
   7fc64:	beq	7fc98 <fputs@plt+0x6e8e4>
   7fc68:	mov	r0, #0
   7fc6c:	mov	r1, r3
   7fc70:	mov	r2, #109	; 0x6d
   7fc74:	mov	r3, #0
   7fc78:	str	r0, [sp]
   7fc7c:	mov	r0, r5
   7fc80:	bl	7c1cc <fputs@plt+0x6ae18>
   7fc84:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fc88:	ldr	r3, [sp, #100]	; 0x64
   7fc8c:	mov	r7, r0
   7fc90:	cmp	r0, #0
   7fc94:	bne	7fcc0 <fputs@plt+0x6e90c>
   7fc98:	mov	r1, r3
   7fc9c:	mov	r0, r5
   7fca0:	mov	r2, #0
   7fca4:	mov	r3, #0
   7fca8:	mov	r7, #0
   7fcac:	bl	7c264 <fputs@plt+0x6aeb0>
   7fcb0:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fcb4:	ldr	r3, [sp, #100]	; 0x64
   7fcb8:	cmp	r0, #0
   7fcbc:	beq	8074c <fputs@plt+0x6f398>
   7fcc0:	ldr	r0, [r5, #416]	; 0x1a0
   7fcc4:	ldr	r4, [fp, #8]
   7fcc8:	mov	r6, #1
   7fccc:	mov	r1, #5
   7fcd0:	mov	r2, #0
   7fcd4:	cmp	r0, #0
   7fcd8:	moveq	r0, r5
   7fcdc:	strb	r6, [r0, #20]
   7fce0:	str	r4, [sp]
   7fce4:	ldr	r4, [fp, #12]
   7fce8:	mvn	r0, #0
   7fcec:	stmib	sp, {r4, r6}
   7fcf0:	str	r1, [sp, #16]
   7fcf4:	mov	r1, r3
   7fcf8:	str	r2, [sp, #12]
   7fcfc:	str	r0, [sp, #24]
   7fd00:	mov	r0, r5
   7fd04:	mov	r2, r7
   7fd08:	str	r6, [sp, #20]
   7fd0c:	ldr	r3, [sp, #40]	; 0x28
   7fd10:	bl	7c890 <fputs@plt+0x6b4dc>
   7fd14:	b	7fd50 <fputs@plt+0x6e99c>
   7fd18:	ldr	r3, [fp, #28]
   7fd1c:	mov	r6, #0
   7fd20:	mov	r0, sl
   7fd24:	mov	r1, #13
   7fd28:	mov	r2, #0
   7fd2c:	str	r6, [sp]
   7fd30:	bl	4a1bc <fputs@plt+0x38e08>
   7fd34:	b	7fd50 <fputs@plt+0x6e99c>
   7fd38:	mov	r7, #2
   7fd3c:	mov	r0, r5
   7fd40:	mov	r1, r7
   7fd44:	mov	r2, r3
   7fd48:	bl	80a2c <fputs@plt+0x6f678>
   7fd4c:	mov	r6, #0
   7fd50:	ldr	r0, [sl, #24]
   7fd54:	ldr	r2, [r0, #120]	; 0x78
   7fd58:	cmp	r2, #0
   7fd5c:	beq	7fd74 <fputs@plt+0x6e9c0>
   7fd60:	mov	r1, sl
   7fd64:	mvn	r7, r8
   7fd68:	ldr	r3, [r1, #32]!
   7fd6c:	str	r3, [r2, r7, lsl #2]
   7fd70:	b	7fd78 <fputs@plt+0x6e9c4>
   7fd74:	add	r1, sl, #32
   7fd78:	ldr	r1, [r1]
   7fd7c:	cmp	r9, #0
   7fd80:	sub	r1, r1, #1
   7fd84:	str	r1, [r0, #96]	; 0x60
   7fd88:	mov	r0, #0
   7fd8c:	beq	7fdd8 <fputs@plt+0x6ea24>
   7fd90:	str	r0, [sp]
   7fd94:	mov	r0, sl
   7fd98:	mov	r1, #13
   7fd9c:	mov	r2, #0
   7fda0:	mov	r3, #0
   7fda4:	bl	4a1bc <fputs@plt+0x38e08>
   7fda8:	str	r0, [sp, #32]
   7fdac:	ldr	r0, [sl, #32]
   7fdb0:	ldr	r2, [sl, #24]
   7fdb4:	sub	r1, r0, #1
   7fdb8:	str	r1, [r2, #96]	; 0x60
   7fdbc:	ldr	r2, [sl]
   7fdc0:	ldrb	r2, [r2, #69]	; 0x45
   7fdc4:	cmp	r2, #0
   7fdc8:	beq	7fde8 <fputs@plt+0x6ea34>
   7fdcc:	movw	r1, #35320	; 0x89f8
   7fdd0:	movt	r1, #10
   7fdd4:	b	7fdfc <fputs@plt+0x6ea48>
   7fdd8:	ldr	r3, [sp, #100]	; 0x64
   7fddc:	str	r0, [sp, #32]
   7fde0:	mov	r9, #0
   7fde4:	b	7fe04 <fputs@plt+0x6ea50>
   7fde8:	ldr	r2, [sl, #4]
   7fdec:	cmp	r9, #0
   7fdf0:	movge	r1, r9
   7fdf4:	add	r1, r1, r1, lsl #2
   7fdf8:	add	r1, r2, r1, lsl #2
   7fdfc:	ldr	r3, [sp, #100]	; 0x64
   7fe00:	str	r0, [r1, #8]
   7fe04:	str	r9, [sp, #36]	; 0x24
   7fe08:	ldr	r9, [r3, #8]
   7fe0c:	str	r6, [sp, #44]	; 0x2c
   7fe10:	cmp	r9, #0
   7fe14:	beq	806c0 <fputs@plt+0x6f30c>
   7fe18:	ldr	r0, [fp, #16]
   7fe1c:	mov	r4, #0
   7fe20:	add	r0, r0, #1
   7fe24:	str	r0, [sp, #64]	; 0x40
   7fe28:	ldr	r0, [fp, #12]
   7fe2c:	add	r0, r0, #1
   7fe30:	str	r0, [fp, #-96]	; 0xffffffa0
   7fe34:	mov	r0, #0
   7fe38:	str	r0, [sp, #68]	; 0x44
   7fe3c:	mvn	r0, #0
   7fe40:	str	r0, [fp, #-88]	; 0xffffffa8
   7fe44:	b	802f4 <fputs@plt+0x6ef40>
   7fe48:	ldr	r2, [r6, #64]	; 0x40
   7fe4c:	sub	r0, r0, r1
   7fe50:	str	r0, [r6, #60]	; 0x3c
   7fe54:	add	r1, r2, r1
   7fe58:	str	r1, [r6, #64]	; 0x40
   7fe5c:	ldr	r0, [fp, #16]
   7fe60:	str	r7, [sp, #56]	; 0x38
   7fe64:	str	r2, [sp, #72]	; 0x48
   7fe68:	cmp	r0, #0
   7fe6c:	bne	7fea0 <fputs@plt+0x6eaec>
   7fe70:	ldr	r0, [sp, #56]	; 0x38
   7fe74:	cmp	r0, #5
   7fe78:	beq	7fea0 <fputs@plt+0x6eaec>
   7fe7c:	ldr	r1, [sp, #56]	; 0x38
   7fe80:	sub	r0, r1, #1
   7fe84:	cmp	r0, #3
   7fe88:	bcs	7ff30 <fputs@plt+0x6eb7c>
   7fe8c:	mov	r0, r6
   7fe90:	mov	r2, r9
   7fe94:	bl	6c388 <fputs@plt+0x5afd4>
   7fe98:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fe9c:	b	801d4 <fputs@plt+0x6ee20>
   7fea0:	ldr	r0, [sp, #100]	; 0x64
   7fea4:	ldrb	r0, [r0, #42]	; 0x2a
   7fea8:	tst	r0, #32
   7feac:	bne	7ff5c <fputs@plt+0x6eba8>
   7feb0:	mov	r0, #0
   7feb4:	ldr	r2, [sp, #80]	; 0x50
   7feb8:	ldr	r3, [sp, #72]	; 0x48
   7febc:	mov	r1, #113	; 0x71
   7fec0:	str	r0, [sp]
   7fec4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   7fec8:	bl	4a1bc <fputs@plt+0x38e08>
   7fecc:	ldr	r0, [fp, #16]
   7fed0:	ldr	r6, [fp, #-84]	; 0xffffffac
   7fed4:	cmp	r0, #0
   7fed8:	beq	7fe7c <fputs@plt+0x6eac8>
   7fedc:	ldr	r0, [fp, #16]
   7fee0:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7fee4:	ldr	r2, [sp, #72]	; 0x48
   7fee8:	ldr	r3, [sp, #88]	; 0x58
   7feec:	mov	r1, #79	; 0x4f
   7fef0:	str	r0, [sp]
   7fef4:	mov	r0, r4
   7fef8:	bl	4a1bc <fputs@plt+0x38e08>
   7fefc:	ldr	r0, [r4]
   7ff00:	ldr	r6, [fp, #-84]	; 0xffffffac
   7ff04:	ldrb	r0, [r0, #69]	; 0x45
   7ff08:	cmp	r0, #0
   7ff0c:	bne	7fe7c <fputs@plt+0x6eac8>
   7ff10:	ldr	r1, [fp, #-92]	; 0xffffffa4
   7ff14:	ldr	r0, [r1, #4]
   7ff18:	ldr	r1, [r1, #32]
   7ff1c:	add	r1, r1, r1, lsl #2
   7ff20:	add	r0, r0, r1, lsl #2
   7ff24:	mov	r1, #144	; 0x90
   7ff28:	strb	r1, [r0, #-17]	; 0xffffffef
   7ff2c:	b	7fe7c <fputs@plt+0x6eac8>
   7ff30:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7ff34:	cmp	r1, #4
   7ff38:	bne	80128 <fputs@plt+0x6ed74>
   7ff3c:	ldr	r3, [fp, #28]
   7ff40:	mov	r0, #0
   7ff44:	mov	r1, #13
   7ff48:	mov	r2, #0
   7ff4c:	str	r0, [sp]
   7ff50:	mov	r0, sl
   7ff54:	bl	4a1bc <fputs@plt+0x38e08>
   7ff58:	b	801d4 <fputs@plt+0x6ee20>
   7ff5c:	ldr	r0, [sp, #96]	; 0x60
   7ff60:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7ff64:	cmp	r0, r9
   7ff68:	beq	8000c <fputs@plt+0x6ec58>
   7ff6c:	ldr	r0, [sp, #96]	; 0x60
   7ff70:	ldrh	r0, [r0, #50]	; 0x32
   7ff74:	cmp	r0, #0
   7ff78:	beq	8000c <fputs@plt+0x6ec58>
   7ff7c:	mov	r4, #0
   7ff80:	ldrh	r1, [r9, #52]	; 0x34
   7ff84:	mvn	r0, #0
   7ff88:	cmp	r1, #0
   7ff8c:	beq	7ffcc <fputs@plt+0x6ec18>
   7ff90:	ldr	r2, [sp, #96]	; 0x60
   7ff94:	ldr	r7, [r9, #4]
   7ff98:	ldr	r5, [sp, #72]	; 0x48
   7ff9c:	mov	r3, #0
   7ffa0:	ldr	r2, [r2, #4]
   7ffa4:	add	r2, r2, r4, lsl #1
   7ffa8:	ldrh	r2, [r2]
   7ffac:	ldrh	r6, [r7]
   7ffb0:	cmp	r6, r2
   7ffb4:	beq	7ffd4 <fputs@plt+0x6ec20>
   7ffb8:	add	r3, r3, #1
   7ffbc:	add	r7, r7, #2
   7ffc0:	cmp	r3, r1
   7ffc4:	bcc	7ffac <fputs@plt+0x6ebf8>
   7ffc8:	b	7ffd8 <fputs@plt+0x6ec24>
   7ffcc:	ldr	r5, [sp, #72]	; 0x48
   7ffd0:	b	7ffd8 <fputs@plt+0x6ec24>
   7ffd4:	mov	r0, r3
   7ffd8:	ldr	r2, [sp, #80]	; 0x50
   7ffdc:	add	r1, r4, r5
   7ffe0:	sxth	r3, r0
   7ffe4:	mov	r0, sl
   7ffe8:	str	r1, [sp]
   7ffec:	mov	r1, #47	; 0x2f
   7fff0:	bl	4a1bc <fputs@plt+0x38e08>
   7fff4:	ldr	r0, [sp, #96]	; 0x60
   7fff8:	ldr	r6, [fp, #-84]	; 0xffffffac
   7fffc:	add	r4, r4, #1
   80000:	ldrh	r0, [r0, #50]	; 0x32
   80004:	cmp	r4, r0
   80008:	bcc	7ff80 <fputs@plt+0x6ebcc>
   8000c:	ldr	r0, [fp, #16]
   80010:	cmp	r0, #0
   80014:	beq	7fe7c <fputs@plt+0x6eac8>
   80018:	ldrb	r0, [r9, #55]	; 0x37
   8001c:	and	r0, r0, #3
   80020:	cmp	r0, #2
   80024:	ldr	r0, [sp, #72]	; 0x48
   80028:	moveq	r0, r8
   8002c:	str	r0, [sp, #60]	; 0x3c
   80030:	ldr	r0, [sp, #96]	; 0x60
   80034:	ldrh	r0, [r0, #50]	; 0x32
   80038:	cmp	r0, #0
   8003c:	beq	7fe7c <fputs@plt+0x6eac8>
   80040:	ldr	r1, [fp, #-92]	; 0xffffffa4
   80044:	mov	sl, #0
   80048:	mov	r7, #0
   8004c:	ldr	r1, [r1, #32]
   80050:	add	r5, r1, r0
   80054:	mov	r0, #78	; 0x4e
   80058:	str	r0, [sp, #80]	; 0x50
   8005c:	ldr	r4, [sp, #96]	; 0x60
   80060:	ldr	r0, [r4, #32]
   80064:	ldr	r1, [r0, sl, lsl #1]
   80068:	mov	r0, r6
   8006c:	bl	60dc4 <fputs@plt+0x4fa10>
   80070:	ldr	r1, [sp, #60]	; 0x3c
   80074:	str	r0, [sp, #76]	; 0x4c
   80078:	ldr	r0, [r4, #4]
   8007c:	ldrh	r2, [r4, #50]	; 0x32
   80080:	mov	r3, r5
   80084:	ldr	r5, [sp, #80]	; 0x50
   80088:	ldr	r6, [fp, #-92]	; 0xffffffa4
   8008c:	add	r0, r0, sl
   80090:	add	r1, r1, r7
   80094:	ldrsh	r0, [r0]
   80098:	str	r1, [sp]
   8009c:	sub	r1, r2, #1
   800a0:	cmp	r7, r1
   800a4:	ldr	r1, [sp, #88]	; 0x58
   800a8:	movweq	r5, #79	; 0x4f
   800ac:	str	r5, [sp, #80]	; 0x50
   800b0:	moveq	r3, r1
   800b4:	ldr	r1, [sp, #64]	; 0x40
   800b8:	add	r2, r1, r0
   800bc:	mov	r1, r5
   800c0:	mov	r0, r6
   800c4:	mov	r5, r3
   800c8:	bl	4a1bc <fputs@plt+0x38e08>
   800cc:	ldr	r2, [sp, #76]	; 0x4c
   800d0:	mov	r1, r0
   800d4:	mov	r0, r6
   800d8:	mvn	r3, #3
   800dc:	bl	1d530 <fputs@plt+0xc17c>
   800e0:	ldr	r0, [r6]
   800e4:	ldrb	r0, [r0, #69]	; 0x45
   800e8:	cmp	r0, #0
   800ec:	bne	8010c <fputs@plt+0x6ed58>
   800f0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   800f4:	ldr	r0, [r1, #4]
   800f8:	ldr	r1, [r1, #32]
   800fc:	add	r1, r1, r1, lsl #2
   80100:	add	r0, r0, r1, lsl #2
   80104:	mov	r1, #144	; 0x90
   80108:	strb	r1, [r0, #-17]	; 0xffffffef
   8010c:	ldrh	r0, [r4, #50]	; 0x32
   80110:	ldr	r6, [fp, #-84]	; 0xffffffac
   80114:	add	r7, r7, #1
   80118:	add	sl, sl, #2
   8011c:	cmp	r7, r0
   80120:	bcc	8005c <fputs@plt+0x6eca8>
   80124:	b	7fe7c <fputs@plt+0x6eac8>
   80128:	ldr	r0, [r6, #416]	; 0x1a0
   8012c:	mov	r1, #1
   80130:	mov	r2, #0
   80134:	mov	r7, #0
   80138:	cmp	r0, #0
   8013c:	moveq	r0, r6
   80140:	strb	r1, [r0, #20]
   80144:	ldr	r0, [sp, #48]	; 0x30
   80148:	ldrb	r0, [r0, #26]
   8014c:	tst	r0, #4
   80150:	beq	80178 <fputs@plt+0x6edc4>
   80154:	ldr	r1, [sp, #100]	; 0x64
   80158:	mov	r0, r6
   8015c:	mov	r2, #109	; 0x6d
   80160:	mov	r3, #0
   80164:	str	r7, [sp]
   80168:	bl	7c1cc <fputs@plt+0x6ae18>
   8016c:	ldr	r6, [fp, #-84]	; 0xffffffac
   80170:	mov	r7, #0
   80174:	mov	r2, r0
   80178:	ldr	r3, [fp, #8]
   8017c:	ldr	r1, [sp, #96]	; 0x60
   80180:	ldr	r0, [sp, #52]	; 0x34
   80184:	str	r7, [sp, #12]
   80188:	str	r3, [sp]
   8018c:	ldr	r3, [sp, #72]	; 0x48
   80190:	sub	r1, r1, r9
   80194:	sxth	r0, r0
   80198:	clz	r1, r1
   8019c:	str	r0, [sp, #8]
   801a0:	mov	r0, #5
   801a4:	lsr	r1, r1, #5
   801a8:	str	r0, [sp, #16]
   801ac:	mvn	r0, #0
   801b0:	str	r1, [sp, #20]
   801b4:	ldr	r1, [sp, #100]	; 0x64
   801b8:	str	r0, [sp, #24]
   801bc:	mov	r0, r6
   801c0:	str	r3, [sp, #4]
   801c4:	ldr	r3, [sp, #40]	; 0x28
   801c8:	bl	7c890 <fputs@plt+0x6b4dc>
   801cc:	mov	r0, #1
   801d0:	str	r0, [sp, #44]	; 0x2c
   801d4:	ldr	r0, [sl, #24]
   801d8:	ldr	r5, [fp, #-84]	; 0xffffffac
   801dc:	ldr	lr, [sp, #72]	; 0x48
   801e0:	mov	ip, #0
   801e4:	ldr	r1, [r0, #120]	; 0x78
   801e8:	cmp	r1, #0
   801ec:	ldrne	r3, [sp, #88]	; 0x58
   801f0:	ldrne	r2, [sl, #32]
   801f4:	mvnne	r3, r3
   801f8:	strne	r2, [r1, r3, lsl #2]
   801fc:	mov	r2, #0
   80200:	ldr	r1, [sl, #32]
   80204:	sub	r1, r1, #1
   80208:	str	r1, [r0, #96]	; 0x60
   8020c:	ldrh	r0, [r9, #52]	; 0x34
   80210:	add	r1, r8, r0
   80214:	add	r3, r5, r2
   80218:	ldr	r7, [r3, #136]	; 0x88
   8021c:	cmp	r7, r8
   80220:	blt	80258 <fputs@plt+0x6eea4>
   80224:	cmp	r7, r1
   80228:	bge	80258 <fputs@plt+0x6eea4>
   8022c:	ldrb	r6, [r3, #130]	; 0x82
   80230:	cmp	r6, #0
   80234:	beq	80254 <fputs@plt+0x6eea0>
   80238:	ldrb	r6, [r5, #19]
   8023c:	cmp	r6, #7
   80240:	addls	r4, r6, #1
   80244:	addls	r6, r5, r6, lsl #2
   80248:	strbls	r4, [r5, #19]
   8024c:	strls	r7, [r6, #28]
   80250:	strb	ip, [r3, #130]	; 0x82
   80254:	str	ip, [r3, #136]	; 0x88
   80258:	add	r2, r2, #20
   8025c:	cmp	r2, #200	; 0xc8
   80260:	bne	80214 <fputs@plt+0x6ee60>
   80264:	ldr	r1, [r5, #60]	; 0x3c
   80268:	cmp	r1, r0
   8026c:	strlt	r0, [r5, #60]	; 0x3c
   80270:	strlt	r8, [r5, #64]	; 0x40
   80274:	cmp	lr, r8
   80278:	beq	806ac <fputs@plt+0x6f2f8>
   8027c:	ldr	r0, [sp, #52]	; 0x34
   80280:	mov	r1, #0
   80284:	add	r0, lr, r0
   80288:	add	r2, r5, r1
   8028c:	ldr	r3, [r2, #136]	; 0x88
   80290:	cmp	r3, lr
   80294:	blt	802cc <fputs@plt+0x6ef18>
   80298:	cmp	r3, r0
   8029c:	bge	802cc <fputs@plt+0x6ef18>
   802a0:	ldrb	r7, [r2, #130]	; 0x82
   802a4:	cmp	r7, #0
   802a8:	beq	802c8 <fputs@plt+0x6ef14>
   802ac:	ldrb	r7, [r5, #19]
   802b0:	cmp	r7, #7
   802b4:	addls	r6, r7, #1
   802b8:	addls	r7, r5, r7, lsl #2
   802bc:	strbls	r6, [r5, #19]
   802c0:	strls	r3, [r7, #28]
   802c4:	strb	ip, [r2, #130]	; 0x82
   802c8:	str	ip, [r2, #136]	; 0x88
   802cc:	add	r1, r1, #20
   802d0:	cmp	r1, #200	; 0xc8
   802d4:	bne	80288 <fputs@plt+0x6eed4>
   802d8:	ldr	r0, [r5, #60]	; 0x3c
   802dc:	ldr	r1, [sp, #52]	; 0x34
   802e0:	ldr	r4, [sp, #84]	; 0x54
   802e4:	cmp	r0, r1
   802e8:	strlt	r1, [r5, #60]	; 0x3c
   802ec:	strlt	lr, [r5, #64]	; 0x40
   802f0:	b	806b0 <fputs@plt+0x6f2fc>
   802f4:	ldr	r0, [sp, #92]	; 0x5c
   802f8:	ldr	r0, [r0, r4, lsl #2]
   802fc:	cmp	r0, #0
   80300:	beq	806b0 <fputs@plt+0x6f2fc>
   80304:	ldr	r0, [sp, #68]	; 0x44
   80308:	tst	r0, #255	; 0xff
   8030c:	bne	80328 <fputs@plt+0x6ef74>
   80310:	ldr	r1, [sp, #100]	; 0x64
   80314:	ldr	r2, [fp, #-96]	; 0xffffffa0
   80318:	mov	r0, sl
   8031c:	bl	66d94 <fputs@plt+0x559e0>
   80320:	mov	r0, #1
   80324:	str	r0, [sp, #68]	; 0x44
   80328:	mov	r0, sl
   8032c:	bl	62b34 <fputs@plt+0x51780>
   80330:	mov	r6, r0
   80334:	ldr	r0, [r9, #36]	; 0x24
   80338:	ldr	r5, [fp, #-84]	; 0xffffffac
   8033c:	mov	ip, #0
   80340:	cmp	r0, #0
   80344:	beq	80384 <fputs@plt+0x6efd0>
   80348:	ldr	r0, [sp, #92]	; 0x5c
   8034c:	mov	r1, #25
   80350:	mov	r2, #0
   80354:	ldr	r3, [r0, r4, lsl #2]
   80358:	mov	r0, sl
   8035c:	str	ip, [sp]
   80360:	bl	4a1bc <fputs@plt+0x38e08>
   80364:	ldr	r0, [fp, #-96]	; 0xffffffa0
   80368:	mov	r2, r6
   8036c:	str	r0, [r5, #100]	; 0x64
   80370:	mov	r0, r5
   80374:	ldr	r1, [r9, #36]	; 0x24
   80378:	bl	6c4d8 <fputs@plt+0x5b124>
   8037c:	mov	ip, #0
   80380:	str	ip, [r5, #100]	; 0x64
   80384:	ldr	r1, [r5, #60]	; 0x3c
   80388:	ldrh	r0, [r9, #52]	; 0x34
   8038c:	str	r6, [sp, #88]	; 0x58
   80390:	str	r4, [sp, #84]	; 0x54
   80394:	cmp	r1, r0
   80398:	bge	803b0 <fputs@plt+0x6effc>
   8039c:	ldr	r1, [r5, #76]	; 0x4c
   803a0:	add	r2, r1, r0
   803a4:	add	r8, r1, #1
   803a8:	str	r2, [r5, #76]	; 0x4c
   803ac:	b	803c4 <fputs@plt+0x6f010>
   803b0:	ldr	r8, [r5, #64]	; 0x40
   803b4:	sub	r1, r1, r0
   803b8:	str	r1, [r5, #60]	; 0x3c
   803bc:	add	r2, r8, r0
   803c0:	str	r2, [r5, #64]	; 0x40
   803c4:	mov	r4, #0
   803c8:	cmp	r0, #0
   803cc:	beq	804c0 <fputs@plt+0x6f10c>
   803d0:	mov	r7, #0
   803d4:	mov	r6, #0
   803d8:	mov	sl, #0
   803dc:	ldr	r0, [r9, #4]
   803e0:	movw	r2, #65535	; 0xffff
   803e4:	add	r0, r0, r6
   803e8:	ldrh	r1, [r0]
   803ec:	sxth	r0, r1
   803f0:	cmp	r1, r2
   803f4:	beq	80448 <fputs@plt+0x6f094>
   803f8:	movw	r2, #65534	; 0xfffe
   803fc:	cmp	r1, r2
   80400:	bne	80434 <fputs@plt+0x6f080>
   80404:	ldr	r0, [fp, #-96]	; 0xffffffa0
   80408:	add	r2, r8, sl
   8040c:	str	r0, [r5, #100]	; 0x64
   80410:	ldr	r0, [r9, #40]	; 0x28
   80414:	ldr	r0, [r0, #4]
   80418:	ldr	r1, [r0, r7]
   8041c:	mov	r0, r5
   80420:	bl	6c530 <fputs@plt+0x5b17c>
   80424:	ldr	r5, [fp, #-84]	; 0xffffffac
   80428:	mov	ip, #0
   8042c:	str	ip, [r5, #100]	; 0x64
   80430:	b	804a4 <fputs@plt+0x6f0f0>
   80434:	ldr	r1, [sp, #100]	; 0x64
   80438:	uxth	r2, r0
   8043c:	ldrh	r1, [r1, #32]
   80440:	cmp	r2, r1
   80444:	bne	80478 <fputs@plt+0x6f0c4>
   80448:	ldr	r1, [fp, #-88]	; 0xffffffa8
   8044c:	add	r3, sl, r8
   80450:	cmp	r3, r1
   80454:	beq	804a4 <fputs@plt+0x6f0f0>
   80458:	ldr	r1, [r9, #36]	; 0x24
   8045c:	mov	r2, r3
   80460:	cmp	r1, #0
   80464:	mvn	r1, #0
   80468:	movne	r2, r1
   8046c:	str	r2, [fp, #-88]	; 0xffffffa8
   80470:	ldr	r2, [fp, #12]
   80474:	b	80484 <fputs@plt+0x6f0d0>
   80478:	ldr	r1, [fp, #-96]	; 0xffffffa0
   8047c:	add	r3, r8, sl
   80480:	add	r2, r1, r0
   80484:	cmp	r0, #0
   80488:	ldr	r0, [fp, #-92]	; 0xffffffa4
   8048c:	mov	r1, #31
   80490:	str	ip, [sp]
   80494:	movwlt	r1, #32
   80498:	bl	4a1bc <fputs@plt+0x38e08>
   8049c:	ldr	r5, [fp, #-84]	; 0xffffffac
   804a0:	mov	ip, #0
   804a4:	ldrh	r3, [r9, #52]	; 0x34
   804a8:	add	sl, sl, #1
   804ac:	add	r7, r7, #20
   804b0:	add	r6, r6, #2
   804b4:	cmp	sl, r3
   804b8:	bcc	803dc <fputs@plt+0x6f028>
   804bc:	b	804c4 <fputs@plt+0x6f110>
   804c0:	mov	r3, #0
   804c4:	ldr	r0, [fp, #8]
   804c8:	ldr	r1, [sp, #84]	; 0x54
   804cc:	ldr	sl, [fp, #-92]	; 0xffffffa4
   804d0:	mov	r2, r8
   804d4:	add	r0, r1, r0
   804d8:	str	r0, [sp, #80]	; 0x50
   804dc:	ldr	r0, [sp, #92]	; 0x5c
   804e0:	ldr	r0, [r0, r1, lsl #2]
   804e4:	mov	r1, #49	; 0x31
   804e8:	str	r0, [sp]
   804ec:	mov	r0, sl
   804f0:	bl	4a1bc <fputs@plt+0x38e08>
   804f4:	ldrh	ip, [r9, #52]	; 0x34
   804f8:	ldr	r0, [fp, #-84]	; 0xffffffac
   804fc:	mov	r5, #0
   80500:	add	r1, r8, ip
   80504:	add	r2, r0, r4
   80508:	ldr	r3, [r2, #136]	; 0x88
   8050c:	cmp	r3, r8
   80510:	blt	80548 <fputs@plt+0x6f194>
   80514:	cmp	r3, r1
   80518:	bge	80548 <fputs@plt+0x6f194>
   8051c:	ldrb	r7, [r2, #130]	; 0x82
   80520:	cmp	r7, #0
   80524:	beq	80544 <fputs@plt+0x6f190>
   80528:	ldrb	r7, [r0, #19]
   8052c:	cmp	r7, #7
   80530:	addls	r6, r7, #1
   80534:	addls	r7, r0, r7, lsl #2
   80538:	strbls	r6, [r0, #19]
   8053c:	strls	r3, [r7, #28]
   80540:	strb	r5, [r2, #130]	; 0x82
   80544:	str	r5, [r2, #136]	; 0x88
   80548:	add	r4, r4, #20
   8054c:	cmp	r4, #200	; 0xc8
   80550:	bne	80504 <fputs@plt+0x6f150>
   80554:	ldr	r2, [fp, #20]
   80558:	cmp	r2, #0
   8055c:	bne	80594 <fputs@plt+0x6f1e0>
   80560:	ldr	r2, [fp, #16]
   80564:	cmp	r2, #0
   80568:	beq	80594 <fputs@plt+0x6f1e0>
   8056c:	ldr	r2, [sp, #96]	; 0x60
   80570:	cmp	r2, r9
   80574:	bne	80594 <fputs@plt+0x6f1e0>
   80578:	ldr	r0, [sl, #24]
   8057c:	ldr	r1, [r0, #120]	; 0x78
   80580:	cmp	r1, #0
   80584:	beq	806a0 <fputs@plt+0x6f2ec>
   80588:	ldr	r2, [sl, #32]
   8058c:	ldr	r3, [sp, #88]	; 0x58
   80590:	b	80698 <fputs@plt+0x6f2e4>
   80594:	ldrb	r7, [r9, #54]	; 0x36
   80598:	cmp	r7, #0
   8059c:	beq	8061c <fputs@plt+0x6f268>
   805a0:	ldr	r2, [sp, #80]	; 0x50
   805a4:	ldr	r3, [sp, #88]	; 0x58
   805a8:	ldrh	r4, [r9, #50]	; 0x32
   805ac:	mov	r0, sl
   805b0:	mov	r1, #67	; 0x43
   805b4:	str	r8, [sp]
   805b8:	bl	4a1bc <fputs@plt+0x38e08>
   805bc:	mov	r1, r0
   805c0:	mov	r0, sl
   805c4:	mov	r2, r4
   805c8:	mvn	r3, #13
   805cc:	bl	1d530 <fputs@plt+0xc17c>
   805d0:	ldr	r0, [fp, #24]
   805d4:	cmp	r7, #10
   805d8:	ldr	r6, [fp, #-84]	; 0xffffffac
   805dc:	mov	r2, r8
   805e0:	movweq	r7, #2
   805e4:	cmp	r0, #10
   805e8:	movne	r7, r0
   805ec:	ldr	r0, [sp, #96]	; 0x60
   805f0:	cmp	r0, r9
   805f4:	beq	7fe5c <fputs@plt+0x6eaa8>
   805f8:	ldr	r0, [r6, #60]	; 0x3c
   805fc:	ldr	r1, [sp, #52]	; 0x34
   80600:	cmp	r0, r1
   80604:	bge	7fe48 <fputs@plt+0x6ea94>
   80608:	ldr	r0, [r6, #76]	; 0x4c
   8060c:	add	r1, r0, r1
   80610:	add	r2, r0, #1
   80614:	str	r1, [r6, #76]	; 0x4c
   80618:	b	7fe5c <fputs@plt+0x6eaa8>
   8061c:	mov	r2, #0
   80620:	add	r3, r0, r2
   80624:	ldr	r7, [r3, #136]	; 0x88
   80628:	cmp	r7, r8
   8062c:	blt	80664 <fputs@plt+0x6f2b0>
   80630:	cmp	r7, r1
   80634:	bge	80664 <fputs@plt+0x6f2b0>
   80638:	ldrb	r6, [r3, #130]	; 0x82
   8063c:	cmp	r6, #0
   80640:	beq	80660 <fputs@plt+0x6f2ac>
   80644:	ldrb	r6, [r0, #19]
   80648:	cmp	r6, #7
   8064c:	addls	r4, r6, #1
   80650:	addls	r6, r0, r6, lsl #2
   80654:	strbls	r4, [r0, #19]
   80658:	strls	r7, [r6, #28]
   8065c:	strb	r5, [r3, #130]	; 0x82
   80660:	str	r5, [r3, #136]	; 0x88
   80664:	add	r2, r2, #20
   80668:	cmp	r2, #200	; 0xc8
   8066c:	bne	80620 <fputs@plt+0x6f26c>
   80670:	ldr	r1, [r0, #60]	; 0x3c
   80674:	ldr	r3, [sp, #88]	; 0x58
   80678:	cmp	r1, ip
   8067c:	strlt	ip, [r0, #60]	; 0x3c
   80680:	strlt	r8, [r0, #64]	; 0x40
   80684:	ldr	r0, [sl, #24]
   80688:	ldr	r1, [r0, #120]	; 0x78
   8068c:	cmp	r1, #0
   80690:	beq	806a0 <fputs@plt+0x6f2ec>
   80694:	ldr	r2, [sl, #32]
   80698:	mvn	r3, r3
   8069c:	str	r2, [r1, r3, lsl #2]
   806a0:	ldr	r1, [sl, #32]
   806a4:	sub	r1, r1, #1
   806a8:	str	r1, [r0, #96]	; 0x60
   806ac:	ldr	r4, [sp, #84]	; 0x54
   806b0:	ldr	r9, [r9, #20]
   806b4:	add	r4, r4, #1
   806b8:	cmp	r9, #0
   806bc:	bne	802f4 <fputs@plt+0x6ef40>
   806c0:	ldr	r1, [sp, #36]	; 0x24
   806c4:	ldr	r4, [fp, #32]
   806c8:	ldr	r5, [sp, #44]	; 0x2c
   806cc:	cmp	r1, #0
   806d0:	beq	80738 <fputs@plt+0x6f384>
   806d4:	mov	r0, #0
   806d8:	add	r3, r1, #1
   806dc:	mov	r1, #13
   806e0:	mov	r2, #0
   806e4:	str	r0, [sp]
   806e8:	mov	r0, sl
   806ec:	bl	4a1bc <fputs@plt+0x38e08>
   806f0:	ldr	r0, [sl, #32]
   806f4:	ldr	r2, [sl, #24]
   806f8:	sub	r1, r0, #1
   806fc:	str	r1, [r2, #96]	; 0x60
   80700:	ldr	r2, [sl]
   80704:	ldrb	r2, [r2, #69]	; 0x45
   80708:	cmp	r2, #0
   8070c:	beq	8071c <fputs@plt+0x6f368>
   80710:	movw	r1, #35320	; 0x89f8
   80714:	movt	r1, #10
   80718:	b	80734 <fputs@plt+0x6f380>
   8071c:	ldr	r2, [sp, #32]
   80720:	cmp	r2, #0
   80724:	movge	r1, r2
   80728:	ldr	r2, [sl, #4]
   8072c:	add	r1, r1, r1, lsl #2
   80730:	add	r1, r2, r1, lsl #2
   80734:	str	r0, [r1, #8]
   80738:	str	r5, [r4]
   8073c:	sub	sp, fp, #48	; 0x30
   80740:	vpop	{d8-d9}
   80744:	add	sp, sp, #4
   80748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8074c:	ldr	r0, [r3, #8]
   80750:	cmp	r0, #0
   80754:	beq	80794 <fputs@plt+0x6f3e0>
   80758:	ldr	r0, [r5, #416]	; 0x1a0
   8075c:	mov	r6, #1
   80760:	mov	r1, #0
   80764:	ldr	r2, [sp, #40]	; 0x28
   80768:	cmp	r0, #0
   8076c:	moveq	r0, r5
   80770:	strb	r6, [r0, #20]
   80774:	str	r1, [sp]
   80778:	mov	r1, r3
   8077c:	ldr	r3, [fp, #8]
   80780:	mvn	r0, #0
   80784:	str	r0, [sp, #4]
   80788:	mov	r0, r5
   8078c:	bl	7d664 <fputs@plt+0x6c2b0>
   80790:	b	7fd50 <fputs@plt+0x6e99c>
   80794:	mov	r6, #1
   80798:	b	7fd50 <fputs@plt+0x6e99c>
   8079c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   807a0:	add	fp, sp, #28
   807a4:	sub	sp, sp, #20
   807a8:	mov	r7, r3
   807ac:	str	r2, [sp, #8]
   807b0:	mov	r5, r1
   807b4:	mov	r6, r0
   807b8:	bl	60898 <fputs@plt+0x4f4e4>
   807bc:	ldr	r8, [r5, #8]
   807c0:	ldr	r9, [fp, #24]
   807c4:	mov	r4, r0
   807c8:	str	r5, [sp, #12]
   807cc:	cmp	r8, #0
   807d0:	beq	808ac <fputs@plt+0x6f4f8>
   807d4:	ldr	sl, [fp, #12]
   807d8:	cmp	r9, #0
   807dc:	add	r0, r5, #42	; 0x2a
   807e0:	mov	r1, #0
   807e4:	mov	r5, #0
   807e8:	movwne	r9, #16
   807ec:	str	r0, [sp, #16]
   807f0:	ldr	r3, [sl]
   807f4:	cmp	r3, #0
   807f8:	beq	80890 <fputs@plt+0x6f4dc>
   807fc:	ldr	r0, [r8, #36]	; 0x24
   80800:	cmp	r0, #0
   80804:	beq	80830 <fputs@plt+0x6f47c>
   80808:	ldr	r0, [r4, #32]
   8080c:	str	r1, [sp]
   80810:	mov	r1, #76	; 0x4c
   80814:	mov	r2, r3
   80818:	add	r5, r0, #2
   8081c:	mov	r0, r4
   80820:	mov	r3, r5
   80824:	bl	4a1bc <fputs@plt+0x38e08>
   80828:	ldr	r3, [sl]
   8082c:	mov	r1, #0
   80830:	str	r1, [sp]
   80834:	mov	r0, r4
   80838:	mov	r1, #110	; 0x6e
   8083c:	mov	r2, r7
   80840:	bl	4a1bc <fputs@plt+0x38e08>
   80844:	ldrb	r0, [r8, #55]	; 0x37
   80848:	mov	r5, #1
   8084c:	and	r0, r0, #3
   80850:	cmp	r0, #2
   80854:	mov	r0, r9
   80858:	ldreq	r0, [sp, #16]
   8085c:	ldrbeq	r0, [r0]
   80860:	ubfxeq	r0, r0, #5, #1
   80864:	ldr	r1, [r4]
   80868:	orreq	r0, r0, r9
   8086c:	ldrb	r1, [r1, #69]	; 0x45
   80870:	cmp	r1, #0
   80874:	bne	8088c <fputs@plt+0x6f4d8>
   80878:	ldr	r2, [r4, #32]
   8087c:	ldr	r1, [r4, #4]
   80880:	add	r2, r2, r2, lsl #2
   80884:	add	r1, r1, r2, lsl #2
   80888:	strb	r0, [r1, #-17]	; 0xffffffef
   8088c:	mov	r1, #0
   80890:	ldr	r8, [r8, #20]
   80894:	add	r7, r7, #1
   80898:	add	sl, sl, #4
   8089c:	cmp	r8, #0
   808a0:	bne	807f0 <fputs@plt+0x6f43c>
   808a4:	ldr	r0, [sp, #16]
   808a8:	b	808b4 <fputs@plt+0x6f500>
   808ac:	add	r0, r5, #42	; 0x2a
   808b0:	mov	r5, #0
   808b4:	ldrb	r0, [r0]
   808b8:	tst	r0, #32
   808bc:	bne	80a24 <fputs@plt+0x6f670>
   808c0:	ldr	sl, [fp, #8]
   808c4:	ldrb	r0, [r6, #19]
   808c8:	add	r8, sl, #1
   808cc:	cmp	r0, #0
   808d0:	beq	808ec <fputs@plt+0x6f538>
   808d4:	sub	r0, r0, #1
   808d8:	strb	r0, [r6, #19]
   808dc:	uxtb	r0, r0
   808e0:	add	r0, r6, r0, lsl #2
   808e4:	ldr	r9, [r0, #28]
   808e8:	b	808f8 <fputs@plt+0x6f544>
   808ec:	ldr	r0, [r6, #76]	; 0x4c
   808f0:	add	r9, r0, #1
   808f4:	str	r9, [r6, #76]	; 0x4c
   808f8:	ldr	r7, [sp, #12]
   808fc:	mov	r0, r4
   80900:	mov	r1, #49	; 0x31
   80904:	mov	r2, r8
   80908:	ldrsh	r3, [r7, #34]	; 0x22
   8090c:	str	r9, [sp]
   80910:	bl	4a1bc <fputs@plt+0x38e08>
   80914:	tst	r5, #255	; 0xff
   80918:	mov	r5, r7
   8091c:	bne	80930 <fputs@plt+0x6f57c>
   80920:	mov	r0, r4
   80924:	mov	r1, r5
   80928:	mov	r2, #0
   8092c:	bl	66d94 <fputs@plt+0x559e0>
   80930:	ldrsh	r0, [r5, #34]	; 0x22
   80934:	mov	ip, #0
   80938:	mov	r2, #0
   8093c:	add	r0, r8, r0
   80940:	add	r3, r6, r2
   80944:	ldr	r5, [r3, #136]	; 0x88
   80948:	cmp	r5, sl
   8094c:	ble	80984 <fputs@plt+0x6f5d0>
   80950:	cmp	r5, r0
   80954:	bge	80984 <fputs@plt+0x6f5d0>
   80958:	ldrb	r7, [r3, #130]	; 0x82
   8095c:	cmp	r7, #0
   80960:	beq	80980 <fputs@plt+0x6f5cc>
   80964:	ldrb	r7, [r6, #19]
   80968:	cmp	r7, #7
   8096c:	addls	r1, r7, #1
   80970:	strbls	r1, [r6, #19]
   80974:	addls	r1, r6, r7, lsl #2
   80978:	strls	r5, [r1, #28]
   8097c:	strb	ip, [r3, #130]	; 0x82
   80980:	str	ip, [r3, #136]	; 0x88
   80984:	add	r2, r2, #20
   80988:	cmp	r2, #200	; 0xc8
   8098c:	bne	80940 <fputs@plt+0x6f58c>
   80990:	ldr	r2, [sp, #8]
   80994:	ldrb	r5, [r6, #18]
   80998:	mov	r0, r4
   8099c:	mov	r1, #75	; 0x4b
   809a0:	mov	r3, r9
   809a4:	str	sl, [sp]
   809a8:	bl	4a1bc <fputs@plt+0x38e08>
   809ac:	ldr	r0, [fp, #16]
   809b0:	mov	r7, #5
   809b4:	cmp	r0, #0
   809b8:	ldr	r0, [fp, #20]
   809bc:	movweq	r7, #3
   809c0:	cmp	r5, #0
   809c4:	movne	r7, #0
   809c8:	cmp	r0, #0
   809cc:	ldr	r0, [fp, #24]
   809d0:	orrne	r7, r7, #8
   809d4:	cmp	r0, #0
   809d8:	ldrb	r0, [r6, #18]
   809dc:	orrne	r7, r7, #16
   809e0:	cmp	r0, #0
   809e4:	bne	80a00 <fputs@plt+0x6f64c>
   809e8:	ldr	r0, [sp, #12]
   809ec:	mvn	r1, #0
   809f0:	mov	r3, #0
   809f4:	ldr	r2, [r0]
   809f8:	mov	r0, r4
   809fc:	bl	1d530 <fputs@plt+0xc17c>
   80a00:	ldr	r0, [r4]
   80a04:	ldrb	r0, [r0, #69]	; 0x45
   80a08:	cmp	r0, #0
   80a0c:	bne	80a24 <fputs@plt+0x6f670>
   80a10:	ldr	r1, [r4, #32]
   80a14:	ldr	r0, [r4, #4]
   80a18:	add	r1, r1, r1, lsl #2
   80a1c:	add	r0, r0, r1, lsl #2
   80a20:	strb	r7, [r0, #-17]	; 0xffffffef
   80a24:	sub	sp, fp, #28
   80a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a2c:	push	{r4, r5, fp, lr}
   80a30:	add	fp, sp, #8
   80a34:	sub	sp, sp, #8
   80a38:	mov	r3, r2
   80a3c:	mov	r4, r1
   80a40:	mov	r5, r0
   80a44:	ldr	r2, [r2]
   80a48:	ldr	r0, [r0]
   80a4c:	ldrsh	r1, [r3, #32]
   80a50:	cmp	r1, #0
   80a54:	blt	80a78 <fputs@plt+0x6f6c4>
   80a58:	ldr	r3, [r3, #4]
   80a5c:	ldr	r3, [r3, r1, lsl #4]
   80a60:	movw	r1, #63797	; 0xf935
   80a64:	movt	r1, #8
   80a68:	bl	1d380 <fputs@plt+0xbfcc>
   80a6c:	mov	r3, r0
   80a70:	movw	r1, #1555	; 0x613
   80a74:	b	80a8c <fputs@plt+0x6f6d8>
   80a78:	movw	r1, #9239	; 0x2417
   80a7c:	movt	r1, #9
   80a80:	bl	1d380 <fputs@plt+0xbfcc>
   80a84:	mov	r3, r0
   80a88:	movw	r1, #2579	; 0xa13
   80a8c:	mov	r0, #2
   80a90:	mvn	r2, #0
   80a94:	str	r2, [sp]
   80a98:	str	r0, [sp, #4]
   80a9c:	mov	r0, r5
   80aa0:	mov	r2, r4
   80aa4:	bl	641a8 <fputs@plt+0x52df4>
   80aa8:	sub	sp, fp, #8
   80aac:	pop	{r4, r5, fp, pc}
   80ab0:	ldrb	r2, [r1]
   80ab4:	cmp	r2, #152	; 0x98
   80ab8:	bne	80af0 <fputs@plt+0x6f73c>
   80abc:	ldrsh	r1, [r1, #32]
   80ac0:	cmp	r1, #0
   80ac4:	blt	80ae4 <fputs@plt+0x6f730>
   80ac8:	ldr	r2, [r0, #24]
   80acc:	ldr	r1, [r2, r1, lsl #2]
   80ad0:	cmp	r1, #0
   80ad4:	blt	80af0 <fputs@plt+0x6f73c>
   80ad8:	ldrb	r1, [r0, #20]
   80adc:	orr	r1, r1, #1
   80ae0:	b	80aec <fputs@plt+0x6f738>
   80ae4:	ldrb	r1, [r0, #20]
   80ae8:	orr	r1, r1, #2
   80aec:	strb	r1, [r0, #20]
   80af0:	mov	r0, #0
   80af4:	bx	lr
   80af8:	push	{r4, r5, r6, r7, fp, lr}
   80afc:	add	fp, sp, #16
   80b00:	mov	r5, r1
   80b04:	mov	r1, r0
   80b08:	ldrb	r0, [r2, #42]	; 0x2a
   80b0c:	mov	r6, #0
   80b10:	tst	r0, #8
   80b14:	beq	80b8c <fputs@plt+0x6f7d8>
   80b18:	ldr	r7, [r1, #416]	; 0x1a0
   80b1c:	mov	r4, r2
   80b20:	cmp	r7, #0
   80b24:	moveq	r7, r1
   80b28:	ldr	r0, [r7, #412]	; 0x19c
   80b2c:	b	80b40 <fputs@plt+0x6f78c>
   80b30:	ldr	r2, [r0, #4]
   80b34:	cmp	r2, r4
   80b38:	beq	80b88 <fputs@plt+0x6f7d4>
   80b3c:	ldr	r0, [r0]
   80b40:	cmp	r0, #0
   80b44:	bne	80b30 <fputs@plt+0x6f77c>
   80b48:	ldr	r0, [r1]
   80b4c:	mov	r2, #16
   80b50:	mov	r3, #0
   80b54:	mov	r6, #0
   80b58:	bl	238bc <fputs@plt+0x12508>
   80b5c:	cmp	r0, #0
   80b60:	beq	80b8c <fputs@plt+0x6f7d8>
   80b64:	ldr	r1, [r7, #412]	; 0x19c
   80b68:	str	r1, [r0]
   80b6c:	str	r0, [r7, #412]	; 0x19c
   80b70:	stmib	r0, {r4, r5}
   80b74:	ldr	r1, [r7, #76]	; 0x4c
   80b78:	add	r2, r1, #2
   80b7c:	add	r1, r1, #3
   80b80:	str	r2, [r0, #12]
   80b84:	str	r1, [r7, #76]	; 0x4c
   80b88:	ldr	r6, [r0, #12]
   80b8c:	mov	r0, r6
   80b90:	pop	{r4, r5, r6, r7, fp, pc}
   80b94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b98:	add	fp, sp, #28
   80b9c:	sub	sp, sp, #4
   80ba0:	mov	r5, r1
   80ba4:	ldrh	r9, [r0, #50]	; 0x32
   80ba8:	ldrh	r1, [r1, #50]	; 0x32
   80bac:	mov	r6, r0
   80bb0:	mov	r0, #0
   80bb4:	cmp	r9, r1
   80bb8:	bne	80cb4 <fputs@plt+0x6f900>
   80bbc:	ldrb	r2, [r5, #54]	; 0x36
   80bc0:	ldrb	r1, [r6, #54]	; 0x36
   80bc4:	cmp	r1, r2
   80bc8:	bne	80cb4 <fputs@plt+0x6f900>
   80bcc:	cmp	r9, #0
   80bd0:	beq	80c94 <fputs@plt+0x6f8e0>
   80bd4:	ldr	r4, [r6, #4]
   80bd8:	ldr	r7, [r5, #4]
   80bdc:	mov	sl, #0
   80be0:	mov	r8, #0
   80be4:	ldrh	r0, [r7]
   80be8:	ldrh	r1, [r4]
   80bec:	cmp	r0, r1
   80bf0:	bne	80cb0 <fputs@plt+0x6f8fc>
   80bf4:	movw	r1, #65534	; 0xfffe
   80bf8:	cmp	r0, r1
   80bfc:	bne	80c28 <fputs@plt+0x6f874>
   80c00:	ldr	r0, [r6, #40]	; 0x28
   80c04:	mvn	r2, #0
   80c08:	ldr	r0, [r0, #4]
   80c0c:	ldr	r1, [r0, sl]
   80c10:	ldr	r0, [r5, #40]	; 0x28
   80c14:	ldr	r0, [r0, #4]
   80c18:	ldr	r0, [r0, sl]
   80c1c:	bl	64ac4 <fputs@plt+0x53710>
   80c20:	cmp	r0, #0
   80c24:	bne	80cb0 <fputs@plt+0x6f8fc>
   80c28:	ldr	r0, [r6, #28]
   80c2c:	ldr	r1, [r5, #28]
   80c30:	ldrb	r0, [r0, r8]
   80c34:	ldrb	r1, [r1, r8]
   80c38:	cmp	r1, r0
   80c3c:	bne	80cb0 <fputs@plt+0x6f8fc>
   80c40:	ldr	r0, [r6, #32]
   80c44:	ldr	r1, [r0, r8, lsl #2]
   80c48:	ldr	r0, [r5, #32]
   80c4c:	ldr	r0, [r0, r8, lsl #2]
   80c50:	cmp	r0, #0
   80c54:	beq	80c6c <fputs@plt+0x6f8b8>
   80c58:	cmp	r1, #0
   80c5c:	beq	80cb0 <fputs@plt+0x6f8fc>
   80c60:	bl	15fac <fputs@plt+0x4bf8>
   80c64:	mov	r1, r0
   80c68:	b	80c74 <fputs@plt+0x6f8c0>
   80c6c:	cmp	r1, #0
   80c70:	mvnne	r1, #0
   80c74:	cmp	r1, #0
   80c78:	bne	80cb0 <fputs@plt+0x6f8fc>
   80c7c:	add	r8, r8, #1
   80c80:	add	sl, sl, #20
   80c84:	add	r4, r4, #2
   80c88:	add	r7, r7, #2
   80c8c:	cmp	r8, r9
   80c90:	bcc	80be4 <fputs@plt+0x6f830>
   80c94:	ldr	r1, [r6, #36]	; 0x24
   80c98:	ldr	r0, [r5, #36]	; 0x24
   80c9c:	mvn	r2, #0
   80ca0:	bl	64ac4 <fputs@plt+0x53710>
   80ca4:	clz	r0, r0
   80ca8:	lsr	r0, r0, #5
   80cac:	b	80cb4 <fputs@plt+0x6f900>
   80cb0:	mov	r0, #0
   80cb4:	sub	sp, fp, #28
   80cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80cbc:	cmp	r2, #0
   80cc0:	bxeq	lr
   80cc4:	push	{r4, r5, r6, r7, fp, lr}
   80cc8:	add	fp, sp, #16
   80ccc:	sub	sp, sp, #8
   80cd0:	mov	r6, r2
   80cd4:	mov	r5, r1
   80cd8:	mov	r7, #0
   80cdc:	mov	r1, #97	; 0x61
   80ce0:	mov	r2, #0
   80ce4:	mov	r3, #1
   80ce8:	mov	r4, r0
   80cec:	str	r7, [sp]
   80cf0:	bl	4a1bc <fputs@plt+0x38e08>
   80cf4:	mov	r1, r0
   80cf8:	mov	r0, r4
   80cfc:	mov	r2, r6
   80d00:	mov	r3, #0
   80d04:	bl	1d530 <fputs@plt+0xc17c>
   80d08:	add	r2, sp, #4
   80d0c:	mov	r0, r4
   80d10:	mov	r1, #1
   80d14:	str	r5, [sp, #4]
   80d18:	bl	80fd4 <fputs@plt+0x6fc20>
   80d1c:	mov	r0, r4
   80d20:	mov	r1, #33	; 0x21
   80d24:	mov	r2, #1
   80d28:	mov	r3, #1
   80d2c:	str	r7, [sp]
   80d30:	bl	4a1bc <fputs@plt+0x38e08>
   80d34:	sub	sp, fp, #16
   80d38:	pop	{r4, r5, r6, r7, fp, pc}
   80d3c:	push	{r4, r5, fp, lr}
   80d40:	add	fp, sp, #8
   80d44:	ldr	r2, [r0]
   80d48:	ldr	r0, [r0, #4]
   80d4c:	cmn	r1, #1
   80d50:	str	r2, [r0, #4]
   80d54:	ldr	r0, [r0]
   80d58:	ldr	r2, [r0, #212]	; 0xd4
   80d5c:	movw	r0, #16696	; 0x4138
   80d60:	movt	r0, #10
   80d64:	str	r1, [r2, #16]
   80d68:	ldr	r4, [r2, #44]	; 0x2c
   80d6c:	ldr	r3, [r0, #128]	; 0x80
   80d70:	bgt	80dac <fputs@plt+0x6f9f8>
   80d74:	asr	r0, r1, #31
   80d78:	mov	r5, r3
   80d7c:	lsl	r0, r0, #10
   80d80:	orr	r3, r0, r1, lsr #22
   80d84:	mov	r0, #0
   80d88:	subs	r0, r0, r1, lsl #10
   80d8c:	rsc	r1, r3, #0
   80d90:	ldr	r3, [r2, #24]
   80d94:	ldr	r2, [r2, #28]
   80d98:	add	r2, r2, r3
   80d9c:	asr	r3, r2, #31
   80da0:	bl	8905c <fputs@plt+0x77ca8>
   80da4:	mov	r3, r5
   80da8:	mov	r1, r0
   80dac:	mov	r0, r4
   80db0:	pop	{r4, r5, fp, lr}
   80db4:	bx	r3
   80db8:	push	{r4, r5, fp, lr}
   80dbc:	add	fp, sp, #8
   80dc0:	sub	sp, sp, #24
   80dc4:	mov	r5, r0
   80dc8:	mvn	r0, #12
   80dcc:	mov	r4, r1
   80dd0:	str	r3, [sp, #12]
   80dd4:	str	r2, [sp, #8]
   80dd8:	add	r3, sp, #8
   80ddc:	mov	r1, #23
   80de0:	mov	r2, #1
   80de4:	str	r0, [sp]
   80de8:	mov	r0, r5
   80dec:	bl	649d8 <fputs@plt+0x53624>
   80df0:	sub	r2, fp, #12
   80df4:	mov	r0, r5
   80df8:	mov	r1, #1
   80dfc:	str	r4, [fp, #-12]
   80e00:	bl	80fd4 <fputs@plt+0x6fc20>
   80e04:	mov	r0, #0
   80e08:	mov	r1, #33	; 0x21
   80e0c:	mov	r2, #1
   80e10:	mov	r3, #1
   80e14:	str	r0, [sp]
   80e18:	mov	r0, r5
   80e1c:	bl	4a1bc <fputs@plt+0x38e08>
   80e20:	sub	sp, fp, #8
   80e24:	pop	{r4, r5, fp, pc}
   80e28:	push	{r4, r5, r6, sl, fp, lr}
   80e2c:	add	fp, sp, #16
   80e30:	mov	r4, r0
   80e34:	ldrb	r0, [r0, #67]	; 0x43
   80e38:	cmp	r0, #0
   80e3c:	beq	80e88 <fputs@plt+0x6fad4>
   80e40:	ldr	r0, [r4, #20]
   80e44:	cmp	r0, #1
   80e48:	poplt	{r4, r5, r6, sl, fp, pc}
   80e4c:	add	r5, r0, #1
   80e50:	ldr	r0, [r4, #16]
   80e54:	add	r6, r0, #4
   80e58:	ldr	r0, [r6]
   80e5c:	cmp	r0, #0
   80e60:	beq	80e78 <fputs@plt+0x6fac4>
   80e64:	ldr	r2, [r4, #24]
   80e68:	ldrb	r1, [r6, #4]
   80e6c:	and	r2, r2, #56	; 0x38
   80e70:	orr	r1, r2, r1
   80e74:	bl	8110c <fputs@plt+0x6fd58>
   80e78:	sub	r5, r5, #1
   80e7c:	add	r6, r6, #16
   80e80:	cmp	r5, #1
   80e84:	bgt	80e58 <fputs@plt+0x6faa4>
   80e88:	pop	{r4, r5, r6, sl, fp, pc}
   80e8c:	push	{r4, r5, fp, lr}
   80e90:	add	fp, sp, #8
   80e94:	ldr	r4, [r0]
   80e98:	ldr	r1, [r4, #16]
   80e9c:	ldr	r1, [r1, #20]
   80ea0:	cmp	r1, #0
   80ea4:	beq	80ed4 <fputs@plt+0x6fb20>
   80ea8:	ldrb	r2, [r4, #67]	; 0x43
   80eac:	cmp	r2, #0
   80eb0:	beq	80ec0 <fputs@plt+0x6fb0c>
   80eb4:	ldrb	r2, [r1, #8]
   80eb8:	cmp	r2, #0
   80ebc:	beq	80edc <fputs@plt+0x6fb28>
   80ec0:	movw	r1, #10939	; 0x2abb
   80ec4:	movt	r1, #9
   80ec8:	bl	1d2fc <fputs@plt+0xbf48>
   80ecc:	mov	r5, #1
   80ed0:	b	80ef8 <fputs@plt+0x6fb44>
   80ed4:	mov	r5, #0
   80ed8:	b	80ef8 <fputs@plt+0x6fb44>
   80edc:	mov	r0, r1
   80ee0:	bl	33180 <fputs@plt+0x21dcc>
   80ee4:	ldr	r0, [r4, #16]
   80ee8:	mov	r5, #0
   80eec:	str	r5, [r0, #20]
   80ef0:	mov	r0, r4
   80ef4:	bl	189fc <fputs@plt+0x7648>
   80ef8:	mov	r0, r5
   80efc:	pop	{r4, r5, fp, pc}
   80f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80f04:	add	fp, sp, #28
   80f08:	sub	sp, sp, #12
   80f0c:	mov	r5, r0
   80f10:	ldrb	r0, [r0]
   80f14:	sub	r0, r0, #48	; 0x30
   80f18:	cmp	r0, #9
   80f1c:	bhi	80f3c <fputs@plt+0x6fb88>
   80f20:	mov	r0, #0
   80f24:	add	r1, sp, #8
   80f28:	str	r0, [sp, #8]
   80f2c:	mov	r0, r5
   80f30:	bl	475e4 <fputs@plt+0x36230>
   80f34:	ldr	r0, [sp, #8]
   80f38:	b	80fb8 <fputs@plt+0x6fc04>
   80f3c:	mov	r0, r5
   80f40:	mov	r9, r1
   80f44:	str	r2, [sp, #4]
   80f48:	bl	111f8 <strlen@plt>
   80f4c:	movw	r6, #15552	; 0x3cc0
   80f50:	movw	sl, #15544	; 0x3cb8
   80f54:	movw	r8, #61396	; 0xefd4
   80f58:	bic	r7, r0, #-1073741824	; 0xc0000000
   80f5c:	mov	r4, #0
   80f60:	movt	r6, #9
   80f64:	movt	sl, #9
   80f68:	movt	r8, #8
   80f6c:	ldrb	r0, [r6, r4]
   80f70:	cmp	r7, r0
   80f74:	bne	80fa8 <fputs@plt+0x6fbf4>
   80f78:	ldrb	r0, [sl, r4]
   80f7c:	mov	r1, r5
   80f80:	mov	r2, r7
   80f84:	add	r0, r8, r0
   80f88:	bl	1343c <fputs@plt+0x2088>
   80f8c:	cmp	r0, #0
   80f90:	bne	80fa8 <fputs@plt+0x6fbf4>
   80f94:	cmp	r9, #0
   80f98:	beq	80fc4 <fputs@plt+0x6fc10>
   80f9c:	orr	r0, r4, #1
   80fa0:	cmp	r0, #7
   80fa4:	bne	80fc4 <fputs@plt+0x6fc10>
   80fa8:	add	r4, r4, #1
   80fac:	cmp	r4, #8
   80fb0:	bcc	80f6c <fputs@plt+0x6fbb8>
   80fb4:	ldr	r0, [sp, #4]
   80fb8:	uxtb	r0, r0
   80fbc:	sub	sp, fp, #28
   80fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80fc4:	movw	r0, #15560	; 0x3cc8
   80fc8:	movt	r0, #9
   80fcc:	ldrb	r0, [r0, r4]
   80fd0:	b	80fb8 <fputs@plt+0x6fc04>
   80fd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   80fd8:	add	fp, sp, #24
   80fdc:	sub	sp, sp, #8
   80fe0:	mov	r4, r2
   80fe4:	mov	r5, r1
   80fe8:	mov	r6, r0
   80fec:	bl	4aee0 <fputs@plt+0x39b2c>
   80ff0:	cmp	r5, #1
   80ff4:	blt	8103c <fputs@plt+0x6fc88>
   80ff8:	mov	r8, #0
   80ffc:	mov	r7, #0
   81000:	ldr	r0, [r6]
   81004:	ldrb	r0, [r0, #69]	; 0x45
   81008:	cmp	r0, #0
   8100c:	bne	8102c <fputs@plt+0x6fc78>
   81010:	ldr	r0, [r6, #16]
   81014:	ldr	r1, [r4]
   81018:	mvn	r2, #0
   8101c:	mov	r3, #1
   81020:	str	r8, [sp]
   81024:	add	r0, r0, r7
   81028:	bl	1a2f4 <fputs@plt+0x8f40>
   8102c:	add	r7, r7, #40	; 0x28
   81030:	add	r4, r4, #4
   81034:	subs	r5, r5, #1
   81038:	bne	81000 <fputs@plt+0x6fc4c>
   8103c:	sub	sp, fp, #24
   81040:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   81044:	sub	sp, sp, #4
   81048:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   8104c:	add	fp, sp, #24
   81050:	sub	sp, sp, #12
   81054:	mov	r6, r0
   81058:	add	r0, fp, #8
   8105c:	mov	r4, r2
   81060:	mov	r5, r1
   81064:	mov	r8, #0
   81068:	str	r3, [fp, #8]
   8106c:	str	r0, [sp, #8]
   81070:	b	810e8 <fputs@plt+0x6fd34>
   81074:	ldr	r0, [sp, #8]
   81078:	mov	r3, r5
   8107c:	add	r1, r0, #4
   81080:	str	r1, [sp, #8]
   81084:	mov	r1, #22
   81088:	ldr	r2, [r0]
   8108c:	mov	r0, r6
   81090:	str	r8, [sp]
   81094:	bl	4a1bc <fputs@plt+0x38e08>
   81098:	b	810e0 <fputs@plt+0x6fd2c>
   8109c:	ldr	r0, [sp, #8]
   810a0:	mov	r2, #0
   810a4:	mov	r3, r5
   810a8:	add	r1, r0, #4
   810ac:	str	r1, [sp, #8]
   810b0:	mov	r1, #97	; 0x61
   810b4:	ldr	r7, [r0]
   810b8:	mov	r0, r6
   810bc:	str	r8, [sp]
   810c0:	cmp	r7, #0
   810c4:	movweq	r1, #25
   810c8:	bl	4a1bc <fputs@plt+0x38e08>
   810cc:	mov	r1, r0
   810d0:	mov	r0, r6
   810d4:	mov	r2, r7
   810d8:	mov	r3, #0
   810dc:	bl	1d530 <fputs@plt+0xc17c>
   810e0:	add	r4, r4, #1
   810e4:	add	r5, r5, #1
   810e8:	ldrb	r0, [r4]
   810ec:	cmp	r0, #115	; 0x73
   810f0:	beq	8109c <fputs@plt+0x6fce8>
   810f4:	cmp	r0, #0
   810f8:	bne	81074 <fputs@plt+0x6fcc0>
   810fc:	sub	sp, fp, #24
   81100:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   81104:	add	sp, sp, #4
   81108:	bx	lr
   8110c:	ldr	r2, [r0]
   81110:	ldr	r0, [r0, #4]
   81114:	str	r2, [r0, #4]
   81118:	ldr	r0, [r0]
   8111c:	ldrb	r2, [r0, #13]
   81120:	cmp	r2, #0
   81124:	beq	81138 <fputs@plt+0x6fd84>
   81128:	mov	ip, #0
   8112c:	mov	r3, #1
   81130:	mov	r2, #0
   81134:	b	81160 <fputs@plt+0x6fdac>
   81138:	and	r3, r1, #7
   8113c:	mov	ip, #0
   81140:	sub	r2, r3, #4
   81144:	cmp	r3, #2
   81148:	sub	r3, r3, #1
   8114c:	clz	r2, r2
   81150:	clz	r3, r3
   81154:	movwhi	ip, #1
   81158:	lsr	r2, r2, #5
   8115c:	lsr	r3, r3, #5
   81160:	cmp	r3, #0
   81164:	strb	ip, [r0, #8]
   81168:	strb	r3, [r0, #7]
   8116c:	strb	r2, [r0, #9]
   81170:	beq	8117c <fputs@plt+0x6fdc8>
   81174:	mov	r3, #0
   81178:	b	811a4 <fputs@plt+0x6fdf0>
   8117c:	tst	r1, #8
   81180:	bne	811a0 <fputs@plt+0x6fdec>
   81184:	mov	r3, #2
   81188:	tst	r1, #16
   8118c:	strb	r3, [r0, #12]
   81190:	bne	811d0 <fputs@plt+0x6fe1c>
   81194:	mov	r3, #2
   81198:	strb	r3, [r0, #10]
   8119c:	b	811ac <fputs@plt+0x6fdf8>
   811a0:	mov	r3, #3
   811a4:	strb	r3, [r0, #10]
   811a8:	strb	r3, [r0, #12]
   811ac:	cmp	ip, #0
   811b0:	orrne	r3, r3, #32
   811b4:	tst	r1, #32
   811b8:	strb	r3, [r0, #11]
   811bc:	ldrb	r2, [r0, #21]
   811c0:	and	r3, r2, #254	; 0xfe
   811c4:	orreq	r3, r2, #1
   811c8:	strb	r3, [r0, #21]
   811cc:	bx	lr
   811d0:	mov	r2, #3
   811d4:	strb	r2, [r0, #10]
   811d8:	b	811ac <fputs@plt+0x6fdf8>
   811dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811e0:	add	fp, sp, #28
   811e4:	sub	sp, sp, #12
   811e8:	mov	r4, r0
   811ec:	ldr	r0, [r0]
   811f0:	mov	r7, r1
   811f4:	mov	r5, r2
   811f8:	ldr	r1, [r4, #4]
   811fc:	ldr	r8, [r0, #32]
   81200:	ldr	r0, [r2]
   81204:	ldr	r6, [r1, #4]
   81208:	mov	r1, #1
   8120c:	bl	19f04 <fputs@plt+0x8b50>
   81210:	mov	r9, r0
   81214:	ldr	r0, [r5, #4]
   81218:	mov	r1, #1
   8121c:	bl	19f04 <fputs@plt+0x8b50>
   81220:	mov	sl, r0
   81224:	ldr	r0, [r5]
   81228:	mov	r1, #1
   8122c:	bl	19d48 <fputs@plt+0x8994>
   81230:	ldr	r1, [r8, #124]	; 0x7c
   81234:	cmp	r0, r1
   81238:	ble	81260 <fputs@plt+0x6feac>
   8123c:	mov	r0, #1
   81240:	mvn	r1, #0
   81244:	strb	r0, [r4, #25]
   81248:	str	r0, [r4, #20]
   8124c:	ldr	r0, [r4]
   81250:	str	r1, [sp]
   81254:	movw	r1, #11049	; 0x2b29
   81258:	movt	r1, #9
   8125c:	b	812b0 <fputs@plt+0x6fefc>
   81260:	cmp	r7, #3
   81264:	bne	812c0 <fputs@plt+0x6ff0c>
   81268:	ldr	r0, [r5, #8]
   8126c:	mov	r1, #1
   81270:	bl	19f04 <fputs@plt+0x8b50>
   81274:	cmp	r0, #0
   81278:	str	r0, [sp, #8]
   8127c:	beq	812d0 <fputs@plt+0x6ff1c>
   81280:	cmn	r0, #1
   81284:	ldrbne	r2, [r0]
   81288:	cmpne	r2, #0
   8128c:	bne	81310 <fputs@plt+0x6ff5c>
   81290:	mov	r0, #1
   81294:	mvn	r1, #0
   81298:	strb	r0, [r4, #25]
   8129c:	str	r0, [r4, #20]
   812a0:	ldr	r0, [r4]
   812a4:	str	r1, [sp]
   812a8:	movw	r1, #11082	; 0x2b4a
   812ac:	movt	r1, #9
   812b0:	mvn	r2, #0
   812b4:	mov	r3, #1
   812b8:	bl	1a2f4 <fputs@plt+0x8f40>
   812bc:	b	812d0 <fputs@plt+0x6ff1c>
   812c0:	ldrb	r3, [r6, #2]
   812c4:	cmp	r9, #0
   812c8:	cmpne	sl, #0
   812cc:	bne	812d8 <fputs@plt+0x6ff24>
   812d0:	sub	sp, fp, #28
   812d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812d8:	mov	r0, r9
   812dc:	mov	r1, sl
   812e0:	mov	r2, r6
   812e4:	bl	1df6c <fputs@plt+0xcbb8>
   812e8:	mov	r2, r0
   812ec:	ldr	r0, [r4]
   812f0:	movw	r3, #9312	; 0x2460
   812f4:	ldrh	r1, [r0, #8]
   812f8:	tst	r1, r3
   812fc:	beq	81368 <fputs@plt+0x6ffb4>
   81300:	asr	r3, r2, #31
   81304:	sub	sp, fp, #28
   81308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8130c:	b	34d9c <fputs@plt+0x239e8>
   81310:	mov	r3, #0
   81314:	uxtb	r2, r2
   81318:	mov	r1, r3
   8131c:	cmp	r2, #192	; 0xc0
   81320:	bcc	81338 <fputs@plt+0x6ff84>
   81324:	ldrb	r2, [r0, #1]!
   81328:	and	r3, r2, #192	; 0xc0
   8132c:	cmp	r3, #128	; 0x80
   81330:	beq	81324 <fputs@plt+0x6ff70>
   81334:	b	81340 <fputs@plt+0x6ff8c>
   81338:	add	r0, r0, #1
   8133c:	ldrb	r2, [r0]
   81340:	cmp	r2, #0
   81344:	addne	r3, r1, #1
   81348:	cmnne	r0, #1
   8134c:	bne	81314 <fputs@plt+0x6ff60>
   81350:	cmp	r1, #0
   81354:	bne	81290 <fputs@plt+0x6fedc>
   81358:	add	r0, sp, #8
   8135c:	bl	4a8fc <fputs@plt+0x39548>
   81360:	mov	r3, r0
   81364:	b	812c4 <fputs@plt+0x6ff10>
   81368:	mov	r1, #4
   8136c:	asr	r3, r2, #31
   81370:	strh	r1, [r0, #8]
   81374:	strd	r2, [r0]
   81378:	b	812d0 <fputs@plt+0x6ff1c>
   8137c:	push	{r4, r5, r6, r7, fp, lr}
   81380:	add	fp, sp, #16
   81384:	mov	r4, r1
   81388:	ldr	r1, [r2, #4]
   8138c:	mov	r5, r2
   81390:	cmp	r0, #0
   81394:	add	r6, r1, #37	; 0x25
   81398:	beq	813ac <fputs@plt+0x6fff8>
   8139c:	mov	r2, r6
   813a0:	mov	r3, #0
   813a4:	bl	238bc <fputs@plt+0x12508>
   813a8:	b	813b8 <fputs@plt+0x70004>
   813ac:	mov	r0, r6
   813b0:	mov	r1, #0
   813b4:	bl	142d0 <fputs@plt+0x2f1c>
   813b8:	mov	r7, r0
   813bc:	cmp	r0, #0
   813c0:	beq	813f4 <fputs@plt+0x70040>
   813c4:	mov	r0, r7
   813c8:	mov	r1, #0
   813cc:	mov	r2, r6
   813d0:	bl	11174 <memset@plt>
   813d4:	ldm	r5, {r1, r2}
   813d8:	add	r5, r7, #36	; 0x24
   813dc:	mov	r0, r5
   813e0:	bl	1121c <memcpy@plt>
   813e4:	mov	r0, r5
   813e8:	bl	66a60 <fputs@plt+0x556ac>
   813ec:	strb	r4, [r7]
   813f0:	str	r5, [r7, #12]
   813f4:	mov	r0, r7
   813f8:	pop	{r4, r5, r6, r7, fp, pc}
   813fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81400:	add	fp, sp, #28
   81404:	sub	sp, sp, #44	; 0x2c
   81408:	mov	r8, r0
   8140c:	ldr	r0, [r0]
   81410:	mov	r7, #0
   81414:	mov	r1, #1
   81418:	mov	r4, r2
   8141c:	ldr	sl, [r0, #32]
   81420:	str	r7, [fp, #-32]	; 0xffffffe0
   81424:	str	r7, [sp, #36]	; 0x24
   81428:	str	r7, [sp, #28]
   8142c:	ldr	r0, [r2]
   81430:	bl	19f04 <fputs@plt+0x8b50>
   81434:	mov	r9, r0
   81438:	ldr	r0, [r4, #4]
   8143c:	mov	r1, #1
   81440:	bl	19f04 <fputs@plt+0x8b50>
   81444:	ldr	r2, [sl, #120]	; 0x78
   81448:	mov	r4, r0
   8144c:	movw	r0, #39819	; 0x9b8b
   81450:	ldr	r6, [sl, #20]
   81454:	cmp	r9, #0
   81458:	movt	r0, #8
   8145c:	moveq	r9, r0
   81460:	cmp	r4, #0
   81464:	moveq	r4, r0
   81468:	add	r0, r2, #2
   8146c:	cmp	r6, r0
   81470:	bge	814e4 <fputs@plt+0x70130>
   81474:	ldrb	r0, [sl, #67]	; 0x43
   81478:	cmp	r0, #0
   8147c:	beq	814f8 <fputs@plt+0x70144>
   81480:	ldr	r7, [sl, #16]
   81484:	cmp	r6, #1
   81488:	blt	814b0 <fputs@plt+0x700fc>
   8148c:	mov	r5, #0
   81490:	ldr	r0, [r7, r5, lsl #4]
   81494:	mov	r1, r4
   81498:	bl	15fac <fputs@plt+0x4bf8>
   8149c:	cmp	r0, #0
   814a0:	beq	81564 <fputs@plt+0x701b0>
   814a4:	add	r5, r5, #1
   814a8:	cmp	r5, r6
   814ac:	blt	81490 <fputs@plt+0x700dc>
   814b0:	add	r0, sl, #392	; 0x188
   814b4:	cmp	r7, r0
   814b8:	beq	81588 <fputs@plt+0x701d4>
   814bc:	mov	r0, #16
   814c0:	mov	r1, r7
   814c4:	mov	r3, #0
   814c8:	add	r2, r0, r6, lsl #4
   814cc:	mov	r0, sl
   814d0:	bl	2387c <fputs@plt+0x124c8>
   814d4:	cmp	r0, #0
   814d8:	beq	8155c <fputs@plt+0x701a8>
   814dc:	mov	r6, r0
   814e0:	b	815bc <fputs@plt+0x70208>
   814e4:	movw	r1, #11501	; 0x2ced
   814e8:	mov	r0, sl
   814ec:	movt	r1, #9
   814f0:	bl	1d380 <fputs@plt+0xbfcc>
   814f4:	b	81508 <fputs@plt+0x70154>
   814f8:	movw	r1, #11538	; 0x2d12
   814fc:	movt	r1, #9
   81500:	mov	r0, sl
   81504:	bl	1d380 <fputs@plt+0xbfcc>
   81508:	mov	r1, r0
   8150c:	str	r0, [sp, #28]
   81510:	cmp	r1, #0
   81514:	beq	81548 <fputs@plt+0x70194>
   81518:	mov	r0, #1
   8151c:	mvn	r2, #0
   81520:	mov	r3, #1
   81524:	strb	r0, [r8, #25]
   81528:	str	r0, [r8, #20]
   8152c:	ldr	r0, [r8]
   81530:	str	r2, [sp]
   81534:	mvn	r2, #0
   81538:	bl	1a2f4 <fputs@plt+0x8f40>
   8153c:	ldr	r1, [sp, #28]
   81540:	mov	r0, sl
   81544:	bl	13ce4 <fputs@plt+0x2930>
   81548:	cmp	r7, #0
   8154c:	beq	8155c <fputs@plt+0x701a8>
   81550:	mov	r0, r8
   81554:	mov	r1, r7
   81558:	bl	1a8c8 <fputs@plt+0x9514>
   8155c:	sub	sp, fp, #28
   81560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81564:	movw	r1, #11580	; 0x2d3c
   81568:	mov	r0, sl
   8156c:	mov	r2, r4
   81570:	movt	r1, #9
   81574:	bl	1d380 <fputs@plt+0xbfcc>
   81578:	mov	r1, r0
   8157c:	str	r0, [sp, #28]
   81580:	mov	r7, #0
   81584:	b	81510 <fputs@plt+0x7015c>
   81588:	mov	r0, sl
   8158c:	mov	r2, #48	; 0x30
   81590:	mov	r3, #0
   81594:	bl	238bc <fputs@plt+0x12508>
   81598:	cmp	r0, #0
   8159c:	beq	8155c <fputs@plt+0x701a8>
   815a0:	mov	r6, r0
   815a4:	ldr	r0, [sl, #16]
   815a8:	vld1.32	{d16-d17}, [r0]!
   815ac:	vld1.32	{d18-d19}, [r0]
   815b0:	mov	r0, r6
   815b4:	vst1.32	{d16-d17}, [r0]!
   815b8:	vst1.32	{d18-d19}, [r0]
   815bc:	str	r6, [sl, #16]
   815c0:	vmov.i32	q8, #0	; 0x00000000
   815c4:	add	r1, sp, #36	; 0x24
   815c8:	sub	r2, fp, #32
   815cc:	add	r3, sp, #24
   815d0:	ldr	r5, [sl, #20]
   815d4:	add	r7, r6, r5, lsl #4
   815d8:	vst1.32	{d16-d17}, [r7]
   815dc:	ldr	r0, [sl, #48]	; 0x30
   815e0:	str	r0, [sp, #32]
   815e4:	ldr	r0, [sl]
   815e8:	ldr	r0, [r0, #16]
   815ec:	str	r2, [sp]
   815f0:	str	r1, [sp, #4]
   815f4:	add	r2, sp, #32
   815f8:	mov	r1, r9
   815fc:	bl	81b88 <fputs@plt+0x707d4>
   81600:	cmp	r0, #0
   81604:	beq	81650 <fputs@plt+0x7029c>
   81608:	cmp	r0, #7
   8160c:	ldrbeq	r0, [sl, #69]	; 0x45
   81610:	cmpeq	r0, #0
   81614:	beq	8172c <fputs@plt+0x70378>
   81618:	mov	r0, #1
   8161c:	ldr	r4, [sp, #36]	; 0x24
   81620:	mvn	r1, #0
   81624:	mvn	r2, #0
   81628:	mov	r3, #1
   8162c:	strb	r0, [r8, #25]
   81630:	str	r0, [r8, #20]
   81634:	ldr	r0, [r8]
   81638:	str	r1, [sp]
   8163c:	mov	r1, r4
   81640:	bl	1a2f4 <fputs@plt+0x8f40>
   81644:	mov	r0, r4
   81648:	bl	14400 <fputs@plt+0x304c>
   8164c:	b	8155c <fputs@plt+0x701a8>
   81650:	ldr	r0, [sp, #32]
   81654:	str	r5, [sp, #16]
   81658:	ldr	r5, [fp, #-32]	; 0xffffffe0
   8165c:	mov	r2, #0
   81660:	add	r3, r7, #4
   81664:	str	r7, [sp, #20]
   81668:	str	r2, [sp]
   8166c:	mov	r2, sl
   81670:	str	r3, [sp, #12]
   81674:	orr	r1, r0, #256	; 0x100
   81678:	ldr	r0, [sp, #24]
   8167c:	str	r1, [sp, #32]
   81680:	str	r1, [sp, #4]
   81684:	mov	r1, r5
   81688:	bl	26268 <fputs@plt+0x14eb4>
   8168c:	mov	r7, r0
   81690:	mov	r0, r5
   81694:	bl	14400 <fputs@plt+0x304c>
   81698:	ldr	r0, [sl, #20]
   8169c:	cmp	r7, #0
   816a0:	add	r0, r0, #1
   816a4:	str	r0, [sl, #20]
   816a8:	beq	816d0 <fputs@plt+0x7031c>
   816ac:	cmp	r7, #19
   816b0:	bne	81804 <fputs@plt+0x70450>
   816b4:	movw	r1, #11610	; 0x2d5a
   816b8:	mov	r0, sl
   816bc:	movt	r1, #9
   816c0:	bl	1d380 <fputs@plt+0xbfcc>
   816c4:	str	r0, [sp, #28]
   816c8:	mov	r7, #1
   816cc:	b	81804 <fputs@plt+0x70450>
   816d0:	ldr	r5, [sp, #12]
   816d4:	mov	r0, sl
   816d8:	ldr	r1, [r5]
   816dc:	bl	82120 <fputs@plt+0x70d6c>
   816e0:	ldr	r1, [sp, #20]
   816e4:	cmp	r0, #0
   816e8:	str	r0, [r1, #12]
   816ec:	beq	8175c <fputs@plt+0x703a8>
   816f0:	ldrb	r1, [r0, #76]	; 0x4c
   816f4:	mov	r7, #0
   816f8:	cmp	r1, #0
   816fc:	beq	81760 <fputs@plt+0x703ac>
   81700:	ldrb	r1, [sl, #66]	; 0x42
   81704:	ldrb	r0, [r0, #77]	; 0x4d
   81708:	cmp	r0, r1
   8170c:	beq	81760 <fputs@plt+0x703ac>
   81710:	movw	r1, #11639	; 0x2d77
   81714:	mov	r0, sl
   81718:	movt	r1, #9
   8171c:	bl	1d380 <fputs@plt+0xbfcc>
   81720:	mov	r7, #1
   81724:	str	r0, [sp, #28]
   81728:	b	81760 <fputs@plt+0x703ac>
   8172c:	ldrb	r0, [sl, #70]	; 0x46
   81730:	cmp	r0, #0
   81734:	bne	81618 <fputs@plt+0x70264>
   81738:	mov	r0, #1
   8173c:	strb	r0, [sl, #69]	; 0x45
   81740:	ldr	r1, [sl, #164]	; 0xa4
   81744:	cmp	r1, #1
   81748:	strge	r0, [sl, #248]	; 0xf8
   8174c:	ldr	r0, [sl, #256]	; 0x100
   81750:	add	r0, r0, #1
   81754:	str	r0, [sl, #256]	; 0x100
   81758:	b	81618 <fputs@plt+0x70264>
   8175c:	mov	r7, #7
   81760:	ldr	r0, [r5]
   81764:	ldr	r2, [r0]
   81768:	ldr	r1, [r0, #4]
   8176c:	str	r2, [r1, #4]
   81770:	ldr	r3, [r1]
   81774:	ldrb	r5, [r3, #13]
   81778:	cmp	r5, #0
   8177c:	bne	817a4 <fputs@plt+0x703f0>
   81780:	ldr	r5, [r3, #216]	; 0xd8
   81784:	ldrb	ip, [sl, #71]	; 0x47
   81788:	cmp	r5, #0
   8178c:	beq	817a0 <fputs@plt+0x703ec>
   81790:	ldrb	r5, [r5, #43]	; 0x2b
   81794:	cmp	r5, #2
   81798:	strbne	ip, [r3, #4]
   8179c:	b	817a4 <fputs@plt+0x703f0>
   817a0:	strb	ip, [r3, #4]
   817a4:	ldr	r3, [sl, #16]
   817a8:	ldr	r3, [r3, #4]
   817ac:	cmp	r3, #0
   817b0:	beq	817cc <fputs@plt+0x70418>
   817b4:	ldr	r5, [r3]
   817b8:	ldr	r3, [r3, #4]
   817bc:	str	r5, [r3, #4]
   817c0:	ldrh	r3, [r3, #22]
   817c4:	ubfx	r3, r3, #2, #1
   817c8:	b	817d0 <fputs@plt+0x7041c>
   817cc:	mov	r3, #0
   817d0:	cmp	r0, #0
   817d4:	beq	817f4 <fputs@plt+0x70440>
   817d8:	str	r2, [r1, #4]
   817dc:	movw	ip, #65531	; 0xfffb
   817e0:	cmp	r3, #0
   817e4:	ldrh	r2, [r1, #22]
   817e8:	orr	r5, r2, #4
   817ec:	andeq	r5, r2, ip
   817f0:	strh	r5, [r1, #22]
   817f4:	ldr	r1, [sl, #24]
   817f8:	and	r1, r1, #56	; 0x38
   817fc:	orr	r1, r1, #3
   81800:	bl	8110c <fputs@plt+0x6fd58>
   81804:	ldr	r1, [sp, #20]
   81808:	mov	r0, #3
   8180c:	strb	r0, [r1, #8]
   81810:	mov	r0, sl
   81814:	mov	r1, r4
   81818:	bl	1b704 <fputs@plt+0xa350>
   8181c:	ldr	r1, [sp, #16]
   81820:	str	r0, [r6, r1, lsl #4]
   81824:	orrs	r0, r7, r0
   81828:	movweq	r7, #7
   8182c:	cmp	r7, #0
   81830:	bne	81880 <fputs@plt+0x704cc>
   81834:	ldr	r0, [sl, #20]
   81838:	cmp	r0, #1
   8183c:	blt	81868 <fputs@plt+0x704b4>
   81840:	ldr	r1, [sl, #16]
   81844:	add	r1, r1, #4
   81848:	ldr	r2, [r1]
   8184c:	add	r1, r1, #16
   81850:	cmp	r2, #0
   81854:	ldrne	r3, [r2]
   81858:	ldrne	r2, [r2, #4]
   8185c:	strne	r3, [r2, #4]
   81860:	subs	r0, r0, #1
   81864:	bne	81848 <fputs@plt+0x70494>
   81868:	add	r1, sp, #28
   8186c:	mov	r0, sl
   81870:	bl	22714 <fputs@plt+0x11360>
   81874:	mov	r7, r0
   81878:	cmp	r0, #0
   8187c:	beq	8155c <fputs@plt+0x701a8>
   81880:	ldrd	r0, [sl, #16]
   81884:	sub	r4, r1, #1
   81888:	add	r0, r0, r4, lsl #4
   8188c:	ldr	r0, [r0, #4]
   81890:	cmp	r0, #0
   81894:	beq	818b0 <fputs@plt+0x704fc>
   81898:	bl	33180 <fputs@plt+0x21dcc>
   8189c:	ldr	r0, [sl, #16]
   818a0:	mov	r1, #0
   818a4:	add	r0, r0, r4, lsl #4
   818a8:	str	r1, [r0, #12]
   818ac:	str	r1, [r0, #4]
   818b0:	mov	r0, sl
   818b4:	bl	189fc <fputs@plt+0x7648>
   818b8:	movw	r0, #3082	; 0xc0a
   818bc:	str	r4, [sl, #20]
   818c0:	cmp	r7, r0
   818c4:	cmpne	r7, #7
   818c8:	bne	8191c <fputs@plt+0x70568>
   818cc:	ldrb	r0, [sl, #69]	; 0x45
   818d0:	cmp	r0, #0
   818d4:	bne	81904 <fputs@plt+0x70550>
   818d8:	ldrb	r0, [sl, #70]	; 0x46
   818dc:	cmp	r0, #0
   818e0:	bne	81904 <fputs@plt+0x70550>
   818e4:	mov	r0, #1
   818e8:	strb	r0, [sl, #69]	; 0x45
   818ec:	ldr	r1, [sl, #164]	; 0xa4
   818f0:	cmp	r1, #1
   818f4:	strge	r0, [sl, #248]	; 0xf8
   818f8:	ldr	r0, [sl, #256]	; 0x100
   818fc:	add	r0, r0, #1
   81900:	str	r0, [sl, #256]	; 0x100
   81904:	ldr	r1, [sp, #28]
   81908:	mov	r0, sl
   8190c:	bl	13ce4 <fputs@plt+0x2930>
   81910:	movw	r1, #64431	; 0xfbaf
   81914:	movt	r1, #8
   81918:	b	81500 <fputs@plt+0x7014c>
   8191c:	ldr	r1, [sp, #28]
   81920:	cmp	r1, #0
   81924:	bne	81518 <fputs@plt+0x70164>
   81928:	movw	r1, #11707	; 0x2dbb
   8192c:	mov	r0, sl
   81930:	mov	r2, r9
   81934:	movt	r1, #9
   81938:	b	814f0 <fputs@plt+0x7013c>
   8193c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81940:	add	fp, sp, #28
   81944:	sub	sp, sp, #44	; 0x2c
   81948:	ldr	sl, [fp, #8]
   8194c:	ldr	r4, [r0]
   81950:	ldr	r8, [fp, #12]
   81954:	mov	r5, r0
   81958:	add	r0, sp, #12
   8195c:	str	r1, [sp, #8]
   81960:	mov	r9, r3
   81964:	vmov.i32	q8, #0	; 0x00000000
   81968:	str	r2, [sp, #4]
   8196c:	add	r1, r0, #16
   81970:	add	r0, r0, #4
   81974:	vst1.32	{d16-d17}, [r1]
   81978:	vst1.32	{d16-d17}, [r0]
   8197c:	str	r5, [sp, #12]
   81980:	cmp	sl, #0
   81984:	beq	819b4 <fputs@plt+0x70600>
   81988:	ldrb	r0, [sl]
   8198c:	cmp	r0, #27
   81990:	bne	819a0 <fputs@plt+0x705ec>
   81994:	mov	r0, #97	; 0x61
   81998:	strb	r0, [sl]
   8199c:	b	819b4 <fputs@plt+0x70600>
   819a0:	add	r0, sp, #12
   819a4:	mov	r1, sl
   819a8:	bl	6727c <fputs@plt+0x55ec8>
   819ac:	cmp	r0, #0
   819b0:	bne	81b5c <fputs@plt+0x707a8>
   819b4:	cmp	r8, #0
   819b8:	beq	819e8 <fputs@plt+0x70634>
   819bc:	ldrb	r0, [r8]
   819c0:	cmp	r0, #27
   819c4:	bne	819d4 <fputs@plt+0x70620>
   819c8:	mov	r0, #97	; 0x61
   819cc:	strb	r0, [r8]
   819d0:	b	819e8 <fputs@plt+0x70634>
   819d4:	add	r0, sp, #12
   819d8:	mov	r1, r8
   819dc:	bl	6727c <fputs@plt+0x55ec8>
   819e0:	cmp	r0, #0
   819e4:	bne	81b5c <fputs@plt+0x707a8>
   819e8:	ldr	r0, [fp, #16]
   819ec:	cmp	r0, #0
   819f0:	beq	81a20 <fputs@plt+0x7066c>
   819f4:	ldr	r1, [fp, #16]
   819f8:	ldrb	r0, [r1]
   819fc:	cmp	r0, #27
   81a00:	bne	81a10 <fputs@plt+0x7065c>
   81a04:	mov	r0, #97	; 0x61
   81a08:	strb	r0, [r1]
   81a0c:	b	81a20 <fputs@plt+0x7066c>
   81a10:	add	r0, sp, #12
   81a14:	bl	6727c <fputs@plt+0x55ec8>
   81a18:	cmp	r0, #0
   81a1c:	bne	81b5c <fputs@plt+0x707a8>
   81a20:	cmp	r9, #0
   81a24:	beq	81a58 <fputs@plt+0x706a4>
   81a28:	ldrb	r1, [r9]
   81a2c:	mov	r2, #0
   81a30:	mov	r0, #0
   81a34:	mov	r3, #0
   81a38:	cmp	r1, #97	; 0x61
   81a3c:	ldr	r1, [sp, #8]
   81a40:	ldreq	r2, [r9, #8]
   81a44:	str	r0, [sp]
   81a48:	mov	r0, r5
   81a4c:	bl	66940 <fputs@plt+0x5558c>
   81a50:	cmp	r0, #0
   81a54:	bne	81b5c <fputs@plt+0x707a8>
   81a58:	mov	r0, r5
   81a5c:	bl	60898 <fputs@plt+0x4f4e4>
   81a60:	mov	r6, r0
   81a64:	mov	r0, r5
   81a68:	ldr	r1, [r0, #60]!	; 0x3c
   81a6c:	cmp	r1, #4
   81a70:	bge	81a88 <fputs@plt+0x706d4>
   81a74:	mov	r0, r5
   81a78:	ldr	r2, [r0, #76]!	; 0x4c
   81a7c:	add	r1, r2, #4
   81a80:	add	r7, r2, #1
   81a84:	b	81a98 <fputs@plt+0x706e4>
   81a88:	ldr	r7, [r0, #4]
   81a8c:	sub	r1, r1, #4
   81a90:	add	r2, r7, #4
   81a94:	str	r2, [r5, #64]	; 0x40
   81a98:	str	r1, [r0]
   81a9c:	mov	r0, r5
   81aa0:	mov	r1, sl
   81aa4:	mov	r2, r7
   81aa8:	bl	6094c <fputs@plt+0x4f598>
   81aac:	add	r2, r7, #1
   81ab0:	mov	r0, r5
   81ab4:	mov	r1, r8
   81ab8:	bl	6094c <fputs@plt+0x4f598>
   81abc:	ldr	r1, [fp, #16]
   81ac0:	add	r2, r7, #2
   81ac4:	mov	r0, r5
   81ac8:	bl	6094c <fputs@plt+0x4f598>
   81acc:	cmp	r6, #0
   81ad0:	beq	81b5c <fputs@plt+0x707a8>
   81ad4:	ldr	r5, [sp, #4]
   81ad8:	add	r1, r7, #3
   81adc:	mov	r2, #0
   81ae0:	mov	r7, #0
   81ae4:	ldrsb	r0, [r5]
   81ae8:	str	r1, [sp]
   81aec:	sub	r3, r1, r0
   81af0:	mov	r0, r6
   81af4:	mov	r1, #35	; 0x23
   81af8:	bl	4a1bc <fputs@plt+0x38e08>
   81afc:	mov	r1, r0
   81b00:	mov	r0, r6
   81b04:	mov	r2, r5
   81b08:	mvn	r3, #4
   81b0c:	bl	1d530 <fputs@plt+0xc17c>
   81b10:	ldr	r0, [r6]
   81b14:	ldrb	r0, [r0, #69]	; 0x45
   81b18:	cmp	r0, #0
   81b1c:	bne	81b38 <fputs@plt+0x70784>
   81b20:	ldr	r1, [r6, #32]
   81b24:	ldr	r0, [r6, #4]
   81b28:	add	r1, r1, r1, lsl #2
   81b2c:	add	r0, r0, r1, lsl #2
   81b30:	ldrb	r1, [r5]
   81b34:	strb	r1, [r0, #-17]	; 0xffffffef
   81b38:	ldr	r0, [sp, #8]
   81b3c:	mov	r1, #147	; 0x93
   81b40:	mov	r3, #0
   81b44:	str	r7, [sp]
   81b48:	sub	r0, r0, #24
   81b4c:	clz	r0, r0
   81b50:	lsr	r2, r0, #5
   81b54:	mov	r0, r6
   81b58:	bl	4a1bc <fputs@plt+0x38e08>
   81b5c:	mov	r0, r4
   81b60:	mov	r1, sl
   81b64:	bl	48008 <fputs@plt+0x36c54>
   81b68:	mov	r0, r4
   81b6c:	mov	r1, r8
   81b70:	bl	48008 <fputs@plt+0x36c54>
   81b74:	ldr	r1, [fp, #16]
   81b78:	mov	r0, r4
   81b7c:	bl	48008 <fputs@plt+0x36c54>
   81b80:	sub	sp, fp, #28
   81b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81b8c:	add	fp, sp, #28
   81b90:	sub	sp, sp, #28
   81b94:	ldr	r5, [r2]
   81b98:	mov	r8, r2
   81b9c:	mov	r6, r1
   81ba0:	mov	sl, r0
   81ba4:	cmp	r1, #0
   81ba8:	str	r3, [sp, #24]
   81bac:	beq	81df4 <fputs@plt+0x70a40>
   81bb0:	mov	r0, r6
   81bb4:	bl	111f8 <strlen@plt>
   81bb8:	bic	r4, r0, #-1073741824	; 0xc0000000
   81bbc:	cmp	r4, #5
   81bc0:	bcc	81df8 <fputs@plt+0x70a44>
   81bc4:	movw	r0, #16696	; 0x4138
   81bc8:	and	r1, r5, #64	; 0x40
   81bcc:	movt	r0, #10
   81bd0:	ldr	r0, [r0, #12]
   81bd4:	orrs	r0, r0, r1
   81bd8:	beq	81df8 <fputs@plt+0x70a44>
   81bdc:	movw	r1, #11735	; 0x2dd7
   81be0:	mov	r0, r6
   81be4:	mov	r2, #5
   81be8:	movt	r1, #9
   81bec:	bl	110e4 <memcmp@plt>
   81bf0:	cmp	r0, #0
   81bf4:	bne	81df8 <fputs@plt+0x70a44>
   81bf8:	orr	r0, r5, #64	; 0x40
   81bfc:	add	r7, r4, #2
   81c00:	mov	r5, #0
   81c04:	str	r0, [sp, #16]
   81c08:	mov	r0, r6
   81c0c:	ldrb	r3, [r0], #1
   81c10:	adds	r1, r7, #1
   81c14:	adc	r2, r5, #0
   81c18:	cmp	r3, #38	; 0x26
   81c1c:	moveq	r7, r1
   81c20:	moveq	r5, r2
   81c24:	subs	r4, r4, #1
   81c28:	bne	81c0c <fputs@plt+0x70858>
   81c2c:	bl	13da4 <fputs@plt+0x29f0>
   81c30:	mov	r9, #7
   81c34:	cmp	r0, #0
   81c38:	bne	81e9c <fputs@plt+0x70ae8>
   81c3c:	mov	r0, r7
   81c40:	mov	r1, r5
   81c44:	str	sl, [sp, #20]
   81c48:	mov	sl, r8
   81c4c:	bl	142d0 <fputs@plt+0x2f1c>
   81c50:	cmp	r0, #0
   81c54:	beq	81e9c <fputs@plt+0x70ae8>
   81c58:	mov	r8, r0
   81c5c:	ldrb	r0, [r6, #5]
   81c60:	mov	r3, #5
   81c64:	cmp	r0, #47	; 0x2f
   81c68:	ldrbeq	r0, [r6, #6]
   81c6c:	cmpeq	r0, #47	; 0x2f
   81c70:	beq	82080 <fputs@plt+0x70ccc>
   81c74:	movw	ip, #49548	; 0xc18c
   81c78:	mov	r2, #0
   81c7c:	mov	lr, #0
   81c80:	movt	ip, #8
   81c84:	sub	r9, lr, #1
   81c88:	b	81d2c <fputs@plt+0x70978>
   81c8c:	add	r3, r3, #1
   81c90:	add	r0, r6, r3
   81c94:	ldrb	r0, [r0, #1]
   81c98:	cmp	r0, #0
   81c9c:	beq	81cb0 <fputs@plt+0x708fc>
   81ca0:	cmp	r0, #35	; 0x23
   81ca4:	ldrbne	r0, [r6, r3]
   81ca8:	cmpne	r0, #38	; 0x26
   81cac:	bne	81c8c <fputs@plt+0x708d8>
   81cb0:	add	r3, r3, #1
   81cb4:	b	81d2c <fputs@plt+0x70978>
   81cb8:	ubfx	r1, r0, #6, #1
   81cbc:	add	r3, r3, #3
   81cc0:	orr	r1, r1, r1, lsl #3
   81cc4:	add	r0, r1, r0
   81cc8:	ubfx	r1, r7, #6, #1
   81ccc:	orr	r1, r1, r1, lsl #3
   81cd0:	add	r1, r1, r7
   81cd4:	and	r1, r1, #15
   81cd8:	orr	r4, r1, r0, lsl #4
   81cdc:	tst	r4, #255	; 0xff
   81ce0:	beq	81cf8 <fputs@plt+0x70944>
   81ce4:	b	81de8 <fputs@plt+0x70a34>
   81ce8:	cmp	r2, #2
   81cec:	cmpeq	r1, #38	; 0x26
   81cf0:	beq	81d2c <fputs@plt+0x70978>
   81cf4:	add	r3, r3, #1
   81cf8:	ldrb	r1, [r6, r3]
   81cfc:	cmp	r1, #0
   81d00:	cmpne	r1, #35	; 0x23
   81d04:	beq	81d2c <fputs@plt+0x70978>
   81d08:	cmp	r2, #0
   81d0c:	cmpeq	r1, #63	; 0x3f
   81d10:	beq	81d2c <fputs@plt+0x70978>
   81d14:	cmp	r2, #1
   81d18:	bne	81ce8 <fputs@plt+0x70934>
   81d1c:	cmp	r1, #38	; 0x26
   81d20:	beq	81d2c <fputs@plt+0x70978>
   81d24:	cmp	r1, #61	; 0x3d
   81d28:	bne	81cf4 <fputs@plt+0x70940>
   81d2c:	ldrb	r4, [r6, r3]
   81d30:	cmp	r4, #0
   81d34:	cmpne	r4, #35	; 0x23
   81d38:	beq	81ea8 <fputs@plt+0x70af4>
   81d3c:	add	r1, r3, #1
   81d40:	cmp	r4, #37	; 0x25
   81d44:	bne	81d6c <fputs@plt+0x709b8>
   81d48:	ldrb	r0, [r6, r1]
   81d4c:	ldrb	r7, [ip, r0]
   81d50:	tst	r7, #8
   81d54:	beq	81d6c <fputs@plt+0x709b8>
   81d58:	add	r7, r6, r3
   81d5c:	ldrb	r7, [r7, #2]
   81d60:	ldrb	r5, [ip, r7]
   81d64:	tst	r5, #8
   81d68:	bne	81cb8 <fputs@plt+0x70904>
   81d6c:	cmp	r2, #1
   81d70:	bne	81da8 <fputs@plt+0x709f4>
   81d74:	cmp	r4, #61	; 0x3d
   81d78:	cmpne	r4, #38	; 0x26
   81d7c:	bne	81da0 <fputs@plt+0x709ec>
   81d80:	ldrb	r0, [r8, r9]
   81d84:	cmp	r0, #0
   81d88:	beq	81c90 <fputs@plt+0x708dc>
   81d8c:	cmp	r4, #38	; 0x26
   81d90:	bne	81dc8 <fputs@plt+0x70a14>
   81d94:	mov	r4, #0
   81d98:	strb	r4, [r8, lr]
   81d9c:	add	lr, lr, #1
   81da0:	mov	r2, #1
   81da4:	b	81de4 <fputs@plt+0x70a30>
   81da8:	cmp	r2, #0
   81dac:	beq	81dd0 <fputs@plt+0x70a1c>
   81db0:	cmp	r2, #2
   81db4:	bne	81de4 <fputs@plt+0x70a30>
   81db8:	mov	r2, #2
   81dbc:	cmp	r4, #38	; 0x26
   81dc0:	beq	81ddc <fputs@plt+0x70a28>
   81dc4:	b	81de4 <fputs@plt+0x70a30>
   81dc8:	mov	r2, #2
   81dcc:	b	81de0 <fputs@plt+0x70a2c>
   81dd0:	mov	r2, #0
   81dd4:	cmp	r4, #63	; 0x3f
   81dd8:	bne	81de4 <fputs@plt+0x70a30>
   81ddc:	mov	r2, #1
   81de0:	mov	r4, #0
   81de4:	mov	r3, r1
   81de8:	strb	r4, [r8, lr]
   81dec:	add	lr, lr, #1
   81df0:	b	81c84 <fputs@plt+0x708d0>
   81df4:	mov	r4, #0
   81df8:	bl	13da4 <fputs@plt+0x29f0>
   81dfc:	mov	r9, #7
   81e00:	cmp	r0, #0
   81e04:	bne	81e9c <fputs@plt+0x70ae8>
   81e08:	add	r0, r4, #2
   81e0c:	mov	r1, #0
   81e10:	str	sl, [sp, #20]
   81e14:	mov	r7, r8
   81e18:	mov	sl, #0
   81e1c:	bl	142d0 <fputs@plt+0x2f1c>
   81e20:	cmp	r0, #0
   81e24:	beq	81e9c <fputs@plt+0x70ae8>
   81e28:	mov	r1, r6
   81e2c:	mov	r2, r4
   81e30:	mov	r8, r0
   81e34:	bl	1121c <memcpy@plt>
   81e38:	add	r0, r8, r4
   81e3c:	bic	r4, r5, #64	; 0x40
   81e40:	strh	sl, [r0]
   81e44:	mov	sl, r7
   81e48:	ldr	r5, [sp, #20]
   81e4c:	mov	r0, r5
   81e50:	bl	13d40 <fputs@plt+0x298c>
   81e54:	ldr	r1, [sp, #24]
   81e58:	mov	r9, #0
   81e5c:	cmp	r0, #0
   81e60:	str	r0, [r1]
   81e64:	bne	81e90 <fputs@plt+0x70adc>
   81e68:	movw	r0, #11855	; 0x2e4f
   81e6c:	mov	r1, r5
   81e70:	movt	r0, #9
   81e74:	bl	15c8c <fputs@plt+0x48d8>
   81e78:	mov	r9, #1
   81e7c:	ldr	r1, [fp, #12]
   81e80:	str	r0, [r1]
   81e84:	mov	r0, r8
   81e88:	bl	14400 <fputs@plt+0x304c>
   81e8c:	mov	r8, #0
   81e90:	ldr	r0, [fp, #8]
   81e94:	str	r4, [sl]
   81e98:	str	r8, [r0]
   81e9c:	mov	r0, r9
   81ea0:	sub	sp, fp, #28
   81ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ea8:	cmp	r2, #1
   81eac:	mov	r1, #0
   81eb0:	moveq	r0, #0
   81eb4:	strbeq	r0, [r8, lr]
   81eb8:	addeq	lr, lr, #1
   81ebc:	add	r0, r8, lr
   81ec0:	strh	r1, [r0]
   81ec4:	mov	r0, r8
   81ec8:	bl	111f8 <strlen@plt>
   81ecc:	bic	r0, r0, #-1073741824	; 0xc0000000
   81ed0:	add	r4, r8, r0
   81ed4:	ldrb	r0, [r4, #1]!
   81ed8:	cmp	r0, #0
   81edc:	beq	82064 <fputs@plt+0x70cb0>
   81ee0:	movw	r7, #11783	; 0x2e07
   81ee4:	movt	r7, #9
   81ee8:	cmp	r4, #0
   81eec:	beq	81f48 <fputs@plt+0x70b94>
   81ef0:	mov	r0, r4
   81ef4:	bl	111f8 <strlen@plt>
   81ef8:	bic	r6, r0, #-1073741824	; 0xc0000000
   81efc:	add	r0, r4, r6
   81f00:	add	r5, r0, #1
   81f04:	mov	r0, r5
   81f08:	bl	111f8 <strlen@plt>
   81f0c:	bic	r9, r0, #-1073741824	; 0xc0000000
   81f10:	cmp	r6, #5
   81f14:	beq	81f5c <fputs@plt+0x70ba8>
   81f18:	cmp	r6, #4
   81f1c:	beq	81f94 <fputs@plt+0x70be0>
   81f20:	cmp	r6, #3
   81f24:	bne	82054 <fputs@plt+0x70ca0>
   81f28:	movw	r0, #11779	; 0x2e03
   81f2c:	mov	r1, r4
   81f30:	mov	r2, #3
   81f34:	movt	r0, #9
   81f38:	bl	110e4 <memcmp@plt>
   81f3c:	cmp	r0, #0
   81f40:	streq	r5, [sp, #20]
   81f44:	b	82054 <fputs@plt+0x70ca0>
   81f48:	mov	r0, #1
   81f4c:	mov	r5, #1
   81f50:	bl	111f8 <strlen@plt>
   81f54:	bic	r9, r0, #-1073741824	; 0xc0000000
   81f58:	b	82054 <fputs@plt+0x70ca0>
   81f5c:	mov	r0, r7
   81f60:	mov	r1, r4
   81f64:	mov	r2, #5
   81f68:	bl	110e4 <memcmp@plt>
   81f6c:	cmp	r0, #0
   81f70:	bne	82054 <fputs@plt+0x70ca0>
   81f74:	mov	r0, #393216	; 0x60000
   81f78:	str	r7, [sp, #12]
   81f7c:	str	r0, [sp, #8]
   81f80:	mvn	r0, #393216	; 0x60000
   81f84:	str	r0, [sp, #4]
   81f88:	movw	r0, #61456	; 0xf010
   81f8c:	movt	r0, #8
   81f90:	b	81fd0 <fputs@plt+0x70c1c>
   81f94:	ldr	r0, [r4]
   81f98:	movw	r1, #28525	; 0x6f6d
   81f9c:	movt	r1, #25956	; 0x6564
   81fa0:	cmp	r0, r1
   81fa4:	bne	82054 <fputs@plt+0x70ca0>
   81fa8:	ldr	r0, [sp, #16]
   81fac:	movw	r1, #64022	; 0xfa16
   81fb0:	movt	r1, #8
   81fb4:	str	r1, [sp, #12]
   81fb8:	and	r0, r0, #135	; 0x87
   81fbc:	str	r0, [sp, #8]
   81fc0:	mvn	r0, #135	; 0x87
   81fc4:	str	r0, [sp, #4]
   81fc8:	movw	r0, #61480	; 0xf028
   81fcc:	movt	r0, #8
   81fd0:	ldr	r6, [r0]
   81fd4:	cmp	r6, #0
   81fd8:	beq	8206c <fputs@plt+0x70cb8>
   81fdc:	add	r4, r0, #4
   81fe0:	mov	r0, r6
   81fe4:	bl	111f8 <strlen@plt>
   81fe8:	bic	r0, r0, #-1073741824	; 0xc0000000
   81fec:	cmp	r9, r0
   81ff0:	bne	8200c <fputs@plt+0x70c58>
   81ff4:	mov	r0, r5
   81ff8:	mov	r1, r6
   81ffc:	mov	r2, r9
   82000:	bl	110e4 <memcmp@plt>
   82004:	cmp	r0, #0
   82008:	beq	82024 <fputs@plt+0x70c70>
   8200c:	ldr	r6, [r4, #4]
   82010:	add	r0, r4, #8
   82014:	mov	r4, r0
   82018:	cmp	r6, #0
   8201c:	bne	81fe0 <fputs@plt+0x70c2c>
   82020:	b	8206c <fputs@plt+0x70cb8>
   82024:	ldr	r0, [r4]
   82028:	cmp	r0, #0
   8202c:	beq	8206c <fputs@plt+0x70cb8>
   82030:	ldr	r2, [sp, #8]
   82034:	bic	r1, r0, #128	; 0x80
   82038:	cmp	r1, r2
   8203c:	bgt	82104 <fputs@plt+0x70d50>
   82040:	ldr	r1, [sp, #16]
   82044:	ldr	r2, [sp, #4]
   82048:	and	r1, r2, r1
   8204c:	orr	r0, r0, r1
   82050:	str	r0, [sp, #16]
   82054:	add	r4, r5, r9
   82058:	ldrb	r0, [r4, #1]!
   8205c:	cmp	r0, #0
   82060:	bne	81ee8 <fputs@plt+0x70b34>
   82064:	ldr	r4, [sp, #16]
   82068:	b	81e48 <fputs@plt+0x70a94>
   8206c:	ldr	r1, [sp, #12]
   82070:	movw	r0, #11811	; 0x2e23
   82074:	mov	r2, r5
   82078:	movt	r0, #9
   8207c:	b	820f4 <fputs@plt+0x70d40>
   82080:	mov	r5, #7
   82084:	b	8208c <fputs@plt+0x70cd8>
   82088:	add	r5, r5, #1
   8208c:	ldrb	r0, [r6, r5]
   82090:	cmp	r0, #0
   82094:	cmpne	r0, #47	; 0x2f
   82098:	bne	82088 <fputs@plt+0x70cd4>
   8209c:	bic	r0, r5, #-2147483648	; 0x80000000
   820a0:	cmp	r0, #7
   820a4:	beq	820d8 <fputs@plt+0x70d24>
   820a8:	cmp	r0, #16
   820ac:	bne	820e0 <fputs@plt+0x70d2c>
   820b0:	movw	r0, #11741	; 0x2ddd
   820b4:	add	r4, r6, #7
   820b8:	mov	r2, #9
   820bc:	movt	r0, #9
   820c0:	mov	r1, r4
   820c4:	bl	110e4 <memcmp@plt>
   820c8:	cmp	r0, #0
   820cc:	bne	820e4 <fputs@plt+0x70d30>
   820d0:	mov	r3, #16
   820d4:	b	81c74 <fputs@plt+0x708c0>
   820d8:	mov	r3, #7
   820dc:	b	81c74 <fputs@plt+0x708c0>
   820e0:	add	r4, r6, #7
   820e4:	movw	r0, #11751	; 0x2de7
   820e8:	sub	r1, r5, #7
   820ec:	mov	r2, r4
   820f0:	movt	r0, #9
   820f4:	bl	15c8c <fputs@plt+0x48d8>
   820f8:	mov	r9, #1
   820fc:	ldr	r4, [sp, #16]
   82100:	b	81e7c <fputs@plt+0x70ac8>
   82104:	ldr	r1, [sp, #12]
   82108:	movw	r0, #11831	; 0x2e37
   8210c:	mov	r2, r5
   82110:	movt	r0, #9
   82114:	bl	15c8c <fputs@plt+0x48d8>
   82118:	mov	r9, #3
   8211c:	b	820fc <fputs@plt+0x70d48>
   82120:	push	{r4, r5, r6, r7, fp, lr}
   82124:	add	fp, sp, #16
   82128:	mov	r5, r0
   8212c:	cmp	r1, #0
   82130:	beq	82184 <fputs@plt+0x70dd0>
   82134:	ldm	r1, {r0, r6}
   82138:	str	r0, [r6, #4]
   8213c:	ldr	r4, [r6, #48]	; 0x30
   82140:	cmp	r4, #0
   82144:	bne	821a8 <fputs@plt+0x70df4>
   82148:	mov	r0, #84	; 0x54
   8214c:	mov	r1, #0
   82150:	mov	r7, #0
   82154:	bl	142d0 <fputs@plt+0x2f1c>
   82158:	cmp	r0, #0
   8215c:	beq	821e4 <fputs@plt+0x70e30>
   82160:	mov	r1, #0
   82164:	mov	r2, #84	; 0x54
   82168:	mov	r4, r0
   8216c:	bl	11174 <memset@plt>
   82170:	movw	r0, #6212	; 0x1844
   82174:	str	r4, [r6, #48]	; 0x30
   82178:	movt	r0, #4
   8217c:	str	r0, [r6, #52]	; 0x34
   82180:	b	821a8 <fputs@plt+0x70df4>
   82184:	mov	r0, #84	; 0x54
   82188:	mov	r1, #0
   8218c:	bl	142d0 <fputs@plt+0x2f1c>
   82190:	cmp	r0, #0
   82194:	beq	821f4 <fputs@plt+0x70e40>
   82198:	mov	r1, #0
   8219c:	mov	r2, #84	; 0x54
   821a0:	mov	r4, r0
   821a4:	bl	11174 <memset@plt>
   821a8:	ldrb	r0, [r4, #76]	; 0x4c
   821ac:	cmp	r0, #0
   821b0:	bne	82230 <fputs@plt+0x70e7c>
   821b4:	mov	r0, #1
   821b8:	vmov.i32	q8, #0	; 0x00000000
   821bc:	strb	r0, [r4, #77]	; 0x4d
   821c0:	add	r0, r4, #56	; 0x38
   821c4:	vst1.32	{d16-d17}, [r0]
   821c8:	add	r0, r4, #40	; 0x28
   821cc:	vst1.32	{d16-d17}, [r0]
   821d0:	add	r0, r4, #24
   821d4:	vst1.32	{d16-d17}, [r0]
   821d8:	add	r0, r4, #8
   821dc:	vst1.32	{d16-d17}, [r0]
   821e0:	b	82230 <fputs@plt+0x70e7c>
   821e4:	movw	r0, #6212	; 0x1844
   821e8:	str	r7, [r6, #48]	; 0x30
   821ec:	movt	r0, #4
   821f0:	str	r0, [r6, #52]	; 0x34
   821f4:	ldrb	r0, [r5, #69]	; 0x45
   821f8:	mov	r4, #0
   821fc:	cmp	r0, #0
   82200:	bne	82230 <fputs@plt+0x70e7c>
   82204:	ldrb	r0, [r5, #70]	; 0x46
   82208:	cmp	r0, #0
   8220c:	bne	82230 <fputs@plt+0x70e7c>
   82210:	mov	r0, #1
   82214:	strb	r0, [r5, #69]	; 0x45
   82218:	ldr	r1, [r5, #164]	; 0xa4
   8221c:	cmp	r1, #1
   82220:	strge	r0, [r5, #248]	; 0xf8
   82224:	ldr	r0, [r5, #256]	; 0x100
   82228:	add	r0, r0, #1
   8222c:	str	r0, [r5, #256]	; 0x100
   82230:	mov	r0, r4
   82234:	pop	{r4, r5, r6, r7, fp, pc}
   82238:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8223c:	add	fp, sp, #28
   82240:	sub	sp, sp, #140	; 0x8c
   82244:	mov	r9, r0
   82248:	ldr	r0, [r2]
   8224c:	mov	r1, #1
   82250:	bl	19f04 <fputs@plt+0x8b50>
   82254:	movw	sl, #39819	; 0x9b8b
   82258:	cmp	r0, #0
   8225c:	movt	sl, #8
   82260:	movne	sl, r0
   82264:	ldr	r0, [r9]
   82268:	ldr	r0, [r0, #32]
   8226c:	ldr	r4, [r0, #20]
   82270:	str	r0, [sp, #8]
   82274:	cmp	r4, #1
   82278:	blt	822b8 <fputs@plt+0x70f04>
   8227c:	ldr	r0, [sp, #8]
   82280:	mov	r5, #0
   82284:	ldr	r8, [r0, #16]
   82288:	add	r6, r8, r5, lsl #4
   8228c:	ldr	r7, [r6, #4]
   82290:	cmp	r7, #0
   82294:	beq	822ac <fputs@plt+0x70ef8>
   82298:	ldr	r0, [r8, r5, lsl #4]
   8229c:	mov	r1, sl
   822a0:	bl	15fac <fputs@plt+0x4bf8>
   822a4:	cmp	r0, #0
   822a8:	beq	82300 <fputs@plt+0x70f4c>
   822ac:	add	r5, r5, #1
   822b0:	cmp	r5, r4
   822b4:	blt	82288 <fputs@plt+0x70ed4>
   822b8:	movw	r2, #11885	; 0x2e6d
   822bc:	add	r1, sp, #12
   822c0:	movt	r2, #9
   822c4:	mov	r0, #128	; 0x80
   822c8:	mov	r3, sl
   822cc:	bl	15d40 <fputs@plt+0x498c>
   822d0:	mov	r0, #1
   822d4:	mvn	r1, #0
   822d8:	mvn	r2, #0
   822dc:	mov	r3, #1
   822e0:	strb	r0, [r9, #25]
   822e4:	str	r0, [r9, #20]
   822e8:	ldr	r0, [r9]
   822ec:	str	r1, [sp]
   822f0:	add	r1, sp, #12
   822f4:	bl	1a2f4 <fputs@plt+0x8f40>
   822f8:	sub	sp, fp, #28
   822fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82300:	cmp	r5, #1
   82304:	bhi	82318 <fputs@plt+0x70f64>
   82308:	movw	r2, #11906	; 0x2e82
   8230c:	add	r1, sp, #12
   82310:	movt	r2, #9
   82314:	b	822c4 <fputs@plt+0x70f10>
   82318:	ldr	r0, [sp, #8]
   8231c:	ldrb	r0, [r0, #67]	; 0x43
   82320:	cmp	r0, #0
   82324:	beq	82350 <fputs@plt+0x70f9c>
   82328:	ldrb	r0, [r7, #8]
   8232c:	cmp	r0, #0
   82330:	bne	82340 <fputs@plt+0x70f8c>
   82334:	ldr	r0, [r7, #16]
   82338:	cmp	r0, #0
   8233c:	beq	82368 <fputs@plt+0x70fb4>
   82340:	movw	r2, #11974	; 0x2ec6
   82344:	add	r1, sp, #12
   82348:	movt	r2, #9
   8234c:	b	822c4 <fputs@plt+0x70f10>
   82350:	movw	r2, #11932	; 0x2e9c
   82354:	add	r1, sp, #12
   82358:	mov	r0, #128	; 0x80
   8235c:	movt	r2, #9
   82360:	bl	15d40 <fputs@plt+0x498c>
   82364:	b	822d0 <fputs@plt+0x70f1c>
   82368:	mov	r0, r7
   8236c:	bl	33180 <fputs@plt+0x21dcc>
   82370:	mov	r0, #0
   82374:	str	r0, [r6, #4]
   82378:	str	r0, [r6, #12]
   8237c:	ldr	r0, [sp, #8]
   82380:	bl	4a7cc <fputs@plt+0x39418>
   82384:	b	822f8 <fputs@plt+0x70f44>
   82388:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   8238c:	add	fp, sp, #24
   82390:	ldr	r8, [r0]
   82394:	mov	r5, r0
   82398:	ldr	r0, [r8, #20]
   8239c:	cmp	r0, #1
   823a0:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   823a4:	ldr	r9, [r8, #16]
   823a8:	mov	r4, r1
   823ac:	mov	r6, #0
   823b0:	ldr	r1, [r9, #12]
   823b4:	ldr	r7, [r1, #16]
   823b8:	cmp	r7, #0
   823bc:	beq	823e0 <fputs@plt+0x7102c>
   823c0:	ldr	r1, [r7, #8]
   823c4:	mov	r0, r5
   823c8:	mov	r2, r4
   823cc:	bl	823f4 <fputs@plt+0x71040>
   823d0:	ldr	r7, [r7]
   823d4:	cmp	r7, #0
   823d8:	bne	823c0 <fputs@plt+0x7100c>
   823dc:	ldr	r0, [r8, #20]
   823e0:	add	r6, r6, #1
   823e4:	add	r9, r9, #16
   823e8:	cmp	r6, r0
   823ec:	blt	823b0 <fputs@plt+0x70ffc>
   823f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   823f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   823f8:	add	fp, sp, #28
   823fc:	push	{r1}		; (str r1, [sp, #-4]!)
   82400:	ldr	r7, [r1, #8]
   82404:	cmp	r7, #0
   82408:	beq	82500 <fputs@plt+0x7114c>
   8240c:	mov	r4, r2
   82410:	mov	r8, r0
   82414:	cmp	r4, #0
   82418:	beq	82468 <fputs@plt+0x710b4>
   8241c:	ldrh	r5, [r7, #52]	; 0x34
   82420:	cmp	r5, #0
   82424:	beq	824f4 <fputs@plt+0x71140>
   82428:	ldr	sl, [r7, #4]
   8242c:	mov	r9, #0
   82430:	ldrsh	r0, [sl]
   82434:	cmp	r0, #0
   82438:	blt	82454 <fputs@plt+0x710a0>
   8243c:	ldr	r0, [r7, #32]
   82440:	mov	r1, r4
   82444:	ldr	r0, [r0, r9, lsl #2]
   82448:	bl	15fac <fputs@plt+0x4bf8>
   8244c:	cmp	r0, #0
   82450:	beq	82468 <fputs@plt+0x710b4>
   82454:	add	r9, r9, #1
   82458:	add	sl, sl, #2
   8245c:	cmp	r9, r5
   82460:	bcc	82430 <fputs@plt+0x7107c>
   82464:	b	824f4 <fputs@plt+0x71140>
   82468:	ldr	r0, [sp]
   8246c:	movw	r5, #48576	; 0xbdc0
   82470:	movt	r5, #65520	; 0xfff0
   82474:	ldr	r0, [r0, #64]	; 0x40
   82478:	cmp	r0, #0
   8247c:	beq	824bc <fputs@plt+0x71108>
   82480:	ldr	r2, [r8]
   82484:	ldr	r1, [r2, #20]
   82488:	cmp	r1, #1
   8248c:	blt	824b8 <fputs@plt+0x71104>
   82490:	ldr	r2, [r2, #16]
   82494:	mov	r5, #0
   82498:	add	r2, r2, #12
   8249c:	ldr	r3, [r2, r5, lsl #4]
   824a0:	cmp	r3, r0
   824a4:	beq	824bc <fputs@plt+0x71108>
   824a8:	add	r5, r5, #1
   824ac:	cmp	r5, r1
   824b0:	blt	8249c <fputs@plt+0x710e8>
   824b4:	b	824bc <fputs@plt+0x71108>
   824b8:	mov	r5, #0
   824bc:	ldr	r6, [r8, #416]	; 0x1a0
   824c0:	mov	r0, r8
   824c4:	mov	r1, r5
   824c8:	bl	66394 <fputs@plt+0x54fe0>
   824cc:	cmp	r6, #0
   824d0:	mov	r1, #1
   824d4:	mvn	r2, #0
   824d8:	moveq	r6, r8
   824dc:	ldr	r0, [r6, #336]	; 0x150
   824e0:	orr	r0, r0, r1, lsl r5
   824e4:	mov	r1, r7
   824e8:	str	r0, [r6, #336]	; 0x150
   824ec:	mov	r0, r8
   824f0:	bl	6b998 <fputs@plt+0x5a5e4>
   824f4:	ldr	r7, [r7, #20]
   824f8:	cmp	r7, #0
   824fc:	bne	82414 <fputs@plt+0x71060>
   82500:	sub	sp, fp, #28
   82504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82508:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   8250c:	add	fp, sp, #24
   82510:	sub	sp, sp, #8
   82514:	mov	r5, r0
   82518:	ldr	r0, [r0]
   8251c:	mov	r8, r1
   82520:	ldr	r4, [r5, #416]	; 0x1a0
   82524:	ldr	r0, [r0, #16]
   82528:	add	r0, r0, r1, lsl #4
   8252c:	ldr	r6, [r0, #12]
   82530:	mov	r0, r5
   82534:	bl	66394 <fputs@plt+0x54fe0>
   82538:	cmp	r4, #0
   8253c:	mov	r1, #1
   82540:	mov	r3, #0
   82544:	moveq	r4, r5
   82548:	ldr	r0, [r4, #336]	; 0x150
   8254c:	orr	r0, r0, r1, lsl r8
   82550:	mov	r1, r8
   82554:	str	r0, [r4, #336]	; 0x150
   82558:	ldr	r9, [r5, #72]	; 0x48
   8255c:	add	r0, r9, #3
   82560:	mov	r2, r9
   82564:	str	r0, [r5, #72]	; 0x48
   82568:	mov	r0, #0
   8256c:	str	r0, [sp]
   82570:	mov	r0, r5
   82574:	bl	826e0 <fputs@plt+0x7132c>
   82578:	ldr	r7, [r6, #16]
   8257c:	cmp	r7, #0
   82580:	beq	825b8 <fputs@plt+0x71204>
   82584:	ldr	r0, [r5, #76]	; 0x4c
   82588:	ldr	r4, [r5, #72]	; 0x48
   8258c:	add	r6, r0, #1
   82590:	ldr	r1, [r7, #8]
   82594:	mov	r0, r5
   82598:	mov	r2, #0
   8259c:	mov	r3, r9
   825a0:	str	r6, [sp]
   825a4:	str	r4, [sp, #4]
   825a8:	bl	82878 <fputs@plt+0x714c4>
   825ac:	ldr	r7, [r7]
   825b0:	cmp	r7, #0
   825b4:	bne	82590 <fputs@plt+0x711dc>
   825b8:	mov	r0, r5
   825bc:	mov	r1, r8
   825c0:	sub	sp, fp, #24
   825c4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   825c8:	b	83254 <fputs@plt+0x71ea0>
   825cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   825d0:	add	fp, sp, #24
   825d4:	sub	sp, sp, #8
   825d8:	mov	r4, r0
   825dc:	ldr	r0, [r1, #64]	; 0x40
   825e0:	mov	r5, r2
   825e4:	mov	r8, r1
   825e8:	cmp	r0, #0
   825ec:	beq	82628 <fputs@plt+0x71274>
   825f0:	ldr	r2, [r4]
   825f4:	ldr	r1, [r2, #20]
   825f8:	cmp	r1, #1
   825fc:	blt	82634 <fputs@plt+0x71280>
   82600:	ldr	r2, [r2, #16]
   82604:	mov	r7, #0
   82608:	add	r2, r2, #12
   8260c:	ldr	r3, [r2, r7, lsl #4]
   82610:	cmp	r3, r0
   82614:	beq	82638 <fputs@plt+0x71284>
   82618:	add	r7, r7, #1
   8261c:	cmp	r7, r1
   82620:	blt	8260c <fputs@plt+0x71258>
   82624:	b	82638 <fputs@plt+0x71284>
   82628:	movw	r7, #48576	; 0xbdc0
   8262c:	movt	r7, #65520	; 0xfff0
   82630:	b	82638 <fputs@plt+0x71284>
   82634:	mov	r7, #0
   82638:	ldr	r6, [r4, #416]	; 0x1a0
   8263c:	mov	r0, r4
   82640:	mov	r1, r7
   82644:	bl	66394 <fputs@plt+0x54fe0>
   82648:	cmp	r6, #0
   8264c:	mov	r1, #1
   82650:	moveq	r6, r4
   82654:	cmp	r5, #0
   82658:	ldr	r0, [r6, #336]	; 0x150
   8265c:	orr	r0, r0, r1, lsl r7
   82660:	str	r0, [r6, #336]	; 0x150
   82664:	ldr	r6, [r4, #72]	; 0x48
   82668:	add	r0, r6, #3
   8266c:	str	r0, [r4, #72]	; 0x48
   82670:	beq	82684 <fputs@plt+0x712d0>
   82674:	ldr	r3, [r5]
   82678:	movw	r0, #9590	; 0x2576
   8267c:	movt	r0, #9
   82680:	b	82690 <fputs@plt+0x712dc>
   82684:	ldr	r3, [r8]
   82688:	movw	r0, #7733	; 0x1e35
   8268c:	movt	r0, #9
   82690:	str	r0, [sp]
   82694:	mov	r0, r4
   82698:	mov	r1, r7
   8269c:	mov	r2, r6
   826a0:	bl	826e0 <fputs@plt+0x7132c>
   826a4:	ldr	r1, [r4, #76]	; 0x4c
   826a8:	ldr	r0, [r4, #72]	; 0x48
   826ac:	mov	r2, r5
   826b0:	mov	r3, r6
   826b4:	add	r1, r1, #1
   826b8:	str	r0, [sp, #4]
   826bc:	mov	r0, r4
   826c0:	str	r1, [sp]
   826c4:	mov	r1, r8
   826c8:	bl	82878 <fputs@plt+0x714c4>
   826cc:	mov	r0, r4
   826d0:	mov	r1, r7
   826d4:	sub	sp, fp, #24
   826d8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   826dc:	b	83254 <fputs@plt+0x71ea0>
   826e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   826e4:	add	fp, sp, #28
   826e8:	sub	sp, sp, #44	; 0x2c
   826ec:	ldr	r4, [r0]
   826f0:	str	r3, [sp, #20]
   826f4:	mov	r7, r2
   826f8:	mov	r6, r1
   826fc:	mov	r5, r0
   82700:	bl	60898 <fputs@plt+0x4f4e4>
   82704:	cmp	r0, #0
   82708:	beq	82870 <fputs@plt+0x714bc>
   8270c:	str	r5, [sp, #24]
   82710:	ldr	r5, [r4, #16]
   82714:	str	r7, [sp, #12]
   82718:	mov	r7, #0
   8271c:	str	r0, [sp, #16]
   82720:	ldr	r9, [sp, #24]
   82724:	movw	r0, #61548	; 0xf06c
   82728:	ldr	r2, [r5, r6, lsl #4]
   8272c:	movt	r0, #8
   82730:	ldr	sl, [r0, -r7, lsl #3]
   82734:	mov	r0, r4
   82738:	mov	r1, sl
   8273c:	bl	22808 <fputs@plt+0x11454>
   82740:	cmp	r0, #0
   82744:	beq	827ac <fputs@plt+0x713f8>
   82748:	ldr	r8, [r0, #28]
   8274c:	add	r0, sp, #32
   82750:	mov	r1, #0
   82754:	mov	r3, #1
   82758:	str	sl, [sp]
   8275c:	str	r8, [r0, -r7, lsl #2]
   82760:	add	r0, sp, #29
   82764:	mov	r2, r8
   82768:	strb	r1, [r0, -r7]
   8276c:	mov	r0, r9
   82770:	mov	r1, r6
   82774:	bl	60b20 <fputs@plt+0x4f76c>
   82778:	ldr	r0, [sp, #20]
   8277c:	cmp	r0, #0
   82780:	beq	827f0 <fputs@plt+0x7143c>
   82784:	ldr	r1, [fp, #8]
   82788:	ldr	r2, [r5, r6, lsl #4]
   8278c:	str	r0, [sp, #4]
   82790:	mov	r0, r9
   82794:	mov	r3, sl
   82798:	str	r1, [sp]
   8279c:	movw	r1, #7751	; 0x1e47
   827a0:	movt	r1, #9
   827a4:	bl	66ed4 <fputs@plt+0x55b20>
   827a8:	b	8280c <fputs@plt+0x71458>
   827ac:	cmp	r7, #0
   827b0:	bne	8280c <fputs@plt+0x71458>
   827b4:	ldr	r8, [sp, #24]
   827b8:	ldr	r2, [r5, r6, lsl #4]
   827bc:	movw	r0, #12042	; 0x2f0a
   827c0:	movw	r1, #12081	; 0x2f31
   827c4:	mov	r3, sl
   827c8:	movt	r0, #9
   827cc:	movt	r1, #9
   827d0:	str	r0, [sp]
   827d4:	mov	r0, r8
   827d8:	bl	66ed4 <fputs@plt+0x55b20>
   827dc:	ldr	r0, [r8, #396]	; 0x18c
   827e0:	mov	r1, #16
   827e4:	strb	r1, [sp, #29]
   827e8:	str	r0, [sp, #32]
   827ec:	b	8280c <fputs@plt+0x71458>
   827f0:	mov	r0, #0
   827f4:	mov	r1, #119	; 0x77
   827f8:	mov	r2, r8
   827fc:	mov	r3, r6
   82800:	str	r0, [sp]
   82804:	ldr	r0, [sp, #16]
   82808:	bl	4a1bc <fputs@plt+0x38e08>
   8280c:	sub	r7, r7, #1
   82810:	cmn	r7, #3
   82814:	bne	82724 <fputs@plt+0x71370>
   82818:	ldr	r4, [sp, #16]
   8281c:	ldr	r3, [sp, #32]
   82820:	ldr	r2, [sp, #12]
   82824:	mov	r1, #55	; 0x37
   82828:	str	r6, [sp]
   8282c:	mov	r0, r4
   82830:	bl	4a1bc <fputs@plt+0x38e08>
   82834:	mov	r1, r0
   82838:	mov	r0, r4
   8283c:	mov	r2, #3
   82840:	mvn	r3, #13
   82844:	bl	1d530 <fputs@plt+0xc17c>
   82848:	ldr	r0, [r4]
   8284c:	ldrb	r0, [r0, #69]	; 0x45
   82850:	cmp	r0, #0
   82854:	bne	82870 <fputs@plt+0x714bc>
   82858:	ldr	r1, [r4, #32]
   8285c:	ldr	r0, [r4, #4]
   82860:	add	r1, r1, r1, lsl #2
   82864:	add	r0, r0, r1, lsl #2
   82868:	ldrb	r1, [sp, #29]
   8286c:	strb	r1, [r0, #-17]	; 0xffffffef
   82870:	sub	sp, fp, #28
   82874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8287c:	add	fp, sp, #28
   82880:	sub	sp, sp, #100	; 0x64
   82884:	ldr	r8, [fp, #8]
   82888:	mov	r5, r1
   8288c:	ldr	r1, [r0, #76]	; 0x4c
   82890:	mov	sl, r2
   82894:	ldr	r7, [r0]
   82898:	mov	r9, r3
   8289c:	str	r0, [fp, #-40]	; 0xffffffd8
   828a0:	add	r2, r8, #7
   828a4:	cmp	r1, r2
   828a8:	str	r2, [fp, #-32]	; 0xffffffe0
   828ac:	movle	r1, r2
   828b0:	str	r1, [r0, #76]	; 0x4c
   828b4:	bl	60898 <fputs@plt+0x4f4e4>
   828b8:	cmp	r5, #0
   828bc:	beq	828d4 <fputs@plt+0x71520>
   828c0:	cmp	r0, #0
   828c4:	mov	r4, r0
   828c8:	ldrne	r0, [r5, #28]
   828cc:	cmpne	r0, #0
   828d0:	bne	828dc <fputs@plt+0x71528>
   828d4:	sub	sp, fp, #28
   828d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   828dc:	ldr	r1, [r5]
   828e0:	movw	r0, #12104	; 0x2f48
   828e4:	movw	r2, #49544	; 0xc188
   828e8:	mov	r3, #0
   828ec:	movt	r0, #9
   828f0:	movt	r2, #8
   828f4:	bl	1df6c <fputs@plt+0xcbb8>
   828f8:	cmp	r0, #0
   828fc:	bne	828d4 <fputs@plt+0x71520>
   82900:	ldr	r0, [r5, #64]	; 0x40
   82904:	cmp	r0, #0
   82908:	beq	82940 <fputs@plt+0x7158c>
   8290c:	ldr	r1, [r7, #20]
   82910:	cmp	r1, #1
   82914:	blt	8294c <fputs@plt+0x71598>
   82918:	ldr	r2, [r7, #16]
   8291c:	mov	r6, #0
   82920:	add	r2, r2, #12
   82924:	ldr	r3, [r2, r6, lsl #4]
   82928:	cmp	r3, r0
   8292c:	beq	82950 <fputs@plt+0x7159c>
   82930:	add	r6, r6, #1
   82934:	cmp	r6, r1
   82938:	blt	82924 <fputs@plt+0x71570>
   8293c:	b	82950 <fputs@plt+0x7159c>
   82940:	movw	r6, #48576	; 0xbdc0
   82944:	movt	r6, #65520	; 0xfff0
   82948:	b	82950 <fputs@plt+0x7159c>
   8294c:	mov	r6, #0
   82950:	ldr	r0, [r7, #16]
   82954:	ldr	r2, [r5]
   82958:	mov	r1, #28
   8295c:	mov	r3, #0
   82960:	ldr	r0, [r0, r6, lsl #4]
   82964:	str	r0, [sp]
   82968:	ldr	r0, [fp, #-40]	; 0xffffffd8
   8296c:	bl	66940 <fputs@plt+0x5558c>
   82970:	cmp	r0, #0
   82974:	bne	828d4 <fputs@plt+0x71520>
   82978:	add	r0, r8, #6
   8297c:	str	r7, [sp, #48]	; 0x30
   82980:	ldr	r7, [fp, #-40]	; 0xffffffd8
   82984:	ldr	r2, [r5, #28]
   82988:	str	r9, [sp, #44]	; 0x2c
   8298c:	mov	r9, r6
   82990:	ldr	r6, [fp, #12]
   82994:	mov	r3, #0
   82998:	str	r0, [sp, #8]
   8299c:	add	r0, r8, #5
   829a0:	mov	r1, r9
   829a4:	str	r0, [sp, #36]	; 0x24
   829a8:	mov	r0, r8
   829ac:	add	r8, r8, #4
   829b0:	add	r0, r0, #3
   829b4:	str	r0, [sp, #64]	; 0x40
   829b8:	ldr	r0, [r5]
   829bc:	str	r0, [sp]
   829c0:	mov	r0, r7
   829c4:	bl	60b20 <fputs@plt+0x4f76c>
   829c8:	ldr	r0, [r7, #72]	; 0x48
   829cc:	add	r1, r6, #2
   829d0:	mov	r2, r9
   829d4:	mov	r3, r5
   829d8:	str	r9, [sp, #28]
   829dc:	cmp	r0, r1
   829e0:	movgt	r1, r0
   829e4:	mov	r0, #54	; 0x36
   829e8:	str	r1, [r7, #72]	; 0x48
   829ec:	str	r0, [sp]
   829f0:	mov	r0, r7
   829f4:	mov	r1, r6
   829f8:	bl	60a24 <fputs@plt+0x4f670>
   829fc:	ldr	r9, [r5]
   82a00:	mov	r0, #0
   82a04:	mov	r1, #97	; 0x61
   82a08:	mov	r2, #0
   82a0c:	mov	r3, r8
   82a10:	str	r8, [sp, #12]
   82a14:	str	r0, [sp]
   82a18:	mov	r0, r4
   82a1c:	bl	4a1bc <fputs@plt+0x38e08>
   82a20:	mov	r1, r0
   82a24:	mov	r0, r4
   82a28:	mov	r2, r9
   82a2c:	mov	r3, #0
   82a30:	bl	1d530 <fputs@plt+0xc17c>
   82a34:	ldr	r3, [r5, #8]
   82a38:	cmp	r3, #0
   82a3c:	beq	83110 <fputs@plt+0x71d5c>
   82a40:	ldr	r8, [fp, #8]
   82a44:	ldr	r2, [fp, #12]
   82a48:	ldr	r9, [sp, #44]	; 0x2c
   82a4c:	mov	r7, #1
   82a50:	str	r5, [sp, #20]
   82a54:	str	sl, [sp, #24]
   82a58:	str	r4, [fp, #-60]	; 0xffffffc4
   82a5c:	add	r0, r8, #2
   82a60:	add	r6, r8, #1
   82a64:	str	r0, [fp, #-56]	; 0xffffffc8
   82a68:	add	r0, r2, #1
   82a6c:	str	r6, [sp, #52]	; 0x34
   82a70:	str	r0, [fp, #-48]	; 0xffffffd0
   82a74:	b	82a98 <fputs@plt+0x716e4>
   82a78:	ldr	sl, [sp, #24]
   82a7c:	ldr	r5, [sp, #20]
   82a80:	ldr	r9, [sp, #44]	; 0x2c
   82a84:	ldr	r8, [fp, #8]
   82a88:	ldr	r2, [fp, #12]
   82a8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   82a90:	ldr	r7, [sp, #56]	; 0x38
   82a94:	b	83100 <fputs@plt+0x71d4c>
   82a98:	cmp	sl, #0
   82a9c:	cmpne	r3, sl
   82aa0:	bne	83100 <fputs@plt+0x71d4c>
   82aa4:	ldr	r0, [r3, #36]	; 0x24
   82aa8:	ldrb	r1, [r5, #42]	; 0x2a
   82aac:	cmp	r0, #0
   82ab0:	moveq	r7, r0
   82ab4:	ldrb	r0, [r3, #55]	; 0x37
   82ab8:	tst	r1, #32
   82abc:	str	r7, [sp, #56]	; 0x38
   82ac0:	beq	82af0 <fputs@plt+0x7173c>
   82ac4:	and	r1, r0, #3
   82ac8:	cmp	r1, #2
   82acc:	bne	82af0 <fputs@plt+0x7173c>
   82ad0:	mov	r0, r3
   82ad4:	ldr	r5, [r5]
   82ad8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   82adc:	mov	sl, r3
   82ae0:	ldrh	r9, [r0, #50]!	; 0x32
   82ae4:	str	r0, [sp, #40]	; 0x28
   82ae8:	mov	r7, r9
   82aec:	b	82b14 <fputs@plt+0x71760>
   82af0:	add	r1, r3, #50	; 0x32
   82af4:	tst	r0, #8
   82af8:	ldrh	r9, [r3, #52]	; 0x34
   82afc:	ldr	r5, [r3]
   82b00:	ldr	r6, [fp, #-48]	; 0xffffffd0
   82b04:	mov	sl, r3
   82b08:	ldrhne	r7, [r1]
   82b0c:	str	r1, [sp, #40]	; 0x28
   82b10:	moveq	r7, r9
   82b14:	ldr	r3, [sp, #36]	; 0x24
   82b18:	mov	r8, #0
   82b1c:	mov	r0, r4
   82b20:	mov	r1, #97	; 0x61
   82b24:	mov	r2, #0
   82b28:	str	r7, [sp, #60]	; 0x3c
   82b2c:	str	r8, [sp]
   82b30:	bl	4a1bc <fputs@plt+0x38e08>
   82b34:	mov	r1, r0
   82b38:	mov	r0, r4
   82b3c:	mov	r2, r5
   82b40:	mov	r3, #0
   82b44:	bl	1d530 <fputs@plt+0xc17c>
   82b48:	sub	r1, r7, #1
   82b4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   82b50:	ldr	r7, [fp, #-40]	; 0xffffffd8
   82b54:	mov	r2, r6
   82b58:	str	r1, [fp, #-52]	; 0xffffffcc
   82b5c:	add	r0, r1, r0
   82b60:	ldr	r1, [r7, #76]	; 0x4c
   82b64:	cmp	r1, r0
   82b68:	movgt	r0, r1
   82b6c:	mov	r1, #54	; 0x36
   82b70:	str	r0, [r7, #76]	; 0x4c
   82b74:	ldr	r0, [sp, #28]
   82b78:	ldr	r3, [sl, #44]	; 0x2c
   82b7c:	str	r0, [sp]
   82b80:	mov	r0, r4
   82b84:	bl	4a1bc <fputs@plt+0x38e08>
   82b88:	ldr	r5, [r7, #8]
   82b8c:	mov	r0, r7
   82b90:	mov	r1, sl
   82b94:	bl	60c28 <fputs@plt+0x4f874>
   82b98:	mov	r2, r0
   82b9c:	mov	r0, r5
   82ba0:	mvn	r1, #0
   82ba4:	mvn	r3, #5
   82ba8:	bl	1d530 <fputs@plt+0xc17c>
   82bac:	ldr	r5, [fp, #-56]	; 0xffffffc8
   82bb0:	mov	r0, r4
   82bb4:	mov	r1, #22
   82bb8:	mov	r2, r9
   82bbc:	str	r8, [sp]
   82bc0:	mov	r3, r5
   82bc4:	bl	4a1bc <fputs@plt+0x38e08>
   82bc8:	ldr	r9, [sp, #64]	; 0x40
   82bcc:	ldrh	r2, [sl, #50]	; 0x32
   82bd0:	mov	r7, #0
   82bd4:	mov	r0, r4
   82bd8:	mov	r1, #22
   82bdc:	str	sl, [fp, #-44]	; 0xffffffd4
   82be0:	mov	sl, r5
   82be4:	str	r7, [sp]
   82be8:	mov	r3, r9
   82bec:	bl	4a1bc <fputs@plt+0x38e08>
   82bf0:	ldr	r0, [sp, #52]	; 0x34
   82bf4:	mov	r1, #35	; 0x23
   82bf8:	mov	r2, #0
   82bfc:	mov	r3, r5
   82c00:	str	r0, [sp]
   82c04:	mov	r0, r4
   82c08:	bl	4a1bc <fputs@plt+0x38e08>
   82c0c:	movw	r2, #61572	; 0xf084
   82c10:	mov	r1, r0
   82c14:	mov	r0, r4
   82c18:	mvn	r3, #4
   82c1c:	movt	r2, #8
   82c20:	bl	1d530 <fputs@plt+0xc17c>
   82c24:	ldr	r0, [r4]
   82c28:	ldrb	r0, [r0, #69]	; 0x45
   82c2c:	cmp	r0, #0
   82c30:	bne	82c4c <fputs@plt+0x71898>
   82c34:	ldr	r1, [r4, #32]
   82c38:	ldr	r0, [r4, #4]
   82c3c:	add	r1, r1, r1, lsl #2
   82c40:	add	r0, r0, r1, lsl #2
   82c44:	mov	r1, #2
   82c48:	strb	r1, [r0, #-17]	; 0xffffffef
   82c4c:	mov	r0, r4
   82c50:	mov	r1, #108	; 0x6c
   82c54:	mov	r2, r6
   82c58:	mov	r3, #0
   82c5c:	str	r7, [sp]
   82c60:	bl	4a1bc <fputs@plt+0x38e08>
   82c64:	mov	r8, r0
   82c68:	mov	r0, r4
   82c6c:	mov	r1, #22
   82c70:	mov	r2, #0
   82c74:	mov	r3, sl
   82c78:	str	r7, [sp]
   82c7c:	bl	4a1bc <fputs@plt+0x38e08>
   82c80:	ldr	r0, [sp, #60]	; 0x3c
   82c84:	ldr	r5, [sp, #48]	; 0x30
   82c88:	cmp	r0, #2
   82c8c:	bcc	82f38 <fputs@plt+0x71b84>
   82c90:	mov	r0, r4
   82c94:	bl	62b34 <fputs@plt+0x51780>
   82c98:	ldr	sl, [fp, #-52]	; 0xffffffcc
   82c9c:	str	r0, [sp, #16]
   82ca0:	mov	r0, r5
   82ca4:	mov	r3, #0
   82ca8:	lsl	r2, sl, #2
   82cac:	bl	238bc <fputs@plt+0x12508>
   82cb0:	cmp	r0, #0
   82cb4:	str	r0, [fp, #-36]	; 0xffffffdc
   82cb8:	beq	82a78 <fputs@plt+0x716c4>
   82cbc:	mov	r0, r4
   82cc0:	mov	r1, #13
   82cc4:	mov	r2, #0
   82cc8:	mov	r3, #0
   82ccc:	str	r8, [sp, #32]
   82cd0:	str	r7, [sp]
   82cd4:	bl	4a1bc <fputs@plt+0x38e08>
   82cd8:	ldr	r0, [r4, #32]
   82cdc:	cmp	sl, #1
   82ce0:	str	r0, [sp, #4]
   82ce4:	bne	82d20 <fputs@plt+0x7196c>
   82ce8:	ldr	r0, [sp, #40]	; 0x28
   82cec:	ldrh	r0, [r0]
   82cf0:	cmp	r0, #1
   82cf4:	bne	82d20 <fputs@plt+0x7196c>
   82cf8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   82cfc:	ldrb	r0, [r0, #54]	; 0x36
   82d00:	cmp	r0, #0
   82d04:	beq	82d20 <fputs@plt+0x7196c>
   82d08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   82d0c:	ldr	r3, [sp, #16]
   82d10:	mov	r0, r4
   82d14:	mov	r1, #77	; 0x4d
   82d18:	str	r7, [sp]
   82d1c:	bl	4a1bc <fputs@plt+0x38e08>
   82d20:	ldr	r4, [fp, #-56]	; 0xffffffc8
   82d24:	mov	r5, #0
   82d28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   82d2c:	ldr	r0, [r0, #32]
   82d30:	ldr	r1, [r0, r5, lsl #2]
   82d34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   82d38:	bl	60dc4 <fputs@plt+0x4fa10>
   82d3c:	mov	r8, r0
   82d40:	ldr	r0, [fp, #-60]	; 0xffffffc4
   82d44:	mov	r3, r4
   82d48:	mov	r1, #22
   82d4c:	mov	r2, r5
   82d50:	str	r7, [sp]
   82d54:	mov	r4, r0
   82d58:	bl	4a1bc <fputs@plt+0x38e08>
   82d5c:	mov	r0, r4
   82d60:	mov	r1, #47	; 0x2f
   82d64:	mov	r2, r6
   82d68:	mov	r3, r5
   82d6c:	str	r9, [sp]
   82d70:	bl	4a1bc <fputs@plt+0x38e08>
   82d74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   82d78:	mov	r1, #78	; 0x4e
   82d7c:	mov	r2, r9
   82d80:	mov	r3, #0
   82d84:	add	r0, r0, r5
   82d88:	str	r0, [sp]
   82d8c:	mov	r0, r4
   82d90:	bl	4a1bc <fputs@plt+0x38e08>
   82d94:	mov	sl, r0
   82d98:	mov	r0, r4
   82d9c:	mov	r2, r8
   82da0:	mvn	r3, #3
   82da4:	mov	r1, sl
   82da8:	bl	1d530 <fputs@plt+0xc17c>
   82dac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   82db0:	str	sl, [r0, r5, lsl #2]
   82db4:	ldr	r0, [r4]
   82db8:	ldrb	r0, [r0, #69]	; 0x45
   82dbc:	cmp	r0, #0
   82dc0:	bne	82ddc <fputs@plt+0x71a28>
   82dc4:	ldr	r1, [r4, #32]
   82dc8:	ldr	r0, [r4, #4]
   82dcc:	add	r1, r1, r1, lsl #2
   82dd0:	add	r0, r0, r1, lsl #2
   82dd4:	mov	r1, #128	; 0x80
   82dd8:	strb	r1, [r0, #-17]	; 0xffffffef
   82ddc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   82de0:	ldr	r6, [fp, #-48]	; 0xffffffd0
   82de4:	ldr	r4, [fp, #-56]	; 0xffffffc8
   82de8:	add	r5, r5, #1
   82dec:	mov	r7, #0
   82df0:	cmp	r2, r5
   82df4:	bne	82d28 <fputs@plt+0x71974>
   82df8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   82dfc:	mov	r3, r4
   82e00:	mov	r1, #22
   82e04:	str	r7, [sp]
   82e08:	mov	r4, r0
   82e0c:	bl	4a1bc <fputs@plt+0x38e08>
   82e10:	ldr	r3, [sp, #16]
   82e14:	mov	r0, r4
   82e18:	mov	r1, #13
   82e1c:	mov	r2, #0
   82e20:	str	r7, [sp]
   82e24:	bl	4a1bc <fputs@plt+0x38e08>
   82e28:	ldr	r0, [r4, #32]
   82e2c:	ldr	r1, [r4, #24]
   82e30:	movw	r9, #35320	; 0x89f8
   82e34:	movt	r9, #10
   82e38:	mov	r7, r9
   82e3c:	sub	r3, r0, #1
   82e40:	str	r3, [r1, #96]	; 0x60
   82e44:	ldr	r2, [r4]
   82e48:	ldrb	r2, [r2, #69]	; 0x45
   82e4c:	cmp	r2, #0
   82e50:	bne	82e6c <fputs@plt+0x71ab8>
   82e54:	ldr	r7, [sp, #4]
   82e58:	subs	r7, r7, #1
   82e5c:	movlt	r7, r3
   82e60:	add	r3, r7, r7, lsl #2
   82e64:	ldr	r7, [r4, #4]
   82e68:	add	r7, r7, r3, lsl #2
   82e6c:	ldr	r3, [sp, #60]	; 0x3c
   82e70:	mov	r5, #0
   82e74:	str	r0, [r7, #8]
   82e78:	sub	sl, r3, #2
   82e7c:	b	82e94 <fputs@plt+0x71ae0>
   82e80:	ldr	r2, [r4]
   82e84:	ldr	r1, [r4, #24]
   82e88:	ldr	r0, [r4, #32]
   82e8c:	add	r5, r5, #1
   82e90:	ldrb	r2, [r2, #69]	; 0x45
   82e94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   82e98:	sub	r7, r0, #1
   82e9c:	tst	r2, #255	; 0xff
   82ea0:	ldr	r3, [r3, r5, lsl #2]
   82ea4:	str	r7, [r1, #96]	; 0x60
   82ea8:	mov	r1, r9
   82eac:	bne	82ec4 <fputs@plt+0x71b10>
   82eb0:	ldr	r2, [r4, #4]
   82eb4:	cmp	r3, #0
   82eb8:	movge	r7, r3
   82ebc:	add	r1, r7, r7, lsl #2
   82ec0:	add	r1, r2, r1, lsl #2
   82ec4:	str	r0, [r1, #8]
   82ec8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   82ecc:	mov	r1, #47	; 0x2f
   82ed0:	mov	r2, r6
   82ed4:	mov	r3, r5
   82ed8:	add	r0, r0, r5
   82edc:	str	r0, [sp]
   82ee0:	mov	r0, r4
   82ee4:	bl	4a1bc <fputs@plt+0x38e08>
   82ee8:	cmp	sl, r5
   82eec:	bne	82e80 <fputs@plt+0x71acc>
   82ef0:	ldr	r7, [r4, #24]
   82ef4:	ldr	r0, [sp, #48]	; 0x30
   82ef8:	ldr	r1, [r7, #120]	; 0x78
   82efc:	cmp	r1, #0
   82f00:	ldrne	r3, [sp, #16]
   82f04:	ldrne	r2, [r4, #32]
   82f08:	mvnne	r3, r3
   82f0c:	strne	r2, [r1, r3, lsl #2]
   82f10:	ldr	r1, [r4, #32]
   82f14:	sub	r1, r1, #1
   82f18:	str	r1, [r7, #96]	; 0x60
   82f1c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   82f20:	bl	13ce4 <fputs@plt+0x2930>
   82f24:	ldr	sl, [sp, #24]
   82f28:	ldr	r5, [sp, #20]
   82f2c:	ldr	r8, [fp, #8]
   82f30:	ldr	r7, [sp, #4]
   82f34:	b	82f4c <fputs@plt+0x71b98>
   82f38:	str	r8, [sp, #32]
   82f3c:	ldr	r7, [r4, #32]
   82f40:	ldr	sl, [sp, #24]
   82f44:	ldr	r5, [sp, #20]
   82f48:	ldr	r8, [fp, #8]
   82f4c:	ldr	r0, [sp, #64]	; 0x40
   82f50:	ldr	r6, [sp, #52]	; 0x34
   82f54:	mov	r1, #35	; 0x23
   82f58:	mov	r2, #1
   82f5c:	str	r0, [sp]
   82f60:	mov	r0, r4
   82f64:	mov	r3, r6
   82f68:	bl	4a1bc <fputs@plt+0x38e08>
   82f6c:	movw	r2, #61600	; 0xf0a0
   82f70:	mov	r1, r0
   82f74:	mov	r0, r4
   82f78:	mvn	r3, #4
   82f7c:	movt	r2, #8
   82f80:	bl	1d530 <fputs@plt+0xc17c>
   82f84:	ldr	r0, [r4]
   82f88:	ldrb	r0, [r0, #69]	; 0x45
   82f8c:	cmp	r0, #0
   82f90:	bne	82fac <fputs@plt+0x71bf8>
   82f94:	ldr	r1, [r4, #32]
   82f98:	ldr	r0, [r4, #4]
   82f9c:	add	r1, r1, r1, lsl #2
   82fa0:	add	r0, r0, r1, lsl #2
   82fa4:	mov	r1, #2
   82fa8:	strb	r1, [r0, #-17]	; 0xffffffef
   82fac:	ldr	r2, [fp, #-48]	; 0xffffffd0
   82fb0:	mov	r9, #0
   82fb4:	mov	r0, r4
   82fb8:	mov	r1, #7
   82fbc:	mov	r3, r7
   82fc0:	str	r9, [sp]
   82fc4:	bl	4a1bc <fputs@plt+0x38e08>
   82fc8:	ldr	r0, [sp, #8]
   82fcc:	mov	r1, #35	; 0x23
   82fd0:	mov	r2, #0
   82fd4:	mov	r3, r6
   82fd8:	str	r0, [sp]
   82fdc:	mov	r0, r4
   82fe0:	bl	4a1bc <fputs@plt+0x38e08>
   82fe4:	movw	r2, #61628	; 0xf0bc
   82fe8:	mov	r1, r0
   82fec:	mov	r0, r4
   82ff0:	mvn	r3, #4
   82ff4:	movt	r2, #8
   82ff8:	bl	1d530 <fputs@plt+0xc17c>
   82ffc:	ldr	r0, [r4]
   83000:	ldrb	r0, [r0, #69]	; 0x45
   83004:	cmp	r0, #0
   83008:	bne	83024 <fputs@plt+0x71c70>
   8300c:	ldr	r1, [r4, #32]
   83010:	ldr	r0, [r4, #4]
   83014:	add	r1, r1, r1, lsl #2
   83018:	add	r0, r0, r1, lsl #2
   8301c:	mov	r1, #1
   83020:	strb	r1, [r0, #-17]	; 0xffffffef
   83024:	ldr	r7, [sp, #64]	; 0x40
   83028:	ldr	r2, [sp, #12]
   8302c:	mov	r0, r4
   83030:	mov	r1, #49	; 0x31
   83034:	mov	r3, #3
   83038:	str	r7, [sp]
   8303c:	bl	4a1bc <fputs@plt+0x38e08>
   83040:	movw	r2, #12113	; 0x2f51
   83044:	mov	r1, r0
   83048:	mov	r0, r4
   8304c:	mov	r3, #0
   83050:	movt	r2, #9
   83054:	bl	1d530 <fputs@plt+0xc17c>
   83058:	str	r9, [sp]
   8305c:	ldr	r9, [sp, #44]	; 0x2c
   83060:	mov	r0, r4
   83064:	mov	r1, #74	; 0x4a
   83068:	mov	r3, r8
   8306c:	mov	r2, r9
   83070:	bl	4a1bc <fputs@plt+0x38e08>
   83074:	mov	r0, r4
   83078:	mov	r1, #75	; 0x4b
   8307c:	mov	r2, r9
   83080:	mov	r3, r7
   83084:	str	r8, [sp]
   83088:	bl	4a1bc <fputs@plt+0x38e08>
   8308c:	ldr	r0, [r4]
   83090:	ldrb	r0, [r0, #69]	; 0x45
   83094:	cmp	r0, #0
   83098:	beq	830b8 <fputs@plt+0x71d04>
   8309c:	ldr	r0, [r4, #32]
   830a0:	ldr	r1, [r4, #24]
   830a4:	sub	r2, r0, #1
   830a8:	str	r2, [r1, #96]	; 0x60
   830ac:	movw	r1, #35320	; 0x89f8
   830b0:	movt	r1, #10
   830b4:	b	830f0 <fputs@plt+0x71d3c>
   830b8:	ldr	r0, [r4, #32]
   830bc:	ldr	r1, [r4, #4]
   830c0:	mov	r7, #8
   830c4:	sub	r2, r0, #1
   830c8:	add	r3, r2, r2, lsl #2
   830cc:	add	r3, r1, r3, lsl #2
   830d0:	strb	r7, [r3, #3]
   830d4:	ldr	r3, [r4, #24]
   830d8:	str	r2, [r3, #96]	; 0x60
   830dc:	ldr	r3, [sp, #32]
   830e0:	cmp	r3, #0
   830e4:	movlt	r3, r2
   830e8:	add	r2, r3, r3, lsl #2
   830ec:	add	r1, r1, r2, lsl #2
   830f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   830f4:	ldr	r7, [sp, #56]	; 0x38
   830f8:	ldr	r2, [fp, #12]
   830fc:	str	r0, [r1, #8]
   83100:	ldr	r3, [r3, #20]
   83104:	cmp	r3, #0
   83108:	bne	82a98 <fputs@plt+0x716e4>
   8310c:	b	83120 <fputs@plt+0x71d6c>
   83110:	ldr	r9, [sp, #44]	; 0x2c
   83114:	ldr	r8, [fp, #8]
   83118:	ldr	r2, [fp, #12]
   8311c:	mov	r7, #1
   83120:	tst	r7, #255	; 0xff
   83124:	beq	828d4 <fputs@plt+0x71520>
   83128:	cmp	sl, #0
   8312c:	bne	828d4 <fputs@plt+0x71520>
   83130:	ldr	r5, [sp, #8]
   83134:	mov	r7, #0
   83138:	mov	r0, r4
   8313c:	mov	r1, #50	; 0x32
   83140:	str	r7, [sp]
   83144:	mov	r3, r5
   83148:	bl	4a1bc <fputs@plt+0x38e08>
   8314c:	mov	r0, r4
   83150:	mov	r1, #46	; 0x2e
   83154:	mov	r2, r5
   83158:	mov	r3, #0
   8315c:	str	r7, [sp]
   83160:	bl	4a1bc <fputs@plt+0x38e08>
   83164:	ldr	r3, [sp, #36]	; 0x24
   83168:	mov	r6, r8
   8316c:	mov	r8, r0
   83170:	mov	r0, r4
   83174:	mov	r1, #25
   83178:	mov	r2, #0
   8317c:	str	r7, [sp]
   83180:	bl	4a1bc <fputs@plt+0x38e08>
   83184:	ldr	r5, [sp, #64]	; 0x40
   83188:	ldr	r2, [sp, #12]
   8318c:	mov	r0, r4
   83190:	mov	r1, #49	; 0x31
   83194:	mov	r3, #3
   83198:	str	r5, [sp]
   8319c:	bl	4a1bc <fputs@plt+0x38e08>
   831a0:	movw	r2, #12113	; 0x2f51
   831a4:	mov	r1, r0
   831a8:	mov	r0, r4
   831ac:	mov	r3, #0
   831b0:	movt	r2, #9
   831b4:	bl	1d530 <fputs@plt+0xc17c>
   831b8:	mov	r0, r4
   831bc:	mov	r1, #74	; 0x4a
   831c0:	mov	r2, r9
   831c4:	mov	r3, r6
   831c8:	str	r7, [sp]
   831cc:	bl	4a1bc <fputs@plt+0x38e08>
   831d0:	mov	r0, r4
   831d4:	mov	r1, #75	; 0x4b
   831d8:	mov	r2, r9
   831dc:	mov	r3, r5
   831e0:	str	r6, [sp]
   831e4:	bl	4a1bc <fputs@plt+0x38e08>
   831e8:	ldr	r0, [r4]
   831ec:	ldrb	r0, [r0, #69]	; 0x45
   831f0:	cmp	r0, #0
   831f4:	beq	83214 <fputs@plt+0x71e60>
   831f8:	ldr	r0, [r4, #32]
   831fc:	ldr	r1, [r4, #24]
   83200:	sub	r2, r0, #1
   83204:	str	r2, [r1, #96]	; 0x60
   83208:	movw	r1, #35320	; 0x89f8
   8320c:	movt	r1, #10
   83210:	b	8324c <fputs@plt+0x71e98>
   83214:	ldr	r0, [r4, #32]
   83218:	ldr	r1, [r4, #4]
   8321c:	cmp	r8, #0
   83220:	sub	r2, r0, #1
   83224:	add	r3, r2, r2, lsl #2
   83228:	movlt	r8, r2
   8322c:	add	r1, r1, r3, lsl #2
   83230:	mov	r3, #8
   83234:	strb	r3, [r1, #3]
   83238:	ldr	r1, [r4, #24]
   8323c:	str	r2, [r1, #96]	; 0x60
   83240:	add	r1, r8, r8, lsl #2
   83244:	ldr	r2, [r4, #4]
   83248:	add	r1, r2, r1, lsl #2
   8324c:	str	r0, [r1, #8]
   83250:	b	828d4 <fputs@plt+0x71520>
   83254:	push	{r4, sl, fp, lr}
   83258:	add	fp, sp, #8
   8325c:	sub	sp, sp, #8
   83260:	mov	r4, r1
   83264:	bl	60898 <fputs@plt+0x4f4e4>
   83268:	cmp	r0, #0
   8326c:	beq	83288 <fputs@plt+0x71ed4>
   83270:	mov	r1, #0
   83274:	mov	r2, r4
   83278:	mov	r3, #0
   8327c:	str	r1, [sp]
   83280:	mov	r1, #124	; 0x7c
   83284:	bl	4a1bc <fputs@plt+0x38e08>
   83288:	sub	sp, fp, #8
   8328c:	pop	{r4, sl, fp, pc}
   83290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83294:	add	fp, sp, #28
   83298:	sub	sp, sp, #4
   8329c:	mov	r9, r0
   832a0:	ldr	r0, [r2]
   832a4:	mov	r4, r2
   832a8:	bl	19e28 <fputs@plt+0x8a74>
   832ac:	mov	r5, r0
   832b0:	add	r0, r0, #1
   832b4:	bic	sl, r0, #1
   832b8:	mov	r0, #56	; 0x38
   832bc:	add	r6, r0, sl, lsl #3
   832c0:	ldr	r0, [r4, #4]
   832c4:	bl	19e28 <fputs@plt+0x8a74>
   832c8:	mov	r8, r0
   832cc:	ldr	r0, [r9]
   832d0:	ldr	r7, [r0, #32]
   832d4:	cmp	r7, #0
   832d8:	beq	832f0 <fputs@plt+0x71f3c>
   832dc:	asr	r3, r6, #31
   832e0:	mov	r0, r7
   832e4:	mov	r2, r6
   832e8:	bl	238bc <fputs@plt+0x12508>
   832ec:	b	832fc <fputs@plt+0x71f48>
   832f0:	asr	r1, r6, #31
   832f4:	mov	r0, r6
   832f8:	bl	142d0 <fputs@plt+0x2f1c>
   832fc:	mov	r4, r0
   83300:	cmp	r0, #0
   83304:	beq	83364 <fputs@plt+0x71fb0>
   83308:	mov	r0, r4
   8330c:	mov	r1, #0
   83310:	mov	r2, r6
   83314:	bl	11174 <memset@plt>
   83318:	mov	r0, #0
   8331c:	str	r7, [r4, #52]	; 0x34
   83320:	mov	r2, #56	; 0x38
   83324:	mov	r3, #0
   83328:	str	r0, [r4]
   8332c:	add	r0, r4, #56	; 0x38
   83330:	str	r5, [r4, #8]
   83334:	str	r8, [r4, #12]
   83338:	add	r1, r0, sl, lsl #2
   8333c:	str	r1, [r4, #20]
   83340:	str	r0, [r4, #24]
   83344:	movw	r0, #13172	; 0x3374
   83348:	mov	r1, r4
   8334c:	movt	r0, #8
   83350:	str	r0, [sp]
   83354:	mov	r0, r9
   83358:	bl	1a160 <fputs@plt+0x8dac>
   8335c:	sub	sp, fp, #28
   83360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83364:	mov	r0, r9
   83368:	sub	sp, fp, #28
   8336c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83370:	b	1a988 <fputs@plt+0x95d4>
   83374:	mov	r1, r0
   83378:	ldr	r0, [r0, #52]	; 0x34
   8337c:	b	13ce4 <fputs@plt+0x2930>
   83380:	push	{r4, r5, fp, lr}
   83384:	add	fp, sp, #8
   83388:	ldr	r0, [r2]
   8338c:	mov	r5, r2
   83390:	bl	19c4c <fputs@plt+0x8898>
   83394:	mov	r4, r0
   83398:	ldr	r0, [r5, #4]
   8339c:	bl	19e28 <fputs@plt+0x8a74>
   833a0:	ldr	r1, [r4]
   833a4:	cmp	r1, #0
   833a8:	beq	8340c <fputs@plt+0x72058>
   833ac:	cmp	r0, #1
   833b0:	blt	833d0 <fputs@plt+0x7201c>
   833b4:	ldr	r1, [r4, #20]
   833b8:	mov	r2, r0
   833bc:	ldr	r3, [r1]
   833c0:	subs	r2, r2, #1
   833c4:	add	r3, r3, #1
   833c8:	str	r3, [r1], #4
   833cc:	bne	833bc <fputs@plt+0x72008>
   833d0:	ldr	r1, [r4, #8]
   833d4:	cmp	r1, r0
   833d8:	ble	83438 <fputs@plt+0x72084>
   833dc:	ldr	r1, [r4, #20]
   833e0:	ldr	r2, [r4, #24]
   833e4:	mov	r3, #1
   833e8:	ldr	r5, [r2, r0, lsl #2]
   833ec:	add	r5, r5, #1
   833f0:	str	r5, [r2, r0, lsl #2]
   833f4:	str	r3, [r1, r0, lsl #2]
   833f8:	add	r0, r0, #1
   833fc:	ldr	r5, [r4, #8]
   83400:	cmp	r0, r5
   83404:	blt	833e8 <fputs@plt+0x72034>
   83408:	b	83438 <fputs@plt+0x72084>
   8340c:	ldr	r0, [r4, #8]
   83410:	cmp	r0, #1
   83414:	blt	83438 <fputs@plt+0x72084>
   83418:	ldr	r0, [r4, #20]
   8341c:	mov	r1, #0
   83420:	mov	r2, #1
   83424:	str	r2, [r0, r1, lsl #2]
   83428:	add	r1, r1, #1
   8342c:	ldr	r3, [r4, #8]
   83430:	cmp	r1, r3
   83434:	blt	83424 <fputs@plt+0x72070>
   83438:	ldr	r0, [r4]
   8343c:	add	r0, r0, #1
   83440:	str	r0, [r4]
   83444:	pop	{r4, r5, fp, pc}
   83448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8344c:	add	fp, sp, #28
   83450:	sub	sp, sp, #12
   83454:	mov	r8, r0
   83458:	ldr	r0, [r2]
   8345c:	bl	19c4c <fputs@plt+0x8898>
   83460:	mov	r5, r0
   83464:	ldr	r0, [r0, #12]
   83468:	mov	r1, #25
   8346c:	mul	r0, r0, r1
   83470:	add	r4, r0, #25
   83474:	asr	r1, r4, #31
   83478:	mov	r0, r4
   8347c:	bl	142d0 <fputs@plt+0x2f1c>
   83480:	cmp	r0, #0
   83484:	beq	8356c <fputs@plt+0x721b8>
   83488:	mov	r1, #0
   8348c:	mov	r2, r4
   83490:	mov	r9, r0
   83494:	mov	r6, #0
   83498:	bl	11174 <memset@plt>
   8349c:	ldr	r0, [r5]
   834a0:	movw	r2, #12147	; 0x2f73
   834a4:	mov	r1, r9
   834a8:	movt	r2, #9
   834ac:	stm	sp, {r0, r6}
   834b0:	mov	r0, #24
   834b4:	bl	15d40 <fputs@plt+0x498c>
   834b8:	ldr	r0, [r5, #12]
   834bc:	cmp	r0, #1
   834c0:	blt	83544 <fputs@plt+0x72190>
   834c4:	mov	r0, r9
   834c8:	bl	111f8 <strlen@plt>
   834cc:	movw	sl, #12146	; 0x2f72
   834d0:	bic	r0, r0, #-1073741824	; 0xc0000000
   834d4:	add	r7, r9, r0
   834d8:	movt	sl, #9
   834dc:	ldr	r1, [r5, #24]
   834e0:	ldr	r0, [r5]
   834e4:	mov	r4, #0
   834e8:	mov	r3, #0
   834ec:	ldr	r1, [r1, r6, lsl #2]
   834f0:	add	r2, r1, #1
   834f4:	adds	r0, r2, r0
   834f8:	adc	r1, r4, #0
   834fc:	subs	r0, r0, #1
   83500:	sbc	r1, r1, #0
   83504:	bl	89130 <fputs@plt+0x77d7c>
   83508:	stm	sp, {r0, r1}
   8350c:	mov	r0, #24
   83510:	mov	r1, r7
   83514:	mov	r2, sl
   83518:	bl	15d40 <fputs@plt+0x498c>
   8351c:	cmp	r7, #0
   83520:	beq	83530 <fputs@plt+0x7217c>
   83524:	mov	r0, r7
   83528:	bl	111f8 <strlen@plt>
   8352c:	bic	r4, r0, #-1073741824	; 0xc0000000
   83530:	ldr	r0, [r5, #12]
   83534:	add	r6, r6, #1
   83538:	add	r7, r7, r4
   8353c:	cmp	r6, r0
   83540:	blt	834dc <fputs@plt+0x72128>
   83544:	movw	r0, #17408	; 0x4400
   83548:	mov	r1, r9
   8354c:	mvn	r2, #0
   83550:	mov	r3, #1
   83554:	movt	r0, #1
   83558:	str	r0, [sp]
   8355c:	mov	r0, r8
   83560:	bl	1a160 <fputs@plt+0x8dac>
   83564:	sub	sp, fp, #28
   83568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8356c:	mov	r0, r8
   83570:	sub	sp, fp, #28
   83574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83578:	b	1a988 <fputs@plt+0x95d4>
   8357c:	push	{r4, r5, r6, sl, fp, lr}
   83580:	add	fp, sp, #16
   83584:	mov	r4, #0
   83588:	cmp	r1, #0
   8358c:	beq	835e0 <fputs@plt+0x7222c>
   83590:	mov	r6, r0
   83594:	mov	r0, r1
   83598:	mov	r5, r1
   8359c:	bl	111f8 <strlen@plt>
   835a0:	bic	r0, r0, #-1073741824	; 0xc0000000
   835a4:	cmp	r0, #7
   835a8:	bcc	835e0 <fputs@plt+0x7222c>
   835ac:	movw	r1, #4778	; 0x12aa
   835b0:	mov	r0, r5
   835b4:	mov	r2, #7
   835b8:	movt	r1, #9
   835bc:	bl	1343c <fputs@plt+0x2088>
   835c0:	cmp	r0, #0
   835c4:	bne	835e0 <fputs@plt+0x7222c>
   835c8:	movw	r1, #12841	; 0x3229
   835cc:	mov	r0, r6
   835d0:	mov	r2, r5
   835d4:	movt	r1, #9
   835d8:	bl	1d2fc <fputs@plt+0xbf48>
   835dc:	mov	r4, #1
   835e0:	mov	r0, r4
   835e4:	pop	{r4, r5, r6, sl, fp, pc}
   835e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   835ec:	add	fp, sp, #24
   835f0:	ldr	r5, [r0]
   835f4:	mov	r8, r0
   835f8:	ldr	r0, [r5, #16]
   835fc:	ldr	r4, [r0, #28]
   83600:	ldr	r0, [r1, #64]	; 0x40
   83604:	cmp	r0, r4
   83608:	beq	83684 <fputs@plt+0x722d0>
   8360c:	mov	r0, r8
   83610:	bl	6c68c <fputs@plt+0x5b2d8>
   83614:	cmp	r0, #0
   83618:	beq	83684 <fputs@plt+0x722d0>
   8361c:	mov	r7, r0
   83620:	mov	r6, #0
   83624:	ldr	r0, [r7, #20]
   83628:	cmp	r0, r4
   8362c:	bne	83644 <fputs@plt+0x72290>
   83630:	ldr	r2, [r7]
   83634:	mov	r0, r5
   83638:	mov	r1, r6
   8363c:	bl	83848 <fputs@plt+0x72494>
   83640:	mov	r6, r0
   83644:	ldr	r7, [r7, #32]
   83648:	cmp	r7, #0
   8364c:	bne	83624 <fputs@plt+0x72270>
   83650:	cmp	r6, #0
   83654:	beq	83684 <fputs@plt+0x722d0>
   83658:	ldr	r0, [r8]
   8365c:	movw	r1, #12883	; 0x3253
   83660:	mov	r2, r6
   83664:	movt	r1, #9
   83668:	bl	1d380 <fputs@plt+0xbfcc>
   8366c:	mov	r5, r0
   83670:	ldr	r0, [r8]
   83674:	mov	r1, r6
   83678:	bl	13ce4 <fputs@plt+0x2930>
   8367c:	mov	r0, r5
   83680:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   83684:	mov	r0, #0
   83688:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   8368c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83690:	add	fp, sp, #28
   83694:	sub	sp, sp, #12
   83698:	mov	r6, r2
   8369c:	mov	r5, r1
   836a0:	mov	sl, r0
   836a4:	bl	60898 <fputs@plt+0x4f4e4>
   836a8:	cmp	r0, #0
   836ac:	beq	83840 <fputs@plt+0x7248c>
   836b0:	mov	r4, r0
   836b4:	ldr	r0, [r5, #64]	; 0x40
   836b8:	movw	r8, #48576	; 0xbdc0
   836bc:	movt	r8, #65520	; 0xfff0
   836c0:	mov	r7, r8
   836c4:	cmp	r0, #0
   836c8:	beq	83708 <fputs@plt+0x72354>
   836cc:	ldr	r2, [sl]
   836d0:	ldr	r1, [r2, #20]
   836d4:	cmp	r1, #1
   836d8:	blt	83704 <fputs@plt+0x72350>
   836dc:	ldr	r2, [r2, #16]
   836e0:	mov	r7, #0
   836e4:	add	r2, r2, #12
   836e8:	ldr	r3, [r2, r7, lsl #4]
   836ec:	cmp	r3, r0
   836f0:	beq	83708 <fputs@plt+0x72354>
   836f4:	add	r7, r7, #1
   836f8:	cmp	r7, r1
   836fc:	blt	836e8 <fputs@plt+0x72334>
   83700:	b	83708 <fputs@plt+0x72354>
   83704:	mov	r7, #0
   83708:	mov	r0, sl
   8370c:	mov	r1, r5
   83710:	str	r6, [sp, #4]
   83714:	str	r5, [sp, #8]
   83718:	bl	6c68c <fputs@plt+0x5b2d8>
   8371c:	cmp	r0, #0
   83720:	beq	837b0 <fputs@plt+0x723fc>
   83724:	mov	r5, r0
   83728:	mov	r9, #0
   8372c:	ldr	r0, [r5, #20]
   83730:	mov	r2, r8
   83734:	cmp	r0, #0
   83738:	beq	83778 <fputs@plt+0x723c4>
   8373c:	ldr	r2, [sl]
   83740:	ldr	r1, [r2, #20]
   83744:	cmp	r1, #1
   83748:	blt	83774 <fputs@plt+0x723c0>
   8374c:	ldr	r2, [r2, #16]
   83750:	add	r3, r2, #12
   83754:	mov	r2, #0
   83758:	ldr	r6, [r3, r2, lsl #4]
   8375c:	cmp	r6, r0
   83760:	beq	83778 <fputs@plt+0x723c4>
   83764:	add	r2, r2, #1
   83768:	cmp	r2, r1
   8376c:	blt	83758 <fputs@plt+0x723a4>
   83770:	b	83778 <fputs@plt+0x723c4>
   83774:	mov	r2, #0
   83778:	ldr	r6, [r5]
   8377c:	mov	r0, r4
   83780:	mov	r1, #127	; 0x7f
   83784:	mov	r3, #0
   83788:	str	r9, [sp]
   8378c:	bl	4a1bc <fputs@plt+0x38e08>
   83790:	mov	r1, r0
   83794:	mov	r0, r4
   83798:	mov	r2, r6
   8379c:	mov	r3, #0
   837a0:	bl	1d530 <fputs@plt+0xc17c>
   837a4:	ldr	r5, [r5, #32]
   837a8:	cmp	r5, #0
   837ac:	bne	8372c <fputs@plt+0x72378>
   837b0:	ldr	r6, [sp, #8]
   837b4:	mov	r0, #0
   837b8:	mov	r1, #125	; 0x7d
   837bc:	mov	r2, r7
   837c0:	mov	r3, #0
   837c4:	ldr	r5, [r6]
   837c8:	str	r0, [sp]
   837cc:	mov	r0, r4
   837d0:	bl	4a1bc <fputs@plt+0x38e08>
   837d4:	mov	r1, r0
   837d8:	mov	r0, r4
   837dc:	mov	r2, r5
   837e0:	mov	r3, #0
   837e4:	bl	1d530 <fputs@plt+0xc17c>
   837e8:	ldr	r0, [sl]
   837ec:	ldr	r2, [sp, #4]
   837f0:	movw	r1, #12907	; 0x326b
   837f4:	movt	r1, #9
   837f8:	bl	1d380 <fputs@plt+0xbfcc>
   837fc:	cmp	r0, #0
   83800:	beq	83840 <fputs@plt+0x7248c>
   83804:	mov	r2, r0
   83808:	mov	r0, r4
   8380c:	mov	r1, r7
   83810:	bl	66fac <fputs@plt+0x55bf8>
   83814:	mov	r0, sl
   83818:	mov	r1, r6
   8381c:	bl	835e8 <fputs@plt+0x72234>
   83820:	cmp	r0, #0
   83824:	beq	83840 <fputs@plt+0x7248c>
   83828:	mov	r2, r0
   8382c:	mov	r0, r4
   83830:	mov	r1, #1
   83834:	sub	sp, fp, #28
   83838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8383c:	b	66fac <fputs@plt+0x55bf8>
   83840:	sub	sp, fp, #28
   83844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83848:	push	{r4, r5, r6, sl, fp, lr}
   8384c:	add	fp, sp, #16
   83850:	mov	r3, r2
   83854:	mov	r4, r0
   83858:	cmp	r1, #0
   8385c:	beq	83890 <fputs@plt+0x724dc>
   83860:	mov	r5, r1
   83864:	movw	r1, #12869	; 0x3245
   83868:	mov	r0, r4
   8386c:	movt	r1, #9
   83870:	mov	r2, r5
   83874:	bl	1d380 <fputs@plt+0xbfcc>
   83878:	mov	r6, r0
   8387c:	mov	r0, r4
   83880:	mov	r1, r5
   83884:	bl	13ce4 <fputs@plt+0x2930>
   83888:	mov	r0, r6
   8388c:	pop	{r4, r5, r6, sl, fp, pc}
   83890:	movw	r1, #7818	; 0x1e8a
   83894:	mov	r0, r4
   83898:	mov	r2, r3
   8389c:	movt	r1, #9
   838a0:	pop	{r4, r5, r6, sl, fp, lr}
   838a4:	b	1d380 <fputs@plt+0xbfcc>
   838a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   838ac:	add	fp, sp, #24
   838b0:	ldr	r5, [r0, #516]	; 0x204
   838b4:	cmp	r5, #0
   838b8:	ldrne	r4, [r0, #488]	; 0x1e8
   838bc:	cmpne	r4, #0
   838c0:	bne	838c8 <fputs@plt+0x72514>
   838c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   838c8:	ldr	r6, [r0, #520]	; 0x208
   838cc:	ldr	r8, [r0]
   838d0:	asr	r1, r6, #31
   838d4:	adds	r2, r6, #1
   838d8:	mov	r0, r8
   838dc:	adc	r3, r1, #0
   838e0:	bl	238bc <fputs@plt+0x12508>
   838e4:	mov	r7, r0
   838e8:	cmp	r0, #0
   838ec:	beq	83908 <fputs@plt+0x72554>
   838f0:	mov	r0, r7
   838f4:	mov	r1, r5
   838f8:	mov	r2, r6
   838fc:	bl	1121c <memcpy@plt>
   83900:	mov	r0, #0
   83904:	strb	r0, [r7, r6]
   83908:	mov	r0, r8
   8390c:	mov	r1, r4
   83910:	mov	r2, r7
   83914:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   83918:	b	4a590 <fputs@plt+0x391dc>
   8391c:	push	{r4, sl, fp, lr}
   83920:	add	fp, sp, #8
   83924:	mov	r4, r0
   83928:	ldr	r0, [r2]
   8392c:	mov	r1, #1
   83930:	bl	19f04 <fputs@plt+0x8b50>
   83934:	cmp	r0, #0
   83938:	popeq	{r4, sl, fp, pc}
   8393c:	bl	133a8 <fputs@plt+0x1ff4>
   83940:	mov	r2, r0
   83944:	ldr	r0, [r4]
   83948:	movw	r3, #9312	; 0x2460
   8394c:	ldrh	r1, [r0, #8]
   83950:	tst	r1, r3
   83954:	beq	83964 <fputs@plt+0x725b0>
   83958:	asr	r3, r2, #31
   8395c:	pop	{r4, sl, fp, lr}
   83960:	b	34d9c <fputs@plt+0x239e8>
   83964:	mov	r1, #4
   83968:	asr	r3, r2, #31
   8396c:	strh	r1, [r0, #8]
   83970:	strd	r2, [r0]
   83974:	pop	{r4, sl, fp, pc}
   83978:	push	{r4, sl, fp, lr}
   8397c:	add	fp, sp, #8
   83980:	sub	sp, sp, #8
   83984:	mov	r4, r0
   83988:	ldr	r0, [r2]
   8398c:	bl	19e28 <fputs@plt+0x8a74>
   83990:	cmp	r0, #2
   83994:	mov	r1, #0
   83998:	mov	r2, #0
   8399c:	mov	r3, #1
   839a0:	movwls	r1, #49224	; 0xc048
   839a4:	str	r2, [sp]
   839a8:	mvn	r2, #0
   839ac:	movtls	r1, #8
   839b0:	ldrls	r1, [r1, r0, lsl #2]
   839b4:	mov	r0, r4
   839b8:	bl	1a160 <fputs@plt+0x8dac>
   839bc:	sub	sp, fp, #8
   839c0:	pop	{r4, sl, fp, pc}
   839c4:	push	{fp, lr}
   839c8:	mov	fp, sp
   839cc:	sub	sp, sp, #8
   839d0:	mov	r1, #0
   839d4:	mvn	r2, #0
   839d8:	mov	r3, #1
   839dc:	str	r1, [sp]
   839e0:	movw	r1, #49216	; 0xc040
   839e4:	movt	r1, #8
   839e8:	bl	1a160 <fputs@plt+0x8dac>
   839ec:	mov	sp, fp
   839f0:	pop	{fp, pc}
   839f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   839f8:	add	fp, sp, #28
   839fc:	sub	sp, sp, #20
   83a00:	mov	r8, r0
   83a04:	ldr	r0, [r2]
   83a08:	mov	r7, r1
   83a0c:	mov	r6, r2
   83a10:	movw	r2, #43690	; 0xaaaa
   83a14:	mov	r3, #1
   83a18:	movt	r2, #43690	; 0xaaaa
   83a1c:	ldrh	r1, [r0, #8]
   83a20:	and	r1, r1, #31
   83a24:	tst	r3, r2, lsr r1
   83a28:	bne	83c6c <fputs@plt+0x728b8>
   83a2c:	mov	r1, #1
   83a30:	mov	r5, #1
   83a34:	bl	19f04 <fputs@plt+0x8b50>
   83a38:	cmp	r0, #0
   83a3c:	beq	83c6c <fputs@plt+0x728b8>
   83a40:	mov	sl, r0
   83a44:	ldr	r0, [r6]
   83a48:	mov	r1, #1
   83a4c:	bl	19d48 <fputs@plt+0x8994>
   83a50:	mov	r4, r0
   83a54:	cmp	r7, #1
   83a58:	bne	83aec <fputs@plt+0x72738>
   83a5c:	movw	r9, #62288	; 0xf350
   83a60:	str	r8, [sp, #16]
   83a64:	movw	r8, #62286	; 0xf34e
   83a68:	mov	r7, #0
   83a6c:	movt	r8, #8
   83a70:	movt	r9, #8
   83a74:	ldr	r0, [sp, #16]
   83a78:	cmp	r4, #1
   83a7c:	str	r7, [sp, #12]
   83a80:	ldr	r0, [r0, #4]
   83a84:	ldr	r1, [r0, #4]
   83a88:	blt	83bd4 <fputs@plt+0x72820>
   83a8c:	ands	r0, r1, #1
   83a90:	beq	83bd4 <fputs@plt+0x72820>
   83a94:	str	r1, [sp, #8]
   83a98:	mov	r7, #0
   83a9c:	ldrb	r6, [r8, r7]
   83aa0:	cmp	r4, r6
   83aa4:	blt	83ac0 <fputs@plt+0x7270c>
   83aa8:	ldr	r1, [r9, r7, lsl #2]
   83aac:	mov	r0, sl
   83ab0:	mov	r2, r6
   83ab4:	bl	110e4 <memcmp@plt>
   83ab8:	cmp	r0, #0
   83abc:	beq	83ad0 <fputs@plt+0x7271c>
   83ac0:	add	r7, r7, #1
   83ac4:	cmp	r7, r5
   83ac8:	bcc	83a9c <fputs@plt+0x726e8>
   83acc:	b	83bcc <fputs@plt+0x72818>
   83ad0:	ldr	r7, [sp, #12]
   83ad4:	ldr	r1, [sp, #8]
   83ad8:	sub	r4, r4, r6
   83adc:	add	sl, sl, r6
   83ae0:	cmp	r4, #0
   83ae4:	bgt	83a98 <fputs@plt+0x726e4>
   83ae8:	b	83bd4 <fputs@plt+0x72820>
   83aec:	ldr	r0, [r6, #4]
   83af0:	mov	r1, #1
   83af4:	bl	19f04 <fputs@plt+0x8b50>
   83af8:	cmp	r0, #0
   83afc:	beq	83c6c <fputs@plt+0x728b8>
   83b00:	ldrb	r1, [r0]
   83b04:	mov	r7, r0
   83b08:	cmp	r1, #0
   83b0c:	beq	83c4c <fputs@plt+0x72898>
   83b10:	mov	r5, #0
   83b14:	mov	r0, r7
   83b18:	uxtb	r1, r1
   83b1c:	cmp	r1, #192	; 0xc0
   83b20:	bcc	83b38 <fputs@plt+0x72784>
   83b24:	ldrb	r1, [r0, #1]!
   83b28:	and	r2, r1, #192	; 0xc0
   83b2c:	cmp	r2, #128	; 0x80
   83b30:	beq	83b24 <fputs@plt+0x72770>
   83b34:	b	83b40 <fputs@plt+0x7278c>
   83b38:	add	r0, r0, #1
   83b3c:	ldrb	r1, [r0]
   83b40:	add	r5, r5, #1
   83b44:	cmp	r1, #0
   83b48:	bne	83b18 <fputs@plt+0x72764>
   83b4c:	mov	r0, #5
   83b50:	umull	r2, r3, r5, r0
   83b54:	mov	r0, r8
   83b58:	bl	85ad0 <fputs@plt+0x7471c>
   83b5c:	cmp	r0, #0
   83b60:	beq	83c6c <fputs@plt+0x728b8>
   83b64:	mov	r9, r0
   83b68:	ldrb	r0, [r7]
   83b6c:	cmp	r0, #0
   83b70:	beq	83c4c <fputs@plt+0x72898>
   83b74:	str	r8, [sp, #16]
   83b78:	add	r8, r9, r5, lsl #2
   83b7c:	mov	r5, #0
   83b80:	mov	r1, r7
   83b84:	mov	r0, r7
   83b88:	str	r1, [r9, r5, lsl #2]
   83b8c:	ldrb	r2, [r0], #1
   83b90:	cmp	r2, #192	; 0xc0
   83b94:	bcc	83bac <fputs@plt+0x727f8>
   83b98:	mov	r0, r1
   83b9c:	ldrb	r2, [r0, #1]!
   83ba0:	and	r2, r2, #192	; 0xc0
   83ba4:	cmp	r2, #128	; 0x80
   83ba8:	beq	83b9c <fputs@plt+0x727e8>
   83bac:	sub	r1, r0, r1
   83bb0:	strb	r1, [r8, r5]
   83bb4:	add	r5, r5, #1
   83bb8:	ldrb	r1, [r0]
   83bbc:	cmp	r1, #0
   83bc0:	mov	r1, r0
   83bc4:	bne	83b88 <fputs@plt+0x727d4>
   83bc8:	b	83a74 <fputs@plt+0x726c0>
   83bcc:	ldr	r7, [sp, #12]
   83bd0:	ldr	r1, [sp, #8]
   83bd4:	tst	r1, #2
   83bd8:	beq	83c34 <fputs@plt+0x72880>
   83bdc:	cmp	r4, #1
   83be0:	blt	83c34 <fputs@plt+0x72880>
   83be4:	mov	r7, #0
   83be8:	ldrb	r2, [r8, r7]
   83bec:	cmp	r4, r2
   83bf0:	blt	83c0c <fputs@plt+0x72858>
   83bf4:	ldr	r1, [r9, r7, lsl #2]
   83bf8:	sub	r6, r4, r2
   83bfc:	add	r0, sl, r6
   83c00:	bl	110e4 <memcmp@plt>
   83c04:	cmp	r0, #0
   83c08:	beq	83c1c <fputs@plt+0x72868>
   83c0c:	add	r7, r7, #1
   83c10:	cmp	r7, r5
   83c14:	bcc	83be8 <fputs@plt+0x72834>
   83c18:	b	83c30 <fputs@plt+0x7287c>
   83c1c:	ldr	r7, [sp, #12]
   83c20:	cmp	r6, #0
   83c24:	mov	r4, r6
   83c28:	bgt	83be4 <fputs@plt+0x72830>
   83c2c:	b	83c38 <fputs@plt+0x72884>
   83c30:	ldr	r7, [sp, #12]
   83c34:	mov	r6, r4
   83c38:	cmp	r7, #0
   83c3c:	movne	r0, r9
   83c40:	blne	14400 <fputs@plt+0x304c>
   83c44:	ldr	r8, [sp, #16]
   83c48:	b	83c50 <fputs@plt+0x7289c>
   83c4c:	mov	r6, r4
   83c50:	mvn	r0, #0
   83c54:	mov	r1, sl
   83c58:	mov	r2, r6
   83c5c:	mov	r3, #1
   83c60:	str	r0, [sp]
   83c64:	mov	r0, r8
   83c68:	bl	1a160 <fputs@plt+0x8dac>
   83c6c:	sub	sp, fp, #28
   83c70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83c78:	add	fp, sp, #28
   83c7c:	sub	sp, sp, #4
   83c80:	mov	sl, r1
   83c84:	str	r0, [sp]
   83c88:	ldr	r0, [r0, #4]
   83c8c:	ldr	r1, [r2]
   83c90:	movw	r9, #43690	; 0xaaaa
   83c94:	mov	r5, r2
   83c98:	mov	r2, #1
   83c9c:	movt	r9, #43690	; 0xaaaa
   83ca0:	ldr	r4, [r0, #4]
   83ca4:	ldrh	r0, [r1, #8]
   83ca8:	cmp	r4, #0
   83cac:	and	r0, r0, #31
   83cb0:	mvnne	r4, #0
   83cb4:	tst	r2, r9, lsr r0
   83cb8:	bne	83d3c <fputs@plt+0x72988>
   83cbc:	cmp	sl, #2
   83cc0:	blt	83d28 <fputs@plt+0x72974>
   83cc4:	ldr	r1, [sp]
   83cc8:	mov	r6, #0
   83ccc:	mov	r8, #1
   83cd0:	ldr	r0, [r1, #12]
   83cd4:	ldr	r1, [r1, #16]
   83cd8:	ldr	r0, [r0, #4]
   83cdc:	add	r1, r1, r1, lsl #2
   83ce0:	add	r0, r0, r1, lsl #2
   83ce4:	ldr	r7, [r0, #-4]
   83ce8:	ldr	r1, [r5, r8, lsl #2]
   83cec:	mov	r2, #1
   83cf0:	ldrh	r0, [r1, #8]
   83cf4:	and	r0, r0, #31
   83cf8:	tst	r2, r9, lsr r0
   83cfc:	bne	83d3c <fputs@plt+0x72988>
   83d00:	ldr	r0, [r5, r6, lsl #2]
   83d04:	mov	r2, r7
   83d08:	bl	3e954 <fputs@plt+0x2d5a0>
   83d0c:	eor	r0, r0, r4
   83d10:	cmn	r0, #1
   83d14:	movgt	r6, r8
   83d18:	add	r8, r8, #1
   83d1c:	cmp	r8, sl
   83d20:	blt	83ce8 <fputs@plt+0x72934>
   83d24:	ldr	r1, [r5, r6, lsl #2]
   83d28:	ldr	r0, [sp]
   83d2c:	ldr	r0, [r0]
   83d30:	sub	sp, fp, #28
   83d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d38:	b	1a7ac <fputs@plt+0x93f8>
   83d3c:	sub	sp, fp, #28
   83d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83d44:	push	{r4, r5, r6, r7, fp, lr}
   83d48:	add	fp, sp, #16
   83d4c:	mov	r4, r0
   83d50:	ldr	r0, [r0, #8]
   83d54:	ldr	r5, [r2]
   83d58:	mov	r7, r2
   83d5c:	ldrb	r1, [r0, #9]
   83d60:	tst	r1, #32
   83d64:	bne	83d7c <fputs@plt+0x729c8>
   83d68:	mov	r0, r4
   83d6c:	mov	r1, #40	; 0x28
   83d70:	bl	1b7b0 <fputs@plt+0xa3fc>
   83d74:	mov	r6, r0
   83d78:	b	83d80 <fputs@plt+0x729cc>
   83d7c:	ldr	r6, [r0, #16]
   83d80:	cmp	r6, #0
   83d84:	beq	83e14 <fputs@plt+0x72a60>
   83d88:	ldr	r1, [r7]
   83d8c:	ldrh	r0, [r6, #8]
   83d90:	movw	r2, #43690	; 0xaaaa
   83d94:	mov	r3, #1
   83d98:	movt	r2, #43690	; 0xaaaa
   83d9c:	ldrh	r1, [r1, #8]
   83da0:	and	r1, r1, #31
   83da4:	tst	r3, r2, lsr r1
   83da8:	bne	83e04 <fputs@plt+0x72a50>
   83dac:	cmp	r0, #0
   83db0:	beq	83e18 <fputs@plt+0x72a64>
   83db4:	ldr	r1, [r4, #12]
   83db8:	ldr	r2, [r4, #16]
   83dbc:	ldr	r0, [r4, #4]
   83dc0:	ldr	r1, [r1, #4]
   83dc4:	add	r2, r2, r2, lsl #2
   83dc8:	ldr	r7, [r0, #4]
   83dcc:	mov	r0, r6
   83dd0:	add	r1, r1, r2, lsl #2
   83dd4:	ldr	r2, [r1, #-4]
   83dd8:	mov	r1, r5
   83ddc:	bl	3e954 <fputs@plt+0x2d5a0>
   83de0:	cmp	r7, #0
   83de4:	beq	83df0 <fputs@plt+0x72a3c>
   83de8:	cmp	r0, #0
   83dec:	blt	83e24 <fputs@plt+0x72a70>
   83df0:	cmp	r0, #1
   83df4:	blt	83e0c <fputs@plt+0x72a58>
   83df8:	cmp	r7, #0
   83dfc:	beq	83e24 <fputs@plt+0x72a70>
   83e00:	b	83e0c <fputs@plt+0x72a58>
   83e04:	cmp	r0, #0
   83e08:	popeq	{r4, r5, r6, r7, fp, pc}
   83e0c:	mov	r0, #1
   83e10:	strb	r0, [r4, #24]
   83e14:	pop	{r4, r5, r6, r7, fp, pc}
   83e18:	ldr	r0, [r4]
   83e1c:	ldr	r0, [r0, #32]
   83e20:	str	r0, [r6, #32]
   83e24:	mov	r0, r6
   83e28:	mov	r1, r5
   83e2c:	pop	{r4, r5, r6, r7, fp, lr}
   83e30:	b	1a7ac <fputs@plt+0x93f8>
   83e34:	push	{r4, r5, fp, lr}
   83e38:	add	fp, sp, #8
   83e3c:	mov	r5, r0
   83e40:	ldr	r0, [r0, #8]
   83e44:	ldrb	r1, [r0, #9]
   83e48:	tst	r1, #32
   83e4c:	bne	83e64 <fputs@plt+0x72ab0>
   83e50:	mov	r0, r5
   83e54:	mov	r1, #0
   83e58:	bl	1b7b0 <fputs@plt+0xa3fc>
   83e5c:	mov	r4, r0
   83e60:	b	83e68 <fputs@plt+0x72ab4>
   83e64:	ldr	r4, [r0, #16]
   83e68:	cmp	r4, #0
   83e6c:	popeq	{r4, r5, fp, pc}
   83e70:	ldrh	r0, [r4, #8]
   83e74:	cmp	r0, #0
   83e78:	beq	83e98 <fputs@plt+0x72ae4>
   83e7c:	ldr	r0, [r5]
   83e80:	mov	r1, r4
   83e84:	bl	1a7ac <fputs@plt+0x93f8>
   83e88:	ldrh	r0, [r4, #8]
   83e8c:	movw	r1, #9312	; 0x2460
   83e90:	tst	r0, r1
   83e94:	bne	83ea4 <fputs@plt+0x72af0>
   83e98:	ldr	r0, [r4, #24]
   83e9c:	cmp	r0, #0
   83ea0:	beq	83eb0 <fputs@plt+0x72afc>
   83ea4:	mov	r0, r4
   83ea8:	pop	{r4, r5, fp, lr}
   83eac:	b	338e8 <fputs@plt+0x22534>
   83eb0:	pop	{r4, r5, fp, pc}
   83eb4:	ldr	r1, [r2]
   83eb8:	movw	r2, #15358	; 0x3bfe
   83ebc:	movt	r2, #9
   83ec0:	ldrh	r1, [r1, #8]
   83ec4:	and	r1, r1, #31
   83ec8:	ldrb	r1, [r2, r1]
   83ecc:	sub	r1, r1, #1
   83ed0:	uxtb	r2, r1
   83ed4:	cmp	r2, #3
   83ed8:	bhi	83ef0 <fputs@plt+0x72b3c>
   83edc:	movw	r2, #63380	; 0xf794
   83ee0:	sxtb	r1, r1
   83ee4:	movt	r2, #8
   83ee8:	ldr	r1, [r2, r1, lsl #2]
   83eec:	b	83ef8 <fputs@plt+0x72b44>
   83ef0:	movw	r1, #64247	; 0xfaf7
   83ef4:	movt	r1, #8
   83ef8:	push	{fp, lr}
   83efc:	mov	fp, sp
   83f00:	sub	sp, sp, #8
   83f04:	mov	r2, #0
   83f08:	mov	r3, #1
   83f0c:	str	r2, [sp]
   83f10:	mvn	r2, #0
   83f14:	bl	1a160 <fputs@plt+0x8dac>
   83f18:	mov	sp, fp
   83f1c:	pop	{fp, pc}
   83f20:	push	{r4, sl, fp, lr}
   83f24:	add	fp, sp, #8
   83f28:	mov	r4, r0
   83f2c:	ldr	r0, [r2]
   83f30:	movw	r2, #15358	; 0x3bfe
   83f34:	movt	r2, #9
   83f38:	ldrh	r1, [r0, #8]
   83f3c:	and	r1, r1, #31
   83f40:	ldrb	r1, [r2, r1]
   83f44:	sub	r2, r1, #1
   83f48:	cmp	r2, #2
   83f4c:	bcc	83f60 <fputs@plt+0x72bac>
   83f50:	cmp	r1, #3
   83f54:	beq	83f9c <fputs@plt+0x72be8>
   83f58:	cmp	r1, #4
   83f5c:	bne	8400c <fputs@plt+0x72c58>
   83f60:	mov	r1, #1
   83f64:	bl	19d48 <fputs@plt+0x8994>
   83f68:	mov	r2, r0
   83f6c:	ldr	r0, [r4]
   83f70:	movw	r3, #9312	; 0x2460
   83f74:	ldrh	r1, [r0, #8]
   83f78:	tst	r1, r3
   83f7c:	beq	83f88 <fputs@plt+0x72bd4>
   83f80:	asr	r3, r2, #31
   83f84:	b	84004 <fputs@plt+0x72c50>
   83f88:	mov	r1, #4
   83f8c:	asr	r3, r2, #31
   83f90:	strh	r1, [r0, #8]
   83f94:	strd	r2, [r0]
   83f98:	pop	{r4, sl, fp, pc}
   83f9c:	mov	r1, #1
   83fa0:	bl	19f04 <fputs@plt+0x8b50>
   83fa4:	cmp	r0, #0
   83fa8:	popeq	{r4, sl, fp, pc}
   83fac:	ldrb	r1, [r0]
   83fb0:	mov	r2, #0
   83fb4:	b	83fe4 <fputs@plt+0x72c30>
   83fb8:	uxtb	r1, r1
   83fbc:	cmp	r1, #192	; 0xc0
   83fc0:	bcc	83fd8 <fputs@plt+0x72c24>
   83fc4:	ldrb	r1, [r0, #1]!
   83fc8:	and	r3, r1, #192	; 0xc0
   83fcc:	cmp	r3, #128	; 0x80
   83fd0:	beq	83fc4 <fputs@plt+0x72c10>
   83fd4:	b	83fe0 <fputs@plt+0x72c2c>
   83fd8:	add	r0, r0, #1
   83fdc:	ldrb	r1, [r0]
   83fe0:	add	r2, r2, #1
   83fe4:	cmp	r1, #0
   83fe8:	bne	83fb8 <fputs@plt+0x72c04>
   83fec:	ldr	r0, [r4]
   83ff0:	movw	r4, #9312	; 0x2460
   83ff4:	mov	r3, #0
   83ff8:	ldrh	r1, [r0, #8]
   83ffc:	tst	r1, r4
   84000:	beq	84028 <fputs@plt+0x72c74>
   84004:	pop	{r4, sl, fp, lr}
   84008:	b	34d9c <fputs@plt+0x239e8>
   8400c:	ldr	r0, [r4]
   84010:	movw	r2, #9312	; 0x2460
   84014:	ldrh	r1, [r0, #8]
   84018:	tst	r1, r2
   8401c:	beq	84038 <fputs@plt+0x72c84>
   84020:	pop	{r4, sl, fp, lr}
   84024:	b	33934 <fputs@plt+0x22580>
   84028:	mov	r1, #4
   8402c:	strh	r1, [r0, #8]
   84030:	strd	r2, [r0]
   84034:	pop	{r4, sl, fp, pc}
   84038:	mov	r1, #1
   8403c:	strh	r1, [r0, #8]
   84040:	pop	{r4, sl, fp, pc}
   84044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84048:	add	fp, sp, #28
   8404c:	sub	sp, sp, #4
   84050:	mov	r6, r0
   84054:	ldm	r2, {r0, r1}
   84058:	mov	r9, r2
   8405c:	ldrh	r1, [r1, #8]
   84060:	ldrh	r3, [r0, #8]
   84064:	and	r8, r1, #31
   84068:	movw	r1, #43690	; 0xaaaa
   8406c:	and	r7, r3, #31
   84070:	movt	r1, #43690	; 0xaaaa
   84074:	lsr	r2, r1, r8
   84078:	orr	r1, r2, r1, lsr r7
   8407c:	tst	r1, #1
   84080:	bne	841b4 <fputs@plt+0x72e00>
   84084:	mov	r1, #1
   84088:	str	r6, [sp]
   8408c:	mov	r4, #1
   84090:	bl	19d48 <fputs@plt+0x8994>
   84094:	mov	r5, r0
   84098:	ldr	r0, [r9, #4]
   8409c:	mov	r1, #1
   840a0:	bl	19d48 <fputs@plt+0x8994>
   840a4:	mov	r6, r0
   840a8:	orr	r1, r7, #16
   840ac:	ldr	r0, [r9]
   840b0:	cmp	r1, #16
   840b4:	orreq	r1, r8, #16
   840b8:	cmpeq	r1, #16
   840bc:	beq	840e0 <fputs@plt+0x72d2c>
   840c0:	mov	r1, #1
   840c4:	bl	19f04 <fputs@plt+0x8b50>
   840c8:	mov	r7, r0
   840cc:	ldr	r0, [r9, #4]
   840d0:	mov	r1, #1
   840d4:	bl	19f04 <fputs@plt+0x8b50>
   840d8:	mov	r9, r0
   840dc:	b	840f8 <fputs@plt+0x72d44>
   840e0:	bl	19c4c <fputs@plt+0x8898>
   840e4:	mov	r7, r0
   840e8:	ldr	r0, [r9, #4]
   840ec:	bl	19c4c <fputs@plt+0x8898>
   840f0:	mov	r9, r0
   840f4:	mov	r4, #0
   840f8:	mov	r8, #0
   840fc:	cmp	r6, r5
   84100:	ble	8410c <fputs@plt+0x72d58>
   84104:	mov	sl, #0
   84108:	b	84178 <fputs@plt+0x72dc4>
   8410c:	mov	sl, #1
   84110:	mov	r0, r7
   84114:	mov	r1, r9
   84118:	mov	r2, r6
   8411c:	bl	110e4 <memcmp@plt>
   84120:	cmp	r0, #0
   84124:	beq	84178 <fputs@plt+0x72dc4>
   84128:	add	r2, r7, #1
   8412c:	add	r1, r5, #1
   84130:	add	sl, sl, #1
   84134:	mov	r0, r1
   84138:	mov	r7, r2
   8413c:	cmp	r4, #0
   84140:	beq	84160 <fputs@plt+0x72dac>
   84144:	mov	r2, r7
   84148:	sub	r1, r0, #1
   8414c:	ldrb	r3, [r2], #1
   84150:	and	r3, r3, #192	; 0xc0
   84154:	cmp	r3, #128	; 0x80
   84158:	beq	84134 <fputs@plt+0x72d80>
   8415c:	b	84164 <fputs@plt+0x72db0>
   84160:	mov	r1, r5
   84164:	sub	r5, r0, #2
   84168:	cmp	r6, r1
   8416c:	blt	84110 <fputs@plt+0x72d5c>
   84170:	mov	sl, #0
   84174:	mov	r8, #0
   84178:	ldr	r0, [sp]
   8417c:	movw	r2, #9312	; 0x2460
   84180:	ldr	r0, [r0]
   84184:	ldrh	r1, [r0, #8]
   84188:	tst	r1, r2
   8418c:	beq	841a4 <fputs@plt+0x72df0>
   84190:	mov	r2, sl
   84194:	mov	r3, r8
   84198:	sub	sp, fp, #28
   8419c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   841a0:	b	34d9c <fputs@plt+0x239e8>
   841a4:	mov	r1, #4
   841a8:	strh	r1, [r0, #8]
   841ac:	str	sl, [r0]
   841b0:	str	r8, [r0, #4]
   841b4:	sub	sp, fp, #28
   841b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   841bc:	push	{r4, r5, r6, r7, fp, lr}
   841c0:	add	fp, sp, #16
   841c4:	sub	sp, sp, #48	; 0x30
   841c8:	cmp	r1, #1
   841cc:	blt	84274 <fputs@plt+0x72ec0>
   841d0:	mov	r4, r0
   841d4:	ldr	r0, [r0]
   841d8:	mov	r5, r1
   841dc:	mov	r1, #1
   841e0:	mov	r6, r2
   841e4:	ldr	r7, [r0, #32]
   841e8:	ldr	r0, [r2]
   841ec:	bl	19f04 <fputs@plt+0x8b50>
   841f0:	cmp	r0, #0
   841f4:	beq	84274 <fputs@plt+0x72ec0>
   841f8:	mov	r1, r0
   841fc:	mov	r0, #0
   84200:	add	r2, r6, #4
   84204:	mov	r3, #512	; 0x200
   84208:	str	r0, [fp, #-24]	; 0xffffffe8
   8420c:	str	r2, [fp, #-20]	; 0xffffffec
   84210:	sub	r2, r5, #1
   84214:	add	r5, sp, #8
   84218:	str	r2, [fp, #-28]	; 0xffffffe4
   8421c:	ldr	r2, [r7, #92]	; 0x5c
   84220:	str	r0, [sp, #16]
   84224:	str	r7, [sp, #8]
   84228:	str	r0, [sp, #20]
   8422c:	str	r0, [sp, #24]
   84230:	strh	r3, [sp, #32]
   84234:	str	r0, [sp, #12]
   84238:	mov	r0, r5
   8423c:	str	r2, [sp, #28]
   84240:	sub	r2, fp, #28
   84244:	bl	3e65c <fputs@plt+0x2d2a8>
   84248:	ldr	r6, [sp, #20]
   8424c:	mov	r0, r5
   84250:	bl	15be0 <fputs@plt+0x482c>
   84254:	mov	r1, r0
   84258:	movw	r0, #17508	; 0x4464
   8425c:	mov	r2, r6
   84260:	mov	r3, #1
   84264:	movt	r0, #1
   84268:	str	r0, [sp]
   8426c:	mov	r0, r4
   84270:	bl	1a160 <fputs@plt+0x8dac>
   84274:	sub	sp, fp, #16
   84278:	pop	{r4, r5, r6, r7, fp, pc}
   8427c:	push	{r4, sl, fp, lr}
   84280:	add	fp, sp, #8
   84284:	sub	sp, sp, #8
   84288:	mov	r4, r0
   8428c:	ldr	r0, [r2]
   84290:	mov	r1, #1
   84294:	bl	19f04 <fputs@plt+0x8b50>
   84298:	str	r0, [sp, #4]
   8429c:	cmp	r0, #0
   842a0:	ldrbne	r0, [r0]
   842a4:	cmpne	r0, #0
   842a8:	bne	842b4 <fputs@plt+0x72f00>
   842ac:	sub	sp, fp, #8
   842b0:	pop	{r4, sl, fp, pc}
   842b4:	add	r0, sp, #4
   842b8:	bl	4a8fc <fputs@plt+0x39548>
   842bc:	mov	r2, r0
   842c0:	ldr	r0, [r4]
   842c4:	movw	r3, #9312	; 0x2460
   842c8:	ldrh	r1, [r0, #8]
   842cc:	tst	r1, r3
   842d0:	beq	842e0 <fputs@plt+0x72f2c>
   842d4:	asr	r3, r2, #31
   842d8:	bl	34d9c <fputs@plt+0x239e8>
   842dc:	b	842ac <fputs@plt+0x72ef8>
   842e0:	mov	r1, #4
   842e4:	asr	r3, r2, #31
   842e8:	strh	r1, [r0, #8]
   842ec:	strd	r2, [r0]
   842f0:	b	842ac <fputs@plt+0x72ef8>
   842f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842f8:	add	fp, sp, #28
   842fc:	sub	sp, sp, #20
   84300:	mov	r5, r2
   84304:	mov	r6, r1
   84308:	mov	r4, r0
   8430c:	bl	13da4 <fputs@plt+0x29f0>
   84310:	cmp	r0, #0
   84314:	beq	84328 <fputs@plt+0x72f74>
   84318:	mov	r0, r4
   8431c:	sub	sp, fp, #28
   84320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84324:	b	1a988 <fputs@plt+0x95d4>
   84328:	mov	r0, #1
   8432c:	orr	r0, r0, r6, lsl #2
   84330:	asr	r1, r0, #31
   84334:	bl	142d0 <fputs@plt+0x2f1c>
   84338:	cmp	r0, #0
   8433c:	beq	84318 <fputs@plt+0x72f64>
   84340:	cmp	r6, #1
   84344:	mov	r7, r0
   84348:	str	r4, [sp, #12]
   8434c:	str	r0, [sp, #16]
   84350:	blt	84440 <fputs@plt+0x7308c>
   84354:	ldr	r7, [sp, #16]
   84358:	movw	sl, #65535	; 0xffff
   8435c:	mov	r8, #0
   84360:	mov	r9, #2
   84364:	movt	sl, #16
   84368:	add	r4, sl, #983040	; 0xf0000
   8436c:	ldr	r0, [r5]
   84370:	bl	19e28 <fputs@plt+0x8a74>
   84374:	and	r2, r0, r4
   84378:	subs	r0, sl, r0
   8437c:	rscs	r0, r1, #0
   84380:	mov	r0, #0
   84384:	movwcc	r0, #1
   84388:	cmp	r0, #0
   8438c:	movwne	r2, #65533	; 0xfffd
   84390:	cmp	r2, #127	; 0x7f
   84394:	bhi	843a0 <fputs@plt+0x72fec>
   84398:	strb	r2, [r7], #1
   8439c:	b	84434 <fputs@plt+0x73080>
   843a0:	cmp	r8, r2, lsr #11
   843a4:	bne	843c8 <fputs@plt+0x73014>
   843a8:	lsr	r0, r2, #6
   843ac:	mov	r1, #6
   843b0:	bfi	r2, r9, #6, #26
   843b4:	bfi	r0, r1, #5, #27
   843b8:	strb	r2, [r7, #1]
   843bc:	strb	r0, [r7]
   843c0:	add	r7, r7, #2
   843c4:	b	84434 <fputs@plt+0x73080>
   843c8:	cmp	r8, r2, lsr #16
   843cc:	bne	84400 <fputs@plt+0x7304c>
   843d0:	mov	r0, r2
   843d4:	mov	r1, #14
   843d8:	bfi	r0, r9, #6, #26
   843dc:	strb	r0, [r7, #2]
   843e0:	lsr	r0, r2, #6
   843e4:	bfi	r0, r9, #6, #26
   843e8:	strb	r0, [r7, #1]
   843ec:	lsr	r0, r2, #12
   843f0:	bfi	r0, r1, #4, #28
   843f4:	strb	r0, [r7]
   843f8:	add	r7, r7, #3
   843fc:	b	84434 <fputs@plt+0x73080>
   84400:	mov	r0, #240	; 0xf0
   84404:	orr	r0, r0, r2, lsr #18
   84408:	strb	r0, [r7]
   8440c:	mov	r0, r2
   84410:	bfi	r0, r9, #6, #26
   84414:	strb	r0, [r7, #3]
   84418:	lsr	r0, r2, #12
   8441c:	bfi	r0, r9, #6, #26
   84420:	strb	r0, [r7, #1]
   84424:	lsr	r0, r2, #6
   84428:	bfi	r0, r9, #6, #26
   8442c:	strb	r0, [r7, #2]
   84430:	add	r7, r7, #4
   84434:	subs	r6, r6, #1
   84438:	add	r5, r5, #4
   8443c:	bne	8436c <fputs@plt+0x72fb8>
   84440:	movw	r1, #17408	; 0x4400
   84444:	mov	r0, #1
   84448:	movt	r1, #1
   8444c:	str	r0, [sp, #4]
   84450:	str	r1, [sp]
   84454:	ldr	r1, [sp, #16]
   84458:	ldr	r0, [sp, #12]
   8445c:	sub	r2, r7, r1
   84460:	asr	r3, r2, #31
   84464:	bl	1a6b4 <fputs@plt+0x9300>
   84468:	sub	sp, fp, #28
   8446c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84470:	push	{r4, sl, fp, lr}
   84474:	add	fp, sp, #8
   84478:	sub	sp, sp, #8
   8447c:	mov	r4, r0
   84480:	ldr	r0, [r2]
   84484:	movw	r2, #15358	; 0x3bfe
   84488:	movt	r2, #9
   8448c:	ldrh	r1, [r0, #8]
   84490:	and	r1, r1, #31
   84494:	ldrb	r1, [r2, r1]
   84498:	cmp	r1, #5
   8449c:	beq	844f8 <fputs@plt+0x73144>
   844a0:	cmp	r1, #1
   844a4:	bne	84518 <fputs@plt+0x73164>
   844a8:	bl	19e28 <fputs@plt+0x8a74>
   844ac:	mov	r2, r0
   844b0:	mov	r3, r1
   844b4:	cmn	r1, #1
   844b8:	bgt	84550 <fputs@plt+0x7319c>
   844bc:	eor	r0, r3, #-2147483648	; 0x80000000
   844c0:	orrs	r0, r2, r0
   844c4:	bne	84548 <fputs@plt+0x73194>
   844c8:	mov	r0, #1
   844cc:	mvn	r1, #0
   844d0:	mvn	r2, #0
   844d4:	mov	r3, #1
   844d8:	strb	r0, [r4, #25]
   844dc:	str	r0, [r4, #20]
   844e0:	ldr	r0, [r4]
   844e4:	str	r1, [sp]
   844e8:	movw	r1, #13812	; 0x35f4
   844ec:	movt	r1, #9
   844f0:	bl	1a2f4 <fputs@plt+0x8f40>
   844f4:	b	8457c <fputs@plt+0x731c8>
   844f8:	ldr	r0, [r4]
   844fc:	movw	r2, #9312	; 0x2460
   84500:	ldrh	r1, [r0, #8]
   84504:	tst	r1, r2
   84508:	beq	8453c <fputs@plt+0x73188>
   8450c:	sub	sp, fp, #8
   84510:	pop	{r4, sl, fp, lr}
   84514:	b	33934 <fputs@plt+0x22580>
   84518:	bl	19da4 <fputs@plt+0x89f0>
   8451c:	ldr	r0, [r4]
   84520:	vcmpe.f64	d0, #0.0
   84524:	vneg.f64	d16, d0
   84528:	vmrs	APSR_nzcv, fpscr
   8452c:	vmovmi.f64	d0, d16
   84530:	sub	sp, fp, #8
   84534:	pop	{r4, sl, fp, lr}
   84538:	b	1a250 <fputs@plt+0x8e9c>
   8453c:	mov	r1, #1
   84540:	strh	r1, [r0, #8]
   84544:	b	8457c <fputs@plt+0x731c8>
   84548:	rsbs	r2, r2, #0
   8454c:	rsc	r3, r3, #0
   84550:	ldr	r0, [r4]
   84554:	movw	r4, #9312	; 0x2460
   84558:	ldrh	r1, [r0, #8]
   8455c:	tst	r1, r4
   84560:	beq	84570 <fputs@plt+0x731bc>
   84564:	sub	sp, fp, #8
   84568:	pop	{r4, sl, fp, lr}
   8456c:	b	34d9c <fputs@plt+0x239e8>
   84570:	mov	r1, #4
   84574:	strh	r1, [r0, #8]
   84578:	strd	r2, [r0]
   8457c:	sub	sp, fp, #8
   84580:	pop	{r4, sl, fp, pc}
   84584:	nop	{0}
   84588:	push	{r4, r5, r6, r7, fp, lr}
   8458c:	add	fp, sp, #16
   84590:	sub	sp, sp, #8
   84594:	movw	r7, #43690	; 0xaaaa
   84598:	mov	r6, r2
   8459c:	mov	r4, r0
   845a0:	mov	r5, #0
   845a4:	cmp	r1, #2
   845a8:	movt	r7, #43690	; 0xaaaa
   845ac:	bne	845d8 <fputs@plt+0x73224>
   845b0:	ldr	r0, [r6, #4]
   845b4:	mov	r2, #1
   845b8:	ldrh	r1, [r0, #8]
   845bc:	and	r1, r1, #31
   845c0:	tst	r2, r7, lsr r1
   845c4:	bne	84680 <fputs@plt+0x732cc>
   845c8:	bl	19e28 <fputs@plt+0x8a74>
   845cc:	cmp	r0, #30
   845d0:	movge	r0, #30
   845d4:	bic	r5, r0, r0, asr #31
   845d8:	ldr	r0, [r6]
   845dc:	mov	r2, #1
   845e0:	ldrh	r1, [r0, #8]
   845e4:	and	r1, r1, #31
   845e8:	tst	r2, r7, lsr r1
   845ec:	bne	84680 <fputs@plt+0x732cc>
   845f0:	bl	19da4 <fputs@plt+0x89f0>
   845f4:	vldr	d16, [pc, #228]	; 846e0 <fputs@plt+0x7332c>
   845f8:	vstr	d0, [sp]
   845fc:	vcmpe.f64	d0, d16
   84600:	vmrs	APSR_nzcv, fpscr
   84604:	bpl	84634 <fputs@plt+0x73280>
   84608:	cmp	r5, #0
   8460c:	bne	84634 <fputs@plt+0x73280>
   84610:	vcmpe.f64	d0, #0.0
   84614:	vmrs	APSR_nzcv, fpscr
   84618:	blt	84634 <fputs@plt+0x73280>
   8461c:	vmov.f64	d16, #96	; 0x3f000000  0.5
   84620:	vadd.f64	d16, d0, d16
   84624:	vmov	r0, r1, d16
   84628:	bl	8917c <fputs@plt+0x77dc8>
   8462c:	bl	88ffc <fputs@plt+0x77c48>
   84630:	b	84670 <fputs@plt+0x732bc>
   84634:	vldr	d16, [pc, #172]	; 846e8 <fputs@plt+0x73334>
   84638:	vcmpe.f64	d0, d16
   8463c:	vmrs	APSR_nzcv, fpscr
   84640:	ble	84688 <fputs@plt+0x732d4>
   84644:	cmp	r5, #0
   84648:	bne	84688 <fputs@plt+0x732d4>
   8464c:	vcmpe.f64	d0, #0.0
   84650:	vmrs	APSR_nzcv, fpscr
   84654:	bpl	84688 <fputs@plt+0x732d4>
   84658:	vmov.f64	d16, #96	; 0x3f000000  0.5
   8465c:	vsub.f64	d16, d16, d0
   84660:	vmov	r0, r1, d16
   84664:	bl	8917c <fputs@plt+0x77dc8>
   84668:	bl	88ffc <fputs@plt+0x77c48>
   8466c:	eor	r1, r1, #-2147483648	; 0x80000000
   84670:	vmov	d0, r0, r1
   84674:	vstr	d0, [sp]
   84678:	ldr	r0, [r4]
   8467c:	bl	1a250 <fputs@plt+0x8e9c>
   84680:	sub	sp, fp, #16
   84684:	pop	{r4, r5, r6, r7, fp, pc}
   84688:	movw	r0, #13829	; 0x3605
   8468c:	vmov	r2, r3, d0
   84690:	mov	r1, r5
   84694:	movt	r0, #9
   84698:	bl	15c8c <fputs@plt+0x48d8>
   8469c:	cmp	r0, #0
   846a0:	beq	846d0 <fputs@plt+0x7331c>
   846a4:	mov	r5, r0
   846a8:	bl	111f8 <strlen@plt>
   846ac:	bic	r2, r0, #-1073741824	; 0xc0000000
   846b0:	mov	r1, sp
   846b4:	mov	r0, r5
   846b8:	mov	r3, #1
   846bc:	bl	344a8 <fputs@plt+0x230f4>
   846c0:	mov	r0, r5
   846c4:	bl	14400 <fputs@plt+0x304c>
   846c8:	vldr	d0, [sp]
   846cc:	b	84678 <fputs@plt+0x732c4>
   846d0:	mov	r0, r4
   846d4:	bl	1a988 <fputs@plt+0x95d4>
   846d8:	b	84680 <fputs@plt+0x732cc>
   846dc:	nop	{0}
   846e0:	andeq	r0, r0, r0
   846e4:	mvnmi	r0, #0
   846e8:	andeq	r0, r0, r0
   846ec:	mvngt	r0, #0
   846f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   846f4:	add	fp, sp, #24
   846f8:	sub	sp, sp, #8
   846fc:	mov	r8, r0
   84700:	ldr	r0, [r2]
   84704:	mov	r1, #1
   84708:	mov	r5, r2
   8470c:	bl	19f04 <fputs@plt+0x8b50>
   84710:	mov	r6, r0
   84714:	ldr	r0, [r5]
   84718:	mov	r1, #1
   8471c:	bl	19d48 <fputs@plt+0x8994>
   84720:	cmp	r6, #0
   84724:	beq	847a0 <fputs@plt+0x733ec>
   84728:	mov	r5, r0
   8472c:	asr	r0, r0, #31
   84730:	adds	r2, r5, #1
   84734:	adc	r3, r0, #0
   84738:	mov	r0, r8
   8473c:	bl	85ad0 <fputs@plt+0x7471c>
   84740:	cmp	r0, #0
   84744:	beq	847a0 <fputs@plt+0x733ec>
   84748:	mov	r1, r0
   8474c:	cmp	r5, #1
   84750:	blt	84784 <fputs@plt+0x733d0>
   84754:	movw	r0, #49548	; 0xc18c
   84758:	mov	r2, r5
   8475c:	mov	r3, r1
   84760:	movt	r0, #8
   84764:	ldrb	r4, [r6], #1
   84768:	subs	r2, r2, #1
   8476c:	ldrb	r7, [r0, r4]
   84770:	mvn	r7, r7
   84774:	orr	r7, r7, #223	; 0xdf
   84778:	and	r7, r4, r7
   8477c:	strb	r7, [r3], #1
   84780:	bne	84764 <fputs@plt+0x733b0>
   84784:	movw	r0, #17408	; 0x4400
   84788:	mov	r2, r5
   8478c:	mov	r3, #1
   84790:	movt	r0, #1
   84794:	str	r0, [sp]
   84798:	mov	r0, r8
   8479c:	bl	1a160 <fputs@plt+0x8dac>
   847a0:	sub	sp, fp, #24
   847a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   847a8:	push	{r4, r5, r6, r7, fp, lr}
   847ac:	add	fp, sp, #16
   847b0:	sub	sp, sp, #8
   847b4:	mov	r7, r0
   847b8:	ldr	r0, [r2]
   847bc:	mov	r1, #1
   847c0:	mov	r5, r2
   847c4:	bl	19f04 <fputs@plt+0x8b50>
   847c8:	mov	r6, r0
   847cc:	ldr	r0, [r5]
   847d0:	mov	r1, #1
   847d4:	bl	19d48 <fputs@plt+0x8994>
   847d8:	cmp	r6, #0
   847dc:	beq	8484c <fputs@plt+0x73498>
   847e0:	mov	r5, r0
   847e4:	asr	r0, r0, #31
   847e8:	adds	r2, r5, #1
   847ec:	adc	r3, r0, #0
   847f0:	mov	r0, r7
   847f4:	bl	85ad0 <fputs@plt+0x7471c>
   847f8:	cmp	r0, #0
   847fc:	beq	8484c <fputs@plt+0x73498>
   84800:	mov	r1, r0
   84804:	cmp	r5, #1
   84808:	blt	84830 <fputs@plt+0x7347c>
   8480c:	movw	r0, #49236	; 0xc054
   84810:	mov	r2, r5
   84814:	mov	r3, r1
   84818:	movt	r0, #8
   8481c:	ldrb	r4, [r6], #1
   84820:	subs	r2, r2, #1
   84824:	ldrb	r4, [r0, r4]
   84828:	strb	r4, [r3], #1
   8482c:	bne	8481c <fputs@plt+0x73468>
   84830:	movw	r0, #17408	; 0x4400
   84834:	mov	r2, r5
   84838:	mov	r3, #1
   8483c:	movt	r0, #1
   84840:	str	r0, [sp]
   84844:	mov	r0, r7
   84848:	bl	1a160 <fputs@plt+0x8dac>
   8484c:	sub	sp, fp, #16
   84850:	pop	{r4, r5, r6, r7, fp, pc}
   84854:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   84858:	add	fp, sp, #24
   8485c:	sub	sp, sp, #8
   84860:	mov	r8, r0
   84864:	ldr	r0, [r2]
   84868:	mov	r6, r2
   8486c:	bl	19c4c <fputs@plt+0x8898>
   84870:	mov	r5, r0
   84874:	ldr	r0, [r6]
   84878:	mov	r1, #1
   8487c:	mov	r7, #1
   84880:	bl	19d48 <fputs@plt+0x8994>
   84884:	mov	r6, r0
   84888:	asr	r0, r0, #31
   8488c:	lsl	r0, r0, #1
   84890:	orr	r2, r7, r6, lsl #1
   84894:	orr	r3, r0, r6, lsr #31
   84898:	mov	r0, r8
   8489c:	bl	85ad0 <fputs@plt+0x7471c>
   848a0:	cmp	r0, #0
   848a4:	beq	8490c <fputs@plt+0x73558>
   848a8:	mov	r1, r0
   848ac:	lsl	r2, r6, #1
   848b0:	cmp	r6, #1
   848b4:	blt	848ec <fputs@plt+0x73538>
   848b8:	movw	r0, #15508	; 0x3c94
   848bc:	mov	r3, r1
   848c0:	movt	r0, #9
   848c4:	ldrb	r7, [r5], #1
   848c8:	subs	r6, r6, #1
   848cc:	ldrb	r4, [r0, r7, lsr #4]
   848d0:	and	r7, r7, #15
   848d4:	ldrb	r7, [r0, r7]
   848d8:	strb	r4, [r3]
   848dc:	strb	r7, [r3, #1]
   848e0:	add	r3, r3, #2
   848e4:	bne	848c4 <fputs@plt+0x73510>
   848e8:	add	r0, r1, r2
   848ec:	mov	r3, #0
   848f0:	strb	r3, [r0]
   848f4:	movw	r0, #17408	; 0x4400
   848f8:	mov	r3, #1
   848fc:	movt	r0, #1
   84900:	str	r0, [sp]
   84904:	mov	r0, r8
   84908:	bl	1a160 <fputs@plt+0x8dac>
   8490c:	sub	sp, fp, #24
   84910:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   84914:	push	{r4, sl, fp, lr}
   84918:	add	fp, sp, #8
   8491c:	sub	sp, sp, #8
   84920:	mov	r4, r0
   84924:	mov	r1, sp
   84928:	mov	r0, #8
   8492c:	bl	15e10 <fputs@plt+0x4a5c>
   84930:	ldm	sp, {r2, r3}
   84934:	cmn	r3, #1
   84938:	bgt	84950 <fputs@plt+0x7359c>
   8493c:	rsbs	r2, r2, #0
   84940:	bic	r0, r3, #-2147483648	; 0x80000000
   84944:	rsc	r3, r0, #0
   84948:	str	r2, [sp]
   8494c:	str	r3, [sp, #4]
   84950:	ldr	r0, [r4]
   84954:	movw	r4, #9312	; 0x2460
   84958:	ldrh	r1, [r0, #8]
   8495c:	tst	r1, r4
   84960:	beq	8496c <fputs@plt+0x735b8>
   84964:	bl	34d9c <fputs@plt+0x239e8>
   84968:	b	84978 <fputs@plt+0x735c4>
   8496c:	mov	r1, #4
   84970:	strh	r1, [r0, #8]
   84974:	strd	r2, [r0]
   84978:	sub	sp, fp, #8
   8497c:	pop	{r4, sl, fp, pc}
   84980:	push	{r4, r5, r6, sl, fp, lr}
   84984:	add	fp, sp, #16
   84988:	sub	sp, sp, #8
   8498c:	mov	r4, r0
   84990:	ldr	r0, [r2]
   84994:	bl	19e28 <fputs@plt+0x8a74>
   84998:	mov	r5, r0
   8499c:	cmp	r0, #1
   849a0:	mov	r0, r4
   849a4:	mov	r3, #0
   849a8:	movle	r5, #1
   849ac:	mov	r2, r5
   849b0:	bl	85ad0 <fputs@plt+0x7471c>
   849b4:	cmp	r0, #0
   849b8:	beq	849ec <fputs@plt+0x73638>
   849bc:	mov	r6, r0
   849c0:	mov	r0, r5
   849c4:	mov	r1, r6
   849c8:	bl	15e10 <fputs@plt+0x4a5c>
   849cc:	movw	r0, #17408	; 0x4400
   849d0:	mov	r1, r6
   849d4:	mov	r2, r5
   849d8:	mov	r3, #0
   849dc:	movt	r0, #1
   849e0:	str	r0, [sp]
   849e4:	mov	r0, r4
   849e8:	bl	1a160 <fputs@plt+0x8dac>
   849ec:	sub	sp, fp, #16
   849f0:	pop	{r4, r5, r6, sl, fp, pc}
   849f4:	push	{r4, r5, fp, lr}
   849f8:	add	fp, sp, #8
   849fc:	mov	r5, r0
   84a00:	ldr	r0, [r0, #12]
   84a04:	mov	r4, r2
   84a08:	ldr	r1, [r5, #16]
   84a0c:	ldr	r0, [r0, #4]
   84a10:	add	r1, r1, r1, lsl #2
   84a14:	add	r0, r0, r1, lsl #2
   84a18:	ldr	r2, [r0, #-4]
   84a1c:	ldm	r4, {r0, r1}
   84a20:	bl	3e954 <fputs@plt+0x2d5a0>
   84a24:	cmp	r0, #0
   84a28:	popeq	{r4, r5, fp, pc}
   84a2c:	ldr	r0, [r5]
   84a30:	ldr	r1, [r4]
   84a34:	pop	{r4, r5, fp, lr}
   84a38:	b	1a7ac <fputs@plt+0x93f8>
   84a3c:	push	{fp, lr}
   84a40:	mov	fp, sp
   84a44:	sub	sp, sp, #8
   84a48:	mov	r1, #0
   84a4c:	mvn	r2, #0
   84a50:	mov	r3, #1
   84a54:	str	r1, [sp]
   84a58:	movw	r1, #63693	; 0xf8cd
   84a5c:	movt	r1, #8
   84a60:	bl	1a160 <fputs@plt+0x8dac>
   84a64:	mov	sp, fp
   84a68:	pop	{fp, pc}
   84a6c:	push	{r4, r5, fp, lr}
   84a70:	add	fp, sp, #8
   84a74:	ldr	r0, [r2]
   84a78:	mov	r4, r2
   84a7c:	bl	19e28 <fputs@plt+0x8a74>
   84a80:	mov	r5, r0
   84a84:	ldr	r0, [r4, #4]
   84a88:	mov	r1, #1
   84a8c:	bl	19f04 <fputs@plt+0x8b50>
   84a90:	movw	r1, #64280	; 0xfb18
   84a94:	mov	r2, r0
   84a98:	mov	r0, r5
   84a9c:	movt	r1, #8
   84aa0:	pop	{r4, r5, fp, lr}
   84aa4:	b	15d70 <fputs@plt+0x49bc>
   84aa8:	push	{r4, r5, r6, r7, fp, lr}
   84aac:	add	fp, sp, #16
   84ab0:	vpush	{d8}
   84ab4:	sub	sp, sp, #72	; 0x48
   84ab8:	ldr	r1, [r2]
   84abc:	mov	r4, r0
   84ac0:	mov	r6, r2
   84ac4:	movw	r2, #15358	; 0x3bfe
   84ac8:	movt	r2, #9
   84acc:	ldrh	r0, [r1, #8]
   84ad0:	and	r0, r0, #31
   84ad4:	ldrb	r0, [r2, r0]
   84ad8:	sub	r0, r0, #1
   84adc:	cmp	r0, #3
   84ae0:	bhi	84b10 <fputs@plt+0x7375c>
   84ae4:	add	r2, pc, #0
   84ae8:	ldr	pc, [r2, r0, lsl #2]
   84aec:	strdeq	r4, [r8], -ip
   84af0:	andeq	r4, r8, r8, lsr #22
   84af4:	muleq	r8, ip, fp
   84af8:	andeq	r4, r8, r8, asr ip
   84afc:	ldr	r0, [r4]
   84b00:	sub	sp, fp, #24
   84b04:	vpop	{d8}
   84b08:	pop	{r4, r5, r6, r7, fp, lr}
   84b0c:	b	1a7ac <fputs@plt+0x93f8>
   84b10:	movw	r1, #11005	; 0x2afd
   84b14:	mov	r0, #0
   84b18:	mov	r2, #4
   84b1c:	str	r0, [sp]
   84b20:	movt	r1, #9
   84b24:	b	84d40 <fputs@plt+0x7398c>
   84b28:	mov	r0, r1
   84b2c:	bl	19da4 <fputs@plt+0x89f0>
   84b30:	movw	r2, #64839	; 0xfd47
   84b34:	add	r5, sp, #14
   84b38:	mov	r0, #50	; 0x32
   84b3c:	vorr	d8, d0, d0
   84b40:	vstr	d0, [sp]
   84b44:	movt	r2, #8
   84b48:	mov	r1, r5
   84b4c:	bl	15d40 <fputs@plt+0x498c>
   84b50:	sub	r1, fp, #32
   84b54:	mov	r0, r5
   84b58:	mov	r2, #20
   84b5c:	mov	r3, #1
   84b60:	bl	344a8 <fputs@plt+0x230f4>
   84b64:	vldr	d16, [fp, #-32]	; 0xffffffe0
   84b68:	vcmp.f64	d8, d16
   84b6c:	vmrs	APSR_nzcv, fpscr
   84b70:	beq	84b8c <fputs@plt+0x737d8>
   84b74:	movw	r2, #13834	; 0x360a
   84b78:	add	r1, sp, #14
   84b7c:	mov	r0, #50	; 0x32
   84b80:	vstr	d8, [sp]
   84b84:	movt	r2, #9
   84b88:	bl	15d40 <fputs@plt+0x498c>
   84b8c:	mvn	r0, #0
   84b90:	add	r1, sp, #14
   84b94:	mvn	r2, #0
   84b98:	b	84d3c <fputs@plt+0x73988>
   84b9c:	mov	r0, r1
   84ba0:	mov	r1, #1
   84ba4:	bl	19f04 <fputs@plt+0x8b50>
   84ba8:	cmp	r0, #0
   84bac:	beq	84d4c <fputs@plt+0x73998>
   84bb0:	mov	r5, r0
   84bb4:	mov	r0, #0
   84bb8:	mov	r1, #0
   84bbc:	mov	r3, #0
   84bc0:	b	84bd0 <fputs@plt+0x7381c>
   84bc4:	adds	r1, r1, #1
   84bc8:	adc	r3, r3, #0
   84bcc:	add	r0, r0, #1
   84bd0:	ldrb	r2, [r5, r0]
   84bd4:	cmp	r2, #39	; 0x27
   84bd8:	beq	84bc4 <fputs@plt+0x73810>
   84bdc:	cmp	r2, #0
   84be0:	bne	84bcc <fputs@plt+0x73818>
   84be4:	add	r0, r0, #3
   84be8:	adds	r2, r1, r0
   84bec:	mov	r0, r4
   84bf0:	adc	r3, r3, #0
   84bf4:	bl	85ad0 <fputs@plt+0x7471c>
   84bf8:	cmp	r0, #0
   84bfc:	beq	84d4c <fputs@plt+0x73998>
   84c00:	mov	ip, #39	; 0x27
   84c04:	mov	r3, r0
   84c08:	mov	r1, r0
   84c0c:	strb	ip, [r3], #1
   84c10:	ldrb	r0, [r5]
   84c14:	cmp	r0, #0
   84c18:	beq	84d24 <fputs@plt+0x73970>
   84c1c:	add	r7, r5, #1
   84c20:	mov	r6, #1
   84c24:	mov	r2, #2
   84c28:	strb	r0, [r3]
   84c2c:	ldrb	r0, [r7, #-1]
   84c30:	cmp	r0, #39	; 0x27
   84c34:	strbeq	ip, [r1, r2]
   84c38:	addeq	r6, r6, #2
   84c3c:	ldrb	r0, [r7], #1
   84c40:	movne	r6, r2
   84c44:	add	r3, r1, r6
   84c48:	add	r2, r6, #1
   84c4c:	cmp	r0, #0
   84c50:	bne	84c28 <fputs@plt+0x73874>
   84c54:	b	84d28 <fputs@plt+0x73974>
   84c58:	mov	r0, r1
   84c5c:	bl	19c4c <fputs@plt+0x8898>
   84c60:	mov	r5, r0
   84c64:	ldr	r0, [r6]
   84c68:	mov	r1, #1
   84c6c:	bl	19d48 <fputs@plt+0x8994>
   84c70:	mov	r7, r0
   84c74:	asr	r0, r0, #31
   84c78:	mov	r1, #4
   84c7c:	lsl	r0, r0, #1
   84c80:	adds	r2, r1, r7, lsl #1
   84c84:	orr	r0, r0, r7, lsr #31
   84c88:	adc	r3, r0, #0
   84c8c:	mov	r0, r4
   84c90:	bl	85ad0 <fputs@plt+0x7471c>
   84c94:	cmp	r0, #0
   84c98:	beq	84d4c <fputs@plt+0x73998>
   84c9c:	mov	r6, r0
   84ca0:	cmp	r7, #1
   84ca4:	blt	84ce0 <fputs@plt+0x7392c>
   84ca8:	movw	r1, #15508	; 0x3c94
   84cac:	add	r0, r6, #2
   84cb0:	mov	r2, r7
   84cb4:	movt	r1, #9
   84cb8:	ldrb	r3, [r5]
   84cbc:	subs	r2, r2, #1
   84cc0:	ldrb	r3, [r1, r3, lsr #4]
   84cc4:	strb	r3, [r0]
   84cc8:	ldrb	r3, [r5], #1
   84ccc:	and	r3, r3, #15
   84cd0:	ldrb	r3, [r1, r3]
   84cd4:	strb	r3, [r0, #1]
   84cd8:	add	r0, r0, #2
   84cdc:	bne	84cb8 <fputs@plt+0x73904>
   84ce0:	add	r0, r6, r7, lsl #1
   84ce4:	mov	r1, #39	; 0x27
   84ce8:	mvn	r2, #0
   84cec:	mov	r3, #1
   84cf0:	strh	r1, [r0, #2]
   84cf4:	movw	r0, #10072	; 0x2758
   84cf8:	mov	r1, r6
   84cfc:	strh	r0, [r6]
   84d00:	mvn	r0, #0
   84d04:	str	r0, [sp]
   84d08:	mov	r0, r4
   84d0c:	bl	1a160 <fputs@plt+0x8dac>
   84d10:	mov	r0, r6
   84d14:	sub	sp, fp, #24
   84d18:	vpop	{d8}
   84d1c:	pop	{r4, r5, r6, r7, fp, lr}
   84d20:	b	14400 <fputs@plt+0x304c>
   84d24:	mov	r2, #2
   84d28:	mov	r0, #0
   84d2c:	strb	ip, [r3]
   84d30:	strb	r0, [r1, r2]
   84d34:	movw	r0, #17408	; 0x4400
   84d38:	movt	r0, #1
   84d3c:	str	r0, [sp]
   84d40:	mov	r0, r4
   84d44:	mov	r3, #1
   84d48:	bl	1a160 <fputs@plt+0x8dac>
   84d4c:	sub	sp, fp, #24
   84d50:	vpop	{d8}
   84d54:	pop	{r4, r5, r6, r7, fp, pc}
   84d58:	push	{r5, sl, fp, lr}
   84d5c:	add	fp, sp, #8
   84d60:	ldr	r0, [r0]
   84d64:	ldr	r1, [r0, #32]
   84d68:	ldr	r2, [r1, #32]
   84d6c:	ldr	r5, [r1, #36]	; 0x24
   84d70:	ldrh	r3, [r0, #8]
   84d74:	movw	r1, #9312	; 0x2460
   84d78:	tst	r3, r1
   84d7c:	beq	84d8c <fputs@plt+0x739d8>
   84d80:	mov	r3, r5
   84d84:	pop	{r5, sl, fp, lr}
   84d88:	b	34d9c <fputs@plt+0x239e8>
   84d8c:	mov	r1, #4
   84d90:	strh	r1, [r0, #8]
   84d94:	stm	r0, {r2, r5}
   84d98:	pop	{r5, sl, fp, pc}
   84d9c:	ldr	r0, [r0]
   84da0:	movw	r3, #9312	; 0x2460
   84da4:	ldr	r1, [r0, #32]
   84da8:	ldr	r2, [r1, #84]	; 0x54
   84dac:	ldrh	r1, [r0, #8]
   84db0:	tst	r1, r3
   84db4:	beq	84dc0 <fputs@plt+0x73a0c>
   84db8:	asr	r3, r2, #31
   84dbc:	b	34d9c <fputs@plt+0x239e8>
   84dc0:	mov	r1, #4
   84dc4:	asr	r3, r2, #31
   84dc8:	strh	r1, [r0, #8]
   84dcc:	strd	r2, [r0]
   84dd0:	bx	lr
   84dd4:	ldr	r0, [r0]
   84dd8:	movw	r3, #9312	; 0x2460
   84ddc:	ldr	r1, [r0, #32]
   84de0:	ldr	r2, [r1, #88]	; 0x58
   84de4:	ldrh	r1, [r0, #8]
   84de8:	tst	r1, r3
   84dec:	beq	84df8 <fputs@plt+0x73a44>
   84df0:	asr	r3, r2, #31
   84df4:	b	34d9c <fputs@plt+0x239e8>
   84df8:	mov	r1, #4
   84dfc:	asr	r3, r2, #31
   84e00:	strh	r1, [r0, #8]
   84e04:	strd	r2, [r0]
   84e08:	bx	lr
   84e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84e10:	add	fp, sp, #28
   84e14:	sub	sp, sp, #44	; 0x2c
   84e18:	mov	r4, r0
   84e1c:	ldr	r0, [r2]
   84e20:	mov	r1, #1
   84e24:	mov	r6, r2
   84e28:	bl	19f04 <fputs@plt+0x8b50>
   84e2c:	cmp	r0, #0
   84e30:	beq	85040 <fputs@plt+0x73c8c>
   84e34:	mov	r8, r0
   84e38:	ldr	r0, [r6]
   84e3c:	mov	r1, #1
   84e40:	bl	19d48 <fputs@plt+0x8994>
   84e44:	mov	r9, r0
   84e48:	ldr	r0, [r6, #4]
   84e4c:	mov	r1, #1
   84e50:	bl	19f04 <fputs@plt+0x8b50>
   84e54:	cmp	r0, #0
   84e58:	beq	85040 <fputs@plt+0x73c8c>
   84e5c:	mov	r7, r0
   84e60:	ldrb	r0, [r0]
   84e64:	cmp	r0, #0
   84e68:	beq	84fe0 <fputs@plt+0x73c2c>
   84e6c:	ldr	r0, [r6, #4]
   84e70:	mov	r1, #1
   84e74:	bl	19d48 <fputs@plt+0x8994>
   84e78:	str	r0, [sp, #32]
   84e7c:	ldr	r0, [r6, #8]
   84e80:	mov	r1, #1
   84e84:	bl	19f04 <fputs@plt+0x8b50>
   84e88:	cmp	r0, #0
   84e8c:	str	r0, [sp, #28]
   84e90:	beq	85040 <fputs@plt+0x73c8c>
   84e94:	ldr	r0, [r6, #8]
   84e98:	mov	r1, #1
   84e9c:	bl	19d48 <fputs@plt+0x8994>
   84ea0:	add	sl, r9, #1
   84ea4:	str	r0, [sp, #16]
   84ea8:	mov	r0, r4
   84eac:	asr	r5, sl, #31
   84eb0:	mov	r2, sl
   84eb4:	mov	r3, r5
   84eb8:	bl	85ad0 <fputs@plt+0x7471c>
   84ebc:	cmp	r0, #0
   84ec0:	str	r0, [fp, #-32]	; 0xffffffe0
   84ec4:	beq	85040 <fputs@plt+0x73c8c>
   84ec8:	str	r4, [sp, #24]
   84ecc:	str	r9, [sp, #4]
   84ed0:	ldr	r0, [sp, #32]
   84ed4:	sub	r1, r9, r0
   84ed8:	cmp	r1, #0
   84edc:	str	r1, [sp, #36]	; 0x24
   84ee0:	blt	84ff4 <fputs@plt+0x73c40>
   84ee4:	ldr	r1, [sp, #16]
   84ee8:	mov	r4, #0
   84eec:	mov	r9, #0
   84ef0:	sub	r1, r1, r0
   84ef4:	sub	r0, r0, #1
   84ef8:	str	r1, [sp, #12]
   84efc:	str	r0, [sp, #8]
   84f00:	b	84f94 <fputs@plt+0x73be0>
   84f04:	ldr	r0, [sp, #12]
   84f08:	adds	sl, sl, r0
   84f0c:	adc	r5, r5, r0, asr #31
   84f10:	ldr	r0, [sp, #24]
   84f14:	subs	r1, sl, #1
   84f18:	sbc	r2, r5, #0
   84f1c:	ldr	r0, [r0]
   84f20:	ldr	r3, [r0, #32]
   84f24:	ldr	r3, [r3, #92]	; 0x5c
   84f28:	subs	r1, r3, r1
   84f2c:	rscs	r1, r2, r3, asr #31
   84f30:	blt	85054 <fputs@plt+0x73ca0>
   84f34:	bl	13da4 <fputs@plt+0x29f0>
   84f38:	cmp	r0, #0
   84f3c:	bne	85048 <fputs@plt+0x73c94>
   84f40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   84f44:	asr	r3, sl, #31
   84f48:	mov	r2, sl
   84f4c:	bl	144a8 <fputs@plt+0x30f4>
   84f50:	cmp	r0, #0
   84f54:	beq	85048 <fputs@plt+0x73c94>
   84f58:	ldr	r1, [sp, #28]
   84f5c:	str	r5, [sp, #20]
   84f60:	mov	r5, r8
   84f64:	mov	r6, r0
   84f68:	add	r0, r0, r4
   84f6c:	ldr	r8, [sp, #16]
   84f70:	mov	r2, r8
   84f74:	bl	1121c <memcpy@plt>
   84f78:	ldr	r0, [sp, #8]
   84f7c:	add	r4, r4, r8
   84f80:	mov	r8, r5
   84f84:	ldr	r5, [sp, #20]
   84f88:	str	r6, [fp, #-32]	; 0xffffffe0
   84f8c:	add	r0, r0, r9
   84f90:	b	84fcc <fputs@plt+0x73c18>
   84f94:	mov	r0, r8
   84f98:	ldrb	r1, [r7]
   84f9c:	ldrb	r6, [r0, r9]!
   84fa0:	cmp	r6, r1
   84fa4:	bne	84fbc <fputs@plt+0x73c08>
   84fa8:	ldr	r2, [sp, #32]
   84fac:	mov	r1, r7
   84fb0:	bl	110e4 <memcmp@plt>
   84fb4:	cmp	r0, #0
   84fb8:	beq	84f04 <fputs@plt+0x73b50>
   84fbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   84fc0:	strb	r6, [r0, r4]
   84fc4:	add	r4, r4, #1
   84fc8:	mov	r0, r9
   84fcc:	ldr	r1, [sp, #36]	; 0x24
   84fd0:	add	r9, r0, #1
   84fd4:	cmp	r0, r1
   84fd8:	blt	84f94 <fputs@plt+0x73be0>
   84fdc:	b	84ffc <fputs@plt+0x73c48>
   84fe0:	ldr	r0, [r4]
   84fe4:	ldr	r1, [r6]
   84fe8:	sub	sp, fp, #28
   84fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ff0:	b	1a7ac <fputs@plt+0x93f8>
   84ff4:	mov	r9, #0
   84ff8:	mov	r4, #0
   84ffc:	ldr	r2, [sp, #4]
   85000:	ldr	r6, [fp, #-32]	; 0xffffffe0
   85004:	add	r1, r8, r9
   85008:	sub	r5, r2, r9
   8500c:	add	r0, r6, r4
   85010:	mov	r2, r5
   85014:	bl	1121c <memcpy@plt>
   85018:	add	r2, r4, r5
   8501c:	mov	r0, #0
   85020:	mov	r1, r6
   85024:	mov	r3, #1
   85028:	strb	r0, [r6, r2]
   8502c:	movw	r0, #17408	; 0x4400
   85030:	movt	r0, #1
   85034:	str	r0, [sp]
   85038:	ldr	r0, [sp, #24]
   8503c:	bl	1a160 <fputs@plt+0x8dac>
   85040:	sub	sp, fp, #28
   85044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85048:	ldr	r0, [sp, #24]
   8504c:	bl	1a988 <fputs@plt+0x95d4>
   85050:	b	85084 <fputs@plt+0x73cd0>
   85054:	ldr	r2, [sp, #24]
   85058:	mov	r1, #1
   8505c:	mov	r3, #1
   85060:	strb	r1, [r2, #25]
   85064:	mov	r1, #18
   85068:	str	r1, [r2, #20]
   8506c:	mov	r1, #0
   85070:	mvn	r2, #0
   85074:	str	r1, [sp]
   85078:	movw	r1, #63482	; 0xf7fa
   8507c:	movt	r1, #8
   85080:	bl	1a2f4 <fputs@plt+0x8f40>
   85084:	ldr	r0, [fp, #-32]	; 0xffffffe0
   85088:	sub	sp, fp, #28
   8508c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85090:	b	14400 <fputs@plt+0x304c>
   85094:	push	{r4, r5, fp, lr}
   85098:	add	fp, sp, #8
   8509c:	mov	r5, r0
   850a0:	ldr	r0, [r2]
   850a4:	bl	19e28 <fputs@plt+0x8a74>
   850a8:	mov	r2, r1
   850ac:	rsbs	r3, r0, #0
   850b0:	mov	r1, #0
   850b4:	rscs	r3, r2, #0
   850b8:	movwlt	r1, #1
   850bc:	cmp	r1, #0
   850c0:	moveq	r2, r1
   850c4:	movne	r1, r0
   850c8:	ldr	r0, [r5]
   850cc:	ldr	r3, [r0, #32]
   850d0:	ldr	r3, [r3, #92]	; 0x5c
   850d4:	subs	r4, r3, r1
   850d8:	rscs	r2, r2, r3, asr #31
   850dc:	bcs	850f0 <fputs@plt+0x73d3c>
   850e0:	mov	r0, r5
   850e4:	mov	r1, #18
   850e8:	pop	{r4, r5, fp, lr}
   850ec:	b	1a8c8 <fputs@plt+0x9514>
   850f0:	pop	{r4, r5, fp, lr}
   850f4:	b	1a834 <fputs@plt+0x9480>
   850f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   850fc:	add	fp, sp, #28
   85100:	sub	sp, sp, #12
   85104:	mov	r8, r0
   85108:	ldr	r0, [r2, #4]
   8510c:	mov	r7, r1
   85110:	mov	r4, r2
   85114:	mov	r3, #1
   85118:	ldrh	r1, [r0, #8]
   8511c:	and	r2, r1, #31
   85120:	movw	r1, #43690	; 0xaaaa
   85124:	movt	r1, #43690	; 0xaaaa
   85128:	tst	r3, r1, lsr r2
   8512c:	bne	8541c <fputs@plt+0x74068>
   85130:	cmp	r7, #3
   85134:	bne	85150 <fputs@plt+0x73d9c>
   85138:	ldr	r2, [r4, #8]
   8513c:	mov	r3, #1
   85140:	ldrh	r2, [r2, #8]
   85144:	and	r2, r2, #31
   85148:	tst	r3, r1, lsr r2
   8514c:	bne	8541c <fputs@plt+0x74068>
   85150:	ldr	r1, [r4]
   85154:	ldrh	sl, [r1, #8]
   85158:	mov	r1, #1
   8515c:	bfi	sl, r1, #4, #28
   85160:	bl	19e28 <fputs@plt+0x8a74>
   85164:	mov	r9, r0
   85168:	ldr	r0, [r4]
   8516c:	mov	r1, #1
   85170:	cmp	sl, #16
   85174:	bne	85198 <fputs@plt+0x73de4>
   85178:	bl	19d48 <fputs@plt+0x8994>
   8517c:	mov	r6, r0
   85180:	ldr	r0, [r4]
   85184:	bl	19c4c <fputs@plt+0x8898>
   85188:	cmp	r0, #0
   8518c:	beq	8541c <fputs@plt+0x74068>
   85190:	mov	r5, r0
   85194:	b	851fc <fputs@plt+0x73e48>
   85198:	bl	19f04 <fputs@plt+0x8b50>
   8519c:	cmp	r0, #0
   851a0:	beq	8541c <fputs@plt+0x74068>
   851a4:	mov	r5, r0
   851a8:	mov	r6, #0
   851ac:	cmn	r9, #1
   851b0:	bgt	851fc <fputs@plt+0x73e48>
   851b4:	ldrb	r1, [r5]
   851b8:	cmp	r1, #0
   851bc:	beq	851fc <fputs@plt+0x73e48>
   851c0:	mov	r6, #0
   851c4:	mov	r0, r5
   851c8:	uxtb	r1, r1
   851cc:	cmp	r1, #192	; 0xc0
   851d0:	bcc	851e8 <fputs@plt+0x73e34>
   851d4:	ldrb	r1, [r0, #1]!
   851d8:	and	r2, r1, #192	; 0xc0
   851dc:	cmp	r2, #128	; 0x80
   851e0:	beq	851d4 <fputs@plt+0x73e20>
   851e4:	b	851f0 <fputs@plt+0x73e3c>
   851e8:	add	r0, r0, #1
   851ec:	ldrb	r1, [r0]
   851f0:	add	r6, r6, #1
   851f4:	cmp	r1, #0
   851f8:	bne	851c8 <fputs@plt+0x73e14>
   851fc:	cmp	r7, #3
   85200:	bne	8522c <fputs@plt+0x73e78>
   85204:	ldr	r0, [r4, #8]
   85208:	bl	19e28 <fputs@plt+0x8a74>
   8520c:	mov	r1, #0
   85210:	rsbs	r2, r0, #0
   85214:	sbc	r3, r1, r0, asr #31
   85218:	cmp	r0, #0
   8521c:	lsr	r1, r0, #31
   85220:	asrge	r3, r0, #31
   85224:	movge	r2, r0
   85228:	b	85240 <fputs@plt+0x73e8c>
   8522c:	ldr	r0, [r8]
   85230:	mov	r1, #0
   85234:	ldr	r0, [r0, #32]
   85238:	ldr	r2, [r0, #92]	; 0x5c
   8523c:	asr	r3, r2, #31
   85240:	cmn	r9, #1
   85244:	ble	85260 <fputs@plt+0x73eac>
   85248:	cmp	r9, #0
   8524c:	beq	852a0 <fputs@plt+0x73eec>
   85250:	asr	r0, r9, #31
   85254:	subs	r7, r9, #1
   85258:	sbc	r0, r0, #0
   8525c:	b	852cc <fputs@plt+0x73f18>
   85260:	asr	r0, r6, #31
   85264:	adds	r7, r6, r9
   85268:	adc	r0, r0, r9, asr #31
   8526c:	cmn	r0, #1
   85270:	bgt	852cc <fputs@plt+0x73f18>
   85274:	adds	r4, r2, r7
   85278:	mov	r2, #0
   8527c:	mov	r7, #0
   85280:	adc	r3, r3, r0
   85284:	rsbs	r0, r4, #0
   85288:	rscs	r0, r3, #0
   8528c:	movwlt	r2, #1
   85290:	cmp	r2, #0
   85294:	moveq	r3, r2
   85298:	movne	r2, r4
   8529c:	b	852c8 <fputs@plt+0x73f14>
   852a0:	subs	ip, r2, #1
   852a4:	mov	r7, #0
   852a8:	sbc	r4, r3, #0
   852ac:	rsbs	r0, r2, #0
   852b0:	rscs	r0, r3, #0
   852b4:	mov	r0, #0
   852b8:	movwlt	r0, #1
   852bc:	cmp	r0, #0
   852c0:	movne	r3, r4
   852c4:	movne	r2, ip
   852c8:	mov	r0, #0
   852cc:	cmp	r1, #0
   852d0:	beq	852f4 <fputs@plt+0x73f40>
   852d4:	subs	r1, r7, r2
   852d8:	sbc	r4, r0, r3
   852dc:	cmp	r4, #0
   852e0:	movlt	r3, r0
   852e4:	movwlt	r1, #0
   852e8:	movlt	r2, r7
   852ec:	bic	r0, r4, r4, asr #31
   852f0:	b	852f8 <fputs@plt+0x73f44>
   852f4:	mov	r1, r7
   852f8:	uxth	r7, sl
   852fc:	cmp	r7, #16
   85300:	bne	85354 <fputs@plt+0x73fa0>
   85304:	adds	r7, r2, r1
   85308:	adc	r4, r3, r0
   8530c:	subs	r7, r6, r7
   85310:	rscs	r7, r4, r6, asr #31
   85314:	bge	8533c <fputs@plt+0x73f88>
   85318:	subs	r7, r6, r1
   8531c:	mov	r2, #0
   85320:	rsc	r3, r0, r6, asr #31
   85324:	rsbs	r0, r7, #0
   85328:	rscs	r0, r3, #0
   8532c:	movwlt	r2, #1
   85330:	cmp	r2, #0
   85334:	moveq	r3, r2
   85338:	movne	r2, r7
   8533c:	mvn	r0, #0
   85340:	add	r1, r5, r1
   85344:	str	r0, [sp]
   85348:	mov	r0, r8
   8534c:	bl	1a1c0 <fputs@plt+0x8e0c>
   85350:	b	8541c <fputs@plt+0x74068>
   85354:	orrs	r7, r1, r0
   85358:	ldrb	r7, [r5]
   8535c:	beq	853a0 <fputs@plt+0x73fec>
   85360:	cmp	r7, #0
   85364:	beq	853a0 <fputs@plt+0x73fec>
   85368:	uxtb	r7, r7
   8536c:	cmp	r7, #192	; 0xc0
   85370:	bcc	85388 <fputs@plt+0x73fd4>
   85374:	ldrb	r7, [r5, #1]!
   85378:	and	r6, r7, #192	; 0xc0
   8537c:	cmp	r6, #128	; 0x80
   85380:	beq	85374 <fputs@plt+0x73fc0>
   85384:	b	85390 <fputs@plt+0x73fdc>
   85388:	add	r5, r5, #1
   8538c:	ldrb	r7, [r5]
   85390:	subs	r1, r1, #1
   85394:	sbc	r0, r0, #0
   85398:	orrs	r6, r1, r0
   8539c:	bne	85360 <fputs@plt+0x73fac>
   853a0:	cmp	r7, #0
   853a4:	mov	r0, r5
   853a8:	beq	853f8 <fputs@plt+0x74044>
   853ac:	orrs	r0, r2, r3
   853b0:	mov	r0, r5
   853b4:	beq	853f8 <fputs@plt+0x74044>
   853b8:	mov	r0, r5
   853bc:	uxtb	r1, r7
   853c0:	cmp	r1, #192	; 0xc0
   853c4:	bcc	853dc <fputs@plt+0x74028>
   853c8:	ldrb	r7, [r0, #1]!
   853cc:	and	r1, r7, #192	; 0xc0
   853d0:	cmp	r1, #128	; 0x80
   853d4:	beq	853c8 <fputs@plt+0x74014>
   853d8:	b	853e4 <fputs@plt+0x74030>
   853dc:	add	r0, r0, #1
   853e0:	ldrb	r7, [r0]
   853e4:	subs	r2, r2, #1
   853e8:	sbc	r3, r3, #0
   853ec:	cmp	r7, #0
   853f0:	orrsne	r1, r2, r3
   853f4:	bne	853bc <fputs@plt+0x74008>
   853f8:	mvn	r2, #0
   853fc:	mov	r1, #1
   85400:	str	r2, [sp]
   85404:	sub	r2, r0, r5
   85408:	str	r1, [sp, #4]
   8540c:	mov	r0, r8
   85410:	mov	r1, r5
   85414:	asr	r3, r2, #31
   85418:	bl	1a6b4 <fputs@plt+0x9300>
   8541c:	sub	sp, fp, #28
   85420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85424:	push	{r4, r5, r6, r7, fp, lr}
   85428:	add	fp, sp, #16
   8542c:	ldr	r1, [r0, #8]
   85430:	mov	r5, r2
   85434:	ldrb	r2, [r1, #9]
   85438:	tst	r2, #32
   8543c:	bne	85450 <fputs@plt+0x7409c>
   85440:	mov	r1, #32
   85444:	bl	1b7b0 <fputs@plt+0xa3fc>
   85448:	mov	r4, r0
   8544c:	b	85454 <fputs@plt+0x740a0>
   85450:	ldr	r4, [r1, #16]
   85454:	ldr	r0, [r5]
   85458:	bl	1c8b0 <fputs@plt+0xb4fc>
   8545c:	cmp	r4, #0
   85460:	cmpne	r0, #5
   85464:	bne	8546c <fputs@plt+0x740b8>
   85468:	pop	{r4, r5, r6, r7, fp, pc}
   8546c:	ldrd	r2, [r4, #16]
   85470:	adds	r2, r2, #1
   85474:	adc	r3, r3, #0
   85478:	cmp	r0, #1
   8547c:	strd	r2, [r4, #16]
   85480:	ldr	r1, [r5]
   85484:	bne	854f8 <fputs@plt+0x74144>
   85488:	mov	r0, r1
   8548c:	bl	19e28 <fputs@plt+0x8a74>
   85490:	mov	r5, r0
   85494:	mov	r6, r1
   85498:	bl	88ffc <fputs@plt+0x77c48>
   8549c:	vldr	d16, [r4]
   854a0:	vmov	d17, r0, r1
   854a4:	vadd.f64	d16, d16, d17
   854a8:	vstr	d16, [r4]
   854ac:	ldrb	r0, [r4, #25]
   854b0:	ldrb	r1, [r4, #24]
   854b4:	orrs	r0, r1, r0
   854b8:	popne	{r4, r5, r6, r7, fp, pc}
   854bc:	mov	r0, r4
   854c0:	cmp	r6, #0
   854c4:	ldr	r1, [r0, #8]!
   854c8:	ldr	r2, [r0, #4]
   854cc:	blt	85518 <fputs@plt+0x74164>
   854d0:	subs	r3, r1, #1
   854d4:	sbcs	r3, r2, #0
   854d8:	blt	85548 <fputs@plt+0x74194>
   854dc:	mvn	r3, #-2147483648	; 0x80000000
   854e0:	sub	ip, r3, r2
   854e4:	mvn	r3, r1
   854e8:	subs	r3, r3, r5
   854ec:	sbcs	r3, ip, r6
   854f0:	blt	8553c <fputs@plt+0x74188>
   854f4:	b	85548 <fputs@plt+0x74194>
   854f8:	mov	r0, r1
   854fc:	bl	19da4 <fputs@plt+0x89f0>
   85500:	vldr	d16, [r4]
   85504:	mov	r0, #1
   85508:	strb	r0, [r4, #25]
   8550c:	vadd.f64	d16, d0, d16
   85510:	vstr	d16, [r4]
   85514:	pop	{r4, r5, r6, r7, fp, pc}
   85518:	cmn	r2, #1
   8551c:	bgt	85548 <fputs@plt+0x74194>
   85520:	rsbs	lr, r1, #1
   85524:	rsc	ip, r2, #-2147483648	; 0x80000000
   85528:	adds	r3, r5, #1
   8552c:	adc	r7, r6, #0
   85530:	subs	r3, r3, lr
   85534:	sbcs	r3, r7, ip
   85538:	bge	85548 <fputs@plt+0x74194>
   8553c:	mov	r0, #1
   85540:	strb	r0, [r4, #24]
   85544:	pop	{r4, r5, r6, r7, fp, pc}
   85548:	adds	r4, r1, r5
   8554c:	adc	r5, r2, r6
   85550:	strd	r4, [r0]
   85554:	pop	{r4, r5, r6, r7, fp, pc}
   85558:	push	{r4, sl, fp, lr}
   8555c:	add	fp, sp, #8
   85560:	sub	sp, sp, #8
   85564:	mov	r4, r0
   85568:	ldr	r0, [r0, #8]
   8556c:	ldrb	r1, [r0, #9]
   85570:	tst	r1, #32
   85574:	bne	85588 <fputs@plt+0x741d4>
   85578:	mov	r0, r4
   8557c:	mov	r1, #0
   85580:	bl	1b7b0 <fputs@plt+0xa3fc>
   85584:	b	8558c <fputs@plt+0x741d8>
   85588:	ldr	r0, [r0, #16]
   8558c:	cmp	r0, #0
   85590:	beq	855dc <fputs@plt+0x74228>
   85594:	ldrd	r2, [r0, #16]
   85598:	subs	r1, r2, #1
   8559c:	sbcs	r1, r3, #0
   855a0:	blt	855dc <fputs@plt+0x74228>
   855a4:	ldrb	r1, [r0, #24]
   855a8:	cmp	r1, #0
   855ac:	beq	855e4 <fputs@plt+0x74230>
   855b0:	mov	r0, #1
   855b4:	mvn	r1, #0
   855b8:	mvn	r2, #0
   855bc:	mov	r3, #1
   855c0:	strb	r0, [r4, #25]
   855c4:	str	r0, [r4, #20]
   855c8:	ldr	r0, [r4]
   855cc:	str	r1, [sp]
   855d0:	movw	r1, #13812	; 0x35f4
   855d4:	movt	r1, #9
   855d8:	bl	1a2f4 <fputs@plt+0x8f40>
   855dc:	sub	sp, fp, #8
   855e0:	pop	{r4, sl, fp, pc}
   855e4:	ldrb	r1, [r0, #25]
   855e8:	cmp	r1, #0
   855ec:	beq	85604 <fputs@plt+0x74250>
   855f0:	vldr	d0, [r0]
   855f4:	ldr	r0, [r4]
   855f8:	sub	sp, fp, #8
   855fc:	pop	{r4, sl, fp, lr}
   85600:	b	1a250 <fputs@plt+0x8e9c>
   85604:	ldr	r2, [r0, #8]
   85608:	ldr	r1, [r0, #12]
   8560c:	ldr	r0, [r4]
   85610:	movw	r4, #9312	; 0x2460
   85614:	ldrh	r3, [r0, #8]
   85618:	tst	r3, r4
   8561c:	beq	85630 <fputs@plt+0x7427c>
   85620:	mov	r3, r1
   85624:	sub	sp, fp, #8
   85628:	pop	{r4, sl, fp, lr}
   8562c:	b	34d9c <fputs@plt+0x239e8>
   85630:	mov	r3, #4
   85634:	strh	r3, [r0, #8]
   85638:	str	r2, [r0]
   8563c:	str	r1, [r0, #4]
   85640:	b	855dc <fputs@plt+0x74228>
   85644:	push	{r4, sl, fp, lr}
   85648:	add	fp, sp, #8
   8564c:	mov	r4, r0
   85650:	ldr	r0, [r0, #8]
   85654:	ldrb	r1, [r0, #9]
   85658:	tst	r1, #32
   8565c:	bne	85670 <fputs@plt+0x742bc>
   85660:	mov	r0, r4
   85664:	mov	r1, #0
   85668:	bl	1b7b0 <fputs@plt+0xa3fc>
   8566c:	b	85674 <fputs@plt+0x742c0>
   85670:	ldr	r0, [r0, #16]
   85674:	cmp	r0, #0
   85678:	beq	85684 <fputs@plt+0x742d0>
   8567c:	vldr	d0, [r0]
   85680:	b	85688 <fputs@plt+0x742d4>
   85684:	vmov.i32	d0, #0	; 0x00000000
   85688:	ldr	r0, [r4]
   8568c:	pop	{r4, sl, fp, lr}
   85690:	b	1a250 <fputs@plt+0x8e9c>
   85694:	push	{r4, r5, fp, lr}
   85698:	add	fp, sp, #8
   8569c:	mov	r4, r0
   856a0:	ldr	r0, [r0, #8]
   856a4:	ldrb	r1, [r0, #9]
   856a8:	tst	r1, #32
   856ac:	bne	856c4 <fputs@plt+0x74310>
   856b0:	mov	r0, r4
   856b4:	mov	r1, #0
   856b8:	bl	1b7b0 <fputs@plt+0xa3fc>
   856bc:	mov	r5, r0
   856c0:	b	856c8 <fputs@plt+0x74314>
   856c4:	ldr	r5, [r0, #16]
   856c8:	cmp	r5, #0
   856cc:	popeq	{r4, r5, fp, pc}
   856d0:	ldrd	r0, [r5, #16]
   856d4:	subs	r2, r0, #1
   856d8:	sbcs	r2, r1, #0
   856dc:	blt	85700 <fputs@plt+0x7434c>
   856e0:	bl	88ffc <fputs@plt+0x77c48>
   856e4:	vldr	d16, [r5]
   856e8:	ldr	r2, [r4]
   856ec:	vmov	d17, r0, r1
   856f0:	vdiv.f64	d0, d16, d17
   856f4:	mov	r0, r2
   856f8:	pop	{r4, r5, fp, lr}
   856fc:	b	1a250 <fputs@plt+0x8e9c>
   85700:	pop	{r4, r5, fp, pc}
   85704:	push	{r4, r5, fp, lr}
   85708:	add	fp, sp, #8
   8570c:	mov	r5, r1
   85710:	ldr	r1, [r0, #8]
   85714:	mov	r4, r2
   85718:	ldrb	r2, [r1, #9]
   8571c:	tst	r2, #32
   85720:	bne	85730 <fputs@plt+0x7437c>
   85724:	mov	r1, #8
   85728:	bl	1b7b0 <fputs@plt+0xa3fc>
   8572c:	b	85734 <fputs@plt+0x74380>
   85730:	ldr	r0, [r1, #16]
   85734:	cmp	r5, #0
   85738:	beq	8576c <fputs@plt+0x743b8>
   8573c:	cmp	r0, #0
   85740:	beq	85768 <fputs@plt+0x743b4>
   85744:	ldr	r1, [r4]
   85748:	movw	r2, #21845	; 0x5555
   8574c:	mov	r3, #1
   85750:	movt	r2, #21845	; 0x5555
   85754:	ldrh	r1, [r1, #8]
   85758:	and	r1, r1, #31
   8575c:	and	r1, r3, r2, lsr r1
   85760:	cmp	r1, #0
   85764:	bne	85774 <fputs@plt+0x743c0>
   85768:	pop	{r4, r5, fp, pc}
   8576c:	cmp	r0, #0
   85770:	popeq	{r4, r5, fp, pc}
   85774:	ldrd	r2, [r0]
   85778:	adds	r2, r2, #1
   8577c:	adc	r3, r3, #0
   85780:	strd	r2, [r0]
   85784:	pop	{r4, r5, fp, pc}
   85788:	push	{r4, sl, fp, lr}
   8578c:	add	fp, sp, #8
   85790:	mov	r4, r0
   85794:	ldr	r0, [r0, #8]
   85798:	ldrb	r1, [r0, #9]
   8579c:	tst	r1, #32
   857a0:	bne	857b4 <fputs@plt+0x74400>
   857a4:	mov	r0, r4
   857a8:	mov	r1, #0
   857ac:	bl	1b7b0 <fputs@plt+0xa3fc>
   857b0:	b	857b8 <fputs@plt+0x74404>
   857b4:	ldr	r0, [r0, #16]
   857b8:	cmp	r0, #0
   857bc:	beq	857c8 <fputs@plt+0x74414>
   857c0:	ldrd	r2, [r0]
   857c4:	b	857d0 <fputs@plt+0x7441c>
   857c8:	mov	r2, #0
   857cc:	mov	r3, #0
   857d0:	ldr	r0, [r4]
   857d4:	movw	r4, #9312	; 0x2460
   857d8:	ldrh	r1, [r0, #8]
   857dc:	tst	r1, r4
   857e0:	beq	857ec <fputs@plt+0x74438>
   857e4:	pop	{r4, sl, fp, lr}
   857e8:	b	34d9c <fputs@plt+0x239e8>
   857ec:	mov	r1, #4
   857f0:	strh	r1, [r0, #8]
   857f4:	strd	r2, [r0]
   857f8:	pop	{r4, sl, fp, pc}
   857fc:	push	{r4, r5, r6, r7, fp, lr}
   85800:	add	fp, sp, #16
   85804:	mov	r7, r0
   85808:	ldr	r0, [r2]
   8580c:	mov	r6, r1
   85810:	movw	r1, #43690	; 0xaaaa
   85814:	mov	r4, r2
   85818:	mov	r2, #1
   8581c:	movt	r1, #43690	; 0xaaaa
   85820:	ldrh	r0, [r0, #8]
   85824:	and	r0, r0, #31
   85828:	tst	r2, r1, lsr r0
   8582c:	bne	858b0 <fputs@plt+0x744fc>
   85830:	ldr	r0, [r7, #8]
   85834:	ldrb	r1, [r0, #9]
   85838:	tst	r1, #32
   8583c:	bne	85854 <fputs@plt+0x744a0>
   85840:	mov	r0, r7
   85844:	mov	r1, #28
   85848:	bl	1b7b0 <fputs@plt+0xa3fc>
   8584c:	mov	r5, r0
   85850:	b	85858 <fputs@plt+0x744a4>
   85854:	ldr	r5, [r0, #16]
   85858:	cmp	r5, #0
   8585c:	beq	858b0 <fputs@plt+0x744fc>
   85860:	ldr	r1, [r7]
   85864:	ldr	r0, [r5, #20]
   85868:	ldr	r1, [r1, #32]
   8586c:	cmp	r0, #0
   85870:	ldr	r1, [r1, #92]	; 0x5c
   85874:	str	r1, [r5, #20]
   85878:	beq	858f8 <fputs@plt+0x74544>
   8587c:	cmp	r6, #2
   85880:	bne	858b4 <fputs@plt+0x74500>
   85884:	ldr	r0, [r4, #4]
   85888:	mov	r1, #1
   8588c:	bl	19f04 <fputs@plt+0x8b50>
   85890:	mov	r6, r0
   85894:	ldr	r0, [r4, #4]
   85898:	mov	r1, #1
   8589c:	bl	19d48 <fputs@plt+0x8994>
   858a0:	cmp	r0, #0
   858a4:	beq	858f8 <fputs@plt+0x74544>
   858a8:	mov	r2, r0
   858ac:	b	858c0 <fputs@plt+0x7450c>
   858b0:	pop	{r4, r5, r6, r7, fp, pc}
   858b4:	movw	r6, #6669	; 0x1a0d
   858b8:	mov	r2, #1
   858bc:	movt	r6, #9
   858c0:	ldr	r0, [r5, #12]
   858c4:	ldr	r3, [r5, #16]
   858c8:	add	r1, r0, r2
   858cc:	cmp	r1, r3
   858d0:	bcs	858ec <fputs@plt+0x74538>
   858d4:	str	r1, [r5, #12]
   858d8:	ldr	r1, [r5, #8]
   858dc:	add	r0, r1, r0
   858e0:	mov	r1, r6
   858e4:	bl	1121c <memcpy@plt>
   858e8:	b	858f8 <fputs@plt+0x74544>
   858ec:	mov	r0, r5
   858f0:	mov	r1, r6
   858f4:	bl	2363c <fputs@plt+0x12288>
   858f8:	ldr	r0, [r4]
   858fc:	mov	r1, #1
   85900:	bl	19f04 <fputs@plt+0x8b50>
   85904:	mov	r6, r0
   85908:	ldr	r0, [r4]
   8590c:	mov	r1, #1
   85910:	bl	19d48 <fputs@plt+0x8994>
   85914:	cmp	r6, #0
   85918:	popeq	{r4, r5, r6, r7, fp, pc}
   8591c:	mov	r2, r0
   85920:	ldr	r0, [r5, #12]
   85924:	ldr	r3, [r5, #16]
   85928:	add	r1, r0, r2
   8592c:	cmp	r1, r3
   85930:	bcs	8594c <fputs@plt+0x74598>
   85934:	str	r1, [r5, #12]
   85938:	ldr	r1, [r5, #8]
   8593c:	add	r0, r1, r0
   85940:	mov	r1, r6
   85944:	pop	{r4, r5, r6, r7, fp, lr}
   85948:	b	1121c <memcpy@plt>
   8594c:	mov	r0, r5
   85950:	mov	r1, r6
   85954:	pop	{r4, r5, r6, r7, fp, lr}
   85958:	b	2363c <fputs@plt+0x12288>
   8595c:	push	{r4, sl, fp, lr}
   85960:	add	fp, sp, #8
   85964:	sub	sp, sp, #8
   85968:	mov	r4, r0
   8596c:	ldr	r0, [r0, #8]
   85970:	ldrb	r1, [r0, #9]
   85974:	tst	r1, #32
   85978:	bne	8598c <fputs@plt+0x745d8>
   8597c:	mov	r0, r4
   85980:	mov	r1, #0
   85984:	bl	1b7b0 <fputs@plt+0xa3fc>
   85988:	b	85990 <fputs@plt+0x745dc>
   8598c:	ldr	r0, [r0, #16]
   85990:	cmp	r0, #0
   85994:	beq	85a14 <fputs@plt+0x74660>
   85998:	ldrb	r1, [r0, #24]
   8599c:	cmp	r1, #1
   859a0:	beq	859e0 <fputs@plt+0x7462c>
   859a4:	cmp	r1, #2
   859a8:	bne	859f0 <fputs@plt+0x7463c>
   859ac:	mov	r0, #1
   859b0:	mov	r1, #0
   859b4:	mvn	r2, #0
   859b8:	mov	r3, #1
   859bc:	strb	r0, [r4, #25]
   859c0:	mov	r0, #18
   859c4:	str	r0, [r4, #20]
   859c8:	ldr	r0, [r4]
   859cc:	str	r1, [sp]
   859d0:	movw	r1, #63482	; 0xf7fa
   859d4:	movt	r1, #8
   859d8:	bl	1a2f4 <fputs@plt+0x8f40>
   859dc:	b	85a14 <fputs@plt+0x74660>
   859e0:	mov	r0, r4
   859e4:	sub	sp, fp, #8
   859e8:	pop	{r4, sl, fp, lr}
   859ec:	b	1a988 <fputs@plt+0x95d4>
   859f0:	bl	15be0 <fputs@plt+0x482c>
   859f4:	mov	r1, r0
   859f8:	movw	r0, #17408	; 0x4400
   859fc:	mvn	r2, #0
   85a00:	mov	r3, #1
   85a04:	movt	r0, #1
   85a08:	str	r0, [sp]
   85a0c:	mov	r0, r4
   85a10:	bl	1a160 <fputs@plt+0x8dac>
   85a14:	sub	sp, fp, #8
   85a18:	pop	{r4, sl, fp, pc}
   85a1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85a20:	add	fp, sp, #28
   85a24:	sub	sp, sp, #4
   85a28:	cmp	r1, #1
   85a2c:	blt	85ac8 <fputs@plt+0x74714>
   85a30:	movw	r8, #49236	; 0xc054
   85a34:	movw	r9, #17097	; 0x42c9
   85a38:	mov	r4, r1
   85a3c:	mov	r5, r0
   85a40:	mov	sl, #23
   85a44:	movt	r8, #8
   85a48:	movt	r9, #45590	; 0xb216
   85a4c:	ldr	r6, [r5, #20]
   85a50:	mov	r0, #0
   85a54:	cmp	r6, #0
   85a58:	beq	85a68 <fputs@plt+0x746b4>
   85a5c:	mov	r0, r6
   85a60:	bl	111f8 <strlen@plt>
   85a64:	bic	r0, r0, #-1073741824	; 0xc0000000
   85a68:	ldrb	r1, [r6]
   85a6c:	ldrb	r1, [r8, r1]
   85a70:	add	r0, r0, r1
   85a74:	umull	r1, r2, r0, r9
   85a78:	lsr	r1, r2, #4
   85a7c:	mls	r7, r1, sl, r0
   85a80:	mov	r1, r6
   85a84:	mov	r0, r7
   85a88:	bl	87a78 <fputs@plt+0x766c4>
   85a8c:	cmp	r0, #0
   85a90:	beq	85aa0 <fputs@plt+0x746ec>
   85a94:	ldr	r1, [r0, #8]!
   85a98:	str	r1, [r5, #8]
   85a9c:	b	85ab8 <fputs@plt+0x74704>
   85aa0:	mov	r0, #0
   85aa4:	str	r0, [r5, #8]
   85aa8:	movw	r0, #35104	; 0x8920
   85aac:	movt	r0, #10
   85ab0:	ldr	r1, [r0, r7, lsl #2]!
   85ab4:	str	r1, [r5, #24]
   85ab8:	str	r5, [r0]
   85abc:	add	r5, r5, #28
   85ac0:	subs	r4, r4, #1
   85ac4:	bne	85a4c <fputs@plt+0x74698>
   85ac8:	sub	sp, fp, #28
   85acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ad0:	push	{r4, r5, fp, lr}
   85ad4:	add	fp, sp, #8
   85ad8:	sub	sp, sp, #8
   85adc:	mov	r4, r0
   85ae0:	ldr	r0, [r0]
   85ae4:	ldr	r1, [r0, #32]
   85ae8:	ldr	r1, [r1, #92]	; 0x5c
   85aec:	subs	r5, r1, r2
   85af0:	rscs	r1, r3, r1, asr #31
   85af4:	bge	85b28 <fputs@plt+0x74774>
   85af8:	mov	r1, #1
   85afc:	mov	r5, #0
   85b00:	mvn	r2, #0
   85b04:	mov	r3, #1
   85b08:	strb	r1, [r4, #25]
   85b0c:	mov	r1, #18
   85b10:	str	r1, [r4, #20]
   85b14:	movw	r1, #63482	; 0xf7fa
   85b18:	str	r5, [sp]
   85b1c:	movt	r1, #8
   85b20:	bl	1a2f4 <fputs@plt+0x8f40>
   85b24:	b	85b4c <fputs@plt+0x74798>
   85b28:	mov	r0, r2
   85b2c:	mov	r1, r3
   85b30:	bl	142d0 <fputs@plt+0x2f1c>
   85b34:	mov	r5, r0
   85b38:	cmp	r0, #0
   85b3c:	bne	85b4c <fputs@plt+0x74798>
   85b40:	mov	r0, r4
   85b44:	bl	1a988 <fputs@plt+0x95d4>
   85b48:	mov	r5, #0
   85b4c:	mov	r0, r5
   85b50:	sub	sp, fp, #8
   85b54:	pop	{r4, r5, fp, pc}
   85b58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85b5c:	add	fp, sp, #28
   85b60:	sub	sp, sp, #20
   85b64:	mov	r9, r0
   85b68:	ldr	r0, [r2]
   85b6c:	mov	r1, #1
   85b70:	mov	r5, r2
   85b74:	bl	19f04 <fputs@plt+0x8b50>
   85b78:	mov	r4, r0
   85b7c:	ldr	r0, [r5, #4]
   85b80:	mov	r1, #1
   85b84:	bl	19f04 <fputs@plt+0x8b50>
   85b88:	cmp	r4, #0
   85b8c:	beq	85c3c <fputs@plt+0x74888>
   85b90:	mov	sl, r0
   85b94:	ldrb	r0, [r4]
   85b98:	cmp	r0, #0
   85b9c:	beq	85c3c <fputs@plt+0x74888>
   85ba0:	ldr	r0, [r9]
   85ba4:	add	r7, sp, #16
   85ba8:	mov	r5, r4
   85bac:	ldr	r0, [r0, #32]
   85bb0:	str	r0, [sp, #12]
   85bb4:	mov	r0, #0
   85bb8:	mov	r8, r0
   85bbc:	mov	r6, r5
   85bc0:	add	r5, r5, r0
   85bc4:	mov	r1, r7
   85bc8:	mov	r0, r5
   85bcc:	bl	49a50 <fputs@plt+0x3869c>
   85bd0:	ldr	r1, [sp, #16]
   85bd4:	cmp	r1, #160	; 0xa0
   85bd8:	beq	85bc0 <fputs@plt+0x7480c>
   85bdc:	cmp	r1, #125	; 0x7d
   85be0:	cmpne	r1, #22
   85be4:	beq	85bf8 <fputs@plt+0x74844>
   85be8:	ldrb	r1, [r5]
   85bec:	cmp	r1, #0
   85bf0:	bne	85bb8 <fputs@plt+0x74804>
   85bf4:	b	85c3c <fputs@plt+0x74888>
   85bf8:	add	r0, r6, r8
   85bfc:	movw	r1, #13904	; 0x3650
   85c00:	sub	r2, r6, r4
   85c04:	mov	r3, r4
   85c08:	str	sl, [sp]
   85c0c:	str	r0, [sp, #4]
   85c10:	ldr	r0, [sp, #12]
   85c14:	movt	r1, #9
   85c18:	bl	1d380 <fputs@plt+0xbfcc>
   85c1c:	mov	r1, r0
   85c20:	movw	r0, #17508	; 0x4464
   85c24:	mvn	r2, #0
   85c28:	mov	r3, #1
   85c2c:	movt	r0, #1
   85c30:	str	r0, [sp]
   85c34:	mov	r0, r9
   85c38:	bl	1a160 <fputs@plt+0x8dac>
   85c3c:	sub	sp, fp, #28
   85c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c48:	add	fp, sp, #28
   85c4c:	sub	sp, sp, #20
   85c50:	mov	sl, r0
   85c54:	ldr	r0, [r2]
   85c58:	mov	r1, #1
   85c5c:	mov	r5, r2
   85c60:	bl	19f04 <fputs@plt+0x8b50>
   85c64:	mov	r6, r0
   85c68:	ldr	r0, [r5, #4]
   85c6c:	mov	r1, #1
   85c70:	bl	19f04 <fputs@plt+0x8b50>
   85c74:	cmp	r6, #0
   85c78:	str	r0, [sp, #12]
   85c7c:	ldrbne	r0, [r6]
   85c80:	cmpne	r0, #0
   85c84:	beq	85d4c <fputs@plt+0x74998>
   85c88:	ldr	r0, [sl]
   85c8c:	mov	r4, #3
   85c90:	add	r7, sp, #16
   85c94:	mov	r5, r6
   85c98:	ldr	r0, [r0, #32]
   85c9c:	str	r0, [sp, #8]
   85ca0:	mov	r0, #0
   85ca4:	mov	r9, r0
   85ca8:	mov	r8, r5
   85cac:	add	r5, r5, r0
   85cb0:	mov	r1, r7
   85cb4:	mov	r0, r5
   85cb8:	bl	49a50 <fputs@plt+0x3869c>
   85cbc:	ldr	r1, [sp, #16]
   85cc0:	cmp	r1, #160	; 0xa0
   85cc4:	beq	85cac <fputs@plt+0x748f8>
   85cc8:	subs	r2, r1, #107	; 0x6b
   85ccc:	addne	r2, r4, #1
   85cd0:	subs	r4, r1, #122	; 0x7a
   85cd4:	movne	r4, r2
   85cd8:	cmp	r4, #2
   85cdc:	bne	85cf4 <fputs@plt+0x74940>
   85ce0:	cmp	r1, #5
   85ce4:	cmpne	r1, #137	; 0x89
   85ce8:	beq	85d04 <fputs@plt+0x74950>
   85cec:	cmp	r1, #46	; 0x2e
   85cf0:	beq	85d04 <fputs@plt+0x74950>
   85cf4:	ldrb	r1, [r5]
   85cf8:	cmp	r1, #0
   85cfc:	bne	85ca4 <fputs@plt+0x748f0>
   85d00:	b	85d4c <fputs@plt+0x74998>
   85d04:	ldr	r1, [sp, #12]
   85d08:	add	r0, r8, r9
   85d0c:	sub	r2, r8, r6
   85d10:	mov	r3, r6
   85d14:	str	r0, [sp, #4]
   85d18:	ldr	r0, [sp, #8]
   85d1c:	str	r1, [sp]
   85d20:	movw	r1, #13904	; 0x3650
   85d24:	movt	r1, #9
   85d28:	bl	1d380 <fputs@plt+0xbfcc>
   85d2c:	mov	r1, r0
   85d30:	movw	r0, #17508	; 0x4464
   85d34:	mvn	r2, #0
   85d38:	mov	r3, #1
   85d3c:	movt	r0, #1
   85d40:	str	r0, [sp]
   85d44:	mov	r0, sl
   85d48:	bl	1a160 <fputs@plt+0x8dac>
   85d4c:	sub	sp, fp, #28
   85d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85d54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85d58:	add	fp, sp, #28
   85d5c:	sub	sp, sp, #36	; 0x24
   85d60:	mov	r4, r0
   85d64:	ldr	r0, [r0]
   85d68:	mov	r1, #1
   85d6c:	mov	r5, r2
   85d70:	ldr	sl, [r0, #32]
   85d74:	ldr	r0, [r2]
   85d78:	bl	19f04 <fputs@plt+0x8b50>
   85d7c:	mov	r9, r0
   85d80:	ldr	r0, [r5, #4]
   85d84:	mov	r1, #1
   85d88:	bl	19f04 <fputs@plt+0x8b50>
   85d8c:	mov	r6, r0
   85d90:	ldr	r0, [r5, #8]
   85d94:	mov	r1, #1
   85d98:	bl	19f04 <fputs@plt+0x8b50>
   85d9c:	cmp	r9, #0
   85da0:	cmpne	r6, #0
   85da4:	beq	85f3c <fputs@plt+0x74b88>
   85da8:	ldrb	r1, [r9]
   85dac:	cmp	r1, #0
   85db0:	beq	85ee8 <fputs@plt+0x74b34>
   85db4:	str	r6, [sp, #24]
   85db8:	add	r5, sp, #32
   85dbc:	mov	r7, #0
   85dc0:	mov	r6, r9
   85dc4:	str	r0, [sp, #16]
   85dc8:	mov	r0, r6
   85dcc:	mov	r1, r5
   85dd0:	bl	49a50 <fputs@plt+0x3869c>
   85dd4:	mov	r8, r0
   85dd8:	ldr	r0, [sp, #32]
   85ddc:	cmp	r0, #105	; 0x69
   85de0:	bne	85ed8 <fputs@plt+0x74b24>
   85de4:	add	r6, r6, r8
   85de8:	mov	r1, r5
   85dec:	mov	r0, r6
   85df0:	bl	49a50 <fputs@plt+0x3869c>
   85df4:	mov	r8, r0
   85df8:	ldr	r0, [sp, #32]
   85dfc:	cmp	r0, #160	; 0xa0
   85e00:	beq	85de4 <fputs@plt+0x74a30>
   85e04:	cmp	r0, #161	; 0xa1
   85e08:	cmpne	r6, #0
   85e0c:	beq	85eec <fputs@plt+0x74b38>
   85e10:	asr	r0, r8, #31
   85e14:	adds	r2, r8, #1
   85e18:	str	r7, [sp, #28]
   85e1c:	str	sl, [sp, #20]
   85e20:	adc	r3, r0, #0
   85e24:	mov	r0, sl
   85e28:	bl	238bc <fputs@plt+0x12508>
   85e2c:	cmp	r0, #0
   85e30:	beq	85f44 <fputs@plt+0x74b90>
   85e34:	mov	r1, r6
   85e38:	mov	r2, r8
   85e3c:	mov	sl, r0
   85e40:	bl	1121c <memcpy@plt>
   85e44:	mov	r0, #0
   85e48:	strb	r0, [sl, r8]
   85e4c:	mov	r0, sl
   85e50:	bl	66a60 <fputs@plt+0x556ac>
   85e54:	ldr	r0, [sp, #24]
   85e58:	mov	r1, sl
   85e5c:	bl	15fac <fputs@plt+0x4bf8>
   85e60:	cmp	r0, #0
   85e64:	beq	85e70 <fputs@plt+0x74abc>
   85e68:	ldr	r7, [sp, #20]
   85e6c:	b	85ec4 <fputs@plt+0x74b10>
   85e70:	ldr	r0, [sp, #16]
   85e74:	ldr	r2, [sp, #28]
   85e78:	ldr	r7, [sp, #20]
   85e7c:	movw	r1, #13915	; 0x365b
   85e80:	sub	r3, r6, r9
   85e84:	str	r9, [sp]
   85e88:	movt	r1, #9
   85e8c:	str	r0, [sp, #4]
   85e90:	movw	r0, #39819	; 0x9b8b
   85e94:	cmp	r2, #0
   85e98:	movt	r0, #8
   85e9c:	moveq	r2, r0
   85ea0:	mov	r0, r7
   85ea4:	bl	1d380 <fputs@plt+0xbfcc>
   85ea8:	ldr	r1, [sp, #28]
   85eac:	str	r0, [sp, #12]
   85eb0:	mov	r0, r7
   85eb4:	bl	13ce4 <fputs@plt+0x2930>
   85eb8:	ldr	r0, [sp, #12]
   85ebc:	add	r9, r6, r8
   85ec0:	str	r0, [sp, #28]
   85ec4:	mov	r0, r7
   85ec8:	mov	r1, sl
   85ecc:	bl	13ce4 <fputs@plt+0x2930>
   85ed0:	mov	sl, r7
   85ed4:	ldr	r7, [sp, #28]
   85ed8:	ldrb	r0, [r6, r8]!
   85edc:	cmp	r0, #0
   85ee0:	bne	85dc8 <fputs@plt+0x74a14>
   85ee4:	b	85eec <fputs@plt+0x74b38>
   85ee8:	mov	r7, #0
   85eec:	movw	r2, #39819	; 0x9b8b
   85ef0:	movw	r1, #624	; 0x270
   85ef4:	cmp	r7, #0
   85ef8:	mov	r0, sl
   85efc:	mov	r3, r9
   85f00:	movt	r2, #8
   85f04:	movt	r1, #9
   85f08:	movne	r2, r7
   85f0c:	bl	1d380 <fputs@plt+0xbfcc>
   85f10:	mov	r1, r0
   85f14:	movw	r0, #17508	; 0x4464
   85f18:	mvn	r2, #0
   85f1c:	mov	r3, #1
   85f20:	movt	r0, #1
   85f24:	str	r0, [sp]
   85f28:	mov	r0, r4
   85f2c:	bl	1a160 <fputs@plt+0x8dac>
   85f30:	mov	r0, sl
   85f34:	mov	r1, r7
   85f38:	bl	13ce4 <fputs@plt+0x2930>
   85f3c:	sub	sp, fp, #28
   85f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f44:	ldr	sl, [sp, #20]
   85f48:	ldr	r7, [sp, #28]
   85f4c:	b	85eec <fputs@plt+0x74b38>
   85f50:	push	{r4, sl, fp, lr}
   85f54:	add	fp, sp, #8
   85f58:	sub	sp, sp, #48	; 0x30
   85f5c:	mov	r3, sp
   85f60:	mov	r4, r0
   85f64:	bl	866f8 <fputs@plt+0x75344>
   85f68:	cmp	r0, #0
   85f6c:	bne	85f98 <fputs@plt+0x74be4>
   85f70:	mov	r0, sp
   85f74:	bl	871b8 <fputs@plt+0x75e04>
   85f78:	ldm	sp, {r0, r1}
   85f7c:	bl	88ffc <fputs@plt+0x77c48>
   85f80:	vldr	d16, [pc, #24]	; 85fa0 <fputs@plt+0x74bec>
   85f84:	ldr	r2, [r4]
   85f88:	vmov	d17, r0, r1
   85f8c:	vdiv.f64	d0, d17, d16
   85f90:	mov	r0, r2
   85f94:	bl	1a250 <fputs@plt+0x8e9c>
   85f98:	sub	sp, fp, #8
   85f9c:	pop	{r4, sl, fp, pc}
   85fa0:	andeq	r0, r0, r0
   85fa4:	orrsmi	r9, r4, r0, ror r9
   85fa8:	push	{r4, r5, fp, lr}
   85fac:	add	fp, sp, #8
   85fb0:	sub	sp, sp, #160	; 0xa0
   85fb4:	sub	r3, fp, #56	; 0x38
   85fb8:	mov	r4, r0
   85fbc:	bl	866f8 <fputs@plt+0x75344>
   85fc0:	cmp	r0, #0
   85fc4:	bne	86014 <fputs@plt+0x74c60>
   85fc8:	sub	r0, fp, #56	; 0x38
   85fcc:	bl	87840 <fputs@plt+0x7648c>
   85fd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   85fd4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   85fd8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   85fdc:	movw	r2, #14126	; 0x372e
   85fe0:	add	r5, sp, #12
   85fe4:	movt	r2, #9
   85fe8:	stm	sp, {r0, r1}
   85fec:	mov	r0, #100	; 0x64
   85ff0:	mov	r1, r5
   85ff4:	bl	15d40 <fputs@plt+0x498c>
   85ff8:	mvn	r0, #0
   85ffc:	mov	r1, r5
   86000:	mvn	r2, #0
   86004:	mov	r3, #1
   86008:	str	r0, [sp]
   8600c:	mov	r0, r4
   86010:	bl	1a160 <fputs@plt+0x8dac>
   86014:	sub	sp, fp, #8
   86018:	pop	{r4, r5, fp, pc}
   8601c:	push	{r4, r5, fp, lr}
   86020:	add	fp, sp, #8
   86024:	sub	sp, sp, #160	; 0xa0
   86028:	sub	r3, fp, #56	; 0x38
   8602c:	mov	r4, r0
   86030:	bl	866f8 <fputs@plt+0x75344>
   86034:	cmp	r0, #0
   86038:	bne	86090 <fputs@plt+0x74cdc>
   8603c:	sub	r0, fp, #56	; 0x38
   86040:	bl	879a8 <fputs@plt+0x765f4>
   86044:	ldr	r0, [fp, #-32]	; 0xffffffe0
   86048:	vldr	d16, [fp, #-24]	; 0xffffffe8
   8604c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   86050:	movw	r2, #14156	; 0x374c
   86054:	add	r5, sp, #12
   86058:	movt	r2, #9
   8605c:	mov	r1, r5
   86060:	vcvt.s32.f64	s0, d16
   86064:	str	r0, [sp]
   86068:	mov	r0, #100	; 0x64
   8606c:	vstr	s0, [sp, #4]
   86070:	bl	15d40 <fputs@plt+0x498c>
   86074:	mvn	r0, #0
   86078:	mov	r1, r5
   8607c:	mvn	r2, #0
   86080:	mov	r3, #1
   86084:	str	r0, [sp]
   86088:	mov	r0, r4
   8608c:	bl	1a160 <fputs@plt+0x8dac>
   86090:	sub	sp, fp, #8
   86094:	pop	{r4, r5, fp, pc}
   86098:	push	{r4, r5, fp, lr}
   8609c:	add	fp, sp, #8
   860a0:	sub	sp, sp, #168	; 0xa8
   860a4:	sub	r3, fp, #56	; 0x38
   860a8:	mov	r4, r0
   860ac:	bl	866f8 <fputs@plt+0x75344>
   860b0:	cmp	r0, #0
   860b4:	bne	8611c <fputs@plt+0x74d68>
   860b8:	sub	r5, fp, #56	; 0x38
   860bc:	mov	r0, r5
   860c0:	bl	87840 <fputs@plt+0x7648c>
   860c4:	mov	r0, r5
   860c8:	bl	879a8 <fputs@plt+0x765f4>
   860cc:	sub	r5, fp, #44	; 0x2c
   860d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   860d4:	ldm	r5, {r0, r1, r2, r5}
   860d8:	vldr	d16, [fp, #-24]	; 0xffffffe8
   860dc:	vcvt.s32.f64	s0, d16
   860e0:	stm	sp, {r0, r1, r2, r5}
   860e4:	movw	r2, #14141	; 0x373d
   860e8:	add	r5, sp, #20
   860ec:	mov	r0, #100	; 0x64
   860f0:	movt	r2, #9
   860f4:	mov	r1, r5
   860f8:	vstr	s0, [sp, #16]
   860fc:	bl	15d40 <fputs@plt+0x498c>
   86100:	mvn	r0, #0
   86104:	mov	r1, r5
   86108:	mvn	r2, #0
   8610c:	mov	r3, #1
   86110:	str	r0, [sp]
   86114:	mov	r0, r4
   86118:	bl	1a160 <fputs@plt+0x8dac>
   8611c:	sub	sp, fp, #8
   86120:	pop	{r4, r5, fp, pc}
   86124:	nop	{0}
   86128:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8612c:	add	fp, sp, #28
   86130:	sub	sp, sp, #4
   86134:	vpush	{d8-d9}
   86138:	sub	sp, sp, #224	; 0xe0
   8613c:	cmp	r1, #0
   86140:	beq	866a4 <fputs@plt+0x752f0>
   86144:	mov	r5, r0
   86148:	ldr	r0, [r2]
   8614c:	mov	r7, r1
   86150:	mov	r1, #1
   86154:	mov	r6, r2
   86158:	bl	19f04 <fputs@plt+0x8b50>
   8615c:	cmp	r0, #0
   86160:	beq	866a4 <fputs@plt+0x752f0>
   86164:	sub	r9, fp, #104	; 0x68
   86168:	mov	r8, r0
   8616c:	sub	r1, r7, #1
   86170:	add	r2, r6, #4
   86174:	mov	r0, r5
   86178:	mov	r3, r9
   8617c:	bl	866f8 <fputs@plt+0x75344>
   86180:	cmp	r0, #0
   86184:	bne	866a4 <fputs@plt+0x752f0>
   86188:	ldr	r0, [r5]
   8618c:	mov	r7, #0
   86190:	mov	lr, #1
   86194:	movw	r4, #34849	; 0x8821
   86198:	mov	r2, #1
   8619c:	mov	r3, #0
   861a0:	ldr	ip, [r0, #32]
   861a4:	b	86264 <fputs@plt+0x74eb0>
   861a8:	add	r7, r7, #1
   861ac:	ldrb	r1, [r8, r7]
   861b0:	cmp	r1, #99	; 0x63
   861b4:	bgt	861e8 <fputs@plt+0x74e34>
   861b8:	sub	r6, r1, #72	; 0x48
   861bc:	cmp	r6, #17
   861c0:	bhi	861dc <fputs@plt+0x74e28>
   861c4:	tst	r4, lr, lsl r6
   861c8:	bne	86224 <fputs@plt+0x74e70>
   861cc:	cmp	r6, #2
   861d0:	beq	86248 <fputs@plt+0x74e94>
   861d4:	cmp	r6, #17
   861d8:	beq	86240 <fputs@plt+0x74e8c>
   861dc:	cmp	r1, #37	; 0x25
   861e0:	beq	86258 <fputs@plt+0x74ea4>
   861e4:	b	866a4 <fputs@plt+0x752f0>
   861e8:	sub	r6, r1, #100	; 0x64
   861ec:	cmp	r6, #9
   861f0:	bhi	8622c <fputs@plt+0x74e78>
   861f4:	add	r1, pc, #0
   861f8:	ldr	pc, [r1, r6, lsl #2]
   861fc:	andeq	r6, r8, r4, lsr #4
   86200:	andeq	r6, r8, r4, lsr #13
   86204:	andeq	r6, r8, r0, asr #4
   86208:	andeq	r6, r8, r4, lsr #13
   8620c:	andeq	r6, r8, r4, lsr #13
   86210:	andeq	r6, r8, r4, lsr #13
   86214:	andeq	r6, r8, r0, asr r2
   86218:	andeq	r6, r8, r4, lsr #13
   8621c:	andeq	r6, r8, r4, lsr #13
   86220:	andeq	r6, r8, r4, lsr #4
   86224:	adds	r2, r2, #1
   86228:	b	86254 <fputs@plt+0x74ea0>
   8622c:	cmp	r1, #115	; 0x73
   86230:	beq	86248 <fputs@plt+0x74e94>
   86234:	cmp	r1, #119	; 0x77
   86238:	beq	86258 <fputs@plt+0x74ea4>
   8623c:	b	866a4 <fputs@plt+0x752f0>
   86240:	adds	r2, r2, #8
   86244:	b	86254 <fputs@plt+0x74ea0>
   86248:	adds	r2, r2, #50	; 0x32
   8624c:	b	86254 <fputs@plt+0x74ea0>
   86250:	adds	r2, r2, #3
   86254:	adc	r3, r3, #0
   86258:	adds	r2, r2, #1
   8625c:	add	r7, r7, #1
   86260:	adc	r3, r3, #0
   86264:	ldrb	r1, [r8, r7]
   86268:	cmp	r1, #37	; 0x25
   8626c:	beq	861a8 <fputs@plt+0x74df4>
   86270:	cmp	r1, #0
   86274:	bne	86258 <fputs@plt+0x74ea4>
   86278:	subs	r1, r2, #100	; 0x64
   8627c:	sbcs	r1, r3, #0
   86280:	bcs	8628c <fputs@plt+0x74ed8>
   86284:	add	r7, sp, #68	; 0x44
   86288:	b	862e4 <fputs@plt+0x74f30>
   8628c:	ldr	r1, [ip, #92]	; 0x5c
   86290:	subs	r7, r1, r2
   86294:	rscs	r1, r3, r1, asr #31
   86298:	bcs	862cc <fputs@plt+0x74f18>
   8629c:	mov	r1, #1
   862a0:	mvn	r2, #0
   862a4:	mov	r3, #1
   862a8:	strb	r1, [r5, #25]
   862ac:	mov	r1, #18
   862b0:	str	r1, [r5, #20]
   862b4:	mov	r1, #0
   862b8:	str	r1, [sp]
   862bc:	movw	r1, #63482	; 0xf7fa
   862c0:	movt	r1, #8
   862c4:	bl	1a2f4 <fputs@plt+0x8f40>
   862c8:	b	866a4 <fputs@plt+0x752f0>
   862cc:	asr	r3, r2, #31
   862d0:	mov	r0, ip
   862d4:	bl	238bc <fputs@plt+0x12508>
   862d8:	mov	r7, r0
   862dc:	cmp	r0, #0
   862e0:	beq	866b4 <fputs@plt+0x75300>
   862e4:	mov	r0, r9
   862e8:	str	r5, [sp, #8]
   862ec:	bl	871b8 <fputs@plt+0x75e04>
   862f0:	mov	r0, r9
   862f4:	bl	87840 <fputs@plt+0x7648c>
   862f8:	mov	r0, r9
   862fc:	bl	879a8 <fputs@plt+0x765f4>
   86300:	vldr	d8, [pc, #952]	; 866c0 <fputs@plt+0x7530c>
   86304:	vldr	d9, [pc, #956]	; 866c8 <fputs@plt+0x75314>
   86308:	movw	r5, #14136	; 0x3738
   8630c:	mov	sl, #0
   86310:	mov	r9, #0
   86314:	str	r7, [sp, #12]
   86318:	movt	r5, #9
   8631c:	b	8665c <fputs@plt+0x752a8>
   86320:	strb	r0, [r7, sl]
   86324:	add	sl, sl, #1
   86328:	b	86658 <fputs@plt+0x752a4>
   8632c:	add	r9, r9, #1
   86330:	ldrb	r0, [r8, r9]
   86334:	cmp	r0, #99	; 0x63
   86338:	bgt	86364 <fputs@plt+0x74fb0>
   8633c:	cmp	r0, #82	; 0x52
   86340:	bgt	863a8 <fputs@plt+0x74ff4>
   86344:	cmp	r0, #72	; 0x48
   86348:	beq	86578 <fputs@plt+0x751c4>
   8634c:	cmp	r0, #74	; 0x4a
   86350:	beq	86594 <fputs@plt+0x751e0>
   86354:	cmp	r0, #77	; 0x4d
   86358:	bne	86510 <fputs@plt+0x7515c>
   8635c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   86360:	b	8657c <fputs@plt+0x751c8>
   86364:	sub	r1, r0, #100	; 0x64
   86368:	cmp	r1, #9
   8636c:	bhi	863e0 <fputs@plt+0x7502c>
   86370:	add	r0, pc, #0
   86374:	ldr	pc, [r0, r1, lsl #2]
   86378:	andeq	r6, r8, r0, lsr #7
   8637c:	andeq	r6, r8, r0, lsl r5
   86380:	andeq	r6, r8, r8, lsl r5
   86384:	andeq	r6, r8, r0, lsl r5
   86388:	andeq	r6, r8, r0, lsl r5
   8638c:	andeq	r6, r8, r0, lsl r5
   86390:	andeq	r6, r8, ip, lsr #8
   86394:	andeq	r6, r8, r0, lsl r5
   86398:	andeq	r6, r8, r0, lsl r5
   8639c:	andeq	r6, r8, r0, asr #10
   863a0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   863a4:	b	8657c <fputs@plt+0x751c8>
   863a8:	cmp	r0, #83	; 0x53
   863ac:	beq	865e8 <fputs@plt+0x75234>
   863b0:	cmp	r0, #87	; 0x57
   863b4:	beq	8642c <fputs@plt+0x75078>
   863b8:	cmp	r0, #89	; 0x59
   863bc:	bne	86510 <fputs@plt+0x7515c>
   863c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   863c4:	movw	r2, #14183	; 0x3767
   863c8:	add	r6, r7, sl
   863cc:	mov	r0, #5
   863d0:	mov	r1, r6
   863d4:	movt	r2, #9
   863d8:	bl	15d40 <fputs@plt+0x498c>
   863dc:	b	865c4 <fputs@plt+0x75210>
   863e0:	cmp	r0, #115	; 0x73
   863e4:	beq	865fc <fputs@plt+0x75248>
   863e8:	cmp	r0, #119	; 0x77
   863ec:	bne	86510 <fputs@plt+0x7515c>
   863f0:	ldr	r0, [fp, #-104]	; 0xffffff98
   863f4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   863f8:	movw	r2, #35328	; 0x8a00
   863fc:	mov	r3, #0
   86400:	movt	r2, #1977	; 0x7b9
   86404:	adds	r0, r0, r2
   86408:	movw	r2, #23552	; 0x5c00
   8640c:	adc	r1, r1, #0
   86410:	movt	r2, #1318	; 0x526
   86414:	bl	8905c <fputs@plt+0x77ca8>
   86418:	mov	r2, #7
   8641c:	mov	r3, #0
   86420:	bl	8905c <fputs@plt+0x77ca8>
   86424:	add	r0, r2, #48	; 0x30
   86428:	b	86320 <fputs@plt+0x74f6c>
   8642c:	sub	r0, fp, #104	; 0x68
   86430:	add	ip, sp, #16
   86434:	ldm	r0!, {r2, r3, r4, r5, r6, r7}
   86438:	mov	r1, ip
   8643c:	stmia	r1!, {r2, r3, r4, r5, r6, r7}
   86440:	ldm	r0, {r2, r3, r4, r5, r6, r7}
   86444:	mov	r0, #0
   86448:	stm	r1, {r2, r3, r4, r5, r6, r7}
   8644c:	mov	r1, #1
   86450:	str	r1, [sp, #28]
   86454:	strb	r0, [sp, #58]	; 0x3a
   86458:	mov	r0, ip
   8645c:	str	r1, [sp, #32]
   86460:	bl	871b8 <fputs@plt+0x75e04>
   86464:	ldr	r0, [fp, #-104]	; 0xffffff98
   86468:	ldr	r1, [fp, #-100]	; 0xffffff9c
   8646c:	movw	r2, #11776	; 0x2e00
   86470:	movw	r7, #23552	; 0x5c00
   86474:	mov	r3, #0
   86478:	movt	r2, #659	; 0x293
   8647c:	movt	r7, #1318	; 0x526
   86480:	adds	r6, r0, r2
   86484:	ldr	r0, [sp, #16]
   86488:	mov	r2, r7
   8648c:	adc	r5, r1, #0
   86490:	ldr	r1, [sp, #20]
   86494:	subs	r0, r6, r0
   86498:	sbc	r1, r5, r1
   8649c:	bl	8905c <fputs@plt+0x77ca8>
   864a0:	mov	r4, r0
   864a4:	ldrb	r0, [r8, r9]
   864a8:	cmp	r0, #87	; 0x57
   864ac:	bne	86548 <fputs@plt+0x75194>
   864b0:	mov	r0, r6
   864b4:	mov	r1, r5
   864b8:	mov	r2, r7
   864bc:	mov	r3, #0
   864c0:	bl	8905c <fputs@plt+0x77ca8>
   864c4:	mov	r2, #7
   864c8:	mov	r3, #0
   864cc:	bl	8905c <fputs@plt+0x77ca8>
   864d0:	add	r0, r4, #7
   864d4:	movw	r1, #9363	; 0x2493
   864d8:	ldr	r7, [sp, #12]
   864dc:	movw	r5, #14136	; 0x3738
   864e0:	sub	r0, r0, r2
   864e4:	movt	r1, #37449	; 0x9249
   864e8:	movt	r5, #9
   864ec:	smmla	r0, r0, r1, r0
   864f0:	mov	r2, r5
   864f4:	asr	r1, r0, #2
   864f8:	add	r3, r1, r0, lsr #31
   864fc:	add	r1, r7, sl
   86500:	mov	r0, #3
   86504:	bl	15d40 <fputs@plt+0x498c>
   86508:	mov	r0, #2
   8650c:	b	86570 <fputs@plt+0x751bc>
   86510:	mov	r0, #37	; 0x25
   86514:	b	86320 <fputs@plt+0x74f6c>
   86518:	vldr	d16, [fp, #-72]	; 0xffffffb8
   8651c:	movw	r2, #14171	; 0x375b
   86520:	add	r6, r7, sl
   86524:	mov	r0, #7
   86528:	mov	r1, r6
   8652c:	movt	r2, #9
   86530:	vcmpe.f64	d16, d9
   86534:	vmrs	APSR_nzcv, fpscr
   86538:	vselgt.f64	d16, d9, d16
   8653c:	b	865bc <fputs@plt+0x75208>
   86540:	ldr	r3, [fp, #-92]	; 0xffffffa4
   86544:	b	8657c <fputs@plt+0x751c8>
   86548:	ldr	r7, [sp, #12]
   8654c:	movw	r2, #14178	; 0x3762
   86550:	add	r3, r4, #1
   86554:	mov	r0, #4
   86558:	movt	r2, #9
   8655c:	add	r1, r7, sl
   86560:	bl	15d40 <fputs@plt+0x498c>
   86564:	movw	r5, #14136	; 0x3738
   86568:	mov	r0, #3
   8656c:	movt	r5, #9
   86570:	add	sl, sl, r0
   86574:	b	86658 <fputs@plt+0x752a4>
   86578:	ldr	r3, [fp, #-84]	; 0xffffffac
   8657c:	add	r1, r7, sl
   86580:	mov	r0, #3
   86584:	mov	r2, r5
   86588:	bl	15d40 <fputs@plt+0x498c>
   8658c:	add	sl, sl, #2
   86590:	b	86658 <fputs@plt+0x752a4>
   86594:	ldr	r0, [fp, #-104]	; 0xffffff98
   86598:	ldr	r1, [fp, #-100]	; 0xffffff9c
   8659c:	bl	88ffc <fputs@plt+0x77c48>
   865a0:	vmov	d16, r0, r1
   865a4:	movw	r2, #646	; 0x286
   865a8:	add	r6, r7, sl
   865ac:	mov	r0, #20
   865b0:	vdiv.f64	d16, d16, d8
   865b4:	mov	r1, r6
   865b8:	movt	r2, #9
   865bc:	vstr	d16, [sp]
   865c0:	bl	15d40 <fputs@plt+0x498c>
   865c4:	cmp	r6, #0
   865c8:	beq	865dc <fputs@plt+0x75228>
   865cc:	mov	r0, r6
   865d0:	bl	111f8 <strlen@plt>
   865d4:	bic	r0, r0, #-1073741824	; 0xc0000000
   865d8:	b	865e0 <fputs@plt+0x7522c>
   865dc:	mov	r0, #0
   865e0:	add	sl, r0, sl
   865e4:	b	86658 <fputs@plt+0x752a4>
   865e8:	vldr	d16, [fp, #-72]	; 0xffffffb8
   865ec:	add	r1, r7, sl
   865f0:	vcvt.s32.f64	s0, d16
   865f4:	vmov	r3, s0
   865f8:	b	86580 <fputs@plt+0x751cc>
   865fc:	ldr	r0, [fp, #-104]	; 0xffffff98
   86600:	ldr	r1, [fp, #-100]	; 0xffffff9c
   86604:	mov	r2, #1000	; 0x3e8
   86608:	mov	r3, #0
   8660c:	mov	r4, #0
   86610:	bl	8905c <fputs@plt+0x77ca8>
   86614:	movw	r2, #38592	; 0x96c0
   86618:	add	r6, r7, sl
   8661c:	movt	r2, #59228	; 0xe75c
   86620:	adds	r0, r0, r2
   86624:	movw	r2, #3682	; 0xe62
   86628:	sbc	r1, r1, #49	; 0x31
   8662c:	movt	r2, #9
   86630:	stm	sp, {r0, r1}
   86634:	mov	r0, #30
   86638:	mov	r1, r6
   8663c:	bl	15d40 <fputs@plt+0x498c>
   86640:	cmp	r6, #0
   86644:	beq	86654 <fputs@plt+0x752a0>
   86648:	mov	r0, r6
   8664c:	bl	111f8 <strlen@plt>
   86650:	bic	r4, r0, #-1073741824	; 0xc0000000
   86654:	add	sl, r4, sl
   86658:	add	r9, r9, #1
   8665c:	ldrb	r0, [r8, r9]
   86660:	cmp	r0, #37	; 0x25
   86664:	beq	8632c <fputs@plt+0x74f78>
   86668:	cmp	r0, #0
   8666c:	bne	86320 <fputs@plt+0x74f6c>
   86670:	mov	r0, #0
   86674:	movw	r1, #17508	; 0x4464
   86678:	mvn	r2, #0
   8667c:	mov	r3, #1
   86680:	strb	r0, [r7, sl]
   86684:	add	r0, sp, #68	; 0x44
   86688:	movt	r1, #1
   8668c:	cmp	r7, r0
   86690:	ldr	r0, [sp, #8]
   86694:	mvneq	r1, #0
   86698:	str	r1, [sp]
   8669c:	mov	r1, r7
   866a0:	bl	1a160 <fputs@plt+0x8dac>
   866a4:	sub	sp, fp, #48	; 0x30
   866a8:	vpop	{d8-d9}
   866ac:	add	sp, sp, #4
   866b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   866b4:	mov	r0, r5
   866b8:	bl	1a988 <fputs@plt+0x95d4>
   866bc:	b	866a4 <fputs@plt+0x752f0>
   866c0:	andeq	r0, r0, r0
   866c4:	orrsmi	r9, r4, r0, ror r9
   866c8:	blcc	199cf44 <stderr@@GLIBC_2.4+0x18f8214>
   866cc:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   866d0:	mov	r1, #0
   866d4:	mov	r2, #0
   866d8:	b	8601c <fputs@plt+0x74c68>
   866dc:	mov	r1, #0
   866e0:	mov	r2, #0
   866e4:	b	86098 <fputs@plt+0x74ce4>
   866e8:	mov	r1, #0
   866ec:	mov	r2, #0
   866f0:	b	85fa8 <fputs@plt+0x74bf4>
   866f4:	nop	{0}
   866f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   866fc:	add	fp, sp, #28
   86700:	sub	sp, sp, #4
   86704:	vpush	{d8-d15}
   86708:	sub	sp, sp, #136	; 0x88
   8670c:	mov	sl, r2
   86710:	mov	r9, r0
   86714:	vmov.i32	q8, #0	; 0x00000000
   86718:	mov	r0, #32
   8671c:	mov	r2, r3
   86720:	mov	r4, r3
   86724:	cmp	r1, #0
   86728:	str	r1, [sp, #36]	; 0x24
   8672c:	vst1.64	{d16-d17}, [r2], r0
   86730:	add	r0, r3, #16
   86734:	vst1.64	{d16-d17}, [r2]
   86738:	vst1.64	{d16-d17}, [r0]
   8673c:	beq	87004 <fputs@plt+0x75c50>
   86740:	ldr	r0, [sl]
   86744:	movw	r2, #15358	; 0x3bfe
   86748:	movt	r2, #9
   8674c:	ldrh	r1, [r0, #8]
   86750:	and	r1, r1, #31
   86754:	ldrb	r1, [r2, r1]
   86758:	sub	r1, r1, #1
   8675c:	cmp	r1, #1
   86760:	bhi	87020 <fputs@plt+0x75c6c>
   86764:	bl	19da4 <fputs@plt+0x89f0>
   86768:	vldr	d16, [pc, #904]	; 86af8 <fputs@plt+0x75744>
   8676c:	vmov.f64	d17, #96	; 0x3f000000  0.5
   86770:	mov	r0, #1
   86774:	strb	r0, [r4, #42]	; 0x2a
   86778:	vmla.f64	d17, d0, d16
   8677c:	vmov	r0, r1, d17
   86780:	bl	8917c <fputs@plt+0x77dc8>
   86784:	strd	r0, [r4]
   86788:	ldr	r0, [sp, #36]	; 0x24
   8678c:	mov	r7, #0
   86790:	cmp	r0, #2
   86794:	blt	8713c <fputs@plt+0x75d88>
   86798:	add	r5, sp, #88	; 0x58
   8679c:	vldr	d12, [pc, #852]	; 86af8 <fputs@plt+0x75744>
   867a0:	vldr	d15, [pc, #856]	; 86b00 <fputs@plt+0x7574c>
   867a4:	str	r9, [sp, #20]
   867a8:	movw	r8, #49548	; 0xc18c
   867ac:	movw	r9, #49236	; 0xc054
   867b0:	str	r4, [sp, #24]
   867b4:	mov	r7, #1
   867b8:	vmov.i32	q4, #0	; 0x00000000
   867bc:	vmov.f64	d10, #224	; 0xbf000000 -0.5
   867c0:	vmov.f64	d13, #96	; 0x3f000000  0.5
   867c4:	mov	r4, #1
   867c8:	add	r0, r5, #2
   867cc:	movt	r8, #8
   867d0:	movt	r9, #8
   867d4:	str	r0, [sp, #28]
   867d8:	add	r0, r5, #9
   867dc:	str	r0, [sp, #16]
   867e0:	add	r0, r5, #8
   867e4:	str	r0, [sp, #12]
   867e8:	str	sl, [sp, #32]
   867ec:	ldr	r0, [sl, r4, lsl #2]
   867f0:	mov	r1, #1
   867f4:	bl	19f04 <fputs@plt+0x8b50>
   867f8:	cmp	r0, #0
   867fc:	beq	8713c <fputs@plt+0x75d88>
   86800:	mov	r1, #0
   86804:	str	r7, [fp, #-100]	; 0xffffff9c
   86808:	ldrb	r2, [r0, r1]
   8680c:	cmp	r2, #0
   86810:	beq	86828 <fputs@plt+0x75474>
   86814:	ldrb	r2, [r9, r2]
   86818:	strb	r2, [r5, r1]
   8681c:	add	r1, r1, #1
   86820:	cmp	r1, #29
   86824:	bcc	86808 <fputs@plt+0x75454>
   86828:	mov	r0, #0
   8682c:	strb	r0, [r5, r1]
   86830:	ldrb	r0, [sp, #88]	; 0x58
   86834:	cmp	r0, #107	; 0x6b
   86838:	bgt	86980 <fputs@plt+0x755cc>
   8683c:	sub	r0, r0, #43	; 0x2b
   86840:	cmp	r0, #14
   86844:	bhi	86fd8 <fputs@plt+0x75c24>
   86848:	mov	r1, #1
   8684c:	movw	r2, #32741	; 0x7fe5
   86850:	tst	r2, r1, lsl r0
   86854:	beq	86fd8 <fputs@plt+0x75c24>
   86858:	ldr	r6, [sp, #28]
   8685c:	mov	r7, #1
   86860:	b	8686c <fputs@plt+0x754b8>
   86864:	add	r6, r6, #1
   86868:	add	r7, r7, #1
   8686c:	ldrb	r0, [r5, r7]
   86870:	cmp	r0, #0
   86874:	cmpne	r0, #58	; 0x3a
   86878:	beq	86888 <fputs@plt+0x754d4>
   8687c:	ldrb	r0, [r8, r0]
   86880:	tst	r0, #1
   86884:	beq	86864 <fputs@plt+0x754b0>
   86888:	mov	r0, r5
   8688c:	sub	r1, fp, #112	; 0x70
   86890:	mov	r2, r7
   86894:	mov	r3, #1
   86898:	bl	344a8 <fputs@plt+0x230f4>
   8689c:	cmp	r0, #0
   868a0:	beq	86a30 <fputs@plt+0x7567c>
   868a4:	add	sl, r5, r7
   868a8:	ldrb	r0, [sl]
   868ac:	cmp	r0, #58	; 0x3a
   868b0:	bne	86a3c <fputs@plt+0x75688>
   868b4:	add	r2, sp, #40	; 0x28
   868b8:	mov	r1, #32
   868bc:	mov	r0, r2
   868c0:	vst1.64	{d8-d9}, [r0], r1
   868c4:	mov	r1, r2
   868c8:	vst1.64	{d8-d9}, [r0]
   868cc:	add	r0, r2, #16
   868d0:	vst1.64	{d8-d9}, [r0]
   868d4:	ldrb	r0, [sp, #88]	; 0x58
   868d8:	sub	r0, r0, #48	; 0x30
   868dc:	cmp	r0, #10
   868e0:	mov	r0, r5
   868e4:	addcs	r0, r0, #1
   868e8:	bl	873c8 <fputs@plt+0x76014>
   868ec:	cmp	r0, #0
   868f0:	bne	86fd8 <fputs@plt+0x75c24>
   868f4:	add	r0, sp, #40	; 0x28
   868f8:	bl	871b8 <fputs@plt+0x75e04>
   868fc:	ldr	r0, [sp, #40]	; 0x28
   86900:	ldr	r1, [sp, #44]	; 0x2c
   86904:	movw	r2, #53760	; 0xd200
   86908:	mov	r3, #0
   8690c:	movt	r2, #64876	; 0xfd6c
   86910:	adds	r0, r0, r2
   86914:	movw	r2, #23552	; 0x5c00
   86918:	sbc	r1, r1, #0
   8691c:	movt	r2, #1318	; 0x526
   86920:	bl	8905c <fputs@plt+0x77ca8>
   86924:	ldrb	r0, [sp, #88]	; 0x58
   86928:	mov	r7, r2
   8692c:	mov	sl, r3
   86930:	str	r3, [sp, #44]	; 0x2c
   86934:	str	r2, [sp, #40]	; 0x28
   86938:	cmp	r0, #45	; 0x2d
   8693c:	bne	86950 <fputs@plt+0x7559c>
   86940:	rsbs	r7, r7, #0
   86944:	rsc	sl, sl, #0
   86948:	str	r7, [sp, #40]	; 0x28
   8694c:	str	sl, [sp, #44]	; 0x2c
   86950:	ldr	r6, [sp, #24]
   86954:	mov	r0, r6
   86958:	bl	871b8 <fputs@plt+0x75e04>
   8695c:	mov	r2, #0
   86960:	strb	r2, [r6, #43]	; 0x2b
   86964:	strh	r2, [r6, #40]	; 0x28
   86968:	ldrd	r0, [r6]
   8696c:	adds	r0, r0, r7
   86970:	adc	r1, r1, sl
   86974:	strd	r0, [r6]
   86978:	str	r2, [fp, #-100]	; 0xffffff9c
   8697c:	b	86fd8 <fputs@plt+0x75c24>
   86980:	cmp	r0, #116	; 0x74
   86984:	bgt	86b10 <fputs@plt+0x7575c>
   86988:	cmp	r0, #108	; 0x6c
   8698c:	beq	86c54 <fputs@plt+0x758a0>
   86990:	cmp	r0, #115	; 0x73
   86994:	bne	86fd8 <fputs@plt+0x75c24>
   86998:	movw	r1, #14063	; 0x36ef
   8699c:	mov	r0, r5
   869a0:	mov	r2, #9
   869a4:	movt	r1, #9
   869a8:	bl	1133c <strncmp@plt>
   869ac:	cmp	r0, #0
   869b0:	bne	86fd8 <fputs@plt+0x75c24>
   869b4:	ldr	r6, [sp, #24]
   869b8:	mov	r0, r6
   869bc:	bl	87840 <fputs@plt+0x7648c>
   869c0:	ldr	sl, [sp, #16]
   869c4:	mov	r0, #0
   869c8:	movw	r1, #14073	; 0x36f9
   869cc:	mov	r7, #1
   869d0:	str	r0, [r6, #32]
   869d4:	str	r0, [r6, #36]	; 0x24
   869d8:	str	r0, [r6, #20]
   869dc:	str	r0, [r6, #24]
   869e0:	strb	r0, [r6, #43]	; 0x2b
   869e4:	movt	r1, #9
   869e8:	strh	r7, [r6, #41]	; 0x29
   869ec:	mov	r0, sl
   869f0:	bl	11390 <strcmp@plt>
   869f4:	cmp	r0, #0
   869f8:	beq	86f94 <fputs@plt+0x75be0>
   869fc:	movw	r1, #14079	; 0x36ff
   86a00:	mov	r0, sl
   86a04:	movt	r1, #9
   86a08:	bl	11390 <strcmp@plt>
   86a0c:	cmp	r0, #0
   86a10:	beq	86f84 <fputs@plt+0x75bd0>
   86a14:	movw	r1, #13932	; 0x366c
   86a18:	mov	r0, sl
   86a1c:	movt	r1, #9
   86a20:	bl	11390 <strcmp@plt>
   86a24:	cmp	r0, #0
   86a28:	bne	86fd8 <fputs@plt+0x75c24>
   86a2c:	b	86ce8 <fputs@plt+0x75934>
   86a30:	mov	r6, #1
   86a34:	str	r6, [fp, #-100]	; 0xffffff9c
   86a38:	b	86fdc <fputs@plt+0x75c28>
   86a3c:	ldrb	r0, [r8, r0]
   86a40:	tst	r0, #1
   86a44:	beq	86a5c <fputs@plt+0x756a8>
   86a48:	ldrb	r0, [r6], #1
   86a4c:	ldrb	r0, [r8, r0]
   86a50:	tst	r0, #1
   86a54:	bne	86a48 <fputs@plt+0x75694>
   86a58:	sub	sl, r6, #1
   86a5c:	mov	r0, sl
   86a60:	bl	111f8 <strlen@plt>
   86a64:	bic	r6, r0, #-1073741824	; 0xc0000000
   86a68:	sub	r0, r6, #3
   86a6c:	cmp	r0, #7
   86a70:	bhi	86fd8 <fputs@plt+0x75c24>
   86a74:	sub	r0, r6, #1
   86a78:	ldrb	r1, [sl, r0]
   86a7c:	cmp	r1, #115	; 0x73
   86a80:	moveq	r1, #0
   86a84:	moveq	r6, r0
   86a88:	strbeq	r1, [sl, r0]
   86a8c:	ldr	r0, [sp, #24]
   86a90:	bl	871b8 <fputs@plt+0x75e04>
   86a94:	vldr	d14, [fp, #-112]	; 0xffffff90
   86a98:	mov	r0, #0
   86a9c:	vmov.f64	d11, d13
   86aa0:	str	r0, [fp, #-100]	; 0xffffff9c
   86aa4:	sub	r0, r6, #3
   86aa8:	vcmpe.f64	d14, #0.0
   86aac:	vmrs	APSR_nzcv, fpscr
   86ab0:	vmovmi.f64	d11, d10
   86ab4:	cmp	r0, #3
   86ab8:	bhi	86e88 <fputs@plt+0x75ad4>
   86abc:	add	r1, pc, #0
   86ac0:	ldr	pc, [r1, r0, lsl #2]
   86ac4:	ldrdeq	r6, [r8], -r4
   86ac8:	strdeq	r6, [r8], -r0
   86acc:	muleq	r8, r0, sp
   86ad0:	andeq	r6, r8, r8, asr lr
   86ad4:	movw	r1, #13932	; 0x366c
   86ad8:	mov	r0, sl
   86adc:	movt	r1, #9
   86ae0:	bl	11390 <strcmp@plt>
   86ae4:	cmp	r0, #0
   86ae8:	bne	86e88 <fputs@plt+0x75ad4>
   86aec:	vmla.f64	d11, d14, d12
   86af0:	b	86fb0 <fputs@plt+0x75bfc>
   86af4:	nop	{0}
   86af8:	andeq	r0, r0, r0
   86afc:	orrsmi	r9, r4, r0, ror r9
   86b00:	andeq	r0, r0, r0
   86b04:	cmpmi	fp, r0, asr #14
   86b08:	andeq	r0, r0, r0
   86b0c:	rsbsmi	sp, r6, r0
   86b10:	mov	r7, #1
   86b14:	cmp	r0, #117	; 0x75
   86b18:	beq	86ca8 <fputs@plt+0x758f4>
   86b1c:	cmp	r0, #119	; 0x77
   86b20:	bne	86fd8 <fputs@plt+0x75c24>
   86b24:	movw	r1, #14054	; 0x36e6
   86b28:	mov	r0, r5
   86b2c:	mov	r2, #8
   86b30:	movt	r1, #9
   86b34:	bl	1133c <strncmp@plt>
   86b38:	cmp	r0, #0
   86b3c:	bne	86fd8 <fputs@plt+0x75c24>
   86b40:	ldr	r6, [sp, #12]
   86b44:	mov	r0, r6
   86b48:	bl	111f8 <strlen@plt>
   86b4c:	bic	r2, r0, #-1073741824	; 0xc0000000
   86b50:	mov	r0, r6
   86b54:	sub	r1, fp, #112	; 0x70
   86b58:	mov	r3, #1
   86b5c:	bl	344a8 <fputs@plt+0x230f4>
   86b60:	cmp	r0, #0
   86b64:	beq	86fd8 <fputs@plt+0x75c24>
   86b68:	vldr	d16, [fp, #-112]	; 0xffffff90
   86b6c:	vmov.f64	d18, #28	; 0x40e00000  7.0
   86b70:	vcvt.s32.f64	s0, d16
   86b74:	vcmpe.f64	d16, d18
   86b78:	vcvt.f64.s32	d17, s0
   86b7c:	vmrs	APSR_nzcv, fpscr
   86b80:	bpl	86fd8 <fputs@plt+0x75c24>
   86b84:	vmov	r7, s0
   86b88:	cmp	r7, #0
   86b8c:	blt	86fd8 <fputs@plt+0x75c24>
   86b90:	vcmp.f64	d16, d17
   86b94:	vmrs	APSR_nzcv, fpscr
   86b98:	bne	86fd8 <fputs@plt+0x75c24>
   86b9c:	ldr	sl, [sp, #24]
   86ba0:	mov	r0, sl
   86ba4:	bl	87840 <fputs@plt+0x7648c>
   86ba8:	mov	r0, sl
   86bac:	bl	879a8 <fputs@plt+0x765f4>
   86bb0:	mov	r6, #0
   86bb4:	mov	r0, sl
   86bb8:	strh	r6, [sl, #42]	; 0x2a
   86bbc:	bl	871b8 <fputs@plt+0x75e04>
   86bc0:	ldm	sl, {r1, r2}
   86bc4:	movw	r0, #35328	; 0x8a00
   86bc8:	mov	r3, #0
   86bcc:	movt	r0, #1977	; 0x7b9
   86bd0:	adds	r0, r1, r0
   86bd4:	stmib	sp, {r1, r2}
   86bd8:	adc	r1, r2, #0
   86bdc:	movw	r2, #23552	; 0x5c00
   86be0:	movt	r2, #1318	; 0x526
   86be4:	bl	8905c <fputs@plt+0x77ca8>
   86be8:	mov	r2, #7
   86bec:	mov	r3, #0
   86bf0:	bl	8905c <fputs@plt+0x77ca8>
   86bf4:	subs	ip, r2, #7
   86bf8:	mov	r0, r7
   86bfc:	strh	r6, [sl, #40]	; 0x28
   86c00:	strb	r6, [sl, #43]	; 0x2b
   86c04:	sbc	r1, r3, #0
   86c08:	subs	r7, r7, r2
   86c0c:	rscs	r7, r3, r0, asr #31
   86c10:	mov	r7, #0
   86c14:	movwlt	r7, #1
   86c18:	cmp	r7, #0
   86c1c:	movw	r7, #23552	; 0x5c00
   86c20:	moveq	ip, r2
   86c24:	moveq	r1, r3
   86c28:	movt	r7, #1318	; 0x526
   86c2c:	ldr	r3, [sp, #4]
   86c30:	subs	r2, r0, ip
   86c34:	rsc	r1, r1, r0, asr #31
   86c38:	umull	r0, r2, r2, r7
   86c3c:	mla	r1, r1, r7, r2
   86c40:	ldr	r2, [sp, #8]
   86c44:	adds	r0, r0, r3
   86c48:	adc	r1, r1, r2
   86c4c:	strd	r0, [sl]
   86c50:	b	86a34 <fputs@plt+0x75680>
   86c54:	movw	r1, #14030	; 0x36ce
   86c58:	mov	r0, r5
   86c5c:	movt	r1, #9
   86c60:	bl	11390 <strcmp@plt>
   86c64:	cmp	r0, #0
   86c68:	bne	86fd8 <fputs@plt+0x75c24>
   86c6c:	ldr	r6, [sp, #24]
   86c70:	mov	r0, r6
   86c74:	bl	871b8 <fputs@plt+0x75e04>
   86c78:	ldr	r1, [sp, #20]
   86c7c:	mov	r0, r6
   86c80:	sub	r2, fp, #100	; 0x64
   86c84:	bl	876a0 <fputs@plt+0x762ec>
   86c88:	mov	r2, #0
   86c8c:	strh	r2, [r6, #40]	; 0x28
   86c90:	strb	r2, [r6, #43]	; 0x2b
   86c94:	ldrd	r2, [r6]
   86c98:	adds	r0, r2, r0
   86c9c:	adc	r1, r3, r1
   86ca0:	strd	r0, [r6]
   86ca4:	b	86fd8 <fputs@plt+0x75c24>
   86ca8:	movw	r1, #14040	; 0x36d8
   86cac:	mov	r0, r5
   86cb0:	movt	r1, #9
   86cb4:	bl	11390 <strcmp@plt>
   86cb8:	cmp	r0, #0
   86cbc:	beq	86e98 <fputs@plt+0x75ae4>
   86cc0:	movw	r1, #14050	; 0x36e2
   86cc4:	mov	r0, r5
   86cc8:	movt	r1, #9
   86ccc:	bl	11390 <strcmp@plt>
   86cd0:	cmp	r0, #0
   86cd4:	bne	86fd8 <fputs@plt+0x75c24>
   86cd8:	ldr	r6, [sp, #24]
   86cdc:	ldrb	r0, [r6, #44]	; 0x2c
   86ce0:	cmp	r0, #0
   86ce4:	beq	86f04 <fputs@plt+0x75b50>
   86ce8:	mov	r6, #0
   86cec:	b	86a34 <fputs@plt+0x75680>
   86cf0:	movw	r1, #14084	; 0x3704
   86cf4:	mov	r0, sl
   86cf8:	movt	r1, #9
   86cfc:	bl	11390 <strcmp@plt>
   86d00:	cmp	r0, #0
   86d04:	beq	86ef4 <fputs@plt+0x75b40>
   86d08:	movw	r1, #14079	; 0x36ff
   86d0c:	mov	r0, sl
   86d10:	movt	r1, #9
   86d14:	bl	11390 <strcmp@plt>
   86d18:	cmp	r0, #0
   86d1c:	bne	86e88 <fputs@plt+0x75ad4>
   86d20:	ldr	r6, [sp, #24]
   86d24:	mov	r0, r6
   86d28:	bl	87840 <fputs@plt+0x7648c>
   86d2c:	mov	r0, r6
   86d30:	bl	879a8 <fputs@plt+0x765f4>
   86d34:	mov	r0, #0
   86d38:	vmov.f64	d13, d10
   86d3c:	vorr	d10, d15, d15
   86d40:	vorr	d15, d12, d12
   86d44:	strb	r0, [r6, #42]	; 0x2a
   86d48:	ldr	r0, [r6, #8]
   86d4c:	vcvt.s32.f64	s24, d14
   86d50:	vmov	r1, s24
   86d54:	add	r0, r0, r1
   86d58:	str	r0, [r6, #8]
   86d5c:	mov	r0, r6
   86d60:	bl	871b8 <fputs@plt+0x75e04>
   86d64:	vcvt.f64.s32	d16, s24
   86d68:	vorr	d12, d15, d15
   86d6c:	vorr	d15, d10, d10
   86d70:	vmov.f64	d10, d13
   86d74:	vmov.f64	d13, #96	; 0x3f000000  0.5
   86d78:	vcmp.f64	d14, d16
   86d7c:	vmrs	APSR_nzcv, fpscr
   86d80:	beq	86fcc <fputs@plt+0x75c18>
   86d84:	vldr	d17, [pc, #-644]	; 86b08 <fputs@plt+0x75754>
   86d88:	vsub.f64	d16, d14, d16
   86d8c:	b	86e44 <fputs@plt+0x75a90>
   86d90:	movw	r1, #14073	; 0x36f9
   86d94:	mov	r0, sl
   86d98:	movt	r1, #9
   86d9c:	bl	11390 <strcmp@plt>
   86da0:	cmp	r0, #0
   86da4:	bne	86e88 <fputs@plt+0x75ad4>
   86da8:	ldr	r6, [sp, #24]
   86dac:	mov	r0, r6
   86db0:	bl	87840 <fputs@plt+0x7648c>
   86db4:	mov	r0, r6
   86db8:	bl	879a8 <fputs@plt+0x765f4>
   86dbc:	mov	r0, #0
   86dc0:	vmov.f64	d13, d10
   86dc4:	vorr	d10, d15, d15
   86dc8:	vorr	d15, d12, d12
   86dcc:	movw	r3, #43691	; 0xaaab
   86dd0:	strb	r0, [r6, #42]	; 0x2a
   86dd4:	movt	r3, #10922	; 0x2aaa
   86dd8:	ldrd	r0, [r6, #8]
   86ddc:	vcvt.s32.f64	s24, d14
   86de0:	vmov	r2, s24
   86de4:	add	r1, r1, r2
   86de8:	mvn	r2, #11
   86dec:	cmp	r1, #0
   86df0:	mvngt	r2, #0
   86df4:	add	r2, r2, r1
   86df8:	smmul	r2, r2, r3
   86dfc:	asr	r3, r2, #1
   86e00:	add	r2, r3, r2, lsr #31
   86e04:	add	r0, r2, r0
   86e08:	sub	r2, r2, r2, lsl #2
   86e0c:	add	r1, r1, r2, lsl #2
   86e10:	strd	r0, [r6, #8]
   86e14:	mov	r0, r6
   86e18:	bl	871b8 <fputs@plt+0x75e04>
   86e1c:	vcvt.f64.s32	d16, s24
   86e20:	vorr	d12, d15, d15
   86e24:	vorr	d15, d10, d10
   86e28:	vmov.f64	d10, d13
   86e2c:	vmov.f64	d13, #96	; 0x3f000000  0.5
   86e30:	vcmp.f64	d14, d16
   86e34:	vmrs	APSR_nzcv, fpscr
   86e38:	beq	86fcc <fputs@plt+0x75c18>
   86e3c:	vsub.f64	d16, d14, d16
   86e40:	vmov.f64	d17, #62	; 0x41f00000  30.0
   86e44:	vmul.f64	d16, d16, d17
   86e48:	vmla.f64	d11, d16, d12
   86e4c:	vmov	r0, r1, d11
   86e50:	bl	8917c <fputs@plt+0x77dc8>
   86e54:	b	86fbc <fputs@plt+0x75c08>
   86e58:	movw	r1, #14089	; 0x3709
   86e5c:	mov	r0, sl
   86e60:	movt	r1, #9
   86e64:	bl	11390 <strcmp@plt>
   86e68:	cmp	r0, #0
   86e6c:	beq	86efc <fputs@plt+0x75b48>
   86e70:	movw	r1, #14096	; 0x3710
   86e74:	mov	r0, sl
   86e78:	movt	r1, #9
   86e7c:	bl	11390 <strcmp@plt>
   86e80:	cmp	r0, #0
   86e84:	beq	86fa8 <fputs@plt+0x75bf4>
   86e88:	ldr	r6, [sp, #24]
   86e8c:	mov	r0, #1
   86e90:	str	r0, [fp, #-100]	; 0xffffff9c
   86e94:	b	86fcc <fputs@plt+0x75c18>
   86e98:	ldr	r0, [sp, #24]
   86e9c:	ldrb	r0, [r0, #42]	; 0x2a
   86ea0:	cmp	r0, #0
   86ea4:	beq	86cc0 <fputs@plt+0x7590c>
   86ea8:	ldr	r7, [sp, #24]
   86eac:	mov	r6, #0
   86eb0:	movw	r2, #43200	; 0xa8c0
   86eb4:	mov	r3, #0
   86eb8:	strh	r6, [r7, #40]	; 0x28
   86ebc:	strb	r6, [r7, #43]	; 0x2b
   86ec0:	ldrd	r0, [r7]
   86ec4:	adds	r0, r0, r2
   86ec8:	movw	r2, #20864	; 0x5180
   86ecc:	adc	r1, r1, #0
   86ed0:	movt	r2, #1
   86ed4:	bl	8905c <fputs@plt+0x77ca8>
   86ed8:	movw	r2, #8704	; 0x2200
   86edc:	movt	r2, #15955	; 0x3e53
   86ee0:	adds	r0, r0, r2
   86ee4:	movw	r2, #49096	; 0xbfc8
   86ee8:	adc	r1, r1, r2
   86eec:	strd	r0, [r7]
   86ef0:	b	86a34 <fputs@plt+0x75680>
   86ef4:	vmla.f64	d11, d14, d15
   86ef8:	b	86fb0 <fputs@plt+0x75bfc>
   86efc:	vldr	d16, [pc, #684]	; 871b0 <fputs@plt+0x75dfc>
   86f00:	b	86fac <fputs@plt+0x75bf8>
   86f04:	mov	r0, r6
   86f08:	bl	871b8 <fputs@plt+0x75e04>
   86f0c:	ldr	r1, [sp, #20]
   86f10:	mov	r0, r6
   86f14:	sub	r2, fp, #100	; 0x64
   86f18:	bl	876a0 <fputs@plt+0x762ec>
   86f1c:	mov	sl, r0
   86f20:	ldr	r0, [fp, #-100]	; 0xffffff9c
   86f24:	cmp	r0, #0
   86f28:	bne	86f7c <fputs@plt+0x75bc8>
   86f2c:	mov	r0, #0
   86f30:	mov	r2, r1
   86f34:	strh	r0, [r6, #40]	; 0x28
   86f38:	strb	r0, [r6, #43]	; 0x2b
   86f3c:	ldrd	r0, [r6]
   86f40:	subs	r0, r0, sl
   86f44:	sbc	r1, r1, r2
   86f48:	strd	r0, [r6]
   86f4c:	mov	r0, r6
   86f50:	ldr	r1, [sp, #20]
   86f54:	str	r2, [sp, #8]
   86f58:	sub	r2, fp, #100	; 0x64
   86f5c:	bl	876a0 <fputs@plt+0x762ec>
   86f60:	ldr	r2, [sp, #8]
   86f64:	subs	r0, sl, r0
   86f68:	sbc	r1, r2, r1
   86f6c:	ldrd	r2, [r6]
   86f70:	adds	r0, r0, r2
   86f74:	adc	r1, r1, r3
   86f78:	strd	r0, [r6]
   86f7c:	strb	r7, [r6, #44]	; 0x2c
   86f80:	b	86fd8 <fputs@plt+0x75c24>
   86f84:	ldr	r6, [sp, #24]
   86f88:	mov	r0, r6
   86f8c:	bl	87840 <fputs@plt+0x7648c>
   86f90:	str	r7, [r6, #12]
   86f94:	str	r7, [r6, #16]
   86f98:	mov	r6, #0
   86f9c:	ldr	sl, [sp, #32]
   86fa0:	str	r6, [fp, #-100]	; 0xffffff9c
   86fa4:	b	86fe4 <fputs@plt+0x75c30>
   86fa8:	vldr	d16, [pc, #504]	; 871a8 <fputs@plt+0x75df4>
   86fac:	vmla.f64	d11, d14, d16
   86fb0:	vmov	r0, r1, d11
   86fb4:	bl	8917c <fputs@plt+0x77dc8>
   86fb8:	ldr	r6, [sp, #24]
   86fbc:	ldrd	r2, [r6]
   86fc0:	adds	r0, r2, r0
   86fc4:	adc	r1, r3, r1
   86fc8:	strd	r0, [r6]
   86fcc:	mov	r0, #0
   86fd0:	strb	r0, [r6, #43]	; 0x2b
   86fd4:	strh	r0, [r6, #40]	; 0x28
   86fd8:	ldr	r6, [fp, #-100]	; 0xffffff9c
   86fdc:	ldr	sl, [sp, #32]
   86fe0:	mov	r7, #1
   86fe4:	cmp	r6, #0
   86fe8:	bne	8713c <fputs@plt+0x75d88>
   86fec:	ldr	r0, [sp, #36]	; 0x24
   86ff0:	add	r4, r4, #1
   86ff4:	cmp	r4, r0
   86ff8:	blt	867ec <fputs@plt+0x75438>
   86ffc:	mov	r7, #0
   87000:	b	8713c <fputs@plt+0x75d88>
   87004:	mov	r0, r9
   87008:	mov	r1, r4
   8700c:	sub	sp, fp, #96	; 0x60
   87010:	vpop	{d8-d15}
   87014:	add	sp, sp, #4
   87018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8701c:	b	87348 <fputs@plt+0x75f94>
   87020:	mov	r1, #1
   87024:	mov	r7, #1
   87028:	bl	19f04 <fputs@plt+0x8b50>
   8702c:	cmp	r0, #0
   87030:	beq	8713c <fputs@plt+0x75d88>
   87034:	mov	r6, r0
   87038:	mov	r5, r0
   8703c:	movw	r1, #14002	; 0x36b2
   87040:	sub	r0, fp, #100	; 0x64
   87044:	add	r2, sp, #88	; 0x58
   87048:	sub	r3, fp, #112	; 0x70
   8704c:	ldrb	r8, [r6], #1
   87050:	str	r0, [sp]
   87054:	movt	r1, #9
   87058:	cmp	r8, #45	; 0x2d
   8705c:	movne	r6, r5
   87060:	mov	r0, r6
   87064:	bl	875b0 <fputs@plt+0x761fc>
   87068:	cmp	r0, #3
   8706c:	bne	870b8 <fputs@plt+0x75d04>
   87070:	movw	r0, #49548	; 0xc18c
   87074:	add	r6, r6, #9
   87078:	movt	r0, #8
   8707c:	ldrb	r2, [r6, #1]!
   87080:	ldrb	r1, [r0, r2]
   87084:	cmp	r2, #84	; 0x54
   87088:	and	r1, r1, #1
   8708c:	beq	8707c <fputs@plt+0x75cc8>
   87090:	cmp	r1, #0
   87094:	bne	8707c <fputs@plt+0x75cc8>
   87098:	mov	r0, r6
   8709c:	mov	r1, r4
   870a0:	bl	873c8 <fputs@plt+0x76014>
   870a4:	cmp	r0, #0
   870a8:	beq	87158 <fputs@plt+0x75da4>
   870ac:	ldrb	r0, [r6]
   870b0:	cmp	r0, #0
   870b4:	beq	87150 <fputs@plt+0x75d9c>
   870b8:	mov	r0, r5
   870bc:	mov	r1, r4
   870c0:	bl	873c8 <fputs@plt+0x76014>
   870c4:	cmp	r0, #0
   870c8:	beq	86788 <fputs@plt+0x753d4>
   870cc:	movw	r1, #13998	; 0x36ae
   870d0:	mov	r0, r5
   870d4:	movt	r1, #9
   870d8:	bl	15fac <fputs@plt+0x4bf8>
   870dc:	cmp	r0, #0
   870e0:	beq	87128 <fputs@plt+0x75d74>
   870e4:	mov	r0, r5
   870e8:	bl	111f8 <strlen@plt>
   870ec:	bic	r2, r0, #-1073741824	; 0xc0000000
   870f0:	add	r1, sp, #40	; 0x28
   870f4:	mov	r0, r5
   870f8:	mov	r3, #1
   870fc:	mov	r7, #1
   87100:	bl	344a8 <fputs@plt+0x230f4>
   87104:	cmp	r0, #0
   87108:	beq	8713c <fputs@plt+0x75d88>
   8710c:	vldr	d17, [sp, #40]	; 0x28
   87110:	vldr	d16, [pc, #136]	; 871a0 <fputs@plt+0x75dec>
   87114:	vmov.f64	d18, #96	; 0x3f000000  0.5
   87118:	strb	r7, [r4, #42]	; 0x2a
   8711c:	vmla.f64	d18, d17, d16
   87120:	vmov	r0, r1, d18
   87124:	b	86780 <fputs@plt+0x753cc>
   87128:	mov	r0, r9
   8712c:	mov	r1, r4
   87130:	bl	87348 <fputs@plt+0x75f94>
   87134:	cmp	r0, #0
   87138:	beq	86788 <fputs@plt+0x753d4>
   8713c:	mov	r0, r7
   87140:	sub	sp, fp, #96	; 0x60
   87144:	vpop	{d8-d15}
   87148:	add	sp, sp, #4
   8714c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87150:	mov	r0, #0
   87154:	strb	r0, [r4, #41]	; 0x29
   87158:	mov	r0, #1
   8715c:	cmp	r8, #45	; 0x2d
   87160:	add	r3, r4, #8
   87164:	strb	r0, [r4, #40]	; 0x28
   87168:	mov	r0, #0
   8716c:	strb	r0, [r4, #42]	; 0x2a
   87170:	ldr	r0, [sp, #88]	; 0x58
   87174:	ldr	r1, [fp, #-112]	; 0xffffff90
   87178:	ldr	r2, [fp, #-100]	; 0xffffff9c
   8717c:	rsbeq	r0, r0, #0
   87180:	stm	r3, {r0, r1, r2}
   87184:	ldrb	r0, [r4, #43]	; 0x2b
   87188:	cmp	r0, #0
   8718c:	beq	86788 <fputs@plt+0x753d4>
   87190:	mov	r0, r4
   87194:	bl	871b8 <fputs@plt+0x75e04>
   87198:	b	86788 <fputs@plt+0x753d4>
   8719c:	nop	{0}
   871a0:	andeq	r0, r0, r0
   871a4:	orrsmi	r9, r4, r0, ror r9
   871a8:	andeq	r0, r0, r0
   871ac:	addmi	r4, pc, r0
   871b0:	andeq	r0, r0, r0
   871b4:	rscmi	r4, sp, r0, lsl #24
   871b8:	push	{r4, r5, r6, r7, fp, lr}
   871bc:	add	fp, sp, #16
   871c0:	mov	r4, r0
   871c4:	ldrb	r0, [r0, #42]	; 0x2a
   871c8:	cmp	r0, #0
   871cc:	bne	8732c <fputs@plt+0x75f78>
   871d0:	ldrb	r1, [r4, #40]	; 0x28
   871d4:	mov	ip, #1
   871d8:	cmp	r1, #0
   871dc:	beq	871f0 <fputs@plt+0x75e3c>
   871e0:	add	r3, r4, #8
   871e4:	ldm	r3, {r1, r2, r3}
   871e8:	add	r3, r3, #2
   871ec:	b	871fc <fputs@plt+0x75e48>
   871f0:	mov	r1, #2000	; 0x7d0
   871f4:	mov	r3, #3
   871f8:	mov	r2, #1
   871fc:	movw	lr, #34079	; 0x851f
   87200:	cmp	r2, #3
   87204:	vldr	d16, [pc, #292]	; 87330 <fputs@plt+0x75f7c>
   87208:	vldr	d18, [pc, #296]	; 87338 <fputs@plt+0x75f84>
   8720c:	sublt	r1, r1, #1
   87210:	movt	lr, #20971	; 0x51eb
   87214:	cmp	r2, #3
   87218:	smmul	r6, r1, lr
   8721c:	addlt	r2, r2, #12
   87220:	asr	r0, r6, #7
   87224:	add	r0, r0, r6, lsr #31
   87228:	movw	r6, #31457	; 0x7ae1
   8722c:	movt	r6, #44564	; 0xae14
   87230:	smmul	r6, r1, r6
   87234:	asr	r7, r6, #5
   87238:	add	r5, r7, r6, lsr #31
   8723c:	add	r3, r3, r5
   87240:	add	r0, r3, r0
   87244:	movw	r3, #43857	; 0xab51
   87248:	movt	r3, #4
   8724c:	mla	r2, r2, r3, r3
   87250:	movw	r3, #35757	; 0x8bad
   87254:	movt	r3, #26843	; 0x68db
   87258:	smmul	r2, r2, r3
   8725c:	asr	r3, r2, #12
   87260:	add	r2, r3, r2, lsr #31
   87264:	movw	r3, #36525	; 0x8ead
   87268:	add	r0, r0, r2
   8726c:	movw	r2, #23292	; 0x5afc
   87270:	movt	r2, #2628	; 0xa44
   87274:	mla	r1, r1, r3, r2
   87278:	smmul	r1, r1, lr
   8727c:	asr	r2, r1, #5
   87280:	add	r1, r2, r1, lsr #31
   87284:	add	r0, r0, r1
   87288:	vmov	s0, r0
   8728c:	vcvt.f64.s32	d17, s0
   87290:	strb	ip, [r4, #42]	; 0x2a
   87294:	vadd.f64	d16, d17, d16
   87298:	vmul.f64	d16, d16, d18
   8729c:	vmov	r0, r1, d16
   872a0:	bl	8917c <fputs@plt+0x77dc8>
   872a4:	mov	r6, r0
   872a8:	mov	r7, r1
   872ac:	strd	r6, [r4]
   872b0:	ldrb	r0, [r4, #41]	; 0x29
   872b4:	cmp	r0, #0
   872b8:	beq	8732c <fputs@plt+0x75f78>
   872bc:	vldr	d16, [pc, #124]	; 87340 <fputs@plt+0x75f8c>
   872c0:	vldr	d17, [r4, #32]
   872c4:	vmul.f64	d16, d17, d16
   872c8:	vmov	r0, r1, d16
   872cc:	bl	8917c <fputs@plt+0x77dc8>
   872d0:	adds	r2, r0, r6
   872d4:	ldr	r0, [r4, #20]
   872d8:	ldr	r3, [r4, #24]
   872dc:	adc	r1, r1, r7
   872e0:	movw	r7, #28125	; 0x6ddd
   872e4:	mul	r7, r0, r7
   872e8:	movw	r0, #60000	; 0xea60
   872ec:	mul	r3, r3, r0
   872f0:	add	r3, r3, r7, lsl #7
   872f4:	adds	r2, r2, r3
   872f8:	adc	r3, r1, r3, asr #31
   872fc:	strd	r2, [r4]
   87300:	ldrb	r1, [r4, #43]	; 0x2b
   87304:	cmp	r1, #0
   87308:	popeq	{r4, r5, r6, r7, fp, pc}
   8730c:	mov	r1, #0
   87310:	strh	r1, [r4, #40]	; 0x28
   87314:	strb	r1, [r4, #43]	; 0x2b
   87318:	ldr	r1, [r4, #28]
   8731c:	mul	r0, r1, r0
   87320:	subs	r2, r2, r0
   87324:	sbc	r3, r3, r0, asr #31
   87328:	strd	r2, [r4]
   8732c:	pop	{r4, r5, r6, r7, fp, pc}
   87330:	andeq	r0, r0, r0
   87334:	addsgt	sp, r7, r0, lsl #4
   87338:	andeq	r0, r0, r0
   8733c:	orrsmi	r9, r4, r0, ror r9
   87340:	andeq	r0, r0, r0
   87344:	addmi	r4, pc, r0
   87348:	push	{r4, r5, fp, lr}
   8734c:	add	fp, sp, #8
   87350:	ldr	r5, [r0, #12]
   87354:	mov	r4, r1
   87358:	ldr	r2, [r5, #136]!	; 0x88
   8735c:	ldr	r3, [r5, #4]
   87360:	orrs	r1, r2, r3
   87364:	beq	87388 <fputs@plt+0x75fd4>
   87368:	subs	r0, r2, #1
   8736c:	strd	r2, [r4]
   87370:	sbcs	r0, r3, #0
   87374:	movge	r0, #1
   87378:	strbge	r0, [r4, #42]	; 0x2a
   8737c:	movge	r0, #0
   87380:	popge	{r4, r5, fp, pc}
   87384:	b	873b8 <fputs@plt+0x76004>
   87388:	ldr	r0, [r0]
   8738c:	mov	r1, r5
   87390:	ldr	r0, [r0, #32]
   87394:	ldr	r0, [r0]
   87398:	bl	31eb8 <fputs@plt+0x20b04>
   8739c:	cmp	r0, #0
   873a0:	beq	873c0 <fputs@plt+0x7600c>
   873a4:	mov	r0, #0
   873a8:	str	r0, [r5]
   873ac:	str	r0, [r5, #4]
   873b0:	str	r0, [r4]
   873b4:	str	r0, [r4, #4]
   873b8:	mov	r0, #1
   873bc:	pop	{r4, r5, fp, pc}
   873c0:	ldrd	r2, [r5]
   873c4:	b	87368 <fputs@plt+0x75fb4>
   873c8:	push	{r4, r5, r6, r7, fp, lr}
   873cc:	add	fp, sp, #16
   873d0:	sub	sp, sp, #24
   873d4:	mov	r4, r1
   873d8:	movw	r1, #14014	; 0x36be
   873dc:	add	r2, sp, #12
   873e0:	add	r3, sp, #8
   873e4:	mov	r6, r0
   873e8:	movt	r1, #9
   873ec:	bl	875b0 <fputs@plt+0x761fc>
   873f0:	mov	r7, #1
   873f4:	cmp	r0, #2
   873f8:	bne	87598 <fputs@plt+0x761e4>
   873fc:	mov	r5, r6
   87400:	ldrb	r0, [r5, #5]!
   87404:	cmp	r0, #58	; 0x3a
   87408:	bne	87494 <fputs@plt+0x760e0>
   8740c:	movw	r1, #13837	; 0x360d
   87410:	add	r0, r6, #6
   87414:	add	r2, sp, #4
   87418:	movt	r1, #9
   8741c:	bl	875b0 <fputs@plt+0x761fc>
   87420:	cmp	r0, #1
   87424:	bne	87598 <fputs@plt+0x761e4>
   87428:	mov	r5, r6
   8742c:	vmov.i32	d16, #0	; 0x00000000
   87430:	ldrb	r0, [r5, #8]!
   87434:	cmp	r0, #46	; 0x2e
   87438:	bne	874a0 <fputs@plt+0x760ec>
   8743c:	ldrb	r0, [r6, #9]
   87440:	sub	r1, r0, #48	; 0x30
   87444:	cmp	r1, #9
   87448:	bhi	874a0 <fputs@plt+0x760ec>
   8744c:	vldr	d18, [pc, #340]	; 875a8 <fputs@plt+0x761f4>
   87450:	vmov.i32	d17, #0	; 0x00000000
   87454:	vmov.f64	d16, #112	; 0x3f800000  1.0
   87458:	add	r1, r6, #10
   8745c:	vmov.f64	d19, #36	; 0x41200000  10.0
   87460:	uxtb	r0, r0
   87464:	vmul.f64	d16, d16, d19
   87468:	vmov	s0, r0
   8746c:	vcvt.f64.u32	d20, s0
   87470:	ldrb	r0, [r1], #1
   87474:	vmla.f64	d20, d17, d19
   87478:	sub	r2, r0, #48	; 0x30
   8747c:	vadd.f64	d17, d20, d18
   87480:	cmp	r2, #10
   87484:	bcc	87460 <fputs@plt+0x760ac>
   87488:	sub	r5, r1, #1
   8748c:	vdiv.f64	d16, d17, d16
   87490:	b	874a0 <fputs@plt+0x760ec>
   87494:	mov	r0, #0
   87498:	vmov.i32	d16, #0	; 0x00000000
   8749c:	str	r0, [sp, #4]
   874a0:	mov	r0, #1
   874a4:	movw	r6, #49548	; 0xc18c
   874a8:	strh	r0, [r4, #41]	; 0x29
   874ac:	movt	r6, #8
   874b0:	ldr	r0, [sp, #12]
   874b4:	ldr	r1, [sp, #8]
   874b8:	str	r0, [r4, #20]
   874bc:	str	r1, [r4, #24]
   874c0:	vldr	s0, [sp, #4]
   874c4:	vcvt.f64.s32	d17, s0
   874c8:	vadd.f64	d16, d16, d17
   874cc:	vstr	d16, [r4, #32]
   874d0:	ldrb	r0, [r5], #1
   874d4:	ldrb	r0, [r6, r0]
   874d8:	tst	r0, #1
   874dc:	bne	874d0 <fputs@plt+0x7611c>
   874e0:	mov	r0, #0
   874e4:	str	r0, [r4, #28]
   874e8:	ldrb	r1, [r5, #-1]
   874ec:	cmp	r1, #45	; 0x2d
   874f0:	beq	87504 <fputs@plt+0x76150>
   874f4:	cmp	r1, #43	; 0x2b
   874f8:	bne	87550 <fputs@plt+0x7619c>
   874fc:	mov	r7, #1
   87500:	b	87508 <fputs@plt+0x76154>
   87504:	mvn	r7, #0
   87508:	movw	r1, #14022	; 0x36c6
   8750c:	add	r2, sp, #20
   87510:	add	r3, sp, #16
   87514:	mov	r0, r5
   87518:	movt	r1, #9
   8751c:	bl	875b0 <fputs@plt+0x761fc>
   87520:	cmp	r0, #2
   87524:	bne	87548 <fputs@plt+0x76194>
   87528:	ldr	r0, [sp, #20]
   8752c:	ldr	r1, [sp, #16]
   87530:	add	r5, r5, #5
   87534:	rsb	r0, r0, r0, lsl #4
   87538:	add	r0, r1, r0, lsl #2
   8753c:	mul	r0, r0, r7
   87540:	str	r0, [r4, #28]
   87544:	b	87560 <fputs@plt+0x761ac>
   87548:	mov	r7, #1
   8754c:	b	87598 <fputs@plt+0x761e4>
   87550:	orr	r2, r1, #32
   87554:	mov	r0, #0
   87558:	cmp	r2, #122	; 0x7a
   8755c:	bne	8757c <fputs@plt+0x761c8>
   87560:	ldrb	r1, [r5], #1
   87564:	ldrb	r1, [r6, r1]
   87568:	tst	r1, #1
   8756c:	bne	87560 <fputs@plt+0x761ac>
   87570:	mov	r1, #1
   87574:	strb	r1, [r4, #44]	; 0x2c
   87578:	ldrb	r1, [r5, #-1]
   8757c:	mov	r7, #1
   87580:	cmp	r1, #0
   87584:	bne	87598 <fputs@plt+0x761e4>
   87588:	cmp	r0, #0
   8758c:	mov	r7, #0
   87590:	movwne	r0, #1
   87594:	strb	r0, [r4, #43]	; 0x2b
   87598:	mov	r0, r7
   8759c:	sub	sp, fp, #16
   875a0:	pop	{r4, r5, r6, r7, fp, pc}
   875a4:	nop	{0}
   875a8:	andeq	r0, r0, r0
   875ac:	subgt	r0, r8, r0
   875b0:	sub	sp, sp, #8
   875b4:	push	{r4, r5, r6, r7, fp, lr}
   875b8:	add	fp, sp, #16
   875bc:	sub	sp, sp, #4
   875c0:	movw	lr, #62292	; 0xf354
   875c4:	mov	ip, r0
   875c8:	add	r0, fp, #8
   875cc:	str	r3, [fp, #12]
   875d0:	str	r2, [fp, #8]
   875d4:	str	r0, [sp]
   875d8:	mov	r0, #0
   875dc:	movt	lr, #8
   875e0:	ldrb	r2, [r1]
   875e4:	ldrb	r5, [r1, #1]
   875e8:	ldrb	r4, [r1, #2]
   875ec:	ldrb	r3, [r1, #3]
   875f0:	cmp	r2, #48	; 0x30
   875f4:	bne	87600 <fputs@plt+0x7624c>
   875f8:	mov	r2, #0
   875fc:	b	87634 <fputs@plt+0x76280>
   87600:	sub	r6, r2, #49	; 0x31
   87604:	mov	r2, #0
   87608:	ldrb	r7, [ip]
   8760c:	sub	r7, r7, #48	; 0x30
   87610:	cmp	r7, #9
   87614:	bhi	8768c <fputs@plt+0x762d8>
   87618:	add	r2, r2, r2, lsl #2
   8761c:	add	ip, ip, #1
   87620:	tst	r6, #255	; 0xff
   87624:	add	r2, r7, r2, lsl #1
   87628:	sub	r7, r6, #1
   8762c:	mov	r6, r7
   87630:	bne	87608 <fputs@plt+0x76254>
   87634:	sub	r5, r5, #48	; 0x30
   87638:	uxtb	r5, r5
   8763c:	cmp	r2, r5
   87640:	blt	8768c <fputs@plt+0x762d8>
   87644:	add	r4, lr, r4, lsl #1
   87648:	ldrh	r4, [r4, #-194]	; 0xffffff3e
   8764c:	cmp	r2, r4
   87650:	bgt	8768c <fputs@plt+0x762d8>
   87654:	cmp	r3, #0
   87658:	ldrbne	r4, [ip]
   8765c:	cmpne	r3, r4
   87660:	bne	8768c <fputs@plt+0x762d8>
   87664:	ldr	r4, [sp]
   87668:	add	r1, r1, #4
   8766c:	add	r0, r0, #1
   87670:	add	ip, ip, #1
   87674:	cmp	r3, #0
   87678:	add	r5, r4, #4
   8767c:	str	r5, [sp]
   87680:	ldr	r4, [r4]
   87684:	str	r2, [r4]
   87688:	bne	875e0 <fputs@plt+0x7622c>
   8768c:	sub	sp, fp, #16
   87690:	pop	{r4, r5, r6, r7, fp, lr}
   87694:	add	sp, sp, #8
   87698:	bx	lr
   8769c:	nop	{0}
   876a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   876a4:	add	fp, sp, #28
   876a8:	sub	sp, sp, #108	; 0x6c
   876ac:	mov	r8, r2
   876b0:	ldm	r0!, {r2, r3, r4, r5, r6, r7}
   876b4:	add	sl, sp, #56	; 0x38
   876b8:	mov	r9, r1
   876bc:	mov	r1, sl
   876c0:	stmia	r1!, {r2, r3, r4, r5, r6, r7}
   876c4:	ldm	r0, {r2, r3, r4, r5, r6, r7}
   876c8:	mov	r0, sl
   876cc:	stm	r1, {r2, r3, r4, r5, r6, r7}
   876d0:	bl	87840 <fputs@plt+0x7648c>
   876d4:	mov	r0, sl
   876d8:	bl	879a8 <fputs@plt+0x765f4>
   876dc:	ldr	r0, [sp, #64]	; 0x40
   876e0:	movw	r1, #1971	; 0x7b3
   876e4:	sub	r0, r0, r1
   876e8:	cmp	r0, #67	; 0x43
   876ec:	bcc	87714 <fputs@plt+0x76360>
   876f0:	add	r1, pc, #312	; 0x138
   876f4:	add	r0, sl, #8
   876f8:	vld1.64	{d16-d17}, [r1]
   876fc:	vst1.64	{d16-d17}, [r0]
   87700:	mov	r0, #0
   87704:	str	r0, [sp, #92]	; 0x5c
   87708:	str	r0, [sp, #88]	; 0x58
   8770c:	str	r0, [sp, #80]	; 0x50
   87710:	b	8772c <fputs@plt+0x76378>
   87714:	vldr	d16, [sp, #88]	; 0x58
   87718:	vmov.f64	d17, #96	; 0x3f000000  0.5
   8771c:	vadd.f64	d16, d16, d17
   87720:	vcvt.s32.f64	s0, d16
   87724:	vcvt.f64.s32	d16, s0
   87728:	vstr	d16, [sp, #88]	; 0x58
   8772c:	mov	r6, #0
   87730:	add	r0, sp, #56	; 0x38
   87734:	strb	r6, [sp, #98]	; 0x62
   87738:	str	r6, [sp, #84]	; 0x54
   8773c:	bl	871b8 <fputs@plt+0x75e04>
   87740:	ldr	r7, [sp, #56]	; 0x38
   87744:	ldr	r4, [sp, #60]	; 0x3c
   87748:	mov	r2, #1000	; 0x3e8
   8774c:	mov	r3, #0
   87750:	mov	r0, r7
   87754:	mov	r1, r4
   87758:	bl	8905c <fputs@plt+0x77ca8>
   8775c:	movw	r1, #38592	; 0x96c0
   87760:	movt	r1, #59228	; 0xe75c
   87764:	add	r0, r0, r1
   87768:	str	r0, [sp, #4]
   8776c:	add	r0, sp, #4
   87770:	bl	110d8 <localtime@plt>
   87774:	cmp	r0, #0
   87778:	beq	877f0 <fputs@plt+0x7643c>
   8777c:	movw	r1, #16696	; 0x4138
   87780:	movt	r1, #10
   87784:	ldr	r1, [r1, #268]	; 0x10c
   87788:	cmp	r1, #0
   8778c:	bne	877f0 <fputs@plt+0x7643c>
   87790:	vldr	s0, [r0]
   87794:	ldmib	r0, {r1, r2, r3, r6}
   87798:	ldr	r0, [r0, #20]
   8779c:	add	r6, r6, #1
   877a0:	vcvt.f64.s32	d16, s0
   877a4:	str	r6, [sp, #20]
   877a8:	movw	r6, #1900	; 0x76c
   877ac:	add	r0, r0, r6
   877b0:	str	r0, [sp, #16]
   877b4:	movw	r0, #257	; 0x101
   877b8:	str	r3, [sp, #24]
   877bc:	str	r2, [sp, #28]
   877c0:	str	r1, [sp, #32]
   877c4:	vstr	d16, [sp, #40]	; 0x28
   877c8:	str	r0, [sp, #48]	; 0x30
   877cc:	add	r0, sp, #8
   877d0:	bl	871b8 <fputs@plt+0x75e04>
   877d4:	mov	r0, #0
   877d8:	str	r0, [r8]
   877dc:	ldr	r0, [sp, #8]
   877e0:	ldr	r1, [sp, #12]
   877e4:	subs	r6, r0, r7
   877e8:	sbc	r1, r1, r4
   877ec:	b	87824 <fputs@plt+0x76470>
   877f0:	mov	r4, #1
   877f4:	mvn	r1, #0
   877f8:	mvn	r2, #0
   877fc:	mov	r3, #1
   87800:	strb	r4, [r9, #25]
   87804:	str	r4, [r9, #20]
   87808:	ldr	r0, [r9]
   8780c:	str	r1, [sp]
   87810:	movw	r1, #14103	; 0x3717
   87814:	movt	r1, #9
   87818:	bl	1a2f4 <fputs@plt+0x8f40>
   8781c:	str	r4, [r8]
   87820:	mov	r1, #0
   87824:	mov	r0, r6
   87828:	sub	sp, fp, #28
   8782c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87830:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   87834:	andeq	r0, r0, r1
   87838:	andeq	r0, r0, r1
   8783c:	andeq	r0, r0, r0
   87840:	push	{r4, r5, fp, lr}
   87844:	add	fp, sp, #8
   87848:	mov	r4, r0
   8784c:	ldrb	r0, [r0, #40]	; 0x28
   87850:	cmp	r0, #0
   87854:	popne	{r4, r5, fp, pc}
   87858:	ldrb	r0, [r4, #42]	; 0x2a
   8785c:	mov	r5, #1
   87860:	cmp	r0, #0
   87864:	beq	87960 <fputs@plt+0x765ac>
   87868:	ldrd	r0, [r4]
   8786c:	movw	r2, #11776	; 0x2e00
   87870:	mov	r3, #0
   87874:	movt	r2, #659	; 0x293
   87878:	adds	r0, r0, r2
   8787c:	movw	r2, #23552	; 0x5c00
   87880:	adc	r1, r1, #0
   87884:	movt	r2, #1318	; 0x526
   87888:	bl	8905c <fputs@plt+0x77ca8>
   8788c:	vldr	d16, [pc, #236]	; 87980 <fputs@plt+0x765cc>
   87890:	vldr	d17, [pc, #240]	; 87988 <fputs@plt+0x765d4>
   87894:	vmov	s0, r0
   87898:	movw	r3, #36525	; 0x8ead
   8789c:	vcvt.f64.s32	d18, s0
   878a0:	vadd.f64	d16, d18, d16
   878a4:	vdiv.f64	d16, d16, d17
   878a8:	vldr	d17, [pc, #232]	; 87998 <fputs@plt+0x765e4>
   878ac:	vcvt.s32.f64	s0, d16
   878b0:	vldr	d16, [pc, #216]	; 87990 <fputs@plt+0x765dc>
   878b4:	vmov	r1, s0
   878b8:	asr	r2, r1, #31
   878bc:	add	r0, r0, r1
   878c0:	add	r1, r1, r2, lsr #30
   878c4:	sub	r0, r0, r1, asr #2
   878c8:	movw	r1, #1525	; 0x5f5
   878cc:	add	r0, r0, r1
   878d0:	vmov	s0, r0
   878d4:	vcvt.f64.s32	d18, s0
   878d8:	vadd.f64	d16, d18, d16
   878dc:	vdiv.f64	d16, d16, d17
   878e0:	vcvt.s32.f64	s0, d16
   878e4:	vldr	d16, [pc, #180]	; 879a0 <fputs@plt+0x765ec>
   878e8:	vmov	r1, s0
   878ec:	mov	r2, r1
   878f0:	bfc	r2, #15, #17
   878f4:	mul	r2, r2, r3
   878f8:	movw	r3, #34079	; 0x851f
   878fc:	movt	r3, #20971	; 0x51eb
   87900:	umull	r2, r3, r2, r3
   87904:	sub	r2, r0, r3, lsr #5
   87908:	mvn	r3, #12
   8790c:	vmov	s0, r2
   87910:	vcvt.f64.s32	d17, s0
   87914:	vdiv.f64	d17, d17, d16
   87918:	vcvt.s32.f64	s0, d17
   8791c:	vmov	r0, s0
   87920:	vcvt.f64.s32	d17, s0
   87924:	cmp	r0, #14
   87928:	vmul.f64	d16, d17, d16
   8792c:	mvnlt	r3, #0
   87930:	vcvt.s32.f64	s0, d16
   87934:	add	r0, r3, r0
   87938:	movw	r3, #60820	; 0xed94
   8793c:	movt	r3, #65535	; 0xffff
   87940:	cmp	r0, #2
   87944:	add	r3, r3, #1
   87948:	movwgt	r3, #60820	; 0xed94
   8794c:	movtgt	r3, #65535	; 0xffff
   87950:	add	r1, r3, r1
   87954:	vmov	r3, s0
   87958:	sub	r2, r2, r3
   8795c:	b	8796c <fputs@plt+0x765b8>
   87960:	mov	r1, #2000	; 0x7d0
   87964:	mov	r2, #1
   87968:	mov	r0, #1
   8796c:	str	r1, [r4, #8]
   87970:	str	r0, [r4, #12]
   87974:	str	r2, [r4, #16]
   87978:	strb	r5, [r4, #40]	; 0x28
   8797c:	pop	{r4, r5, fp, pc}
   87980:	andmi	r0, r0, r0
   87984:	teqgt	ip, r0	; <illegal shifter operand>
   87988:	andeq	r0, r0, r0
   8798c:	rscmi	sp, r1, r8, lsl #11
   87990:	strbtvs	r6, [r6], -r6, ror #12
   87994:	subsgt	r8, lr, r6, ror #12
   87998:	andeq	r0, r0, r0
   8799c:	rsbsmi	sp, r6, r0, lsl #8
   879a0:	ldrbcs	r5, [r2, -r1, ror #8]
   879a4:	eorsmi	r9, lr, r0, lsr #19
   879a8:	push	{r4, sl, fp, lr}
   879ac:	add	fp, sp, #8
   879b0:	mov	r4, r0
   879b4:	ldrb	r0, [r0, #41]	; 0x29
   879b8:	cmp	r0, #0
   879bc:	popne	{r4, sl, fp, pc}
   879c0:	mov	r0, r4
   879c4:	bl	871b8 <fputs@plt+0x75e04>
   879c8:	ldrd	r0, [r4]
   879cc:	movw	r2, #11776	; 0x2e00
   879d0:	mov	r3, #0
   879d4:	movt	r2, #659	; 0x293
   879d8:	adds	r0, r0, r2
   879dc:	movw	r2, #23552	; 0x5c00
   879e0:	adc	r1, r1, #0
   879e4:	movt	r2, #1318	; 0x526
   879e8:	bl	8905c <fputs@plt+0x77ca8>
   879ec:	vldr	d16, [pc, #124]	; 87a70 <fputs@plt+0x766bc>
   879f0:	vmov	s0, r2
   879f4:	movw	r1, #46021	; 0xb3c5
   879f8:	vcvt.f64.s32	d17, s0
   879fc:	movt	r1, #37282	; 0x91a2
   87a00:	vdiv.f64	d16, d17, d16
   87a04:	vcvt.s32.f64	s0, d16
   87a08:	vmov	r0, s0
   87a0c:	vcvt.f64.s32	d17, s0
   87a10:	smmla	r1, r0, r1, r0
   87a14:	vsub.f64	d16, d16, d17
   87a18:	asr	r2, r1, #11
   87a1c:	add	r1, r2, r1, lsr #31
   87a20:	movw	r2, #61936	; 0xf1f0
   87a24:	movt	r2, #65535	; 0xffff
   87a28:	mla	r0, r1, r2, r0
   87a2c:	movw	r2, #34953	; 0x8889
   87a30:	movt	r2, #34952	; 0x8888
   87a34:	smmla	r2, r0, r2, r0
   87a38:	asr	r3, r2, #5
   87a3c:	add	r2, r3, r2, lsr #31
   87a40:	sub	r3, r2, r2, lsl #4
   87a44:	add	r0, r0, r3, lsl #2
   87a48:	vmov	s0, r0
   87a4c:	mov	r0, #1
   87a50:	vcvt.f64.s32	d17, s0
   87a54:	strb	r0, [r4, #41]	; 0x29
   87a58:	str	r1, [r4, #20]
   87a5c:	str	r2, [r4, #24]
   87a60:	vadd.f64	d16, d16, d17
   87a64:	vstr	d16, [r4, #32]
   87a68:	pop	{r4, sl, fp, pc}
   87a6c:	nop	{0}
   87a70:	andeq	r0, r0, r0
   87a74:	addmi	r4, pc, r0
   87a78:	push	{r4, r5, r6, sl, fp, lr}
   87a7c:	add	fp, sp, #16
   87a80:	mov	r5, r1
   87a84:	movw	r1, #35104	; 0x8920
   87a88:	mov	r4, #0
   87a8c:	movt	r1, #10
   87a90:	ldr	r6, [r1, r0, lsl #2]
   87a94:	b	87ab0 <fputs@plt+0x766fc>
   87a98:	ldr	r0, [r6, #20]
   87a9c:	mov	r1, r5
   87aa0:	bl	15fac <fputs@plt+0x4bf8>
   87aa4:	cmp	r0, #0
   87aa8:	beq	87abc <fputs@plt+0x76708>
   87aac:	ldr	r6, [r6, #24]
   87ab0:	cmp	r6, #0
   87ab4:	bne	87a98 <fputs@plt+0x766e4>
   87ab8:	b	87ac0 <fputs@plt+0x7670c>
   87abc:	mov	r4, r6
   87ac0:	mov	r0, r4
   87ac4:	pop	{r4, r5, r6, sl, fp, pc}
   87ac8:	push	{r4, r5, fp, lr}
   87acc:	add	fp, sp, #8
   87ad0:	add	r0, r0, #7
   87ad4:	bic	r4, r0, #7
   87ad8:	add	r0, r4, #8
   87adc:	bl	112b8 <malloc@plt>
   87ae0:	cmp	r0, #0
   87ae4:	asrne	r5, r4, #31
   87ae8:	strdne	r4, [r0]
   87aec:	addne	r0, r0, #8
   87af0:	popne	{r4, r5, fp, pc}
   87af4:	movw	r1, #14188	; 0x376c
   87af8:	mov	r0, #7
   87afc:	mov	r2, r4
   87b00:	movt	r1, #9
   87b04:	bl	15d70 <fputs@plt+0x49bc>
   87b08:	mov	r0, #0
   87b0c:	pop	{r4, r5, fp, pc}
   87b10:	sub	r0, r0, #8
   87b14:	b	111b0 <free@plt>
   87b18:	push	{r4, r6, r7, sl, fp, lr}
   87b1c:	add	fp, sp, #16
   87b20:	sub	r4, r0, #8
   87b24:	mov	r6, r1
   87b28:	add	r1, r1, #8
   87b2c:	mov	r0, r4
   87b30:	bl	11360 <realloc@plt>
   87b34:	cmp	r0, #0
   87b38:	asrne	r7, r6, #31
   87b3c:	strdne	r6, [r0]
   87b40:	addne	r0, r0, #8
   87b44:	popne	{r4, r6, r7, sl, fp, pc}
   87b48:	ldr	r2, [r4]
   87b4c:	movw	r1, #14226	; 0x3792
   87b50:	mov	r0, #7
   87b54:	mov	r3, r6
   87b58:	movt	r1, #9
   87b5c:	bl	15d70 <fputs@plt+0x49bc>
   87b60:	mov	r0, #0
   87b64:	pop	{r4, r6, r7, sl, fp, pc}
   87b68:	ldr	r0, [r0, #-8]
   87b6c:	bx	lr
   87b70:	add	r0, r0, #7
   87b74:	bic	r0, r0, #7
   87b78:	bx	lr
   87b7c:	mov	r0, #0
   87b80:	bx	lr
   87b84:	bx	lr
   87b88:	push	{r4, r5, fp, lr}
   87b8c:	add	fp, sp, #8
   87b90:	movw	r4, #35208	; 0x8988
   87b94:	mov	r1, #0
   87b98:	mov	r2, #100	; 0x64
   87b9c:	mov	r5, #0
   87ba0:	movt	r4, #10
   87ba4:	mov	r0, r4
   87ba8:	bl	11174 <memset@plt>
   87bac:	movw	r1, #16696	; 0x4138
   87bb0:	mov	r0, #10
   87bb4:	movt	r1, #10
   87bb8:	str	r0, [r4, #12]
   87bbc:	mov	r0, #1
   87bc0:	ldr	r2, [r1, #204]	; 0xcc
   87bc4:	ldr	r1, [r1, #212]	; 0xd4
   87bc8:	str	r0, [r4, #52]	; 0x34
   87bcc:	mov	r0, #0
   87bd0:	cmp	r1, #0
   87bd4:	clz	r3, r2
   87bd8:	movne	r1, r1
   87bdc:	cmp	r2, #0
   87be0:	lsr	r3, r3, #5
   87be4:	movne	r1, r5
   87be8:	str	r3, [r4, #56]	; 0x38
   87bec:	str	r1, [r4, #60]	; 0x3c
   87bf0:	pop	{r4, r5, fp, pc}
   87bf4:	movw	r0, #35208	; 0x8988
   87bf8:	mov	r1, #0
   87bfc:	mov	r2, #100	; 0x64
   87c00:	movt	r0, #10
   87c04:	b	11174 <memset@plt>
   87c08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   87c0c:	add	fp, sp, #24
   87c10:	movw	r7, #35208	; 0x8988
   87c14:	mov	r9, r0
   87c18:	mov	r8, r1
   87c1c:	mov	r1, #52	; 0x34
   87c20:	mov	r5, r2
   87c24:	movt	r7, #10
   87c28:	ldr	r0, [r7, #56]	; 0x38
   87c2c:	mul	r0, r0, r1
   87c30:	add	r6, r0, #60	; 0x3c
   87c34:	asr	r1, r6, #31
   87c38:	mov	r0, r6
   87c3c:	bl	142d0 <fputs@plt+0x2f1c>
   87c40:	cmp	r0, #0
   87c44:	beq	87cfc <fputs@plt+0x76948>
   87c48:	mov	r1, #0
   87c4c:	mov	r2, r6
   87c50:	mov	r4, r0
   87c54:	bl	11174 <memset@plt>
   87c58:	ldr	r0, [r7, #56]	; 0x38
   87c5c:	cmp	r0, #0
   87c60:	movne	r0, #10
   87c64:	addne	r7, r4, #60	; 0x3c
   87c68:	strne	r0, [r4, #72]	; 0x48
   87c6c:	ldrb	r0, [r7, #34]	; 0x22
   87c70:	cmp	r0, #0
   87c74:	bne	87c8c <fputs@plt+0x768d8>
   87c78:	mov	r1, #1
   87c7c:	add	r0, r7, #20
   87c80:	strb	r1, [r7, #34]	; 0x22
   87c84:	str	r0, [r7, #44]	; 0x2c
   87c88:	str	r0, [r7, #48]	; 0x30
   87c8c:	add	r1, r9, r8
   87c90:	cmp	r5, #0
   87c94:	mov	r0, r5
   87c98:	stm	r4, {r7, r9}
   87c9c:	str	r8, [r4, #8]
   87ca0:	add	r1, r1, #32
   87ca4:	movwne	r0, #1
   87ca8:	str	r1, [r4, #12]
   87cac:	str	r0, [r4, #16]
   87cb0:	mov	r0, r4
   87cb4:	bl	87f88 <fputs@plt+0x76bd4>
   87cb8:	cmp	r5, #0
   87cbc:	beq	87ce8 <fputs@plt+0x76934>
   87cc0:	mov	r0, #10
   87cc4:	mvn	r3, #9
   87cc8:	str	r0, [r4, #20]
   87ccc:	ldmib	r7, {r0, r1}
   87cd0:	add	r2, r1, #10
   87cd4:	sub	r1, r3, r1
   87cd8:	add	r0, r1, r0
   87cdc:	str	r2, [r7, #8]
   87ce0:	add	r0, r0, #10
   87ce4:	str	r0, [r7, #12]
   87ce8:	ldr	r0, [r4, #44]	; 0x2c
   87cec:	cmp	r0, #0
   87cf0:	bne	87d00 <fputs@plt+0x7694c>
   87cf4:	mov	r0, r4
   87cf8:	bl	87ef0 <fputs@plt+0x76b3c>
   87cfc:	mov	r4, #0
   87d00:	mov	r0, r4
   87d04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   87d08:	ldr	r2, [r0, #16]
   87d0c:	cmp	r2, #0
   87d10:	bxeq	lr
   87d14:	push	{fp, lr}
   87d18:	mov	fp, sp
   87d1c:	ldr	r3, [r0, #24]
   87d20:	ldr	r2, [r0]
   87d24:	sub	ip, r1, r3
   87d28:	ldmib	r2, {r3, lr}
   87d2c:	add	r3, r3, ip
   87d30:	str	r3, [r2, #4]
   87d34:	add	r3, r3, #10
   87d38:	sub	r3, r3, lr
   87d3c:	str	r3, [r2, #12]
   87d40:	movw	r3, #52429	; 0xcccd
   87d44:	add	r2, r1, r1, lsl #3
   87d48:	str	r1, [r0, #24]
   87d4c:	movt	r3, #52428	; 0xcccc
   87d50:	umull	r2, r3, r2, r3
   87d54:	lsr	r2, r3, #3
   87d58:	str	r2, [r0, #28]
   87d5c:	pop	{fp, lr}
   87d60:	b	88088 <fputs@plt+0x76cd4>
   87d64:	ldr	r0, [r0, #40]	; 0x28
   87d68:	bx	lr
   87d6c:	push	{fp, lr}
   87d70:	mov	fp, sp
   87d74:	mov	ip, r0
   87d78:	ldr	r0, [r0, #44]	; 0x2c
   87d7c:	ldr	lr, [ip, #48]	; 0x30
   87d80:	udiv	r3, r1, r0
   87d84:	mls	r0, r3, r0, r1
   87d88:	ldr	r0, [lr, r0, lsl #2]
   87d8c:	b	87da0 <fputs@plt+0x769ec>
   87d90:	ldr	r3, [r0, #8]
   87d94:	cmp	r3, r1
   87d98:	beq	87dc0 <fputs@plt+0x76a0c>
   87d9c:	ldr	r0, [r0, #16]
   87da0:	cmp	r0, #0
   87da4:	bne	87d90 <fputs@plt+0x769dc>
   87da8:	cmp	r2, #0
   87dac:	moveq	r0, #0
   87db0:	popeq	{fp, pc}
   87db4:	mov	r0, ip
   87db8:	pop	{fp, lr}
   87dbc:	b	881dc <fputs@plt+0x76e28>
   87dc0:	ldrb	r1, [r0, #12]
   87dc4:	cmp	r1, #0
   87dc8:	popne	{fp, pc}
   87dcc:	add	r3, r0, #20
   87dd0:	ldm	r3, {r1, r2, r3}
   87dd4:	str	r2, [r3, #24]
   87dd8:	ldr	r2, [r0, #24]
   87ddc:	str	r3, [r2, #28]
   87de0:	mov	r2, #0
   87de4:	str	r2, [r0, #24]
   87de8:	str	r2, [r0, #28]
   87dec:	mov	r2, #1
   87df0:	strb	r2, [r0, #12]
   87df4:	ldr	r2, [r1, #36]	; 0x24
   87df8:	sub	r2, r2, #1
   87dfc:	str	r2, [r1, #36]	; 0x24
   87e00:	pop	{fp, pc}
   87e04:	cmp	r2, #0
   87e08:	bne	87e20 <fputs@plt+0x76a6c>
   87e0c:	ldr	r2, [r0]
   87e10:	ldr	ip, [r2, #4]
   87e14:	ldr	r3, [r2, #16]
   87e18:	cmp	r3, ip
   87e1c:	bls	87e2c <fputs@plt+0x76a78>
   87e20:	mov	r0, r1
   87e24:	mov	r1, #1
   87e28:	b	88134 <fputs@plt+0x76d80>
   87e2c:	add	r3, r2, #20
   87e30:	str	r3, [r1, #28]
   87e34:	ldr	r3, [r2, #44]	; 0x2c
   87e38:	str	r3, [r1, #24]
   87e3c:	str	r1, [r3, #28]
   87e40:	str	r1, [r2, #44]	; 0x2c
   87e44:	ldr	r2, [r0, #36]	; 0x24
   87e48:	add	r2, r2, #1
   87e4c:	str	r2, [r0, #36]	; 0x24
   87e50:	mov	r0, #0
   87e54:	strb	r0, [r1, #12]
   87e58:	bx	lr
   87e5c:	push	{r4, sl, fp, lr}
   87e60:	add	fp, sp, #8
   87e64:	ldr	ip, [r0, #44]	; 0x2c
   87e68:	ldr	lr, [r0, #48]	; 0x30
   87e6c:	udiv	r4, r2, ip
   87e70:	mls	r2, r4, ip, r2
   87e74:	add	r2, lr, r2, lsl #2
   87e78:	ldr	r4, [r2]
   87e7c:	mov	lr, r2
   87e80:	add	r2, r4, #16
   87e84:	cmp	r4, r1
   87e88:	bne	87e78 <fputs@plt+0x76ac4>
   87e8c:	ldr	r2, [r1, #16]
   87e90:	str	r2, [lr]
   87e94:	str	r3, [r1, #8]
   87e98:	udiv	r2, r3, ip
   87e9c:	ldr	r4, [r0, #48]	; 0x30
   87ea0:	mls	ip, r2, ip, r3
   87ea4:	ldr	r2, [r4, ip, lsl #2]
   87ea8:	str	r2, [r1, #16]
   87eac:	str	r1, [r4, ip, lsl #2]
   87eb0:	ldr	r1, [r0, #32]
   87eb4:	cmp	r1, r3
   87eb8:	strcc	r3, [r0, #32]
   87ebc:	pop	{r4, sl, fp, pc}
   87ec0:	push	{r4, r5, fp, lr}
   87ec4:	add	fp, sp, #8
   87ec8:	mov	r4, r0
   87ecc:	ldr	r0, [r0, #32]
   87ed0:	cmp	r0, r1
   87ed4:	popcc	{r4, r5, fp, pc}
   87ed8:	mov	r0, r4
   87edc:	mov	r5, r1
   87ee0:	bl	88628 <fputs@plt+0x77274>
   87ee4:	sub	r0, r5, #1
   87ee8:	str	r0, [r4, #32]
   87eec:	pop	{r4, r5, fp, pc}
   87ef0:	push	{r4, r5, fp, lr}
   87ef4:	add	fp, sp, #8
   87ef8:	ldr	r5, [r0]
   87efc:	mov	r1, #0
   87f00:	mov	r4, r0
   87f04:	bl	88628 <fputs@plt+0x77274>
   87f08:	ldr	r0, [r4, #24]
   87f0c:	ldmib	r5, {r1, r2}
   87f10:	sub	r0, r1, r0
   87f14:	str	r0, [r5, #4]
   87f18:	add	r0, r0, #10
   87f1c:	ldr	r1, [r4, #20]
   87f20:	sub	r1, r2, r1
   87f24:	sub	r0, r0, r1
   87f28:	str	r1, [r5, #8]
   87f2c:	str	r0, [r5, #12]
   87f30:	mov	r0, r4
   87f34:	bl	88088 <fputs@plt+0x76cd4>
   87f38:	ldr	r0, [r4, #56]	; 0x38
   87f3c:	bl	14400 <fputs@plt+0x304c>
   87f40:	ldr	r0, [r4, #48]	; 0x30
   87f44:	bl	14400 <fputs@plt+0x304c>
   87f48:	mov	r0, r4
   87f4c:	pop	{r4, r5, fp, lr}
   87f50:	b	14400 <fputs@plt+0x304c>
   87f54:	ldr	r1, [r0, #16]
   87f58:	cmp	r1, #0
   87f5c:	bxeq	lr
   87f60:	push	{r4, r5, fp, lr}
   87f64:	add	fp, sp, #8
   87f68:	ldr	r4, [r0]
   87f6c:	mov	r1, #0
   87f70:	ldr	r5, [r4, #4]
   87f74:	str	r1, [r4, #4]
   87f78:	bl	88088 <fputs@plt+0x76cd4>
   87f7c:	str	r5, [r4, #4]
   87f80:	pop	{r4, r5, fp, lr}
   87f84:	bx	lr
   87f88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   87f8c:	add	fp, sp, #24
   87f90:	mov	r8, r0
   87f94:	ldr	r0, [r0, #44]	; 0x2c
   87f98:	mov	r7, #256	; 0x100
   87f9c:	lsl	r1, r0, #1
   87fa0:	cmp	r1, #256	; 0x100
   87fa4:	lslhi	r7, r0, #1
   87fa8:	cmp	r0, #0
   87fac:	beq	87fc8 <fputs@plt+0x76c14>
   87fb0:	movw	r0, #35612	; 0x8b1c
   87fb4:	movt	r0, #10
   87fb8:	ldr	r0, [r0]
   87fbc:	cmp	r0, #0
   87fc0:	beq	87fc8 <fputs@plt+0x76c14>
   87fc4:	blx	r0
   87fc8:	lsl	r6, r7, #2
   87fcc:	mov	r1, #0
   87fd0:	mov	r0, r6
   87fd4:	bl	142d0 <fputs@plt+0x2f1c>
   87fd8:	mov	r5, r0
   87fdc:	cmp	r0, #0
   87fe0:	beq	87ff4 <fputs@plt+0x76c40>
   87fe4:	mov	r0, r5
   87fe8:	mov	r1, #0
   87fec:	mov	r2, r6
   87ff0:	bl	11174 <memset@plt>
   87ff4:	ldr	r0, [r8, #44]	; 0x2c
   87ff8:	cmp	r0, #0
   87ffc:	beq	88018 <fputs@plt+0x76c64>
   88000:	movw	r0, #35616	; 0x8b20
   88004:	movt	r0, #10
   88008:	ldr	r0, [r0]
   8800c:	cmp	r0, #0
   88010:	beq	88018 <fputs@plt+0x76c64>
   88014:	blx	r0
   88018:	cmp	r5, #0
   8801c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   88020:	ldr	r0, [r8, #44]	; 0x2c
   88024:	cmp	r0, #0
   88028:	beq	88074 <fputs@plt+0x76cc0>
   8802c:	mov	r1, #0
   88030:	ldr	r2, [r8, #48]	; 0x30
   88034:	ldr	r2, [r2, r1, lsl #2]
   88038:	cmp	r2, #0
   8803c:	beq	88068 <fputs@plt+0x76cb4>
   88040:	ldr	r3, [r2, #8]
   88044:	ldr	r6, [r2, #16]
   88048:	udiv	r4, r3, r7
   8804c:	cmp	r6, #0
   88050:	mls	r3, r4, r7, r3
   88054:	ldr	r4, [r5, r3, lsl #2]
   88058:	str	r4, [r2, #16]
   8805c:	str	r2, [r5, r3, lsl #2]
   88060:	mov	r2, r6
   88064:	bne	88040 <fputs@plt+0x76c8c>
   88068:	add	r1, r1, #1
   8806c:	cmp	r1, r0
   88070:	bcc	88030 <fputs@plt+0x76c7c>
   88074:	ldr	r0, [r8, #48]	; 0x30
   88078:	bl	14400 <fputs@plt+0x304c>
   8807c:	str	r7, [r8, #44]	; 0x2c
   88080:	str	r5, [r8, #48]	; 0x30
   88084:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   88088:	push	{r4, r5, r6, r7, fp, lr}
   8808c:	add	fp, sp, #16
   88090:	ldr	r5, [r0]
   88094:	mov	r4, r0
   88098:	ldr	r0, [r5, #4]
   8809c:	ldr	r1, [r5, #16]
   880a0:	cmp	r1, r0
   880a4:	bls	88104 <fputs@plt+0x76d50>
   880a8:	mov	r6, #0
   880ac:	mov	r7, #1
   880b0:	ldr	r0, [r5, #48]	; 0x30
   880b4:	ldrb	r1, [r0, #14]
   880b8:	cmp	r1, #0
   880bc:	bne	88104 <fputs@plt+0x76d50>
   880c0:	add	r3, r0, #20
   880c4:	ldm	r3, {r1, r2, r3}
   880c8:	str	r2, [r3, #24]
   880cc:	ldr	r2, [r0, #24]
   880d0:	str	r3, [r2, #28]
   880d4:	str	r6, [r0, #24]
   880d8:	str	r6, [r0, #28]
   880dc:	strb	r7, [r0, #12]
   880e0:	ldr	r2, [r1, #36]	; 0x24
   880e4:	sub	r2, r2, #1
   880e8:	str	r2, [r1, #36]	; 0x24
   880ec:	mov	r1, #1
   880f0:	bl	88134 <fputs@plt+0x76d80>
   880f4:	ldr	r0, [r5, #4]
   880f8:	ldr	r1, [r5, #16]
   880fc:	cmp	r1, r0
   88100:	bhi	880b0 <fputs@plt+0x76cfc>
   88104:	ldr	r0, [r4, #40]	; 0x28
   88108:	cmp	r0, #0
   8810c:	beq	88114 <fputs@plt+0x76d60>
   88110:	pop	{r4, r5, r6, r7, fp, pc}
   88114:	ldr	r0, [r4, #56]	; 0x38
   88118:	cmp	r0, #0
   8811c:	popeq	{r4, r5, r6, r7, fp, pc}
   88120:	bl	14400 <fputs@plt+0x304c>
   88124:	mov	r0, #0
   88128:	str	r0, [r4, #52]	; 0x34
   8812c:	str	r0, [r4, #56]	; 0x38
   88130:	pop	{r4, r5, r6, r7, fp, pc}
   88134:	push	{r4, sl, fp, lr}
   88138:	add	fp, sp, #8
   8813c:	ldr	ip, [r0, #20]
   88140:	ldr	r2, [r0, #8]
   88144:	ldr	r3, [ip, #44]	; 0x2c
   88148:	ldr	lr, [ip, #48]	; 0x30
   8814c:	udiv	r4, r2, r3
   88150:	mls	r2, r4, r3, r2
   88154:	add	r3, lr, r2, lsl #2
   88158:	ldr	r4, [r3]
   8815c:	mov	r2, r3
   88160:	add	r3, r4, #16
   88164:	cmp	r4, r0
   88168:	bne	88158 <fputs@plt+0x76da4>
   8816c:	ldr	r3, [r3]
   88170:	cmp	r1, #0
   88174:	str	r3, [r2]
   88178:	ldr	r2, [ip, #40]	; 0x28
   8817c:	sub	r2, r2, #1
   88180:	str	r2, [ip, #40]	; 0x28
   88184:	popeq	{r4, sl, fp, pc}
   88188:	pop	{r4, sl, fp, lr}
   8818c:	b	88190 <fputs@plt+0x76ddc>
   88190:	push	{r4, sl, fp, lr}
   88194:	add	fp, sp, #8
   88198:	ldrb	r1, [r0, #13]
   8819c:	ldr	r4, [r0, #20]
   881a0:	cmp	r1, #0
   881a4:	beq	881b8 <fputs@plt+0x76e04>
   881a8:	ldr	r1, [r4, #52]	; 0x34
   881ac:	str	r1, [r0, #16]
   881b0:	str	r0, [r4, #52]	; 0x34
   881b4:	b	881c0 <fputs@plt+0x76e0c>
   881b8:	ldr	r0, [r0]
   881bc:	bl	2a700 <fputs@plt+0x1934c>
   881c0:	ldr	r0, [r4, #16]
   881c4:	cmp	r0, #0
   881c8:	ldrne	r0, [r4]
   881cc:	ldrne	r1, [r0, #16]
   881d0:	subne	r1, r1, #1
   881d4:	strne	r1, [r0, #16]
   881d8:	pop	{r4, sl, fp, pc}
   881dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   881e0:	add	fp, sp, #28
   881e4:	sub	sp, sp, #4
   881e8:	mov	sl, r1
   881ec:	ldr	r7, [r0]
   881f0:	ldr	r1, [r0, #40]	; 0x28
   881f4:	mov	r9, r2
   881f8:	mov	r5, r0
   881fc:	cmp	r2, #1
   88200:	bne	88278 <fputs@plt+0x76ec4>
   88204:	ldr	r2, [r5, #36]	; 0x24
   88208:	ldr	r6, [r7, #12]
   8820c:	mov	r0, #0
   88210:	sub	r3, r1, r2
   88214:	cmp	r3, r6
   88218:	ldrcc	r6, [r5, #28]
   8821c:	cmpcc	r3, r6
   88220:	bcs	883b8 <fputs@plt+0x77004>
   88224:	movw	ip, #35208	; 0x8988
   88228:	movt	ip, #10
   8822c:	ldr	r6, [ip, #68]	; 0x44
   88230:	cmp	r6, #0
   88234:	beq	88250 <fputs@plt+0x76e9c>
   88238:	ldr	r8, [r5, #4]
   8823c:	ldr	r6, [r5, #8]
   88240:	ldr	lr, [ip, #64]	; 0x40
   88244:	add	r6, r6, r8
   88248:	cmp	r6, lr
   8824c:	ble	88260 <fputs@plt+0x76eac>
   88250:	movw	r6, #34800	; 0x87f0
   88254:	movt	r6, #10
   88258:	add	r6, r6, #28
   8825c:	b	88264 <fputs@plt+0x76eb0>
   88260:	add	r6, ip, #96	; 0x60
   88264:	cmp	r2, r3
   88268:	bcs	88278 <fputs@plt+0x76ec4>
   8826c:	ldr	r2, [r6]
   88270:	cmp	r2, #0
   88274:	bne	883b8 <fputs@plt+0x77004>
   88278:	ldr	r0, [r5, #44]	; 0x2c
   8827c:	cmp	r1, r0
   88280:	movcs	r0, r5
   88284:	blcs	87f88 <fputs@plt+0x76bd4>
   88288:	ldr	r1, [r5, #16]
   8828c:	cmp	r1, #0
   88290:	beq	882a4 <fputs@plt+0x76ef0>
   88294:	ldr	r0, [r7, #48]	; 0x30
   88298:	ldrb	r2, [r0, #14]
   8829c:	cmp	r2, #0
   882a0:	beq	883c0 <fputs@plt+0x7700c>
   882a4:	ldr	r0, [r5, #52]	; 0x34
   882a8:	cmp	r0, #0
   882ac:	beq	882c4 <fputs@plt+0x76f10>
   882b0:	ldr	r1, [r0, #16]
   882b4:	str	r1, [r5, #52]	; 0x34
   882b8:	mov	r1, #0
   882bc:	str	r1, [r0, #16]
   882c0:	b	88340 <fputs@plt+0x76f8c>
   882c4:	ldr	r0, [r5, #40]	; 0x28
   882c8:	cmp	r0, #0
   882cc:	beq	88410 <fputs@plt+0x7705c>
   882d0:	cmp	r9, #1
   882d4:	bne	882f0 <fputs@plt+0x76f3c>
   882d8:	movw	r0, #35612	; 0x8b1c
   882dc:	movt	r0, #10
   882e0:	ldr	r0, [r0]
   882e4:	cmp	r0, #0
   882e8:	beq	882f0 <fputs@plt+0x76f3c>
   882ec:	blx	r0
   882f0:	ldr	r0, [r5, #12]
   882f4:	bl	2b0d0 <fputs@plt+0x19d1c>
   882f8:	ldr	r6, [r5, #4]
   882fc:	mov	r7, r0
   88300:	cmp	r9, #1
   88304:	bne	88320 <fputs@plt+0x76f6c>
   88308:	movw	r0, #35616	; 0x8b20
   8830c:	movt	r0, #10
   88310:	ldr	r0, [r0]
   88314:	cmp	r0, #0
   88318:	beq	88320 <fputs@plt+0x76f6c>
   8831c:	blx	r0
   88320:	cmp	r7, #0
   88324:	beq	88468 <fputs@plt+0x770b4>
   88328:	add	r0, r7, r6
   8832c:	mov	r1, #0
   88330:	strh	r1, [r0, #13]
   88334:	add	r1, r0, #32
   88338:	str	r7, [r0]
   8833c:	str	r1, [r0, #4]
   88340:	ldr	r1, [r5, #16]
   88344:	cmp	r1, #0
   88348:	beq	8835c <fputs@plt+0x76fa8>
   8834c:	ldr	r7, [r5]
   88350:	ldr	r1, [r7, #16]!
   88354:	add	r1, r1, #1
   88358:	str	r1, [r7]
   8835c:	ldr	r1, [r5, #40]	; 0x28
   88360:	ldr	r2, [r5, #44]	; 0x2c
   88364:	mov	r3, #0
   88368:	mov	r7, #1
   8836c:	add	r1, r1, #1
   88370:	str	r1, [r5, #40]	; 0x28
   88374:	udiv	r1, sl, r2
   88378:	str	sl, [r0, #8]
   8837c:	mls	r1, r1, r2, sl
   88380:	ldr	r2, [r5, #48]	; 0x30
   88384:	ldr	r2, [r2, r1, lsl #2]
   88388:	strb	r7, [r0, #12]
   8838c:	str	r2, [r0, #16]
   88390:	str	r5, [r0, #20]
   88394:	str	r3, [r0, #24]
   88398:	str	r3, [r0, #28]
   8839c:	ldr	r2, [r0, #4]
   883a0:	str	r3, [r2]
   883a4:	ldr	r2, [r5, #48]	; 0x30
   883a8:	str	r0, [r2, r1, lsl #2]
   883ac:	ldr	r1, [r5, #32]
   883b0:	cmp	r1, sl
   883b4:	strcc	sl, [r5, #32]
   883b8:	sub	sp, fp, #28
   883bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   883c0:	ldr	r3, [r5, #40]	; 0x28
   883c4:	ldr	r2, [r5, #24]
   883c8:	add	r3, r3, #1
   883cc:	cmp	r3, r2
   883d0:	bcs	88480 <fputs@plt+0x770cc>
   883d4:	movw	ip, #35208	; 0x8988
   883d8:	movt	ip, #10
   883dc:	ldr	r3, [ip, #68]	; 0x44
   883e0:	cmp	r3, #0
   883e4:	beq	88400 <fputs@plt+0x7704c>
   883e8:	ldr	r6, [r5, #4]
   883ec:	ldr	r2, [r5, #8]
   883f0:	ldr	r3, [ip, #64]	; 0x40
   883f4:	add	r2, r2, r6
   883f8:	cmp	r2, r3
   883fc:	ble	88470 <fputs@plt+0x770bc>
   88400:	movw	r2, #34800	; 0x87f0
   88404:	movt	r2, #10
   88408:	add	r2, r2, #28
   8840c:	b	88474 <fputs@plt+0x770c0>
   88410:	movw	r7, #35208	; 0x8988
   88414:	movt	r7, #10
   88418:	ldr	r0, [r7, #60]	; 0x3c
   8841c:	cmp	r0, #0
   88420:	beq	882d0 <fputs@plt+0x76f1c>
   88424:	ldr	r1, [r5, #24]
   88428:	cmp	r1, #3
   8842c:	bcc	882d0 <fputs@plt+0x76f1c>
   88430:	movw	r1, #35612	; 0x8b1c
   88434:	movt	r1, #10
   88438:	ldr	r1, [r1]
   8843c:	cmp	r1, #0
   88440:	beq	8844c <fputs@plt+0x77098>
   88444:	blx	r1
   88448:	ldr	r0, [r7, #60]	; 0x3c
   8844c:	cmp	r0, #1
   88450:	blt	88524 <fputs@plt+0x77170>
   88454:	mov	r1, r5
   88458:	ldr	r2, [r1, #12]!
   8845c:	str	r1, [sp]
   88460:	smull	r0, r1, r2, r0
   88464:	b	88548 <fputs@plt+0x77194>
   88468:	mov	r0, #0
   8846c:	b	883b8 <fputs@plt+0x77004>
   88470:	add	r2, ip, #96	; 0x60
   88474:	ldr	r2, [r2]
   88478:	cmp	r2, #0
   8847c:	beq	882a4 <fputs@plt+0x76ef0>
   88480:	ldr	r2, [r0, #20]
   88484:	ldr	r3, [r0, #8]
   88488:	ldr	r6, [r2, #44]	; 0x2c
   8848c:	ldr	ip, [r2, #48]	; 0x30
   88490:	udiv	r4, r3, r6
   88494:	mls	r3, r4, r6, r3
   88498:	add	r3, ip, r3, lsl #2
   8849c:	ldr	r4, [r3]
   884a0:	mov	r6, r3
   884a4:	add	r3, r4, #16
   884a8:	cmp	r4, r0
   884ac:	bne	8849c <fputs@plt+0x770e8>
   884b0:	ldr	r3, [r3]
   884b4:	str	r3, [r6]
   884b8:	add	r6, r0, #20
   884bc:	ldr	r3, [r2, #40]	; 0x28
   884c0:	sub	r3, r3, #1
   884c4:	str	r3, [r2, #40]	; 0x28
   884c8:	ldm	r6, {r2, r3, r6}
   884cc:	str	r3, [r6, #24]
   884d0:	ldr	r3, [r0, #24]
   884d4:	str	r6, [r3, #28]
   884d8:	mov	r3, #0
   884dc:	str	r3, [r0, #24]
   884e0:	str	r3, [r0, #28]
   884e4:	mov	r3, #1
   884e8:	strb	r3, [r0, #12]
   884ec:	ldr	r6, [r2, #36]	; 0x24
   884f0:	ldr	r3, [r2, #12]
   884f4:	sub	r6, r6, #1
   884f8:	str	r6, [r2, #36]	; 0x24
   884fc:	ldr	r6, [r5, #12]
   88500:	cmp	r3, r6
   88504:	bne	8851c <fputs@plt+0x77168>
   88508:	ldr	r2, [r2, #16]
   8850c:	sub	r1, r1, r2
   88510:	ldr	r2, [r7, #16]!
   88514:	add	r1, r1, r2
   88518:	b	88358 <fputs@plt+0x76fa4>
   8851c:	bl	88190 <fputs@plt+0x76ddc>
   88520:	b	882a4 <fputs@plt+0x76ef0>
   88524:	asr	r1, r0, #31
   88528:	mov	r2, #0
   8852c:	mov	r3, r5
   88530:	lsl	r1, r1, #10
   88534:	orr	r1, r1, r0, lsr #22
   88538:	subs	r0, r2, r0, lsl #10
   8853c:	ldr	r2, [r3, #12]!
   88540:	rsc	r1, r1, #0
   88544:	str	r3, [sp]
   88548:	ldr	r7, [r5, #24]
   8854c:	asr	r3, r2, #31
   88550:	umull	r6, r4, r2, r7
   88554:	mla	r3, r3, r7, r4
   88558:	subs	r6, r6, r0
   8855c:	mov	r4, #0
   88560:	sbcs	r3, r3, r1
   88564:	movwlt	r4, #1
   88568:	cmp	r4, #0
   8856c:	mulne	r0, r7, r2
   88570:	movwne	r1, #0
   88574:	bl	142d0 <fputs@plt+0x2f1c>
   88578:	mov	r8, r0
   8857c:	str	r0, [r5, #56]	; 0x38
   88580:	movw	r0, #35616	; 0x8b20
   88584:	movt	r0, #10
   88588:	ldr	r0, [r0]
   8858c:	cmp	r0, #0
   88590:	beq	88598 <fputs@plt+0x771e4>
   88594:	blx	r0
   88598:	cmp	r8, #0
   8859c:	beq	88618 <fputs@plt+0x77264>
   885a0:	movw	r0, #16696	; 0x4138
   885a4:	movt	r0, #10
   885a8:	ldr	r1, [r0, #52]	; 0x34
   885ac:	mov	r0, r8
   885b0:	blx	r1
   885b4:	ldr	r1, [sp]
   885b8:	ldr	r1, [r1]
   885bc:	sdiv	r0, r0, r1
   885c0:	cmp	r0, #1
   885c4:	blt	88618 <fputs@plt+0x77264>
   885c8:	ldr	r3, [r5, #4]
   885cc:	ldr	r4, [r5, #52]	; 0x34
   885d0:	sub	r2, r0, #1
   885d4:	mov	r7, r8
   885d8:	mul	ip, r2, r1
   885dc:	mov	r2, #1
   885e0:	add	r6, r7, r3
   885e4:	str	r7, [r7, r3]
   885e8:	add	r7, r7, r1
   885ec:	subs	r0, r0, #1
   885f0:	strh	r2, [r6, #13]
   885f4:	str	r4, [r6, #16]
   885f8:	add	r4, r6, #32
   885fc:	str	r4, [r6, #4]
   88600:	mov	r4, r6
   88604:	bne	885e0 <fputs@plt+0x7722c>
   88608:	add	r0, r3, ip
   8860c:	add	r0, r8, r0
   88610:	str	r0, [r5, #52]	; 0x34
   88614:	b	8861c <fputs@plt+0x77268>
   88618:	ldr	r0, [r5, #52]	; 0x34
   8861c:	cmp	r0, #0
   88620:	bne	882b0 <fputs@plt+0x76efc>
   88624:	b	882d0 <fputs@plt+0x76f1c>
   88628:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   8862c:	add	fp, sp, #24
   88630:	mov	r5, r0
   88634:	ldr	r0, [r0, #44]	; 0x2c
   88638:	cmp	r0, #0
   8863c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   88640:	mov	r4, r1
   88644:	mov	r9, #0
   88648:	mov	r8, #1
   8864c:	mov	r7, #0
   88650:	ldr	r6, [r5, #48]	; 0x30
   88654:	ldr	r0, [r6, r7, lsl #2]!
   88658:	b	886c4 <fputs@plt+0x77310>
   8865c:	ldr	r1, [r0, #8]
   88660:	cmp	r1, r4
   88664:	bcs	88670 <fputs@plt+0x772bc>
   88668:	add	r6, r0, #16
   8866c:	b	886c0 <fputs@plt+0x7730c>
   88670:	ldr	r1, [r5, #40]	; 0x28
   88674:	sub	r1, r1, #1
   88678:	str	r1, [r5, #40]	; 0x28
   8867c:	ldr	r1, [r0, #16]
   88680:	str	r1, [r6]
   88684:	ldrb	r1, [r0, #12]
   88688:	cmp	r1, #0
   8868c:	bne	886bc <fputs@plt+0x77308>
   88690:	add	r3, r0, #20
   88694:	ldm	r3, {r1, r2, r3}
   88698:	str	r2, [r3, #24]
   8869c:	ldr	r2, [r0, #24]
   886a0:	str	r3, [r2, #28]
   886a4:	str	r9, [r0, #24]
   886a8:	str	r9, [r0, #28]
   886ac:	strb	r8, [r0, #12]
   886b0:	ldr	r2, [r1, #36]	; 0x24
   886b4:	sub	r2, r2, #1
   886b8:	str	r2, [r1, #36]	; 0x24
   886bc:	bl	88190 <fputs@plt+0x76ddc>
   886c0:	ldr	r0, [r6]
   886c4:	cmp	r0, #0
   886c8:	bne	8865c <fputs@plt+0x772a8>
   886cc:	ldr	r0, [r5, #44]	; 0x2c
   886d0:	add	r7, r7, #1
   886d4:	cmp	r7, r0
   886d8:	bcc	88650 <fputs@plt+0x7729c>
   886dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   886e0:	ldr	r2, [r0, #4]
   886e4:	mov	r1, r0
   886e8:	mov	r0, #1
   886ec:	cmp	r2, #0
   886f0:	bxne	lr
   886f4:	ldr	ip, [r1, #20]
   886f8:	cmp	ip, #1
   886fc:	blt	8872c <fputs@plt+0x77378>
   88700:	ldr	r1, [r1, #16]
   88704:	mov	r3, #0
   88708:	add	r1, r1, #4
   8870c:	ldr	r2, [r1, r3, lsl #4]
   88710:	cmp	r2, #0
   88714:	ldrne	r2, [r2, #16]
   88718:	cmpne	r2, #0
   8871c:	bne	88730 <fputs@plt+0x7737c>
   88720:	add	r3, r3, #1
   88724:	cmp	r3, ip
   88728:	blt	8870c <fputs@plt+0x77358>
   8872c:	mov	r0, #0
   88730:	bx	lr
   88734:	push	{r4, r5, fp, lr}
   88738:	add	fp, sp, #8
   8873c:	ldr	r4, [r1, #24]
   88740:	cmp	r4, #0
   88744:	popeq	{r4, r5, fp, pc}
   88748:	mov	r5, r0
   8874c:	ldr	r0, [r4]
   88750:	subs	r0, r0, #1
   88754:	str	r0, [r4]
   88758:	beq	88760 <fputs@plt+0x773ac>
   8875c:	pop	{r4, r5, fp, pc}
   88760:	ldr	r1, [r4, #4]
   88764:	ldr	r0, [r4, #8]
   88768:	blx	r1
   8876c:	mov	r0, r5
   88770:	mov	r1, r4
   88774:	pop	{r4, r5, fp, lr}
   88778:	b	13ce4 <fputs@plt+0x2930>
   8877c:	cmn	r1, #2
   88780:	bne	88794 <fputs@plt+0x773e0>
   88784:	ldr	r3, [r0, #12]
   88788:	cmp	r3, #0
   8878c:	movwne	r3, #6
   88790:	b	887d8 <fputs@plt+0x77424>
   88794:	ldrsb	ip, [r0]
   88798:	cmp	ip, #0
   8879c:	blt	887ac <fputs@plt+0x773f8>
   887a0:	mov	r3, #0
   887a4:	cmp	ip, r1
   887a8:	bne	887d8 <fputs@plt+0x77424>
   887ac:	ldrh	r0, [r0, #2]
   887b0:	cmp	ip, r1
   887b4:	mov	r3, #1
   887b8:	movweq	r3, #4
   887bc:	and	r1, r0, #3
   887c0:	cmp	r1, r2
   887c4:	andne	r0, r0, r2
   887c8:	ubfxne	r0, r0, #1, #1
   887cc:	addne	r0, r0, r3
   887d0:	bxne	lr
   887d4:	orr	r3, r3, #2
   887d8:	mov	r0, r3
   887dc:	bx	lr
   887e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   887e4:	add	fp, sp, #24
   887e8:	ldr	r8, [fp, #8]
   887ec:	cmp	r1, r3
   887f0:	mov	r6, r3
   887f4:	mov	r9, r0
   887f8:	mov	r7, r2
   887fc:	mov	r5, r1
   88800:	mov	r0, r2
   88804:	mov	r4, r3
   88808:	movlt	r6, r1
   8880c:	mov	r2, r6
   88810:	mov	r1, r8
   88814:	bl	110e4 <memcmp@plt>
   88818:	cmp	r0, #0
   8881c:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   88820:	cmp	r9, #0
   88824:	beq	88888 <fputs@plt+0x774d4>
   88828:	add	r1, r7, r5
   8882c:	sub	r0, r5, r6
   88830:	sub	r1, r1, #1
   88834:	cmp	r0, #1
   88838:	blt	88850 <fputs@plt+0x7749c>
   8883c:	ldrb	r2, [r1], #-1
   88840:	sub	r0, r0, #1
   88844:	cmp	r2, #32
   88848:	beq	88834 <fputs@plt+0x77480>
   8884c:	b	88888 <fputs@plt+0x774d4>
   88850:	cmp	r0, #0
   88854:	bne	88888 <fputs@plt+0x774d4>
   88858:	add	r1, r8, r4
   8885c:	sub	r0, r4, r6
   88860:	sub	r1, r1, #1
   88864:	cmp	r0, #1
   88868:	blt	88880 <fputs@plt+0x774cc>
   8886c:	ldrb	r2, [r1], #-1
   88870:	sub	r0, r0, #1
   88874:	cmp	r2, #32
   88878:	beq	88864 <fputs@plt+0x774b0>
   8887c:	b	88888 <fputs@plt+0x774d4>
   88880:	cmp	r0, #0
   88884:	beq	88890 <fputs@plt+0x774dc>
   88888:	sub	r0, r5, r4
   8888c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   88890:	mov	r0, #0
   88894:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   88898:	push	{r4, r5, fp, lr}
   8889c:	add	fp, sp, #8
   888a0:	mov	r0, r2
   888a4:	cmp	r1, r3
   888a8:	mov	r2, r3
   888ac:	mov	r5, r1
   888b0:	mov	r4, r3
   888b4:	movlt	r2, r1
   888b8:	ldr	r1, [fp, #8]
   888bc:	bl	1343c <fputs@plt+0x2088>
   888c0:	cmp	r0, #0
   888c4:	subeq	r0, r5, r4
   888c8:	pop	{r4, r5, fp, pc}
   888cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   888d0:	add	fp, sp, #28
   888d4:	sub	sp, sp, #68	; 0x44
   888d8:	mov	r9, r0
   888dc:	movw	r0, #37994	; 0x946a
   888e0:	movw	r7, #1129	; 0x469
   888e4:	cmp	r1, #1
   888e8:	mov	r8, r2
   888ec:	mov	sl, r1
   888f0:	mov	r3, #0
   888f4:	movt	r0, #8
   888f8:	movt	r7, #9
   888fc:	str	r9, [sp, #16]
   88900:	str	r1, [sp, #24]
   88904:	mov	r1, #3
   88908:	str	r0, [fp, #-40]	; 0xffffffd8
   8890c:	movw	r0, #1110	; 0x456
   88910:	movt	r0, #9
   88914:	moveq	r7, r0
   88918:	movw	r0, #15191	; 0x3b57
   8891c:	movt	r0, #9
   88920:	str	r7, [fp, #-44]	; 0xffffffd4
   88924:	str	r0, [fp, #-36]	; 0xffffffdc
   88928:	mov	r0, #0
   8892c:	str	r0, [sp, #28]
   88930:	str	r0, [fp, #-32]	; 0xffffffe0
   88934:	str	r2, [sp, #20]
   88938:	add	r0, sp, #16
   8893c:	sub	r2, fp, #44	; 0x2c
   88940:	bl	40620 <fputs@plt+0x2f26c>
   88944:	ldr	r6, [sp, #28]
   88948:	cmp	r6, #0
   8894c:	bne	88c48 <fputs@plt+0x77894>
   88950:	ldr	r1, [r9, #16]
   88954:	add	r4, r1, sl, lsl #4
   88958:	mov	r5, r4
   8895c:	ldr	r0, [r5, #4]!
   88960:	cmp	r0, #0
   88964:	beq	889f8 <fputs@plt+0x77644>
   88968:	ldm	r0, {r1, r2}
   8896c:	str	r1, [r2, #4]
   88970:	mov	r2, #0
   88974:	ldrb	r1, [r0, #8]
   88978:	cmp	r1, #0
   8897c:	beq	88a18 <fputs@plt+0x77664>
   88980:	str	r4, [sp, #12]
   88984:	mov	r6, #1
   88988:	add	r4, sp, #32
   8898c:	str	r2, [sp, #8]
   88990:	ldr	r0, [r5]
   88994:	mov	r1, r6
   88998:	mov	r2, r4
   8899c:	bl	18220 <fputs@plt+0x6e6c>
   889a0:	add	r6, r6, #1
   889a4:	add	r4, r4, #4
   889a8:	cmp	r6, #6
   889ac:	bne	88990 <fputs@plt+0x775dc>
   889b0:	ldr	r4, [sp, #12]
   889b4:	ldr	r1, [sp, #32]
   889b8:	ldr	r0, [r4, #12]!
   889bc:	str	r1, [r0]
   889c0:	ldr	r2, [sp, #48]	; 0x30
   889c4:	cmp	r2, #0
   889c8:	beq	88a40 <fputs@plt+0x7768c>
   889cc:	cmp	sl, #0
   889d0:	beq	88a60 <fputs@plt+0x776ac>
   889d4:	ldrb	r1, [r9, #66]	; 0x42
   889d8:	cmp	r2, r1
   889dc:	beq	88a6c <fputs@plt+0x776b8>
   889e0:	ldr	r1, [r8]
   889e4:	mov	r0, r9
   889e8:	bl	13ce4 <fputs@plt+0x2930>
   889ec:	movw	r1, #11639	; 0x2d77
   889f0:	movt	r1, #9
   889f4:	b	88b34 <fputs@plt+0x77780>
   889f8:	mov	r6, #0
   889fc:	cmp	sl, #1
   88a00:	bne	88c90 <fputs@plt+0x778dc>
   88a04:	ldr	r0, [r1, #28]
   88a08:	ldrh	r1, [r0, #78]	; 0x4e
   88a0c:	orr	r1, r1, #1
   88a10:	strh	r1, [r0, #78]	; 0x4e
   88a14:	b	88c90 <fputs@plt+0x778dc>
   88a18:	mov	r1, #0
   88a1c:	bl	17a24 <fputs@plt+0x6670>
   88a20:	cmp	r0, #0
   88a24:	beq	88a90 <fputs@plt+0x776dc>
   88a28:	mov	r6, r0
   88a2c:	cmp	r0, #516	; 0x204
   88a30:	bne	88a98 <fputs@plt+0x776e4>
   88a34:	movw	r5, #14916	; 0x3a44
   88a38:	movt	r5, #9
   88a3c:	b	88abc <fputs@plt+0x77708>
   88a40:	ldr	r1, [r9, #16]
   88a44:	add	r1, r1, sl, lsl #4
   88a48:	ldr	r1, [r1, #12]
   88a4c:	ldrh	r2, [r1, #78]	; 0x4e
   88a50:	orr	r2, r2, #4
   88a54:	strh	r2, [r1, #78]	; 0x4e
   88a58:	ldrb	r1, [r9, #66]	; 0x42
   88a5c:	b	88a6c <fputs@plt+0x776b8>
   88a60:	ands	r1, r2, #3
   88a64:	movweq	r1, #1
   88a68:	strb	r1, [r9, #66]	; 0x42
   88a6c:	strb	r1, [r0, #77]	; 0x4d
   88a70:	ldr	r1, [r0, #80]	; 0x50
   88a74:	cmp	r1, #0
   88a78:	bne	88b04 <fputs@plt+0x77750>
   88a7c:	ldr	r2, [sp, #40]	; 0x28
   88a80:	cmn	r2, #1
   88a84:	ble	88adc <fputs@plt+0x77728>
   88a88:	mov	r1, r2
   88a8c:	b	88ae8 <fputs@plt+0x77734>
   88a90:	mov	r2, #1
   88a94:	b	88980 <fputs@plt+0x775cc>
   88a98:	movw	r5, #14902	; 0x3a36
   88a9c:	uxtb	r0, r6
   88aa0:	movt	r5, #9
   88aa4:	cmp	r0, #26
   88aa8:	bhi	88abc <fputs@plt+0x77708>
   88aac:	cmp	r0, #2
   88ab0:	movwne	r1, #62388	; 0xf3b4
   88ab4:	movtne	r1, #8
   88ab8:	ldrne	r5, [r1, r0, lsl #2]
   88abc:	ldr	r1, [r8]
   88ac0:	mov	r0, r9
   88ac4:	bl	13ce4 <fputs@plt+0x2930>
   88ac8:	mov	r0, r9
   88acc:	mov	r1, r5
   88ad0:	bl	1b704 <fputs@plt+0xa350>
   88ad4:	str	r0, [r8]
   88ad8:	b	88c48 <fputs@plt+0x77894>
   88adc:	rsb	r1, r2, #0
   88ae0:	cmp	r2, #-2147483648	; 0x80000000
   88ae4:	mvneq	r1, #-2147483648	; 0x80000000
   88ae8:	cmp	r1, #0
   88aec:	movweq	r1, #63536	; 0xf830
   88af0:	movteq	r1, #65535	; 0xffff
   88af4:	str	r1, [r0, #80]	; 0x50
   88af8:	ldr	r0, [r5]
   88afc:	bl	80d3c <fputs@plt+0x6f988>
   88b00:	ldr	r0, [r4]
   88b04:	ldr	r1, [sp, #36]	; 0x24
   88b08:	tst	r1, #255	; 0xff
   88b0c:	strb	r1, [r0, #76]	; 0x4c
   88b10:	beq	88b4c <fputs@plt+0x77798>
   88b14:	uxtb	r0, r1
   88b18:	cmp	r0, #5
   88b1c:	bcc	88b54 <fputs@plt+0x777a0>
   88b20:	ldr	r1, [r8]
   88b24:	mov	r0, r9
   88b28:	bl	13ce4 <fputs@plt+0x2930>
   88b2c:	movw	r1, #15267	; 0x3ba3
   88b30:	movt	r1, #9
   88b34:	mov	r0, r9
   88b38:	bl	1b704 <fputs@plt+0xa350>
   88b3c:	ldr	r2, [sp, #8]
   88b40:	str	r0, [r8]
   88b44:	mov	r6, #1
   88b48:	b	88c3c <fputs@plt+0x77888>
   88b4c:	mov	r2, #1
   88b50:	strb	r2, [r0, #76]	; 0x4c
   88b54:	cmp	sl, #0
   88b58:	bne	88b6c <fputs@plt+0x777b8>
   88b5c:	cmp	r1, #4
   88b60:	ldrge	r0, [r9, #24]
   88b64:	bicge	r0, r0, #32768	; 0x8000
   88b68:	strge	r0, [r9, #24]
   88b6c:	ldr	r0, [r9, #16]
   88b70:	movw	r1, #15291	; 0x3bbb
   88b74:	mov	r3, r7
   88b78:	movt	r1, #9
   88b7c:	ldr	r2, [r0, sl, lsl #4]
   88b80:	mov	r0, r9
   88b84:	bl	1d380 <fputs@plt+0xbfcc>
   88b88:	ldr	r6, [r9, #296]	; 0x128
   88b8c:	mov	r4, r0
   88b90:	movw	r2, #1568	; 0x620
   88b94:	mov	r0, #0
   88b98:	add	r3, sp, #16
   88b9c:	str	r0, [r9, #296]	; 0x128
   88ba0:	str	r0, [sp]
   88ba4:	movt	r2, #4
   88ba8:	mov	r0, r9
   88bac:	mov	r1, r4
   88bb0:	bl	1e418 <fputs@plt+0xd064>
   88bb4:	str	r6, [r9, #296]	; 0x128
   88bb8:	mov	r7, r0
   88bbc:	mov	r0, r9
   88bc0:	mov	r1, r4
   88bc4:	ldr	r6, [sp, #28]
   88bc8:	bl	13ce4 <fputs@plt+0x2930>
   88bcc:	cmp	r7, #0
   88bd0:	movne	r6, r7
   88bd4:	cmp	r6, #0
   88bd8:	bne	88be8 <fputs@plt+0x77834>
   88bdc:	mov	r0, r9
   88be0:	mov	r1, sl
   88be4:	bl	4081c <fputs@plt+0x2f468>
   88be8:	ldrb	r0, [r9, #69]	; 0x45
   88bec:	cmp	r0, #0
   88bf0:	beq	88c08 <fputs@plt+0x77854>
   88bf4:	mov	r0, r9
   88bf8:	bl	189fc <fputs@plt+0x7648>
   88bfc:	ldr	r2, [sp, #8]
   88c00:	mov	r6, #7
   88c04:	b	88c14 <fputs@plt+0x77860>
   88c08:	ldr	r2, [sp, #8]
   88c0c:	cmp	r6, #0
   88c10:	beq	88c20 <fputs@plt+0x7786c>
   88c14:	ldrb	r0, [r9, #26]
   88c18:	tst	r0, #1
   88c1c:	beq	88c3c <fputs@plt+0x77888>
   88c20:	ldr	r0, [r9, #16]
   88c24:	mov	r6, #0
   88c28:	add	r0, r0, sl, lsl #4
   88c2c:	ldr	r0, [r0, #12]
   88c30:	ldrh	r1, [r0, #78]	; 0x4e
   88c34:	orr	r1, r1, #1
   88c38:	strh	r1, [r0, #78]	; 0x4e
   88c3c:	cmp	r2, #0
   88c40:	ldrne	r0, [r5]
   88c44:	blne	49430 <fputs@plt+0x3807c>
   88c48:	movw	r0, #3082	; 0xc0a
   88c4c:	cmp	r6, r0
   88c50:	cmpne	r6, #7
   88c54:	bne	88c90 <fputs@plt+0x778dc>
   88c58:	ldrb	r0, [r9, #69]	; 0x45
   88c5c:	cmp	r0, #0
   88c60:	bne	88c90 <fputs@plt+0x778dc>
   88c64:	ldrb	r0, [r9, #70]	; 0x46
   88c68:	cmp	r0, #0
   88c6c:	bne	88c90 <fputs@plt+0x778dc>
   88c70:	mov	r0, #1
   88c74:	strb	r0, [r9, #69]	; 0x45
   88c78:	ldr	r1, [r9, #164]	; 0xa4
   88c7c:	cmp	r1, #1
   88c80:	strge	r0, [r9, #248]	; 0xf8
   88c84:	ldr	r0, [r9, #256]	; 0x100
   88c88:	add	r0, r0, #1
   88c8c:	str	r0, [r9, #256]	; 0x100
   88c90:	mov	r0, r6
   88c94:	sub	sp, fp, #28
   88c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88c9c:	eor	r1, r1, #-2147483648	; 0x80000000
   88ca0:	b	88ca8 <fputs@plt+0x778f4>
   88ca4:	eor	r3, r3, #-2147483648	; 0x80000000
   88ca8:	push	{r4, r5, lr}
   88cac:	lsl	r4, r1, #1
   88cb0:	lsl	r5, r3, #1
   88cb4:	teq	r4, r5
   88cb8:	teqeq	r0, r2
   88cbc:	orrsne	ip, r4, r0
   88cc0:	orrsne	ip, r5, r2
   88cc4:	mvnsne	ip, r4, asr #21
   88cc8:	mvnsne	ip, r5, asr #21
   88ccc:	beq	88eb8 <fputs@plt+0x77b04>
   88cd0:	lsr	r4, r4, #21
   88cd4:	rsbs	r5, r4, r5, lsr #21
   88cd8:	rsblt	r5, r5, #0
   88cdc:	ble	88cfc <fputs@plt+0x77948>
   88ce0:	add	r4, r4, r5
   88ce4:	eor	r2, r0, r2
   88ce8:	eor	r3, r1, r3
   88cec:	eor	r0, r2, r0
   88cf0:	eor	r1, r3, r1
   88cf4:	eor	r2, r0, r2
   88cf8:	eor	r3, r1, r3
   88cfc:	cmp	r5, #54	; 0x36
   88d00:	pophi	{r4, r5, pc}
   88d04:	tst	r1, #-2147483648	; 0x80000000
   88d08:	lsl	r1, r1, #12
   88d0c:	mov	ip, #1048576	; 0x100000
   88d10:	orr	r1, ip, r1, lsr #12
   88d14:	beq	88d20 <fputs@plt+0x7796c>
   88d18:	rsbs	r0, r0, #0
   88d1c:	rsc	r1, r1, #0
   88d20:	tst	r3, #-2147483648	; 0x80000000
   88d24:	lsl	r3, r3, #12
   88d28:	orr	r3, ip, r3, lsr #12
   88d2c:	beq	88d38 <fputs@plt+0x77984>
   88d30:	rsbs	r2, r2, #0
   88d34:	rsc	r3, r3, #0
   88d38:	teq	r4, r5
   88d3c:	beq	88ea0 <fputs@plt+0x77aec>
   88d40:	sub	r4, r4, #1
   88d44:	rsbs	lr, r5, #32
   88d48:	blt	88d64 <fputs@plt+0x779b0>
   88d4c:	lsl	ip, r2, lr
   88d50:	adds	r0, r0, r2, lsr r5
   88d54:	adc	r1, r1, #0
   88d58:	adds	r0, r0, r3, lsl lr
   88d5c:	adcs	r1, r1, r3, asr r5
   88d60:	b	88d80 <fputs@plt+0x779cc>
   88d64:	sub	r5, r5, #32
   88d68:	add	lr, lr, #32
   88d6c:	cmp	r2, #1
   88d70:	lsl	ip, r3, lr
   88d74:	orrcs	ip, ip, #2
   88d78:	adds	r0, r0, r3, asr r5
   88d7c:	adcs	r1, r1, r3, asr #31
   88d80:	and	r5, r1, #-2147483648	; 0x80000000
   88d84:	bpl	88d94 <fputs@plt+0x779e0>
   88d88:	rsbs	ip, ip, #0
   88d8c:	rscs	r0, r0, #0
   88d90:	rsc	r1, r1, #0
   88d94:	cmp	r1, #1048576	; 0x100000
   88d98:	bcc	88dd8 <fputs@plt+0x77a24>
   88d9c:	cmp	r1, #2097152	; 0x200000
   88da0:	bcc	88dc0 <fputs@plt+0x77a0c>
   88da4:	lsrs	r1, r1, #1
   88da8:	rrxs	r0, r0
   88dac:	rrx	ip, ip
   88db0:	add	r4, r4, #1
   88db4:	lsl	r2, r4, #21
   88db8:	cmn	r2, #4194304	; 0x400000
   88dbc:	bcs	88f18 <fputs@plt+0x77b64>
   88dc0:	cmp	ip, #-2147483648	; 0x80000000
   88dc4:	lsrseq	ip, r0, #1
   88dc8:	adcs	r0, r0, #0
   88dcc:	adc	r1, r1, r4, lsl #20
   88dd0:	orr	r1, r1, r5
   88dd4:	pop	{r4, r5, pc}
   88dd8:	lsls	ip, ip, #1
   88ddc:	adcs	r0, r0, r0
   88de0:	adc	r1, r1, r1
   88de4:	tst	r1, #1048576	; 0x100000
   88de8:	sub	r4, r4, #1
   88dec:	bne	88dc0 <fputs@plt+0x77a0c>
   88df0:	teq	r1, #0
   88df4:	moveq	r1, r0
   88df8:	moveq	r0, #0
   88dfc:	clz	r3, r1
   88e00:	addeq	r3, r3, #32
   88e04:	sub	r3, r3, #11
   88e08:	subs	r2, r3, #32
   88e0c:	bge	88e30 <fputs@plt+0x77a7c>
   88e10:	adds	r2, r2, #12
   88e14:	ble	88e2c <fputs@plt+0x77a78>
   88e18:	add	ip, r2, #20
   88e1c:	rsb	r2, r2, #12
   88e20:	lsl	r0, r1, ip
   88e24:	lsr	r1, r1, r2
   88e28:	b	88e40 <fputs@plt+0x77a8c>
   88e2c:	add	r2, r2, #20
   88e30:	rsble	ip, r2, #32
   88e34:	lsl	r1, r1, r2
   88e38:	orrle	r1, r1, r0, lsr ip
   88e3c:	lslle	r0, r0, r2
   88e40:	subs	r4, r4, r3
   88e44:	addge	r1, r1, r4, lsl #20
   88e48:	orrge	r1, r1, r5
   88e4c:	popge	{r4, r5, pc}
   88e50:	mvn	r4, r4
   88e54:	subs	r4, r4, #31
   88e58:	bge	88e94 <fputs@plt+0x77ae0>
   88e5c:	adds	r4, r4, #12
   88e60:	bgt	88e7c <fputs@plt+0x77ac8>
   88e64:	add	r4, r4, #20
   88e68:	rsb	r2, r4, #32
   88e6c:	lsr	r0, r0, r4
   88e70:	orr	r0, r0, r1, lsl r2
   88e74:	orr	r1, r5, r1, lsr r4
   88e78:	pop	{r4, r5, pc}
   88e7c:	rsb	r4, r4, #12
   88e80:	rsb	r2, r4, #32
   88e84:	lsr	r0, r0, r2
   88e88:	orr	r0, r0, r1, lsl r4
   88e8c:	mov	r1, r5
   88e90:	pop	{r4, r5, pc}
   88e94:	lsr	r0, r1, r4
   88e98:	mov	r1, r5
   88e9c:	pop	{r4, r5, pc}
   88ea0:	teq	r4, #0
   88ea4:	eor	r3, r3, #1048576	; 0x100000
   88ea8:	eoreq	r1, r1, #1048576	; 0x100000
   88eac:	addeq	r4, r4, #1
   88eb0:	subne	r5, r5, #1
   88eb4:	b	88d40 <fputs@plt+0x7798c>
   88eb8:	mvns	ip, r4, asr #21
   88ebc:	mvnsne	ip, r5, asr #21
   88ec0:	beq	88f28 <fputs@plt+0x77b74>
   88ec4:	teq	r4, r5
   88ec8:	teqeq	r0, r2
   88ecc:	beq	88ee0 <fputs@plt+0x77b2c>
   88ed0:	orrs	ip, r4, r0
   88ed4:	moveq	r1, r3
   88ed8:	moveq	r0, r2
   88edc:	pop	{r4, r5, pc}
   88ee0:	teq	r1, r3
   88ee4:	movne	r1, #0
   88ee8:	movne	r0, #0
   88eec:	popne	{r4, r5, pc}
   88ef0:	lsrs	ip, r4, #21
   88ef4:	bne	88f08 <fputs@plt+0x77b54>
   88ef8:	lsls	r0, r0, #1
   88efc:	adcs	r1, r1, r1
   88f00:	orrcs	r1, r1, #-2147483648	; 0x80000000
   88f04:	pop	{r4, r5, pc}
   88f08:	adds	r4, r4, #4194304	; 0x400000
   88f0c:	addcc	r1, r1, #1048576	; 0x100000
   88f10:	popcc	{r4, r5, pc}
   88f14:	and	r5, r1, #-2147483648	; 0x80000000
   88f18:	orr	r1, r5, #2130706432	; 0x7f000000
   88f1c:	orr	r1, r1, #15728640	; 0xf00000
   88f20:	mov	r0, #0
   88f24:	pop	{r4, r5, pc}
   88f28:	mvns	ip, r4, asr #21
   88f2c:	movne	r1, r3
   88f30:	movne	r0, r2
   88f34:	mvnseq	ip, r5, asr #21
   88f38:	movne	r3, r1
   88f3c:	movne	r2, r0
   88f40:	orrs	r4, r0, r1, lsl #12
   88f44:	orrseq	r5, r2, r3, lsl #12
   88f48:	teqeq	r1, r3
   88f4c:	orrne	r1, r1, #524288	; 0x80000
   88f50:	pop	{r4, r5, pc}
   88f54:	teq	r0, #0
   88f58:	moveq	r1, #0
   88f5c:	bxeq	lr
   88f60:	push	{r4, r5, lr}
   88f64:	mov	r4, #1024	; 0x400
   88f68:	add	r4, r4, #50	; 0x32
   88f6c:	mov	r5, #0
   88f70:	mov	r1, #0
   88f74:	b	88df0 <fputs@plt+0x77a3c>
   88f78:	teq	r0, #0
   88f7c:	moveq	r1, #0
   88f80:	bxeq	lr
   88f84:	push	{r4, r5, lr}
   88f88:	mov	r4, #1024	; 0x400
   88f8c:	add	r4, r4, #50	; 0x32
   88f90:	ands	r5, r0, #-2147483648	; 0x80000000
   88f94:	rsbmi	r0, r0, #0
   88f98:	mov	r1, #0
   88f9c:	b	88df0 <fputs@plt+0x77a3c>
   88fa0:	lsls	r2, r0, #1
   88fa4:	asr	r1, r2, #3
   88fa8:	rrx	r1, r1
   88fac:	lsl	r0, r2, #28
   88fb0:	andsne	r3, r2, #-16777216	; 0xff000000
   88fb4:	teqne	r3, #-16777216	; 0xff000000
   88fb8:	eorne	r1, r1, #939524096	; 0x38000000
   88fbc:	bxne	lr
   88fc0:	bics	r2, r2, #-16777216	; 0xff000000
   88fc4:	bxeq	lr
   88fc8:	teq	r3, #-16777216	; 0xff000000
   88fcc:	orreq	r1, r1, #524288	; 0x80000
   88fd0:	bxeq	lr
   88fd4:	push	{r4, r5, lr}
   88fd8:	mov	r4, #896	; 0x380
   88fdc:	and	r5, r1, #-2147483648	; 0x80000000
   88fe0:	bic	r1, r1, #-2147483648	; 0x80000000
   88fe4:	b	88df0 <fputs@plt+0x77a3c>
   88fe8:	orrs	r2, r0, r1
   88fec:	bxeq	lr
   88ff0:	push	{r4, r5, lr}
   88ff4:	mov	r5, #0
   88ff8:	b	89018 <fputs@plt+0x77c64>
   88ffc:	orrs	r2, r0, r1
   89000:	bxeq	lr
   89004:	push	{r4, r5, lr}
   89008:	ands	r5, r1, #-2147483648	; 0x80000000
   8900c:	bpl	89018 <fputs@plt+0x77c64>
   89010:	rsbs	r0, r0, #0
   89014:	rsc	r1, r1, #0
   89018:	mov	r4, #1024	; 0x400
   8901c:	add	r4, r4, #50	; 0x32
   89020:	lsrs	ip, r1, #22
   89024:	beq	88d94 <fputs@plt+0x779e0>
   89028:	mov	r2, #3
   8902c:	lsrs	ip, ip, #3
   89030:	addne	r2, r2, #3
   89034:	lsrs	ip, ip, #3
   89038:	addne	r2, r2, #3
   8903c:	add	r2, r2, ip, lsr #3
   89040:	rsb	r3, r2, #32
   89044:	lsl	ip, r0, r3
   89048:	lsr	r0, r0, r2
   8904c:	orr	r0, r0, r1, lsl r3
   89050:	lsr	r1, r1, r2
   89054:	add	r4, r4, r2
   89058:	b	88d94 <fputs@plt+0x779e0>
   8905c:	cmp	r3, #0
   89060:	cmpeq	r2, #0
   89064:	bne	89088 <fputs@plt+0x77cd4>
   89068:	cmp	r1, #0
   8906c:	movlt	r1, #-2147483648	; 0x80000000
   89070:	movlt	r0, #0
   89074:	blt	89084 <fputs@plt+0x77cd0>
   89078:	cmpeq	r0, #0
   8907c:	mvnne	r1, #-2147483648	; 0x80000000
   89080:	mvnne	r0, #0
   89084:	b	8916c <fputs@plt+0x77db8>
   89088:	sub	sp, sp, #8
   8908c:	push	{sp, lr}
   89090:	cmp	r1, #0
   89094:	blt	890b4 <fputs@plt+0x77d00>
   89098:	cmp	r3, #0
   8909c:	blt	890e8 <fputs@plt+0x77d34>
   890a0:	bl	891e8 <fputs@plt+0x77e34>
   890a4:	ldr	lr, [sp, #4]
   890a8:	add	sp, sp, #8
   890ac:	pop	{r2, r3}
   890b0:	bx	lr
   890b4:	rsbs	r0, r0, #0
   890b8:	sbc	r1, r1, r1, lsl #1
   890bc:	cmp	r3, #0
   890c0:	blt	8910c <fputs@plt+0x77d58>
   890c4:	bl	891e8 <fputs@plt+0x77e34>
   890c8:	ldr	lr, [sp, #4]
   890cc:	add	sp, sp, #8
   890d0:	pop	{r2, r3}
   890d4:	rsbs	r0, r0, #0
   890d8:	sbc	r1, r1, r1, lsl #1
   890dc:	rsbs	r2, r2, #0
   890e0:	sbc	r3, r3, r3, lsl #1
   890e4:	bx	lr
   890e8:	rsbs	r2, r2, #0
   890ec:	sbc	r3, r3, r3, lsl #1
   890f0:	bl	891e8 <fputs@plt+0x77e34>
   890f4:	ldr	lr, [sp, #4]
   890f8:	add	sp, sp, #8
   890fc:	pop	{r2, r3}
   89100:	rsbs	r0, r0, #0
   89104:	sbc	r1, r1, r1, lsl #1
   89108:	bx	lr
   8910c:	rsbs	r2, r2, #0
   89110:	sbc	r3, r3, r3, lsl #1
   89114:	bl	891e8 <fputs@plt+0x77e34>
   89118:	ldr	lr, [sp, #4]
   8911c:	add	sp, sp, #8
   89120:	pop	{r2, r3}
   89124:	rsbs	r2, r2, #0
   89128:	sbc	r3, r3, r3, lsl #1
   8912c:	bx	lr
   89130:	cmp	r3, #0
   89134:	cmpeq	r2, #0
   89138:	bne	89150 <fputs@plt+0x77d9c>
   8913c:	cmp	r1, #0
   89140:	cmpeq	r0, #0
   89144:	mvnne	r1, #0
   89148:	mvnne	r0, #0
   8914c:	b	8916c <fputs@plt+0x77db8>
   89150:	sub	sp, sp, #8
   89154:	push	{sp, lr}
   89158:	bl	891e8 <fputs@plt+0x77e34>
   8915c:	ldr	lr, [sp, #4]
   89160:	add	sp, sp, #8
   89164:	pop	{r2, r3}
   89168:	bx	lr
   8916c:	push	{r1, lr}
   89170:	mov	r0, #8
   89174:	bl	11240 <raise@plt>
   89178:	pop	{r1, pc}
   8917c:	vmov	d7, r0, r1
   89180:	vcmpe.f64	d7, #0.0
   89184:	vmrs	APSR_nzcv, fpscr
   89188:	bmi	89190 <fputs@plt+0x77ddc>
   8918c:	b	891a8 <fputs@plt+0x77df4>
   89190:	push	{r4, lr}
   89194:	eor	r1, r1, #-2147483648	; 0x80000000
   89198:	bl	891a8 <fputs@plt+0x77df4>
   8919c:	rsbs	r0, r0, #0
   891a0:	rsc	r1, r1, #0
   891a4:	pop	{r4, pc}
   891a8:	vmov	d6, r0, r1
   891ac:	vldr	d7, [pc, #36]	; 891d8 <fputs@plt+0x77e24>
   891b0:	vldr	d5, [pc, #40]	; 891e0 <fputs@plt+0x77e2c>
   891b4:	vmul.f64	d7, d6, d7
   891b8:	vcvt.u32.f64	s14, d7
   891bc:	vcvt.f64.u32	d4, s14
   891c0:	vmov	r1, s14
   891c4:	vmls.f64	d6, d4, d5
   891c8:	vcvt.u32.f64	s15, d6
   891cc:	vmov	r0, s15
   891d0:	bx	lr
   891d4:	nop			; (mov r0, r0)
   891d8:	andeq	r0, r0, r0
   891dc:	ldclcc	0, cr0, [r0]
   891e0:	andeq	r0, r0, r0
   891e4:	mvnsmi	r0, r0
   891e8:	cmp	r1, r3
   891ec:	cmpeq	r0, r2
   891f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   891f4:	mov	r4, r0
   891f8:	movcc	r0, #0
   891fc:	mov	r5, r1
   89200:	ldr	lr, [sp, #36]	; 0x24
   89204:	movcc	r1, r0
   89208:	bcc	89304 <fputs@plt+0x77f50>
   8920c:	cmp	r3, #0
   89210:	clzeq	ip, r2
   89214:	clzne	ip, r3
   89218:	addeq	ip, ip, #32
   8921c:	cmp	r5, #0
   89220:	clzeq	r1, r4
   89224:	addeq	r1, r1, #32
   89228:	clzne	r1, r5
   8922c:	sub	ip, ip, r1
   89230:	sub	sl, ip, #32
   89234:	lsl	r9, r3, ip
   89238:	rsb	fp, ip, #32
   8923c:	orr	r9, r9, r2, lsl sl
   89240:	orr	r9, r9, r2, lsr fp
   89244:	lsl	r8, r2, ip
   89248:	cmp	r5, r9
   8924c:	cmpeq	r4, r8
   89250:	movcc	r0, #0
   89254:	movcc	r1, r0
   89258:	bcc	89274 <fputs@plt+0x77ec0>
   8925c:	mov	r0, #1
   89260:	subs	r4, r4, r8
   89264:	lsl	r1, r0, sl
   89268:	orr	r1, r1, r0, lsr fp
   8926c:	lsl	r0, r0, ip
   89270:	sbc	r5, r5, r9
   89274:	cmp	ip, #0
   89278:	beq	89304 <fputs@plt+0x77f50>
   8927c:	lsr	r6, r8, #1
   89280:	orr	r6, r6, r9, lsl #31
   89284:	lsr	r7, r9, #1
   89288:	mov	r2, ip
   8928c:	b	892b0 <fputs@plt+0x77efc>
   89290:	subs	r3, r4, r6
   89294:	sbc	r8, r5, r7
   89298:	adds	r3, r3, r3
   8929c:	adc	r8, r8, r8
   892a0:	adds	r4, r3, #1
   892a4:	adc	r5, r8, #0
   892a8:	subs	r2, r2, #1
   892ac:	beq	892cc <fputs@plt+0x77f18>
   892b0:	cmp	r5, r7
   892b4:	cmpeq	r4, r6
   892b8:	bcs	89290 <fputs@plt+0x77edc>
   892bc:	adds	r4, r4, r4
   892c0:	adc	r5, r5, r5
   892c4:	subs	r2, r2, #1
   892c8:	bne	892b0 <fputs@plt+0x77efc>
   892cc:	lsr	r3, r4, ip
   892d0:	orr	r3, r3, r5, lsl fp
   892d4:	lsr	r2, r5, ip
   892d8:	orr	r3, r3, r5, lsr sl
   892dc:	adds	r0, r0, r4
   892e0:	mov	r4, r3
   892e4:	lsl	r3, r2, ip
   892e8:	orr	r3, r3, r4, lsl sl
   892ec:	lsl	ip, r4, ip
   892f0:	orr	r3, r3, r4, lsr fp
   892f4:	adc	r1, r1, r5
   892f8:	subs	r0, r0, ip
   892fc:	mov	r5, r2
   89300:	sbc	r1, r1, r3
   89304:	cmp	lr, #0
   89308:	strdne	r4, [lr]
   8930c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89310:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   89314:	mov	r7, r0
   89318:	ldr	r6, [pc, #72]	; 89368 <fputs@plt+0x77fb4>
   8931c:	ldr	r5, [pc, #72]	; 8936c <fputs@plt+0x77fb8>
   89320:	add	r6, pc, r6
   89324:	add	r5, pc, r5
   89328:	sub	r6, r6, r5
   8932c:	mov	r8, r1
   89330:	mov	r9, r2
   89334:	bl	1107c <rb_sleep@plt-0x20>
   89338:	asrs	r6, r6, #2
   8933c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   89340:	mov	r4, #0
   89344:	add	r4, r4, #1
   89348:	ldr	r3, [r5], #4
   8934c:	mov	r2, r9
   89350:	mov	r1, r8
   89354:	mov	r0, r7
   89358:	blx	r3
   8935c:	cmp	r6, r4
   89360:	bne	89344 <fputs@plt+0x77f90>
   89364:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   89368:	andeq	sl, r1, ip, asr #23
   8936c:	andeq	sl, r1, r4, asr #23
   89370:	bx	lr
   89374:	mov	r2, r1
   89378:	mov	r1, r0
   8937c:	mov	r0, #3
   89380:	b	11294 <__xstat64@plt>
   89384:	mov	r2, r1
   89388:	mov	r1, r0
   8938c:	mov	r0, #3
   89390:	b	1118c <__fxstat64@plt>
   89394:	mov	r2, r1
   89398:	mov	r1, r0
   8939c:	mov	r0, #3
   893a0:	b	11324 <__lxstat64@plt>

Disassembly of section .fini:

000893a4 <.fini>:
   893a4:	push	{r3, lr}
   893a8:	pop	{r3, pc}
