/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:51 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00604500 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00604504 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00604508 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0060450c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00604510 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00604514 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00604518 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0060451c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00604520 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00604524 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00604528 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0060452c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               8

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_MASK               0x00000080
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_SHIFT              7
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_MASK               0x00000040
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_SHIFT              6
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x00000008
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               3

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_SHIFT              2
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  8

/* BVNF_INTR2_5 :: R5F_SET :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_MASK                  0x00000080
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_SHIFT                 7
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_MASK                  0x00000040
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_SHIFT                 6
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x00000008
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  3

/* BVNF_INTR2_5 :: R5F_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_SHIFT                 2
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                8

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_MASK                0x00000080
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_SHIFT               7
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_MASK                0x00000040
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_SHIFT               6
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x00000008
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                3

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_SHIFT               2
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          8

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          3

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             8

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_SHIFT            7
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_SHIFT            6
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             3

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0x1fffff00
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           8

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           3

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               8

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_MASK               0x00000080
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_SHIFT              7
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_MASK               0x00000040
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_SHIFT              6
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x00000008
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               3

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_SHIFT              2
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  8

/* BVNF_INTR2_5 :: PCI_SET :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_MASK                  0x00000080
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_SHIFT                 7
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_MASK                  0x00000040
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_SHIFT                 6
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x00000008
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  3

/* BVNF_INTR2_5 :: PCI_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_SHIFT                 2
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                8

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_MASK                0x00000080
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_SHIFT               7
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_MASK                0x00000040
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_SHIFT               6
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x00000008
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                3

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_SHIFT               2
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          8

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          3

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             8

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_SHIFT            7
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_SHIFT            6
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             3

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [28:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0x1fffff00
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           8

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_3_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_2_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           3

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
