 
****************************************
Report : resources
Design : vcve2_top
Version: R-2020.09-SP2
Date   : Wed Jan 29 10:43:02 2025
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808
****************************************
Resource Sharing Report for design
        vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808
        in file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW_rash      | A_width=5  |               | srl_1104 srl_1104_2  |
|          |              | SH_width=3 |               |                      |
| r126     | DW01_dec     | width=3    |               | sub_1237 sub_1249    |
| r128     | DW01_inc     | width=3    |               | add_1247 add_1259    |
| r143     | DW01_cmp2    | width=3    |               | gt_1104              |
| r145     | DW01_ash     | A_width=12 |               | sll_1104             |
|          |              | SH_width=3 |               |                      |
| r147     | DW01_sub     | width=3    |               | sub_1104             |
| r149     | DW_rash      | A_width=5  |               | srl_1104_3           |
|          |              | SH_width=3 |               |                      |
| r151     | DW01_cmp2    | width=32   |               | lte_1109             |
| r153     | DW01_cmp2    | width=32   |               | lte_1110             |
| r155     | DW01_inc     | width=33   |               | add_1193_round       |
| r157     | DW01_cmp6    | width=5    |               | ne_1219              |
| r159     | DW01_cmp6    | width=5    |               | ne_1219_2            |
| r161     | DW01_cmp6    | width=5    |               | ne_1219_3            |
| r163     | DW01_sub     | width=3    |               | sub_1238             |
| r165     | DW01_add     | width=3    |               | add_1258             |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_1193_round     | DW01_inc         | rpl                |                |
===============================================================================

 
****************************************
Design : vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0
****************************************
Resource Sharing Report for design
        vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0
        in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r134     | DW01_cmp2    | width=2    |               | gt_251               |
| r136     | DW01_cmp6    | width=32   |               | eq_1432              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_1432            | DW01_cmp6        | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_00000001_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_00000001_0_0_0
****************************************

No implementations to report
 
****************************************
Design : vcve2_counter_CounterWidth64_ProvideValUpd1
****************************************
Resource Sharing Report for design vcve2_counter_CounterWidth64_ProvideValUpd1
        in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r54      | DW01_inc     | width=64   |               | add_26               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_26             | DW01_inc         | rpl                |                |
===============================================================================

 
****************************************
Design : vcve2_counter_CounterWidth64
****************************************
Resource Sharing Report for design vcve2_counter_CounterWidth64 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r54      | DW01_inc     | width=64   |               | add_26               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_26             | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_csr_7_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_3_0_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_40000003
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_00000001
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_7_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_19_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_6_0c
****************************************

No implementations to report
 
****************************************
Design : vcve2_agu_AddrWidth32
****************************************
Resource Sharing Report for design vcve2_agu_AddrWidth32 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_agu.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r66      | DW01_inc     | width=5    |               | add_53               |
| r68      | DW01_inc     | width=5    |               | add_54               |
| r70      | DW01_inc     | width=5    |               | add_55               |
===============================================================================


No implementations to report
 
****************************************
Design : vcve2_vrf_interface_VLEN128_PIPE_WIDTH32
****************************************
Resource Sharing Report for design vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 in
        file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r224     | DW01_cmp6    | width=30   |               | eq_415 eq_484 eq_510 |
|          |              |            |               | eq_571 eq_606        |
| r238     | DW01_ash     | A_width=32 |               | sll_199              |
|          |              | SH_width=3 |               |                      |
| r240     | DW01_sub     | width=30   |               | sub_251              |
| r242     | DW01_sub     | width=30   |               | sub_416_aco          |
| r244     | DW01_sub     | width=30   |               | sub_495_aco          |
| r246     | DW01_sub     | width=30   |               | sub_511_aco          |
| r248     | DW01_sub     | width=30   |               | sub_576_aco          |
| r250     | DW01_sub     | width=30   |               | sub_611_aco          |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_251            | DW01_sub         | rpl                |                |
| sub_416_aco        | DW01_sub         | rpl                |                |
| sub_495_aco        | DW01_sub         | rpl                |                |
| sub_511_aco        | DW01_sub         | rpl                |                |
| sub_576_aco        | DW01_sub         | rpl                |                |
| sub_611_aco        | DW01_sub         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_register_file_ff_0_32_00000000
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_wb
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_dmem_switch
****************************************

No implementations to report
 
****************************************
Design : vcve2_lsu_interface
****************************************
Resource Sharing Report for design vcve2_lsu_interface in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r60      | DW01_add     | width=32   |               | add_73               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_73             | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_load_store_unit
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_ex_block_RV32M3_RV32B0
****************************************

No implementations to report
 
****************************************
Design : vcve2_multdiv_fast_RV32M3
****************************************
Resource Sharing Report for design vcve2_multdiv_fast_RV32M3 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r155     | DW01_ash     | A_width=32 |               | sll_516              |
|          |              | SH_width=5 |               |                      |
| r157     | DW01_dec     | width=5    |               | sub_536              |
| r259     | DW02_mult    | A_width=8  |               | mult_267             |
|          |              | B_width=8  |               |                      |
| r361     | DW02_mult    | A_width=17 |               | mult_265             |
|          |              | B_width=17 |               |                      |
| r463     | DW02_mult    | A_width=17 |               | mult_264             |
|          |              | B_width=17 |               |                      |
| r565     | DW02_mult    | A_width=17 |               | mult_263             |
|          |              | B_width=17 |               |                      |
| r674     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_270_2 |
| r676     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_270_2 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_267           | DW02_mult        | csa                |                |
| mult_265           | DW02_mult        | csa                |                |
| mult_264           | DW02_mult        | csa                |                |
| mult_263           | DW02_mult        | csa                |                |
| add_0_root_add_0_root_add_270_2       |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_270_2       |                    |                |
|                    | DW01_add         | rpl                |                |
| sll_516            | DW01_ash         | mx2                |                |
===============================================================================

 
****************************************
Design : vcve2_multdiv_fast_RV32M3_DW02_mult_0
****************************************

Resource Sharing Report for design DW02_mult_A_width8_B_width8

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=14   |               | FS_1                 |
===============================================================================

 
****************************************
Design : vcve2_multdiv_fast_RV32M3_DW02_mult_1
****************************************

Resource Sharing Report for design DW02_mult_A_width17_B_width17

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=32   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : vcve2_multdiv_fast_RV32M3_DW02_mult_2
****************************************

Resource Sharing Report for design DW02_mult_A_width17_B_width17

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=32   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : vcve2_multdiv_fast_RV32M3_DW02_mult_3
****************************************

Resource Sharing Report for design DW02_mult_A_width17_B_width17

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r58      | DW01_add     | width=32   |               | FS_1                 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| FS_1               | DW01_add         | cla                | cla            |
===============================================================================

 
****************************************
Design : vcve2_alu_RV32B0
****************************************
Resource Sharing Report for design vcve2_alu_RV32B0 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r75      | DW01_sub     | width=5    |               | sub_295              |
| r77      | DW_rash      | A_width=33 |               | sra_357              |
|          |              | SH_width=5 |               |                      |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sra_357            | DW_rash          | mx2                |                |
===============================================================================

 
****************************************
Design : vcve2_fracturable_adder_PIPE_WIDTH32
****************************************
Resource Sharing Report for design vcve2_fracturable_adder_PIPE_WIDTH32 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r78      | DW01_add     | width=9    |               | add_1_root_add_23_2  |
| r80      | DW01_add     | width=9    |               | add_1_root_add_24_2  |
| r82      | DW01_add     | width=9    |               | add_1_root_add_25_2  |
| r84      | DW01_add     | width=9    |               | add_1_root_add_26_2  |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_1_root_add_23_2                   |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_24_2                   |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_25_2                   |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_26_2                   |                    |                |
|                    | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : vcve2_id_stage_0_3_0
****************************************
Resource Sharing Report for design vcve2_id_stage_0_3_0 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r122     | DW01_ash     | A_width=32 |               | sll_324              |
|          |              | SH_width=3 |               |                      |
| r124     | DW01_ash     | A_width=32 |               | sll_341              |
|          |              | SH_width=3 |               |                      |
===============================================================================


No implementations to report
 
****************************************
Design : vcve2_controller
****************************************
Resource Sharing Report for design vcve2_controller in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r135     | DW01_add     | width=32   |               | add_604_aco          |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_604_aco        | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_decoder_0_3_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_if_stage_1a110800_1a110808
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_compressed_decoder
****************************************

No implementations to report
 
****************************************
Design : vcve2_prefetch_buffer
****************************************
Resource Sharing Report for design vcve2_prefetch_buffer in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r57      | DW01_add     | width=32   |               | add_163              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_163            | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : vcve2_fetch_fifo_00000002
****************************************
Resource Sharing Report for design vcve2_fetch_fifo_00000002 in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r73      | DW01_add     | width=31   |               | add_144              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_144            | DW01_add         | rpl                |                |
===============================================================================

1
