create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_head_foot_id_hist[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_head_foot_id_hist[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_head_foot_id_hist[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/TwoChMixer_0/inst/DOUT[0]} {design_1_i/TwoChMixer_0/inst/DOUT[1]} {design_1_i/TwoChMixer_0/inst/DOUT[2]} {design_1_i/TwoChMixer_0/inst/DOUT[3]} {design_1_i/TwoChMixer_0/inst/DOUT[4]} {design_1_i/TwoChMixer_0/inst/DOUT[5]} {design_1_i/TwoChMixer_0/inst/DOUT[6]} {design_1_i/TwoChMixer_0/inst/DOUT[7]} {design_1_i/TwoChMixer_0/inst/DOUT[8]} {design_1_i/TwoChMixer_0/inst/DOUT[9]} {design_1_i/TwoChMixer_0/inst/DOUT[10]} {design_1_i/TwoChMixer_0/inst/DOUT[11]} {design_1_i/TwoChMixer_0/inst/DOUT[12]} {design_1_i/TwoChMixer_0/inst/DOUT[13]} {design_1_i/TwoChMixer_0/inst/DOUT[14]} {design_1_i/TwoChMixer_0/inst/DOUT[15]} {design_1_i/TwoChMixer_0/inst/DOUT[16]} {design_1_i/TwoChMixer_0/inst/DOUT[17]} {design_1_i/TwoChMixer_0/inst/DOUT[18]} {design_1_i/TwoChMixer_0/inst/DOUT[19]} {design_1_i/TwoChMixer_0/inst/DOUT[20]} {design_1_i/TwoChMixer_0/inst/DOUT[21]} {design_1_i/TwoChMixer_0/inst/DOUT[22]} {design_1_i/TwoChMixer_0/inst/DOUT[23]} {design_1_i/TwoChMixer_0/inst/DOUT[24]} {design_1_i/TwoChMixer_0/inst/DOUT[25]} {design_1_i/TwoChMixer_0/inst/DOUT[26]} {design_1_i/TwoChMixer_0/inst/DOUT[27]} {design_1_i/TwoChMixer_0/inst/DOUT[28]} {design_1_i/TwoChMixer_0/inst/DOUT[29]} {design_1_i/TwoChMixer_0/inst/DOUT[30]} {design_1_i/TwoChMixer_0/inst/DOUT[31]} {design_1_i/TwoChMixer_0/inst/DOUT[32]} {design_1_i/TwoChMixer_0/inst/DOUT[33]} {design_1_i/TwoChMixer_0/inst/DOUT[34]} {design_1_i/TwoChMixer_0/inst/DOUT[35]} {design_1_i/TwoChMixer_0/inst/DOUT[36]} {design_1_i/TwoChMixer_0/inst/DOUT[37]} {design_1_i/TwoChMixer_0/inst/DOUT[38]} {design_1_i/TwoChMixer_0/inst/DOUT[39]} {design_1_i/TwoChMixer_0/inst/DOUT[40]} {design_1_i/TwoChMixer_0/inst/DOUT[41]} {design_1_i/TwoChMixer_0/inst/DOUT[42]} {design_1_i/TwoChMixer_0/inst/DOUT[43]} {design_1_i/TwoChMixer_0/inst/DOUT[44]} {design_1_i/TwoChMixer_0/inst/DOUT[45]} {design_1_i/TwoChMixer_0/inst/DOUT[46]} {design_1_i/TwoChMixer_0/inst/DOUT[47]} {design_1_i/TwoChMixer_0/inst/DOUT[48]} {design_1_i/TwoChMixer_0/inst/DOUT[49]} {design_1_i/TwoChMixer_0/inst/DOUT[50]} {design_1_i/TwoChMixer_0/inst/DOUT[51]} {design_1_i/TwoChMixer_0/inst/DOUT[52]} {design_1_i/TwoChMixer_0/inst/DOUT[53]} {design_1_i/TwoChMixer_0/inst/DOUT[54]} {design_1_i/TwoChMixer_0/inst/DOUT[55]} {design_1_i/TwoChMixer_0/inst/DOUT[56]} {design_1_i/TwoChMixer_0/inst/DOUT[57]} {design_1_i/TwoChMixer_0/inst/DOUT[58]} {design_1_i/TwoChMixer_0/inst/DOUT[59]} {design_1_i/TwoChMixer_0/inst/DOUT[60]} {design_1_i/TwoChMixer_0/inst/DOUT[61]} {design_1_i/TwoChMixer_0/inst/DOUT[62]} {design_1_i/TwoChMixer_0/inst/DOUT[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_head_foot_id_hist[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_head_foot_id_hist[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_head_foot_id_hist[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[0]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[1]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[2]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[3]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[4]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[5]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[6]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[7]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[8]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[9]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[10]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[11]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[12]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[13]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[14]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[15]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[16]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[17]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[18]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[19]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[20]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[21]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[22]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[23]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[24]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[25]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[26]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[27]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[28]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[29]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[30]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[31]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[32]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[33]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[34]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[35]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[36]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[37]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[38]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[39]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[40]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[41]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[42]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[43]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[44]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[45]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[46]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[47]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[48]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[49]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[50]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[51]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[52]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[53]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[54]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[55]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[56]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[57]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[58]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[59]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[60]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[61]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[62]} {design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_correct_data_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/CH0_DIN_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_din_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_checked_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_footer_lostD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_checked_pauseD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch0_header_lostD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_correct_data_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/CH1_DIN_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_din_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_checked_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_footer_lostD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked_footer_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked_header_foundD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_checked_pauseD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/TwoChMixer_0/inst/DualChMixer/ch1_header_lostD]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/TwoChMixer_0/inst/oVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch1Fifo/U0/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch1Fifo/U0/prog_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch1Fifo/U0/prog_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch1Fifo/U0/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch0Fifo/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch0Fifo/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch0Fifo/prog_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/TwoChMixer_0/inst/Ch0Fifo/prog_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/InfoFifo/U0/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/AsyncDataFifo/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFifo/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFifo/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFifo/prog_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/InfoFifo/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFifo/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFifo/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFifo/prog_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/AsyncDataFifo/empty]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 96 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[4]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[5]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[6]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[7]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[8]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[9]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[10]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[11]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[12]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[13]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[14]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[15]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[20]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[21]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[22]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[23]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[24]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[25]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[26]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[27]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[28]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[29]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[30]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[31]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[36]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[37]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[38]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[39]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[40]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[41]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[42]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[43]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[44]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[45]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[46]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[47]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[52]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[53]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[54]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[55]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[56]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[57]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[58]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[59]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[60]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[61]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[62]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[63]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[68]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[69]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[70]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[71]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[72]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[73]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[74]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[75]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[76]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[77]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[78]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[79]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[84]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[85]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[86]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[87]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[88]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[89]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[90]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[91]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[92]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[93]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[94]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[95]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[100]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[101]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[102]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[103]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[104]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[105]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[106]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[107]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[108]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[109]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[110]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[111]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[116]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[117]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[118]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[119]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[120]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[121]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[122]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[123]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[124]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[125]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[126]} {design_1_i/MinimumTrigger_0/S_AXIS_TDATA[127]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 96 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[4]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[5]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[6]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[7]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[8]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[9]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[10]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[11]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[12]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[13]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[14]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[15]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[20]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[21]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[22]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[23]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[24]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[25]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[26]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[27]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[28]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[29]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[30]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[31]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[36]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[37]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[38]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[39]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[40]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[41]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[42]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[43]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[44]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[45]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[46]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[47]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[52]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[53]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[54]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[55]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[56]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[57]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[58]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[59]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[60]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[61]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[62]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[63]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[68]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[69]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[70]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[71]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[72]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[73]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[74]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[75]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[76]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[77]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[78]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[79]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[84]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[85]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[86]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[87]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[88]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[89]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[90]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[91]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[92]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[93]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[94]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[95]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[100]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[101]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[102]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[103]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[104]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[105]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[106]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[107]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[108]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[109]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[110]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[111]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[116]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[117]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[118]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[119]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[120]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[121]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[122]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[123]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[124]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[125]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[126]} {design_1_i/MinimumTrigger_1/S_AXIS_TDATA[127]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/InfoFifo/U0/full]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/AsyncDataFifo/full]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/InfoFifo/full]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/AsyncDataFifo/full]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_clk_out1]
