library ieee;
use ieee.std_logic_1164.all;

entity DUT is
    port(input_vector: in std_logic_vector(17 downto 0);
       	output_vector: out std_logic_vector(15 downto 0));
end entity;

architecture DutWrap of DUT is
	component Register_File is
		port (A1, A2, A3: in std_logic_vector(2 downto 0);
				D1, D2, D3: out std_logic_vector(15 downto 0);
				clk, w_enable: in std_logic);
	end component Register_File;
begin
   add_instance: Register_N 
			port map (
					input => input_vector(17 downto 2),
					w_enable => input_vector(1),
					clk => input_vector(0),
					output => output_vector
					);
end DutWrap;