// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_invMain_HH_
#define _aes_invMain_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "invMixColumn.h"
#include "createRoundKey.h"
#include "aes_invMain_expang8j.h"
#include "aes_invMain_rsbox.h"

namespace ap_rtl {

struct aes_invMain : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > state_0_read;
    sc_in< sc_lv<8> > state_1_read;
    sc_in< sc_lv<8> > state_2_read;
    sc_in< sc_lv<8> > state_3_read;
    sc_in< sc_lv<8> > state_4_read;
    sc_in< sc_lv<8> > state_5_read;
    sc_in< sc_lv<8> > state_6_read;
    sc_in< sc_lv<8> > state_7_read;
    sc_in< sc_lv<8> > state_8_read;
    sc_in< sc_lv<8> > state_9_read;
    sc_in< sc_lv<8> > state_10_read;
    sc_in< sc_lv<8> > state_11_read;
    sc_in< sc_lv<8> > state_12_read;
    sc_in< sc_lv<8> > state_13_read;
    sc_in< sc_lv<8> > state_14_read;
    sc_in< sc_lv<8> > state_15_read;
    sc_out< sc_lv<8> > ap_return_0;
    sc_out< sc_lv<8> > ap_return_1;
    sc_out< sc_lv<8> > ap_return_2;
    sc_out< sc_lv<8> > ap_return_3;
    sc_out< sc_lv<8> > ap_return_4;
    sc_out< sc_lv<8> > ap_return_5;
    sc_out< sc_lv<8> > ap_return_6;
    sc_out< sc_lv<8> > ap_return_7;
    sc_out< sc_lv<8> > ap_return_8;
    sc_out< sc_lv<8> > ap_return_9;
    sc_out< sc_lv<8> > ap_return_10;
    sc_out< sc_lv<8> > ap_return_11;
    sc_out< sc_lv<8> > ap_return_12;
    sc_out< sc_lv<8> > ap_return_13;
    sc_out< sc_lv<8> > ap_return_14;
    sc_out< sc_lv<8> > ap_return_15;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    aes_invMain(sc_module_name name);
    SC_HAS_PROCESS(aes_invMain);

    ~aes_invMain();

    sc_trace_file* mVcdFile;

    aes_invMain_expang8j* expandedKey41_U;
    aes_invMain_rsbox* rsbox_U;
    invMixColumn* grp_invMixColumn_fu_619;
    invMixColumn* grp_invMixColumn_fu_627;
    createRoundKey* grp_createRoundKey_fu_635;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > expandedKey41_ce0;
    sc_signal< sc_lv<8> > expandedKey41_q0;
    sc_signal< sc_logic > expandedKey41_ce1;
    sc_signal< sc_lv<8> > expandedKey41_q1;
    sc_signal< sc_lv<8> > rsbox_address0;
    sc_signal< sc_logic > rsbox_ce0;
    sc_signal< sc_lv<8> > rsbox_q0;
    sc_signal< sc_lv<8> > rsbox_address1;
    sc_signal< sc_logic > rsbox_ce1;
    sc_signal< sc_lv<8> > rsbox_q1;
    sc_signal< sc_lv<8> > rsbox_address2;
    sc_signal< sc_logic > rsbox_ce2;
    sc_signal< sc_lv<8> > rsbox_q2;
    sc_signal< sc_lv<8> > rsbox_address3;
    sc_signal< sc_logic > rsbox_ce3;
    sc_signal< sc_lv<8> > rsbox_q3;
    sc_signal< sc_lv<8> > state_0_read_assign_4_reg_447;
    sc_signal< sc_lv<8> > state_1_read_assign_4_reg_457;
    sc_signal< sc_lv<8> > state_2_read_assign_4_reg_467;
    sc_signal< sc_lv<8> > state_3_read_assign_4_reg_477;
    sc_signal< sc_lv<8> > state_4_read_assign_5_reg_487;
    sc_signal< sc_lv<8> > state_5_read_assign_5_reg_497;
    sc_signal< sc_lv<8> > state_6_read_assign_5_reg_507;
    sc_signal< sc_lv<8> > tmp_21_reg_517;
    sc_signal< sc_lv<8> > state_8_read_assign_5_reg_527;
    sc_signal< sc_lv<8> > state_9_read_assign_5_reg_537;
    sc_signal< sc_lv<8> > tmp_23_reg_547;
    sc_signal< sc_lv<8> > tmp_22_reg_557;
    sc_signal< sc_lv<8> > state_12_read_assig_reg_567;
    sc_signal< sc_lv<8> > tmp_26_reg_577;
    sc_signal< sc_lv<8> > tmp_25_reg_587;
    sc_signal< sc_lv<8> > tmp_24_reg_597;
    sc_signal< sc_lv<4> > i_reg_607;
    sc_signal< sc_lv<8> > reg_676;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1563;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<8> > reg_680;
    sc_signal< sc_lv<8> > reg_684;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<8> > reg_688;
    sc_signal< sc_lv<8> > reg_692;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<8> > reg_696;
    sc_signal< sc_lv<8> > reg_700;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<8> > reg_704;
    sc_signal< sc_lv<8> > reg_708;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<8> > reg_712;
    sc_signal< sc_lv<8> > reg_716;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state18_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<8> > reg_720;
    sc_signal< sc_lv<8> > xor_ln236_fu_788_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > xor_ln236_16_fu_794_p2;
    sc_signal< sc_lv<8> > xor_ln236_17_fu_800_p2;
    sc_signal< sc_lv<8> > xor_ln236_18_fu_806_p2;
    sc_signal< sc_lv<8> > xor_ln236_19_fu_812_p2;
    sc_signal< sc_lv<8> > xor_ln236_20_fu_818_p2;
    sc_signal< sc_lv<8> > xor_ln236_21_fu_824_p2;
    sc_signal< sc_lv<8> > xor_ln236_22_fu_830_p2;
    sc_signal< sc_lv<8> > xor_ln236_23_fu_836_p2;
    sc_signal< sc_lv<8> > xor_ln236_24_fu_842_p2;
    sc_signal< sc_lv<8> > xor_ln236_25_fu_848_p2;
    sc_signal< sc_lv<8> > xor_ln236_26_fu_854_p2;
    sc_signal< sc_lv<8> > xor_ln236_27_fu_860_p2;
    sc_signal< sc_lv<8> > xor_ln236_28_fu_866_p2;
    sc_signal< sc_lv<8> > xor_ln236_29_fu_872_p2;
    sc_signal< sc_lv<8> > xor_ln236_30_fu_878_p2;
    sc_signal< sc_lv<1> > icmp_ln35_fu_884_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1563_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<4> > add_ln35_fu_973_p2;
    sc_signal< sc_lv<4> > add_ln35_reg_1637;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_0;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_1;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_2;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_3;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_4;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_5;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_6;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_7;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_8;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_9;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_10;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_11;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_12;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_13;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_14;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_ap_return_15;
    sc_signal< sc_lv<8> > call_ret2_reg_1642_14;
    sc_signal< sc_lv<8> > call_ret2_reg_1642_15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<8> > column_0_8_fu_1045_p2;
    sc_signal< sc_lv<8> > column_0_8_reg_1658;
    sc_signal< sc_lv<8> > column_0_9_fu_1051_p2;
    sc_signal< sc_lv<8> > column_0_9_reg_1663;
    sc_signal< sc_lv<8> > column_0_11_fu_1057_p2;
    sc_signal< sc_lv<8> > column_0_11_reg_1668;
    sc_signal< sc_lv<8> > column_0_13_fu_1063_p2;
    sc_signal< sc_lv<8> > column_0_13_reg_1673;
    sc_signal< sc_lv<8> > column_1_8_fu_1069_p2;
    sc_signal< sc_lv<8> > column_1_8_reg_1678;
    sc_signal< sc_lv<8> > column_1_9_fu_1075_p2;
    sc_signal< sc_lv<8> > column_1_9_reg_1683;
    sc_signal< sc_lv<8> > column_1_11_fu_1081_p2;
    sc_signal< sc_lv<8> > column_1_11_reg_1688;
    sc_signal< sc_lv<8> > column_1_13_fu_1087_p2;
    sc_signal< sc_lv<8> > column_1_13_reg_1693;
    sc_signal< sc_lv<8> > column_2_8_fu_1093_p2;
    sc_signal< sc_lv<8> > column_2_8_reg_1698;
    sc_signal< sc_lv<8> > column_2_9_fu_1099_p2;
    sc_signal< sc_lv<8> > column_2_9_reg_1703;
    sc_signal< sc_lv<8> > column_2_11_fu_1105_p2;
    sc_signal< sc_lv<8> > column_2_11_reg_1708;
    sc_signal< sc_lv<8> > column_2_13_fu_1111_p2;
    sc_signal< sc_lv<8> > column_2_13_reg_1713;
    sc_signal< sc_lv<8> > column_3_8_fu_1117_p2;
    sc_signal< sc_lv<8> > column_3_8_reg_1718;
    sc_signal< sc_lv<8> > column_3_9_fu_1123_p2;
    sc_signal< sc_lv<8> > column_3_9_reg_1723;
    sc_signal< sc_lv<8> > column_3_11_fu_1135_p2;
    sc_signal< sc_lv<8> > column_3_11_reg_1728;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > column_3_13_fu_1141_p2;
    sc_signal< sc_lv<8> > column_3_13_reg_1733;
    sc_signal< sc_lv<8> > column_0_reg_1738;
    sc_signal< sc_lv<8> > column_1_reg_1743;
    sc_signal< sc_lv<8> > column_2_reg_1748;
    sc_signal< sc_lv<8> > column_3_reg_1753;
    sc_signal< sc_lv<8> > column_0_10_reg_1758;
    sc_signal< sc_lv<8> > column_1_10_reg_1763;
    sc_signal< sc_lv<8> > column_2_10_reg_1768;
    sc_signal< sc_lv<8> > column_3_10_reg_1773;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_invMixColumn_fu_619_ap_ready;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_column_0_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_column_1_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_column_2_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_column_3_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_ap_return_0;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_ap_return_1;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_ap_return_2;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_619_ap_return_3;
    sc_signal< sc_logic > grp_invMixColumn_fu_627_ap_ready;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_column_0_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_column_1_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_column_2_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_column_3_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_ap_return_0;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_ap_return_1;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_ap_return_2;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_627_ap_return_3;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_ap_start;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_ap_done;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_ap_idle;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_ap_ready;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_expandedKey_address0;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_expandedKey_ce0;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_635_expandedKey_address1;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_expandedKey_ce1;
    sc_signal< sc_lv<9> > grp_createRoundKey_fu_635_ptr;
    sc_signal< sc_lv<8> > ap_phi_mux_state_0_read_assign_4_phi_fu_450_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<8> > ap_phi_mux_state_1_read_assign_4_phi_fu_460_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_phi_fu_611_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > grp_createRoundKey_fu_635_ap_start_reg;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<9> > zext_ln37_fu_898_p1;
    sc_signal< sc_lv<64> > zext_ln52_16_fu_903_p1;
    sc_signal< sc_lv<64> > zext_ln52_17_fu_908_p1;
    sc_signal< sc_lv<64> > zext_ln52_18_fu_913_p1;
    sc_signal< sc_lv<64> > zext_ln52_19_fu_918_p1;
    sc_signal< sc_lv<64> > zext_ln52_20_fu_923_p1;
    sc_signal< sc_lv<64> > zext_ln52_21_fu_928_p1;
    sc_signal< sc_lv<64> > zext_ln52_22_fu_933_p1;
    sc_signal< sc_lv<64> > zext_ln52_23_fu_938_p1;
    sc_signal< sc_lv<64> > zext_ln52_24_fu_943_p1;
    sc_signal< sc_lv<64> > zext_ln52_25_fu_948_p1;
    sc_signal< sc_lv<64> > zext_ln52_26_fu_953_p1;
    sc_signal< sc_lv<64> > zext_ln52_27_fu_958_p1;
    sc_signal< sc_lv<64> > zext_ln52_28_fu_963_p1;
    sc_signal< sc_lv<64> > zext_ln52_29_fu_968_p1;
    sc_signal< sc_lv<64> > zext_ln52_30_fu_1035_p1;
    sc_signal< sc_lv<64> > zext_ln52_31_fu_1040_p1;
    sc_signal< sc_lv<64> > zext_ln52_fu_1147_p1;
    sc_signal< sc_lv<64> > zext_ln52_1_fu_1152_p1;
    sc_signal< sc_lv<64> > zext_ln52_2_fu_1157_p1;
    sc_signal< sc_lv<64> > zext_ln52_3_fu_1162_p1;
    sc_signal< sc_lv<64> > zext_ln52_4_fu_1167_p1;
    sc_signal< sc_lv<64> > zext_ln52_5_fu_1172_p1;
    sc_signal< sc_lv<64> > zext_ln52_6_fu_1177_p1;
    sc_signal< sc_lv<64> > zext_ln52_7_fu_1182_p1;
    sc_signal< sc_lv<64> > zext_ln52_8_fu_1187_p1;
    sc_signal< sc_lv<64> > zext_ln52_9_fu_1192_p1;
    sc_signal< sc_lv<64> > zext_ln52_10_fu_1197_p1;
    sc_signal< sc_lv<64> > zext_ln52_11_fu_1202_p1;
    sc_signal< sc_lv<64> > zext_ln52_12_fu_1207_p1;
    sc_signal< sc_lv<64> > zext_ln52_13_fu_1212_p1;
    sc_signal< sc_lv<64> > zext_ln52_14_fu_1217_p1;
    sc_signal< sc_lv<64> > zext_ln52_15_fu_1222_p1;
    sc_signal< sc_lv<8> > shl_ln_fu_890_p3;
    sc_signal< sc_lv<8> > xor_ln236_31_fu_1291_p2;
    sc_signal< sc_lv<8> > xor_ln236_32_fu_1297_p2;
    sc_signal< sc_lv<8> > xor_ln236_33_fu_1303_p2;
    sc_signal< sc_lv<8> > xor_ln236_34_fu_1309_p2;
    sc_signal< sc_lv<8> > xor_ln236_35_fu_1315_p2;
    sc_signal< sc_lv<8> > xor_ln236_36_fu_1321_p2;
    sc_signal< sc_lv<8> > xor_ln236_37_fu_1327_p2;
    sc_signal< sc_lv<8> > xor_ln236_38_fu_1333_p2;
    sc_signal< sc_lv<8> > xor_ln236_39_fu_1339_p2;
    sc_signal< sc_lv<8> > xor_ln236_40_fu_1345_p2;
    sc_signal< sc_lv<8> > xor_ln236_41_fu_1351_p2;
    sc_signal< sc_lv<8> > xor_ln236_42_fu_1357_p2;
    sc_signal< sc_lv<8> > xor_ln236_43_fu_1363_p2;
    sc_signal< sc_lv<8> > xor_ln236_44_fu_1369_p2;
    sc_signal< sc_lv<8> > xor_ln236_45_fu_1375_p2;
    sc_signal< sc_lv<8> > xor_ln236_46_fu_1381_p2;
    sc_signal< sc_lv<8> > ap_return_0_preg;
    sc_signal< sc_lv<8> > ap_return_1_preg;
    sc_signal< sc_lv<8> > ap_return_2_preg;
    sc_signal< sc_lv<8> > ap_return_3_preg;
    sc_signal< sc_lv<8> > ap_return_4_preg;
    sc_signal< sc_lv<8> > ap_return_5_preg;
    sc_signal< sc_lv<8> > ap_return_6_preg;
    sc_signal< sc_lv<8> > ap_return_7_preg;
    sc_signal< sc_lv<8> > ap_return_8_preg;
    sc_signal< sc_lv<8> > ap_return_9_preg;
    sc_signal< sc_lv<8> > ap_return_10_preg;
    sc_signal< sc_lv<8> > ap_return_11_preg;
    sc_signal< sc_lv<8> > ap_return_12_preg;
    sc_signal< sc_lv<8> > ap_return_13_preg;
    sc_signal< sc_lv<8> > ap_return_14_preg;
    sc_signal< sc_lv<8> > ap_return_15_preg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_pp0_stage0;
    static const sc_lv<27> ap_ST_fsm_pp0_stage1;
    static const sc_lv<27> ap_ST_fsm_pp0_stage2;
    static const sc_lv<27> ap_ST_fsm_pp0_stage3;
    static const sc_lv<27> ap_ST_fsm_pp0_stage4;
    static const sc_lv<27> ap_ST_fsm_pp0_stage5;
    static const sc_lv<27> ap_ST_fsm_pp0_stage6;
    static const sc_lv<27> ap_ST_fsm_pp0_stage7;
    static const sc_lv<27> ap_ST_fsm_pp0_stage8;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<27> ap_ST_fsm_state28;
    static const sc_lv<27> ap_ST_fsm_state29;
    static const sc_lv<27> ap_ST_fsm_state30;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_A0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln35_fu_973_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_state10_pp0_stage0_iter0();
    void thread_ap_block_state11_pp0_stage1_iter0();
    void thread_ap_block_state12_pp0_stage2_iter0();
    void thread_ap_block_state13_pp0_stage3_iter0();
    void thread_ap_block_state14_pp0_stage4_iter0();
    void thread_ap_block_state15_pp0_stage5_iter0();
    void thread_ap_block_state16_pp0_stage6_iter0();
    void thread_ap_block_state17_pp0_stage7_iter0();
    void thread_ap_block_state18_pp0_stage8_iter0();
    void thread_ap_block_state19_pp0_stage0_iter1();
    void thread_ap_block_state20_pp0_stage1_iter1();
    void thread_ap_block_state21_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_611_p4();
    void thread_ap_phi_mux_state_0_read_assign_4_phi_fu_450_p4();
    void thread_ap_phi_mux_state_1_read_assign_4_phi_fu_460_p4();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_column_0_11_fu_1057_p2();
    void thread_column_0_13_fu_1063_p2();
    void thread_column_0_8_fu_1045_p2();
    void thread_column_0_9_fu_1051_p2();
    void thread_column_1_11_fu_1081_p2();
    void thread_column_1_13_fu_1087_p2();
    void thread_column_1_8_fu_1069_p2();
    void thread_column_1_9_fu_1075_p2();
    void thread_column_2_11_fu_1105_p2();
    void thread_column_2_13_fu_1111_p2();
    void thread_column_2_8_fu_1093_p2();
    void thread_column_2_9_fu_1099_p2();
    void thread_column_3_11_fu_1135_p2();
    void thread_column_3_13_fu_1141_p2();
    void thread_column_3_8_fu_1117_p2();
    void thread_column_3_9_fu_1123_p2();
    void thread_expandedKey41_ce0();
    void thread_expandedKey41_ce1();
    void thread_grp_createRoundKey_fu_635_ap_start();
    void thread_grp_createRoundKey_fu_635_ptr();
    void thread_grp_invMixColumn_fu_619_column_0_read();
    void thread_grp_invMixColumn_fu_619_column_1_read();
    void thread_grp_invMixColumn_fu_619_column_2_read();
    void thread_grp_invMixColumn_fu_619_column_3_read();
    void thread_grp_invMixColumn_fu_627_column_0_read();
    void thread_grp_invMixColumn_fu_627_column_1_read();
    void thread_grp_invMixColumn_fu_627_column_2_read();
    void thread_grp_invMixColumn_fu_627_column_3_read();
    void thread_icmp_ln35_fu_884_p2();
    void thread_rsbox_address0();
    void thread_rsbox_address1();
    void thread_rsbox_address2();
    void thread_rsbox_address3();
    void thread_rsbox_ce0();
    void thread_rsbox_ce1();
    void thread_rsbox_ce2();
    void thread_rsbox_ce3();
    void thread_shl_ln_fu_890_p3();
    void thread_xor_ln236_16_fu_794_p2();
    void thread_xor_ln236_17_fu_800_p2();
    void thread_xor_ln236_18_fu_806_p2();
    void thread_xor_ln236_19_fu_812_p2();
    void thread_xor_ln236_20_fu_818_p2();
    void thread_xor_ln236_21_fu_824_p2();
    void thread_xor_ln236_22_fu_830_p2();
    void thread_xor_ln236_23_fu_836_p2();
    void thread_xor_ln236_24_fu_842_p2();
    void thread_xor_ln236_25_fu_848_p2();
    void thread_xor_ln236_26_fu_854_p2();
    void thread_xor_ln236_27_fu_860_p2();
    void thread_xor_ln236_28_fu_866_p2();
    void thread_xor_ln236_29_fu_872_p2();
    void thread_xor_ln236_30_fu_878_p2();
    void thread_xor_ln236_31_fu_1291_p2();
    void thread_xor_ln236_32_fu_1297_p2();
    void thread_xor_ln236_33_fu_1303_p2();
    void thread_xor_ln236_34_fu_1309_p2();
    void thread_xor_ln236_35_fu_1315_p2();
    void thread_xor_ln236_36_fu_1321_p2();
    void thread_xor_ln236_37_fu_1327_p2();
    void thread_xor_ln236_38_fu_1333_p2();
    void thread_xor_ln236_39_fu_1339_p2();
    void thread_xor_ln236_40_fu_1345_p2();
    void thread_xor_ln236_41_fu_1351_p2();
    void thread_xor_ln236_42_fu_1357_p2();
    void thread_xor_ln236_43_fu_1363_p2();
    void thread_xor_ln236_44_fu_1369_p2();
    void thread_xor_ln236_45_fu_1375_p2();
    void thread_xor_ln236_46_fu_1381_p2();
    void thread_xor_ln236_fu_788_p2();
    void thread_zext_ln37_fu_898_p1();
    void thread_zext_ln52_10_fu_1197_p1();
    void thread_zext_ln52_11_fu_1202_p1();
    void thread_zext_ln52_12_fu_1207_p1();
    void thread_zext_ln52_13_fu_1212_p1();
    void thread_zext_ln52_14_fu_1217_p1();
    void thread_zext_ln52_15_fu_1222_p1();
    void thread_zext_ln52_16_fu_903_p1();
    void thread_zext_ln52_17_fu_908_p1();
    void thread_zext_ln52_18_fu_913_p1();
    void thread_zext_ln52_19_fu_918_p1();
    void thread_zext_ln52_1_fu_1152_p1();
    void thread_zext_ln52_20_fu_923_p1();
    void thread_zext_ln52_21_fu_928_p1();
    void thread_zext_ln52_22_fu_933_p1();
    void thread_zext_ln52_23_fu_938_p1();
    void thread_zext_ln52_24_fu_943_p1();
    void thread_zext_ln52_25_fu_948_p1();
    void thread_zext_ln52_26_fu_953_p1();
    void thread_zext_ln52_27_fu_958_p1();
    void thread_zext_ln52_28_fu_963_p1();
    void thread_zext_ln52_29_fu_968_p1();
    void thread_zext_ln52_2_fu_1157_p1();
    void thread_zext_ln52_30_fu_1035_p1();
    void thread_zext_ln52_31_fu_1040_p1();
    void thread_zext_ln52_3_fu_1162_p1();
    void thread_zext_ln52_4_fu_1167_p1();
    void thread_zext_ln52_5_fu_1172_p1();
    void thread_zext_ln52_6_fu_1177_p1();
    void thread_zext_ln52_7_fu_1182_p1();
    void thread_zext_ln52_8_fu_1187_p1();
    void thread_zext_ln52_9_fu_1192_p1();
    void thread_zext_ln52_fu_1147_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
