17ef4af0ec0f ("x86/mce/AMD: Use saved threshold block info in interrupt handler")
37d43acfd79f ("x86/mce/AMD: Redo error logging from APIC LVT interrupt handlers")
669c00f09935 ("x86/ras: Flip the TSC-adding logic")
f5382de9d4b1 ("x86/mce/AMD: Add system physical address translation for AMD Fam17h")
18807ddb7f88 ("x86/mce/AMD: Reset Threshold Limit after logging error")
54467353a965 ("x86/MCE: Correct TSC timestamping of error records")
4f29b73bae15 ("x86/mce/AMD: Extract the error address on SMCA systems")
5828c46f2c07 ("x86/mce/AMD: Save MCA_IPID in MCE struct on SMCA systems")
66ef269dbbe4 ("x86/mce/AMD: Ensure the deferred error interrupt is of type APIC on SMCA systems")
cfee4f6f0b20 ("x86/mce/AMD: Read MSRs on the CPU allocating the threshold blocks")
db819d60f672 ("x86/mce: Add support for new MCA_SYND register")
e128b4f4833c ("x86/mce/AMD: Save an indentation level in prepare_threshold_block()")
32544f060326 ("x86/mce/AMD: Disable LogDeferredInMcaStat for SMCA systems")
34102009580a ("x86/mce/AMD: Log Deferred Errors using SMCA MCA_DE{STAT,ADDR} registers")
d9d73fcc8784 ("x86/mce: Detect and use SMCA-specific msr_ops")
2cd3b5f9033f ("x86/mce: Clarify comments regarding deferred error")
8dd1e17a55b0 ("x86/mce/AMD: Fix logic to obtain block address")
be0aec23bf46 ("x86/mce/AMD, EDAC: Enable error decoding of Scalable MCA errors")
adc53f2e0ae2 ("x86/mce: Move MCx_CONFIG MSR definitions")
e6c8f1873be8 ("x86/mce/AMD: Set MCAX Enable bit")
429893b16d35 ("x86/mce/AMD: Carve out threshold block preparation")
f57a1f3c14b9 ("x86/mce/AMD: Fix LVT offset configuration for thresholding")
bfbe0eeb769e ("x86/mce: Fix order of AMD MCE init function call")
