<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSDHC__CORE__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SDHC_CORE_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >MMIO for Synopsys Mobile Storage Host Controller IP (SDHC_CORE) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a76e2559fc2e2338814c500d090516441"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a76e2559fc2e2338814c500d090516441">SDMASA_R</a></td></tr>
<tr class="separator:a76e2559fc2e2338814c500d090516441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a0cf8cf509201ae92514ce97f2226"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ad26a0cf8cf509201ae92514ce97f2226">BLOCKSIZE_R</a></td></tr>
<tr class="separator:ad26a0cf8cf509201ae92514ce97f2226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de61a45b7d1587c9045ceb1dbefa97a"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a9de61a45b7d1587c9045ceb1dbefa97a">BLOCKCOUNT_R</a></td></tr>
<tr class="separator:a9de61a45b7d1587c9045ceb1dbefa97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b9a2dcf7a535d5b665829e01d4324c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ae3b9a2dcf7a535d5b665829e01d4324c">ARGUMENT_R</a></td></tr>
<tr class="separator:ae3b9a2dcf7a535d5b665829e01d4324c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f329397f2d7f1b292a437652140c7d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ae9f329397f2d7f1b292a437652140c7d">XFER_MODE_R</a></td></tr>
<tr class="separator:ae9f329397f2d7f1b292a437652140c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e1c26f64296badd5c90cc2852b2d46"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a02e1c26f64296badd5c90cc2852b2d46">CMD_R</a></td></tr>
<tr class="separator:a02e1c26f64296badd5c90cc2852b2d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430a8cad9d917dc5d1b293ddecc4bf8b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a430a8cad9d917dc5d1b293ddecc4bf8b">RESP01_R</a></td></tr>
<tr class="separator:a430a8cad9d917dc5d1b293ddecc4bf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5681316cdb301d4f0c08da4d9b5ac248"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5681316cdb301d4f0c08da4d9b5ac248">RESP23_R</a></td></tr>
<tr class="separator:a5681316cdb301d4f0c08da4d9b5ac248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c08b444b85ab7aa21c668a5a763fdd"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a07c08b444b85ab7aa21c668a5a763fdd">RESP45_R</a></td></tr>
<tr class="separator:a07c08b444b85ab7aa21c668a5a763fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5850f01f044623d7c37c6360bd471c5"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ae5850f01f044623d7c37c6360bd471c5">RESP67_R</a></td></tr>
<tr class="separator:ae5850f01f044623d7c37c6360bd471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0795a1c7de71eca309d7d91d59d42b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#afe0795a1c7de71eca309d7d91d59d42b">BUF_DATA_R</a></td></tr>
<tr class="separator:afe0795a1c7de71eca309d7d91d59d42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734c6a9af752620d493cbb9df81559fc"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a734c6a9af752620d493cbb9df81559fc">PSTATE_REG</a></td></tr>
<tr class="separator:a734c6a9af752620d493cbb9df81559fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb257470df3ead0ea6a3c0907754fb9"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a3cb257470df3ead0ea6a3c0907754fb9">HOST_CTRL1_R</a></td></tr>
<tr class="separator:a3cb257470df3ead0ea6a3c0907754fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c103857882759dfa5d97952a955a044"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a6c103857882759dfa5d97952a955a044">PWR_CTRL_R</a></td></tr>
<tr class="separator:a6c103857882759dfa5d97952a955a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa050c595f570e0427309dc6f3e7b51ff"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aa050c595f570e0427309dc6f3e7b51ff">BGAP_CTRL_R</a></td></tr>
<tr class="separator:aa050c595f570e0427309dc6f3e7b51ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd846735d2e585e602f4bae89a8600f"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a8cd846735d2e585e602f4bae89a8600f">WUP_CTRL_R</a></td></tr>
<tr class="separator:a8cd846735d2e585e602f4bae89a8600f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca15f44219498920628f611d8ac9b4f0"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aca15f44219498920628f611d8ac9b4f0">CLK_CTRL_R</a></td></tr>
<tr class="separator:aca15f44219498920628f611d8ac9b4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac202c5b8f29232abf17da5b691868818"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ac202c5b8f29232abf17da5b691868818">TOUT_CTRL_R</a></td></tr>
<tr class="separator:ac202c5b8f29232abf17da5b691868818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75b9dba374e799534fa64965410155a"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ad75b9dba374e799534fa64965410155a">SW_RST_R</a></td></tr>
<tr class="separator:ad75b9dba374e799534fa64965410155a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424d19f1ca634aed87922a8ebee52d4b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a424d19f1ca634aed87922a8ebee52d4b">NORMAL_INT_STAT_R</a></td></tr>
<tr class="separator:a424d19f1ca634aed87922a8ebee52d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f92a37d65f146ae6bbf55eec97522ac"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a9f92a37d65f146ae6bbf55eec97522ac">ERROR_INT_STAT_R</a></td></tr>
<tr class="separator:a9f92a37d65f146ae6bbf55eec97522ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedcf908ee06dfd3f641ff025cb83c2c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aaedcf908ee06dfd3f641ff025cb83c2c">NORMAL_INT_STAT_EN_R</a></td></tr>
<tr class="separator:aaedcf908ee06dfd3f641ff025cb83c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eee45c930143c3ce18662e43df22851"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a0eee45c930143c3ce18662e43df22851">ERROR_INT_STAT_EN_R</a></td></tr>
<tr class="separator:a0eee45c930143c3ce18662e43df22851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8f84d498baa6054572a5669f7f11f9"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a9b8f84d498baa6054572a5669f7f11f9">NORMAL_INT_SIGNAL_EN_R</a></td></tr>
<tr class="separator:a9b8f84d498baa6054572a5669f7f11f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65bb0f430c3866f40893a2af326b566"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#af65bb0f430c3866f40893a2af326b566">ERROR_INT_SIGNAL_EN_R</a></td></tr>
<tr class="separator:af65bb0f430c3866f40893a2af326b566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a13980e298d1e96bcd28fc0a422866b"><td class="memItemLeft" align="right" valign="top">__IM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a7a13980e298d1e96bcd28fc0a422866b">AUTO_CMD_STAT_R</a></td></tr>
<tr class="separator:a7a13980e298d1e96bcd28fc0a422866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa870e598981b4d54ec397b906625cc79"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aa870e598981b4d54ec397b906625cc79">HOST_CTRL2_R</a></td></tr>
<tr class="separator:aa870e598981b4d54ec397b906625cc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785f8e819e7217bc667ae3ad3612a124"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a785f8e819e7217bc667ae3ad3612a124">CAPABILITIES1_R</a></td></tr>
<tr class="separator:a785f8e819e7217bc667ae3ad3612a124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a46244c9b7456ec1a1506350c4f9832"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5a46244c9b7456ec1a1506350c4f9832">CAPABILITIES2_R</a></td></tr>
<tr class="separator:a5a46244c9b7456ec1a1506350c4f9832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4197b586a58e8a0564451fcd60b7e76d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a4197b586a58e8a0564451fcd60b7e76d">CURR_CAPABILITIES1_R</a></td></tr>
<tr class="separator:a4197b586a58e8a0564451fcd60b7e76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4745cc1f9c2ec0bf1d5aeefe79ff08"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#acb4745cc1f9c2ec0bf1d5aeefe79ff08">CURR_CAPABILITIES2_R</a></td></tr>
<tr class="separator:acb4745cc1f9c2ec0bf1d5aeefe79ff08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3c38d1440486f93ab1e8d224c3fcdb"><td class="memItemLeft" align="right" valign="top">__OM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5a3c38d1440486f93ab1e8d224c3fcdb">FORCE_AUTO_CMD_STAT_R</a></td></tr>
<tr class="separator:a5a3c38d1440486f93ab1e8d224c3fcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeebbb3acaff9e09ab50036029df473f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#afeebbb3acaff9e09ab50036029df473f">FORCE_ERROR_INT_STAT_R</a></td></tr>
<tr class="separator:afeebbb3acaff9e09ab50036029df473f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7c914dcb05d5c282a82b5c27bbcc11"><td class="memItemLeft" align="right" valign="top">__IM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5f7c914dcb05d5c282a82b5c27bbcc11">ADMA_ERR_STAT_R</a></td></tr>
<tr class="separator:a5f7c914dcb05d5c282a82b5c27bbcc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12aa826e66e61a04a41e61c3afe6d860"><td class="memItemLeft" align="right" valign="top"><a id="a12aa826e66e61a04a41e61c3afe6d860" name="a12aa826e66e61a04a41e61c3afe6d860"></a>
__IM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b> [3]</td></tr>
<tr class="separator:a12aa826e66e61a04a41e61c3afe6d860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0a7cab1ebefdfb8f3d3d381cca992c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5f0a7cab1ebefdfb8f3d3d381cca992c">ADMA_SA_LOW_R</a></td></tr>
<tr class="separator:a5f0a7cab1ebefdfb8f3d3d381cca992c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a63c402a68d8bfcf220779f5c6db855"><td class="memItemLeft" align="right" valign="top"><a id="a3a63c402a68d8bfcf220779f5c6db855" name="a3a63c402a68d8bfcf220779f5c6db855"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [7]</td></tr>
<tr class="separator:a3a63c402a68d8bfcf220779f5c6db855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e011afe85d20e5a4da1ae904677f247"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a2e011afe85d20e5a4da1ae904677f247">ADMA_ID_LOW_R</a></td></tr>
<tr class="separator:a2e011afe85d20e5a4da1ae904677f247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af847410e54ce2646a642b4408462ccf7"><td class="memItemLeft" align="right" valign="top"><a id="af847410e54ce2646a642b4408462ccf7" name="af847410e54ce2646a642b4408462ccf7"></a>
__IM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [65]</td></tr>
<tr class="separator:af847410e54ce2646a642b4408462ccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e85049727cc016e40b6481bf28e14f"><td class="memItemLeft" align="right" valign="top">__IM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a80e85049727cc016e40b6481bf28e14f">HOST_CNTRL_VERS_R</a></td></tr>
<tr class="separator:a80e85049727cc016e40b6481bf28e14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b7fbfae977193ff5710bc16b5f1dcd"><td class="memItemLeft" align="right" valign="top"><a id="ae1b7fbfae977193ff5710bc16b5f1dcd" name="ae1b7fbfae977193ff5710bc16b5f1dcd"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [32]</td></tr>
<tr class="separator:ae1b7fbfae977193ff5710bc16b5f1dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317523e723594a5b47ee730b52eda0e4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a317523e723594a5b47ee730b52eda0e4">CQVER</a></td></tr>
<tr class="separator:a317523e723594a5b47ee730b52eda0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4a022c84a04277d95b36eac8a34121"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#afd4a022c84a04277d95b36eac8a34121">CQCAP</a></td></tr>
<tr class="separator:afd4a022c84a04277d95b36eac8a34121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4477e8931127c85e8bdd9f90283ca03"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aa4477e8931127c85e8bdd9f90283ca03">CQCFG</a></td></tr>
<tr class="separator:aa4477e8931127c85e8bdd9f90283ca03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14f5e9369f23af72e93c1ef0b52ad06"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ae14f5e9369f23af72e93c1ef0b52ad06">CQCTL</a></td></tr>
<tr class="separator:ae14f5e9369f23af72e93c1ef0b52ad06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139e434de31dcd41e075cde357a04e85"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a139e434de31dcd41e075cde357a04e85">CQIS</a></td></tr>
<tr class="separator:a139e434de31dcd41e075cde357a04e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26678279fe2a02e7ff8a5336a1ca6c4a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a26678279fe2a02e7ff8a5336a1ca6c4a">CQISE</a></td></tr>
<tr class="separator:a26678279fe2a02e7ff8a5336a1ca6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9e01be2463c78f1b158ee2db5eafb7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a5b9e01be2463c78f1b158ee2db5eafb7">CQISGE</a></td></tr>
<tr class="separator:a5b9e01be2463c78f1b158ee2db5eafb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01763dfff73a5b03f00cc5a42f0cd21"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#af01763dfff73a5b03f00cc5a42f0cd21">CQIC</a></td></tr>
<tr class="separator:af01763dfff73a5b03f00cc5a42f0cd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5abd8b731c3534e393f0f4d47aa983e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ad5abd8b731c3534e393f0f4d47aa983e">CQTDLBA</a></td></tr>
<tr class="separator:ad5abd8b731c3534e393f0f4d47aa983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d9ce8bff9d4c2e722bc4c8effc3100"><td class="memItemLeft" align="right" valign="top"><a id="a03d9ce8bff9d4c2e722bc4c8effc3100" name="a03d9ce8bff9d4c2e722bc4c8effc3100"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b></td></tr>
<tr class="separator:a03d9ce8bff9d4c2e722bc4c8effc3100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1191d93cb7c8ddb774c16883c1e3cacb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a1191d93cb7c8ddb774c16883c1e3cacb">CQTDBR</a></td></tr>
<tr class="separator:a1191d93cb7c8ddb774c16883c1e3cacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61a8bab098c2887db86e2ff1c2bd268"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aa61a8bab098c2887db86e2ff1c2bd268">CQTCN</a></td></tr>
<tr class="separator:aa61a8bab098c2887db86e2ff1c2bd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d4e8ab2ba59d445137ffe56d0bde24"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a94d4e8ab2ba59d445137ffe56d0bde24">CQDQS</a></td></tr>
<tr class="separator:a94d4e8ab2ba59d445137ffe56d0bde24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ad7e26a02bb5550c60177e3d67fb03"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ac8ad7e26a02bb5550c60177e3d67fb03">CQDPT</a></td></tr>
<tr class="separator:ac8ad7e26a02bb5550c60177e3d67fb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1a5d30a58ba6aa310c01d5df09d61e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#abb1a5d30a58ba6aa310c01d5df09d61e">CQTCLR</a></td></tr>
<tr class="separator:abb1a5d30a58ba6aa310c01d5df09d61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66c0013a9f4eba606fc4ef7d85cfddb"><td class="memItemLeft" align="right" valign="top"><a id="ad66c0013a9f4eba606fc4ef7d85cfddb" name="ad66c0013a9f4eba606fc4ef7d85cfddb"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b></td></tr>
<tr class="separator:ad66c0013a9f4eba606fc4ef7d85cfddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11be0cdbbca5dc95b76c9f45a33b7729"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a11be0cdbbca5dc95b76c9f45a33b7729">CQSSC1</a></td></tr>
<tr class="separator:a11be0cdbbca5dc95b76c9f45a33b7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af934c313ea6e1010cd76e76dda25e528"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#af934c313ea6e1010cd76e76dda25e528">CQSSC2</a></td></tr>
<tr class="separator:af934c313ea6e1010cd76e76dda25e528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf25cf80cfa4adadede6001d4c2d2ca4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#adf25cf80cfa4adadede6001d4c2d2ca4">CQCRDCT</a></td></tr>
<tr class="separator:adf25cf80cfa4adadede6001d4c2d2ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d8ff21fc8dbbbf80e8a40cb1193cc4"><td class="memItemLeft" align="right" valign="top"><a id="ac7d8ff21fc8dbbbf80e8a40cb1193cc4" name="ac7d8ff21fc8dbbbf80e8a40cb1193cc4"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b></td></tr>
<tr class="separator:ac7d8ff21fc8dbbbf80e8a40cb1193cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c57da7184516d9b7bd58f867ad0129"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a67c57da7184516d9b7bd58f867ad0129">CQRMEM</a></td></tr>
<tr class="separator:a67c57da7184516d9b7bd58f867ad0129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75ee1747ffb6b98bb4081239a0dab09"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#aa75ee1747ffb6b98bb4081239a0dab09">CQTERRI</a></td></tr>
<tr class="separator:aa75ee1747ffb6b98bb4081239a0dab09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8814ccd94cbac1890ec2e74568abfd"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a2c8814ccd94cbac1890ec2e74568abfd">CQCRI</a></td></tr>
<tr class="separator:a2c8814ccd94cbac1890ec2e74568abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0077cde90e4b9534203487d4208669ff"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a0077cde90e4b9534203487d4208669ff">CQCRA</a></td></tr>
<tr class="separator:a0077cde90e4b9534203487d4208669ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee49bfb70c428ca0dda6615f4c53fdcb"><td class="memItemLeft" align="right" valign="top"><a id="aee49bfb70c428ca0dda6615f4c53fdcb" name="aee49bfb70c428ca0dda6615f4c53fdcb"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [200]</td></tr>
<tr class="separator:aee49bfb70c428ca0dda6615f4c53fdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f305336c7d3ab33d6824a4794244997"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a0f305336c7d3ab33d6824a4794244997">MSHC_VER_ID_R</a></td></tr>
<tr class="separator:a0f305336c7d3ab33d6824a4794244997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b480e24f831f114d8c66106efcf36f4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a7b480e24f831f114d8c66106efcf36f4">MSHC_VER_TYPE_R</a></td></tr>
<tr class="separator:a7b480e24f831f114d8c66106efcf36f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e826d57c2e65867c2c91bce127d8d68"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a4e826d57c2e65867c2c91bce127d8d68">MSHC_CTRL_R</a></td></tr>
<tr class="separator:a4e826d57c2e65867c2c91bce127d8d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc4cdb4daa6cd1a41fb5ee166659fa4"><td class="memItemLeft" align="right" valign="top"><a id="a0cc4cdb4daa6cd1a41fb5ee166659fa4" name="a0cc4cdb4daa6cd1a41fb5ee166659fa4"></a>
__IM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED8</b> [7]</td></tr>
<tr class="separator:a0cc4cdb4daa6cd1a41fb5ee166659fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c74f92de62f1332c2de5aeefd8d2b5"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a08c74f92de62f1332c2de5aeefd8d2b5">MBIU_CTRL_R</a></td></tr>
<tr class="separator:a08c74f92de62f1332c2de5aeefd8d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9518a8e37b425f687d9f6db20e26dff"><td class="memItemLeft" align="right" valign="top"><a id="ab9518a8e37b425f687d9f6db20e26dff" name="ab9518a8e37b425f687d9f6db20e26dff"></a>
__IM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED9</b> [27]</td></tr>
<tr class="separator:ab9518a8e37b425f687d9f6db20e26dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cb8293230cc37a5852c3284e4e23ed"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a91cb8293230cc37a5852c3284e4e23ed">EMMC_CTRL_R</a></td></tr>
<tr class="separator:a91cb8293230cc37a5852c3284e4e23ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb5f45e6412a27ce73bb84415ea349"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#ab3cb5f45e6412a27ce73bb84415ea349">BOOT_CTRL_R</a></td></tr>
<tr class="separator:ab3cb5f45e6412a27ce73bb84415ea349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3206995edda6de73a625bf36a2632e76"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a3206995edda6de73a625bf36a2632e76">GP_IN_R</a></td></tr>
<tr class="separator:a3206995edda6de73a625bf36a2632e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cadd0d9971258443e8fe6e10a36bd41"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDHC__CORE__Type.html#a2cadd0d9971258443e8fe6e10a36bd41">GP_OUT_R</a></td></tr>
<tr class="separator:a2cadd0d9971258443e8fe6e10a36bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35176861a88ba6054cf0ae16d0c786ea"><td class="memItemLeft" align="right" valign="top"><a id="a35176861a88ba6054cf0ae16d0c786ea" name="a35176861a88ba6054cf0ae16d0c786ea"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED10</b> [690]</td></tr>
<tr class="separator:a35176861a88ba6054cf0ae16d0c786ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a76e2559fc2e2338814c500d090516441" name="a76e2559fc2e2338814c500d090516441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e2559fc2e2338814c500d090516441">&#9670;&nbsp;</a></span>SDMASA_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::SDMASA_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 SDMA System Address register </p>

</div>
</div>
<a id="ad26a0cf8cf509201ae92514ce97f2226" name="ad26a0cf8cf509201ae92514ce97f2226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26a0cf8cf509201ae92514ce97f2226">&#9670;&nbsp;</a></span>BLOCKSIZE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::BLOCKSIZE_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 Block Size register </p>

</div>
</div>
<a id="a9de61a45b7d1587c9045ceb1dbefa97a" name="a9de61a45b7d1587c9045ceb1dbefa97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de61a45b7d1587c9045ceb1dbefa97a">&#9670;&nbsp;</a></span>BLOCKCOUNT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::BLOCKCOUNT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000006 16-bit Block Count register </p>

</div>
</div>
<a id="ae3b9a2dcf7a535d5b665829e01d4324c" name="ae3b9a2dcf7a535d5b665829e01d4324c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b9a2dcf7a535d5b665829e01d4324c">&#9670;&nbsp;</a></span>ARGUMENT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::ARGUMENT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 Argument register </p>

</div>
</div>
<a id="ae9f329397f2d7f1b292a437652140c7d" name="ae9f329397f2d7f1b292a437652140c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f329397f2d7f1b292a437652140c7d">&#9670;&nbsp;</a></span>XFER_MODE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::XFER_MODE_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000C Transfer Mode register </p>

</div>
</div>
<a id="a02e1c26f64296badd5c90cc2852b2d46" name="a02e1c26f64296badd5c90cc2852b2d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e1c26f64296badd5c90cc2852b2d46">&#9670;&nbsp;</a></span>CMD_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::CMD_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000E Command register </p>

</div>
</div>
<a id="a430a8cad9d917dc5d1b293ddecc4bf8b" name="a430a8cad9d917dc5d1b293ddecc4bf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430a8cad9d917dc5d1b293ddecc4bf8b">&#9670;&nbsp;</a></span>RESP01_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESP01_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 Response Register 0/1 </p>

</div>
</div>
<a id="a5681316cdb301d4f0c08da4d9b5ac248" name="a5681316cdb301d4f0c08da4d9b5ac248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5681316cdb301d4f0c08da4d9b5ac248">&#9670;&nbsp;</a></span>RESP23_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESP23_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 Response Register 2/3 </p>

</div>
</div>
<a id="a07c08b444b85ab7aa21c668a5a763fdd" name="a07c08b444b85ab7aa21c668a5a763fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c08b444b85ab7aa21c668a5a763fdd">&#9670;&nbsp;</a></span>RESP45_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESP45_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 Response Register 4/5 </p>

</div>
</div>
<a id="ae5850f01f044623d7c37c6360bd471c5" name="ae5850f01f044623d7c37c6360bd471c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5850f01f044623d7c37c6360bd471c5">&#9670;&nbsp;</a></span>RESP67_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESP67_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C Response Register 6/7 </p>

</div>
</div>
<a id="afe0795a1c7de71eca309d7d91d59d42b" name="afe0795a1c7de71eca309d7d91d59d42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0795a1c7de71eca309d7d91d59d42b">&#9670;&nbsp;</a></span>BUF_DATA_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::BUF_DATA_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 Buffer Data Port Register </p>

</div>
</div>
<a id="a734c6a9af752620d493cbb9df81559fc" name="a734c6a9af752620d493cbb9df81559fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734c6a9af752620d493cbb9df81559fc">&#9670;&nbsp;</a></span>PSTATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::PSTATE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Present State Register </p>

</div>
</div>
<a id="a3cb257470df3ead0ea6a3c0907754fb9" name="a3cb257470df3ead0ea6a3c0907754fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb257470df3ead0ea6a3c0907754fb9">&#9670;&nbsp;</a></span>HOST_CTRL1_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::HOST_CTRL1_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000028 Host Control 1 Register </p>

</div>
</div>
<a id="a6c103857882759dfa5d97952a955a044" name="a6c103857882759dfa5d97952a955a044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c103857882759dfa5d97952a955a044">&#9670;&nbsp;</a></span>PWR_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::PWR_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000029 Power Control Register </p>

</div>
</div>
<a id="aa050c595f570e0427309dc6f3e7b51ff" name="aa050c595f570e0427309dc6f3e7b51ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa050c595f570e0427309dc6f3e7b51ff">&#9670;&nbsp;</a></span>BGAP_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::BGAP_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002A Block Gap Control Register </p>

</div>
</div>
<a id="a8cd846735d2e585e602f4bae89a8600f" name="a8cd846735d2e585e602f4bae89a8600f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd846735d2e585e602f4bae89a8600f">&#9670;&nbsp;</a></span>WUP_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::WUP_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002B Wakeup Control Register </p>

</div>
</div>
<a id="aca15f44219498920628f611d8ac9b4f0" name="aca15f44219498920628f611d8ac9b4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca15f44219498920628f611d8ac9b4f0">&#9670;&nbsp;</a></span>CLK_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::CLK_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002C Clock Control Register </p>

</div>
</div>
<a id="ac202c5b8f29232abf17da5b691868818" name="ac202c5b8f29232abf17da5b691868818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac202c5b8f29232abf17da5b691868818">&#9670;&nbsp;</a></span>TOUT_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::TOUT_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002E Timeout Control Register </p>

</div>
</div>
<a id="ad75b9dba374e799534fa64965410155a" name="ad75b9dba374e799534fa64965410155a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75b9dba374e799534fa64965410155a">&#9670;&nbsp;</a></span>SW_RST_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::SW_RST_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002F Software Reset Register </p>

</div>
</div>
<a id="a424d19f1ca634aed87922a8ebee52d4b" name="a424d19f1ca634aed87922a8ebee52d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424d19f1ca634aed87922a8ebee52d4b">&#9670;&nbsp;</a></span>NORMAL_INT_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::NORMAL_INT_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000030 Normal Interrupt Status Register </p>

</div>
</div>
<a id="a9f92a37d65f146ae6bbf55eec97522ac" name="a9f92a37d65f146ae6bbf55eec97522ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f92a37d65f146ae6bbf55eec97522ac">&#9670;&nbsp;</a></span>ERROR_INT_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::ERROR_INT_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000032 Error Interrupt Status Register </p>

</div>
</div>
<a id="aaedcf908ee06dfd3f641ff025cb83c2c" name="aaedcf908ee06dfd3f641ff025cb83c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedcf908ee06dfd3f641ff025cb83c2c">&#9670;&nbsp;</a></span>NORMAL_INT_STAT_EN_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::NORMAL_INT_STAT_EN_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Normal Interrupt Status Enable Register </p>

</div>
</div>
<a id="a0eee45c930143c3ce18662e43df22851" name="a0eee45c930143c3ce18662e43df22851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eee45c930143c3ce18662e43df22851">&#9670;&nbsp;</a></span>ERROR_INT_STAT_EN_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::ERROR_INT_STAT_EN_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000036 Error Interrupt Status Enable Register </p>

</div>
</div>
<a id="a9b8f84d498baa6054572a5669f7f11f9" name="a9b8f84d498baa6054572a5669f7f11f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8f84d498baa6054572a5669f7f11f9">&#9670;&nbsp;</a></span>NORMAL_INT_SIGNAL_EN_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::NORMAL_INT_SIGNAL_EN_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Normal Interrupt Signal Enable Register </p>

</div>
</div>
<a id="af65bb0f430c3866f40893a2af326b566" name="af65bb0f430c3866f40893a2af326b566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65bb0f430c3866f40893a2af326b566">&#9670;&nbsp;</a></span>ERROR_INT_SIGNAL_EN_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::ERROR_INT_SIGNAL_EN_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003A Error Interrupt Signal Enable Register </p>

</div>
</div>
<a id="a7a13980e298d1e96bcd28fc0a422866b" name="a7a13980e298d1e96bcd28fc0a422866b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a13980e298d1e96bcd28fc0a422866b">&#9670;&nbsp;</a></span>AUTO_CMD_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint16_t SDHC_CORE_Type::AUTO_CMD_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Auto CMD Status Register </p>

</div>
</div>
<a id="aa870e598981b4d54ec397b906625cc79" name="aa870e598981b4d54ec397b906625cc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa870e598981b4d54ec397b906625cc79">&#9670;&nbsp;</a></span>HOST_CTRL2_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::HOST_CTRL2_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003E Host Control 2 Register </p>

</div>
</div>
<a id="a785f8e819e7217bc667ae3ad3612a124" name="a785f8e819e7217bc667ae3ad3612a124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785f8e819e7217bc667ae3ad3612a124">&#9670;&nbsp;</a></span>CAPABILITIES1_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CAPABILITIES1_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 Capabilities 1 Register - 0 to 31 </p>

</div>
</div>
<a id="a5a46244c9b7456ec1a1506350c4f9832" name="a5a46244c9b7456ec1a1506350c4f9832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a46244c9b7456ec1a1506350c4f9832">&#9670;&nbsp;</a></span>CAPABILITIES2_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CAPABILITIES2_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000044 Capabilities Register - 32 to 63 </p>

</div>
</div>
<a id="a4197b586a58e8a0564451fcd60b7e76d" name="a4197b586a58e8a0564451fcd60b7e76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4197b586a58e8a0564451fcd60b7e76d">&#9670;&nbsp;</a></span>CURR_CAPABILITIES1_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CURR_CAPABILITIES1_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000048 Current Capabilities Register - 0 to 31 </p>

</div>
</div>
<a id="acb4745cc1f9c2ec0bf1d5aeefe79ff08" name="acb4745cc1f9c2ec0bf1d5aeefe79ff08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4745cc1f9c2ec0bf1d5aeefe79ff08">&#9670;&nbsp;</a></span>CURR_CAPABILITIES2_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CURR_CAPABILITIES2_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000004C Maximum Current Capabilities Register - 32 to 63 </p>

</div>
</div>
<a id="a5a3c38d1440486f93ab1e8d224c3fcdb" name="a5a3c38d1440486f93ab1e8d224c3fcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3c38d1440486f93ab1e8d224c3fcdb">&#9670;&nbsp;</a></span>FORCE_AUTO_CMD_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint16_t SDHC_CORE_Type::FORCE_AUTO_CMD_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000050 Force Event Register for Auto CMD Error Status register </p>

</div>
</div>
<a id="afeebbb3acaff9e09ab50036029df473f" name="afeebbb3acaff9e09ab50036029df473f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeebbb3acaff9e09ab50036029df473f">&#9670;&nbsp;</a></span>FORCE_ERROR_INT_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::FORCE_ERROR_INT_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000052 Force Event Register for Error Interrupt Status </p>

</div>
</div>
<a id="a5f7c914dcb05d5c282a82b5c27bbcc11" name="a5f7c914dcb05d5c282a82b5c27bbcc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7c914dcb05d5c282a82b5c27bbcc11">&#9670;&nbsp;</a></span>ADMA_ERR_STAT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint8_t SDHC_CORE_Type::ADMA_ERR_STAT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000054 ADMA Error Status Register </p>

</div>
</div>
<a id="a12aa826e66e61a04a41e61c3afe6d860" name="a12aa826e66e61a04a41e61c3afe6d860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12aa826e66e61a04a41e61c3afe6d860">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint8_t SDHC_CORE_Type::RESERVED[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f0a7cab1ebefdfb8f3d3d381cca992c" name="a5f0a7cab1ebefdfb8f3d3d381cca992c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0a7cab1ebefdfb8f3d3d381cca992c">&#9670;&nbsp;</a></span>ADMA_SA_LOW_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::ADMA_SA_LOW_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000058 ADMA System Address Register - Low </p>

</div>
</div>
<a id="a3a63c402a68d8bfcf220779f5c6db855" name="a3a63c402a68d8bfcf220779f5c6db855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a63c402a68d8bfcf220779f5c6db855">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED1[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e011afe85d20e5a4da1ae904677f247" name="a2e011afe85d20e5a4da1ae904677f247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e011afe85d20e5a4da1ae904677f247">&#9670;&nbsp;</a></span>ADMA_ID_LOW_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::ADMA_ID_LOW_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000078 ADMA3 Integrated Descriptor Address Register - Low </p>

</div>
</div>
<a id="af847410e54ce2646a642b4408462ccf7" name="af847410e54ce2646a642b4408462ccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af847410e54ce2646a642b4408462ccf7">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint16_t SDHC_CORE_Type::RESERVED2[65]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80e85049727cc016e40b6481bf28e14f" name="a80e85049727cc016e40b6481bf28e14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e85049727cc016e40b6481bf28e14f">&#9670;&nbsp;</a></span>HOST_CNTRL_VERS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint16_t SDHC_CORE_Type::HOST_CNTRL_VERS_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000FE Host Controller Version </p>

</div>
</div>
<a id="ae1b7fbfae977193ff5710bc16b5f1dcd" name="ae1b7fbfae977193ff5710bc16b5f1dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b7fbfae977193ff5710bc16b5f1dcd">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED3[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a317523e723594a5b47ee730b52eda0e4" name="a317523e723594a5b47ee730b52eda0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317523e723594a5b47ee730b52eda0e4">&#9670;&nbsp;</a></span>CQVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000180 Command Queuing Version register </p>

</div>
</div>
<a id="afd4a022c84a04277d95b36eac8a34121" name="afd4a022c84a04277d95b36eac8a34121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4a022c84a04277d95b36eac8a34121">&#9670;&nbsp;</a></span>CQCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQCAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000184 Command Queuing Capabilities register </p>

</div>
</div>
<a id="aa4477e8931127c85e8bdd9f90283ca03" name="aa4477e8931127c85e8bdd9f90283ca03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4477e8931127c85e8bdd9f90283ca03">&#9670;&nbsp;</a></span>CQCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000188 Command Queuing Configuration register </p>

</div>
</div>
<a id="ae14f5e9369f23af72e93c1ef0b52ad06" name="ae14f5e9369f23af72e93c1ef0b52ad06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14f5e9369f23af72e93c1ef0b52ad06">&#9670;&nbsp;</a></span>CQCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000018C Command Queuing Control register </p>

</div>
</div>
<a id="a139e434de31dcd41e075cde357a04e85" name="a139e434de31dcd41e075cde357a04e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139e434de31dcd41e075cde357a04e85">&#9670;&nbsp;</a></span>CQIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000190 Command Queuing Interrupt Status register </p>

</div>
</div>
<a id="a26678279fe2a02e7ff8a5336a1ca6c4a" name="a26678279fe2a02e7ff8a5336a1ca6c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26678279fe2a02e7ff8a5336a1ca6c4a">&#9670;&nbsp;</a></span>CQISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQISE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000194 Command Queuing Interrupt Status Enable register </p>

</div>
</div>
<a id="a5b9e01be2463c78f1b158ee2db5eafb7" name="a5b9e01be2463c78f1b158ee2db5eafb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9e01be2463c78f1b158ee2db5eafb7">&#9670;&nbsp;</a></span>CQISGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQISGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000198 Command Queuing Interrupt signal enable register </p>

</div>
</div>
<a id="af01763dfff73a5b03f00cc5a42f0cd21" name="af01763dfff73a5b03f00cc5a42f0cd21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01763dfff73a5b03f00cc5a42f0cd21">&#9670;&nbsp;</a></span>CQIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000019C Command Queuing Interrupt Coalescing register </p>

</div>
</div>
<a id="ad5abd8b731c3534e393f0f4d47aa983e" name="ad5abd8b731c3534e393f0f4d47aa983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5abd8b731c3534e393f0f4d47aa983e">&#9670;&nbsp;</a></span>CQTDLBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQTDLBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001A0 Command Queuing Task Descriptor List Base Address register </p>

</div>
</div>
<a id="a03d9ce8bff9d4c2e722bc4c8effc3100" name="a03d9ce8bff9d4c2e722bc4c8effc3100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d9ce8bff9d4c2e722bc4c8effc3100">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1191d93cb7c8ddb774c16883c1e3cacb" name="a1191d93cb7c8ddb774c16883c1e3cacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1191d93cb7c8ddb774c16883c1e3cacb">&#9670;&nbsp;</a></span>CQTDBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQTDBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001A8 Command Queuing DoorBell register </p>

</div>
</div>
<a id="aa61a8bab098c2887db86e2ff1c2bd268" name="aa61a8bab098c2887db86e2ff1c2bd268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61a8bab098c2887db86e2ff1c2bd268">&#9670;&nbsp;</a></span>CQTCN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQTCN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001AC Command Queuing TaskClear Notification register </p>

</div>
</div>
<a id="a94d4e8ab2ba59d445137ffe56d0bde24" name="a94d4e8ab2ba59d445137ffe56d0bde24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d4e8ab2ba59d445137ffe56d0bde24">&#9670;&nbsp;</a></span>CQDQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQDQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B0 Device queue status register </p>

</div>
</div>
<a id="ac8ad7e26a02bb5550c60177e3d67fb03" name="ac8ad7e26a02bb5550c60177e3d67fb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ad7e26a02bb5550c60177e3d67fb03">&#9670;&nbsp;</a></span>CQDPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQDPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B4 Device pending tasks register </p>

</div>
</div>
<a id="abb1a5d30a58ba6aa310c01d5df09d61e" name="abb1a5d30a58ba6aa310c01d5df09d61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1a5d30a58ba6aa310c01d5df09d61e">&#9670;&nbsp;</a></span>CQTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B8 Command Queuing DoorBell register </p>

</div>
</div>
<a id="ad66c0013a9f4eba606fc4ef7d85cfddb" name="ad66c0013a9f4eba606fc4ef7d85cfddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66c0013a9f4eba606fc4ef7d85cfddb">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11be0cdbbca5dc95b76c9f45a33b7729" name="a11be0cdbbca5dc95b76c9f45a33b7729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11be0cdbbca5dc95b76c9f45a33b7729">&#9670;&nbsp;</a></span>CQSSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQSSC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C0 CQ Send Status Configuration 1 register </p>

</div>
</div>
<a id="af934c313ea6e1010cd76e76dda25e528" name="af934c313ea6e1010cd76e76dda25e528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af934c313ea6e1010cd76e76dda25e528">&#9670;&nbsp;</a></span>CQSSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQSSC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C4 CQ Send Status Configuration 2 register </p>

</div>
</div>
<a id="adf25cf80cfa4adadede6001d4c2d2ca4" name="adf25cf80cfa4adadede6001d4c2d2ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf25cf80cfa4adadede6001d4c2d2ca4">&#9670;&nbsp;</a></span>CQCRDCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQCRDCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C8 Command response for direct command register </p>

</div>
</div>
<a id="ac7d8ff21fc8dbbbf80e8a40cb1193cc4" name="ac7d8ff21fc8dbbbf80e8a40cb1193cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8ff21fc8dbbbf80e8a40cb1193cc4">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c57da7184516d9b7bd58f867ad0129" name="a67c57da7184516d9b7bd58f867ad0129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c57da7184516d9b7bd58f867ad0129">&#9670;&nbsp;</a></span>CQRMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::CQRMEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D0 Command response mode error mask register </p>

</div>
</div>
<a id="aa75ee1747ffb6b98bb4081239a0dab09" name="aa75ee1747ffb6b98bb4081239a0dab09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75ee1747ffb6b98bb4081239a0dab09">&#9670;&nbsp;</a></span>CQTERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQTERRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D4 CQ Task Error Information register </p>

</div>
</div>
<a id="a2c8814ccd94cbac1890ec2e74568abfd" name="a2c8814ccd94cbac1890ec2e74568abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8814ccd94cbac1890ec2e74568abfd">&#9670;&nbsp;</a></span>CQCRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQCRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D8 CQ Command response index </p>

</div>
</div>
<a id="a0077cde90e4b9534203487d4208669ff" name="a0077cde90e4b9534203487d4208669ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0077cde90e4b9534203487d4208669ff">&#9670;&nbsp;</a></span>CQCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::CQCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001DC CQ Command response argument register </p>

</div>
</div>
<a id="aee49bfb70c428ca0dda6615f4c53fdcb" name="aee49bfb70c428ca0dda6615f4c53fdcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee49bfb70c428ca0dda6615f4c53fdcb">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED7[200]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f305336c7d3ab33d6824a4794244997" name="a0f305336c7d3ab33d6824a4794244997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f305336c7d3ab33d6824a4794244997">&#9670;&nbsp;</a></span>MSHC_VER_ID_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::MSHC_VER_ID_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000500 MSHC version </p>

</div>
</div>
<a id="a7b480e24f831f114d8c66106efcf36f4" name="a7b480e24f831f114d8c66106efcf36f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b480e24f831f114d8c66106efcf36f4">&#9670;&nbsp;</a></span>MSHC_VER_TYPE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::MSHC_VER_TYPE_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000504 MSHC version type </p>

</div>
</div>
<a id="a4e826d57c2e65867c2c91bce127d8d68" name="a4e826d57c2e65867c2c91bce127d8d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e826d57c2e65867c2c91bce127d8d68">&#9670;&nbsp;</a></span>MSHC_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::MSHC_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000508 MSHC Control register </p>

</div>
</div>
<a id="a0cc4cdb4daa6cd1a41fb5ee166659fa4" name="a0cc4cdb4daa6cd1a41fb5ee166659fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc4cdb4daa6cd1a41fb5ee166659fa4">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint8_t SDHC_CORE_Type::RESERVED8[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08c74f92de62f1332c2de5aeefd8d2b5" name="a08c74f92de62f1332c2de5aeefd8d2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c74f92de62f1332c2de5aeefd8d2b5">&#9670;&nbsp;</a></span>MBIU_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SDHC_CORE_Type::MBIU_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000510 MBIU Control register </p>

</div>
</div>
<a id="ab9518a8e37b425f687d9f6db20e26dff" name="ab9518a8e37b425f687d9f6db20e26dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9518a8e37b425f687d9f6db20e26dff">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint8_t SDHC_CORE_Type::RESERVED9[27]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91cb8293230cc37a5852c3284e4e23ed" name="a91cb8293230cc37a5852c3284e4e23ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91cb8293230cc37a5852c3284e4e23ed">&#9670;&nbsp;</a></span>EMMC_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::EMMC_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000052C eMMC Control register </p>

</div>
</div>
<a id="ab3cb5f45e6412a27ce73bb84415ea349" name="ab3cb5f45e6412a27ce73bb84415ea349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cb5f45e6412a27ce73bb84415ea349">&#9670;&nbsp;</a></span>BOOT_CTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t SDHC_CORE_Type::BOOT_CTRL_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000052E eMMC Boot Control register </p>

</div>
</div>
<a id="a3206995edda6de73a625bf36a2632e76" name="a3206995edda6de73a625bf36a2632e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3206995edda6de73a625bf36a2632e76">&#9670;&nbsp;</a></span>GP_IN_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::GP_IN_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000530 General Purpose Input register </p>

</div>
</div>
<a id="a2cadd0d9971258443e8fe6e10a36bd41" name="a2cadd0d9971258443e8fe6e10a36bd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cadd0d9971258443e8fe6e10a36bd41">&#9670;&nbsp;</a></span>GP_OUT_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDHC_CORE_Type::GP_OUT_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000534 General Purpose Output register </p>

</div>
</div>
<a id="a35176861a88ba6054cf0ae16d0c786ea" name="a35176861a88ba6054cf0ae16d0c786ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35176861a88ba6054cf0ae16d0c786ea">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SDHC_CORE_Type::RESERVED10[690]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
