 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:19:33 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          1.32
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.42
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4640
  Buf/Inv Cell Count:             711
  Buf Cell Count:                  85
  Inv Cell Count:                 626
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4058
  Sequential Cell Count:          582
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6410.600066
  Noncombinational Area:  3100.496100
  Buf/Inv Area:            405.118002
  Total Buffer Area:            69.43
  Total Inverter Area:         335.69
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9511.096167
  Design Area:            9511.096167


  Design Rules
  -----------------------------------
  Total Number of Nets:          5595
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nc-csuaf4-l01.apporto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.61
  Logic Optimization:                  2.46
  Mapping Optimization:               35.74
  -----------------------------------------
  Overall Compile Time:               49.25
  Overall Compile Wall Clock Time:    49.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:19:33 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/c11879_csufresno/Documents/SIMAX/lib/CCS/NangateOpenCellLibrary.db)


Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.25 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   3.9775 mW   (92%)
  Net Switching Power  = 337.3385 uW    (8%)
                         ---------
Total Dynamic Power    =   4.3148 mW  (100%)

Cell Leakage Power     = 608.0585 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.8079e+03          101.2858        1.6077e+05        4.0699e+03  (  82.67%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    169.6202          236.0522        4.4729e+05          852.9654  (  17.33%)
--------------------------------------------------------------------------------------------------
Total          3.9775e+03 uW       337.3380 uW     6.0806e+05 nW     4.9229e+03 uW
1
