# Single-Cycle-RISCV-CPU
A Single-Cycle RISC-V CPU implementing the RV32I ISA using Verilog HDL. Features an ALU, register file, control unit, and instruction/data memory. Designed for learning, simulation, and FPGA prototyping with support for basic arithmetic, logic, and branch instructions.
