#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 12:53:02 2021
# Process ID: 24780
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27192 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/ntt_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/barret_reduce_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 803.578 ; gain = 143.461
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_0
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_0
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_3
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_2
Adding component instance block -- xilinx.com:user:dual_bram:1.0 - dual_bram_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_1
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_2
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_3
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_4
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_5
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_0
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_1
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_2
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_3
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_4
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_5
Adding component instance block -- xilinx.com:user:poly_tomont:1.0 - poly_tomont_0
Adding component instance block -- xilinx.com:user:polyvec_reduce:1.0 - polyvec_reduce_0
Adding component instance block -- xilinx.com:user:timer2:1.0 - timer2_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_6
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:user:polyvec_ntt:1.0 - polyvec_ntt_0
Adding component instance block -- xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 - polyvec_basemul_acc_0
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_0
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_1
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_2
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_3
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_4
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_5
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_6
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_7
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_8
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_9
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_10
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_11
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_12
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_13
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_14
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_15
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_16
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_17
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_18
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_19
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_20
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_21
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_22
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_23
Successfully read diagram <kyberBD> from BD file <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 893.523 ; gain = 86.574
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:02:11 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:02:11 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_20]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_21]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_22]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_23]
endgroup
set_property location {7 3557 2410} [get_bd_cells fqmul_5]
set_property location {7 3557 1977} [get_bd_cells fqmul_4]
set_property location {7 3557 1997} [get_bd_cells fqmul_4]
set_property location {7 3576 2693} [get_bd_cells fqmul_6]
set_property location {7 3566 3172} [get_bd_cells fqmul_7]
set_property location {7 3564 2846} [get_bd_cells fqmul_6]
set_property location {7 3563 2461} [get_bd_cells fqmul_5]
set_property location {7 3571 2441} [get_bd_cells fqmul_5]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]'
connect_bd_net [get_bd_pins signal_multiplexer_20/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_20/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_20/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_22/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_22/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_22/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_23/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul1]
delete_bd_objs [get_bd_nets fqmul_6_data_out]
delete_bd_objs [get_bd_nets fqmul_7_valid_out]
delete_bd_objs [get_bd_nets fqmul_7_data_out]
delete_bd_objs [get_bd_nets fqmul_6_valid_out]
connect_bd_net [get_bd_pins fqmul_4/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_4/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_5/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul1]
connect_bd_net [get_bd_pins fqmul_5/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul1]
delete_bd_objs [get_bd_nets signal_multiplexer_11_data] [get_bd_cells signal_multiplexer_11]
delete_bd_objs [get_bd_nets signal_multiplexer_10_valid] [get_bd_nets signal_multiplexer_10_data] [get_bd_cells signal_multiplexer_10]
delete_bd_objs [get_bd_nets signal_multiplexer_9_data] [get_bd_cells signal_multiplexer_9]
delete_bd_objs [get_bd_nets signal_multiplexer_8_valid] [get_bd_nets signal_multiplexer_8_data] [get_bd_cells signal_multiplexer_8]
delete_bd_objs [get_bd_nets fqmul_6_valid_out_mont] [get_bd_nets fqmul_6_data_out_mont] [get_bd_cells fqmul_6]
delete_bd_objs [get_bd_nets fqmul_7_valid_out_mont] [get_bd_nets fqmul_7_data_out_mont] [get_bd_cells fqmul_7]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_4]
WARNING: [BD 41-1684] Pin /signal_multiplexer_4/en_1 is now disabled. All connections to this pin have been removed. 
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_5]
WARNING: [BD 41-1684] Pin /signal_multiplexer_5/en_1 is now disabled. All connections to this pin have been removed. 
endgroup
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_23 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.090 ; gain = 152.078
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:29:44 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:29:44 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]'
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_6]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_7]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_6/valid_1] [get_bd_pins fqmul_4/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/data_1] [get_bd_pins fqmul_4/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/valid_1] [get_bd_pins fqmul_5/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/data_1] [get_bd_pins fqmul_5/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_7/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
save_bd_design
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_23 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.086 ; gain = 39.648
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:46:41 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:46:41 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_18]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_19]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_19]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_18]'
INFO: [Common 17-17] undo 'startgroup'
ipx::edit_ip_in_project -upgrade true -name signal_multiplexer_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/signal_multiplexer_v1_0_project c:/Projects/ip_repo/signal_multiplexer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1291.566 ; gain = 5.891
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.859 ; gain = 51.184
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/signal_multiplexer_1.0/component.xml' ignored by IP packager.
ipx::add_user_parameter ENABLE_SECOND_DATA_CHANNEL [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters ENABLE_SECOND_DATA_CHANNEL -of_objects [ipx::current_core]]
ipgui::add_param -name {ENABLE_SECOND_DATA_CHANNEL} -component [ipx::current_core]
set_property display_name {Enable Second Data Channel} [ipgui::get_guiparamspec -name "ENABLE_SECOND_DATA_CHANNEL" -component [ipx::current_core] ]
set_property widget {checkBox} [ipgui::get_guiparamspec -name "ENABLE_SECOND_DATA_CHANNEL" -component [ipx::current_core] ]
set_property value false [ipx::get_user_parameters ENABLE_SECOND_DATA_CHANNEL -of_objects [ipx::current_core]]
set_property value_format bool [ipx::get_user_parameters ENABLE_SECOND_DATA_CHANNEL -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports en1 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>= 2} [ipx::get_ports en1 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports valid1 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>= 2} [ipx::get_ports valid1 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data1 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>= 2} [ipx::get_ports data1 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data1b -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>= 2} [ipx::get_ports data1b -of_objects [ipx::current_core]]
set_property display_name {Enable second data channel} [ipgui::get_guiparamspec -name "ENABLE_SECOND_DATA_CHANNEL" -component [ipx::current_core] ]
set_property tooltip {Enable second data channel} [ipgui::get_guiparamspec -name "ENABLE_SECOND_DATA_CHANNEL" -component [ipx::current_core] ]
set_property widget {checkBox} [ipgui::get_guiparamspec -name "ENABLE_SECOND_DATA_CHANNEL" -component [ipx::current_core] ]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=2 and $ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data1b -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports en2 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=3} [ipx::get_ports en2 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports valid2 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=3} [ipx::get_ports valid2 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data2 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=3} [ipx::get_ports data2 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data2b -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=3 and $ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data2b -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports en3 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=4} [ipx::get_ports en3 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports valid3 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=4} [ipx::get_ports valid3 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data3 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=4} [ipx::get_ports data3 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data3b -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=4 and $ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data3b -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports en4 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=5} [ipx::get_ports en4 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports valid4 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=5} [ipx::get_ports valid4 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data4 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=5} [ipx::get_ports data4 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data4b -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=5 and $ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data4b -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports en5 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=6} [ipx::get_ports en5 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports valid5 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=6} [ipx::get_ports valid5 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data5 -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=6} [ipx::get_ports data5 -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data5b -of_objects [ipx::current_core]]
set_property enablement_dependency {$NUMBER_OF_CHANNELS>=6 and $ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data5b -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports datab -of_objects [ipx::current_core]]
set_property enablement_dependency {$ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports datab -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports data0b -of_objects [ipx::current_core]]
set_property enablement_dependency {$ENABLE_SECOND_DATA_CHANNEL = true} [ipx::get_ports data0b -of_objects [ipx::current_core]]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo/signal_multiplexer_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. ''c:/Projects/ip_repo/signal_multiplexer_1.0' is not valid: Path is contained within another repository.'
0
save_bd_design
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {kyberBD_signal_multiplexer_17_4 kyberBD_signal_multiplexer_2_1 kyberBD_signal_multiplexer_12_3 kyberBD_signal_multiplexer_12_1 kyberBD_signal_multiplexer_17_3 kyberBD_signal_multiplexer_2_2 kyberBD_signal_multiplexer_16_0 kyberBD_signal_multiplexer_12_4 kyberBD_signal_multiplexer_0_1 kyberBD_signal_multiplexer_12_0 kyberBD_signal_multiplexer_2_0 kyberBD_signal_multiplexer_17_1 kyberBD_signal_multiplexer_2_3 kyberBD_signal_multiplexer_12_2 kyberBD_signal_multiplexer_2_5 kyberBD_signal_multiplexer_17_5 kyberBD_signal_multiplexer_17_0 kyberBD_signal_multiplexer_17_2 kyberBD_signal_multiplexer_0_0 kyberBD_signal_multiplexer_2_4}] -log ip_upgrade.log
Upgrading 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd'
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_0_0 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid2'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_reduce_0_en_lower_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_reduce_0_valid_out_lower_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_reduce_0_do_lower_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_basemul_acc_0_valid0_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_basemul_acc_0_data0_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_2' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_2' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_ntt_0_valid0_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_2' is not found on the upgraded version of the cell '/signal_multiplexer_0'. Its connection to the net 'polyvec_ntt_0_data0_to_barrett' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_0_1 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid2'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_reduce_0_en_upper_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_reduce_0_valid_out_upper_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_reduce_0_do_upper_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_basemul_acc_0_valid1_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_basemul_acc_0_data1_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_2' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_2' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_ntt_0_valid1_to_barrett' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_2' is not found on the upgraded version of the cell '/signal_multiplexer_1'. Its connection to the net 'polyvec_ntt_0_data1_to_barrett' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_12_0 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_12_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_12'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_12'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_12'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul0' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_12_1 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_12_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_13'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_13'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_13'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul0' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_12_2 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_12_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_14'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_14'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_14'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_12_3 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_12_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_15'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_15'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_15'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_12_4 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_12_4'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_16'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_16'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_16'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul2' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_16_0 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_16_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_17'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_17'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_17'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul2' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_0 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_18'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_18'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul3' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_18'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul3' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_1 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_19'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_19'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul3' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_19'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul3' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_2 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul4' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul4' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'polyvec_ntt_0_valid_to_fqmul0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_20'. Its connection to the net 'polyvec_ntt_0_coeff0_to_fqmul0' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_3 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul4' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul4' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'polyvec_ntt_0_valid_to_fqmul0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_21'. Its connection to the net 'polyvec_ntt_0_coeff1_to_fqmul0' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_4 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_4'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul5' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'polyvec_basemul_acc_0_coeff0_to_fqmul5' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'polyvec_ntt_0_valid_to_fqmul1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_22'. Its connection to the net 'polyvec_ntt_0_coeff0_to_fqmul1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_17_5 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_17_5'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'polyvec_basemul_acc_0_valid_to_fqmul5' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'polyvec_basemul_acc_0_coeff1_to_fqmul5' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'polyvec_ntt_0_valid_to_fqmul1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_23'. Its connection to the net 'polyvec_ntt_0_coeff1_to_fqmul1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_0 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'poly_tomont_0_en_lower_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'poly_tomont_0_valid_out_lower_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'poly_tomont_0_do_lower_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'fqmul_0_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_2'. Its connection to the net 'fqmul_0_data_out_mont' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_1 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'poly_tomont_0_en_upper_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'poly_tomont_0_valid_out_upper_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'poly_tomont_0_do_upper_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'fqmul_1_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_3'. Its connection to the net 'fqmul_1_data_out_mont' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_2 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_4'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_4'. Its connection to the net 'fqmul_2_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_4'. Its connection to the net 'fqmul_2_data_out_mont' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_3 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_5'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_5'. Its connection to the net 'fqmul_3_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_5'. Its connection to the net 'fqmul_3_data_out_mont' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_4 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_4'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'fqmul_4_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'fqmul_4_data_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'fqmul_4_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_6'. Its connection to the net 'fqmul_4_data_out_mont' has been removed.
INFO: [IP_Flow 19-3422] Upgraded kyberBD_signal_multiplexer_2_5 (signal_multiplexer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'en_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'valid_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'valid1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'kyberBD_signal_multiplexer_2_5'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'en_0' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'Net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_0' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'fqmul_5_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_0' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'fqmul_5_data_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'en_1' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'polyvec_ntt_0_en_dsm' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'valid_1' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'fqmul_5_valid_out_mont' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_1' is not found on the upgraded version of the cell '/signal_multiplexer_7'. Its connection to the net 'fqmul_5_data_out_mont' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_0_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_12_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_12_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_12_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_12_3' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_12_4' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_16_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_3' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_4' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_17_5' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_3' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_4' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'kyberBD_signal_multiplexer_2_5' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/kyber-fpga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/kyber-fpga/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1814.840 ; gain = 18.922
export_ip_user_files -of_objects [get_ips {kyberBD_signal_multiplexer_17_4 kyberBD_signal_multiplexer_2_1 kyberBD_signal_multiplexer_12_3 kyberBD_signal_multiplexer_12_1 kyberBD_signal_multiplexer_17_3 kyberBD_signal_multiplexer_2_2 kyberBD_signal_multiplexer_16_0 kyberBD_signal_multiplexer_12_4 kyberBD_signal_multiplexer_0_1 kyberBD_signal_multiplexer_12_0 kyberBD_signal_multiplexer_2_0 kyberBD_signal_multiplexer_17_1 kyberBD_signal_multiplexer_2_3 kyberBD_signal_multiplexer_12_2 kyberBD_signal_multiplexer_2_5 kyberBD_signal_multiplexer_17_5 kyberBD_signal_multiplexer_17_0 kyberBD_signal_multiplexer_17_2 kyberBD_signal_multiplexer_0_0 kyberBD_signal_multiplexer_2_4}] -no_script -sync -force -quiet
set_property location {6 3177 1079} [get_bd_cells signal_multiplexer_15]
undo
INFO: [Common 17-17] undo 'set_property location {6 3177 1079} [get_bd_cells signal_multiplexer_15]'
connect_bd_net [get_bd_pins poly_tomont_0/do_lower_mont] [get_bd_pins signal_multiplexer_2/data0]
connect_bd_net [get_bd_pins poly_tomont_0/en_lower_mont] [get_bd_pins signal_multiplexer_2/en0]
connect_bd_net [get_bd_pins poly_tomont_0/valid_out_lower_mont] [get_bd_pins signal_multiplexer_2/valid0]
connect_bd_net [get_bd_pins poly_tomont_0/do_upper_mont] [get_bd_pins signal_multiplexer_3/data0]
connect_bd_net [get_bd_pins poly_tomont_0/en_upper_mont] [get_bd_pins signal_multiplexer_3/en0]
connect_bd_net [get_bd_pins poly_tomont_0/valid_out_upper_mont] [get_bd_pins signal_multiplexer_3/valid0]
connect_bd_net [get_bd_pins polyvec_reduce_0/do_lower_barrett] [get_bd_pins signal_multiplexer_0/data0]
connect_bd_net [get_bd_pins polyvec_reduce_0/en_lower_barrett] [get_bd_pins signal_multiplexer_0/en0]
connect_bd_net [get_bd_pins polyvec_reduce_0/valid_out_lower_barrett] [get_bd_pins signal_multiplexer_0/valid0]
connect_bd_net [get_bd_pins polyvec_reduce_0/do_upper_barrett] [get_bd_pins signal_multiplexer_1/data0]
connect_bd_net [get_bd_pins polyvec_reduce_0/en_upper_barrett] [get_bd_pins signal_multiplexer_1/en0]
connect_bd_net [get_bd_pins polyvec_reduce_0/valid_out_upper_barrett] [get_bd_pins signal_multiplexer_1/valid0]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_22]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_23]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_20]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_21]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_12]
endgroup
delete_bd_objs [get_bd_nets signal_multiplexer_13_data] [get_bd_cells signal_multiplexer_13]
set_property location {6 3153 631} [get_bd_cells signal_multiplexer_12]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul0] [get_bd_pins signal_multiplexer_12/valid0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/en_dsm] [get_bd_pins signal_multiplexer_12/en0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul0] [get_bd_pins signal_multiplexer_12/data0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul0] [get_bd_pins signal_multiplexer_12/data0b]
connect_bd_net [get_bd_pins signal_multiplexer_12/datab] [get_bd_pins fqmul_0/data_in_2]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_14]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1} CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_14]
endgroup
delete_bd_objs [get_bd_nets signal_multiplexer_15_data] [get_bd_cells signal_multiplexer_15]
connect_bd_net [get_bd_pins signal_multiplexer_14/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul1] [get_bd_pins signal_multiplexer_14/valid0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul1] [get_bd_pins signal_multiplexer_14/data0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul1] [get_bd_pins signal_multiplexer_14/data0b]
connect_bd_net [get_bd_pins signal_multiplexer_14/datab] [get_bd_pins fqmul_1/data_in_2]
set_property location {6 3150 995} [get_bd_cells signal_multiplexer_14]
set_property location {6 3151 813} [get_bd_cells signal_multiplexer_14]
set_property location {7 3566 618} [get_bd_cells fqmul_0]
set_property location {7 3587 794} [get_bd_cells fqmul_1]
set_property location {7 3566 784} [get_bd_cells fqmul_1]
set_property location {7 3568 800} [get_bd_cells fqmul_1]
set_property location {7 3565 811} [get_bd_cells fqmul_1]
set_property location {7 3565 811} [get_bd_cells fqmul_1]
set_property location {7 3566 818} [get_bd_cells fqmul_1]
set_property location {7 3575 621} [get_bd_cells fqmul_0]
set_property location {7 3571 624} [get_bd_cells fqmul_0]
set_property location {7 3570 628} [get_bd_cells fqmul_0]
set_property location {7 3568 637} [get_bd_cells fqmul_0]
set_property location {6 3052 835} [get_bd_cells signal_multiplexer_14]
set_property location {6 3057 1084} [get_bd_cells signal_multiplexer_16]
startgroup
set_property -dict [list CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_16]
endgroup
set_property location {7 3567 1063} [get_bd_cells fqmul_2]
set_property location {7 3568 1032} [get_bd_cells fqmul_2]
undo
INFO: [Common 17-17] undo 'set_property location {7 3568 1032} [get_bd_cells fqmul_2]'
set_property location {7 3563 1060} [get_bd_cells fqmul_2]
set_property location {7 3568 1067} [get_bd_cells fqmul_2]
set_property location {7 3569 841} [get_bd_cells fqmul_1]
set_property location {7 3568 645} [get_bd_cells fqmul_0]
set_property location {6 3050 1052} [get_bd_cells signal_multiplexer_16]
set_property location {6 3049 1056} [get_bd_cells signal_multiplexer_16]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul2] [get_bd_pins signal_multiplexer_16/en0]
delete_bd_objs [get_bd_nets polyvec_basemul_acc_0_valid_to_fqmul2]
connect_bd_net [get_bd_pins signal_multiplexer_16/valid0] [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul2]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul2] [get_bd_pins signal_multiplexer_16/data0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul2] [get_bd_pins signal_multiplexer_16/data0b]
connect_bd_net [get_bd_pins signal_multiplexer_16/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
set_property location {7 3597 1281} [get_bd_cells fqmul_3]
set_property location {6 3043 1286} [get_bd_cells signal_multiplexer_17]
set_property location {6 3048 1275} [get_bd_cells signal_multiplexer_17]
delete_bd_objs [get_bd_nets signal_multiplexer_17_data]
connect_bd_net [get_bd_pins signal_multiplexer_16/datab] [get_bd_pins fqmul_2/data_in_2]
set_property location {6 3049 1280} [get_bd_cells signal_multiplexer_17]
startgroup
set_property -dict [list CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_17]
endgroup
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul3] [get_bd_pins signal_multiplexer_17/valid0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul3] [get_bd_pins signal_multiplexer_17/data0]
connect_bd_net [get_bd_pins signal_multiplexer_17/data0b] [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul3]
connect_bd_net [get_bd_pins signal_multiplexer_17/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
delete_bd_objs [get_bd_nets signal_multiplexer_18_valid]
delete_bd_objs [get_bd_nets signal_multiplexer_18_data]
delete_bd_objs [get_bd_nets signal_multiplexer_19_data]
connect_bd_net [get_bd_pins signal_multiplexer_17/valid] [get_bd_pins fqmul_3/valid_in]
connect_bd_net [get_bd_pins signal_multiplexer_17/valid] [get_bd_pins fqmul_3/data_in_1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_17/valid] [get_bd_pins fqmul_3/data_in_1]'
connect_bd_net [get_bd_pins signal_multiplexer_17/data] [get_bd_pins fqmul_3/data_in_2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_17/data] [get_bd_pins fqmul_3/data_in_2]'
connect_bd_net [get_bd_pins signal_multiplexer_17/data] [get_bd_pins fqmul_3/data_in_1]
connect_bd_net [get_bd_pins signal_multiplexer_17/datab] [get_bd_pins fqmul_3/data_in_2]
set_property location {7 3569 1278} [get_bd_cells fqmul_3]
set_property location {7 3565 1285} [get_bd_cells fqmul_3]
set_property location {7 3565 1292} [get_bd_cells fqmul_3]
startgroup
set_property -dict [list CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_18]
endgroup
set_property location {6 3087 1523} [get_bd_cells signal_multiplexer_18]
set_property location {7 3570 1505} [get_bd_cells fqmul_4]
delete_bd_objs [get_bd_nets signal_multiplexer_20_valid]
delete_bd_objs [get_bd_nets signal_multiplexer_20_data]
delete_bd_objs [get_bd_nets signal_multiplexer_21_data]
set_property location {6 3069 1491} [get_bd_cells signal_multiplexer_18]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul4] [get_bd_pins signal_multiplexer_18/valid0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul4] [get_bd_pins signal_multiplexer_18/data0]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul4] [get_bd_pins signal_multiplexer_18/data0b]
connect_bd_net [get_bd_pins signal_multiplexer_18/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_18/valid] [get_bd_pins fqmul_4/valid_in]
connect_bd_net [get_bd_pins signal_multiplexer_18/data] [get_bd_pins fqmul_4/data_in_1]
connect_bd_net [get_bd_pins signal_multiplexer_18/datab] [get_bd_pins fqmul_4/data_in_2]
set_property location {7 3595 1712} [get_bd_cells fqmul_5]
set_property location {6 3077 1710} [get_bd_cells signal_multiplexer_19]
delete_bd_objs [get_bd_cells signal_multiplexer_20]
delete_bd_objs [get_bd_cells signal_multiplexer_21]
delete_bd_objs [get_bd_nets signal_multiplexer_22_valid] [get_bd_nets signal_multiplexer_22_data] [get_bd_cells signal_multiplexer_22]
delete_bd_objs [get_bd_nets signal_multiplexer_23_data] [get_bd_cells signal_multiplexer_23]
startgroup
set_property -dict [list CONFIG.ENABLE_SECOND_DATA_CHANNEL {true}] [get_bd_cells signal_multiplexer_19]
endgroup
connect_bd_net [get_bd_pins fqmul_5/valid_in] [get_bd_pins signal_multiplexer_19/valid]
connect_bd_net [get_bd_pins signal_multiplexer_19/data] [get_bd_pins fqmul_5/data_in_1]
connect_bd_net [get_bd_pins signal_multiplexer_19/datab] [get_bd_pins fqmul_5/data_in_2]
set_property location {6 3069 1695} [get_bd_cells signal_multiplexer_19]
set_property location {6 3071 1697} [get_bd_cells signal_multiplexer_19]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid_to_fqmul5] [get_bd_pins signal_multiplexer_19/valid0]
connect_bd_net [get_bd_pins signal_multiplexer_19/data0] [get_bd_pins polyvec_basemul_acc_0/coeff0_to_fqmul5]
connect_bd_net [get_bd_pins signal_multiplexer_19/data0b] [get_bd_pins polyvec_basemul_acc_0/coeff1_to_fqmul5]
connect_bd_net [get_bd_pins signal_multiplexer_19/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins fqmul_0/valid_out_mont] [get_bd_pins signal_multiplexer_2/valid1]
connect_bd_net [get_bd_pins fqmul_0/data_out_mont] [get_bd_pins signal_multiplexer_2/data1]
connect_bd_net [get_bd_pins signal_multiplexer_2/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
set_property location {8 4198 831} [get_bd_cells signal_multiplexer_3]
set_property location {8 4202 848} [get_bd_cells signal_multiplexer_3]
set_property location {8 4202 623} [get_bd_cells signal_multiplexer_2]
set_property location {9 4591 621} [get_bd_cells montgomery_reduction_0]
set_property location {9 4591 604} [get_bd_cells montgomery_reduction_0]
set_property location {9 4589 609} [get_bd_cells montgomery_reduction_0]
set_property location {9 4596 859} [get_bd_cells montgomery_reduction_1]
set_property location {9 4591 840} [get_bd_cells montgomery_reduction_1]
connect_bd_net [get_bd_pins fqmul_1/valid_out_mont] [get_bd_pins signal_multiplexer_3/valid1]
connect_bd_net [get_bd_pins fqmul_1/data_out_mont] [get_bd_pins signal_multiplexer_3/data1]
connect_bd_net [get_bd_pins signal_multiplexer_3/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
set_property location {8 4212 1061} [get_bd_cells signal_multiplexer_4]
set_property location {9 4574 1048} [get_bd_cells montgomery_reduction_2]
connect_bd_net [get_bd_pins fqmul_2/data_out_mont] [get_bd_pins signal_multiplexer_4/data0]
connect_bd_net [get_bd_pins fqmul_2/valid_out_mont] [get_bd_pins signal_multiplexer_4/valid0]
connect_bd_net [get_bd_pins signal_multiplexer_4/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
set_property location {8 4199 1262} [get_bd_cells signal_multiplexer_5]
set_property location {9 4580 1262} [get_bd_cells montgomery_reduction_3]
set_property location {9 4587 1278} [get_bd_cells montgomery_reduction_3]
set_property location {8 4197 1271} [get_bd_cells signal_multiplexer_5]
set_property location {9 4588 1264} [get_bd_cells montgomery_reduction_3]
connect_bd_net [get_bd_pins fqmul_3/data_out_mont] [get_bd_pins signal_multiplexer_5/data0]
connect_bd_net [get_bd_pins fqmul_3/valid_out_mont] [get_bd_pins signal_multiplexer_5/valid0]
connect_bd_net [get_bd_pins signal_multiplexer_5/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
set_property location {8 4188 1480} [get_bd_cells signal_multiplexer_6]
set_property location {9 4590 1480} [get_bd_cells montgomery_reduction_4]
set_property location {8 4159 1713} [get_bd_cells signal_multiplexer_7]
set_property location {9 4544 1728} [get_bd_cells montgomery_reduction_5]
set_property location {9 4589 1463} [get_bd_cells montgomery_reduction_4]
set_property location {9 4589 1467} [get_bd_cells montgomery_reduction_4]
connect_bd_net [get_bd_pins fqmul_4/valid_out_mont] [get_bd_pins signal_multiplexer_6/valid0]
connect_bd_net [get_bd_pins fqmul_4/data_out_mont] [get_bd_pins signal_multiplexer_6/data0]
connect_bd_net [get_bd_pins signal_multiplexer_6/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins fqmul_5/valid_out_mont] [get_bd_pins signal_multiplexer_7/valid0]
connect_bd_net [get_bd_pins fqmul_5/data_out_mont] [get_bd_pins signal_multiplexer_7/data0]
connect_bd_net [get_bd_pins signal_multiplexer_7/en0] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]
endgroup
connect_bd_net [get_bd_pins polyvec_ntt_0/valid_to_fqmul0] [get_bd_pins signal_multiplexer_16/valid1]
connect_bd_net [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul0] [get_bd_pins signal_multiplexer_16/data1]
connect_bd_net [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul0] [get_bd_pins signal_multiplexer_16/data1b]
connect_bd_net [get_bd_pins polyvec_ntt_0/en_dsm] [get_bd_pins signal_multiplexer_16/en1]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_4]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_4/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_4/valid1] [get_bd_pins fqmul_2/valid_out_mont]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_4/valid1] [get_bd_pins fqmul_2/valid_out_mont]'
connect_bd_net [get_bd_pins signal_multiplexer_4/data1] [get_bd_pins fqmul_2/data_out_mont]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_4/data1] [get_bd_pins fqmul_2/data_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_4/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]'
connect_bd_net [get_bd_pins signal_multiplexer_4/valid1] [get_bd_pins fqmul_2/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_4/data1] [get_bd_pins fqmul_2/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_4/en1] [get_bd_pins polyvec_ntt_0/en_dsm]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_5/valid1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data1] [get_bd_pins fqmul_3/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/en1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins polyvec_ntt_0/valid_to_fqmul1] [get_bd_pins signal_multiplexer_17/valid1]
connect_bd_net [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul1] [get_bd_pins signal_multiplexer_17/data1]
connect_bd_net [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul1] [get_bd_pins signal_multiplexer_17/data1b]
connect_bd_net [get_bd_pins polyvec_ntt_0/en_dsm] [get_bd_pins signal_multiplexer_17/en1]
set_property location {8 4230 2012} [get_bd_cells signal_multiplexer_0]
set_property location {8 4195 2308} [get_bd_cells signal_multiplexer_1]
set_property location {9 4604 2033} [get_bd_cells barrett_reduce_0]
set_property location {9 4604 2310} [get_bd_cells barrett_reduce_1]
set_property location {9 4590 2017} [get_bd_cells barrett_reduce_0]
set_property location {9 4591 2005} [get_bd_cells barrett_reduce_0]
set_property location {9 4589 2287} [get_bd_cells barrett_reduce_1]
set_property location {9 4589 2302} [get_bd_cells barrett_reduce_1]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid0_to_barrett] [get_bd_pins signal_multiplexer_0/valid1]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/data0_to_barrett] [get_bd_pins signal_multiplexer_0/data1]
connect_bd_net [get_bd_pins signal_multiplexer_0/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins polyvec_ntt_0/valid0_to_barrett] [get_bd_pins signal_multiplexer_0/valid2]
connect_bd_net [get_bd_pins polyvec_ntt_0/data0_to_barrett] [get_bd_pins signal_multiplexer_0/data2]
connect_bd_net [get_bd_pins signal_multiplexer_0/en2] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/valid1_to_barrett] [get_bd_pins signal_multiplexer_1/valid1]
connect_bd_net [get_bd_pins signal_multiplexer_1/data1] [get_bd_pins polyvec_basemul_acc_0/data1_to_barrett]
connect_bd_net [get_bd_pins signal_multiplexer_1/en1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins polyvec_ntt_0/valid1_to_barrett] [get_bd_pins signal_multiplexer_1/valid2]
connect_bd_net [get_bd_pins signal_multiplexer_1/data2] [get_bd_pins polyvec_ntt_0/data1_to_barrett]
connect_bd_net [get_bd_pins signal_multiplexer_1/en2] [get_bd_pins polyvec_ntt_0/en_dsm]
save_bd_design
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1973.578 ; gain = 71.344
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 16:23:13 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 16:23:13 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

set_property location {9 4594 1057} [get_bd_cells montgomery_reduction_2]
set_property location {9 4588 1262} [get_bd_cells montgomery_reduction_3]
set_property location {9 4581 1273} [get_bd_cells montgomery_reduction_3]
set_property location {9 4588 1281} [get_bd_cells montgomery_reduction_3]
set_property location {9 4585 1500} [get_bd_cells montgomery_reduction_4]
delete_bd_objs [get_bd_nets fqmul_4_valid_out]
connect_bd_net [get_bd_pins fqmul_4/valid_out] [get_bd_pins polyvec_basemul_acc_0/valid_from_fqmul4]
delete_bd_objs [get_bd_nets fqmul_4_data_out]
connect_bd_net [get_bd_pins fqmul_4/data_out] [get_bd_pins polyvec_basemul_acc_0/coeff_from_fqmul4]
delete_bd_objs [get_bd_nets fqmul_5_data_out]
connect_bd_net [get_bd_pins fqmul_5/data_out] [get_bd_pins polyvec_basemul_acc_0/coeff_from_fqmul5]
delete_bd_objs [get_bd_nets fqmul_5_valid_out]
connect_bd_net [get_bd_pins fqmul_5/valid_out] [get_bd_pins polyvec_basemul_acc_0/valid_from_fqmul5]
connect_bd_net [get_bd_pins polyvec_ntt_0/valid_from_fqmul0] [get_bd_pins fqmul_2/valid_out]
connect_bd_net [get_bd_pins polyvec_ntt_0/valid_from_fqmul1] [get_bd_pins fqmul_3/valid_out]
connect_bd_net [get_bd_pins fqmul_2/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_3/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul1]
save_bd_design
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.871 ; gain = 49.293
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 16:38:07 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 16:38:07 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 17:30:52 2021...
