$date
	Tue Jan 23 13:44:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! n $end
$var reg 1 " a $end
$var reg 1 # o $end
$var reg 1 $ y $end
$scope module bb1 $end
$var wire 1 " a $end
$var wire 1 ! n $end
$var wire 1 # o $end
$var wire 1 % w04 $end
$var wire 1 & w09 $end
$var wire 1 ' w15 $end
$var wire 1 ( w18 $end
$var wire 1 ) w27 $end
$var wire 1 * w33 $end
$var wire 1 + w42 $end
$var wire 1 , w45 $end
$var wire 1 - w48 $end
$var wire 1 . w50 $end
$var wire 1 / w56 $end
$var wire 1 0 w60 $end
$var wire 1 1 w63 $end
$var wire 1 2 w64 $end
$var wire 1 3 w76 $end
$var wire 1 4 w81 $end
$var wire 1 5 w90 $end
$var wire 1 6 w91 $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
15
14
03
12
01
00
1/
0.
1-
0,
0+
1*
0)
1(
1'
1&
1%
0$
0#
0"
0!
$end
#10
0%
0(
04
1#
#20
1!
1)
0'
00
1+
14
1%
0/
11
1,
0*
0#
1$
#30
04
1#
#40
0!
0)
12
1(
1'
0+
06
14
0&
1%
1/
01
0,
1*
13
0-
05
0#
0$
1"
#50
16
12
03
1!
0%
1)
0(
1+
04
1&
1.
1#
#60
0!
0)
06
0+
13
1'
00
14
0&
0.
1%
0/
01
0*
0#
1$
#70
0!
0'
00
11
04
1&
1#
#80
