INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Papaja/Desktop/PRURE/Projekt_NK/Projekt_NK.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-311] analyzing module glbl
