\providecommand\saildoclabelled[2]{\phantomsection\label{#1}#2}
\providecommand\saildocval[2]{#1 #2}
\providecommand\saildocfcl[2]{#1 #2}
\providecommand\saildoctype[2]{#1 #2}
\providecommand\saildocfn[2]{#1 #2}
\providecommand\saildocoverload[2]{#1 #2}
\providecommand\saildocabbrev[1]{#1\@}

\newcommand{\sailMIPSvaleqBitTwo}{\saildoclabelled{sailMIPSzeqzybit2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_bit250da3631e266dec9fd09db78de2c816f.tex}}}}

\newcommand{\sailMIPSoverloadBzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailMIPSoverloadBzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailMIPSvaledivInt}{\saildoclabelled{sailMIPSzedivzyint}{\saildocval{Euclidean division

}{\lstinputlisting[language=sail]{sail_latex_mips/valzediv_int5aaf4d3d5a3d15a7aebaf90d3bfb6650.tex}}}}

\newcommand{\sailMIPSvalemodInt}{\saildoclabelled{sailMIPSzemodzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzemod_int8e3d74b3b6a72e24e6bd03570d8e21ba.tex}}}}

\newcommand{\sailMIPSvalabsIntAtom}{\saildoclabelled{sailMIPSzabszyintzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzabs_int_atom414063313cc5ac5d9a742f9c8a111704.tex}}}}

\newcommand{\sailMIPSoverloadCabsInt}{\saildoclabelled{sailMIPSoverloadCzabszyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCzabs_intef5fbb521189282054dc80dc7173013d.tex}}}}

\newcommand{\sailMIPSvaleqUnit}{\saildoclabelled{sailMIPSzeqzyunit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_unit996f84433ac0995f4aadfca5b68cd358.tex}}}}

\newcommand{\sailMIPSvaleqBit}{\saildoclabelled{sailMIPSzeqzybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_bit7182cc37406e2c0d4c1e739a98e248ea.tex}}}}

\newcommand{\sailMIPSfneqUnit}{\saildoclabelled{sailMIPSfnzeqzyunit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzeq_unit996f84433ac0995f4aadfca5b68cd358.tex}}}}

\newcommand{\sailMIPSvalnotBool}{\saildoclabelled{sailMIPSznotzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznot_boole1dd3e44bc87a2a10d8e257004c2d36a.tex}}}}

\newcommand{\sailMIPSvalandBool}{\saildoclabelled{sailMIPSzandzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzand_boola4a2cf9ccaa44106300961b15ab20e79.tex}}}}

\newcommand{\sailMIPSvalandBoolNoFlow}{\saildoclabelled{sailMIPSzandzyboolzynozyflow}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzand_bool_no_flow5d5041fa8ff689136cdc03e3a11eda3a.tex}}}}

\newcommand{\sailMIPSvalorBool}{\saildoclabelled{sailMIPSzorzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzor_bool5f07f9d72d4d1495c45a3531c787546a.tex}}}}

\newcommand{\sailMIPSvaleqInt}{\saildoclabelled{sailMIPSzeqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_int364a98dbf8a9faa70e666cce41d8c1aa.tex}}}}

\newcommand{\sailMIPSvaleqBool}{\saildoclabelled{sailMIPSzeqzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_bool0e93587306381c3f984dc7cea6ae190d.tex}}}}

\newcommand{\sailMIPSvalneqInt}{\saildoclabelled{sailMIPSzneqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzneq_int4fd2be7a83f27bec736b67bdbab1d8c6.tex}}}}

\newcommand{\sailMIPSfnneqInt}{\saildoclabelled{sailMIPSfnzneqzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzneq_int4fd2be7a83f27bec736b67bdbab1d8c6.tex}}}}

\newcommand{\sailMIPSvalneqBool}{\saildoclabelled{sailMIPSzneqzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzneq_bool40d90a9f3b3bd9e0f1966f198535e779.tex}}}}

\newcommand{\sailMIPSfnneqBool}{\saildoclabelled{sailMIPSfnzneqzybool}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzneq_bool40d90a9f3b3bd9e0f1966f198535e779.tex}}}}

\newcommand{\sailMIPSvallteqInt}{\saildoclabelled{sailMIPSzlteqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzlteq_intc80d1082e443aa434e39355e493ece1e.tex}}}}

\newcommand{\sailMIPSvalgteqInt}{\saildoclabelled{sailMIPSzgteqzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgteq_inte32033a8d137f46d187455cff7dbe40e.tex}}}}

\newcommand{\sailMIPSvalltInt}{\saildoclabelled{sailMIPSzltzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzlt_int996a8b8c361a31bed6b5509ca6686e1a.tex}}}}

\newcommand{\sailMIPSvalgtInt}{\saildoclabelled{sailMIPSzgtzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgt_intef94a8c66f39b1f715cb72941ed95921.tex}}}}

\newcommand{\sailMIPSoverloadDzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailMIPSoverloadDzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailMIPSoverloadEzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailMIPSoverloadEzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailMIPSoverloadFzEightoperatorzZerozUzNine}{\saildoclabelled{sailMIPSoverloadFzz8operatorz0zUz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFzz8operatorz0zuz99af95b281314726fa91893b57fc290dc.tex}}}}

\newcommand{\sailMIPSoverloadGzEightoperatorzZerozSixzNine}{\saildoclabelled{sailMIPSoverloadGzz8operatorz0z6z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGzz8operatorz0z6z9d3731bb9b1c9d765858778ad48ba6b3a.tex}}}}

\newcommand{\sailMIPSoverloadHzEightoperatorzZerozIzJzNine}{\saildoclabelled{sailMIPSoverloadHzz8operatorz0zIzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHzz8operatorz0zizjz95c366628fed7d8b7c251f1acd527ee3b.tex}}}}

\newcommand{\sailMIPSoverloadIzEightoperatorzZerozIzNine}{\saildoclabelled{sailMIPSoverloadIzz8operatorz0zIz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIzz8operatorz0ziz9714b8c400aed24ebd80eac39b4f9d751.tex}}}}

\newcommand{\sailMIPSoverloadJzEightoperatorzZerozKzJzNine}{\saildoclabelled{sailMIPSoverloadJzz8operatorz0zKzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJzz8operatorz0zkzjz94161e4bfad2d20e5d25bc774612b6588.tex}}}}

\newcommand{\sailMIPSoverloadKzEightoperatorzZerozKzNine}{\saildoclabelled{sailMIPSoverloadKzz8operatorz0zKz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKzz8operatorz0zkz93747e4d4a6f99eb3fca0b477d2437ed5.tex}}}}

\newcommand{\sailMIPSvalId}{\saildoclabelled{sailMIPSzzyzyid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__ided888b8991a27578d5dd72f84db80bce.tex}}}}

\newcommand{\sailMIPSfnId}{\saildoclabelled{sailMIPSfnzzyzyid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz__ided888b8991a27578d5dd72f84db80bce.tex}}}}

\newcommand{\sailMIPSoverloadLSizze}{\saildoclabelled{sailMIPSoverloadLzzyzysizze}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLz__sizze5b2e36a5dbb42eaba80b4d164e45d3ae.tex}}}}

\newcommand{\sailMIPSvalDeref}{\saildoclabelled{sailMIPSzzyzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__deref1dbc379e24bd1b182e1db755dea8c453.tex}}}}

\newcommand{\sailMIPSvalBitfieldDeref}{\saildoclabelled{sailMIPSzzyzybitfieldzyderef}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__bitfield_deref5ed587b7c1b91cf82e42f865304262ca.tex}}}}

\newcommand{\sailMIPSvaladdAtom}{\saildoclabelled{sailMIPSzaddzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_atomd34efc9e611b6d3b6757e17f4932b12b.tex}}}}

\newcommand{\sailMIPSvaladdInt}{\saildoclabelled{sailMIPSzaddzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_intb17710be4fd02ace68d83b9dba907034.tex}}}}

\newcommand{\sailMIPSoverloadMzEightoperatorzZerozBzNine}{\saildoclabelled{sailMIPSoverloadMzz8operatorz0zBz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMzz8operatorz0zbz9a2d0168f574b152e5f31357e86602c16.tex}}}}

\newcommand{\sailMIPSvalsubAtom}{\saildoclabelled{sailMIPSzsubzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_atom328a68dfbab1a07c42d4e7b98eac766f.tex}}}}

\newcommand{\sailMIPSvalsubInt}{\saildoclabelled{sailMIPSzsubzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_intf17f348f33594e77fdc3ef8b6a46b569.tex}}}}

\newcommand{\sailMIPSoverloadNzEightoperatorzZerozDzNine}{\saildoclabelled{sailMIPSoverloadNzz8operatorz0zDz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNzz8operatorz0zdz9aaaae29f381509679e21c2555127a5dd.tex}}}}

\newcommand{\sailMIPSvalsubNat}{\saildoclabelled{sailMIPSzsubzynat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_nat1e51a6ef44b288dd12f7f69af44dfd3e.tex}}}}

\newcommand{\sailMIPSvalnegateAtom}{\saildoclabelled{sailMIPSznegatezyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznegate_atomfefdbde89b468d9df54837e864426d70.tex}}}}

\newcommand{\sailMIPSvalnegateInt}{\saildoclabelled{sailMIPSznegatezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznegate_int42f776f84c124d77c3e367500082e43f.tex}}}}

\newcommand{\sailMIPSoverloadOnegate}{\saildoclabelled{sailMIPSoverloadOznegate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOznegatef5714e2e9cd970a9cb8b7c6fdf3732b8.tex}}}}

\newcommand{\sailMIPSvalmultAtom}{\saildoclabelled{sailMIPSzmultzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmult_atomdbad478b99777b7676dde1f5a7900711.tex}}}}

\newcommand{\sailMIPSvalmultInt}{\saildoclabelled{sailMIPSzmultzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmult_inte25d1b032a27b461f0eaf0c84be37a2b.tex}}}}

\newcommand{\sailMIPSoverloadPzEightoperatorzZerozAzNine}{\saildoclabelled{sailMIPSoverloadPzz8operatorz0zAz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPzz8operatorz0zaz94d99df7698c53c990108e8f028c06211.tex}}}}

\newcommand{\sailMIPSvalprintInt}{\saildoclabelled{sailMIPSzprintzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprint_intfb625bfb7a4021903513aeb4396bd878.tex}}}}

\newcommand{\sailMIPSvalprerrInt}{\saildoclabelled{sailMIPSzprerrzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprerr_int00b48f715fbb32df5901801dff63b643.tex}}}}

\newcommand{\sailMIPSvalShlEight}{\saildoclabelled{sailMIPSzzyshl8}{\saildocval{A common idiom in asl is to take two bits of an opcode and convert in into a variable like

\lstinputlisting[language=sail]{sail_latex_mips/block7c9393e4ce2c29e4e1dc024db508cec2.sail}\lstinline{_shl8} ensures that in this case the typechecker knows that the end result will be a value in the set \lstinline`{8, 16, 32, 64}`

Similarly, we define shifts of 32 and 1 (i.e., powers of two).

}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shl8e01c74b934d4c323501a597baa8e6f73.tex}}}}

\newcommand{\sailMIPSvalShlThreeTwo}{\saildoclabelled{sailMIPSzzyshl32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shl32469ae968a52f81e1a28aeacf7e2d496b.tex}}}}

\newcommand{\sailMIPSvalShlOne}{\saildoclabelled{sailMIPSzzyshl1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shl1b261f5995acb90d475c10ee0cdbc12ce.tex}}}}

\newcommand{\sailMIPSvalShlInt}{\saildoclabelled{sailMIPSzzyshlzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shl_int86f4e1bc3609625860bc16734d7f2614.tex}}}}

\newcommand{\sailMIPSoverloadQshlInt}{\saildoclabelled{sailMIPSoverloadQzshlzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQzshl_int4772030e3fc0913189e795ec25e86dc5.tex}}}}

\newcommand{\sailMIPSvalShrThreeTwo}{\saildoclabelled{sailMIPSzzyshr32}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shr328ec48e4bcaebfdbf5c374b77ca7b535b.tex}}}}

\newcommand{\sailMIPSvalShrInt}{\saildoclabelled{sailMIPSzzyshrzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_shr_int34025c843d841a08930cb64bf99a1693.tex}}}}

\newcommand{\sailMIPSoverloadRshrInt}{\saildoclabelled{sailMIPSoverloadRzshrzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRzshr_int5f4032eb21b9c850a9e2a8de5872a2a2.tex}}}}

\newcommand{\sailMIPSvaltdivInt}{\saildoclabelled{sailMIPSztdivzyint}{\saildocval{Truncating division (rounds towards zero)

}{\lstinputlisting[language=sail]{sail_latex_mips/valztdiv_int5e119ac7ab9ff04c8877846f345d1159.tex}}}}

\newcommand{\sailMIPSvalTmodInt}{\saildoclabelled{sailMIPSzzytmodzyint}{\saildocval{Remainder for truncating division (has sign of dividend)

}{\lstinputlisting[language=sail]{sail_latex_mips/valz_tmod_inta2984ba6dbfa10758476d9b3b7f62560.tex}}}}

\newcommand{\sailMIPSvalTmodIntPositive}{\saildoclabelled{sailMIPSzzytmodzyintzypositive}{\saildocval{If we know the second argument is positive, we know the result is positive

}{\lstinputlisting[language=sail]{sail_latex_mips/valz_tmod_int_positive6f0621d972182279e90a43c082e50c10.tex}}}}

\newcommand{\sailMIPSoverloadStmodInt}{\saildoclabelled{sailMIPSoverloadSztmodzyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSztmod_int76b131b53b88df8b201279295eacebbe.tex}}}}

\newcommand{\sailMIPSvalfdivInt}{\saildoclabelled{sailMIPSzfdivzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzfdiv_intd3535e930b3252acc5f18a9e4b34e63a.tex}}}}

\newcommand{\sailMIPSfnfdivInt}{\saildoclabelled{sailMIPSfnzfdivzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzfdiv_intd3535e930b3252acc5f18a9e4b34e63a.tex}}}}

\newcommand{\sailMIPSvalfmodInt}{\saildoclabelled{sailMIPSzfmodzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzfmod_int7e215ca2b888f4e92201959fd40958a5.tex}}}}

\newcommand{\sailMIPSfnfmodInt}{\saildoclabelled{sailMIPSfnzfmodzyint}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzfmod_int7e215ca2b888f4e92201959fd40958a5.tex}}}}

\newcommand{\sailMIPSvalabsIntPlain}{\saildoclabelled{sailMIPSzabszyintzyplain}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzabs_int_plainb54aa4afeed2c86b519a464eb2e4c77c.tex}}}}

\newcommand{\sailMIPSoverloadTabsInt}{\saildoclabelled{sailMIPSoverloadTzabszyint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTzabs_intef5fbb521189282054dc80dc7173013d.tex}}}}

\newcommand{\sailMIPStypeoption}{\saildoclabelled{sailMIPStypezoption}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezoptiona3271ef8b6a63c78e6db36dac0ee6547.tex}}}}

\newcommand{\sailMIPSvalisNone}{\saildoclabelled{sailMIPSziszynone}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzis_nonebebf4558161c4d567fb50f7df9e82374.tex}}}}

\newcommand{\sailMIPSfnisNone}{\saildoclabelled{sailMIPSfnziszynone}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzis_nonebebf4558161c4d567fb50f7df9e82374.tex}}}}

\newcommand{\sailMIPSvalisSome}{\saildoclabelled{sailMIPSziszysome}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzis_some1c925a3fbbb4ddc7f552b6fd691664ee.tex}}}}

\newcommand{\sailMIPSfnisSome}{\saildoclabelled{sailMIPSfnziszysome}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzis_some1c925a3fbbb4ddc7f552b6fd691664ee.tex}}}}

\newcommand{\sailMIPStypebits}{\saildoclabelled{sailMIPStypezbits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezbitsa4b31f9b3dc11c921007b665e0d0fce6.tex}}}}

\newcommand{\sailMIPSvaleqBits}{\saildoclabelled{sailMIPSzeqzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_bits886ce7cf3ec93a28308e8d4e9d63f4be.tex}}}}

\newcommand{\sailMIPSoverloadUzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailMIPSoverloadUzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailMIPSvalneqBits}{\saildoclabelled{sailMIPSzneqzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzneq_bits167748c906c068e62596c88540a84f42.tex}}}}

\newcommand{\sailMIPSfnneqBits}{\saildoclabelled{sailMIPSfnzneqzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzneq_bits167748c906c068e62596c88540a84f42.tex}}}}

\newcommand{\sailMIPSoverloadVzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailMIPSoverloadVzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailMIPSvalbitvectorLength}{\saildoclabelled{sailMIPSzbitvectorzylength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbitvector_lengthcd74a5cced7567d19500671e4b6e1031.tex}}}}

\newcommand{\sailMIPSvalvectorLength}{\saildoclabelled{sailMIPSzvectorzylength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzvector_length9ee541b308cdfd9738d44bfb3dff4b46.tex}}}}

\newcommand{\sailMIPSoverloadWlength}{\saildoclabelled{sailMIPSoverloadWzlength}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWzlength469e3f917f7b24f4691faf3caf842eba.tex}}}}

\newcommand{\sailMIPSvalcountLeadingZeros}{\saildoclabelled{sailMIPSzcountzyleadingzyzzeros}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcount_leading_zzeros315ae28f559df1d42a7d2ca4cfff2905.tex}}}}

\newcommand{\sailMIPSvalprintBits}{\saildoclabelled{sailMIPSzprintzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprint_bits30cf225474fbf3e575d7aa83aa309559.tex}}}}

\newcommand{\sailMIPSvalprerrBits}{\saildoclabelled{sailMIPSzprerrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprerr_bits932899725108ebe483d3226f250f2b92.tex}}}}

\newcommand{\sailMIPSvalsailSignExtend}{\saildoclabelled{sailMIPSzsailzysignzyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_sign_extendb66ac7c1aaedb0cb21bdf07e4518af5e.tex}}}}

\newcommand{\sailMIPSvalsailZeroExtend}{\saildoclabelled{sailMIPSzsailzyzzerozyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_zzero_extend411875c18d3b332113845d17151890c2.tex}}}}

\newcommand{\sailMIPSvaltruncate}{\saildoclabelled{sailMIPSztruncate}{\saildocval{\lstinline{truncate}\lstinline`(v, n)` truncates \lstinline`v`, keeping only the \emph{least} significant \lstinline`n` bits.

}{\lstinputlisting[language=sail]{sail_latex_mips/valztruncatea666e28ae0c8ca7327a2b3fcd1ed4ec7.tex}}}}

\newcommand{\sailMIPSvaltruncateLSB}{\saildoclabelled{sailMIPSztruncateLSB}{\saildocval{\lstinline{truncateLSB}\lstinline`(v, n)` truncates \lstinline`v`, keeping only the \emph{most} significant \lstinline`n` bits.

}{\lstinputlisting[language=sail]{sail_latex_mips/valztruncatelsb4d124c6ec672453343dc0b20d295e82d.tex}}}}

\newcommand{\sailMIPSvalsailMask}{\saildoclabelled{sailMIPSzsailzymask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_maske146b73afc824e90813dd8234bfa3053.tex}}}}

\newcommand{\sailMIPSfnsailMask}{\saildoclabelled{sailMIPSfnzsailzymask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsail_maske146b73afc824e90813dd8234bfa3053.tex}}}}

\newcommand{\sailMIPSoverloadXzEightoperatorzZerozQzNine}{\saildoclabelled{sailMIPSoverloadXzz8operatorz0zQz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXzz8operatorz0zqz9ccbd65071d8f0fbb9677c7f6e86d3527.tex}}}}

\newcommand{\sailMIPSvalbitvectorConcat}{\saildoclabelled{sailMIPSzbitvectorzyconcat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbitvector_concat6176f8be1468d8779ee8370fd3b4a6e0.tex}}}}

\newcommand{\sailMIPSoverloadYappend}{\saildoclabelled{sailMIPSoverloadYzappend}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYzappend88575169e0ec1639b6ae3851df999710.tex}}}}

\newcommand{\sailMIPSvalappendSixFour}{\saildoclabelled{sailMIPSzappendzy64}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzappend_6433ef192058d4bf5f092d6f8b6d97f4c4.tex}}}}

\newcommand{\sailMIPSvalbitvectorAccess}{\saildoclabelled{sailMIPSzbitvectorzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbitvector_access8b584ca86770abb6b0da5ef059a02ed9.tex}}}}

\newcommand{\sailMIPSvalplainVectorAccess}{\saildoclabelled{sailMIPSzplainzyvectorzyaccess}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzplain_vector_access792547dd734d4ff2e6078cbb88967469.tex}}}}

\newcommand{\sailMIPSoverloadZvectorAccess}{\saildoclabelled{sailMIPSoverloadZzvectorzyaccess}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZzvector_accessbe81ec250d2df2ebadde393ea37a85a4.tex}}}}

\newcommand{\sailMIPSvalbitvectorUpdate}{\saildoclabelled{sailMIPSzbitvectorzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbitvector_update20826799a1ff3ff40895206db0df14bb.tex}}}}

\newcommand{\sailMIPSvalplainVectorUpdate}{\saildoclabelled{sailMIPSzplainzyvectorzyupdate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzplain_vector_updateb31d67bfe51b1a6f79983347dfc57da0.tex}}}}

\newcommand{\sailMIPSoverloadAAvectorUpdate}{\saildoclabelled{sailMIPSoverloadAAzvectorzyupdate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAzvector_updateb14d5207ae01ed7fc9d9882c9cc3ebef.tex}}}}

\newcommand{\sailMIPSvaladdBits}{\saildoclabelled{sailMIPSzaddzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_bits24373ffc11f289d5bb648df2f4f41b25.tex}}}}

\newcommand{\sailMIPSvaladdBitsInt}{\saildoclabelled{sailMIPSzaddzybitszyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_bits_inta5424052402522ff4653275c899f7543.tex}}}}

\newcommand{\sailMIPSoverloadBBzEightoperatorzZerozBzNine}{\saildoclabelled{sailMIPSoverloadBBzz8operatorz0zBz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBzz8operatorz0zbz9a2d0168f574b152e5f31357e86602c16.tex}}}}

\newcommand{\sailMIPSvalsubBits}{\saildoclabelled{sailMIPSzsubzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_bitsf0dc4fc3429d45517c523db21af72127.tex}}}}

\newcommand{\sailMIPSvalnotVec}{\saildoclabelled{sailMIPSznotzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznot_vecfb45897f737be88160f5363827ef4a4b.tex}}}}

\newcommand{\sailMIPSvalandVec}{\saildoclabelled{sailMIPSzandzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzand_vec99be3fe45d23194b597520c9e407ad35.tex}}}}

\newcommand{\sailMIPSoverloadCCzEightoperatorzZerozSixzNine}{\saildoclabelled{sailMIPSoverloadCCzz8operatorz0z6z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCzz8operatorz0z6z9d3731bb9b1c9d765858778ad48ba6b3a.tex}}}}

\newcommand{\sailMIPSvalorVec}{\saildoclabelled{sailMIPSzorzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzor_vec467c7a3f74be27085fe1b2aa3651ffe7.tex}}}}

\newcommand{\sailMIPSoverloadDDzEightoperatorzZerozUzNine}{\saildoclabelled{sailMIPSoverloadDDzz8operatorz0zUz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDzz8operatorz0zuz99af95b281314726fa91893b57fc290dc.tex}}}}

\newcommand{\sailMIPSvalsubrangeBits}{\saildoclabelled{sailMIPSzsubrangezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsubrange_bits6c497c14df4f4754bd345a6c56ca2aad.tex}}}}

\newcommand{\sailMIPSoverloadEEvectorSubrange}{\saildoclabelled{sailMIPSoverloadEEzvectorzysubrange}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEzvector_subrange270c799ffa6c20b5244f22c64fba0367.tex}}}}

\newcommand{\sailMIPSvalupdateSubrangeBits}{\saildoclabelled{sailMIPSzupdatezysubrangezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzupdate_subrange_bitsb5ffe862b26310b45a779cd45bbf041e.tex}}}}

\newcommand{\sailMIPSoverloadFFvectorUpdateSubrange}{\saildoclabelled{sailMIPSoverloadFFzvectorzyupdatezysubrange}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFzvector_update_subrangeb77be803268d55f5f112399f9d0dfbc2.tex}}}}

\newcommand{\sailMIPSvalsailShiftleft}{\saildoclabelled{sailMIPSzsailzyshiftleft}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_shiftlefta7bc10407d10355c4e981688c9926084.tex}}}}

\newcommand{\sailMIPSvalsailShiftright}{\saildoclabelled{sailMIPSzsailzyshiftright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_shiftrighte403ac5c2740b7767c2bdfe689082562.tex}}}}

\newcommand{\sailMIPSvalsailArithShiftright}{\saildoclabelled{sailMIPSzsailzyarithzyshiftright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_arith_shiftrighta24f06e92ffcd84e26ed61085c833371.tex}}}}

\newcommand{\sailMIPSvalsailZeros}{\saildoclabelled{sailMIPSzsailzyzzeros}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_zzeros174d4d4928427d9df9fa9749f1df5f96.tex}}}}

\newcommand{\sailMIPSvalsailOnes}{\saildoclabelled{sailMIPSzsailzyones}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsail_ones0510f34656bd3d7b905b0ff315bf81d7.tex}}}}

\newcommand{\sailMIPSfnsailOnes}{\saildoclabelled{sailMIPSfnzsailzyones}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsail_ones0510f34656bd3d7b905b0ff315bf81d7.tex}}}}

\newcommand{\sailMIPSvalslice}{\saildoclabelled{sailMIPSzslice}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzslice9979e992fd48f77a2c3fef7fbcce068e.tex}}}}

\newcommand{\sailMIPSvalreplicateBits}{\saildoclabelled{sailMIPSzreplicatezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzreplicate_bitsb29bdab6bb9437712accf2dc81ea3d3e.tex}}}}

\newcommand{\sailMIPSvalsliceMask}{\saildoclabelled{sailMIPSzslicezymask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzslice_maske01cafc7448fbf1583dc5dd96b06c854.tex}}}}

\newcommand{\sailMIPSfnsliceMask}{\saildoclabelled{sailMIPSfnzslicezymask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzslice_maske01cafc7448fbf1583dc5dd96b06c854.tex}}}}

\newcommand{\sailMIPSvalgetSliceInt}{\saildoclabelled{sailMIPSzgetzyslicezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzget_slice_int3c313e973dc436aff309f66096377164.tex}}}}

\newcommand{\sailMIPSvalsetSliceInt}{\saildoclabelled{sailMIPSzsetzyslicezyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzset_slice_intf4b6b0ed3d8b3bb2f2e0d7a492959629.tex}}}}

\newcommand{\sailMIPSvalsetSliceBits}{\saildoclabelled{sailMIPSzsetzyslicezybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzset_slice_bits5956200094c551f35973411fcc90a521.tex}}}}

\newcommand{\sailMIPSvalunsigned}{\saildoclabelled{sailMIPSzunsigned}{\saildocval{converts a bit vector of length $n$ to an integer in the range $0$ to $2^n - 1$.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzunsigned1010eda2cdd2666cd8fd0ddf82ac526f.tex}}}}

\newcommand{\sailMIPSvalsigned}{\saildoclabelled{sailMIPSzsigned}{\saildocval{converts a bit vector of length $n$ to an integer in the range $-2^{n-1}$ to $2^{n-1} - 1$ using twos-complement.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzsigned36d2317f34f1dacb4e465e6e56b185e6.tex}}}}

\newcommand{\sailMIPSoverloadGGSizze}{\saildoclabelled{sailMIPSoverloadGGzzyzysizze}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGz__sizze5b2e36a5dbb42eaba80b4d164e45d3ae.tex}}}}

\newcommand{\sailMIPSvaleqString}{\saildoclabelled{sailMIPSzeqzystring}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_string75dfa57c0476ae3f43f8e55ffe51a116.tex}}}}

\newcommand{\sailMIPSoverloadHHzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailMIPSoverloadHHzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailMIPSvalconcatStr}{\saildoclabelled{sailMIPSzconcatzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzconcat_str366019c233188ef65ab3d1f977f04112.tex}}}}

\newcommand{\sailMIPSvaldecStr}{\saildoclabelled{sailMIPSzdeczystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzdec_str7582ccea1482759c248b1f1ac9f6ae63.tex}}}}

\newcommand{\sailMIPSvalhexStr}{\saildoclabelled{sailMIPSzhexzystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzhex_str47c735e2941ef5c87d4f7502a5e92a2a.tex}}}}

\newcommand{\sailMIPSvalbitsStr}{\saildoclabelled{sailMIPSzbitszystr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbits_strae053d842c21f0867dea1e830d1773cc.tex}}}}

\newcommand{\sailMIPSvalconcatStrBits}{\saildoclabelled{sailMIPSzconcatzystrzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzconcat_str_bitsd8fc2224310ed49d394cba090cf60741.tex}}}}

\newcommand{\sailMIPSfnconcatStrBits}{\saildoclabelled{sailMIPSfnzconcatzystrzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzconcat_str_bitsd8fc2224310ed49d394cba090cf60741.tex}}}}

\newcommand{\sailMIPSvalconcatStrDec}{\saildoclabelled{sailMIPSzconcatzystrzydec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzconcat_str_dec4a6431591803433e2668ed9b4afaadd0.tex}}}}

\newcommand{\sailMIPSfnconcatStrDec}{\saildoclabelled{sailMIPSfnzconcatzystrzydec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzconcat_str_dec4a6431591803433e2668ed9b4afaadd0.tex}}}}

\newcommand{\sailMIPSvalprintEndline}{\saildoclabelled{sailMIPSzprintzyendline}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprint_endline03a43e2779561cb054d0761733c27e9b.tex}}}}

\newcommand{\sailMIPSvalprerrEndline}{\saildoclabelled{sailMIPSzprerrzyendline}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprerr_endline73ce57fcf6e847727670556577cb2de0.tex}}}}

\newcommand{\sailMIPSvaleqAnything}{\saildoclabelled{sailMIPSzeqzyanything}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzeq_anything99dff1d931070d33dac5c755eae24439.tex}}}}

\newcommand{\sailMIPSoverloadIIzEightoperatorzZerozJzJzNine}{\saildoclabelled{sailMIPSoverloadIIzz8operatorz0zJzJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIzz8operatorz0zjzjz9c650f45e06411dd4e97578ff2bad6338.tex}}}}

\newcommand{\sailMIPSoverloadJJzW}{\saildoclabelled{sailMIPSoverloadJJzzW}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJzzw805a9067649c7cfeedcb41b57a7e2c86.tex}}}}

\newcommand{\sailMIPSoverloadKKnot}{\saildoclabelled{sailMIPSoverloadKKznot}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKznotcbe861867f25b28c34f5ae99957794ed.tex}}}}

\newcommand{\sailMIPSvalneqAnything}{\saildoclabelled{sailMIPSzneqzyanything}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzneq_anythingf220233154ca93d75c0323f604bb8d16.tex}}}}

\newcommand{\sailMIPSfnneqAnything}{\saildoclabelled{sailMIPSfnzneqzyanything}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzneq_anythingf220233154ca93d75c0323f604bb8d16.tex}}}}

\newcommand{\sailMIPSoverloadLLzEightoperatorzZerozOnezJzNine}{\saildoclabelled{sailMIPSoverloadLLzz8operatorz0z1zJz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLzz8operatorz0z1zjz981ebe433e26f9e2dfa2a9d2c7f4fe1f4.tex}}}}

\newcommand{\sailMIPSvalcastUnitVec}{\saildoclabelled{sailMIPSzcastzyunitzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcast_unit_vec98272b7fb05a703213e98272ec5486c8.tex}}}}

\newcommand{\sailMIPSfncastUnitVec}{\saildoclabelled{sailMIPSfnzcastzyunitzyvec}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcast_unit_vec98272b7fb05a703213e98272ec5486c8.tex}}}}

\newcommand{\sailMIPSoverloadMMprint}{\saildoclabelled{sailMIPSoverloadMMzprint}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMzprintc9b8c9c569def1934362480628956c85.tex}}}}

\newcommand{\sailMIPSvalprerr}{\saildoclabelled{sailMIPSzprerr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzprerre641bc17ebf3c7131851f8df33a62260.tex}}}}

\newcommand{\sailMIPSvalputchar}{\saildoclabelled{sailMIPSzputchar}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzputchare63a26733a4ffbee3ab40a4ee6cd644b.tex}}}}

\newcommand{\sailMIPSvalstringOfInt}{\saildoclabelled{sailMIPSzstringzyofzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstring_of_int03988e4e2d2976513793427ac823afbe.tex}}}}

\newcommand{\sailMIPSvalBitStr}{\saildoclabelled{sailMIPSzBitStr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbitstr0d04da018975c4776e05a9c59c2e380e.tex}}}}

\newcommand{\sailMIPSvalxorVec}{\saildoclabelled{sailMIPSzxorzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzxor_vecdacd54acc32f073fb01d1c188177bc8c.tex}}}}

\newcommand{\sailMIPSvalintPower}{\saildoclabelled{sailMIPSzintzypower}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzint_powerb0c5fc1a9fb0852260414607a93aeae6.tex}}}}

\newcommand{\sailMIPSoverloadNNzEightoperatorzZerozQzNine}{\saildoclabelled{sailMIPSoverloadNNzz8operatorz0zQz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNzz8operatorz0zqz9ccbd65071d8f0fbb9677c7f6e86d3527.tex}}}}

\newcommand{\sailMIPSvaladdRange}{\saildoclabelled{sailMIPSzaddzyrange}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_range42e075ccf1451df2036e21ab04adc98a.tex}}}}

\newcommand{\sailMIPSvaladdVec}{\saildoclabelled{sailMIPSzaddzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_vecaede33d991aa6e29010fb4562c8ae5de.tex}}}}

\newcommand{\sailMIPSvaladdVecInt}{\saildoclabelled{sailMIPSzaddzyveczyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzadd_vec_intba4788367d6a85d666f0c19861d4bd77.tex}}}}

\newcommand{\sailMIPSoverloadOOzEightoperatorzZerozBzNine}{\saildoclabelled{sailMIPSoverloadOOzz8operatorz0zBz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOzz8operatorz0zbz9a2d0168f574b152e5f31357e86602c16.tex}}}}

\newcommand{\sailMIPSvalsubRange}{\saildoclabelled{sailMIPSzsubzyrange}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_range14f5685922761f99e3753835c40db01f.tex}}}}

\newcommand{\sailMIPSvalsubVec}{\saildoclabelled{sailMIPSzsubzyvec}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_vec326e0ba0bb00229be26645e2d44dbd83.tex}}}}

\newcommand{\sailMIPSvalsubVecInt}{\saildoclabelled{sailMIPSzsubzyveczyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsub_vec_int5e6c04459782b1b8cc706ba2e4c8a435.tex}}}}

\newcommand{\sailMIPSvalnegateRange}{\saildoclabelled{sailMIPSznegatezyrange}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznegate_range78b007ae673ca039d425d3facc380863.tex}}}}

\newcommand{\sailMIPSoverloadPPzEightoperatorzZerozDzNine}{\saildoclabelled{sailMIPSoverloadPPzz8operatorz0zDz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPzz8operatorz0zdz9aaaae29f381509679e21c2555127a5dd.tex}}}}

\newcommand{\sailMIPSoverloadQQnegate}{\saildoclabelled{sailMIPSoverloadQQznegate}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQznegatef5714e2e9cd970a9cb8b7c6fdf3732b8.tex}}}}

\newcommand{\sailMIPSoverloadRRzEightoperatorzZerozAzNine}{\saildoclabelled{sailMIPSoverloadRRzz8operatorz0zAz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRzz8operatorz0zaz94d99df7698c53c990108e8f028c06211.tex}}}}

\newcommand{\sailMIPSoverloadSSzEightoperatorzZerozFzNine}{\saildoclabelled{sailMIPSoverloadSSzz8operatorz0zFz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSzz8operatorz0zfz9413c2bc7cb07ce1db42a50ad1459c051.tex}}}}

\newcommand{\sailMIPSoverloadTTzEightoperatorzZerozFivezNine}{\saildoclabelled{sailMIPSoverloadTTzz8operatorz0z5z9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTzz8operatorz0z5z9194a289f0ceb02e29c9b6febc5146071.tex}}}}

\newcommand{\sailMIPSvalquotRoundZero}{\saildoclabelled{sailMIPSzquotzyroundzyzzero}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzquot_round_zzeroa8d9d278dc91a14956dfe19d01766403.tex}}}}

\newcommand{\sailMIPSvalremRoundZero}{\saildoclabelled{sailMIPSzremzyroundzyzzero}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzrem_round_zzero90d115d6c3e756b94f7766d1b76fbb83.tex}}}}

\newcommand{\sailMIPSvalminNat}{\saildoclabelled{sailMIPSzminzynat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmin_nat7dddd2b4f1427434a323cd17c0426f93.tex}}}}

\newcommand{\sailMIPSvalminInt}{\saildoclabelled{sailMIPSzminzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmin_intaf4626ab3b9c2d0b9494d7e8d265dd26.tex}}}}

\newcommand{\sailMIPSvalmaxNat}{\saildoclabelled{sailMIPSzmaxzynat}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmax_nat266559c9edd4c969dc9a8a0472e3379e.tex}}}}

\newcommand{\sailMIPSvalmaxInt}{\saildoclabelled{sailMIPSzmaxzyint}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmax_inta8f95a0baf723be8373221a893afa8f3.tex}}}}

\newcommand{\sailMIPSvalminAtom}{\saildoclabelled{sailMIPSzminzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmin_atombf865ffed8d1a7f4606db9d6d968a016.tex}}}}

\newcommand{\sailMIPSvalmaxAtom}{\saildoclabelled{sailMIPSzmaxzyatom}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmax_atom2691d513aec6d2154c7685b5a93fac12.tex}}}}

\newcommand{\sailMIPSoverloadUUmin}{\saildoclabelled{sailMIPSoverloadUUzmin}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUzmin95ae3c0ebde1421750e6db87bdf74801.tex}}}}

\newcommand{\sailMIPSoverloadVVmax}{\saildoclabelled{sailMIPSoverloadVVzmax}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVzmax91b641c464c0dc87660499321a356d93.tex}}}}

\newcommand{\sailMIPSvalWriteRAM}{\saildoclabelled{sailMIPSzzyzyWriteRAM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__writeram67df92b8173868b4341c66bb37bdc8da.tex}}}}

\newcommand{\sailMIPSvalMIPSWrite}{\saildoclabelled{sailMIPSzzyzyMIPSzywrite}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__mips_writed13fe4a15e9bfd2a9e702a585b5a7e1c.tex}}}}

\newcommand{\sailMIPSfnMIPSWrite}{\saildoclabelled{sailMIPSfnzzyzyMIPSzywrite}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz__mips_writed13fe4a15e9bfd2a9e702a585b5a7e1c.tex}}}}

\newcommand{\sailMIPSvalReadRAM}{\saildoclabelled{sailMIPSzzyzyReadRAM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__readram468758162486e62876c2678a7e769399.tex}}}}

\newcommand{\sailMIPSvalMIPSRead}{\saildoclabelled{sailMIPSzzyzyMIPSzyread}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz__mips_read6caa8fcafb5a40e544d3165028b605fb.tex}}}}

\newcommand{\sailMIPSfnMIPSRead}{\saildoclabelled{sailMIPSfnzzyzyMIPSzyread}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz__mips_read6caa8fcafb5a40e544d3165028b605fb.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozQzQzNine}{\saildoclabelled{sailMIPSzz8operatorz0zQzQz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zqzqz93d1b5248b83463c11188367c0486a3fd.tex}}}}

\newcommand{\sailMIPSfnzEightoperatorzZerozQzQzNine}{\saildoclabelled{sailMIPSfnzz8operatorz0zQzQz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzz8operatorz0zqzqz93d1b5248b83463c11188367c0486a3fd.tex}}}}

\newcommand{\sailMIPSvalpowTwo}{\saildoclabelled{sailMIPSzpow2}{\saildocval{\lstinline{pow2}(n) returns 2 raised to the power \emph{n}.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzpow2e971ce2f9ebb899590551317286dfd1b.tex}}}}

\newcommand{\sailMIPStypeexception}{\saildoclabelled{sailMIPStypezexception}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezexceptionfaa4db8fab65c538edad4222e766a71a.tex}}}}

\newcommand{\sailMIPSvalmipsSignExtend}{\saildoclabelled{sailMIPSzmipszysignzyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmips_sign_extenddff82d4ceaaa72d7146e15c8674216ac.tex}}}}

\newcommand{\sailMIPSvalmipsZeroExtend}{\saildoclabelled{sailMIPSzmipszyzzerozyextend}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmips_zzero_extend6340d2cbae7a2266a4e1077b06a57276.tex}}}}

\newcommand{\sailMIPSfnmipsSignExtend}{\saildoclabelled{sailMIPSfnzmipszysignzyextend}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmips_sign_extenddff82d4ceaaa72d7146e15c8674216ac.tex}}}}

\newcommand{\sailMIPSfnmipsZeroExtend}{\saildoclabelled{sailMIPSfnzmipszyzzerozyextend}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmips_zzero_extend6340d2cbae7a2266a4e1077b06a57276.tex}}}}

\newcommand{\sailMIPSoverloadWWsignExtend}{\saildoclabelled{sailMIPSoverloadWWzsignzyextend}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWzsign_extendd299e34344c466213b3253f0d877453d.tex}}}}

\newcommand{\sailMIPSoverloadXXzzeroExtend}{\saildoclabelled{sailMIPSoverloadXXzzzerozyextend}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXzzzero_extendd7d8b08ed1667724fd3dfa843cf0ae78.tex}}}}

\newcommand{\sailMIPSvalzzerosImplicit}{\saildoclabelled{sailMIPSzzzeroszyimplicit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzzzeros_implicitce1dd4153c9a1823a9697c4472c43ebf.tex}}}}

\newcommand{\sailMIPSfnzzerosImplicit}{\saildoclabelled{sailMIPSfnzzzeroszyimplicit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzzzeros_implicitce1dd4153c9a1823a9697c4472c43ebf.tex}}}}

\newcommand{\sailMIPSoverloadYYzzeros}{\saildoclabelled{sailMIPSoverloadYYzzzeros}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYzzzerosc530711942e216cef3921733c1c5d101.tex}}}}

\newcommand{\sailMIPSvalonesImplicit}{\saildoclabelled{sailMIPSzoneszyimplicit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzones_implicitd278a7fa4099e3986b30108716d3adc5.tex}}}}

\newcommand{\sailMIPSfnonesImplicit}{\saildoclabelled{sailMIPSfnzoneszyimplicit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzones_implicitd278a7fa4099e3986b30108716d3adc5.tex}}}}

\newcommand{\sailMIPSoverloadZZones}{\saildoclabelled{sailMIPSoverloadZZzones}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZzones26f94136f5db8afd4e9df1e512f7fdc5.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozISzNine}{\saildoclabelled{sailMIPSzz8operatorz0zIzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zi_sz956bf0eb8f384ccc952f43b53c00f14d1.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozKzJSzNine}{\saildoclabelled{sailMIPSzz8operatorz0zKzJzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zkzj_sz904d1eed458afb5704c50166298da928d.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozIUzNine}{\saildoclabelled{sailMIPSzz8operatorz0zIzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zi_uz975e6e2563e418725e99f2d020a6e269f.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozKzJUzNine}{\saildoclabelled{sailMIPSzz8operatorz0zKzJzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zkzj_uz932ccbf178c78f699a55ad5e4e3db033c.tex}}}}

\newcommand{\sailMIPSfnzEightoperatorzZerozISzNine}{\saildoclabelled{sailMIPSfnzz8operatorz0zIzysz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzz8operatorz0zi_sz956bf0eb8f384ccc952f43b53c00f14d1.tex}}}}

\newcommand{\sailMIPSfnzEightoperatorzZerozKzJSzNine}{\saildoclabelled{sailMIPSfnzz8operatorz0zKzJzysz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzz8operatorz0zkzj_sz904d1eed458afb5704c50166298da928d.tex}}}}

\newcommand{\sailMIPSfnzEightoperatorzZerozIUzNine}{\saildoclabelled{sailMIPSfnzz8operatorz0zIzyuz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzz8operatorz0zi_uz975e6e2563e418725e99f2d020a6e269f.tex}}}}

\newcommand{\sailMIPSfnzEightoperatorzZerozKzJUzNine}{\saildoclabelled{sailMIPSfnzz8operatorz0zKzJzyuz9}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzz8operatorz0zkzj_uz932ccbf178c78f699a55ad5e4e3db033c.tex}}}}

\newcommand{\sailMIPSvalboolToBits}{\saildoclabelled{sailMIPSzboolzytozybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbool_to_bits827ded794caf4c773562dc8baff6a29a.tex}}}}

\newcommand{\sailMIPSfnboolToBits}{\saildoclabelled{sailMIPSfnzboolzytozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzbool_to_bits827ded794caf4c773562dc8baff6a29a.tex}}}}

\newcommand{\sailMIPSvalboolToBit}{\saildoclabelled{sailMIPSzboolzytozybit}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbool_to_bit5cc99dc0718457cc8a182fa8507f045a.tex}}}}

\newcommand{\sailMIPSfnboolToBit}{\saildoclabelled{sailMIPSfnzboolzytozybit}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzbool_to_bit5cc99dc0718457cc8a182fa8507f045a.tex}}}}

\newcommand{\sailMIPSvalbitToBool}{\saildoclabelled{sailMIPSzbitzytozybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbit_to_bool238fffa8d41cb3108fd20322f5500ff3.tex}}}}

\newcommand{\sailMIPSfnbitToBool}{\saildoclabelled{sailMIPSfnzbitzytozybool}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzbit_to_bool238fffa8d41cb3108fd20322f5500ff3.tex}}}}

\newcommand{\sailMIPSvalbitsToBool}{\saildoclabelled{sailMIPSzbitszytozybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzbits_to_bool40d71a119a1093f6caa36e2aa93bd193.tex}}}}

\newcommand{\sailMIPSfnbitsToBool}{\saildoclabelled{sailMIPSfnzbitszytozybool}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzbits_to_bool40d71a119a1093f6caa36e2aa93bd193.tex}}}}

\newcommand{\sailMIPSvalshiftBitsRight}{\saildoclabelled{sailMIPSzshiftzybitszyright}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzshift_bits_right281f5e6a28fe3c92d35fe5c78a0deb41.tex}}}}

\newcommand{\sailMIPSvalshiftBitsLeft}{\saildoclabelled{sailMIPSzshiftzybitszyleft}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzshift_bits_left0754e8b870e2a3ba46646c35dac7af10.tex}}}}

\newcommand{\sailMIPSvalshiftl}{\saildoclabelled{sailMIPSzshiftl}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzshiftl7827d0dcac29bd8258f158e7c1e77658.tex}}}}

\newcommand{\sailMIPSvalshiftr}{\saildoclabelled{sailMIPSzshiftr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzshiftr173b7dba7206ed1b61a12344bdf9182a.tex}}}}

\newcommand{\sailMIPSoverloadAAAzEightoperatorzZerozKzKzNine}{\saildoclabelled{sailMIPSoverloadAAAzz8operatorz0zKzKz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAzz8operatorz0zkzkz9e772b5e121d0113826739b52dbbce0f8.tex}}}}

\newcommand{\sailMIPSoverloadBBBzEightoperatorzZerozIzIzNine}{\saildoclabelled{sailMIPSoverloadBBBzz8operatorz0zIzIz9}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBzz8operatorz0ziziz90068ca3610cb726b2dddda4048ca7686.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozKzKSzNine}{\saildoclabelled{sailMIPSzz8operatorz0zKzKzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0zkzk_sz9fd336467c8d7c9163cb44b900cb10522.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozASzNine}{\saildoclabelled{sailMIPSzz8operatorz0zAzysz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0za_sz9e046109c9d98ebd1683e514a3e2f3f5d.tex}}}}

\newcommand{\sailMIPSvalzEightoperatorzZerozAUzNine}{\saildoclabelled{sailMIPSzz8operatorz0zAzyuz9}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzz8operatorz0za_uz98194b6fb241100892f8fe90018275deb.tex}}}}

\newcommand{\sailMIPSvaltoBits}{\saildoclabelled{sailMIPSztozybits}{\saildocval{\lstinline{to_bits}\lstinline`(l, v)` converts an integer, \lstinline`v`,  to a bit vector of length \lstinline`l`. If \lstinline`v` is negative a twos-complement representation is used. If \lstinline`v` is too large (or too negative) to fit in the requested length then it is truncated to the least significant bits.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzto_bits9fb7c0bf64c9bfa589ae4882a09f2a40.tex}}}}

\newcommand{\sailMIPSfntoBits}{\saildoclabelled{sailMIPSfnztozybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzto_bits9fb7c0bf64c9bfa589ae4882a09f2a40.tex}}}}

\newcommand{\sailMIPSvalmask}{\saildoclabelled{sailMIPSzmask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmask357329ae84e03dd27d4454a1873fc3dd.tex}}}}

\newcommand{\sailMIPSfnmask}{\saildoclabelled{sailMIPSfnzmask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmask357329ae84e03dd27d4454a1873fc3dd.tex}}}}

\newcommand{\sailMIPSvalgetTimeNs}{\saildoclabelled{sailMIPSzgetzytimezyns}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzget_time_ns76b2aba2c98dedb9e71b52add49642c4.tex}}}}

\newcommand{\sailMIPStypeCauseReg}{\saildoclabelled{sailMIPStypezCauseReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcauseregda69bedc009933948dd9b8b2c8a67377.tex}}}}

\newcommand{\sailMIPSvalMkCauseReg}{\saildoclabelled{sailMIPSzMkzyCauseReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_causereg8c2dd932a95a40841ae776546777d7fb.tex}}}}

\newcommand{\sailMIPSfnMkCauseReg}{\saildoclabelled{sailMIPSfnzMkzyCauseReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_causereg8c2dd932a95a40841ae776546777d7fb.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegBits}{\saildoclabelled{sailMIPSzzygetzyCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_bits8438dd7e3e82e5a62db2fbe5d4c93611.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegBits}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_bits8438dd7e3e82e5a62db2fbe5d4c93611.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegBits}{\saildoclabelled{sailMIPSzzysetzyCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_bits73c1fb63898bc74942a3c60d0ceacd0a.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegBits}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_bits73c1fb63898bc74942a3c60d0ceacd0a.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegBits}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_bitsb063e035edb33b2c5f07e3df533bf948.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_bitsb063e035edb33b2c5f07e3df533bf948.tex}}}}

\newcommand{\sailMIPSoverloadCCCupdateBits}{\saildoclabelled{sailMIPSoverloadCCCzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCCzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadDDDModBits}{\saildoclabelled{sailMIPSoverloadDDDzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDDz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegBD}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyBD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_bd96afa963ea8fd0967157eb8bd72a1b1b.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegBD}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyBD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_bd96afa963ea8fd0967157eb8bd72a1b1b.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegBD}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyBD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_bdb5f488f812625b8e1f8d3846c87da635.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegBD}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyBD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_bdb5f488f812625b8e1f8d3846c87da635.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegBD}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyBD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_bd1341a4dd118508995044054898160c72.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegBD}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyBD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_bd1341a4dd118508995044054898160c72.tex}}}}

\newcommand{\sailMIPSoverloadEEEupdateBD}{\saildoclabelled{sailMIPSoverloadEEEzupdatezyBD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEEzupdate_bd472c903f3ae609529b16dd7fa25cbef2.tex}}}}

\newcommand{\sailMIPSoverloadFFFModBD}{\saildoclabelled{sailMIPSoverloadFFFzzymodzyBD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFFz_mod_bdd84f0971ca04f14c3accaf99182a8375.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegCE}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyCE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_cec50f9f4ac0a1b657a7733fa87526be2d.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegCE}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyCE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_cec50f9f4ac0a1b657a7733fa87526be2d.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegCE}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyCE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_ce01fc3f03d0d74f4e0d5a0942681ed38a.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegCE}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyCE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_ce01fc3f03d0d74f4e0d5a0942681ed38a.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegCE}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyCE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_ce99326d83612c25800d2accb6a9f4508b.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegCE}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyCE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_ce99326d83612c25800d2accb6a9f4508b.tex}}}}

\newcommand{\sailMIPSoverloadGGGupdateCE}{\saildoclabelled{sailMIPSoverloadGGGzupdatezyCE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGGzupdate_ce14dd97255abc19f0f457743517c0d047.tex}}}}

\newcommand{\sailMIPSoverloadHHHModCE}{\saildoclabelled{sailMIPSoverloadHHHzzymodzyCE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHHz_mod_ceea2953e9544c0c54dc69ff3e4ffbe7f8.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegIV}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyIV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_iv8d01550ba34aa421cfc2ce657745d131.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegIV}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyIV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_iv8d01550ba34aa421cfc2ce657745d131.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegIV}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyIV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_iv526ac3c679cca6391db51d524d6d72ad.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegIV}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyIV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_iv526ac3c679cca6391db51d524d6d72ad.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegIV}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyIV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_iv2946c68395a7cdb8aa45a8668627e8d5.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegIV}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyIV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_iv2946c68395a7cdb8aa45a8668627e8d5.tex}}}}

\newcommand{\sailMIPSoverloadIIIupdateIV}{\saildoclabelled{sailMIPSoverloadIIIzupdatezyIV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIIzupdate_iv53a8e0f57ddb36f890734859eaba53ae.tex}}}}

\newcommand{\sailMIPSoverloadJJJModIV}{\saildoclabelled{sailMIPSoverloadJJJzzymodzyIV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJJz_mod_ivb088aebc9bfea2ab389f62ea44fbb3a9.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegWP}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyWP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_wpcbfccc2e0292d6f04b091ed268698e68.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegWP}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyWP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_wpcbfccc2e0292d6f04b091ed268698e68.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegWP}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyWP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_wpff070e6ed3da50f2ad0a0d32ca5c1969.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegWP}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyWP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_wpff070e6ed3da50f2ad0a0d32ca5c1969.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegWP}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyWP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_wpd6c4c462af40f65a59a3ad83cf90ff81.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegWP}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyWP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_wpd6c4c462af40f65a59a3ad83cf90ff81.tex}}}}

\newcommand{\sailMIPSoverloadKKKupdateWP}{\saildoclabelled{sailMIPSoverloadKKKzupdatezyWP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKKzupdate_wpb2578310c293c0bfbbb1919aa78e107e.tex}}}}

\newcommand{\sailMIPSoverloadLLLModWP}{\saildoclabelled{sailMIPSoverloadLLLzzymodzyWP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLLz_mod_wp16ea1a9b8f1e9595a992f51656917f4c.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegIP}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyIP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_ip959fa0662dd3554fca2b54c9afdd9ed2.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegIP}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyIP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_ip959fa0662dd3554fca2b54c9afdd9ed2.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegIP}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyIP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_ip2026aa5013ac14eda0adff00c82c7a29.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegIP}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyIP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_ip2026aa5013ac14eda0adff00c82c7a29.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegIP}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyIP}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_ipa7f214043fd244817e8d07b9783a4f4a.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegIP}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyIP}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_ipa7f214043fd244817e8d07b9783a4f4a.tex}}}}

\newcommand{\sailMIPSoverloadMMMupdateIP}{\saildoclabelled{sailMIPSoverloadMMMzupdatezyIP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMMzupdate_ip04d62e571c5f0df4e13fef5ee848bfb6.tex}}}}

\newcommand{\sailMIPSoverloadNNNModIP}{\saildoclabelled{sailMIPSoverloadNNNzzymodzyIP}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNNz_mod_ipe8feebf60b7d37429ca83cdc1369f3b4.tex}}}}

\newcommand{\sailMIPSvalGetCauseRegExcCode}{\saildoclabelled{sailMIPSzzygetzyCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_causereg_exccode8a67289fbe422c3b2420033795ebefa2.tex}}}}

\newcommand{\sailMIPSfnGetCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzygetzyCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_causereg_exccode8a67289fbe422c3b2420033795ebefa2.tex}}}}

\newcommand{\sailMIPSvalSetCauseRegExcCode}{\saildoclabelled{sailMIPSzzysetzyCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_causereg_exccode9170f535490a825d67ffd95250c51021.tex}}}}

\newcommand{\sailMIPSfnSetCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzysetzyCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_causereg_exccode9170f535490a825d67ffd95250c51021.tex}}}}

\newcommand{\sailMIPSvalUpdateCauseRegExcCode}{\saildoclabelled{sailMIPSzzyupdatezyCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_causereg_exccodeead7d2a9d8ec53cba96f7218e48b092f.tex}}}}

\newcommand{\sailMIPSfnUpdateCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzyupdatezyCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_causereg_exccodeead7d2a9d8ec53cba96f7218e48b092f.tex}}}}

\newcommand{\sailMIPSoverloadOOOupdateExcCode}{\saildoclabelled{sailMIPSoverloadOOOzupdatezyExcCode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOOzupdate_exccode286b5e0163b588d6fbc04a06efd36aa1.tex}}}}

\newcommand{\sailMIPSoverloadPPPModExcCode}{\saildoclabelled{sailMIPSoverloadPPPzzymodzyExcCode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPPz_mod_exccode24886ea7a19912378ba2030097458ff1.tex}}}}

\newcommand{\sailMIPStypeTLBEntryLoReg}{\saildoclabelled{sailMIPStypezTLBEntryLoReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typeztlbentryloregdfc9845e9d6ede4af1453459f39832af.tex}}}}

\newcommand{\sailMIPSvalMkTLBEntryLoReg}{\saildoclabelled{sailMIPSzMkzyTLBEntryLoReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_tlbentryloreg686ea4d498fae1c365c28583f86fcdf2.tex}}}}

\newcommand{\sailMIPSfnMkTLBEntryLoReg}{\saildoclabelled{sailMIPSfnzMkzyTLBEntryLoReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_tlbentryloreg686ea4d498fae1c365c28583f86fcdf2.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegBits}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_bitsb5a9322379b7dc75d999a3feb221ea39.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegBits}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_bitsb5a9322379b7dc75d999a3feb221ea39.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegBits}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_bits87cab4acff2760983bfddd23367d445c.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegBits}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_bits87cab4acff2760983bfddd23367d445c.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegBits}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_bits6c2ff3e7af20e35dd45bf50ea68f8ec8.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_bits6c2ff3e7af20e35dd45bf50ea68f8ec8.tex}}}}

\newcommand{\sailMIPSoverloadQQQupdateBits}{\saildoclabelled{sailMIPSoverloadQQQzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQQzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadRRRModBits}{\saildoclabelled{sailMIPSoverloadRRRzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRRz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyCapS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_capsde4f5c8e764147c851f8e5e575b0078e.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyCapS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_capsde4f5c8e764147c851f8e5e575b0078e.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyCapS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_caps9a042f9111a8f78fcfe31c8c94e92925.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyCapS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_caps9a042f9111a8f78fcfe31c8c94e92925.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyCapS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_caps3f8fe0c48d5361758dc7ef0fa4a84990.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegCapS}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_caps3f8fe0c48d5361758dc7ef0fa4a84990.tex}}}}

\newcommand{\sailMIPSoverloadSSSupdateCapS}{\saildoclabelled{sailMIPSoverloadSSSzupdatezyCapS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSSzupdate_caps182d8368466ed813c4844f76ddfa2941.tex}}}}

\newcommand{\sailMIPSoverloadTTTModCapS}{\saildoclabelled{sailMIPSoverloadTTTzzymodzyCapS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTTz_mod_capsa1d49b1f09b7425502aaa6953965c67a.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyCapL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_capl1cbdda840b22f0691c3ea7fd12bfa8a7.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyCapL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_capl1cbdda840b22f0691c3ea7fd12bfa8a7.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyCapL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_capl4afafd253b55dd9505958742ee8cb6f7.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyCapL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_capl4afafd253b55dd9505958742ee8cb6f7.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyCapL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_caplaaf9a58642f1ed8b0226e13fd635715e.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegCapL}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_caplaaf9a58642f1ed8b0226e13fd635715e.tex}}}}

\newcommand{\sailMIPSoverloadUUUupdateCapL}{\saildoclabelled{sailMIPSoverloadUUUzupdatezyCapL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUUzupdate_capl39cb169bd618aef99d542cc3963c1b03.tex}}}}

\newcommand{\sailMIPSoverloadVVVModCapL}{\saildoclabelled{sailMIPSoverloadVVVzzymodzyCapL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVVz_mod_capl59410c98d5bb0afa60ac05ecd01d9fdd.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyCapLG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_caplg786d24724304fa8846dc63540a94622b.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyCapLG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_caplg786d24724304fa8846dc63540a94622b.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyCapLG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_caplg3dd41e627a6f13d73dc55778a444e440.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyCapLG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_caplg3dd41e627a6f13d73dc55778a444e440.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyCapLG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_caplg74d3e13531d835cb013f9516a2c860b5.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegCapLG}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapLG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_caplg74d3e13531d835cb013f9516a2c860b5.tex}}}}

\newcommand{\sailMIPSoverloadWWWupdateCapLG}{\saildoclabelled{sailMIPSoverloadWWWzupdatezyCapLG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWWzupdate_caplgb9408b2c97a868b24bf4fafd9a974c0d.tex}}}}

\newcommand{\sailMIPSoverloadXXXModCapLG}{\saildoclabelled{sailMIPSoverloadXXXzzymodzyCapLG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXXz_mod_caplgde160c8f451c418f4014f00afcc95766.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyPFN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_pfn7485f8da186fc5d3d7c7c1b76ae7d61a.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyPFN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_pfn7485f8da186fc5d3d7c7c1b76ae7d61a.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyPFN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_pfn6136b1f7a14537cfb91196ba247d881e.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyPFN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_pfn6136b1f7a14537cfb91196ba247d881e.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyPFN}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_pfn09564a0f7205bf65c965dda38fd2c7b1.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegPFN}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyPFN}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_pfn09564a0f7205bf65c965dda38fd2c7b1.tex}}}}

\newcommand{\sailMIPSoverloadYYYupdatePFN}{\saildoclabelled{sailMIPSoverloadYYYzupdatezyPFN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYYzupdate_pfn8465b5dd902528d594c32acf79e47d31.tex}}}}

\newcommand{\sailMIPSoverloadZZZModPFN}{\saildoclabelled{sailMIPSoverloadZZZzzymodzyPFN}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZZz_mod_pfnd0a43f9c31fe271df6057856de04c9d4.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegC}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_c2c40f3d64ca0b68a2277af1f60c581c1.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegC}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_c2c40f3d64ca0b68a2277af1f60c581c1.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegC}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_c08e3096dbb8171c7d2a2c6b6c853e622.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegC}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_c08e3096dbb8171c7d2a2c6b6c853e622.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegC}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_c720c1b6d680bdb0fc873d902ab9e3854.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegC}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_c720c1b6d680bdb0fc873d902ab9e3854.tex}}}}

\newcommand{\sailMIPSoverloadAAAAupdateC}{\saildoclabelled{sailMIPSoverloadAAAAzupdatezyC}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAAzupdate_c58b96a6767db6cbc4e0bfce6023a35b9.tex}}}}

\newcommand{\sailMIPSoverloadBBBBModC}{\saildoclabelled{sailMIPSoverloadBBBBzzymodzyC}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBBz_mod_ceb8c62eaf4804c4722a6c0c552f18d93.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegD}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_d4b10819936f555836fbb97995377cad3.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegD}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_d4b10819936f555836fbb97995377cad3.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegD}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_d04572c2344c6e87906ebf8c78d44671a.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegD}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_d04572c2344c6e87906ebf8c78d44671a.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegD}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyD}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_ddadb2d338250cae60e5c96dc8dc2f118.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegD}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyD}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_ddadb2d338250cae60e5c96dc8dc2f118.tex}}}}

\newcommand{\sailMIPSoverloadCCCCupdateD}{\saildoclabelled{sailMIPSoverloadCCCCzupdatezyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCCCzupdate_da9201c8a6710e680d16238f3581a0227.tex}}}}

\newcommand{\sailMIPSoverloadDDDDModD}{\saildoclabelled{sailMIPSoverloadDDDDzzymodzyD}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDDDz_mod_d8c29507d9735e49d608a373bd2e2c599.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegV}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_v92356d3167d468ba946d0be3ad44b292.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegV}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_v92356d3167d468ba946d0be3ad44b292.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegV}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_v479a48bad10c13e1834cb43c00f02400.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegV}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_v479a48bad10c13e1834cb43c00f02400.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegV}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_v464571bc28acefba62b6c96884a2ac5e.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegV}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_v464571bc28acefba62b6c96884a2ac5e.tex}}}}

\newcommand{\sailMIPSoverloadEEEEupdateV}{\saildoclabelled{sailMIPSoverloadEEEEzupdatezyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEEEzupdate_v550d76e01b2aee2bcdcdd8fcb788e6ae.tex}}}}

\newcommand{\sailMIPSoverloadFFFFModV}{\saildoclabelled{sailMIPSoverloadFFFFzzymodzyV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFFFz_mod_v136fe7ecc31e11f2521faa02b71b57fa.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryLoRegG}{\saildoclabelled{sailMIPSzzygetzyTLBEntryLoRegzyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryloreg_g502b190f751a82f1efdb937a5164a942.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryLoRegG}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryLoRegzyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryloreg_g502b190f751a82f1efdb937a5164a942.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryLoRegG}{\saildoclabelled{sailMIPSzzysetzyTLBEntryLoRegzyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryloreg_g81ecbc57653a1477c15cea1541c708f3.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryLoRegG}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryLoRegzyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryloreg_g81ecbc57653a1477c15cea1541c708f3.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryLoRegG}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryLoRegzyG}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryloreg_gcbb777750a024300d463c99664060b0e.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryLoRegG}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryLoRegzyG}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryloreg_gcbb777750a024300d463c99664060b0e.tex}}}}

\newcommand{\sailMIPSoverloadGGGGupdateG}{\saildoclabelled{sailMIPSoverloadGGGGzupdatezyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGGGzupdate_ga61979e0097ae60f8598f57688dbae8b.tex}}}}

\newcommand{\sailMIPSoverloadHHHHModG}{\saildoclabelled{sailMIPSoverloadHHHHzzymodzyG}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHHHz_mod_g521053c016cb3f20bf7b96843a7a2cf4.tex}}}}

\newcommand{\sailMIPStypeTLBEntryHiReg}{\saildoclabelled{sailMIPStypezTLBEntryHiReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typeztlbentryhireg6a2dd5c7437ed3c296ee69b189e6879f.tex}}}}

\newcommand{\sailMIPSvalMkTLBEntryHiReg}{\saildoclabelled{sailMIPSzMkzyTLBEntryHiReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_tlbentryhireg6533ea9a44dee28d4b6d342ff77ceb66.tex}}}}

\newcommand{\sailMIPSfnMkTLBEntryHiReg}{\saildoclabelled{sailMIPSfnzMkzyTLBEntryHiReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_tlbentryhireg6533ea9a44dee28d4b6d342ff77ceb66.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegBits}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_bitsc1fe8d0802182557771e92e1a4937cbe.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegBits}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_bitsc1fe8d0802182557771e92e1a4937cbe.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegBits}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_bits830f40aea8b421a1ac74662681c59991.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegBits}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_bits830f40aea8b421a1ac74662681c59991.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegBits}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_bitsa10c10b31a1704b4bbb65828e235738a.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_bitsa10c10b31a1704b4bbb65828e235738a.tex}}}}

\newcommand{\sailMIPSoverloadIIIIupdateBits}{\saildoclabelled{sailMIPSoverloadIIIIzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIIIzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadJJJJModBits}{\saildoclabelled{sailMIPSoverloadJJJJzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJJJz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegR}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_r44dfedd92d1d8ea253c1ecd027897188.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegR}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_r44dfedd92d1d8ea253c1ecd027897188.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegR}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_rdbcd78e9049138ceacd56be71478b061.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegR}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_rdbcd78e9049138ceacd56be71478b061.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegR}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_r06c8b0ecb6f68f0d45d384366fd03e59.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegR}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_r06c8b0ecb6f68f0d45d384366fd03e59.tex}}}}

\newcommand{\sailMIPSoverloadKKKKupdateR}{\saildoclabelled{sailMIPSoverloadKKKKzupdatezyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKKKzupdate_ree87191d8946f350c6ec7e0b7d1dc14b.tex}}}}

\newcommand{\sailMIPSoverloadLLLLModR}{\saildoclabelled{sailMIPSoverloadLLLLzzymodzyR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLLLz_mod_r2cb5b1200e8617fc71d89b8d03167318.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyCLGK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_clgkfdb82e0b9411605641d3f9425136dfa9.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyCLGK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_clgkfdb82e0b9411605641d3f9425136dfa9.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyCLGK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_clgkf7b384835e909bb74e4373c5c929ab4a.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyCLGK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_clgkf7b384835e909bb74e4373c5c929ab4a.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyCLGK}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_clgk635276a161c10c3ac2a0c446f734a32a.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegCLGK}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGK}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_clgk635276a161c10c3ac2a0c446f734a32a.tex}}}}

\newcommand{\sailMIPSoverloadMMMMupdateCLGK}{\saildoclabelled{sailMIPSoverloadMMMMzupdatezyCLGK}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMMMzupdate_clgk1d75cd5573a5f7f252a6ee39f19e5a48.tex}}}}

\newcommand{\sailMIPSoverloadNNNNModCLGK}{\saildoclabelled{sailMIPSoverloadNNNNzzymodzyCLGK}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNNNz_mod_clgkd08fc6d828d08c1745c289a488c357c7.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyCLGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_clgseb7676dc6f5a395d559518d6f85dcb64.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyCLGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_clgseb7676dc6f5a395d559518d6f85dcb64.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyCLGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_clgse8c691628327ecea822d37b3003caf39.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyCLGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_clgse8c691628327ecea822d37b3003caf39.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyCLGS}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_clgs2a321d8cde93a407a0a48e78b11f8b02.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegCLGS}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGS}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_clgs2a321d8cde93a407a0a48e78b11f8b02.tex}}}}

\newcommand{\sailMIPSoverloadOOOOupdateCLGS}{\saildoclabelled{sailMIPSoverloadOOOOzupdatezyCLGS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOOOzupdate_clgs3865dc13c1369c4c0ed0f110f40dc15c.tex}}}}

\newcommand{\sailMIPSoverloadPPPPModCLGS}{\saildoclabelled{sailMIPSoverloadPPPPzzymodzyCLGS}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPPPz_mod_clgsb2cb4479fedb595ba53b27015c4e69b4.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyCLGU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_clgu64e2f125adf86091d1447f203f4ee7c6.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyCLGU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_clgu64e2f125adf86091d1447f203f4ee7c6.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyCLGU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_clgua9dab1e5d85bccd1023c42cf9f9bc70a.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyCLGU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_clgua9dab1e5d85bccd1023c42cf9f9bc70a.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyCLGU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_clgub94d1691569cf6e49d6171ef49e4c86b.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegCLGU}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_clgub94d1691569cf6e49d6171ef49e4c86b.tex}}}}

\newcommand{\sailMIPSoverloadQQQQupdateCLGU}{\saildoclabelled{sailMIPSoverloadQQQQzupdatezyCLGU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQQQzupdate_clgubec52b9e8fec05b1bfd801a107f6888b.tex}}}}

\newcommand{\sailMIPSoverloadRRRRModCLGU}{\saildoclabelled{sailMIPSoverloadRRRRzzymodzyCLGU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRRRz_mod_clgu3d6fa470ec4a04451aa9e951adaa6909.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_vpn226453e167422a9d6ebc21b19f1c01475.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_vpn226453e167422a9d6ebc21b19f1c01475.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_vpn2ea6ff2e6ee98b0eaf79e756b606dd7f7.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_vpn2ea6ff2e6ee98b0eaf79e756b606dd7f7.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_vpn2a5a0eafdc27da5a10c42b69c9f6e759f.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegVPNTwo}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_vpn2a5a0eafdc27da5a10c42b69c9f6e759f.tex}}}}

\newcommand{\sailMIPSoverloadSSSSupdateVPNTwo}{\saildoclabelled{sailMIPSoverloadSSSSzupdatezyVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSSSzupdate_vpn220be6c7a0b8945ad28c3a3e621dd8e79.tex}}}}

\newcommand{\sailMIPSoverloadTTTTModVPNTwo}{\saildoclabelled{sailMIPSoverloadTTTTzzymodzyVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTTTz_mod_vpn28c8a281e6dcbd5a2c649a7902b509b16.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryHiRegASID}{\saildoclabelled{sailMIPSzzygetzyTLBEntryHiRegzyASID}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentryhireg_asidf305efdb6fafa938b0b36e9cf1064c32.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryHiRegASID}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryHiRegzyASID}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentryhireg_asidf305efdb6fafa938b0b36e9cf1064c32.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryHiRegASID}{\saildoclabelled{sailMIPSzzysetzyTLBEntryHiRegzyASID}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentryhireg_asid321161cd55126c8938237eb466aaf985.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryHiRegASID}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryHiRegzyASID}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentryhireg_asid321161cd55126c8938237eb466aaf985.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryHiRegASID}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryHiRegzyASID}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentryhireg_asidb7a77785e726aa2fce0d7e93a9630b8d.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryHiRegASID}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryHiRegzyASID}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentryhireg_asidb7a77785e726aa2fce0d7e93a9630b8d.tex}}}}

\newcommand{\sailMIPSoverloadUUUUupdateASID}{\saildoclabelled{sailMIPSoverloadUUUUzupdatezyASID}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUUUzupdate_asid68eb6e5d121a0aa3f8a040a0f4751c40.tex}}}}

\newcommand{\sailMIPSoverloadVVVVModASID}{\saildoclabelled{sailMIPSoverloadVVVVzzymodzyASID}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVVVz_mod_asid4980346bfaaf5eeb3565141f722852d6.tex}}}}

\newcommand{\sailMIPStypeContextReg}{\saildoclabelled{sailMIPStypezContextReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcontextreg4859b14bb9c8e2fac453ab6f118b53e5.tex}}}}

\newcommand{\sailMIPSvalMkContextReg}{\saildoclabelled{sailMIPSzMkzyContextReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_contextreg1279723b7ab574992f73b31ca621ca0c.tex}}}}

\newcommand{\sailMIPSfnMkContextReg}{\saildoclabelled{sailMIPSfnzMkzyContextReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_contextreg1279723b7ab574992f73b31ca621ca0c.tex}}}}

\newcommand{\sailMIPSvalGetContextRegBits}{\saildoclabelled{sailMIPSzzygetzyContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_contextreg_bits47e3c1ae3f3d71fe07d89e26af0dbb84.tex}}}}

\newcommand{\sailMIPSfnGetContextRegBits}{\saildoclabelled{sailMIPSfnzzygetzyContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_contextreg_bits47e3c1ae3f3d71fe07d89e26af0dbb84.tex}}}}

\newcommand{\sailMIPSvalSetContextRegBits}{\saildoclabelled{sailMIPSzzysetzyContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_contextreg_bitsbbc1c515c2c901309dcbe9d97b5823cc.tex}}}}

\newcommand{\sailMIPSfnSetContextRegBits}{\saildoclabelled{sailMIPSfnzzysetzyContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_contextreg_bitsbbc1c515c2c901309dcbe9d97b5823cc.tex}}}}

\newcommand{\sailMIPSvalUpdateContextRegBits}{\saildoclabelled{sailMIPSzzyupdatezyContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_contextreg_bits0df4e43fe9f13b5860f4e758b65c124c.tex}}}}

\newcommand{\sailMIPSfnUpdateContextRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_contextreg_bits0df4e43fe9f13b5860f4e758b65c124c.tex}}}}

\newcommand{\sailMIPSoverloadWWWWupdateBits}{\saildoclabelled{sailMIPSoverloadWWWWzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWWWzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadXXXXModBits}{\saildoclabelled{sailMIPSoverloadXXXXzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXXXz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetContextRegPTEBase}{\saildoclabelled{sailMIPSzzygetzyContextRegzyPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_contextreg_ptebasebf430c35bdc563e19c3245773b4235dd.tex}}}}

\newcommand{\sailMIPSfnGetContextRegPTEBase}{\saildoclabelled{sailMIPSfnzzygetzyContextRegzyPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_contextreg_ptebasebf430c35bdc563e19c3245773b4235dd.tex}}}}

\newcommand{\sailMIPSvalSetContextRegPTEBase}{\saildoclabelled{sailMIPSzzysetzyContextRegzyPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_contextreg_ptebase3d2c746ed33c90438134f4f612df5252.tex}}}}

\newcommand{\sailMIPSfnSetContextRegPTEBase}{\saildoclabelled{sailMIPSfnzzysetzyContextRegzyPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_contextreg_ptebase3d2c746ed33c90438134f4f612df5252.tex}}}}

\newcommand{\sailMIPSvalUpdateContextRegPTEBase}{\saildoclabelled{sailMIPSzzyupdatezyContextRegzyPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_contextreg_ptebase3ac56067efaf9c4426e60d8d4f9e4827.tex}}}}

\newcommand{\sailMIPSfnUpdateContextRegPTEBase}{\saildoclabelled{sailMIPSfnzzyupdatezyContextRegzyPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_contextreg_ptebase3ac56067efaf9c4426e60d8d4f9e4827.tex}}}}

\newcommand{\sailMIPSoverloadYYYYupdatePTEBase}{\saildoclabelled{sailMIPSoverloadYYYYzupdatezyPTEBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYYYzupdate_ptebase2ea26e695d7955da0671b82b96885404.tex}}}}

\newcommand{\sailMIPSoverloadZZZZModPTEBase}{\saildoclabelled{sailMIPSoverloadZZZZzzymodzyPTEBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZZZz_mod_ptebase2f0d0b71640e150cfba79584bdbb2c74.tex}}}}

\newcommand{\sailMIPSvalGetContextRegBadVPNTwo}{\saildoclabelled{sailMIPSzzygetzyContextRegzyBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_contextreg_badvpn2e4bacc76aa9f96063f0745bd9686a16d.tex}}}}

\newcommand{\sailMIPSfnGetContextRegBadVPNTwo}{\saildoclabelled{sailMIPSfnzzygetzyContextRegzyBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_contextreg_badvpn2e4bacc76aa9f96063f0745bd9686a16d.tex}}}}

\newcommand{\sailMIPSvalSetContextRegBadVPNTwo}{\saildoclabelled{sailMIPSzzysetzyContextRegzyBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_contextreg_badvpn29fd378dc6ecdfabb3a91f7deb59e56a1.tex}}}}

\newcommand{\sailMIPSfnSetContextRegBadVPNTwo}{\saildoclabelled{sailMIPSfnzzysetzyContextRegzyBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_contextreg_badvpn29fd378dc6ecdfabb3a91f7deb59e56a1.tex}}}}

\newcommand{\sailMIPSvalUpdateContextRegBadVPNTwo}{\saildoclabelled{sailMIPSzzyupdatezyContextRegzyBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_contextreg_badvpn29dd1d7ba9698b94e95d082c38f1eab84.tex}}}}

\newcommand{\sailMIPSfnUpdateContextRegBadVPNTwo}{\saildoclabelled{sailMIPSfnzzyupdatezyContextRegzyBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_contextreg_badvpn29dd1d7ba9698b94e95d082c38f1eab84.tex}}}}

\newcommand{\sailMIPSoverloadAAAAAupdateBadVPNTwo}{\saildoclabelled{sailMIPSoverloadAAAAAzupdatezyBadVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAAAzupdate_badvpn2ed07cfb17ee4c0ba07ba1ed27c407cd5.tex}}}}

\newcommand{\sailMIPSoverloadBBBBBModBadVPNTwo}{\saildoclabelled{sailMIPSoverloadBBBBBzzymodzyBadVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBBBz_mod_badvpn27f29c44b4acbb87554b40dfacc46aca6.tex}}}}

\newcommand{\sailMIPStypeXContextReg}{\saildoclabelled{sailMIPStypezXContextReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezxcontextregbafb1e34c421e40a1ce1b569d5083916.tex}}}}

\newcommand{\sailMIPSvalMkXContextReg}{\saildoclabelled{sailMIPSzMkzyXContextReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_xcontextregea90f6c75d17b6f2b8452e8764f15274.tex}}}}

\newcommand{\sailMIPSfnMkXContextReg}{\saildoclabelled{sailMIPSfnzMkzyXContextReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_xcontextregea90f6c75d17b6f2b8452e8764f15274.tex}}}}

\newcommand{\sailMIPSvalGetXContextRegBits}{\saildoclabelled{sailMIPSzzygetzyXContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_xcontextreg_bits2bb965f07f7084015cb7fcd7fddaa172.tex}}}}

\newcommand{\sailMIPSfnGetXContextRegBits}{\saildoclabelled{sailMIPSfnzzygetzyXContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_xcontextreg_bits2bb965f07f7084015cb7fcd7fddaa172.tex}}}}

\newcommand{\sailMIPSvalSetXContextRegBits}{\saildoclabelled{sailMIPSzzysetzyXContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_xcontextreg_bitsa93b9f55af87e5c9507e10f4f90444f6.tex}}}}

\newcommand{\sailMIPSfnSetXContextRegBits}{\saildoclabelled{sailMIPSfnzzysetzyXContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_xcontextreg_bitsa93b9f55af87e5c9507e10f4f90444f6.tex}}}}

\newcommand{\sailMIPSvalUpdateXContextRegBits}{\saildoclabelled{sailMIPSzzyupdatezyXContextRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_xcontextreg_bitsdb6e2157fa47608aa5622abf4b763efc.tex}}}}

\newcommand{\sailMIPSfnUpdateXContextRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyXContextRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_xcontextreg_bitsdb6e2157fa47608aa5622abf4b763efc.tex}}}}

\newcommand{\sailMIPSoverloadCCCCCupdateBits}{\saildoclabelled{sailMIPSoverloadCCCCCzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCCCCzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadDDDDDModBits}{\saildoclabelled{sailMIPSoverloadDDDDDzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDDDDz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetXContextRegXPTEBase}{\saildoclabelled{sailMIPSzzygetzyXContextRegzyXPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_xcontextreg_xptebase0f9f79f33119625b2142eafc017db467.tex}}}}

\newcommand{\sailMIPSfnGetXContextRegXPTEBase}{\saildoclabelled{sailMIPSfnzzygetzyXContextRegzyXPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_xcontextreg_xptebase0f9f79f33119625b2142eafc017db467.tex}}}}

\newcommand{\sailMIPSvalSetXContextRegXPTEBase}{\saildoclabelled{sailMIPSzzysetzyXContextRegzyXPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_xcontextreg_xptebase1de10092cc0e6fbd31d9a47e20069af7.tex}}}}

\newcommand{\sailMIPSfnSetXContextRegXPTEBase}{\saildoclabelled{sailMIPSfnzzysetzyXContextRegzyXPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_xcontextreg_xptebase1de10092cc0e6fbd31d9a47e20069af7.tex}}}}

\newcommand{\sailMIPSvalUpdateXContextRegXPTEBase}{\saildoclabelled{sailMIPSzzyupdatezyXContextRegzyXPTEBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_xcontextreg_xptebase729a58cc2ea0bab68cb0c93124af9313.tex}}}}

\newcommand{\sailMIPSfnUpdateXContextRegXPTEBase}{\saildoclabelled{sailMIPSfnzzyupdatezyXContextRegzyXPTEBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_xcontextreg_xptebase729a58cc2ea0bab68cb0c93124af9313.tex}}}}

\newcommand{\sailMIPSoverloadEEEEEupdateXPTEBase}{\saildoclabelled{sailMIPSoverloadEEEEEzupdatezyXPTEBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEEEEzupdate_xptebase824212fd8ab34e381399a9fd3bdbacb2.tex}}}}

\newcommand{\sailMIPSoverloadFFFFFModXPTEBase}{\saildoclabelled{sailMIPSoverloadFFFFFzzymodzyXPTEBase}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFFFFz_mod_xptebase52f38d47c32d7dae47f1a4a036025464.tex}}}}

\newcommand{\sailMIPSvalGetXContextRegXR}{\saildoclabelled{sailMIPSzzygetzyXContextRegzyXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_xcontextreg_xrbc5c747b1b3124406ffd75a370867ebf.tex}}}}

\newcommand{\sailMIPSfnGetXContextRegXR}{\saildoclabelled{sailMIPSfnzzygetzyXContextRegzyXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_xcontextreg_xrbc5c747b1b3124406ffd75a370867ebf.tex}}}}

\newcommand{\sailMIPSvalSetXContextRegXR}{\saildoclabelled{sailMIPSzzysetzyXContextRegzyXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_xcontextreg_xr0085c3da7716883767dbf111c432fb50.tex}}}}

\newcommand{\sailMIPSfnSetXContextRegXR}{\saildoclabelled{sailMIPSfnzzysetzyXContextRegzyXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_xcontextreg_xr0085c3da7716883767dbf111c432fb50.tex}}}}

\newcommand{\sailMIPSvalUpdateXContextRegXR}{\saildoclabelled{sailMIPSzzyupdatezyXContextRegzyXR}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_xcontextreg_xrfb95bbc02275c03eb4bc1562a36f7671.tex}}}}

\newcommand{\sailMIPSfnUpdateXContextRegXR}{\saildoclabelled{sailMIPSfnzzyupdatezyXContextRegzyXR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_xcontextreg_xrfb95bbc02275c03eb4bc1562a36f7671.tex}}}}

\newcommand{\sailMIPSoverloadGGGGGupdateXR}{\saildoclabelled{sailMIPSoverloadGGGGGzupdatezyXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGGGGzupdate_xr0dfb3b8608abe69ac3ecb9ebe1723645.tex}}}}

\newcommand{\sailMIPSoverloadHHHHHModXR}{\saildoclabelled{sailMIPSoverloadHHHHHzzymodzyXR}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHHHHz_mod_xr58438b12ce6dc4c713fa978abe898f59.tex}}}}

\newcommand{\sailMIPSvalGetXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSzzygetzyXContextRegzyXBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_xcontextreg_xbadvpn2404ed71ef244d675e19fa66dceb1c9c3.tex}}}}

\newcommand{\sailMIPSfnGetXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSfnzzygetzyXContextRegzyXBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_xcontextreg_xbadvpn2404ed71ef244d675e19fa66dceb1c9c3.tex}}}}

\newcommand{\sailMIPSvalSetXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSzzysetzyXContextRegzyXBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_xcontextreg_xbadvpn2b3e73a92b43f1a839bc59b518dda6dc3.tex}}}}

\newcommand{\sailMIPSfnSetXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSfnzzysetzyXContextRegzyXBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_xcontextreg_xbadvpn2b3e73a92b43f1a839bc59b518dda6dc3.tex}}}}

\newcommand{\sailMIPSvalUpdateXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSzzyupdatezyXContextRegzyXBadVPN2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_xcontextreg_xbadvpn271be6846d4092b3dba3bc6c81857b1b9.tex}}}}

\newcommand{\sailMIPSfnUpdateXContextRegXBadVPNTwo}{\saildoclabelled{sailMIPSfnzzyupdatezyXContextRegzyXBadVPN2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_xcontextreg_xbadvpn271be6846d4092b3dba3bc6c81857b1b9.tex}}}}

\newcommand{\sailMIPSoverloadIIIIIupdateXBadVPNTwo}{\saildoclabelled{sailMIPSoverloadIIIIIzupdatezyXBadVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIIIIzupdate_xbadvpn239829bed7a81273818a992030fb566e4.tex}}}}

\newcommand{\sailMIPSoverloadJJJJJModXBadVPNTwo}{\saildoclabelled{sailMIPSoverloadJJJJJzzymodzyXBadVPN2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJJJJz_mod_xbadvpn2b779444a2db61a5e00de492489d3d5d5.tex}}}}

\newcommand{\sailMIPStypeTLBIndexT}{\saildoclabelled{sailMIPStypezTLBIndexT}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typeztlbindext3787f4de8ebd404a524c1c53e1adc1c9.tex}}}}

\newcommand{\sailMIPSvalMAX}{\saildoclabelled{sailMIPSzMAX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmax84a1c708b7c8789c33f72b5bb9ee31e8.tex}}}}

\newcommand{\sailMIPSfnMAX}{\saildoclabelled{sailMIPSfnzMAX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmax84a1c708b7c8789c33f72b5bb9ee31e8.tex}}}}

\newcommand{\sailMIPStypeTLBEntry}{\saildoclabelled{sailMIPStypezTLBEntry}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typeztlbentrydb6733ff232beb81c7ffa4ec6b366366.tex}}}}

\newcommand{\sailMIPSvalMkTLBEntry}{\saildoclabelled{sailMIPSzMkzyTLBEntry}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_tlbentry1b93a8ab49c4923ac3e577c5f28836c1.tex}}}}

\newcommand{\sailMIPSfnMkTLBEntry}{\saildoclabelled{sailMIPSfnzMkzyTLBEntry}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_tlbentry1b93a8ab49c4923ac3e577c5f28836c1.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryBits}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_bits2da520175dbc548dab43cb481dedc49b.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryBits}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_bits2da520175dbc548dab43cb481dedc49b.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryBits}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_bits757b4b8be4b3d6e342d238326f83470b.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryBits}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_bits757b4b8be4b3d6e342d238326f83470b.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryBits}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_bits1b789098a048790468b840f08f48d3fd.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryBits}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_bits1b789098a048790468b840f08f48d3fd.tex}}}}

\newcommand{\sailMIPSoverloadKKKKKupdateBits}{\saildoclabelled{sailMIPSoverloadKKKKKzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKKKKzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadLLLLLModBits}{\saildoclabelled{sailMIPSoverloadLLLLLzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLLLLz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryPagemask}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzypagemask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_pagemask3eb7a6727c91e807993723589bef84a0.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryPagemask}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzypagemask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_pagemask3eb7a6727c91e807993723589bef84a0.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryPagemask}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzypagemask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_pagemask688109458a7688b3fb0c4bd96cc468ce.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryPagemask}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzypagemask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_pagemask688109458a7688b3fb0c4bd96cc468ce.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryPagemask}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzypagemask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_pagemaskbb0f8a2bdd38e987c7a2e2b338e3b75f.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryPagemask}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzypagemask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_pagemaskbb0f8a2bdd38e987c7a2e2b338e3b75f.tex}}}}

\newcommand{\sailMIPSoverloadMMMMMupdatePagemask}{\saildoclabelled{sailMIPSoverloadMMMMMzupdatezypagemask}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMMMMzupdate_pagemaskc94cf18779cd739c7f8909b768b97fb8.tex}}}}

\newcommand{\sailMIPSoverloadNNNNNModPagemask}{\saildoclabelled{sailMIPSoverloadNNNNNzzymodzypagemask}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNNNNz_mod_pagemask324eab4b891010bfc717c1f9165ad98d.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryR}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_ra5d843d822ff9bbef3239d0723cdb795.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryR}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_ra5d843d822ff9bbef3239d0723cdb795.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryR}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_r13eb1c39c82ca214056fd1b1c838ef2f.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryR}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_r13eb1c39c82ca214056fd1b1c838ef2f.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryR}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_r9a41b411e6ff9bebfc4172a28c5dbdee.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryR}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_r9a41b411e6ff9bebfc4172a28c5dbdee.tex}}}}

\newcommand{\sailMIPSoverloadOOOOOupdateRA}{\saildoclabelled{sailMIPSoverloadOOOOOzupdatezyr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOOOOzupdate_rce22633bb855a1c8b994977adc9d3b46.tex}}}}

\newcommand{\sailMIPSoverloadPPPPPModRA}{\saildoclabelled{sailMIPSoverloadPPPPPzzymodzyr}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPPPPz_mod_r9af13eeb7ae69634b901ce634288d493.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryVpnTwo}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyvpn2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_vpn28db0f6d71609de412536d5cf13f67255.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryVpnTwo}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyvpn2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_vpn28db0f6d71609de412536d5cf13f67255.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryVpnTwo}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyvpn2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_vpn298a5bd5fa3b51188021ac781ba6fee98.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryVpnTwo}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyvpn2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_vpn298a5bd5fa3b51188021ac781ba6fee98.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryVpnTwo}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyvpn2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_vpn24c1efd2008ce4086cb554186508bd63a.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryVpnTwo}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyvpn2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_vpn24c1efd2008ce4086cb554186508bd63a.tex}}}}

\newcommand{\sailMIPSoverloadQQQQQupdateVpnTwo}{\saildoclabelled{sailMIPSoverloadQQQQQzupdatezyvpn2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQQQQzupdate_vpn2865beffbfb51948cd997d2f75fbf5170.tex}}}}

\newcommand{\sailMIPSoverloadRRRRRModVpnTwo}{\saildoclabelled{sailMIPSoverloadRRRRRzzymodzyvpn2}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRRRRz_mod_vpn25e147a36ddcf1023cffabc717f9bd2da.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryAsid}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyasid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_asidfa47e24a47d583f491181ee21931f29a.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryAsid}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyasid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_asidfa47e24a47d583f491181ee21931f29a.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryAsid}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyasid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_asid24ada87abf0e962f7eae9b5498024297.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryAsid}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyasid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_asid24ada87abf0e962f7eae9b5498024297.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryAsid}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyasid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_asidb6b5d414b15c08829bdf389448396971.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryAsid}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyasid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_asidb6b5d414b15c08829bdf389448396971.tex}}}}

\newcommand{\sailMIPSoverloadSSSSSupdateAsid}{\saildoclabelled{sailMIPSoverloadSSSSSzupdatezyasid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSSSSzupdate_asid326dfb0feb114271dfb6df15f22a2ec1.tex}}}}

\newcommand{\sailMIPSoverloadTTTTTModAsid}{\saildoclabelled{sailMIPSoverloadTTTTTzzymodzyasid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTTTTz_mod_asid57efb91e5ea152ff241933923e49a84a.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryG}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_geeba2979d3314ef4d79ccdc6321d56cf.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryG}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_geeba2979d3314ef4d79ccdc6321d56cf.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryG}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_g2bf85ee100b3f01a0e05550245e7babe.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryG}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_g2bf85ee100b3f01a0e05550245e7babe.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryG}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_g20222955c3b959c9ff4647404fedbfef.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryG}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_g20222955c3b959c9ff4647404fedbfef.tex}}}}

\newcommand{\sailMIPSoverloadUUUUUupdateGA}{\saildoclabelled{sailMIPSoverloadUUUUUzupdatezyg}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUUUUzupdate_ga643ac581ef3df825870fe6e052d11dd.tex}}}}

\newcommand{\sailMIPSoverloadVVVVVModGA}{\saildoclabelled{sailMIPSoverloadVVVVVzzymodzyg}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVVVVz_mod_gf55a79d4c50aa120c58f85267f7f6a6a.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryValid}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyvalid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_valid270ce68bc126e75f8229aa1123921cdb.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryValid}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyvalid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_valid270ce68bc126e75f8229aa1123921cdb.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryValid}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyvalid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_valida29af220299133e11c38510f27092e5d.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryValid}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyvalid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_valida29af220299133e11c38510f27092e5d.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryValid}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyvalid}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_valid7dd0569211421c835b46068a7bd34a5a.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryValid}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyvalid}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_valid7dd0569211421c835b46068a7bd34a5a.tex}}}}

\newcommand{\sailMIPSoverloadWWWWWupdateValid}{\saildoclabelled{sailMIPSoverloadWWWWWzupdatezyvalid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWWWWzupdate_validbb04574208bf9cb85093acf3fade71d1.tex}}}}

\newcommand{\sailMIPSoverloadXXXXXModValid}{\saildoclabelled{sailMIPSoverloadXXXXXzzymodzyvalid}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXXXXz_mod_valid8d7cbb6b22e8da4e1c2a35c063b16cbe.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCaplgOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycaplg1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_caplg177ddc2b577eec904043a0416c9132f3d.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCaplgOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycaplg1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_caplg177ddc2b577eec904043a0416c9132f3d.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCaplgOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycaplg1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_caplg1c568708bced17cbfbd6bc97c09748e38.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCaplgOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycaplg1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_caplg1c568708bced17cbfbd6bc97c09748e38.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCaplgOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycaplg1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_caplg14ef4abe6e9dfaa69cfd379930a53acda.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCaplgOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycaplg1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_caplg14ef4abe6e9dfaa69cfd379930a53acda.tex}}}}

\newcommand{\sailMIPSoverloadYYYYYupdateCaplgOne}{\saildoclabelled{sailMIPSoverloadYYYYYzupdatezycaplg1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYYYYzupdate_caplg14947cfbf12f2f7c0f3ac633b9a022476.tex}}}}

\newcommand{\sailMIPSoverloadZZZZZModCaplgOne}{\saildoclabelled{sailMIPSoverloadZZZZZzzymodzycaplg1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZZZZz_mod_caplg1d0010882f7db95a2821cae370f0dbe42.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCapsOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycaps1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_caps1be8ae1b776f69c2c07935aba85396d3e.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCapsOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycaps1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_caps1be8ae1b776f69c2c07935aba85396d3e.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCapsOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycaps1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_caps14e73f26c66b0f5dd767fc96d260e533e.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCapsOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycaps1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_caps14e73f26c66b0f5dd767fc96d260e533e.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCapsOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycaps1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_caps1c9648031a984830f7ce96fdd1e079e8a.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCapsOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycaps1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_caps1c9648031a984830f7ce96fdd1e079e8a.tex}}}}

\newcommand{\sailMIPSoverloadAAAAAAupdateCapsOne}{\saildoclabelled{sailMIPSoverloadAAAAAAzupdatezycaps1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAAAAzupdate_caps11a0c8b14f627fc4bdd72e123c39905cd.tex}}}}

\newcommand{\sailMIPSoverloadBBBBBBModCapsOne}{\saildoclabelled{sailMIPSoverloadBBBBBBzzymodzycaps1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBBBBz_mod_caps1f41407643ae768a227e254f27ceaa814.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCaplOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycapl1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_capl18435a7d1c69be8be8044b9bb801ed828.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCaplOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycapl1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_capl18435a7d1c69be8be8044b9bb801ed828.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCaplOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycapl1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_capl11a35d84794ef9016f4f97c80e21c876e.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCaplOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycapl1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_capl11a35d84794ef9016f4f97c80e21c876e.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCaplOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycapl1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_capl1c69e2b6d6e2466af2769ae5f3b3a70cc.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCaplOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycapl1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_capl1c69e2b6d6e2466af2769ae5f3b3a70cc.tex}}}}

\newcommand{\sailMIPSoverloadCCCCCCupdateCaplOne}{\saildoclabelled{sailMIPSoverloadCCCCCCzupdatezycapl1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCCCCCzupdate_capl15a836258329872f209ff11538ab6bd46.tex}}}}

\newcommand{\sailMIPSoverloadDDDDDDModCaplOne}{\saildoclabelled{sailMIPSoverloadDDDDDDzzymodzycapl1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDDDDDz_mod_capl1be097b5150627138c8925b6940717f8f.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryPfnOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzypfn1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_pfn18a458700cdc028cfe46524e00f6a420b.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryPfnOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzypfn1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_pfn18a458700cdc028cfe46524e00f6a420b.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryPfnOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzypfn1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_pfn199862dd67e6305081f59d2d64ffa6977.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryPfnOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzypfn1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_pfn199862dd67e6305081f59d2d64ffa6977.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryPfnOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzypfn1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_pfn190b25e06aacd9ec8fd6e571532937e98.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryPfnOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzypfn1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_pfn190b25e06aacd9ec8fd6e571532937e98.tex}}}}

\newcommand{\sailMIPSoverloadEEEEEEupdatePfnOne}{\saildoclabelled{sailMIPSoverloadEEEEEEzupdatezypfn1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEEEEEzupdate_pfn1214da6ee34bca766359dbffcc3547b0a.tex}}}}

\newcommand{\sailMIPSoverloadFFFFFFModPfnOne}{\saildoclabelled{sailMIPSoverloadFFFFFFzzymodzypfn1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFFFFFz_mod_pfn1a0d295636b191ae9d64a838099f830ba.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyc1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_c1d9106b812c3987770aecb7aeee7f8fda.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyc1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_c1d9106b812c3987770aecb7aeee7f8fda.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyc1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_c148e5c1e1296cfbf56bc100936b91f1e1.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyc1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_c148e5c1e1296cfbf56bc100936b91f1e1.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyc1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_c1cecd7e476eb8d0b72ce187ac166f9443.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyc1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_c1cecd7e476eb8d0b72ce187ac166f9443.tex}}}}

\newcommand{\sailMIPSoverloadGGGGGGupdateCOne}{\saildoclabelled{sailMIPSoverloadGGGGGGzupdatezyc1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGGGGGzupdate_c18c11b21bde25ad918fdd25ea7ff6927b.tex}}}}

\newcommand{\sailMIPSoverloadHHHHHHModCOne}{\saildoclabelled{sailMIPSoverloadHHHHHHzzymodzyc1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHHHHHz_mod_c1ea997b12acb6722314c7b19e41b1677b.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryDOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyd1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_d13706a372dd719081d99230fe90f050d9.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryDOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyd1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_d13706a372dd719081d99230fe90f050d9.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryDOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyd1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_d1f392ee8bca5cfc128a0ed08500399129.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryDOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyd1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_d1f392ee8bca5cfc128a0ed08500399129.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryDOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyd1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_d101453a2a5999d48250bdc176e05e3f5e.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryDOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyd1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_d101453a2a5999d48250bdc176e05e3f5e.tex}}}}

\newcommand{\sailMIPSoverloadIIIIIIupdateDOne}{\saildoclabelled{sailMIPSoverloadIIIIIIzupdatezyd1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIIIIIzupdate_d1de65b1d3efdd740536c08b95a2842c0b.tex}}}}

\newcommand{\sailMIPSoverloadJJJJJJModDOne}{\saildoclabelled{sailMIPSoverloadJJJJJJzzymodzyd1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJJJJJz_mod_d133bac8bf84adab553084245a59d8d0d0.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryVOne}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyv1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_v13ee360aa18ead69581f7606800abe3c1.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryVOne}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyv1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_v13ee360aa18ead69581f7606800abe3c1.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryVOne}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyv1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_v17258e9ab7f5388c5e3cc6aaba8474f00.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryVOne}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyv1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_v17258e9ab7f5388c5e3cc6aaba8474f00.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryVOne}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyv1}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_v163c9fd3074a5ad5e092a27e64a5fb55e.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryVOne}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyv1}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_v163c9fd3074a5ad5e092a27e64a5fb55e.tex}}}}

\newcommand{\sailMIPSoverloadKKKKKKupdateVOne}{\saildoclabelled{sailMIPSoverloadKKKKKKzupdatezyv1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKKKKKzupdate_v14252d1d08166b61257da4bf063a2ac6c.tex}}}}

\newcommand{\sailMIPSoverloadLLLLLLModVOne}{\saildoclabelled{sailMIPSoverloadLLLLLLzzymodzyv1}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLLLLLz_mod_v1a0cfae3094149828b19dab3880946df6.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCaplgZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycaplg0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_caplg09c840f382389fcdb91e393c6d35109de.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCaplgZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycaplg0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_caplg09c840f382389fcdb91e393c6d35109de.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCaplgZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycaplg0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_caplg0226ebad6aa3e6193defac30a2d1ea82d.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCaplgZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycaplg0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_caplg0226ebad6aa3e6193defac30a2d1ea82d.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCaplgZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycaplg0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_caplg0fc35336b4b0b170579cd74d3e9641075.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCaplgZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycaplg0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_caplg0fc35336b4b0b170579cd74d3e9641075.tex}}}}

\newcommand{\sailMIPSoverloadMMMMMMupdateCaplgZero}{\saildoclabelled{sailMIPSoverloadMMMMMMzupdatezycaplg0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMMMMMzupdate_caplg0359c196dd43c44a7240d7baa93725c98.tex}}}}

\newcommand{\sailMIPSoverloadNNNNNNModCaplgZero}{\saildoclabelled{sailMIPSoverloadNNNNNNzzymodzycaplg0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNNNNNz_mod_caplg02551d3482d21e938bc88d44876afb940.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCapsZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycaps0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_caps0426df7440d2fbd940d22c5ff5d90fe0a.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCapsZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycaps0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_caps0426df7440d2fbd940d22c5ff5d90fe0a.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCapsZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycaps0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_caps0857000eddf4e4fae631d006dab5b1e0b.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCapsZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycaps0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_caps0857000eddf4e4fae631d006dab5b1e0b.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCapsZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycaps0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_caps0a1dc65eb853d421759956887a045ad45.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCapsZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycaps0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_caps0a1dc65eb853d421759956887a045ad45.tex}}}}

\newcommand{\sailMIPSoverloadOOOOOOupdateCapsZero}{\saildoclabelled{sailMIPSoverloadOOOOOOzupdatezycaps0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOOOOOzupdate_caps04531fbe85f52baa76fbfc27f443b0c46.tex}}}}

\newcommand{\sailMIPSoverloadPPPPPPModCapsZero}{\saildoclabelled{sailMIPSoverloadPPPPPPzzymodzycaps0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPPPPPz_mod_caps01dd0b1fbe9d02d2c772e450c0c776db0.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCaplZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzycapl0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_capl002a98d71ed3a8b3eadd001ccafb63932.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCaplZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzycapl0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_capl002a98d71ed3a8b3eadd001ccafb63932.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCaplZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzycapl0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_capl02f9386e56e409f94f40b03eb58643a70.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCaplZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzycapl0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_capl02f9386e56e409f94f40b03eb58643a70.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCaplZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzycapl0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_capl074805e4eecd0f55c383efab32c765007.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCaplZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzycapl0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_capl074805e4eecd0f55c383efab32c765007.tex}}}}

\newcommand{\sailMIPSoverloadQQQQQQupdateCaplZero}{\saildoclabelled{sailMIPSoverloadQQQQQQzupdatezycapl0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQQQQQzupdate_capl04aa55c1d4284f9eacf5ccdab3c24fb08.tex}}}}

\newcommand{\sailMIPSoverloadRRRRRRModCaplZero}{\saildoclabelled{sailMIPSoverloadRRRRRRzzymodzycapl0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRRRRRz_mod_capl0933e030a2faa459f5db9e9c3882a7ece.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryPfnZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzypfn0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_pfn0a3de4c4c668cdca3f146093a35068cb5.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryPfnZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzypfn0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_pfn0a3de4c4c668cdca3f146093a35068cb5.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryPfnZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzypfn0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_pfn0572e8586307e418abaeebb59ab57b8fb.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryPfnZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzypfn0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_pfn0572e8586307e418abaeebb59ab57b8fb.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryPfnZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzypfn0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_pfn0d99c89c789d61112a1918a4433ab048d.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryPfnZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzypfn0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_pfn0d99c89c789d61112a1918a4433ab048d.tex}}}}

\newcommand{\sailMIPSoverloadSSSSSSupdatePfnZero}{\saildoclabelled{sailMIPSoverloadSSSSSSzupdatezypfn0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSSSSSzupdate_pfn06b632277e9d982792668ad250ca9f560.tex}}}}

\newcommand{\sailMIPSoverloadTTTTTTModPfnZero}{\saildoclabelled{sailMIPSoverloadTTTTTTzzymodzypfn0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTTTTTz_mod_pfn0252a199d91d6fa495671378701e0ec97.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryCZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyc0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_c0b08789b6ce25b380e3b34466198a7af1.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryCZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyc0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_c0b08789b6ce25b380e3b34466198a7af1.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryCZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyc0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_c06c71cb666e35c0f50388fb49595583ae.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryCZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyc0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_c06c71cb666e35c0f50388fb49595583ae.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryCZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyc0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_c0fd743ae9faadd346132a35189c2cd342.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryCZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyc0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_c0fd743ae9faadd346132a35189c2cd342.tex}}}}

\newcommand{\sailMIPSoverloadUUUUUUupdateCZero}{\saildoclabelled{sailMIPSoverloadUUUUUUzupdatezyc0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUUUUUzupdate_c088d2acc9880658f13c362f6dc5200a76.tex}}}}

\newcommand{\sailMIPSoverloadVVVVVVModCZero}{\saildoclabelled{sailMIPSoverloadVVVVVVzzymodzyc0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVVVVVz_mod_c01d0fea16f0e52022abf675f827cc5045.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryDZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyd0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_d0b7eda1bce555ea7549a9dffbb9e46114.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryDZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyd0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_d0b7eda1bce555ea7549a9dffbb9e46114.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryDZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyd0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_d0868263c352cb541c47607b23c5681223.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryDZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyd0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_d0868263c352cb541c47607b23c5681223.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryDZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyd0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_d0e93ed2ed33cbc5c5f202914a237de360.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryDZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyd0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_d0e93ed2ed33cbc5c5f202914a237de360.tex}}}}

\newcommand{\sailMIPSoverloadWWWWWWupdateDZero}{\saildoclabelled{sailMIPSoverloadWWWWWWzupdatezyd0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWWWWWzupdate_d0fb9c19324c8c7805805d2aa368b9f928.tex}}}}

\newcommand{\sailMIPSoverloadXXXXXXModDZero}{\saildoclabelled{sailMIPSoverloadXXXXXXzzymodzyd0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXXXXXz_mod_d0f37cbe87852175a6e90f15df1e64f6bf.tex}}}}

\newcommand{\sailMIPSvalGetTLBEntryVZero}{\saildoclabelled{sailMIPSzzygetzyTLBEntryzyv0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_tlbentry_v035b9c796665ee176973e82b6ca9389bf.tex}}}}

\newcommand{\sailMIPSfnGetTLBEntryVZero}{\saildoclabelled{sailMIPSfnzzygetzyTLBEntryzyv0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_tlbentry_v035b9c796665ee176973e82b6ca9389bf.tex}}}}

\newcommand{\sailMIPSvalSetTLBEntryVZero}{\saildoclabelled{sailMIPSzzysetzyTLBEntryzyv0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_tlbentry_v03152956c4a42e1c80db703a10c7a43d4.tex}}}}

\newcommand{\sailMIPSfnSetTLBEntryVZero}{\saildoclabelled{sailMIPSfnzzysetzyTLBEntryzyv0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_tlbentry_v03152956c4a42e1c80db703a10c7a43d4.tex}}}}

\newcommand{\sailMIPSvalUpdateTLBEntryVZero}{\saildoclabelled{sailMIPSzzyupdatezyTLBEntryzyv0}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_tlbentry_v042084d06370a232031d509c4cb3b4ff6.tex}}}}

\newcommand{\sailMIPSfnUpdateTLBEntryVZero}{\saildoclabelled{sailMIPSfnzzyupdatezyTLBEntryzyv0}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_tlbentry_v042084d06370a232031d509c4cb3b4ff6.tex}}}}

\newcommand{\sailMIPSoverloadYYYYYYupdateVZero}{\saildoclabelled{sailMIPSoverloadYYYYYYzupdatezyv0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYYYYYzupdate_v083f35e3b61c4e09f8255bb126113bf81.tex}}}}

\newcommand{\sailMIPSoverloadZZZZZZModVZero}{\saildoclabelled{sailMIPSoverloadZZZZZZzzymodzyv0}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZZZZZz_mod_v022aed16ab1f8b5385c37e6eef8f1094a.tex}}}}

\newcommand{\sailMIPSvalgetCPZeroEPC}{\saildoclabelled{sailMIPSzgetzyCP0EPC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzget_cp0epc947f8a8e6dac5833e002f1ea37a79de2.tex}}}}

\newcommand{\sailMIPSvalsetCPZeroEPC}{\saildoclabelled{sailMIPSzsetzyCP0EPC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzset_cp0epc28b8527a6fc9d9c7e3708c9379630443.tex}}}}

\newcommand{\sailMIPSvalgetCPZeroErrorEPC}{\saildoclabelled{sailMIPSzgetzyCP0ErrorEPC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzget_cp0errorepc1188335ff3decc7c914ce1ba3a7904dd.tex}}}}

\newcommand{\sailMIPSvalsetCPZeroErrorEPC}{\saildoclabelled{sailMIPSzsetzyCP0ErrorEPC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzset_cp0errorepc99aeab8b8e922eeb71df49885a629b5d.tex}}}}

\newcommand{\sailMIPStypeStatusReg}{\saildoclabelled{sailMIPStypezStatusReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezstatusreg08ee55655052654d784e0e380989b896.tex}}}}

\newcommand{\sailMIPSvalMkStatusReg}{\saildoclabelled{sailMIPSzMkzyStatusReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_statusreg3621c22662d06bd540ae8fffe8f9e08c.tex}}}}

\newcommand{\sailMIPSfnMkStatusReg}{\saildoclabelled{sailMIPSfnzMkzyStatusReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_statusreg3621c22662d06bd540ae8fffe8f9e08c.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegBits}{\saildoclabelled{sailMIPSzzygetzyStatusRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_bits13ab4975f147071137062e2fb2cba87b.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegBits}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_bits13ab4975f147071137062e2fb2cba87b.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegBits}{\saildoclabelled{sailMIPSzzysetzyStatusRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_bits4f92ee35af828325dd4c014bea381e05.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegBits}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_bits4f92ee35af828325dd4c014bea381e05.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegBits}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_bits61d5a9099337276f42cc674faed1b40b.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_bits61d5a9099337276f42cc674faed1b40b.tex}}}}

\newcommand{\sailMIPSoverloadAAAAAAAupdateBits}{\saildoclabelled{sailMIPSoverloadAAAAAAAzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAAAAAzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadBBBBBBBModBits}{\saildoclabelled{sailMIPSoverloadBBBBBBBzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBBBBBz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegCU}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyCU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_cuedce8fb3afbd16db31018057f7ad0656.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegCU}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyCU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_cuedce8fb3afbd16db31018057f7ad0656.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegCU}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyCU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_cu382e74466b55efdc144bb605d76fa627.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegCU}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyCU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_cu382e74466b55efdc144bb605d76fa627.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegCU}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyCU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_cud909b281d996784c876e6637f1435066.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegCU}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyCU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_cud909b281d996784c876e6637f1435066.tex}}}}

\newcommand{\sailMIPSoverloadCCCCCCCupdateCU}{\saildoclabelled{sailMIPSoverloadCCCCCCCzupdatezyCU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadCCCCCCCzupdate_cu412b8245b493377692f4da2838d4372d.tex}}}}

\newcommand{\sailMIPSoverloadDDDDDDDModCU}{\saildoclabelled{sailMIPSoverloadDDDDDDDzzymodzyCU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadDDDDDDDz_mod_cu360fcd6846ac7960b6ce1cf37eaac7f4.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegBEV}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyBEV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_bev76c45f173f7808e1e76c2d52dda65632.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegBEV}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyBEV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_bev76c45f173f7808e1e76c2d52dda65632.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegBEV}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyBEV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_bev924ce14fffca002f9543765ad1071fc1.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegBEV}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyBEV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_bev924ce14fffca002f9543765ad1071fc1.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegBEV}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyBEV}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_bevf40892c6f5ac28088b99d5e42005036f.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegBEV}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyBEV}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_bevf40892c6f5ac28088b99d5e42005036f.tex}}}}

\newcommand{\sailMIPSoverloadEEEEEEEupdateBEV}{\saildoclabelled{sailMIPSoverloadEEEEEEEzupdatezyBEV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadEEEEEEEzupdate_bevfd852bec522e475c2cd0b5fcd3214f94.tex}}}}

\newcommand{\sailMIPSoverloadFFFFFFFModBEV}{\saildoclabelled{sailMIPSoverloadFFFFFFFzzymodzyBEV}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadFFFFFFFz_mod_bev3b9dcc4a8986f6731f7c23d6ed0a794e.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegIM}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyIM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_im66d47baebca79600073ab942220bcc99.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegIM}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyIM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_im66d47baebca79600073ab942220bcc99.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegIM}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyIM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_imfe5182ff0da7697ee27eb5e78eae3abc.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegIM}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyIM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_imfe5182ff0da7697ee27eb5e78eae3abc.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegIM}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyIM}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_im62a68e4b88599a5038c9e71290e24f71.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegIM}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyIM}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_im62a68e4b88599a5038c9e71290e24f71.tex}}}}

\newcommand{\sailMIPSoverloadGGGGGGGupdateIM}{\saildoclabelled{sailMIPSoverloadGGGGGGGzupdatezyIM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadGGGGGGGzupdate_imb21cdd8456dfd134eec8cf19991410ad.tex}}}}

\newcommand{\sailMIPSoverloadHHHHHHHModIM}{\saildoclabelled{sailMIPSoverloadHHHHHHHzzymodzyIM}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadHHHHHHHz_mod_ima8a9d7a125ed51b1dae576dc7330719b.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegKX}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyKX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_kxc88611604b607976b47f459ed5655112.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegKX}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyKX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_kxc88611604b607976b47f459ed5655112.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegKX}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyKX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_kxca8ee85879aede01e75749335f0c00c9.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegKX}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyKX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_kxca8ee85879aede01e75749335f0c00c9.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegKX}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyKX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_kx6234e7159a5ec0749a63e66e635b26d6.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegKX}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyKX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_kx6234e7159a5ec0749a63e66e635b26d6.tex}}}}

\newcommand{\sailMIPSoverloadIIIIIIIupdateKX}{\saildoclabelled{sailMIPSoverloadIIIIIIIzupdatezyKX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadIIIIIIIzupdate_kxed26c42ef95a8d8da42bca4da6bd4eab.tex}}}}

\newcommand{\sailMIPSoverloadJJJJJJJModKX}{\saildoclabelled{sailMIPSoverloadJJJJJJJzzymodzyKX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadJJJJJJJz_mod_kx3c410091f5b2b941ccec438ead435325.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegSX}{\saildoclabelled{sailMIPSzzygetzyStatusRegzySX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_sx3938519915fcbea54772a8fb5488c993.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegSX}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzySX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_sx3938519915fcbea54772a8fb5488c993.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegSX}{\saildoclabelled{sailMIPSzzysetzyStatusRegzySX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_sx7f79d23ff0ae6a043165750f8bb87713.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegSX}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzySX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_sx7f79d23ff0ae6a043165750f8bb87713.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegSX}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzySX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_sx78cadd5bf0c1cae59c3b60a27b83c481.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegSX}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzySX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_sx78cadd5bf0c1cae59c3b60a27b83c481.tex}}}}

\newcommand{\sailMIPSoverloadKKKKKKKupdateSX}{\saildoclabelled{sailMIPSoverloadKKKKKKKzupdatezySX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadKKKKKKKzupdate_sx5980678135ef3f9835076e9f123ea63b.tex}}}}

\newcommand{\sailMIPSoverloadLLLLLLLModSX}{\saildoclabelled{sailMIPSoverloadLLLLLLLzzymodzySX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadLLLLLLLz_mod_sxba2453170d929599232993cb6cd9b3e8.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegUX}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyUX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_ux8cca4453438a4350fa4cd09d63ecb142.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegUX}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyUX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_ux8cca4453438a4350fa4cd09d63ecb142.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegUX}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyUX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_uxedb360d1d15e38d213f56b0eaa07f3a6.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegUX}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyUX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_uxedb360d1d15e38d213f56b0eaa07f3a6.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegUX}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyUX}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_ux17bbf86e5756c6d01048f3d473eb1430.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegUX}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyUX}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_ux17bbf86e5756c6d01048f3d473eb1430.tex}}}}

\newcommand{\sailMIPSoverloadMMMMMMMupdateUX}{\saildoclabelled{sailMIPSoverloadMMMMMMMzupdatezyUX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadMMMMMMMzupdate_uxccea386a1abae1373e5e385a6585f028.tex}}}}

\newcommand{\sailMIPSoverloadNNNNNNNModUX}{\saildoclabelled{sailMIPSoverloadNNNNNNNzzymodzyUX}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadNNNNNNNz_mod_uxcb4904e2e9ec40177ef84b51b9cfd37a.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegKSU}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyKSU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_ksuf8d380201accc76c9427799218dced26.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegKSU}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyKSU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_ksuf8d380201accc76c9427799218dced26.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegKSU}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyKSU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_ksu10d20f93e7ee13723bb4b72cd7d3ea0a.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegKSU}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyKSU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_ksu10d20f93e7ee13723bb4b72cd7d3ea0a.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegKSU}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyKSU}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_ksu27debd025189cf0d6d72638cd289acac.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegKSU}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyKSU}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_ksu27debd025189cf0d6d72638cd289acac.tex}}}}

\newcommand{\sailMIPSoverloadOOOOOOOupdateKSU}{\saildoclabelled{sailMIPSoverloadOOOOOOOzupdatezyKSU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadOOOOOOOzupdate_ksu4fc7e63c0a91673b7b5e846838116134.tex}}}}

\newcommand{\sailMIPSoverloadPPPPPPPModKSU}{\saildoclabelled{sailMIPSoverloadPPPPPPPzzymodzyKSU}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadPPPPPPPz_mod_ksu36b842dd8b87192857fac2c000672740.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegERL}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyERL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_erl047dd24d9a0767af7b83a9fcc72aa531.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegERL}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyERL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_erl047dd24d9a0767af7b83a9fcc72aa531.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegERL}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyERL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_erld7df28f36a304a50bf4b1ac7531ab82d.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegERL}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyERL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_erld7df28f36a304a50bf4b1ac7531ab82d.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegERL}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyERL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_erl22b56df06e65c8a9f44b830961367edf.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegERL}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyERL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_erl22b56df06e65c8a9f44b830961367edf.tex}}}}

\newcommand{\sailMIPSoverloadQQQQQQQupdateERL}{\saildoclabelled{sailMIPSoverloadQQQQQQQzupdatezyERL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadQQQQQQQzupdate_erl7a543a72f3f62df97cce89d42e9c61af.tex}}}}

\newcommand{\sailMIPSoverloadRRRRRRRModERL}{\saildoclabelled{sailMIPSoverloadRRRRRRRzzymodzyERL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadRRRRRRRz_mod_erlfbb04d75a1342f1a5085a19a27d8dc07.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegEXL}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyEXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_exlf7067c47c7863a4f0a8be94eba05edef.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegEXL}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyEXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_exlf7067c47c7863a4f0a8be94eba05edef.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegEXL}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyEXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_exl9372beedcb66769ffb9a665777e1daaf.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegEXL}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyEXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_exl9372beedcb66769ffb9a665777e1daaf.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegEXL}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyEXL}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_exl680444bbc9dec1a34d9a0cf68ddde857.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegEXL}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyEXL}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_exl680444bbc9dec1a34d9a0cf68ddde857.tex}}}}

\newcommand{\sailMIPSoverloadSSSSSSSupdateEXL}{\saildoclabelled{sailMIPSoverloadSSSSSSSzupdatezyEXL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadSSSSSSSzupdate_exl309dd848770b0a36e5ff6acac4ecce98.tex}}}}

\newcommand{\sailMIPSoverloadTTTTTTTModEXL}{\saildoclabelled{sailMIPSoverloadTTTTTTTzzymodzyEXL}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadTTTTTTTz_mod_exl357e313bacd4edb774aa1ef0b156e134.tex}}}}

\newcommand{\sailMIPSvalGetStatusRegIE}{\saildoclabelled{sailMIPSzzygetzyStatusRegzyIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_statusreg_ie87acfa5c96aee0f703b36a2c55d5a4de.tex}}}}

\newcommand{\sailMIPSfnGetStatusRegIE}{\saildoclabelled{sailMIPSfnzzygetzyStatusRegzyIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_statusreg_ie87acfa5c96aee0f703b36a2c55d5a4de.tex}}}}

\newcommand{\sailMIPSvalSetStatusRegIE}{\saildoclabelled{sailMIPSzzysetzyStatusRegzyIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_statusreg_ie25e69e4e6e9e37925cebd95113995258.tex}}}}

\newcommand{\sailMIPSfnSetStatusRegIE}{\saildoclabelled{sailMIPSfnzzysetzyStatusRegzyIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_statusreg_ie25e69e4e6e9e37925cebd95113995258.tex}}}}

\newcommand{\sailMIPSvalUpdateStatusRegIE}{\saildoclabelled{sailMIPSzzyupdatezyStatusRegzyIE}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_statusreg_ie8d238c97ac1693bad8b62c61215ea16b.tex}}}}

\newcommand{\sailMIPSfnUpdateStatusRegIE}{\saildoclabelled{sailMIPSfnzzyupdatezyStatusRegzyIE}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_statusreg_ie8d238c97ac1693bad8b62c61215ea16b.tex}}}}

\newcommand{\sailMIPSoverloadUUUUUUUupdateIE}{\saildoclabelled{sailMIPSoverloadUUUUUUUzupdatezyIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadUUUUUUUzupdate_ie315fd57324c5c7cae42210a2b9ce386e.tex}}}}

\newcommand{\sailMIPSoverloadVVVVVVVModIE}{\saildoclabelled{sailMIPSoverloadVVVVVVVzzymodzyIE}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadVVVVVVVz_mod_ie0ede9f8235b89b5d2499f8cd2edeb1d6.tex}}}}

\newcommand{\sailMIPSvalexecuteBranch}{\saildoclabelled{sailMIPSzexecutezybranch}{\saildocval{\lstinline{execute_branch} checks the given offset against the bounds of PCC and raises a capability length exception if it is out of bounds, otherwise a branch occurs in the normal manner for the architecture (on MIPS this implies a branch delay slot, so \lstinline`NextInBranchDelay` is set to true).

}{\lstinputlisting[language=sail]{sail_latex_mips/valzexecute_branch311b9f285cc52d66c683fa3ecaee2918.tex}}}}

\newcommand{\sailMIPSvalexecuteBranchMips}{\saildoclabelled{sailMIPSzexecutezybranchzymips}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzexecute_branch_mipse0f90fc63954012c1f04b5f4841d0bbb.tex}}}}

\newcommand{\sailMIPSfnexecuteBranchMips}{\saildoclabelled{sailMIPSfnzexecutezybranchzymips}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexecute_branch_mipse0f90fc63954012c1f04b5f4841d0bbb.tex}}}}

\newcommand{\sailMIPSvalNotWordVal}{\saildoclabelled{sailMIPSzNotWordVal}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznotwordvald5d5f9e6d06ea0a5cece40166646a4b4.tex}}}}

\newcommand{\sailMIPSfnNotWordVal}{\saildoclabelled{sailMIPSfnzNotWordVal}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznotwordvald5d5f9e6d06ea0a5cece40166646a4b4.tex}}}}

\newcommand{\sailMIPSvalrGPR}{\saildoclabelled{sailMIPSzrGPR}{\saildocval{Reads the value of the given general purpose register as a 64-bit vector. Register zero is always zero.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzrgpr9bb3f998022d0674cf437905d0ab2e62.tex}}}}

\newcommand{\sailMIPSfnrGPR}{\saildoclabelled{sailMIPSfnzrGPR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzrgpr9bb3f998022d0674cf437905d0ab2e62.tex}}}}

\newcommand{\sailMIPSvalwGPR}{\saildoclabelled{sailMIPSzwGPR}{\saildocval{\lstinline{wGPR}(rd, v) writes the 64-bit value, \emph{v}, to the general purpose register \emph{rd}. Writes to register zero are ignored.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzwgpra4abc6baa21fcdee487f02c739ccf251.tex}}}}

\newcommand{\sailMIPSfnwGPR}{\saildoclabelled{sailMIPSfnzwGPR}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzwgpra4abc6baa21fcdee487f02c739ccf251.tex}}}}

\newcommand{\sailMIPSvalMEMr}{\saildoclabelled{sailMIPSzMEMr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr1e9f36dc3a59118d83f70ffa5fe2dd9e.tex}}}}

\newcommand{\sailMIPSvalMEMrReserve}{\saildoclabelled{sailMIPSzMEMrzyreserve}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr_reserved9c4ade13430d97ec20a414fa45cde6a.tex}}}}

\newcommand{\sailMIPSvalMEMSync}{\saildoclabelled{sailMIPSzMEMzysync}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmem_synca6b7cb44064bf3e0998ab455e0247f73.tex}}}}

\newcommand{\sailMIPSvalMEMea}{\saildoclabelled{sailMIPSzMEMea}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemea4fc0f7b33124f774de07c06ff98ca952.tex}}}}

\newcommand{\sailMIPSvalMEMeaConditional}{\saildoclabelled{sailMIPSzMEMeazyconditional}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemea_conditionalac126f332517db0f6fcc745fef2e377d.tex}}}}

\newcommand{\sailMIPSvalMEMval}{\saildoclabelled{sailMIPSzMEMval}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemvala388891903ef64c4b894bb339a9ee3eb.tex}}}}

\newcommand{\sailMIPSvalMEMvalConditional}{\saildoclabelled{sailMIPSzMEMvalzyconditional}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemval_conditional81b75b657c8ad34bfa8410067d19f50e.tex}}}}

\newcommand{\sailMIPSvalskipEamem}{\saildoclabelled{sailMIPSzskipzyeamem}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_eamem49a4d980d609bd796bfdb904e8da6711.tex}}}}

\newcommand{\sailMIPSvalskipBarr}{\saildoclabelled{sailMIPSzskipzybarr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_barrca673f4460442e7803a2c93bd2aef700.tex}}}}

\newcommand{\sailMIPSvalskipWreg}{\saildoclabelled{sailMIPSzskipzywreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_wregb2a3498732e32cc0df842c55bfcee6e1.tex}}}}

\newcommand{\sailMIPSvalskipRreg}{\saildoclabelled{sailMIPSzskipzyrreg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_rreg6c7d871275e33b7ca21079a068ab8ac7.tex}}}}

\newcommand{\sailMIPSvalskipWmvt}{\saildoclabelled{sailMIPSzskipzywmvt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_wmvtf5881f8ed4b4116848ad7bdbc67bd918.tex}}}}

\newcommand{\sailMIPSvalskipRmemt}{\saildoclabelled{sailMIPSzskipzyrmemt}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_rmemt7f62986f7ef50679aaa016cb24b25d65.tex}}}}

\newcommand{\sailMIPSvalskipEscape}{\saildoclabelled{sailMIPSzskipzyescape}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzskip_escape40337081b9eda6abe558d971128fc98c.tex}}}}

\newcommand{\sailMIPSfnMEMr}{\saildoclabelled{sailMIPSfnzMEMr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr1e9f36dc3a59118d83f70ffa5fe2dd9e.tex}}}}

\newcommand{\sailMIPSfnMEMrReserve}{\saildoclabelled{sailMIPSfnzMEMrzyreserve}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr_reserved9c4ade13430d97ec20a414fa45cde6a.tex}}}}

\newcommand{\sailMIPSfnMEMSync}{\saildoclabelled{sailMIPSfnzMEMzysync}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmem_synca6b7cb44064bf3e0998ab455e0247f73.tex}}}}

\newcommand{\sailMIPSfnMEMea}{\saildoclabelled{sailMIPSfnzMEMea}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemea4fc0f7b33124f774de07c06ff98ca952.tex}}}}

\newcommand{\sailMIPSfnMEMeaConditional}{\saildoclabelled{sailMIPSfnzMEMeazyconditional}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemea_conditionalac126f332517db0f6fcc745fef2e377d.tex}}}}

\newcommand{\sailMIPSfnMEMval}{\saildoclabelled{sailMIPSfnzMEMval}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemvala388891903ef64c4b894bb339a9ee3eb.tex}}}}

\newcommand{\sailMIPSfnMEMvalConditional}{\saildoclabelled{sailMIPSfnzMEMvalzyconditional}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemval_conditional81b75b657c8ad34bfa8410067d19f50e.tex}}}}

\newcommand{\sailMIPStypeException}{\saildoclabelled{sailMIPStypezException}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezexception6ac3a0452a7a8420f2be999d05ad1183.tex}}}}

\newcommand{\sailMIPSvalExceptionOfNum}{\saildoclabelled{sailMIPSzExceptionzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzexception_of_num7e2e38eb3f1c380a425392cb53ad450c.tex}}}}

\newcommand{\sailMIPSfnExceptionOfNum}{\saildoclabelled{sailMIPSfnzExceptionzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexception_of_num7e2e38eb3f1c380a425392cb53ad450c.tex}}}}

\newcommand{\sailMIPSvalnumOfException}{\saildoclabelled{sailMIPSznumzyofzyException}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_exception9e1669909ce7707290888338ffbcc8f8.tex}}}}

\newcommand{\sailMIPSfnnumOfException}{\saildoclabelled{sailMIPSfnznumzyofzyException}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_exception9e1669909ce7707290888338ffbcc8f8.tex}}}}

\newcommand{\sailMIPSvalExceptionCode}{\saildoclabelled{sailMIPSzExceptionCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzexceptioncodef7807000fba49ff7759f4a4cbdf3d902.tex}}}}

\newcommand{\sailMIPSfnExceptionCode}{\saildoclabelled{sailMIPSfnzExceptionCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexceptioncodef7807000fba49ff7759f4a4cbdf3d902.tex}}}}

\newcommand{\sailMIPSvalstringOfException}{\saildoclabelled{sailMIPSzstringzyofzyexception}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstring_of_exception7734103b8f1c3a7c884e4dea77d7cf9d.tex}}}}

\newcommand{\sailMIPSfnstringOfException}{\saildoclabelled{sailMIPSfnzstringzyofzyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstring_of_exception7734103b8f1c3a7c884e4dea77d7cf9d.tex}}}}

\newcommand{\sailMIPSvaltraceException}{\saildoclabelled{sailMIPSztraceException}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valztraceexceptiond1f5e2367606477eb2b33940325e3e87.tex}}}}

\newcommand{\sailMIPSfntraceException}{\saildoclabelled{sailMIPSfnztraceException}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztraceexceptiond1f5e2367606477eb2b33940325e3e87.tex}}}}

\newcommand{\sailMIPSvalexceptionVectorOffset}{\saildoclabelled{sailMIPSzexceptionVectorOffset}{\saildocval{Choose an exception vector offset based on current state of processor
and exception type. Some are not supported \saildocabbrev{e.g.} Reset.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzexceptionvectoroffset5c95f15ec5e635d417858fb601d0a766.tex}}}}

\newcommand{\sailMIPSfnexceptionVectorOffset}{\saildoclabelled{sailMIPSfnzexceptionVectorOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexceptionvectoroffset5c95f15ec5e635d417858fb601d0a766.tex}}}}

\newcommand{\sailMIPSvalexceptionVectorBase}{\saildoclabelled{sailMIPSzexceptionVectorBase}{\saildocval{Choose appropariate exception vector base for current processor state.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzexceptionvectorbase2dabb9cbc70df89c064ff6ef9c281b30.tex}}}}

\newcommand{\sailMIPSfnexceptionVectorBase}{\saildoclabelled{sailMIPSfnzexceptionVectorBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexceptionvectorbase2dabb9cbc70df89c064ff6ef9c281b30.tex}}}}

\newcommand{\sailMIPSvalupdateBadInstr}{\saildoclabelled{sailMIPSzupdateBadInstr}{\saildocval{Update CP0BadInstr and CP0BadInstrP for exception.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzupdatebadinstr950852e9ede642484051c5622ba3c67c.tex}}}}

\newcommand{\sailMIPSfnupdateBadInstr}{\saildoclabelled{sailMIPSfnzupdateBadInstr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzupdatebadinstr950852e9ede642484051c5622ba3c67c.tex}}}}

\newcommand{\sailMIPSvalSignalException}{\saildoclabelled{sailMIPSzSignalException}{\saildocval{Causes the processor to raise the given exception in the usual manner defined by the processor architecture (as modified for CHERI).

}{\lstinputlisting[language=sail]{sail_latex_mips/valzsignalexception586f3a4c7da76085e25c98aff442160c.tex}}}}

\newcommand{\sailMIPSvalSignalExceptionBadAddr}{\saildoclabelled{sailMIPSzSignalExceptionBadAddr}{\saildocval{causes the processor to raise the given exception as per \hyperref[sailMIPSzSignalException]{\lstinline{SignalException}}, but with an associated bad address (on MIPS this is written to the BadVAddr register to aid with exception handling).

}{\lstinputlisting[language=sail]{sail_latex_mips/valzsignalexceptionbadaddr6cdef872a446a09f2a94b2675a181fe8.tex}}}}

\newcommand{\sailMIPSfnSignalExceptionBadAddr}{\saildoclabelled{sailMIPSfnzSignalExceptionBadAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsignalexceptionbadaddr6cdef872a446a09f2a94b2675a181fe8.tex}}}}

\newcommand{\sailMIPSvalSignalExceptionTLB}{\saildoclabelled{sailMIPSzSignalExceptionTLB}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsignalexceptiontlbddf65d69af94bbb390cc24d557f99883.tex}}}}

\newcommand{\sailMIPSfnSignalExceptionTLB}{\saildoclabelled{sailMIPSfnzSignalExceptionTLB}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsignalexceptiontlbddf65d69af94bbb390cc24d557f99883.tex}}}}

\newcommand{\sailMIPStypeMemAccessType}{\saildoclabelled{sailMIPStypezMemAccessType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezmemaccesstype6fcf71ced82759af01458f3bc64be72a.tex}}}}

\newcommand{\sailMIPSvalMemAccessTypeOfNum}{\saildoclabelled{sailMIPSzMemAccessTypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemaccesstype_of_nume9bc7b384750bfb019a26074bf441f44.tex}}}}

\newcommand{\sailMIPSfnMemAccessTypeOfNum}{\saildoclabelled{sailMIPSfnzMemAccessTypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemaccesstype_of_nume9bc7b384750bfb019a26074bf441f44.tex}}}}

\newcommand{\sailMIPSvalnumOfMemAccessType}{\saildoclabelled{sailMIPSznumzyofzyMemAccessType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_memaccesstype1f8a90d42ae8b06c64b096b6b6eb7e6b.tex}}}}

\newcommand{\sailMIPSfnnumOfMemAccessType}{\saildoclabelled{sailMIPSfnznumzyofzyMemAccessType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_memaccesstype1f8a90d42ae8b06c64b096b6b6eb7e6b.tex}}}}

\newcommand{\sailMIPStypeMemAccessCapRestriction}{\saildoclabelled{sailMIPStypezMemAccessCapRestriction}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezmemaccesscaprestriction340c8f66dcf0e8588b00a8db8a47687d.tex}}}}

\newcommand{\sailMIPSvalMemAccessCapRestrictionOfNum}{\saildoclabelled{sailMIPSzMemAccessCapRestrictionzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemaccesscaprestriction_of_num40cccde77213084744ee3677231b6055.tex}}}}

\newcommand{\sailMIPSfnMemAccessCapRestrictionOfNum}{\saildoclabelled{sailMIPSfnzMemAccessCapRestrictionzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemaccesscaprestriction_of_num40cccde77213084744ee3677231b6055.tex}}}}

\newcommand{\sailMIPSvalnumOfMemAccessCapRestriction}{\saildoclabelled{sailMIPSznumzyofzyMemAccessCapRestriction}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_memaccesscaprestriction4f02267c2f3610530a623ffeb2b0f8f5.tex}}}}

\newcommand{\sailMIPSfnnumOfMemAccessCapRestriction}{\saildoclabelled{sailMIPSfnznumzyofzyMemAccessCapRestriction}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_memaccesscaprestriction4f02267c2f3610530a623ffeb2b0f8f5.tex}}}}

\newcommand{\sailMIPStypeAccessLevel}{\saildoclabelled{sailMIPStypezAccessLevel}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezaccesslevel34c3ad2092ac418806acf43082692dd8.tex}}}}

\newcommand{\sailMIPSvalAccessLevelOfNum}{\saildoclabelled{sailMIPSzAccessLevelzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzaccesslevel_of_num43666996140cb5f36631de9d7d4748b1.tex}}}}

\newcommand{\sailMIPSfnAccessLevelOfNum}{\saildoclabelled{sailMIPSfnzAccessLevelzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzaccesslevel_of_num43666996140cb5f36631de9d7d4748b1.tex}}}}

\newcommand{\sailMIPSvalnumOfAccessLevel}{\saildoclabelled{sailMIPSznumzyofzyAccessLevel}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_accessleveld0fc11b6a25cf84b4b09fd5eb5a37980.tex}}}}

\newcommand{\sailMIPSfnnumOfAccessLevel}{\saildoclabelled{sailMIPSfnznumzyofzyAccessLevel}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_accessleveld0fc11b6a25cf84b4b09fd5eb5a37980.tex}}}}

\newcommand{\sailMIPSvalintOfAccessLevel}{\saildoclabelled{sailMIPSzintzyofzyAccessLevel}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzint_of_accessleveld511598513a474f4d799d64651770863.tex}}}}

\newcommand{\sailMIPSfnintOfAccessLevel}{\saildoclabelled{sailMIPSfnzintzyofzyAccessLevel}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzint_of_accessleveld511598513a474f4d799d64651770863.tex}}}}

\newcommand{\sailMIPSvalgrantsAccess}{\saildoclabelled{sailMIPSzgrantsAccess}{\saildocval{Returns whether the first AccessLevel is sufficient to grant access at the second, required, access level.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzgrantsaccess1c25b864354b7175e1d8d7ec4e5e27b6.tex}}}}

\newcommand{\sailMIPSfngrantsAccess}{\saildoclabelled{sailMIPSfnzgrantsAccess}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgrantsaccess1c25b864354b7175e1d8d7ec4e5e27b6.tex}}}}

\newcommand{\sailMIPSvalgetAccessLevel}{\saildoclabelled{sailMIPSzgetAccessLevel}{\saildocval{Returns the current effective access level (User, Supervisor or Kernel) determined by accessing the relevant parts of the MIPS status register.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetaccesslevel40127125b18eb6336d48aa4638317128.tex}}}}

\newcommand{\sailMIPSfngetAccessLevel}{\saildoclabelled{sailMIPSfnzgetAccessLevel}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetaccesslevel40127125b18eb6336d48aa4638317128.tex}}}}

\newcommand{\sailMIPSvalcheckCPZeroAccessHook}{\saildoclabelled{sailMIPSzcheckCP0AccessHook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcheckcp0accesshook3dae675d70bdcddbd36c77cdbf07a44f.tex}}}}

\newcommand{\sailMIPSvalcheckCPZeroAccess}{\saildoclabelled{sailMIPSzcheckCP0Access}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcheckcp0accesse535c637cac3118020cdac54870326df.tex}}}}

\newcommand{\sailMIPSfncheckCPZeroAccess}{\saildoclabelled{sailMIPSfnzcheckCP0Access}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcheckcp0accesse535c637cac3118020cdac54870326df.tex}}}}

\newcommand{\sailMIPSvalincrementCPZeroCount}{\saildoclabelled{sailMIPSzincrementCP0Count}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzincrementcp0count9449093588dc2365295e37dd55af742d.tex}}}}

\newcommand{\sailMIPSfnincrementCPZeroCount}{\saildoclabelled{sailMIPSfnzincrementCP0Count}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzincrementcp0count9449093588dc2365295e37dd55af742d.tex}}}}

\newcommand{\sailMIPStyperegno}{\saildoclabelled{sailMIPStypezregno}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezregno1c2cd9b00ff5d991528ec5d711c3ace5.tex}}}}

\newcommand{\sailMIPStypeIntRegEnc}{\saildoclabelled{sailMIPStypezIntRegEnc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezintregencbffd4c4bbb18a759cfd88ad299ff3a72.tex}}}}

\newcommand{\sailMIPStypeimmOneSix}{\saildoclabelled{sailMIPStypezimm16}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezimm16dc4af7d5aca495b5bf0191384a060883.tex}}}}

\newcommand{\sailMIPSvalstrReg}{\saildoclabelled{sailMIPSzstrReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrregedcb07cf94fecef4256c866403497f4d.tex}}}}

\newcommand{\sailMIPSfnstrReg}{\saildoclabelled{sailMIPSfnzstrReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrregedcb07cf94fecef4256c866403497f4d.tex}}}}

\newcommand{\sailMIPSvalstrRRRArgs}{\saildoclabelled{sailMIPSzstrRRRArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrrrargsfab462065fa0ad4bda2870b02f212fd9.tex}}}}

\newcommand{\sailMIPSfnstrRRRArgs}{\saildoclabelled{sailMIPSfnzstrRRRArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrrrargsfab462065fa0ad4bda2870b02f212fd9.tex}}}}

\newcommand{\sailMIPSvalstrRRIArgs}{\saildoclabelled{sailMIPSzstrRRIArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrriargs4a7c2ee7b410ff0bb51f74553cdca297.tex}}}}

\newcommand{\sailMIPSfnstrRRIArgs}{\saildoclabelled{sailMIPSfnzstrRRIArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrriargs4a7c2ee7b410ff0bb51f74553cdca297.tex}}}}

\newcommand{\sailMIPSvalstrRRIUArgs}{\saildoclabelled{sailMIPSzstrRRIUArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrriuargs3f59ed041a358c4238ca651c777a80e7.tex}}}}

\newcommand{\sailMIPSfnstrRRIUArgs}{\saildoclabelled{sailMIPSfnzstrRRIUArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrriuargs3f59ed041a358c4238ca651c777a80e7.tex}}}}

\newcommand{\sailMIPSvalstrRIArgs}{\saildoclabelled{sailMIPSzstrRIArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrriargsf5ce4d067df93e7be3e1beacd5b4d9a7.tex}}}}

\newcommand{\sailMIPSfnstrRIArgs}{\saildoclabelled{sailMIPSfnzstrRIArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrriargsf5ce4d067df93e7be3e1beacd5b4d9a7.tex}}}}

\newcommand{\sailMIPSvalstrMemArgs}{\saildoclabelled{sailMIPSzstrMemArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrmemargs353ff7043a1935f05717327694c74036.tex}}}}

\newcommand{\sailMIPSfnstrMemArgs}{\saildoclabelled{sailMIPSfnzstrMemArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrmemargs353ff7043a1935f05717327694c74036.tex}}}}

\newcommand{\sailMIPStypedecodeFailure}{\saildoclabelled{sailMIPStypezdecodezyfailure}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezdecode_failure1d4a2f8a2ba670570ead3264488ec7db.tex}}}}

\newcommand{\sailMIPSvaldecodeFailureOfNum}{\saildoclabelled{sailMIPSzdecodezyfailurezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzdecode_failure_of_numcefdc025bb5d8d74839d8f9f65058d32.tex}}}}

\newcommand{\sailMIPSfndecodeFailureOfNum}{\saildoclabelled{sailMIPSfnzdecodezyfailurezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzdecode_failure_of_numcefdc025bb5d8d74839d8f9f65058d32.tex}}}}

\newcommand{\sailMIPSvalnumOfDecodeFailure}{\saildoclabelled{sailMIPSznumzyofzydecodezyfailure}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_decode_failure25ef6d99c7154f39444aafcc89394acd.tex}}}}

\newcommand{\sailMIPSfnnumOfDecodeFailure}{\saildoclabelled{sailMIPSfnznumzyofzydecodezyfailure}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_decode_failure25ef6d99c7154f39444aafcc89394acd.tex}}}}

\newcommand{\sailMIPStypeComparison}{\saildoclabelled{sailMIPStypezComparison}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcomparisoncd0f719b5c6f4fc29b93a9e3721bf4a5.tex}}}}

\newcommand{\sailMIPSvalComparisonOfNum}{\saildoclabelled{sailMIPSzComparisonzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcomparison_of_num2a18f2d9a572dd906b510535c629d4f0.tex}}}}

\newcommand{\sailMIPSfnComparisonOfNum}{\saildoclabelled{sailMIPSfnzComparisonzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcomparison_of_num2a18f2d9a572dd906b510535c629d4f0.tex}}}}

\newcommand{\sailMIPSvalnumOfComparison}{\saildoclabelled{sailMIPSznumzyofzyComparison}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_comparisonacdefcc370a45e5aec6df49e5b5d9b12.tex}}}}

\newcommand{\sailMIPSfnnumOfComparison}{\saildoclabelled{sailMIPSfnznumzyofzyComparison}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_comparisonacdefcc370a45e5aec6df49e5b5d9b12.tex}}}}

\newcommand{\sailMIPSvalstrCmp}{\saildoclabelled{sailMIPSzstrCmp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcmp377172000af45c28fe84b78c43e6af4d.tex}}}}

\newcommand{\sailMIPSfnstrCmp}{\saildoclabelled{sailMIPSfnzstrCmp}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcmp377172000af45c28fe84b78c43e6af4d.tex}}}}

\newcommand{\sailMIPSvalcompare}{\saildoclabelled{sailMIPSzcompare}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcomparee9b34cffaaa4473cdff7ece5c1a05374.tex}}}}

\newcommand{\sailMIPSfncompare}{\saildoclabelled{sailMIPSfnzcompare}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcomparee9b34cffaaa4473cdff7ece5c1a05374.tex}}}}

\newcommand{\sailMIPStypeWordType}{\saildoclabelled{sailMIPStypezWordType}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezwordtype6cf92a33f38f7f38030a409847a13ce4.tex}}}}

\newcommand{\sailMIPSvalWordTypeOfNum}{\saildoclabelled{sailMIPSzWordTypezyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzwordtype_of_num3fb8b8a30f6fb7e01768c7e63da4fa79.tex}}}}

\newcommand{\sailMIPSfnWordTypeOfNum}{\saildoclabelled{sailMIPSfnzWordTypezyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzwordtype_of_num3fb8b8a30f6fb7e01768c7e63da4fa79.tex}}}}

\newcommand{\sailMIPSvalnumOfWordType}{\saildoclabelled{sailMIPSznumzyofzyWordType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_wordtypef0e59bab28a4b7f5e903a6c47ab403a5.tex}}}}

\newcommand{\sailMIPSfnnumOfWordType}{\saildoclabelled{sailMIPSfnznumzyofzyWordType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_wordtypef0e59bab28a4b7f5e903a6c47ab403a5.tex}}}}

\newcommand{\sailMIPStypeWordTypeUnaligned}{\saildoclabelled{sailMIPStypezWordTypeUnaligned}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezwordtypeunalignedeae3a0458f9fb4fc24aa62dc6e172d35.tex}}}}

\newcommand{\sailMIPSvalWordTypeUnalignedOfNum}{\saildoclabelled{sailMIPSzWordTypeUnalignedzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzwordtypeunaligned_of_num9534254c2a95ab15ea143c0eb1f767d5.tex}}}}

\newcommand{\sailMIPSfnWordTypeUnalignedOfNum}{\saildoclabelled{sailMIPSfnzWordTypeUnalignedzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzwordtypeunaligned_of_num9534254c2a95ab15ea143c0eb1f767d5.tex}}}}

\newcommand{\sailMIPSvalnumOfWordTypeUnaligned}{\saildoclabelled{sailMIPSznumzyofzyWordTypeUnaligned}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_wordtypeunaligned443855cd2b4cc93af964642e98c1b412.tex}}}}

\newcommand{\sailMIPSfnnumOfWordTypeUnaligned}{\saildoclabelled{sailMIPSfnznumzyofzyWordTypeUnaligned}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_wordtypeunaligned443855cd2b4cc93af964642e98c1b412.tex}}}}

\newcommand{\sailMIPSvalstrWordType}{\saildoclabelled{sailMIPSzstrWordType}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrwordtype0dceaa7680ceade7afd7f75be57ac461.tex}}}}

\newcommand{\sailMIPSfnstrWordType}{\saildoclabelled{sailMIPSfnzstrWordType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrwordtype0dceaa7680ceade7afd7f75be57ac461.tex}}}}

\newcommand{\sailMIPSvalunalignedBytesTouched}{\saildoclabelled{sailMIPSzunalignedBytesTouched}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzunalignedbytestouched30e9b9e5c4f2d5085ce71a02d1964f0c.tex}}}}

\newcommand{\sailMIPSfnunalignedBytesTouched}{\saildoclabelled{sailMIPSfnzunalignedBytesTouched}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzunalignedbytestouched30e9b9e5c4f2d5085ce71a02d1964f0c.tex}}}}

\newcommand{\sailMIPSvalwordWidthBytes}{\saildoclabelled{sailMIPSzwordWidthBytes}{\saildocval{ Returns the width of the given WordType (byte, half, word, double) in bytes.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzwordwidthbyteseabb026e3f94d82320b5d4a77ee9fcc4.tex}}}}

\newcommand{\sailMIPSfnwordWidthBytes}{\saildoclabelled{sailMIPSfnzwordWidthBytes}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzwordwidthbyteseabb026e3f94d82320b5d4a77ee9fcc4.tex}}}}

\newcommand{\sailMIPSvalisAddressAligned}{\saildoclabelled{sailMIPSzisAddressAligned}{\saildocval{ \lstinline{isAddressAligned}\lstinline`(address, wordtype)` returns whether \lstinline`address` is naturally aligned for the given \lstinline`wordtype`.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzisaddressaligned9b5d757d64e55546134bbc396b0d9129.tex}}}}

\newcommand{\sailMIPSfnisAddressAligned}{\saildoclabelled{sailMIPSfnzisAddressAligned}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzisaddressaligned9b5d757d64e55546134bbc396b0d9129.tex}}}}

\newcommand{\sailMIPSvalreverseEndianness}{\saildoclabelled{sailMIPSzreversezyendianness}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzreverse_endianness67387713ef62b5e52d27f28369230428.tex}}}}

\newcommand{\sailMIPSvalextendLoad}{\saildoclabelled{sailMIPSzextendLoad}{\saildocval{ \lstinline{extendLoad}\lstinline`(val, signed)` extends \lstinline`val` to 64-bits in either sign extended or zero extended fashion according to \lstinline`signed`.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzextendload386a20971b3dbdcd10ee9b8b44e2c2f7.tex}}}}

\newcommand{\sailMIPSfnextendLoad}{\saildoclabelled{sailMIPSfnzextendLoad}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzextendload386a20971b3dbdcd10ee9b8b44e2c2f7.tex}}}}

\newcommand{\sailMIPSvalMEMrWrapper}{\saildoclabelled{sailMIPSzMEMrzywrapper}{\saildocval{\lstinline{MEMr_wrapper}\lstinline`(addr, size)` reads a vector of \lstinline`size` bytes of memory from physical address \lstinline`addr` (big-endian byte order on CHERI-MIPS).

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr_wrapper75f1a468d1dba11a7720be7f66d3c8e2.tex}}}}

\newcommand{\sailMIPSfnMEMrWrapper}{\saildoclabelled{sailMIPSfnzMEMrzywrapper}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr_wrapper75f1a468d1dba11a7720be7f66d3c8e2.tex}}}}

\newcommand{\sailMIPSvalMEMrReserveWrapper}{\saildoclabelled{sailMIPSzMEMrzyreservezywrapper}{\saildocval{is the same as \hyperref[sailMIPSzMEMrzywrapper]{\lstinline{MEMr_wrapper}} except that the read is marked as part of a load linked / store conditional pair.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr_reserve_wrapper69fc87b2d98dbfe1febc5c11d3d298c6.tex}}}}

\newcommand{\sailMIPSfnMEMrReserveWrapper}{\saildoclabelled{sailMIPSfnzMEMrzyreservezywrapper}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr_reserve_wrapper69fc87b2d98dbfe1febc5c11d3d298c6.tex}}}}

\newcommand{\sailMIPSvalinitCpZeroState}{\saildoclabelled{sailMIPSzinitzycp0zystate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzinit_cp0_state82b3d81150b612dca26217241b94da87.tex}}}}

\newcommand{\sailMIPSfninitCpZeroState}{\saildoclabelled{sailMIPSfnzinitzycp0zystate}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzinit_cp0_state82b3d81150b612dca26217241b94da87.tex}}}}

\newcommand{\sailMIPSvalinitCpTwoState}{\saildoclabelled{sailMIPSzinitzycp2zystate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzinit_cp2_state7056c424b16f2ae2f851216ae32427b0.tex}}}}

\newcommand{\sailMIPSvalcpTwoNextPc}{\saildoclabelled{sailMIPSzcp2zynextzypc}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcp2_next_pc33094c95220fdc4b0a67b83ac21fc047.tex}}}}

\newcommand{\sailMIPSvaldumpCpTwoState}{\saildoclabelled{sailMIPSzdumpzycp2zystate}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzdump_cp2_statee501e37d7b82b621f6ff3cd1f225d5f1.tex}}}}

\newcommand{\sailMIPSvaltlbEntryMatch}{\saildoclabelled{sailMIPSztlbEntryMatch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valztlbentrymatch022ae8f81d6f9221e858534a26d34f7f.tex}}}}

\newcommand{\sailMIPSfntlbEntryMatch}{\saildoclabelled{sailMIPSfnztlbEntryMatch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztlbentrymatch022ae8f81d6f9221e858534a26d34f7f.tex}}}}

\newcommand{\sailMIPSvaltlbSearch}{\saildoclabelled{sailMIPSztlbSearch}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valztlbsearchccbd0fc555e67dbea1dd6e8748394f51.tex}}}}

\newcommand{\sailMIPSfntlbSearch}{\saildoclabelled{sailMIPSfnztlbSearch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztlbsearchccbd0fc555e67dbea1dd6e8748394f51.tex}}}}

\newcommand{\sailMIPSvalMIPSSegmentOf}{\saildoclabelled{sailMIPSzMIPSSegmentOf}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmipssegmentof3db6164251b0305648a8f4d8f750299e.tex}}}}

\newcommand{\sailMIPSfnMIPSSegmentOf}{\saildoclabelled{sailMIPSfnzMIPSSegmentOf}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmipssegmentof3db6164251b0305648a8f4d8f750299e.tex}}}}

\newcommand{\sailMIPSvalTLBTranslateTwo}{\saildoclabelled{sailMIPSzTLBTranslate2}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valztlbtranslate2472aa8aca18a66cca2beeaa89cbec740.tex}}}}

\newcommand{\sailMIPSfnTLBTranslateTwo}{\saildoclabelled{sailMIPSfnzTLBTranslate2}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztlbtranslate2472aa8aca18a66cca2beeaa89cbec740.tex}}}}

\newcommand{\sailMIPSvalTLBTranslateC}{\saildoclabelled{sailMIPSzTLBTranslateC}{\saildocval{\lstinline{TLBTranslateC} is the same as \hyperref[sailMIPSzTLBTranslate]{\lstinline{TLBTranslate}} except that it also returns any
constraints on tagged capability operations.

}{\lstinputlisting[language=sail]{sail_latex_mips/valztlbtranslateccd99b29205e9558b4443d89bd7791f84.tex}}}}

\newcommand{\sailMIPSfnTLBTranslateC}{\saildoclabelled{sailMIPSfnzTLBTranslateC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztlbtranslateccd99b29205e9558b4443d89bd7791f84.tex}}}}

\newcommand{\sailMIPSvalTLBTranslate}{\saildoclabelled{sailMIPSzTLBTranslate}{\saildocval{\lstinline{TLBTranslate}\lstinline`(addr, acces_type)` translates the virtual address, \lstinline`addr`, to a physical address assuming the given \lstinline`access_type` (load or store). If the TLB lookup fails an ISA exception is raised.

}{\lstinputlisting[language=sail]{sail_latex_mips/valztlbtranslateea36ded227d6adddf8c6c2ae662895be.tex}}}}

\newcommand{\sailMIPSfnTLBTranslate}{\saildoclabelled{sailMIPSfnzTLBTranslate}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztlbtranslateea36ded227d6adddf8c6c2ae662895be.tex}}}}

\newcommand{\sailMIPStypeCapLen}{\saildoclabelled{sailMIPStypezCapLen}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcaplenf6618af706b03f95ca9741cffae7687d.tex}}}}

\newcommand{\sailMIPStypeuintSixFour}{\saildoclabelled{sailMIPStypezuint64}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezuint6439284932ed72321603dafa0ae33d84aa.tex}}}}

\newcommand{\sailMIPStypeCPtrCmpOp}{\saildoclabelled{sailMIPStypezCPtrCmpOp}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcptrcmpopb3b1dde403387930c5431415f0c993e5.tex}}}}

\newcommand{\sailMIPSvalCPtrCmpOpOfNum}{\saildoclabelled{sailMIPSzCPtrCmpOpzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcptrcmpop_of_num73ef06bb0c979dffcf7e6619077debb0.tex}}}}

\newcommand{\sailMIPSfnCPtrCmpOpOfNum}{\saildoclabelled{sailMIPSfnzCPtrCmpOpzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcptrcmpop_of_num73ef06bb0c979dffcf7e6619077debb0.tex}}}}

\newcommand{\sailMIPSvalnumOfCPtrCmpOp}{\saildoclabelled{sailMIPSznumzyofzyCPtrCmpOp}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_cptrcmpop261df9a3b627d5fc110f91fa10e6b254.tex}}}}

\newcommand{\sailMIPSfnnumOfCPtrCmpOp}{\saildoclabelled{sailMIPSfnznumzyofzyCPtrCmpOp}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_cptrcmpop261df9a3b627d5fc110f91fa10e6b254.tex}}}}

\newcommand{\sailMIPStypeClearRegSet}{\saildoclabelled{sailMIPStypezClearRegSet}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezclearregsete5eab3e282a2a338ddb8311b5edbb561.tex}}}}

\newcommand{\sailMIPSvalClearRegSetOfNum}{\saildoclabelled{sailMIPSzClearRegSetzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzclearregset_of_numcd5fbceac9f286632a9dd1aa0eafe241.tex}}}}

\newcommand{\sailMIPSfnClearRegSetOfNum}{\saildoclabelled{sailMIPSfnzClearRegSetzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzclearregset_of_numcd5fbceac9f286632a9dd1aa0eafe241.tex}}}}

\newcommand{\sailMIPSvalnumOfClearRegSet}{\saildoclabelled{sailMIPSznumzyofzyClearRegSet}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_clearregset49e10f200544574f819f7f660071e10b.tex}}}}

\newcommand{\sailMIPSfnnumOfClearRegSet}{\saildoclabelled{sailMIPSfnznumzyofzyClearRegSet}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_clearregset49e10f200544574f819f7f660071e10b.tex}}}}

\newcommand{\sailMIPStypenumFlagsT}{\saildoclabelled{sailMIPStypeznumzyflagszyt}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typeznum_flags_t473b430862704b86668aeb0b48744535.tex}}}}

\newcommand{\sailMIPStypeCFlags}{\saildoclabelled{sailMIPStypezCFlags}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcflags0d98257ead736171e7ed77965597f4f0.tex}}}}

\newcommand{\sailMIPStypeCapBits}{\saildoclabelled{sailMIPStypezCapBits}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapbits32830b87cefa69a0cdb78ef00d25b781.tex}}}}

\newcommand{\sailMIPStypeCapability}{\saildoclabelled{sailMIPStypezCapability}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapability5646515621fe4c3bb7fe8874d1909f0e.tex}}}}

\newcommand{\sailMIPSvalcapBitsToCapability}{\saildoclabelled{sailMIPSzcapBitsToCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcapbitstocapability5a9b90d5c99889a6865e9bf96c63fbdd.tex}}}}

\newcommand{\sailMIPSfncapBitsToCapability}{\saildoclabelled{sailMIPSfnzcapBitsToCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcapbitstocapability5a9b90d5c99889a6865e9bf96c63fbdd.tex}}}}

\newcommand{\sailMIPSvalgetCapHardPerms}{\saildoclabelled{sailMIPSzgetCapHardPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcaphardperms801568201da814b3b7b1126c01e5c34b.tex}}}}

\newcommand{\sailMIPSfngetCapHardPerms}{\saildoclabelled{sailMIPSfnzgetCapHardPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcaphardperms801568201da814b3b7b1126c01e5c34b.tex}}}}

\newcommand{\sailMIPSvalcapToBits}{\saildoclabelled{sailMIPSzcapToBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcaptobits025010a6e8c284beecc438f72babcc70.tex}}}}

\newcommand{\sailMIPSfncapToBits}{\saildoclabelled{sailMIPSfnzcapToBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcaptobits025010a6e8c284beecc438f72babcc70.tex}}}}

\newcommand{\sailMIPSvalcapToMemBits}{\saildoclabelled{sailMIPSzcapToMemBits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcaptomembitsdd93cf3e1664bb5bed89aa04e4889329.tex}}}}

\newcommand{\sailMIPSfncapToMemBits}{\saildoclabelled{sailMIPSfnzcapToMemBits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcaptomembitsdd93cf3e1664bb5bed89aa04e4889329.tex}}}}

\newcommand{\sailMIPSvalmemBitsToCapability}{\saildoclabelled{sailMIPSzmemBitsToCapability}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmembitstocapability5eb6ab79951caec58164c1aecfc2f63f.tex}}}}

\newcommand{\sailMIPSfnmemBitsToCapability}{\saildoclabelled{sailMIPSfnzmemBitsToCapability}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmembitstocapability5eb6ab79951caec58164c1aecfc2f63f.tex}}}}

\newcommand{\sailMIPSvalgetCapPerms}{\saildoclabelled{sailMIPSzgetCapPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapperms6aed04c1602f540bb5d604425f922d92.tex}}}}

\newcommand{\sailMIPSfngetCapPerms}{\saildoclabelled{sailMIPSfnzgetCapPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapperms6aed04c1602f540bb5d604425f922d92.tex}}}}

\newcommand{\sailMIPSvalsetCapPerms}{\saildoclabelled{sailMIPSzsetCapPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsetcappermsbb03905a9ed7e94e44018326fd80a0d0.tex}}}}

\newcommand{\sailMIPSfnsetCapPerms}{\saildoclabelled{sailMIPSfnzsetCapPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsetcappermsbb03905a9ed7e94e44018326fd80a0d0.tex}}}}

\newcommand{\sailMIPSvalsealCap}{\saildoclabelled{sailMIPSzsealCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsealcap2d2c6ffa10772e30f9bf6dea4aba0364.tex}}}}

\newcommand{\sailMIPSfnsealCap}{\saildoclabelled{sailMIPSfnzsealCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsealcap2d2c6ffa10772e30f9bf6dea4aba0364.tex}}}}

\newcommand{\sailMIPSvalunsealCap}{\saildoclabelled{sailMIPSzunsealCap}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzunsealcap58689ae49a7317c60147327414a678d2.tex}}}}

\newcommand{\sailMIPSfnunsealCap}{\saildoclabelled{sailMIPSfnzunsealCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzunsealcap58689ae49a7317c60147327414a678d2.tex}}}}

\newcommand{\sailMIPSvalgetCapBounds}{\saildoclabelled{sailMIPSzgetCapBounds}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapboundsd43bce602e08447feaa9f5135ec44e2f.tex}}}}

\newcommand{\sailMIPSfngetCapBounds}{\saildoclabelled{sailMIPSfnzgetCapBounds}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapboundsd43bce602e08447feaa9f5135ec44e2f.tex}}}}

\newcommand{\sailMIPSvalgetCapBase}{\saildoclabelled{sailMIPSzgetCapBase}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapbase6e35c9ba8902471f4b873925840c53a4.tex}}}}

\newcommand{\sailMIPSfngetCapBase}{\saildoclabelled{sailMIPSfnzgetCapBase}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapbase6e35c9ba8902471f4b873925840c53a4.tex}}}}

\newcommand{\sailMIPSvalgetCapTop}{\saildoclabelled{sailMIPSzgetCapTop}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcaptop94c52bdb95931df50575f8a40f8b9865.tex}}}}

\newcommand{\sailMIPSfngetCapTop}{\saildoclabelled{sailMIPSfnzgetCapTop}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcaptop94c52bdb95931df50575f8a40f8b9865.tex}}}}

\newcommand{\sailMIPSvalgetCapOffset}{\saildoclabelled{sailMIPSzgetCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapoffset9584da45b9f67a0838c0334ac7a14797.tex}}}}

\newcommand{\sailMIPSfngetCapOffset}{\saildoclabelled{sailMIPSfnzgetCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapoffset9584da45b9f67a0838c0334ac7a14797.tex}}}}

\newcommand{\sailMIPSvalgetCapLength}{\saildoclabelled{sailMIPSzgetCapLength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcaplengthe378e6c1b52834806f3d0d380ea18090.tex}}}}

\newcommand{\sailMIPSfngetCapLength}{\saildoclabelled{sailMIPSfnzgetCapLength}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcaplengthe378e6c1b52834806f3d0d380ea18090.tex}}}}

\newcommand{\sailMIPSvalgetCapCursor}{\saildoclabelled{sailMIPSzgetCapCursor}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapcursord3f4378a821667d421527b6e82da2a0f.tex}}}}

\newcommand{\sailMIPSfngetCapCursor}{\saildoclabelled{sailMIPSfnzgetCapCursor}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapcursord3f4378a821667d421527b6e82da2a0f.tex}}}}

\newcommand{\sailMIPSvalcapBoundsEqual}{\saildoclabelled{sailMIPSzcapBoundsEqual}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcapboundsequal1d03aee0bdb04e1debef609dd2a20edc.tex}}}}

\newcommand{\sailMIPSfncapBoundsEqual}{\saildoclabelled{sailMIPSfnzcapBoundsEqual}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcapboundsequal1d03aee0bdb04e1debef609dd2a20edc.tex}}}}

\newcommand{\sailMIPSvalsetCapAddr}{\saildoclabelled{sailMIPSzsetCapAddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsetcapaddr35ad6dc7effb74b141243b59c9daceff.tex}}}}

\newcommand{\sailMIPSfnsetCapAddr}{\saildoclabelled{sailMIPSfnzsetCapAddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsetcapaddr35ad6dc7effb74b141243b59c9daceff.tex}}}}

\newcommand{\sailMIPSvalsetCapOffset}{\saildoclabelled{sailMIPSzsetCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsetcapoffset2da95070f2a3b53b97519f3b1f6a312a.tex}}}}

\newcommand{\sailMIPSfnsetCapOffset}{\saildoclabelled{sailMIPSfnzsetCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsetcapoffset2da95070f2a3b53b97519f3b1f6a312a.tex}}}}

\newcommand{\sailMIPSvalincCapOffset}{\saildoclabelled{sailMIPSzincCapOffset}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzinccapoffsetc4735d243650e78b90bacb6efb419260.tex}}}}

\newcommand{\sailMIPSfnincCapOffset}{\saildoclabelled{sailMIPSfnzincCapOffset}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzinccapoffsetc4735d243650e78b90bacb6efb419260.tex}}}}

\newcommand{\sailMIPSvalsetCapBounds}{\saildoclabelled{sailMIPSzsetCapBounds}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsetcapbounds7a50a538fe976a2bfbe0b9f81cc7642e.tex}}}}

\newcommand{\sailMIPSfnsetCapBounds}{\saildoclabelled{sailMIPSfnzsetCapBounds}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsetcapbounds7a50a538fe976a2bfbe0b9f81cc7642e.tex}}}}

\newcommand{\sailMIPSvalgetRepresentableAlignmentMask}{\saildoclabelled{sailMIPSzgetRepresentableAlignmentMask}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetrepresentablealignmentmaskdc533650b5133e10468f8840d3ad2739.tex}}}}

\newcommand{\sailMIPSfngetRepresentableAlignmentMask}{\saildoclabelled{sailMIPSfnzgetRepresentableAlignmentMask}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetrepresentablealignmentmaskdc533650b5133e10468f8840d3ad2739.tex}}}}

\newcommand{\sailMIPSvalgetRepresentableLength}{\saildoclabelled{sailMIPSzgetRepresentableLength}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetrepresentablelengthad3bb54ef850e37183b86b40599239a6.tex}}}}

\newcommand{\sailMIPSfngetRepresentableLength}{\saildoclabelled{sailMIPSfnzgetRepresentableLength}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetrepresentablelengthad3bb54ef850e37183b86b40599239a6.tex}}}}

\newcommand{\sailMIPStypeCapRegEnc}{\saildoclabelled{sailMIPStypezCapRegEnc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapregenc81083d19fcdcf94728bdf9c6360cc203.tex}}}}

\newcommand{\sailMIPStypeCapRegOrDDCEnc}{\saildoclabelled{sailMIPStypezCapRegOrDDCEnc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapregorddcenc4d797db90f106a69ff753815af67f927.tex}}}}

\newcommand{\sailMIPStypeCapHwrEnc}{\saildoclabelled{sailMIPStypezCapHwrEnc}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcaphwrenc2bb0321c08e3f230e2bc09240b4b0441.tex}}}}

\newcommand{\sailMIPSvalcapToString}{\saildoclabelled{sailMIPSzcapToString}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcaptostring7067e2f1e90748309c77a5de3d661e3d.tex}}}}

\newcommand{\sailMIPSvalreadCapReg}{\saildoclabelled{sailMIPSzreadCapReg}{\saildocval{\lstinline{readCapReg} reads a given capability register or,
the null capabiility if the argument is zero.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzreadcapreg0fe08ef5bf06c41ffed8e12baf8ddd85.tex}}}}

\newcommand{\sailMIPSfnreadCapReg}{\saildoclabelled{sailMIPSfnzreadCapReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzreadcapreg0fe08ef5bf06c41ffed8e12baf8ddd85.tex}}}}

\newcommand{\sailMIPSvalreadCapRegDDC}{\saildoclabelled{sailMIPSzreadCapRegDDC}{\saildocval{\lstinline{readCapRegDDC} is the same as \hyperref[sailMIPSzreadCapReg]{\lstinline{readCapReg}} except that when the argument is zero the value of DDC is returned
instead of the null capability. This is used for instructions that expect an address, where using
null would always generate an exception.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzreadcapregddc65f046a34609a089c9bf681a6893bca6.tex}}}}

\newcommand{\sailMIPSfnreadCapRegDDC}{\saildoclabelled{sailMIPSfnzreadCapRegDDC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzreadcapregddc65f046a34609a089c9bf681a6893bca6.tex}}}}

\newcommand{\sailMIPSvalwriteCapReg}{\saildoclabelled{sailMIPSzwriteCapReg}{\saildocval{\lstinline{writeCapReg}\lstinline`(cd, cap_val)` writes capability, \lstinline`cap_val` capability register \lstinline`cd`. Writes to register zero are ignored.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzwritecapreg902f20f3d4ba5384b97aa04a7a1756f4.tex}}}}

\newcommand{\sailMIPSfnwriteCapReg}{\saildoclabelled{sailMIPSfnzwriteCapReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzwritecapreg902f20f3d4ba5384b97aa04a7a1756f4.tex}}}}

\newcommand{\sailMIPSvalunrepCap}{\saildoclabelled{sailMIPSzunrepCap}{\saildocval{\lstinline{unrepCap}\lstinline`(cap)` returns \lstinline`cap` with the tag unset. It is used when the
result of a capability operation (\saildocabbrev{e.g.} setting the address) has
caused it to become unrepresentable. The result of subsequent
operations such as \hyperref[sailMIPSzgetCapBase]{\lstinline{getCapBase}} will depend on the exact capability
format in use but in general the address, length, object type and
permissions will remain the same, with the expected operation having
been applied to the address.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzunrepcap312d66f4391d908cc0a7a87a38e8881a.tex}}}}

\newcommand{\sailMIPSfnunrepCap}{\saildoclabelled{sailMIPSfnzunrepCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzunrepcap312d66f4391d908cc0a7a87a38e8881a.tex}}}}

\newcommand{\sailMIPStypeCapEx}{\saildoclabelled{sailMIPStypezCapEx}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapexbc9797bf8ddff0359677ca6657edba93.tex}}}}

\newcommand{\sailMIPSvalCapExOfNum}{\saildoclabelled{sailMIPSzCapExzyofzynum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcapex_of_num5060d93d1da28509784feb6c153b90e3.tex}}}}

\newcommand{\sailMIPSfnCapExOfNum}{\saildoclabelled{sailMIPSfnzCapExzyofzynum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcapex_of_num5060d93d1da28509784feb6c153b90e3.tex}}}}

\newcommand{\sailMIPSvalnumOfCapEx}{\saildoclabelled{sailMIPSznumzyofzyCapEx}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valznum_of_capexa430f3db535161473e26bac337cc3ffe.tex}}}}

\newcommand{\sailMIPSfnnumOfCapEx}{\saildoclabelled{sailMIPSfnznumzyofzyCapEx}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnznum_of_capexa430f3db535161473e26bac337cc3ffe.tex}}}}

\newcommand{\sailMIPSvalCapExCode}{\saildoclabelled{sailMIPSzCapExCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcapexcodee065d40e92bb99703db21c8c18bedf11.tex}}}}

\newcommand{\sailMIPSfnCapExCode}{\saildoclabelled{sailMIPSfnzCapExCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcapexcodee065d40e92bb99703db21c8c18bedf11.tex}}}}

\newcommand{\sailMIPSvalstringOfCapex}{\saildoclabelled{sailMIPSzstringzyofzycapex}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstring_of_capexa149bb71f2b82372115d021ece4e6416.tex}}}}

\newcommand{\sailMIPSfnstringOfCapex}{\saildoclabelled{sailMIPSfnzstringzyofzycapex}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstring_of_capexa149bb71f2b82372115d021ece4e6416.tex}}}}

\newcommand{\sailMIPStypeCapCauseReg}{\saildoclabelled{sailMIPStypezCapCauseReg}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezcapcausereg4dd1a4671e3fabc92350ed31d9f5303e.tex}}}}

\newcommand{\sailMIPSvalMkCapCauseReg}{\saildoclabelled{sailMIPSzMkzyCapCauseReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzmk_capcauseregd8ae0b1c037e066a22724fe6a3d3a9a6.tex}}}}

\newcommand{\sailMIPSfnMkCapCauseReg}{\saildoclabelled{sailMIPSfnzMkzyCapCauseReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmk_capcauseregd8ae0b1c037e066a22724fe6a3d3a9a6.tex}}}}

\newcommand{\sailMIPSvalGetCapCauseRegBits}{\saildoclabelled{sailMIPSzzygetzyCapCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_capcausereg_bits52bfda42e15401e97a3be8662ec10017.tex}}}}

\newcommand{\sailMIPSfnGetCapCauseRegBits}{\saildoclabelled{sailMIPSfnzzygetzyCapCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_capcausereg_bits52bfda42e15401e97a3be8662ec10017.tex}}}}

\newcommand{\sailMIPSvalSetCapCauseRegBits}{\saildoclabelled{sailMIPSzzysetzyCapCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_capcausereg_bits0f09722beb30b9b32d98ac38786a393b.tex}}}}

\newcommand{\sailMIPSfnSetCapCauseRegBits}{\saildoclabelled{sailMIPSfnzzysetzyCapCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_capcausereg_bits0f09722beb30b9b32d98ac38786a393b.tex}}}}

\newcommand{\sailMIPSvalUpdateCapCauseRegBits}{\saildoclabelled{sailMIPSzzyupdatezyCapCauseRegzybits}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_capcausereg_bitsc7253ec47586740f3fd1b2b2e8cdca5a.tex}}}}

\newcommand{\sailMIPSfnUpdateCapCauseRegBits}{\saildoclabelled{sailMIPSfnzzyupdatezyCapCauseRegzybits}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_capcausereg_bitsc7253ec47586740f3fd1b2b2e8cdca5a.tex}}}}

\newcommand{\sailMIPSoverloadWWWWWWWupdateBits}{\saildoclabelled{sailMIPSoverloadWWWWWWWzupdatezybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadWWWWWWWzupdate_bits2be2fea5efbb571e15941b4fd6a2d080.tex}}}}

\newcommand{\sailMIPSoverloadXXXXXXXModBits}{\saildoclabelled{sailMIPSoverloadXXXXXXXzzymodzybits}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadXXXXXXXz_mod_bits34655d348b672c050c646beeecebb43d.tex}}}}

\newcommand{\sailMIPSvalGetCapCauseRegExcCode}{\saildoclabelled{sailMIPSzzygetzyCapCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_capcausereg_exccode52aba9ba1e3306797490b273879487fc.tex}}}}

\newcommand{\sailMIPSfnGetCapCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzygetzyCapCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_capcausereg_exccode52aba9ba1e3306797490b273879487fc.tex}}}}

\newcommand{\sailMIPSvalSetCapCauseRegExcCode}{\saildoclabelled{sailMIPSzzysetzyCapCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_capcausereg_exccode61e56f7469922be2cde66ae4460b17ee.tex}}}}

\newcommand{\sailMIPSfnSetCapCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzysetzyCapCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_capcausereg_exccode61e56f7469922be2cde66ae4460b17ee.tex}}}}

\newcommand{\sailMIPSvalUpdateCapCauseRegExcCode}{\saildoclabelled{sailMIPSzzyupdatezyCapCauseRegzyExcCode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_capcausereg_exccode831973db379fbc7fc58a62fad27d1e48.tex}}}}

\newcommand{\sailMIPSfnUpdateCapCauseRegExcCode}{\saildoclabelled{sailMIPSfnzzyupdatezyCapCauseRegzyExcCode}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_capcausereg_exccode831973db379fbc7fc58a62fad27d1e48.tex}}}}

\newcommand{\sailMIPSoverloadYYYYYYYupdateExcCode}{\saildoclabelled{sailMIPSoverloadYYYYYYYzupdatezyExcCode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadYYYYYYYzupdate_exccode286b5e0163b588d6fbc04a06efd36aa1.tex}}}}

\newcommand{\sailMIPSoverloadZZZZZZZModExcCode}{\saildoclabelled{sailMIPSoverloadZZZZZZZzzymodzyExcCode}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadZZZZZZZz_mod_exccode24886ea7a19912378ba2030097458ff1.tex}}}}

\newcommand{\sailMIPSvalGetCapCauseRegRegNum}{\saildoclabelled{sailMIPSzzygetzyCapCauseRegzyRegNum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_get_capcausereg_regnumb581772dd095764cdd19b6f0e8c03d06.tex}}}}

\newcommand{\sailMIPSfnGetCapCauseRegRegNum}{\saildoclabelled{sailMIPSfnzzygetzyCapCauseRegzyRegNum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_get_capcausereg_regnumb581772dd095764cdd19b6f0e8c03d06.tex}}}}

\newcommand{\sailMIPSvalSetCapCauseRegRegNum}{\saildoclabelled{sailMIPSzzysetzyCapCauseRegzyRegNum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_set_capcausereg_regnum2d65e24c7a9625fc0aed9327369188a6.tex}}}}

\newcommand{\sailMIPSfnSetCapCauseRegRegNum}{\saildoclabelled{sailMIPSfnzzysetzyCapCauseRegzyRegNum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_set_capcausereg_regnum2d65e24c7a9625fc0aed9327369188a6.tex}}}}

\newcommand{\sailMIPSvalUpdateCapCauseRegRegNum}{\saildoclabelled{sailMIPSzzyupdatezyCapCauseRegzyRegNum}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valz_update_capcausereg_regnumdfccaf21a7f843566ceea99a5e20969b.tex}}}}

\newcommand{\sailMIPSfnUpdateCapCauseRegRegNum}{\saildoclabelled{sailMIPSfnzzyupdatezyCapCauseRegzyRegNum}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnz_update_capcausereg_regnumdfccaf21a7f843566ceea99a5e20969b.tex}}}}

\newcommand{\sailMIPSoverloadAAAAAAAAupdateRegNum}{\saildoclabelled{sailMIPSoverloadAAAAAAAAzupdatezyRegNum}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadAAAAAAAAzupdate_regnumf38b56d427844345bd870b4ea07d3f5b.tex}}}}

\newcommand{\sailMIPSoverloadBBBBBBBBModRegNum}{\saildoclabelled{sailMIPSoverloadBBBBBBBBzzymodzyRegNum}{\saildocoverload{}{\lstinputlisting[language=sail]{sail_latex_mips/overloadBBBBBBBBz_mod_regnumf3e57f0335af5095cca3b6786298d47b.tex}}}}

\newcommand{\sailMIPSvalexecuteBranchPcc}{\saildoclabelled{sailMIPSzexecutezybranchzypcc}{\saildocval{\lstinline{execute_branch_pcc} executes a branch to the given capability, replacing PCC and taking the new PC from the offset field. Note that on MIPS the new PCC does not take effect until after the branch delay slot.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzexecute_branch_pcc8b6a454691b25b72e01ecd191988286f.tex}}}}

\newcommand{\sailMIPSfnexecuteBranchPcc}{\saildoclabelled{sailMIPSfnzexecutezybranchzypcc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexecute_branch_pcc8b6a454691b25b72e01ecd191988286f.tex}}}}

\newcommand{\sailMIPSvalsetNextPcc}{\saildoclabelled{sailMIPSzsetzynextzypcc}{\saildocval{\lstinline{set_next_pcc} sets PCC to the given capability before executing the next instruction. It is used for CCall, which has no branch delay.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzset_next_pcce92395a303a64d3216ddb0601b37e83f.tex}}}}

\newcommand{\sailMIPSfnsetNextPcc}{\saildoclabelled{sailMIPSfnzsetzynextzypcc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzset_next_pcce92395a303a64d3216ddb0601b37e83f.tex}}}}

\newcommand{\sailMIPSfnSignalException}{\saildoclabelled{sailMIPSfnzSignalException}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsignalexception586f3a4c7da76085e25c98aff442160c.tex}}}}

\newcommand{\sailMIPSvalraiseCTwoExceptionEight}{\saildoclabelled{sailMIPSzraisezyc2zyexception8}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzraise_c2_exception8c17523e86ae9ef48da8a222c10be2ee1.tex}}}}

\newcommand{\sailMIPSfnraiseCTwoExceptionEight}{\saildoclabelled{sailMIPSfnzraisezyc2zyexception8}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzraise_c2_exception8c17523e86ae9ef48da8a222c10be2ee1.tex}}}}

\newcommand{\sailMIPSvalraiseCTwoException}{\saildoclabelled{sailMIPSzraisezyc2zyexception}{\saildocval{causes the processor to raise a capability exception by writing the given capability exception cause and register number to the CapCause register then signalling an exception using \hyperref[sailMIPSzSignalException]{\lstinline{SignalException}} (on CHERI-MIPS this is a C2E exception in most cases, or a special C2Trap for CCall and CReturn).

}{\lstinputlisting[language=sail]{sail_latex_mips/valzraise_c2_exceptionb9a632810adbd99dc25a5f3a28ddb9f2.tex}}}}

\newcommand{\sailMIPSfnraiseCTwoException}{\saildoclabelled{sailMIPSfnzraisezyc2zyexception}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzraise_c2_exceptionb9a632810adbd99dc25a5f3a28ddb9f2.tex}}}}

\newcommand{\sailMIPSvalraiseCTwoExceptionNoreg}{\saildoclabelled{sailMIPSzraisezyc2zyexceptionzynoreg}{\saildocval{is as \hyperref[sailMIPSzraisezyc2zyexception]{\lstinline{raise_c2_exception}} except that CapCause.RegNum  is written with the special value 0xff indicating PCC or no register.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzraise_c2_exception_noregaf4f146af9490f033f39a46e2216dccb.tex}}}}

\newcommand{\sailMIPSfnraiseCTwoExceptionNoreg}{\saildoclabelled{sailMIPSfnzraisezyc2zyexceptionzynoreg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzraise_c2_exception_noregaf4f146af9490f033f39a46e2216dccb.tex}}}}

\newcommand{\sailMIPSvalraiseCTwoExceptionBadaddr}{\saildoclabelled{sailMIPSzraisezyc2zyexceptionzybadaddr}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzraise_c2_exception_badaddrd8f6a78fc18067d06626bbc713515a9a.tex}}}}

\newcommand{\sailMIPSfnraiseCTwoExceptionBadaddr}{\saildoclabelled{sailMIPSfnzraisezyc2zyexceptionzybadaddr}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzraise_c2_exception_badaddrd8f6a78fc18067d06626bbc713515a9a.tex}}}}

\newcommand{\sailMIPSvalpccAccessSystemRegs}{\saildoclabelled{sailMIPSzpcczyaccesszysystemzyregs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzpcc_access_system_regsc75c9194580770304d0d456839785b75.tex}}}}

\newcommand{\sailMIPSfnpccAccessSystemRegs}{\saildoclabelled{sailMIPSfnzpcczyaccesszysystemzyregs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzpcc_access_system_regsc75c9194580770304d0d456839785b75.tex}}}}

\newcommand{\sailMIPSfncheckCPZeroAccessHook}{\saildoclabelled{sailMIPSfnzcheckCP0AccessHook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcheckcp0accesshook3dae675d70bdcddbd36c77cdbf07a44f.tex}}}}

\newcommand{\sailMIPSvalreadTagBool}{\saildoclabelled{sailMIPSzreadzytagzybool}{\saildocval{reads the tag associated with the given physical address.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzread_tag_bool44af427aafdd59e3a8c85269cd4adf9e.tex}}}}

\newcommand{\sailMIPSvalwriteTagBool}{\saildoclabelled{sailMIPSzwritezytagzybool}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzwrite_tag_bool760f89ee258516fba3e938c2e532f5b8.tex}}}}

\newcommand{\sailMIPSvalMEMrTagged}{\saildoclabelled{sailMIPSzMEMrzytagged}{\saildocval{\lstinline{MEMr_tagged}\lstinline`(addr, size, allowTag)` reads \lstinline`size` bytes from the given physical address in memory and, if \lstinline`allowTag` is true, the associated tag value. If \lstinline`allowTag` is false then the returned tag value is always false.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr_tagged440beee75c90056a7102115b9b1125be.tex}}}}

\newcommand{\sailMIPSfnMEMrTagged}{\saildoclabelled{sailMIPSfnzMEMrzytagged}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr_tagged440beee75c90056a7102115b9b1125be.tex}}}}

\newcommand{\sailMIPSvalMEMrTaggedReserve}{\saildoclabelled{sailMIPSzMEMrzytaggedzyreserve}{\saildocval{is as \hyperref[sailMIPSzMEMrzytagged]{\lstinline{MEMr_tagged}} except that the load is marked as part of a load linked / store conditional.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemr_tagged_reserve7e4b5410eb1183e7621342e1939f17e1.tex}}}}

\newcommand{\sailMIPSfnMEMrTaggedReserve}{\saildoclabelled{sailMIPSfnzMEMrzytaggedzyreserve}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemr_tagged_reserve7e4b5410eb1183e7621342e1939f17e1.tex}}}}

\newcommand{\sailMIPSvalMEMwTagged}{\saildoclabelled{sailMIPSzMEMwzytagged}{\saildocval{\lstinline{MEMw_tagged}\lstinline`(addr, size, t, value)` writes \lstinline`size` bytes, \lstinline`value`, to physical address, \lstinline`addr`, with associated tag value, \lstinline`t`.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemw_tagged27267fa3fd60f13e6d2e22ac409b93e4.tex}}}}

\newcommand{\sailMIPSfnMEMwTagged}{\saildoclabelled{sailMIPSfnzMEMwzytagged}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemw_tagged27267fa3fd60f13e6d2e22ac409b93e4.tex}}}}

\newcommand{\sailMIPSvalMEMwTaggedConditional}{\saildoclabelled{sailMIPSzMEMwzytaggedzyconditional}{\saildocval{\lstinline{MEMw_tagged_conditional}\lstinline`(addr, size, t, value)` writes \lstinline`size` bytes, \lstinline`value`, to physical address, \lstinline`addr`, with associated tag value, \lstinline`t` and returns store conditional success or failure.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemw_tagged_conditionalb0f4ab03bc3ed7705702651cf1750e40.tex}}}}

\newcommand{\sailMIPSfnMEMwTaggedConditional}{\saildoclabelled{sailMIPSfnzMEMwzytaggedzyconditional}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemw_tagged_conditionalb0f4ab03bc3ed7705702651cf1750e40.tex}}}}

\newcommand{\sailMIPSvalMEMwWrapper}{\saildoclabelled{sailMIPSzMEMwzywrapper}{\saildocval{\lstinline{MEMw_wrapper}\lstinline`(addr, size, value)` writes \lstinline`size` bytes of \lstinline`value` to physical address \lstinline`addr`.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemw_wrapper2b3f4fb31f9ea0001f534fade943e5e3.tex}}}}

\newcommand{\sailMIPSfnMEMwWrapper}{\saildoclabelled{sailMIPSfnzMEMwzywrapper}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemw_wrapper2b3f4fb31f9ea0001f534fade943e5e3.tex}}}}

\newcommand{\sailMIPSvalMEMwConditionalWrapper}{\saildoclabelled{sailMIPSzMEMwzyconditionalzywrapper}{\saildocval{\lstinline{MEMw_conditional_wrapper}\lstinline`(addr, size, value)` attempts to write \lstinline`size` bytes of \lstinline`value` to physical address \lstinline`addr` and returns a boolean indicating store conditional success or failure.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzmemw_conditional_wrapperc4ec3508a0b7f04fee187cfb25d4f05b.tex}}}}

\newcommand{\sailMIPSfnMEMwConditionalWrapper}{\saildoclabelled{sailMIPSfnzMEMwzyconditionalzywrapper}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzmemw_conditional_wrapperc4ec3508a0b7f04fee187cfb25d4f05b.tex}}}}

\newcommand{\sailMIPSvalcheckDDCPerms}{\saildoclabelled{sailMIPSzcheckDDCPerms}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzcheckddcperms07cb3f56bec26901cdf69beab49d8910.tex}}}}

\newcommand{\sailMIPSfncheckDDCPerms}{\saildoclabelled{sailMIPSfnzcheckDDCPerms}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcheckddcperms07cb3f56bec26901cdf69beab49d8910.tex}}}}

\newcommand{\sailMIPSvaladdrWrapper}{\saildoclabelled{sailMIPSzaddrWrapper}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzaddrwrapperbff37cfeb3c9276bfa58f5d99b0ca05e.tex}}}}

\newcommand{\sailMIPSfnaddrWrapper}{\saildoclabelled{sailMIPSfnzaddrWrapper}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzaddrwrapperbff37cfeb3c9276bfa58f5d99b0ca05e.tex}}}}

\newcommand{\sailMIPSvaladdrWrapperUnaligned}{\saildoclabelled{sailMIPSzaddrWrapperUnaligned}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzaddrwrapperunaligned2c4b1b84884abfd7091faab6f7aed047.tex}}}}

\newcommand{\sailMIPSfnaddrWrapperUnaligned}{\saildoclabelled{sailMIPSfnzaddrWrapperUnaligned}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzaddrwrapperunaligned2c4b1b84884abfd7091faab6f7aed047.tex}}}}

\newcommand{\sailMIPSfnexecuteBranch}{\saildoclabelled{sailMIPSfnzexecutezybranch}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzexecute_branch311b9f285cc52d66c683fa3ecaee2918.tex}}}}

\newcommand{\sailMIPSvalTranslatePC}{\saildoclabelled{sailMIPSzTranslatePC}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valztranslatepca9eb30b515fe139216afcb3a9118ead3.tex}}}}

\newcommand{\sailMIPSfnTranslatePC}{\saildoclabelled{sailMIPSfnzTranslatePC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnztranslatepca9eb30b515fe139216afcb3a9118ead3.tex}}}}

\newcommand{\sailMIPSvalcheckCPTwousable}{\saildoclabelled{sailMIPSzcheckCP2usable}{\saildocval{\lstinline{checkCP2usable} raises a co-processor unusable exception if \lstinline`CP0Status.CU[2]`
is not set. All capability instructions must first check that the
capability co-processor is enabled. This allows the operating system
to only save and restore the full capability context for processes
that use capabilities.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzcheckcp2usable5e31fa40adaccfcd7791aafdb7b9d2de.tex}}}}

\newcommand{\sailMIPSfncheckCPTwousable}{\saildoclabelled{sailMIPSfnzcheckCP2usable}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcheckcp2usable5e31fa40adaccfcd7791aafdb7b9d2de.tex}}}}

\newcommand{\sailMIPSfninitCpTwoState}{\saildoclabelled{sailMIPSfnzinitzycp2zystate}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzinit_cp2_state7056c424b16f2ae2f851216ae32427b0.tex}}}}

\newcommand{\sailMIPSfncpTwoNextPc}{\saildoclabelled{sailMIPSfnzcp2zynextzypc}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcp2_next_pc33094c95220fdc4b0a67b83ac21fc047.tex}}}}

\newcommand{\sailMIPSfngetCPZeroEPC}{\saildoclabelled{sailMIPSfnzgetzyCP0EPC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzget_cp0epc947f8a8e6dac5833e002f1ea37a79de2.tex}}}}

\newcommand{\sailMIPSfnsetCPZeroEPC}{\saildoclabelled{sailMIPSfnzsetzyCP0EPC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzset_cp0epc28b8527a6fc9d9c7e3708c9379630443.tex}}}}

\newcommand{\sailMIPSfngetCPZeroErrorEPC}{\saildoclabelled{sailMIPSfnzgetzyCP0ErrorEPC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzget_cp0errorepc1188335ff3decc7c914ce1ba3a7904dd.tex}}}}

\newcommand{\sailMIPSfnsetCPZeroErrorEPC}{\saildoclabelled{sailMIPSfnzsetzyCP0ErrorEPC}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzset_cp0errorepc99aeab8b8e922eeb71df49885a629b5d.tex}}}}

\newcommand{\sailMIPSvalhasReservedOType}{\saildoclabelled{sailMIPSzhasReservedOType}{\saildocval{Tests whether the capability has a reserved otype (larger than max\_otype).

\lstinputlisting[language=sail]{sail_latex_mips/block06715b2a132b169cecda227894974882.sail}}{\lstinputlisting[language=sail]{sail_latex_mips/valzhasreservedotypee1cbb5365f130582a0df82f04b53cb52.tex}}}}

\newcommand{\sailMIPSfnhasReservedOType}{\saildoclabelled{sailMIPSfnzhasReservedOType}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzhasreservedotypee1cbb5365f130582a0df82f04b53cb52.tex}}}}

\newcommand{\sailMIPSfncapToString}{\saildoclabelled{sailMIPSfnzcapToString}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzcaptostring7067e2f1e90748309c77a5de3d661e3d.tex}}}}

\newcommand{\sailMIPSfndumpCpTwoState}{\saildoclabelled{sailMIPSfnzdumpzycp2zystate}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzdump_cp2_statee501e37d7b82b621f6ff3cd1f225d5f1.tex}}}}

\newcommand{\sailMIPSvalgetCapFlags}{\saildoclabelled{sailMIPSzgetCapFlags}{\saildocval{Gets the architecture specific capability flags for given capability.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzgetcapflags06024d55b7e2cd94f99830e3c12d9adf.tex}}}}

\newcommand{\sailMIPSfngetCapFlags}{\saildoclabelled{sailMIPSfnzgetCapFlags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzgetcapflags06024d55b7e2cd94f99830e3c12d9adf.tex}}}}

\newcommand{\sailMIPSvalsetCapFlags}{\saildoclabelled{sailMIPSzsetCapFlags}{\saildocval{\lstinline{setCapFlags}\lstinline`(cap, flags)` sets the architecture specific capability flags on \lstinline`cap` to \lstinline`flags` and returns the result as new capability.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzsetcapflags1cebd5e15eac27fc3dbd3e6dc534158a.tex}}}}

\newcommand{\sailMIPSfnsetCapFlags}{\saildoclabelled{sailMIPSfnzsetCapFlags}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsetcapflags1cebd5e15eac27fc3dbd3e6dc534158a.tex}}}}

\newcommand{\sailMIPSvalisSentryCap}{\saildoclabelled{sailMIPSzisSentryCap}{\saildocval{Returns true if the given capability is a sealed entry capability.

}{\lstinputlisting[language=sail]{sail_latex_mips/valzissentrycapede72a679ee46914361276c4bacdaf18.tex}}}}

\newcommand{\sailMIPSfnisSentryCap}{\saildoclabelled{sailMIPSfnzisSentryCap}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzissentrycapede72a679ee46914361276c4bacdaf18.tex}}}}

\newcommand{\sailMIPSvalERETHook}{\saildoclabelled{sailMIPSzERETHook}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzerethook15fc4e665e3e6cc75e445b15faa26b37.tex}}}}

\newcommand{\sailMIPSfnERETHook}{\saildoclabelled{sailMIPSfnzERETHook}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzerethook15fc4e665e3e6cc75e445b15faa26b37.tex}}}}

\newcommand{\sailMIPStypeast}{\saildoclabelled{sailMIPStypezast}{\saildoctype{}{\lstinputlisting[language=sail]{sail_latex_mips/typezast6bb070d12e82e4887160cdfd016230c8.tex}}}}

\newcommand{\sailMIPSvalexecute}{\saildoclabelled{sailMIPSzexecute}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSvaldecode}{\saildoclabelled{sailMIPSzdecode}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSvalassembly}{\saildoclabelled{sailMIPSzassembly}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSvalstrCReg}{\saildoclabelled{sailMIPSzstrCReg}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcreg6eee441123c442c07d3b63b65e2c6a32.tex}}}}

\newcommand{\sailMIPSfnstrCReg}{\saildoclabelled{sailMIPSfnzstrCReg}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcreg6eee441123c442c07d3b63b65e2c6a32.tex}}}}

\newcommand{\sailMIPSvalstrRRArgs}{\saildoclabelled{sailMIPSzstrRRArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrrargs01af3a4171de69de622a434d53850810.tex}}}}

\newcommand{\sailMIPSfnstrRRArgs}{\saildoclabelled{sailMIPSfnzstrRRArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrrargs01af3a4171de69de622a434d53850810.tex}}}}

\newcommand{\sailMIPSvalstrRCArgs}{\saildoclabelled{sailMIPSzstrRCArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrcargs77cbd4ae00a8aeed40f03673c45f3bf3.tex}}}}

\newcommand{\sailMIPSfnstrRCArgs}{\saildoclabelled{sailMIPSfnzstrRCArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrcargs77cbd4ae00a8aeed40f03673c45f3bf3.tex}}}}

\newcommand{\sailMIPSvalstrCRArgs}{\saildoclabelled{sailMIPSzstrCRArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcrargsa5dba43a853a6048828d7d473fcaedfb.tex}}}}

\newcommand{\sailMIPSfnstrCRArgs}{\saildoclabelled{sailMIPSfnzstrCRArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcrargsa5dba43a853a6048828d7d473fcaedfb.tex}}}}

\newcommand{\sailMIPSvalstrCCArgs}{\saildoclabelled{sailMIPSzstrCCArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrccargs8d27f740eb5185eb67906b78fb166677.tex}}}}

\newcommand{\sailMIPSfnstrCCArgs}{\saildoclabelled{sailMIPSfnzstrCCArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrccargs8d27f740eb5185eb67906b78fb166677.tex}}}}

\newcommand{\sailMIPSvalstrCCCArgs}{\saildoclabelled{sailMIPSzstrCCCArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcccargsd0cf13cbe0c477ce0624778eee44a85e.tex}}}}

\newcommand{\sailMIPSfnstrCCCArgs}{\saildoclabelled{sailMIPSfnzstrCCCArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcccargsd0cf13cbe0c477ce0624778eee44a85e.tex}}}}

\newcommand{\sailMIPSvalstrCCRArgs}{\saildoclabelled{sailMIPSzstrCCRArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrccrargs496b2890b8e21e5bd6d7197ea4c075c8.tex}}}}

\newcommand{\sailMIPSfnstrCCRArgs}{\saildoclabelled{sailMIPSfnzstrCCRArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrccrargs496b2890b8e21e5bd6d7197ea4c075c8.tex}}}}

\newcommand{\sailMIPSvalstrRCCArgs}{\saildoclabelled{sailMIPSzstrRCCArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrccargscb2c61998351777a60f6fb0c1be5bc73.tex}}}}

\newcommand{\sailMIPSfnstrRCCArgs}{\saildoclabelled{sailMIPSfnzstrRCCArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrccargscb2c61998351777a60f6fb0c1be5bc73.tex}}}}

\newcommand{\sailMIPSvalstrRCRArgs}{\saildoclabelled{sailMIPSzstrRCRArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrrcrargs2a6690343bcd1d4f5aaa9410842cee4f.tex}}}}

\newcommand{\sailMIPSfnstrRCRArgs}{\saildoclabelled{sailMIPSfnzstrRCRArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrrcrargs2a6690343bcd1d4f5aaa9410842cee4f.tex}}}}

\newcommand{\sailMIPSvalstrCCIArgs}{\saildoclabelled{sailMIPSzstrCCIArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcciargs33bcd057cc20ec3a9ddc520c721764a9.tex}}}}

\newcommand{\sailMIPSfnstrCCIArgs}{\saildoclabelled{sailMIPSfnzstrCCIArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcciargs33bcd057cc20ec3a9ddc520c721764a9.tex}}}}

\newcommand{\sailMIPSvalstrCCIUArgs}{\saildoclabelled{sailMIPSzstrCCIUArgs}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzstrcciuargs995341ac60a90e598fe5209db4db77a3.tex}}}}

\newcommand{\sailMIPSfnstrCCIUArgs}{\saildoclabelled{sailMIPSfnzstrCCIUArgs}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzstrcciuargs995341ac60a90e598fe5209db4db77a3.tex}}}}

\newcommand{\sailMIPSfclCGetPermdecode}{\saildoclabelled{sailMIPSfclCGetPermzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPermzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetTypedecode}{\saildoclabelled{sailMIPSfclCGetTypezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTypezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetBasedecode}{\saildoclabelled{sailMIPSfclCGetBasezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetBasezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetLendecode}{\saildoclabelled{sailMIPSfclCGetLenzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetLenzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetTagdecode}{\saildoclabelled{sailMIPSfclCGetTagzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTagzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetSealeddecode}{\saildoclabelled{sailMIPSfclCGetSealedzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetSealedzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetCauserddecode}{\saildoclabelled{sailMIPSfclCGetCauserdzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCauserdzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCReturndecode}{\saildoclabelled{sailMIPSfclCReturnzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReturnzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetOffsetdecode}{\saildoclabelled{sailMIPSfclCGetOffsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetOffsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetCausertdecode}{\saildoclabelled{sailMIPSfclCSetCausertzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCausertzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCAndPermdecode}{\saildoclabelled{sailMIPSfclCAndPermzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndPermzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCToPtrdecode}{\saildoclabelled{sailMIPSfclCToPtrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCToPtrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpdecode}{\saildoclabelled{sailMIPSfclCPtrCmpzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpAdecode}{\saildoclabelled{sailMIPSfclCPtrCmpAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpBdecode}{\saildoclabelled{sailMIPSfclCPtrCmpBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpCdecode}{\saildoclabelled{sailMIPSfclCPtrCmpCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpDdecode}{\saildoclabelled{sailMIPSfclCPtrCmpDzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpDzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpEdecode}{\saildoclabelled{sailMIPSfclCPtrCmpEzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpEzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpFdecode}{\saildoclabelled{sailMIPSfclCPtrCmpFzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpFzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpGdecode}{\saildoclabelled{sailMIPSfclCPtrCmpGzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpGzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetdecode}{\saildoclabelled{sailMIPSfclCIncOffsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetOffsetdecode}{\saildoclabelled{sailMIPSfclCSetOffsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetOffsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsdecode}{\saildoclabelled{sailMIPSfclCSetBoundszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCClearTagdecode}{\saildoclabelled{sailMIPSfclCClearTagzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCFromPtrdecode}{\saildoclabelled{sailMIPSfclCFromPtrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCFromPtrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCheckPermdecode}{\saildoclabelled{sailMIPSfclCCheckPermzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckPermzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCheckTypedecode}{\saildoclabelled{sailMIPSfclCCheckTypezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckTypezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSealdecode}{\saildoclabelled{sailMIPSfclCSealzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCUnsealdecode}{\saildoclabelled{sailMIPSfclCUnsealzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCUnsealzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCJALRdecode}{\saildoclabelled{sailMIPSfclCJALRzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCJALRAdecode}{\saildoclabelled{sailMIPSfclCJALRAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetCauserdAdecode}{\saildoclabelled{sailMIPSfclCGetCauserdAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCauserdAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetCausersdecode}{\saildoclabelled{sailMIPSfclCSetCauserszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCauserszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetPCCcddecode}{\saildoclabelled{sailMIPSfclCGetPCCcdzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCcdzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCJALRBdecode}{\saildoclabelled{sailMIPSfclCJALRBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetCIDrddecode}{\saildoclabelled{sailMIPSfclCGetCIDrdzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCIDrdzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetCIDcbdecode}{\saildoclabelled{sailMIPSfclCSetCIDcbzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCIDcbzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCClearTagscbdecode}{\saildoclabelled{sailMIPSfclCClearTagscbzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagscbzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCheckPermAdecode}{\saildoclabelled{sailMIPSfclCCheckPermAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckPermAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCheckTypeAdecode}{\saildoclabelled{sailMIPSfclCCheckTypeAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckTypeAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCClearTagAdecode}{\saildoclabelled{sailMIPSfclCClearTagAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCMovedecode}{\saildoclabelled{sailMIPSfclCMovezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMovezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCJALRCdecode}{\saildoclabelled{sailMIPSfclCJALRCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSealEntrydecode}{\saildoclabelled{sailMIPSfclCSealEntryzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealEntryzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadTagsdecode}{\saildoclabelled{sailMIPSfclCLoadTagszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadTagszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetPermAdecode}{\saildoclabelled{sailMIPSfclCGetPermAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPermAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetTypeAdecode}{\saildoclabelled{sailMIPSfclCGetTypeAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTypeAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetBaseAdecode}{\saildoclabelled{sailMIPSfclCGetBaseAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetBaseAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetLenAdecode}{\saildoclabelled{sailMIPSfclCGetLenAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetLenAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetTagAdecode}{\saildoclabelled{sailMIPSfclCGetTagAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTagAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetSealedAdecode}{\saildoclabelled{sailMIPSfclCGetSealedAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetSealedAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetOffsetAdecode}{\saildoclabelled{sailMIPSfclCGetOffsetAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetOffsetAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetOffsetdecode}{\saildoclabelled{sailMIPSfclCGetPCCSetOffsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetOffsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCReadHwrdecode}{\saildoclabelled{sailMIPSfclCReadHwrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReadHwrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCWriteHwrdecode}{\saildoclabelled{sailMIPSfclCWriteHwrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCWriteHwrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetAddrdecode}{\saildoclabelled{sailMIPSfclCGetAddrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAddrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetFlagsdecode}{\saildoclabelled{sailMIPSfclCGetFlagszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetFlagszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetPCCIncOffsetdecode}{\saildoclabelled{sailMIPSfclCGetPCCIncOffsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCIncOffsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetAddrdecode}{\saildoclabelled{sailMIPSfclCGetPCCSetAddrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetAddrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCRAPdecode}{\saildoclabelled{sailMIPSfclCRAPzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAPzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCRAMdecode}{\saildoclabelled{sailMIPSfclCRAMzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAMzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSealAdecode}{\saildoclabelled{sailMIPSfclCSealAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCUnsealAdecode}{\saildoclabelled{sailMIPSfclCUnsealAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCUnsealAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCAndPermAdecode}{\saildoclabelled{sailMIPSfclCAndPermAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndPermAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetOffsetAdecode}{\saildoclabelled{sailMIPSfclCSetOffsetAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetOffsetAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsAdecode}{\saildoclabelled{sailMIPSfclCSetBoundsAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsExactdecode}{\saildoclabelled{sailMIPSfclCSetBoundsExactzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsExactzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetFlagsdecode}{\saildoclabelled{sailMIPSfclCSetFlagszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetFlagszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetAdecode}{\saildoclabelled{sailMIPSfclCIncOffsetAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCBuildCapdecode}{\saildoclabelled{sailMIPSfclCBuildCapzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBuildCapzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCopyTypedecode}{\saildoclabelled{sailMIPSfclCCopyTypezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCopyTypezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCSealdecode}{\saildoclabelled{sailMIPSfclCCSealzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCSealzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCToPtrAdecode}{\saildoclabelled{sailMIPSfclCToPtrAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCToPtrAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCFromPtrAdecode}{\saildoclabelled{sailMIPSfclCFromPtrAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCFromPtrAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSubdecode}{\saildoclabelled{sailMIPSfclCSubzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSubzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCMOVXdecode}{\saildoclabelled{sailMIPSfclCMOVXzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMOVXzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCMOVXAdecode}{\saildoclabelled{sailMIPSfclCMOVXAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMOVXAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetAddrdecode}{\saildoclabelled{sailMIPSfclCSetAddrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetAddrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCGetAndAddrdecode}{\saildoclabelled{sailMIPSfclCGetAndAddrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAndAddrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCAndAddrdecode}{\saildoclabelled{sailMIPSfclCAndAddrzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndAddrzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpHdecode}{\saildoclabelled{sailMIPSfclCPtrCmpHzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpHzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpIdecode}{\saildoclabelled{sailMIPSfclCPtrCmpIzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpIzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpJdecode}{\saildoclabelled{sailMIPSfclCPtrCmpJzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpJzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpKdecode}{\saildoclabelled{sailMIPSfclCPtrCmpKzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpKzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpLdecode}{\saildoclabelled{sailMIPSfclCPtrCmpLzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpLzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpMdecode}{\saildoclabelled{sailMIPSfclCPtrCmpMzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpMzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpNdecode}{\saildoclabelled{sailMIPSfclCPtrCmpNzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpNzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpOdecode}{\saildoclabelled{sailMIPSfclCPtrCmpOzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpOzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCTestSubsetdecode}{\saildoclabelled{sailMIPSfclCTestSubsetzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCTestSubsetzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLCNTdecode}{\saildoclabelled{sailMIPSfclCLCNTzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCNTzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCBXdecode}{\saildoclabelled{sailMIPSfclCBXzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBXzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCBXAdecode}{\saildoclabelled{sailMIPSfclCBXAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBXAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCBZdecode}{\saildoclabelled{sailMIPSfclCBZzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBZzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCBZAdecode}{\saildoclabelled{sailMIPSfclCBZAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBZAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCReturnAdecode}{\saildoclabelled{sailMIPSfclCReturnAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReturnAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCCalldecode}{\saildoclabelled{sailMIPSfclCCallzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCallzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclClearRegsdecode}{\saildoclabelled{sailMIPSfclClearRegszdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclClearRegszdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclClearRegsAdecode}{\saildoclabelled{sailMIPSfclClearRegsAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclClearRegsAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclClearRegsBdecode}{\saildoclabelled{sailMIPSfclClearRegsBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclClearRegsBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclClearRegsCdecode}{\saildoclabelled{sailMIPSfclClearRegsCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclClearRegsCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetImmediatedecode}{\saildoclabelled{sailMIPSfclCIncOffsetImmediatezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetImmediatezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsImmediatedecode}{\saildoclabelled{sailMIPSfclCSetBoundsImmediatezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsImmediatezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoaddecode}{\saildoclabelled{sailMIPSfclCLoadzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadAdecode}{\saildoclabelled{sailMIPSfclCLoadAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadBdecode}{\saildoclabelled{sailMIPSfclCLoadBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadCdecode}{\saildoclabelled{sailMIPSfclCLoadCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadDdecode}{\saildoclabelled{sailMIPSfclCLoadDzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadDzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadEdecode}{\saildoclabelled{sailMIPSfclCLoadEzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadEzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadFdecode}{\saildoclabelled{sailMIPSfclCLoadFzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadFzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkeddecode}{\saildoclabelled{sailMIPSfclCLoadLinkedzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedAdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedBdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedCdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedDdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedDzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedDzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedEdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedEzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedEzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedFdecode}{\saildoclabelled{sailMIPSfclCLoadLinkedFzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedFzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoredecode}{\saildoclabelled{sailMIPSfclCStorezdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStorezdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreAdecode}{\saildoclabelled{sailMIPSfclCStoreAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreBdecode}{\saildoclabelled{sailMIPSfclCStoreBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreCdecode}{\saildoclabelled{sailMIPSfclCStoreCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreConditionaldecode}{\saildoclabelled{sailMIPSfclCStoreConditionalzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreConditionalzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreConditionalAdecode}{\saildoclabelled{sailMIPSfclCStoreConditionalAzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreConditionalAzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreConditionalBdecode}{\saildoclabelled{sailMIPSfclCStoreConditionalBzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreConditionalBzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCStoreConditionalCdecode}{\saildoclabelled{sailMIPSfclCStoreConditionalCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreConditionalCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSCdecode}{\saildoclabelled{sailMIPSfclCSCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCSCCdecode}{\saildoclabelled{sailMIPSfclCSCCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSCCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLCdecode}{\saildoclabelled{sailMIPSfclCLCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLLCdecode}{\saildoclabelled{sailMIPSfclCLLCzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLLCzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCLCBIdecode}{\saildoclabelled{sailMIPSfclCLCBIzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCBIzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclCTwoDumprtdecode}{\saildoclabelled{sailMIPSfclCTwoDumprtzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCTwoDumprtzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}

\newcommand{\sailMIPSfclRIdecode}{\saildoclabelled{sailMIPSfclRIzdecode}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclRIzdecodec2b8e713fb767e340b7b488fdcba3aab.tex}}}}



\newcommand{\sailMIPSfclCGetPermexecute}{\saildoclabelled{sailMIPSfclCGetPermzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPermzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetFlagsexecute}{\saildoclabelled{sailMIPSfclCGetFlagszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetFlagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetTypeexecute}{\saildoclabelled{sailMIPSfclCGetTypezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTypezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetBaseexecute}{\saildoclabelled{sailMIPSfclCGetBasezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetBasezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetOffsetexecute}{\saildoclabelled{sailMIPSfclCGetOffsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetLenexecute}{\saildoclabelled{sailMIPSfclCGetLenzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetLenzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetTagexecute}{\saildoclabelled{sailMIPSfclCGetTagzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTagzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetSealedexecute}{\saildoclabelled{sailMIPSfclCGetSealedzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetSealedzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetAddrexecute}{\saildoclabelled{sailMIPSfclCGetAddrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetAndAddrexecute}{\saildoclabelled{sailMIPSfclCGetAndAddrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAndAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetPCCexecute}{\saildoclabelled{sailMIPSfclCGetPCCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetOffsetexecute}{\saildoclabelled{sailMIPSfclCGetPCCSetOffsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetPCCIncOffsetexecute}{\saildoclabelled{sailMIPSfclCGetPCCIncOffsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCIncOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetAddrexecute}{\saildoclabelled{sailMIPSfclCGetPCCSetAddrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetCauseexecute}{\saildoclabelled{sailMIPSfclCGetCausezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCausezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetCauseexecute}{\saildoclabelled{sailMIPSfclCSetCausezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCausezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCGetCIDexecute}{\saildoclabelled{sailMIPSfclCGetCIDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCIDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetCIDexecute}{\saildoclabelled{sailMIPSfclCSetCIDzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCIDzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCRAPexecute}{\saildoclabelled{sailMIPSfclCRAPzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAPzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCRAMexecute}{\saildoclabelled{sailMIPSfclCRAMzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAMzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCReadHwrexecute}{\saildoclabelled{sailMIPSfclCReadHwrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReadHwrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCWriteHwrexecute}{\saildoclabelled{sailMIPSfclCWriteHwrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCWriteHwrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCAndPermexecute}{\saildoclabelled{sailMIPSfclCAndPermzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndPermzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetFlagsexecute}{\saildoclabelled{sailMIPSfclCSetFlagszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetFlagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCToPtrexecute}{\saildoclabelled{sailMIPSfclCToPtrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCToPtrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSubexecute}{\saildoclabelled{sailMIPSfclCSubzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSubzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCPtrCmpexecute}{\saildoclabelled{sailMIPSfclCPtrCmpzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCPtrCmpzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetexecute}{\saildoclabelled{sailMIPSfclCIncOffsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetImmediateexecute}{\saildoclabelled{sailMIPSfclCIncOffsetImmediatezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetImmediatezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetOffsetexecute}{\saildoclabelled{sailMIPSfclCSetOffsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetOffsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetAddrexecute}{\saildoclabelled{sailMIPSfclCSetAddrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCAndAddrexecute}{\saildoclabelled{sailMIPSfclCAndAddrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndAddrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsexecute}{\saildoclabelled{sailMIPSfclCSetBoundszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsImmediateexecute}{\saildoclabelled{sailMIPSfclCSetBoundsImmediatezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsImmediatezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsExactexecute}{\saildoclabelled{sailMIPSfclCSetBoundsExactzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsExactzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCClearTagexecute}{\saildoclabelled{sailMIPSfclCClearTagzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCMOVXexecute}{\saildoclabelled{sailMIPSfclCMOVXzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMOVXzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCMoveexecute}{\saildoclabelled{sailMIPSfclCMovezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMovezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclClearRegsexecute}{\saildoclabelled{sailMIPSfclClearRegszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclClearRegszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCFromPtrexecute}{\saildoclabelled{sailMIPSfclCFromPtrzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCFromPtrzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCBuildCapexecute}{\saildoclabelled{sailMIPSfclCBuildCapzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBuildCapzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCopyTypeexecute}{\saildoclabelled{sailMIPSfclCCopyTypezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCopyTypezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCheckPermexecute}{\saildoclabelled{sailMIPSfclCCheckPermzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckPermzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCheckTypeexecute}{\saildoclabelled{sailMIPSfclCCheckTypezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckTypezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCheckTagexecute}{\saildoclabelled{sailMIPSfclCCheckTagzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckTagzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCTestSubsetexecute}{\saildoclabelled{sailMIPSfclCTestSubsetzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCTestSubsetzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSealexecute}{\saildoclabelled{sailMIPSfclCSealzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCSealexecute}{\saildoclabelled{sailMIPSfclCCSealzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCSealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSealEntryexecute}{\saildoclabelled{sailMIPSfclCSealEntryzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealEntryzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCUnsealexecute}{\saildoclabelled{sailMIPSfclCUnsealzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCUnsealzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCallexecute}{\saildoclabelled{sailMIPSfclCCallzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCallzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCCallAexecute}{\saildoclabelled{sailMIPSfclCCallAzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCallAzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCReturnexecute}{\saildoclabelled{sailMIPSfclCReturnzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReturnzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCBXexecute}{\saildoclabelled{sailMIPSfclCBXzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBXzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCBZexecute}{\saildoclabelled{sailMIPSfclCBZzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBZzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCJALRexecute}{\saildoclabelled{sailMIPSfclCJALRzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLoadexecute}{\saildoclabelled{sailMIPSfclCLoadzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLoadLinkedexecute}{\saildoclabelled{sailMIPSfclCLoadLinkedzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadLinkedzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLoadTagsexecute}{\saildoclabelled{sailMIPSfclCLoadTagszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadTagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCStoreexecute}{\saildoclabelled{sailMIPSfclCStorezexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStorezexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCStoreConditionalexecute}{\saildoclabelled{sailMIPSfclCStoreConditionalzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCStoreConditionalzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSCexecute}{\saildoclabelled{sailMIPSfclCSCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCSCCexecute}{\saildoclabelled{sailMIPSfclCSCCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSCCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLCexecute}{\saildoclabelled{sailMIPSfclCLCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLCNTexecute}{\saildoclabelled{sailMIPSfclCLCNTzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCNTzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLCBIexecute}{\saildoclabelled{sailMIPSfclCLCBIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLCBIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCLLCexecute}{\saildoclabelled{sailMIPSfclCLLCzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLLCzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCClearTagsexecute}{\saildoclabelled{sailMIPSfclCClearTagszexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagszexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclCTwoDumpexecute}{\saildoclabelled{sailMIPSfclCTwoDumpzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCTwoDumpzexecute33a689e3a631b9b905b85461d3814943.tex}}}}

\newcommand{\sailMIPSfclRIexecute}{\saildoclabelled{sailMIPSfclRIzexecute}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclRIzexecute33a689e3a631b9b905b85461d3814943.tex}}}}



\newcommand{\sailMIPSfclCGetCauseassembly}{\saildoclabelled{sailMIPSfclCGetCausezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCausezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetCauseassembly}{\saildoclabelled{sailMIPSfclCSetCausezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCausezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetPCCassembly}{\saildoclabelled{sailMIPSfclCGetPCCzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCJALRassembly}{\saildoclabelled{sailMIPSfclCJALRzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetCIDassembly}{\saildoclabelled{sailMIPSfclCGetCIDzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetCIDzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetCIDassembly}{\saildoclabelled{sailMIPSfclCSetCIDzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetCIDzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCClearTagsassembly}{\saildoclabelled{sailMIPSfclCClearTagszassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagszassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCCheckPermassembly}{\saildoclabelled{sailMIPSfclCCheckPermzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckPermzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCCheckTypeassembly}{\saildoclabelled{sailMIPSfclCCheckTypezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCheckTypezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCClearTagassembly}{\saildoclabelled{sailMIPSfclCClearTagzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCClearTagzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCMoveassembly}{\saildoclabelled{sailMIPSfclCMovezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMovezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCJALRAassembly}{\saildoclabelled{sailMIPSfclCJALRAzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCJALRAzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSealEntryassembly}{\saildoclabelled{sailMIPSfclCSealEntryzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealEntryzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCLoadTagsassembly}{\saildoclabelled{sailMIPSfclCLoadTagszassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCLoadTagszassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetPermassembly}{\saildoclabelled{sailMIPSfclCGetPermzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPermzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetTypeassembly}{\saildoclabelled{sailMIPSfclCGetTypezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTypezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetBaseassembly}{\saildoclabelled{sailMIPSfclCGetBasezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetBasezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetLenassembly}{\saildoclabelled{sailMIPSfclCGetLenzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetLenzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetTagassembly}{\saildoclabelled{sailMIPSfclCGetTagzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetTagzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetSealedassembly}{\saildoclabelled{sailMIPSfclCGetSealedzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetSealedzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetOffsetassembly}{\saildoclabelled{sailMIPSfclCGetOffsetzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetOffsetzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetOffsetassembly}{\saildoclabelled{sailMIPSfclCGetPCCSetOffsetzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetOffsetzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCReadHwrassembly}{\saildoclabelled{sailMIPSfclCReadHwrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReadHwrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCWriteHwrassembly}{\saildoclabelled{sailMIPSfclCWriteHwrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCWriteHwrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetAddrassembly}{\saildoclabelled{sailMIPSfclCGetAddrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAddrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetFlagsassembly}{\saildoclabelled{sailMIPSfclCGetFlagszassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetFlagszassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetPCCIncOffsetassembly}{\saildoclabelled{sailMIPSfclCGetPCCIncOffsetzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCIncOffsetzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetPCCSetOffsetAassembly}{\saildoclabelled{sailMIPSfclCGetPCCSetOffsetAzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetPCCSetOffsetAzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCRAPassembly}{\saildoclabelled{sailMIPSfclCRAPzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAPzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCRAMassembly}{\saildoclabelled{sailMIPSfclCRAMzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCRAMzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSealassembly}{\saildoclabelled{sailMIPSfclCSealzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSealzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCUnsealassembly}{\saildoclabelled{sailMIPSfclCUnsealzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCUnsealzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCAndPermassembly}{\saildoclabelled{sailMIPSfclCAndPermzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndPermzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetOffsetassembly}{\saildoclabelled{sailMIPSfclCSetOffsetzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetOffsetzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsassembly}{\saildoclabelled{sailMIPSfclCSetBoundszassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundszassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsExactassembly}{\saildoclabelled{sailMIPSfclCSetBoundsExactzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsExactzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetFlagsassembly}{\saildoclabelled{sailMIPSfclCSetFlagszassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetFlagszassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetassembly}{\saildoclabelled{sailMIPSfclCIncOffsetzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCBuildCapassembly}{\saildoclabelled{sailMIPSfclCBuildCapzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCBuildCapzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCCopyTypeassembly}{\saildoclabelled{sailMIPSfclCCopyTypezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCopyTypezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCCSealassembly}{\saildoclabelled{sailMIPSfclCCSealzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCSealzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCToPtrassembly}{\saildoclabelled{sailMIPSfclCToPtrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCToPtrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCFromPtrassembly}{\saildoclabelled{sailMIPSfclCFromPtrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCFromPtrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSubassembly}{\saildoclabelled{sailMIPSfclCSubzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSubzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCMOVXassembly}{\saildoclabelled{sailMIPSfclCMOVXzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMOVXzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCMOVXAassembly}{\saildoclabelled{sailMIPSfclCMOVXAzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCMOVXAzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetAddrassembly}{\saildoclabelled{sailMIPSfclCSetAddrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetAddrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCGetAndAddrassembly}{\saildoclabelled{sailMIPSfclCGetAndAddrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCGetAndAddrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCAndAddrassembly}{\saildoclabelled{sailMIPSfclCAndAddrzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCAndAddrzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCReturnassembly}{\saildoclabelled{sailMIPSfclCReturnzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCReturnzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCCallassembly}{\saildoclabelled{sailMIPSfclCCallzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCCallzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCIncOffsetImmediateassembly}{\saildoclabelled{sailMIPSfclCIncOffsetImmediatezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCIncOffsetImmediatezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclCSetBoundsImmediateassembly}{\saildoclabelled{sailMIPSfclCSetBoundsImmediatezassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclCSetBoundsImmediatezassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclRIassembly}{\saildoclabelled{sailMIPSfclRIzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclRIzassembly6c256353098ca1294b0a3873338d670c.tex}}}}

\newcommand{\sailMIPSfclassembly}{\saildoclabelled{sailMIPSfclzassembly}{\saildocfcl{}{\lstinputlisting[language=sail]{sail_latex_mips/fclzassembly6c256353098ca1294b0a3873338d670c.tex}}}}



\newcommand{\sailMIPSvalsupportedInstructions}{\saildoclabelled{sailMIPSzsupportedzyinstructions}{\saildocval{}{\lstinputlisting[language=sail]{sail_latex_mips/valzsupported_instructionsa556d55bb4bf818f15e811f8fa119862.tex}}}}

\newcommand{\sailMIPSfnsupportedInstructions}{\saildoclabelled{sailMIPSfnzsupportedzyinstructions}{\saildocfn{}{\lstinputlisting[language=sail]{sail_latex_mips/fnzsupported_instructionsa556d55bb4bf818f15e811f8fa119862.tex}}}}

\newcommand{\sailMIPSval}[1]{
  \ifstrequal{#1}{AccessLevel\_of\_num}{\sailMIPSvalAccessLevelOfNum}{}%
  \ifstrequal{#1}{BitStr}{\sailMIPSvalBitStr}{}%
  \ifstrequal{#1}{CPtrCmpOp\_of\_num}{\sailMIPSvalCPtrCmpOpOfNum}{}%
  \ifstrequal{#1}{CapExCode}{\sailMIPSvalCapExCode}{}%
  \ifstrequal{#1}{CapEx\_of\_num}{\sailMIPSvalCapExOfNum}{}%
  \ifstrequal{#1}{ClearRegSet\_of\_num}{\sailMIPSvalClearRegSetOfNum}{}%
  \ifstrequal{#1}{Comparison\_of\_num}{\sailMIPSvalComparisonOfNum}{}%
  \ifstrequal{#1}{ERETHook}{\sailMIPSvalERETHook}{}%
  \ifstrequal{#1}{ExceptionCode}{\sailMIPSvalExceptionCode}{}%
  \ifstrequal{#1}{Exception\_of\_num}{\sailMIPSvalExceptionOfNum}{}%
  \ifstrequal{#1}{MAX}{\sailMIPSvalMAX}{}%
  \ifstrequal{#1}{MEM\_sync}{\sailMIPSvalMEMSync}{}%
  \ifstrequal{#1}{MEMea}{\sailMIPSvalMEMea}{}%
  \ifstrequal{#1}{MEMea\_conditional}{\sailMIPSvalMEMeaConditional}{}%
  \ifstrequal{#1}{MEMr}{\sailMIPSvalMEMr}{}%
  \ifstrequal{#1}{MEMr\_reserve}{\sailMIPSvalMEMrReserve}{}%
  \ifstrequal{#1}{MEMr\_reserve\_wrapper}{\sailMIPSvalMEMrReserveWrapper}{}%
  \ifstrequal{#1}{MEMr\_tagged}{\sailMIPSvalMEMrTagged}{}%
  \ifstrequal{#1}{MEMr\_tagged\_reserve}{\sailMIPSvalMEMrTaggedReserve}{}%
  \ifstrequal{#1}{MEMr\_wrapper}{\sailMIPSvalMEMrWrapper}{}%
  \ifstrequal{#1}{MEMval}{\sailMIPSvalMEMval}{}%
  \ifstrequal{#1}{MEMval\_conditional}{\sailMIPSvalMEMvalConditional}{}%
  \ifstrequal{#1}{MEMw\_conditional\_wrapper}{\sailMIPSvalMEMwConditionalWrapper}{}%
  \ifstrequal{#1}{MEMw\_tagged}{\sailMIPSvalMEMwTagged}{}%
  \ifstrequal{#1}{MEMw\_tagged\_conditional}{\sailMIPSvalMEMwTaggedConditional}{}%
  \ifstrequal{#1}{MEMw\_wrapper}{\sailMIPSvalMEMwWrapper}{}%
  \ifstrequal{#1}{MIPSSegmentOf}{\sailMIPSvalMIPSSegmentOf}{}%
  \ifstrequal{#1}{MemAccessCapRestriction\_of\_num}{\sailMIPSvalMemAccessCapRestrictionOfNum}{}%
  \ifstrequal{#1}{MemAccessType\_of\_num}{\sailMIPSvalMemAccessTypeOfNum}{}%
  \ifstrequal{#1}{Mk\_CapCauseReg}{\sailMIPSvalMkCapCauseReg}{}%
  \ifstrequal{#1}{Mk\_CauseReg}{\sailMIPSvalMkCauseReg}{}%
  \ifstrequal{#1}{Mk\_ContextReg}{\sailMIPSvalMkContextReg}{}%
  \ifstrequal{#1}{Mk\_StatusReg}{\sailMIPSvalMkStatusReg}{}%
  \ifstrequal{#1}{Mk\_TLBEntry}{\sailMIPSvalMkTLBEntry}{}%
  \ifstrequal{#1}{Mk\_TLBEntryHiReg}{\sailMIPSvalMkTLBEntryHiReg}{}%
  \ifstrequal{#1}{Mk\_TLBEntryLoReg}{\sailMIPSvalMkTLBEntryLoReg}{}%
  \ifstrequal{#1}{Mk\_XContextReg}{\sailMIPSvalMkXContextReg}{}%
  \ifstrequal{#1}{NotWordVal}{\sailMIPSvalNotWordVal}{}%
  \ifstrequal{#1}{SignalException}{\sailMIPSvalSignalException}{}%
  \ifstrequal{#1}{SignalExceptionBadAddr}{\sailMIPSvalSignalExceptionBadAddr}{}%
  \ifstrequal{#1}{SignalExceptionTLB}{\sailMIPSvalSignalExceptionTLB}{}%
  \ifstrequal{#1}{TLBTranslate}{\sailMIPSvalTLBTranslate}{}%
  \ifstrequal{#1}{TLBTranslate2}{\sailMIPSvalTLBTranslateTwo}{}%
  \ifstrequal{#1}{TLBTranslateC}{\sailMIPSvalTLBTranslateC}{}%
  \ifstrequal{#1}{TranslatePC}{\sailMIPSvalTranslatePC}{}%
  \ifstrequal{#1}{WordTypeUnaligned\_of\_num}{\sailMIPSvalWordTypeUnalignedOfNum}{}%
  \ifstrequal{#1}{WordType\_of\_num}{\sailMIPSvalWordTypeOfNum}{}%
  \ifstrequal{#1}{\_\_MIPS\_read}{\sailMIPSvalMIPSRead}{}%
  \ifstrequal{#1}{\_\_MIPS\_write}{\sailMIPSvalMIPSWrite}{}%
  \ifstrequal{#1}{\_\_ReadRAM}{\sailMIPSvalReadRAM}{}%
  \ifstrequal{#1}{\_\_WriteRAM}{\sailMIPSvalWriteRAM}{}%
  \ifstrequal{#1}{\_\_bitfield\_deref}{\sailMIPSvalBitfieldDeref}{}%
  \ifstrequal{#1}{\_\_deref}{\sailMIPSvalDeref}{}%
  \ifstrequal{#1}{\_\_id}{\sailMIPSvalId}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_ExcCode}{\sailMIPSvalGetCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_RegNum}{\sailMIPSvalGetCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_bits}{\sailMIPSvalGetCapCauseRegBits}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_BD}{\sailMIPSvalGetCauseRegBD}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_CE}{\sailMIPSvalGetCauseRegCE}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_ExcCode}{\sailMIPSvalGetCauseRegExcCode}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_IP}{\sailMIPSvalGetCauseRegIP}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_IV}{\sailMIPSvalGetCauseRegIV}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_WP}{\sailMIPSvalGetCauseRegWP}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_bits}{\sailMIPSvalGetCauseRegBits}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_BadVPN2}{\sailMIPSvalGetContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_PTEBase}{\sailMIPSvalGetContextRegPTEBase}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_bits}{\sailMIPSvalGetContextRegBits}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_BEV}{\sailMIPSvalGetStatusRegBEV}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_CU}{\sailMIPSvalGetStatusRegCU}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_ERL}{\sailMIPSvalGetStatusRegERL}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_EXL}{\sailMIPSvalGetStatusRegEXL}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_IE}{\sailMIPSvalGetStatusRegIE}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_IM}{\sailMIPSvalGetStatusRegIM}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_KSU}{\sailMIPSvalGetStatusRegKSU}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_KX}{\sailMIPSvalGetStatusRegKX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_SX}{\sailMIPSvalGetStatusRegSX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_UX}{\sailMIPSvalGetStatusRegUX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_bits}{\sailMIPSvalGetStatusRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_ASID}{\sailMIPSvalGetTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGK}{\sailMIPSvalGetTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGS}{\sailMIPSvalGetTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGU}{\sailMIPSvalGetTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_R}{\sailMIPSvalGetTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_VPN2}{\sailMIPSvalGetTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_bits}{\sailMIPSvalGetTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_C}{\sailMIPSvalGetTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapL}{\sailMIPSvalGetTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapLG}{\sailMIPSvalGetTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapS}{\sailMIPSvalGetTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_D}{\sailMIPSvalGetTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_G}{\sailMIPSvalGetTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_PFN}{\sailMIPSvalGetTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_V}{\sailMIPSvalGetTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_bits}{\sailMIPSvalGetTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_asid}{\sailMIPSvalGetTLBEntryAsid}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_bits}{\sailMIPSvalGetTLBEntryBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_c0}{\sailMIPSvalGetTLBEntryCZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_c1}{\sailMIPSvalGetTLBEntryCOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_capl0}{\sailMIPSvalGetTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_capl1}{\sailMIPSvalGetTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caplg0}{\sailMIPSvalGetTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caplg1}{\sailMIPSvalGetTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caps0}{\sailMIPSvalGetTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caps1}{\sailMIPSvalGetTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_d0}{\sailMIPSvalGetTLBEntryDZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_d1}{\sailMIPSvalGetTLBEntryDOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_g}{\sailMIPSvalGetTLBEntryG}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pagemask}{\sailMIPSvalGetTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pfn0}{\sailMIPSvalGetTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pfn1}{\sailMIPSvalGetTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_r}{\sailMIPSvalGetTLBEntryR}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_v0}{\sailMIPSvalGetTLBEntryVZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_v1}{\sailMIPSvalGetTLBEntryVOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_valid}{\sailMIPSvalGetTLBEntryValid}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_vpn2}{\sailMIPSvalGetTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XBadVPN2}{\sailMIPSvalGetXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XPTEBase}{\sailMIPSvalGetXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XR}{\sailMIPSvalGetXContextRegXR}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_bits}{\sailMIPSvalGetXContextRegBits}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_ExcCode}{\sailMIPSvalSetCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_RegNum}{\sailMIPSvalSetCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_bits}{\sailMIPSvalSetCapCauseRegBits}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_BD}{\sailMIPSvalSetCauseRegBD}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_CE}{\sailMIPSvalSetCauseRegCE}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_ExcCode}{\sailMIPSvalSetCauseRegExcCode}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_IP}{\sailMIPSvalSetCauseRegIP}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_IV}{\sailMIPSvalSetCauseRegIV}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_WP}{\sailMIPSvalSetCauseRegWP}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_bits}{\sailMIPSvalSetCauseRegBits}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_BadVPN2}{\sailMIPSvalSetContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_PTEBase}{\sailMIPSvalSetContextRegPTEBase}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_bits}{\sailMIPSvalSetContextRegBits}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_BEV}{\sailMIPSvalSetStatusRegBEV}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_CU}{\sailMIPSvalSetStatusRegCU}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_ERL}{\sailMIPSvalSetStatusRegERL}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_EXL}{\sailMIPSvalSetStatusRegEXL}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_IE}{\sailMIPSvalSetStatusRegIE}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_IM}{\sailMIPSvalSetStatusRegIM}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_KSU}{\sailMIPSvalSetStatusRegKSU}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_KX}{\sailMIPSvalSetStatusRegKX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_SX}{\sailMIPSvalSetStatusRegSX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_UX}{\sailMIPSvalSetStatusRegUX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_bits}{\sailMIPSvalSetStatusRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_ASID}{\sailMIPSvalSetTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGK}{\sailMIPSvalSetTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGS}{\sailMIPSvalSetTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGU}{\sailMIPSvalSetTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_R}{\sailMIPSvalSetTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_VPN2}{\sailMIPSvalSetTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_bits}{\sailMIPSvalSetTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_C}{\sailMIPSvalSetTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapL}{\sailMIPSvalSetTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapLG}{\sailMIPSvalSetTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapS}{\sailMIPSvalSetTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_D}{\sailMIPSvalSetTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_G}{\sailMIPSvalSetTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_PFN}{\sailMIPSvalSetTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_V}{\sailMIPSvalSetTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_bits}{\sailMIPSvalSetTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_asid}{\sailMIPSvalSetTLBEntryAsid}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_bits}{\sailMIPSvalSetTLBEntryBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_c0}{\sailMIPSvalSetTLBEntryCZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_c1}{\sailMIPSvalSetTLBEntryCOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_capl0}{\sailMIPSvalSetTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_capl1}{\sailMIPSvalSetTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caplg0}{\sailMIPSvalSetTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caplg1}{\sailMIPSvalSetTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caps0}{\sailMIPSvalSetTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caps1}{\sailMIPSvalSetTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_d0}{\sailMIPSvalSetTLBEntryDZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_d1}{\sailMIPSvalSetTLBEntryDOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_g}{\sailMIPSvalSetTLBEntryG}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pagemask}{\sailMIPSvalSetTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pfn0}{\sailMIPSvalSetTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pfn1}{\sailMIPSvalSetTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_r}{\sailMIPSvalSetTLBEntryR}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_v0}{\sailMIPSvalSetTLBEntryVZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_v1}{\sailMIPSvalSetTLBEntryVOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_valid}{\sailMIPSvalSetTLBEntryValid}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_vpn2}{\sailMIPSvalSetTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XBadVPN2}{\sailMIPSvalSetXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XPTEBase}{\sailMIPSvalSetXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XR}{\sailMIPSvalSetXContextRegXR}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_bits}{\sailMIPSvalSetXContextRegBits}{}%
  \ifstrequal{#1}{\_shl1}{\sailMIPSvalShlOne}{}%
  \ifstrequal{#1}{\_shl32}{\sailMIPSvalShlThreeTwo}{}%
  \ifstrequal{#1}{\_shl8}{\sailMIPSvalShlEight}{}%
  \ifstrequal{#1}{\_shl\_int}{\sailMIPSvalShlInt}{}%
  \ifstrequal{#1}{\_shr32}{\sailMIPSvalShrThreeTwo}{}%
  \ifstrequal{#1}{\_shr\_int}{\sailMIPSvalShrInt}{}%
  \ifstrequal{#1}{\_tmod\_int}{\sailMIPSvalTmodInt}{}%
  \ifstrequal{#1}{\_tmod\_int\_positive}{\sailMIPSvalTmodIntPositive}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_ExcCode}{\sailMIPSvalUpdateCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_RegNum}{\sailMIPSvalUpdateCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_bits}{\sailMIPSvalUpdateCapCauseRegBits}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_BD}{\sailMIPSvalUpdateCauseRegBD}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_CE}{\sailMIPSvalUpdateCauseRegCE}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_ExcCode}{\sailMIPSvalUpdateCauseRegExcCode}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_IP}{\sailMIPSvalUpdateCauseRegIP}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_IV}{\sailMIPSvalUpdateCauseRegIV}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_WP}{\sailMIPSvalUpdateCauseRegWP}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_bits}{\sailMIPSvalUpdateCauseRegBits}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_BadVPN2}{\sailMIPSvalUpdateContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_PTEBase}{\sailMIPSvalUpdateContextRegPTEBase}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_bits}{\sailMIPSvalUpdateContextRegBits}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_BEV}{\sailMIPSvalUpdateStatusRegBEV}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_CU}{\sailMIPSvalUpdateStatusRegCU}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_ERL}{\sailMIPSvalUpdateStatusRegERL}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_EXL}{\sailMIPSvalUpdateStatusRegEXL}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_IE}{\sailMIPSvalUpdateStatusRegIE}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_IM}{\sailMIPSvalUpdateStatusRegIM}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_KSU}{\sailMIPSvalUpdateStatusRegKSU}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_KX}{\sailMIPSvalUpdateStatusRegKX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_SX}{\sailMIPSvalUpdateStatusRegSX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_UX}{\sailMIPSvalUpdateStatusRegUX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_bits}{\sailMIPSvalUpdateStatusRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_ASID}{\sailMIPSvalUpdateTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGK}{\sailMIPSvalUpdateTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGS}{\sailMIPSvalUpdateTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGU}{\sailMIPSvalUpdateTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_R}{\sailMIPSvalUpdateTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_VPN2}{\sailMIPSvalUpdateTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_bits}{\sailMIPSvalUpdateTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_C}{\sailMIPSvalUpdateTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapL}{\sailMIPSvalUpdateTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapLG}{\sailMIPSvalUpdateTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapS}{\sailMIPSvalUpdateTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_D}{\sailMIPSvalUpdateTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_G}{\sailMIPSvalUpdateTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_PFN}{\sailMIPSvalUpdateTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_V}{\sailMIPSvalUpdateTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_bits}{\sailMIPSvalUpdateTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_asid}{\sailMIPSvalUpdateTLBEntryAsid}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_bits}{\sailMIPSvalUpdateTLBEntryBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_c0}{\sailMIPSvalUpdateTLBEntryCZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_c1}{\sailMIPSvalUpdateTLBEntryCOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_capl0}{\sailMIPSvalUpdateTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_capl1}{\sailMIPSvalUpdateTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caplg0}{\sailMIPSvalUpdateTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caplg1}{\sailMIPSvalUpdateTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caps0}{\sailMIPSvalUpdateTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caps1}{\sailMIPSvalUpdateTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_d0}{\sailMIPSvalUpdateTLBEntryDZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_d1}{\sailMIPSvalUpdateTLBEntryDOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_g}{\sailMIPSvalUpdateTLBEntryG}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pagemask}{\sailMIPSvalUpdateTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pfn0}{\sailMIPSvalUpdateTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pfn1}{\sailMIPSvalUpdateTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_r}{\sailMIPSvalUpdateTLBEntryR}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_v0}{\sailMIPSvalUpdateTLBEntryVZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_v1}{\sailMIPSvalUpdateTLBEntryVOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_valid}{\sailMIPSvalUpdateTLBEntryValid}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_vpn2}{\sailMIPSvalUpdateTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XBadVPN2}{\sailMIPSvalUpdateXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XPTEBase}{\sailMIPSvalUpdateXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XR}{\sailMIPSvalUpdateXContextRegXR}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_bits}{\sailMIPSvalUpdateXContextRegBits}{}%
  \ifstrequal{#1}{abs\_int\_atom}{\sailMIPSvalabsIntAtom}{}%
  \ifstrequal{#1}{abs\_int\_plain}{\sailMIPSvalabsIntPlain}{}%
  \ifstrequal{#1}{add\_atom}{\sailMIPSvaladdAtom}{}%
  \ifstrequal{#1}{add\_bits}{\sailMIPSvaladdBits}{}%
  \ifstrequal{#1}{add\_bits\_int}{\sailMIPSvaladdBitsInt}{}%
  \ifstrequal{#1}{add\_int}{\sailMIPSvaladdInt}{}%
  \ifstrequal{#1}{add\_range}{\sailMIPSvaladdRange}{}%
  \ifstrequal{#1}{add\_vec}{\sailMIPSvaladdVec}{}%
  \ifstrequal{#1}{add\_vec\_int}{\sailMIPSvaladdVecInt}{}%
  \ifstrequal{#1}{addrWrapper}{\sailMIPSvaladdrWrapper}{}%
  \ifstrequal{#1}{addrWrapperUnaligned}{\sailMIPSvaladdrWrapperUnaligned}{}%
  \ifstrequal{#1}{and\_bool}{\sailMIPSvalandBool}{}%
  \ifstrequal{#1}{and\_bool\_no\_flow}{\sailMIPSvalandBoolNoFlow}{}%
  \ifstrequal{#1}{and\_vec}{\sailMIPSvalandVec}{}%
  \ifstrequal{#1}{append\_64}{\sailMIPSvalappendSixFour}{}%
  \ifstrequal{#1}{assembly}{\sailMIPSvalassembly}{}%
  \ifstrequal{#1}{bit\_to\_bool}{\sailMIPSvalbitToBool}{}%
  \ifstrequal{#1}{bits\_str}{\sailMIPSvalbitsStr}{}%
  \ifstrequal{#1}{bits\_to\_bool}{\sailMIPSvalbitsToBool}{}%
  \ifstrequal{#1}{bitvector\_access}{\sailMIPSvalbitvectorAccess}{}%
  \ifstrequal{#1}{bitvector\_concat}{\sailMIPSvalbitvectorConcat}{}%
  \ifstrequal{#1}{bitvector\_length}{\sailMIPSvalbitvectorLength}{}%
  \ifstrequal{#1}{bitvector\_update}{\sailMIPSvalbitvectorUpdate}{}%
  \ifstrequal{#1}{bool\_to\_bit}{\sailMIPSvalboolToBit}{}%
  \ifstrequal{#1}{bool\_to\_bits}{\sailMIPSvalboolToBits}{}%
  \ifstrequal{#1}{capBitsToCapability}{\sailMIPSvalcapBitsToCapability}{}%
  \ifstrequal{#1}{capBoundsEqual}{\sailMIPSvalcapBoundsEqual}{}%
  \ifstrequal{#1}{capToBits}{\sailMIPSvalcapToBits}{}%
  \ifstrequal{#1}{capToMemBits}{\sailMIPSvalcapToMemBits}{}%
  \ifstrequal{#1}{capToString}{\sailMIPSvalcapToString}{}%
  \ifstrequal{#1}{cast\_unit\_vec}{\sailMIPSvalcastUnitVec}{}%
  \ifstrequal{#1}{checkCP0Access}{\sailMIPSvalcheckCPZeroAccess}{}%
  \ifstrequal{#1}{checkCP0AccessHook}{\sailMIPSvalcheckCPZeroAccessHook}{}%
  \ifstrequal{#1}{checkCP2usable}{\sailMIPSvalcheckCPTwousable}{}%
  \ifstrequal{#1}{checkDDCPerms}{\sailMIPSvalcheckDDCPerms}{}%
  \ifstrequal{#1}{compare}{\sailMIPSvalcompare}{}%
  \ifstrequal{#1}{concat\_str}{\sailMIPSvalconcatStr}{}%
  \ifstrequal{#1}{concat\_str\_bits}{\sailMIPSvalconcatStrBits}{}%
  \ifstrequal{#1}{concat\_str\_dec}{\sailMIPSvalconcatStrDec}{}%
  \ifstrequal{#1}{count\_leading\_zeros}{\sailMIPSvalcountLeadingZeros}{}%
  \ifstrequal{#1}{cp2\_next\_pc}{\sailMIPSvalcpTwoNextPc}{}%
  \ifstrequal{#1}{dec\_str}{\sailMIPSvaldecStr}{}%
  \ifstrequal{#1}{decode}{\sailMIPSvaldecode}{}%
  \ifstrequal{#1}{decode\_failure\_of\_num}{\sailMIPSvaldecodeFailureOfNum}{}%
  \ifstrequal{#1}{dump\_cp2\_state}{\sailMIPSvaldumpCpTwoState}{}%
  \ifstrequal{#1}{ediv\_int}{\sailMIPSvaledivInt}{}%
  \ifstrequal{#1}{emod\_int}{\sailMIPSvalemodInt}{}%
  \ifstrequal{#1}{eq\_anything}{\sailMIPSvaleqAnything}{}%
  \ifstrequal{#1}{eq\_bit}{\sailMIPSvaleqBit}{}%
  \ifstrequal{#1}{eq\_bit2}{\sailMIPSvaleqBitTwo}{}%
  \ifstrequal{#1}{eq\_bits}{\sailMIPSvaleqBits}{}%
  \ifstrequal{#1}{eq\_bool}{\sailMIPSvaleqBool}{}%
  \ifstrequal{#1}{eq\_int}{\sailMIPSvaleqInt}{}%
  \ifstrequal{#1}{eq\_string}{\sailMIPSvaleqString}{}%
  \ifstrequal{#1}{eq\_unit}{\sailMIPSvaleqUnit}{}%
  \ifstrequal{#1}{exceptionVectorBase}{\sailMIPSvalexceptionVectorBase}{}%
  \ifstrequal{#1}{exceptionVectorOffset}{\sailMIPSvalexceptionVectorOffset}{}%
  \ifstrequal{#1}{execute}{\sailMIPSvalexecute}{}%
  \ifstrequal{#1}{execute\_branch}{\sailMIPSvalexecuteBranch}{}%
  \ifstrequal{#1}{execute\_branch\_mips}{\sailMIPSvalexecuteBranchMips}{}%
  \ifstrequal{#1}{execute\_branch\_pcc}{\sailMIPSvalexecuteBranchPcc}{}%
  \ifstrequal{#1}{extendLoad}{\sailMIPSvalextendLoad}{}%
  \ifstrequal{#1}{fdiv\_int}{\sailMIPSvalfdivInt}{}%
  \ifstrequal{#1}{fmod\_int}{\sailMIPSvalfmodInt}{}%
  \ifstrequal{#1}{getAccessLevel}{\sailMIPSvalgetAccessLevel}{}%
  \ifstrequal{#1}{getCapBase}{\sailMIPSvalgetCapBase}{}%
  \ifstrequal{#1}{getCapBounds}{\sailMIPSvalgetCapBounds}{}%
  \ifstrequal{#1}{getCapCursor}{\sailMIPSvalgetCapCursor}{}%
  \ifstrequal{#1}{getCapFlags}{\sailMIPSvalgetCapFlags}{}%
  \ifstrequal{#1}{getCapHardPerms}{\sailMIPSvalgetCapHardPerms}{}%
  \ifstrequal{#1}{getCapLength}{\sailMIPSvalgetCapLength}{}%
  \ifstrequal{#1}{getCapOffset}{\sailMIPSvalgetCapOffset}{}%
  \ifstrequal{#1}{getCapPerms}{\sailMIPSvalgetCapPerms}{}%
  \ifstrequal{#1}{getCapTop}{\sailMIPSvalgetCapTop}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\sailMIPSvalgetRepresentableAlignmentMask}{}%
  \ifstrequal{#1}{getRepresentableLength}{\sailMIPSvalgetRepresentableLength}{}%
  \ifstrequal{#1}{get\_CP0EPC}{\sailMIPSvalgetCPZeroEPC}{}%
  \ifstrequal{#1}{get\_CP0ErrorEPC}{\sailMIPSvalgetCPZeroErrorEPC}{}%
  \ifstrequal{#1}{get\_slice\_int}{\sailMIPSvalgetSliceInt}{}%
  \ifstrequal{#1}{get\_time\_ns}{\sailMIPSvalgetTimeNs}{}%
  \ifstrequal{#1}{grantsAccess}{\sailMIPSvalgrantsAccess}{}%
  \ifstrequal{#1}{gt\_int}{\sailMIPSvalgtInt}{}%
  \ifstrequal{#1}{gteq\_int}{\sailMIPSvalgteqInt}{}%
  \ifstrequal{#1}{hasReservedOType}{\sailMIPSvalhasReservedOType}{}%
  \ifstrequal{#1}{hex\_str}{\sailMIPSvalhexStr}{}%
  \ifstrequal{#1}{incCapOffset}{\sailMIPSvalincCapOffset}{}%
  \ifstrequal{#1}{incrementCP0Count}{\sailMIPSvalincrementCPZeroCount}{}%
  \ifstrequal{#1}{init\_cp0\_state}{\sailMIPSvalinitCpZeroState}{}%
  \ifstrequal{#1}{init\_cp2\_state}{\sailMIPSvalinitCpTwoState}{}%
  \ifstrequal{#1}{int\_of\_AccessLevel}{\sailMIPSvalintOfAccessLevel}{}%
  \ifstrequal{#1}{int\_power}{\sailMIPSvalintPower}{}%
  \ifstrequal{#1}{isAddressAligned}{\sailMIPSvalisAddressAligned}{}%
  \ifstrequal{#1}{isSentryCap}{\sailMIPSvalisSentryCap}{}%
  \ifstrequal{#1}{is\_none}{\sailMIPSvalisNone}{}%
  \ifstrequal{#1}{is\_some}{\sailMIPSvalisSome}{}%
  \ifstrequal{#1}{lt\_int}{\sailMIPSvalltInt}{}%
  \ifstrequal{#1}{lteq\_int}{\sailMIPSvallteqInt}{}%
  \ifstrequal{#1}{mask}{\sailMIPSvalmask}{}%
  \ifstrequal{#1}{max\_atom}{\sailMIPSvalmaxAtom}{}%
  \ifstrequal{#1}{max\_int}{\sailMIPSvalmaxInt}{}%
  \ifstrequal{#1}{max\_nat}{\sailMIPSvalmaxNat}{}%
  \ifstrequal{#1}{memBitsToCapability}{\sailMIPSvalmemBitsToCapability}{}%
  \ifstrequal{#1}{min\_atom}{\sailMIPSvalminAtom}{}%
  \ifstrequal{#1}{min\_int}{\sailMIPSvalminInt}{}%
  \ifstrequal{#1}{min\_nat}{\sailMIPSvalminNat}{}%
  \ifstrequal{#1}{mips\_sign\_extend}{\sailMIPSvalmipsSignExtend}{}%
  \ifstrequal{#1}{mips\_zero\_extend}{\sailMIPSvalmipsZeroExtend}{}%
  \ifstrequal{#1}{mult\_atom}{\sailMIPSvalmultAtom}{}%
  \ifstrequal{#1}{mult\_int}{\sailMIPSvalmultInt}{}%
  \ifstrequal{#1}{negate\_atom}{\sailMIPSvalnegateAtom}{}%
  \ifstrequal{#1}{negate\_int}{\sailMIPSvalnegateInt}{}%
  \ifstrequal{#1}{negate\_range}{\sailMIPSvalnegateRange}{}%
  \ifstrequal{#1}{neq\_anything}{\sailMIPSvalneqAnything}{}%
  \ifstrequal{#1}{neq\_bits}{\sailMIPSvalneqBits}{}%
  \ifstrequal{#1}{neq\_bool}{\sailMIPSvalneqBool}{}%
  \ifstrequal{#1}{neq\_int}{\sailMIPSvalneqInt}{}%
  \ifstrequal{#1}{not\_bool}{\sailMIPSvalnotBool}{}%
  \ifstrequal{#1}{not\_vec}{\sailMIPSvalnotVec}{}%
  \ifstrequal{#1}{num\_of\_AccessLevel}{\sailMIPSvalnumOfAccessLevel}{}%
  \ifstrequal{#1}{num\_of\_CPtrCmpOp}{\sailMIPSvalnumOfCPtrCmpOp}{}%
  \ifstrequal{#1}{num\_of\_CapEx}{\sailMIPSvalnumOfCapEx}{}%
  \ifstrequal{#1}{num\_of\_ClearRegSet}{\sailMIPSvalnumOfClearRegSet}{}%
  \ifstrequal{#1}{num\_of\_Comparison}{\sailMIPSvalnumOfComparison}{}%
  \ifstrequal{#1}{num\_of\_Exception}{\sailMIPSvalnumOfException}{}%
  \ifstrequal{#1}{num\_of\_MemAccessCapRestriction}{\sailMIPSvalnumOfMemAccessCapRestriction}{}%
  \ifstrequal{#1}{num\_of\_MemAccessType}{\sailMIPSvalnumOfMemAccessType}{}%
  \ifstrequal{#1}{num\_of\_WordType}{\sailMIPSvalnumOfWordType}{}%
  \ifstrequal{#1}{num\_of\_WordTypeUnaligned}{\sailMIPSvalnumOfWordTypeUnaligned}{}%
  \ifstrequal{#1}{num\_of\_decode\_failure}{\sailMIPSvalnumOfDecodeFailure}{}%
  \ifstrequal{#1}{ones\_implicit}{\sailMIPSvalonesImplicit}{}%
  \ifstrequal{#1}{or\_bool}{\sailMIPSvalorBool}{}%
  \ifstrequal{#1}{or\_vec}{\sailMIPSvalorVec}{}%
  \ifstrequal{#1}{pcc\_access\_system\_regs}{\sailMIPSvalpccAccessSystemRegs}{}%
  \ifstrequal{#1}{plain\_vector\_access}{\sailMIPSvalplainVectorAccess}{}%
  \ifstrequal{#1}{plain\_vector\_update}{\sailMIPSvalplainVectorUpdate}{}%
  \ifstrequal{#1}{pow2}{\sailMIPSvalpowTwo}{}%
  \ifstrequal{#1}{prerr}{\sailMIPSvalprerr}{}%
  \ifstrequal{#1}{prerr\_bits}{\sailMIPSvalprerrBits}{}%
  \ifstrequal{#1}{prerr\_endline}{\sailMIPSvalprerrEndline}{}%
  \ifstrequal{#1}{prerr\_int}{\sailMIPSvalprerrInt}{}%
  \ifstrequal{#1}{print\_bits}{\sailMIPSvalprintBits}{}%
  \ifstrequal{#1}{print\_endline}{\sailMIPSvalprintEndline}{}%
  \ifstrequal{#1}{print\_int}{\sailMIPSvalprintInt}{}%
  \ifstrequal{#1}{putchar}{\sailMIPSvalputchar}{}%
  \ifstrequal{#1}{quot\_round\_zero}{\sailMIPSvalquotRoundZero}{}%
  \ifstrequal{#1}{rGPR}{\sailMIPSvalrGPR}{}%
  \ifstrequal{#1}{raise\_c2\_exception}{\sailMIPSvalraiseCTwoException}{}%
  \ifstrequal{#1}{raise\_c2\_exception8}{\sailMIPSvalraiseCTwoExceptionEight}{}%
  \ifstrequal{#1}{raise\_c2\_exception\_badaddr}{\sailMIPSvalraiseCTwoExceptionBadaddr}{}%
  \ifstrequal{#1}{raise\_c2\_exception\_noreg}{\sailMIPSvalraiseCTwoExceptionNoreg}{}%
  \ifstrequal{#1}{readCapReg}{\sailMIPSvalreadCapReg}{}%
  \ifstrequal{#1}{readCapRegDDC}{\sailMIPSvalreadCapRegDDC}{}%
  \ifstrequal{#1}{read\_tag\_bool}{\sailMIPSvalreadTagBool}{}%
  \ifstrequal{#1}{rem\_round\_zero}{\sailMIPSvalremRoundZero}{}%
  \ifstrequal{#1}{replicate\_bits}{\sailMIPSvalreplicateBits}{}%
  \ifstrequal{#1}{reverse\_endianness}{\sailMIPSvalreverseEndianness}{}%
  \ifstrequal{#1}{sail\_arith\_shiftright}{\sailMIPSvalsailArithShiftright}{}%
  \ifstrequal{#1}{sail\_mask}{\sailMIPSvalsailMask}{}%
  \ifstrequal{#1}{sail\_ones}{\sailMIPSvalsailOnes}{}%
  \ifstrequal{#1}{sail\_shiftleft}{\sailMIPSvalsailShiftleft}{}%
  \ifstrequal{#1}{sail\_shiftright}{\sailMIPSvalsailShiftright}{}%
  \ifstrequal{#1}{sail\_sign\_extend}{\sailMIPSvalsailSignExtend}{}%
  \ifstrequal{#1}{sail\_zero\_extend}{\sailMIPSvalsailZeroExtend}{}%
  \ifstrequal{#1}{sail\_zeros}{\sailMIPSvalsailZeros}{}%
  \ifstrequal{#1}{sealCap}{\sailMIPSvalsealCap}{}%
  \ifstrequal{#1}{setCapAddr}{\sailMIPSvalsetCapAddr}{}%
  \ifstrequal{#1}{setCapBounds}{\sailMIPSvalsetCapBounds}{}%
  \ifstrequal{#1}{setCapFlags}{\sailMIPSvalsetCapFlags}{}%
  \ifstrequal{#1}{setCapOffset}{\sailMIPSvalsetCapOffset}{}%
  \ifstrequal{#1}{setCapPerms}{\sailMIPSvalsetCapPerms}{}%
  \ifstrequal{#1}{set\_CP0EPC}{\sailMIPSvalsetCPZeroEPC}{}%
  \ifstrequal{#1}{set\_CP0ErrorEPC}{\sailMIPSvalsetCPZeroErrorEPC}{}%
  \ifstrequal{#1}{set\_next\_pcc}{\sailMIPSvalsetNextPcc}{}%
  \ifstrequal{#1}{set\_slice\_bits}{\sailMIPSvalsetSliceBits}{}%
  \ifstrequal{#1}{set\_slice\_int}{\sailMIPSvalsetSliceInt}{}%
  \ifstrequal{#1}{shift\_bits\_left}{\sailMIPSvalshiftBitsLeft}{}%
  \ifstrequal{#1}{shift\_bits\_right}{\sailMIPSvalshiftBitsRight}{}%
  \ifstrequal{#1}{shiftl}{\sailMIPSvalshiftl}{}%
  \ifstrequal{#1}{shiftr}{\sailMIPSvalshiftr}{}%
  \ifstrequal{#1}{signed}{\sailMIPSvalsigned}{}%
  \ifstrequal{#1}{skip\_barr}{\sailMIPSvalskipBarr}{}%
  \ifstrequal{#1}{skip\_eamem}{\sailMIPSvalskipEamem}{}%
  \ifstrequal{#1}{skip\_escape}{\sailMIPSvalskipEscape}{}%
  \ifstrequal{#1}{skip\_rmemt}{\sailMIPSvalskipRmemt}{}%
  \ifstrequal{#1}{skip\_rreg}{\sailMIPSvalskipRreg}{}%
  \ifstrequal{#1}{skip\_wmvt}{\sailMIPSvalskipWmvt}{}%
  \ifstrequal{#1}{skip\_wreg}{\sailMIPSvalskipWreg}{}%
  \ifstrequal{#1}{slice}{\sailMIPSvalslice}{}%
  \ifstrequal{#1}{slice\_mask}{\sailMIPSvalsliceMask}{}%
  \ifstrequal{#1}{strCCArgs}{\sailMIPSvalstrCCArgs}{}%
  \ifstrequal{#1}{strCCCArgs}{\sailMIPSvalstrCCCArgs}{}%
  \ifstrequal{#1}{strCCIArgs}{\sailMIPSvalstrCCIArgs}{}%
  \ifstrequal{#1}{strCCIUArgs}{\sailMIPSvalstrCCIUArgs}{}%
  \ifstrequal{#1}{strCCRArgs}{\sailMIPSvalstrCCRArgs}{}%
  \ifstrequal{#1}{strCRArgs}{\sailMIPSvalstrCRArgs}{}%
  \ifstrequal{#1}{strCReg}{\sailMIPSvalstrCReg}{}%
  \ifstrequal{#1}{strCmp}{\sailMIPSvalstrCmp}{}%
  \ifstrequal{#1}{strMemArgs}{\sailMIPSvalstrMemArgs}{}%
  \ifstrequal{#1}{strRCArgs}{\sailMIPSvalstrRCArgs}{}%
  \ifstrequal{#1}{strRCCArgs}{\sailMIPSvalstrRCCArgs}{}%
  \ifstrequal{#1}{strRCRArgs}{\sailMIPSvalstrRCRArgs}{}%
  \ifstrequal{#1}{strRIArgs}{\sailMIPSvalstrRIArgs}{}%
  \ifstrequal{#1}{strRRArgs}{\sailMIPSvalstrRRArgs}{}%
  \ifstrequal{#1}{strRRIArgs}{\sailMIPSvalstrRRIArgs}{}%
  \ifstrequal{#1}{strRRIUArgs}{\sailMIPSvalstrRRIUArgs}{}%
  \ifstrequal{#1}{strRRRArgs}{\sailMIPSvalstrRRRArgs}{}%
  \ifstrequal{#1}{strReg}{\sailMIPSvalstrReg}{}%
  \ifstrequal{#1}{strWordType}{\sailMIPSvalstrWordType}{}%
  \ifstrequal{#1}{string\_of\_capex}{\sailMIPSvalstringOfCapex}{}%
  \ifstrequal{#1}{string\_of\_exception}{\sailMIPSvalstringOfException}{}%
  \ifstrequal{#1}{string\_of\_int}{\sailMIPSvalstringOfInt}{}%
  \ifstrequal{#1}{sub\_atom}{\sailMIPSvalsubAtom}{}%
  \ifstrequal{#1}{sub\_bits}{\sailMIPSvalsubBits}{}%
  \ifstrequal{#1}{sub\_int}{\sailMIPSvalsubInt}{}%
  \ifstrequal{#1}{sub\_nat}{\sailMIPSvalsubNat}{}%
  \ifstrequal{#1}{sub\_range}{\sailMIPSvalsubRange}{}%
  \ifstrequal{#1}{sub\_vec}{\sailMIPSvalsubVec}{}%
  \ifstrequal{#1}{sub\_vec\_int}{\sailMIPSvalsubVecInt}{}%
  \ifstrequal{#1}{subrange\_bits}{\sailMIPSvalsubrangeBits}{}%
  \ifstrequal{#1}{supported\_instructions}{\sailMIPSvalsupportedInstructions}{}%
  \ifstrequal{#1}{tdiv\_int}{\sailMIPSvaltdivInt}{}%
  \ifstrequal{#1}{tlbEntryMatch}{\sailMIPSvaltlbEntryMatch}{}%
  \ifstrequal{#1}{tlbSearch}{\sailMIPSvaltlbSearch}{}%
  \ifstrequal{#1}{to\_bits}{\sailMIPSvaltoBits}{}%
  \ifstrequal{#1}{traceException}{\sailMIPSvaltraceException}{}%
  \ifstrequal{#1}{truncate}{\sailMIPSvaltruncate}{}%
  \ifstrequal{#1}{truncateLSB}{\sailMIPSvaltruncateLSB}{}%
  \ifstrequal{#1}{unalignedBytesTouched}{\sailMIPSvalunalignedBytesTouched}{}%
  \ifstrequal{#1}{unrepCap}{\sailMIPSvalunrepCap}{}%
  \ifstrequal{#1}{unsealCap}{\sailMIPSvalunsealCap}{}%
  \ifstrequal{#1}{unsigned}{\sailMIPSvalunsigned}{}%
  \ifstrequal{#1}{updateBadInstr}{\sailMIPSvalupdateBadInstr}{}%
  \ifstrequal{#1}{update\_subrange\_bits}{\sailMIPSvalupdateSubrangeBits}{}%
  \ifstrequal{#1}{vector\_length}{\sailMIPSvalvectorLength}{}%
  \ifstrequal{#1}{wGPR}{\sailMIPSvalwGPR}{}%
  \ifstrequal{#1}{wordWidthBytes}{\sailMIPSvalwordWidthBytes}{}%
  \ifstrequal{#1}{writeCapReg}{\sailMIPSvalwriteCapReg}{}%
  \ifstrequal{#1}{write\_tag\_bool}{\sailMIPSvalwriteTagBool}{}%
  \ifstrequal{#1}{xor\_vec}{\sailMIPSvalxorVec}{}%
  \ifstrequal{#1}{zeros\_implicit}{\sailMIPSvalzzerosImplicit}{}%
  \ifstrequal{#1}{(operator *\_s)}{\sailMIPSvalzEightoperatorzZerozASzNine}{}%
  \ifstrequal{#1}{(operator *\_u)}{\sailMIPSvalzEightoperatorzZerozAUzNine}{}%
  \ifstrequal{#1}{(operator $>$\_s)}{\sailMIPSvalzEightoperatorzZerozISzNine}{}%
  \ifstrequal{#1}{(operator $>$\_u)}{\sailMIPSvalzEightoperatorzZerozIUzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_s)}{\sailMIPSvalzEightoperatorzZerozKzJSzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_u)}{\sailMIPSvalzEightoperatorzZerozKzJUzNine}{}%
  \ifstrequal{#1}{(operator $$>$$$$>$$\_s)}{\sailMIPSvalzEightoperatorzZerozKzKSzNine}{}%
  \ifstrequal{#1}{(operator ^^)}{\sailMIPSvalzEightoperatorzZerozQzQzNine}{}}

\newcommand{\sailMIPSrefval}[2]{
  \ifstrequal{#1}{AccessLevel_of_num}{\hyperref[sailMIPSzAccessLevelzyofzynum]{#2}}{}%
  \ifstrequal{#1}{BitStr}{\hyperref[sailMIPSzBitStr]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp_of_num}{\hyperref[sailMIPSzCPtrCmpOpzyofzynum]{#2}}{}%
  \ifstrequal{#1}{CapExCode}{\hyperref[sailMIPSzCapExCode]{#2}}{}%
  \ifstrequal{#1}{CapEx_of_num}{\hyperref[sailMIPSzCapExzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet_of_num}{\hyperref[sailMIPSzClearRegSetzyofzynum]{#2}}{}%
  \ifstrequal{#1}{Comparison_of_num}{\hyperref[sailMIPSzComparisonzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ERETHook}{\hyperref[sailMIPSzERETHook]{#2}}{}%
  \ifstrequal{#1}{ExceptionCode}{\hyperref[sailMIPSzExceptionCode]{#2}}{}%
  \ifstrequal{#1}{Exception_of_num}{\hyperref[sailMIPSzExceptionzyofzynum]{#2}}{}%
  \ifstrequal{#1}{MAX}{\hyperref[sailMIPSzMAX]{#2}}{}%
  \ifstrequal{#1}{MEM_sync}{\hyperref[sailMIPSzMEMzysync]{#2}}{}%
  \ifstrequal{#1}{MEMea}{\hyperref[sailMIPSzMEMea]{#2}}{}%
  \ifstrequal{#1}{MEMea_conditional}{\hyperref[sailMIPSzMEMeazyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMr}{\hyperref[sailMIPSzMEMr]{#2}}{}%
  \ifstrequal{#1}{MEMr_reserve}{\hyperref[sailMIPSzMEMrzyreserve]{#2}}{}%
  \ifstrequal{#1}{MEMr_reserve_wrapper}{\hyperref[sailMIPSzMEMrzyreservezywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMr_tagged}{\hyperref[sailMIPSzMEMrzytagged]{#2}}{}%
  \ifstrequal{#1}{MEMr_tagged_reserve}{\hyperref[sailMIPSzMEMrzytaggedzyreserve]{#2}}{}%
  \ifstrequal{#1}{MEMr_wrapper}{\hyperref[sailMIPSzMEMrzywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMval}{\hyperref[sailMIPSzMEMval]{#2}}{}%
  \ifstrequal{#1}{MEMval_conditional}{\hyperref[sailMIPSzMEMvalzyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMw_conditional_wrapper}{\hyperref[sailMIPSzMEMwzyconditionalzywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMw_tagged}{\hyperref[sailMIPSzMEMwzytagged]{#2}}{}%
  \ifstrequal{#1}{MEMw_tagged_conditional}{\hyperref[sailMIPSzMEMwzytaggedzyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMw_wrapper}{\hyperref[sailMIPSzMEMwzywrapper]{#2}}{}%
  \ifstrequal{#1}{MIPSSegmentOf}{\hyperref[sailMIPSzMIPSSegmentOf]{#2}}{}%
  \ifstrequal{#1}{MemAccessCapRestriction_of_num}{\hyperref[sailMIPSzMemAccessCapRestrictionzyofzynum]{#2}}{}%
  \ifstrequal{#1}{MemAccessType_of_num}{\hyperref[sailMIPSzMemAccessTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{Mk_CapCauseReg}{\hyperref[sailMIPSzMkzyCapCauseReg]{#2}}{}%
  \ifstrequal{#1}{Mk_CauseReg}{\hyperref[sailMIPSzMkzyCauseReg]{#2}}{}%
  \ifstrequal{#1}{Mk_ContextReg}{\hyperref[sailMIPSzMkzyContextReg]{#2}}{}%
  \ifstrequal{#1}{Mk_StatusReg}{\hyperref[sailMIPSzMkzyStatusReg]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntry}{\hyperref[sailMIPSzMkzyTLBEntry]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntryHiReg}{\hyperref[sailMIPSzMkzyTLBEntryHiReg]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntryLoReg}{\hyperref[sailMIPSzMkzyTLBEntryLoReg]{#2}}{}%
  \ifstrequal{#1}{Mk_XContextReg}{\hyperref[sailMIPSzMkzyXContextReg]{#2}}{}%
  \ifstrequal{#1}{NotWordVal}{\hyperref[sailMIPSzNotWordVal]{#2}}{}%
  \ifstrequal{#1}{SignalException}{\hyperref[sailMIPSzSignalException]{#2}}{}%
  \ifstrequal{#1}{SignalExceptionBadAddr}{\hyperref[sailMIPSzSignalExceptionBadAddr]{#2}}{}%
  \ifstrequal{#1}{SignalExceptionTLB}{\hyperref[sailMIPSzSignalExceptionTLB]{#2}}{}%
  \ifstrequal{#1}{TLBTranslate}{\hyperref[sailMIPSzTLBTranslate]{#2}}{}%
  \ifstrequal{#1}{TLBTranslate2}{\hyperref[sailMIPSzTLBTranslate2]{#2}}{}%
  \ifstrequal{#1}{TLBTranslateC}{\hyperref[sailMIPSzTLBTranslateC]{#2}}{}%
  \ifstrequal{#1}{TranslatePC}{\hyperref[sailMIPSzTranslatePC]{#2}}{}%
  \ifstrequal{#1}{WordTypeUnaligned_of_num}{\hyperref[sailMIPSzWordTypeUnalignedzyofzynum]{#2}}{}%
  \ifstrequal{#1}{WordType_of_num}{\hyperref[sailMIPSzWordTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{__MIPS_read}{\hyperref[sailMIPSzzyzyMIPSzyread]{#2}}{}%
  \ifstrequal{#1}{__MIPS_write}{\hyperref[sailMIPSzzyzyMIPSzywrite]{#2}}{}%
  \ifstrequal{#1}{__ReadRAM}{\hyperref[sailMIPSzzyzyReadRAM]{#2}}{}%
  \ifstrequal{#1}{__WriteRAM}{\hyperref[sailMIPSzzyzyWriteRAM]{#2}}{}%
  \ifstrequal{#1}{__bitfield_deref}{\hyperref[sailMIPSzzyzybitfieldzyderef]{#2}}{}%
  \ifstrequal{#1}{__deref}{\hyperref[sailMIPSzzyzyderef]{#2}}{}%
  \ifstrequal{#1}{__id}{\hyperref[sailMIPSzzyzyid]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_ExcCode}{\hyperref[sailMIPSzzygetzyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_RegNum}{\hyperref[sailMIPSzzygetzyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_bits}{\hyperref[sailMIPSzzygetzyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_BD}{\hyperref[sailMIPSzzygetzyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_CE}{\hyperref[sailMIPSzzygetzyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_ExcCode}{\hyperref[sailMIPSzzygetzyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_IP}{\hyperref[sailMIPSzzygetzyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_IV}{\hyperref[sailMIPSzzygetzyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_WP}{\hyperref[sailMIPSzzygetzyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_bits}{\hyperref[sailMIPSzzygetzyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_BadVPN2}{\hyperref[sailMIPSzzygetzyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_PTEBase}{\hyperref[sailMIPSzzygetzyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_bits}{\hyperref[sailMIPSzzygetzyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_BEV}{\hyperref[sailMIPSzzygetzyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_CU}{\hyperref[sailMIPSzzygetzyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_ERL}{\hyperref[sailMIPSzzygetzyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_EXL}{\hyperref[sailMIPSzzygetzyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_IE}{\hyperref[sailMIPSzzygetzyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_IM}{\hyperref[sailMIPSzzygetzyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_KSU}{\hyperref[sailMIPSzzygetzyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_KX}{\hyperref[sailMIPSzzygetzyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_SX}{\hyperref[sailMIPSzzygetzyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_UX}{\hyperref[sailMIPSzzygetzyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_bits}{\hyperref[sailMIPSzzygetzyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_ASID}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_R}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_bits}{\hyperref[sailMIPSzzygetzyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_C}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapL}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapS}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_D}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_G}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_PFN}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_V}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_bits}{\hyperref[sailMIPSzzygetzyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_asid}{\hyperref[sailMIPSzzygetzyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_bits}{\hyperref[sailMIPSzzygetzyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_c0}{\hyperref[sailMIPSzzygetzyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_c1}{\hyperref[sailMIPSzzygetzyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_capl0}{\hyperref[sailMIPSzzygetzyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_capl1}{\hyperref[sailMIPSzzygetzyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caplg0}{\hyperref[sailMIPSzzygetzyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caplg1}{\hyperref[sailMIPSzzygetzyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caps0}{\hyperref[sailMIPSzzygetzyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caps1}{\hyperref[sailMIPSzzygetzyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_d0}{\hyperref[sailMIPSzzygetzyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_d1}{\hyperref[sailMIPSzzygetzyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_g}{\hyperref[sailMIPSzzygetzyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pagemask}{\hyperref[sailMIPSzzygetzyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pfn0}{\hyperref[sailMIPSzzygetzyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pfn1}{\hyperref[sailMIPSzzygetzyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_r}{\hyperref[sailMIPSzzygetzyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_v0}{\hyperref[sailMIPSzzygetzyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_v1}{\hyperref[sailMIPSzzygetzyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_valid}{\hyperref[sailMIPSzzygetzyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_vpn2}{\hyperref[sailMIPSzzygetzyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XBadVPN2}{\hyperref[sailMIPSzzygetzyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XPTEBase}{\hyperref[sailMIPSzzygetzyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XR}{\hyperref[sailMIPSzzygetzyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_bits}{\hyperref[sailMIPSzzygetzyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_ExcCode}{\hyperref[sailMIPSzzysetzyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_RegNum}{\hyperref[sailMIPSzzysetzyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_bits}{\hyperref[sailMIPSzzysetzyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_BD}{\hyperref[sailMIPSzzysetzyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_CE}{\hyperref[sailMIPSzzysetzyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_ExcCode}{\hyperref[sailMIPSzzysetzyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_IP}{\hyperref[sailMIPSzzysetzyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_IV}{\hyperref[sailMIPSzzysetzyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_WP}{\hyperref[sailMIPSzzysetzyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_bits}{\hyperref[sailMIPSzzysetzyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_BadVPN2}{\hyperref[sailMIPSzzysetzyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_PTEBase}{\hyperref[sailMIPSzzysetzyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_bits}{\hyperref[sailMIPSzzysetzyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_BEV}{\hyperref[sailMIPSzzysetzyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_CU}{\hyperref[sailMIPSzzysetzyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_ERL}{\hyperref[sailMIPSzzysetzyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_EXL}{\hyperref[sailMIPSzzysetzyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_IE}{\hyperref[sailMIPSzzysetzyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_IM}{\hyperref[sailMIPSzzysetzyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_KSU}{\hyperref[sailMIPSzzysetzyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_KX}{\hyperref[sailMIPSzzysetzyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_SX}{\hyperref[sailMIPSzzysetzyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_UX}{\hyperref[sailMIPSzzysetzyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_bits}{\hyperref[sailMIPSzzysetzyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_ASID}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_R}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_bits}{\hyperref[sailMIPSzzysetzyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_C}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapL}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapS}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_D}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_G}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_PFN}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_V}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_bits}{\hyperref[sailMIPSzzysetzyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_asid}{\hyperref[sailMIPSzzysetzyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_bits}{\hyperref[sailMIPSzzysetzyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_c0}{\hyperref[sailMIPSzzysetzyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_c1}{\hyperref[sailMIPSzzysetzyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_capl0}{\hyperref[sailMIPSzzysetzyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_capl1}{\hyperref[sailMIPSzzysetzyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caplg0}{\hyperref[sailMIPSzzysetzyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caplg1}{\hyperref[sailMIPSzzysetzyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caps0}{\hyperref[sailMIPSzzysetzyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caps1}{\hyperref[sailMIPSzzysetzyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_d0}{\hyperref[sailMIPSzzysetzyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_d1}{\hyperref[sailMIPSzzysetzyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_g}{\hyperref[sailMIPSzzysetzyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pagemask}{\hyperref[sailMIPSzzysetzyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pfn0}{\hyperref[sailMIPSzzysetzyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pfn1}{\hyperref[sailMIPSzzysetzyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_r}{\hyperref[sailMIPSzzysetzyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_v0}{\hyperref[sailMIPSzzysetzyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_v1}{\hyperref[sailMIPSzzysetzyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_valid}{\hyperref[sailMIPSzzysetzyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_vpn2}{\hyperref[sailMIPSzzysetzyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XBadVPN2}{\hyperref[sailMIPSzzysetzyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XPTEBase}{\hyperref[sailMIPSzzysetzyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XR}{\hyperref[sailMIPSzzysetzyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_bits}{\hyperref[sailMIPSzzysetzyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_shl1}{\hyperref[sailMIPSzzyshl1]{#2}}{}%
  \ifstrequal{#1}{_shl32}{\hyperref[sailMIPSzzyshl32]{#2}}{}%
  \ifstrequal{#1}{_shl8}{\hyperref[sailMIPSzzyshl8]{#2}}{}%
  \ifstrequal{#1}{_shl_int}{\hyperref[sailMIPSzzyshlzyint]{#2}}{}%
  \ifstrequal{#1}{_shr32}{\hyperref[sailMIPSzzyshr32]{#2}}{}%
  \ifstrequal{#1}{_shr_int}{\hyperref[sailMIPSzzyshrzyint]{#2}}{}%
  \ifstrequal{#1}{_tmod_int}{\hyperref[sailMIPSzzytmodzyint]{#2}}{}%
  \ifstrequal{#1}{_tmod_int_positive}{\hyperref[sailMIPSzzytmodzyintzypositive]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_ExcCode}{\hyperref[sailMIPSzzyupdatezyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_RegNum}{\hyperref[sailMIPSzzyupdatezyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_bits}{\hyperref[sailMIPSzzyupdatezyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_BD}{\hyperref[sailMIPSzzyupdatezyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_CE}{\hyperref[sailMIPSzzyupdatezyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_ExcCode}{\hyperref[sailMIPSzzyupdatezyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_IP}{\hyperref[sailMIPSzzyupdatezyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_IV}{\hyperref[sailMIPSzzyupdatezyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_WP}{\hyperref[sailMIPSzzyupdatezyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_bits}{\hyperref[sailMIPSzzyupdatezyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_BadVPN2}{\hyperref[sailMIPSzzyupdatezyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_PTEBase}{\hyperref[sailMIPSzzyupdatezyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_bits}{\hyperref[sailMIPSzzyupdatezyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_BEV}{\hyperref[sailMIPSzzyupdatezyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_CU}{\hyperref[sailMIPSzzyupdatezyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_ERL}{\hyperref[sailMIPSzzyupdatezyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_EXL}{\hyperref[sailMIPSzzyupdatezyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_IE}{\hyperref[sailMIPSzzyupdatezyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_IM}{\hyperref[sailMIPSzzyupdatezyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_KSU}{\hyperref[sailMIPSzzyupdatezyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_KX}{\hyperref[sailMIPSzzyupdatezyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_SX}{\hyperref[sailMIPSzzyupdatezyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_UX}{\hyperref[sailMIPSzzyupdatezyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_bits}{\hyperref[sailMIPSzzyupdatezyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_ASID}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_R}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_bits}{\hyperref[sailMIPSzzyupdatezyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_C}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapL}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapS}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_D}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_G}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_PFN}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_V}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_bits}{\hyperref[sailMIPSzzyupdatezyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_asid}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_bits}{\hyperref[sailMIPSzzyupdatezyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_c0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_c1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_capl0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_capl1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caplg0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caplg1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caps0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caps1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_d0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_d1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_g}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pagemask}{\hyperref[sailMIPSzzyupdatezyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pfn0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pfn1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_r}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_v0}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_v1}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_valid}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_vpn2}{\hyperref[sailMIPSzzyupdatezyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XBadVPN2}{\hyperref[sailMIPSzzyupdatezyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XPTEBase}{\hyperref[sailMIPSzzyupdatezyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XR}{\hyperref[sailMIPSzzyupdatezyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_bits}{\hyperref[sailMIPSzzyupdatezyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{abs_int_atom}{\hyperref[sailMIPSzabszyintzyatom]{#2}}{}%
  \ifstrequal{#1}{abs_int_plain}{\hyperref[sailMIPSzabszyintzyplain]{#2}}{}%
  \ifstrequal{#1}{add_atom}{\hyperref[sailMIPSzaddzyatom]{#2}}{}%
  \ifstrequal{#1}{add_bits}{\hyperref[sailMIPSzaddzybits]{#2}}{}%
  \ifstrequal{#1}{add_bits_int}{\hyperref[sailMIPSzaddzybitszyint]{#2}}{}%
  \ifstrequal{#1}{add_int}{\hyperref[sailMIPSzaddzyint]{#2}}{}%
  \ifstrequal{#1}{add_range}{\hyperref[sailMIPSzaddzyrange]{#2}}{}%
  \ifstrequal{#1}{add_vec}{\hyperref[sailMIPSzaddzyvec]{#2}}{}%
  \ifstrequal{#1}{add_vec_int}{\hyperref[sailMIPSzaddzyveczyint]{#2}}{}%
  \ifstrequal{#1}{addrWrapper}{\hyperref[sailMIPSzaddrWrapper]{#2}}{}%
  \ifstrequal{#1}{addrWrapperUnaligned}{\hyperref[sailMIPSzaddrWrapperUnaligned]{#2}}{}%
  \ifstrequal{#1}{and_bool}{\hyperref[sailMIPSzandzybool]{#2}}{}%
  \ifstrequal{#1}{and_bool_no_flow}{\hyperref[sailMIPSzandzyboolzynozyflow]{#2}}{}%
  \ifstrequal{#1}{and_vec}{\hyperref[sailMIPSzandzyvec]{#2}}{}%
  \ifstrequal{#1}{append_64}{\hyperref[sailMIPSzappendzy64]{#2}}{}%
  \ifstrequal{#1}{assembly}{\hyperref[sailMIPSzassembly]{#2}}{}%
  \ifstrequal{#1}{bit_to_bool}{\hyperref[sailMIPSzbitzytozybool]{#2}}{}%
  \ifstrequal{#1}{bits_str}{\hyperref[sailMIPSzbitszystr]{#2}}{}%
  \ifstrequal{#1}{bits_to_bool}{\hyperref[sailMIPSzbitszytozybool]{#2}}{}%
  \ifstrequal{#1}{bitvector_access}{\hyperref[sailMIPSzbitvectorzyaccess]{#2}}{}%
  \ifstrequal{#1}{bitvector_concat}{\hyperref[sailMIPSzbitvectorzyconcat]{#2}}{}%
  \ifstrequal{#1}{bitvector_length}{\hyperref[sailMIPSzbitvectorzylength]{#2}}{}%
  \ifstrequal{#1}{bitvector_update}{\hyperref[sailMIPSzbitvectorzyupdate]{#2}}{}%
  \ifstrequal{#1}{bool_to_bit}{\hyperref[sailMIPSzboolzytozybit]{#2}}{}%
  \ifstrequal{#1}{bool_to_bits}{\hyperref[sailMIPSzboolzytozybits]{#2}}{}%
  \ifstrequal{#1}{capBitsToCapability}{\hyperref[sailMIPSzcapBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{capBoundsEqual}{\hyperref[sailMIPSzcapBoundsEqual]{#2}}{}%
  \ifstrequal{#1}{capToBits}{\hyperref[sailMIPSzcapToBits]{#2}}{}%
  \ifstrequal{#1}{capToMemBits}{\hyperref[sailMIPSzcapToMemBits]{#2}}{}%
  \ifstrequal{#1}{capToString}{\hyperref[sailMIPSzcapToString]{#2}}{}%
  \ifstrequal{#1}{cast_unit_vec}{\hyperref[sailMIPSzcastzyunitzyvec]{#2}}{}%
  \ifstrequal{#1}{checkCP0Access}{\hyperref[sailMIPSzcheckCP0Access]{#2}}{}%
  \ifstrequal{#1}{checkCP0AccessHook}{\hyperref[sailMIPSzcheckCP0AccessHook]{#2}}{}%
  \ifstrequal{#1}{checkCP2usable}{\hyperref[sailMIPSzcheckCP2usable]{#2}}{}%
  \ifstrequal{#1}{checkDDCPerms}{\hyperref[sailMIPSzcheckDDCPerms]{#2}}{}%
  \ifstrequal{#1}{compare}{\hyperref[sailMIPSzcompare]{#2}}{}%
  \ifstrequal{#1}{concat_str}{\hyperref[sailMIPSzconcatzystr]{#2}}{}%
  \ifstrequal{#1}{concat_str_bits}{\hyperref[sailMIPSzconcatzystrzybits]{#2}}{}%
  \ifstrequal{#1}{concat_str_dec}{\hyperref[sailMIPSzconcatzystrzydec]{#2}}{}%
  \ifstrequal{#1}{count_leading_zeros}{\hyperref[sailMIPSzcountzyleadingzyzzeros]{#2}}{}%
  \ifstrequal{#1}{cp2_next_pc}{\hyperref[sailMIPSzcp2zynextzypc]{#2}}{}%
  \ifstrequal{#1}{dec_str}{\hyperref[sailMIPSzdeczystr]{#2}}{}%
  \ifstrequal{#1}{decode}{\hyperref[sailMIPSzdecode]{#2}}{}%
  \ifstrequal{#1}{decode_failure_of_num}{\hyperref[sailMIPSzdecodezyfailurezyofzynum]{#2}}{}%
  \ifstrequal{#1}{dump_cp2_state}{\hyperref[sailMIPSzdumpzycp2zystate]{#2}}{}%
  \ifstrequal{#1}{ediv_int}{\hyperref[sailMIPSzedivzyint]{#2}}{}%
  \ifstrequal{#1}{emod_int}{\hyperref[sailMIPSzemodzyint]{#2}}{}%
  \ifstrequal{#1}{eq_anything}{\hyperref[sailMIPSzeqzyanything]{#2}}{}%
  \ifstrequal{#1}{eq_bit}{\hyperref[sailMIPSzeqzybit]{#2}}{}%
  \ifstrequal{#1}{eq_bit2}{\hyperref[sailMIPSzeqzybit2]{#2}}{}%
  \ifstrequal{#1}{eq_bits}{\hyperref[sailMIPSzeqzybits]{#2}}{}%
  \ifstrequal{#1}{eq_bool}{\hyperref[sailMIPSzeqzybool]{#2}}{}%
  \ifstrequal{#1}{eq_int}{\hyperref[sailMIPSzeqzyint]{#2}}{}%
  \ifstrequal{#1}{eq_string}{\hyperref[sailMIPSzeqzystring]{#2}}{}%
  \ifstrequal{#1}{eq_unit}{\hyperref[sailMIPSzeqzyunit]{#2}}{}%
  \ifstrequal{#1}{exceptionVectorBase}{\hyperref[sailMIPSzexceptionVectorBase]{#2}}{}%
  \ifstrequal{#1}{exceptionVectorOffset}{\hyperref[sailMIPSzexceptionVectorOffset]{#2}}{}%
  \ifstrequal{#1}{execute}{\hyperref[sailMIPSzexecute]{#2}}{}%
  \ifstrequal{#1}{execute_branch}{\hyperref[sailMIPSzexecutezybranch]{#2}}{}%
  \ifstrequal{#1}{execute_branch_mips}{\hyperref[sailMIPSzexecutezybranchzymips]{#2}}{}%
  \ifstrequal{#1}{execute_branch_pcc}{\hyperref[sailMIPSzexecutezybranchzypcc]{#2}}{}%
  \ifstrequal{#1}{extendLoad}{\hyperref[sailMIPSzextendLoad]{#2}}{}%
  \ifstrequal{#1}{fdiv_int}{\hyperref[sailMIPSzfdivzyint]{#2}}{}%
  \ifstrequal{#1}{fmod_int}{\hyperref[sailMIPSzfmodzyint]{#2}}{}%
  \ifstrequal{#1}{getAccessLevel}{\hyperref[sailMIPSzgetAccessLevel]{#2}}{}%
  \ifstrequal{#1}{getCapBase}{\hyperref[sailMIPSzgetCapBase]{#2}}{}%
  \ifstrequal{#1}{getCapBounds}{\hyperref[sailMIPSzgetCapBounds]{#2}}{}%
  \ifstrequal{#1}{getCapCursor}{\hyperref[sailMIPSzgetCapCursor]{#2}}{}%
  \ifstrequal{#1}{getCapFlags}{\hyperref[sailMIPSzgetCapFlags]{#2}}{}%
  \ifstrequal{#1}{getCapHardPerms}{\hyperref[sailMIPSzgetCapHardPerms]{#2}}{}%
  \ifstrequal{#1}{getCapLength}{\hyperref[sailMIPSzgetCapLength]{#2}}{}%
  \ifstrequal{#1}{getCapOffset}{\hyperref[sailMIPSzgetCapOffset]{#2}}{}%
  \ifstrequal{#1}{getCapPerms}{\hyperref[sailMIPSzgetCapPerms]{#2}}{}%
  \ifstrequal{#1}{getCapTop}{\hyperref[sailMIPSzgetCapTop]{#2}}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\hyperref[sailMIPSzgetRepresentableAlignmentMask]{#2}}{}%
  \ifstrequal{#1}{getRepresentableLength}{\hyperref[sailMIPSzgetRepresentableLength]{#2}}{}%
  \ifstrequal{#1}{get_CP0EPC}{\hyperref[sailMIPSzgetzyCP0EPC]{#2}}{}%
  \ifstrequal{#1}{get_CP0ErrorEPC}{\hyperref[sailMIPSzgetzyCP0ErrorEPC]{#2}}{}%
  \ifstrequal{#1}{get_slice_int}{\hyperref[sailMIPSzgetzyslicezyint]{#2}}{}%
  \ifstrequal{#1}{get_time_ns}{\hyperref[sailMIPSzgetzytimezyns]{#2}}{}%
  \ifstrequal{#1}{grantsAccess}{\hyperref[sailMIPSzgrantsAccess]{#2}}{}%
  \ifstrequal{#1}{gt_int}{\hyperref[sailMIPSzgtzyint]{#2}}{}%
  \ifstrequal{#1}{gteq_int}{\hyperref[sailMIPSzgteqzyint]{#2}}{}%
  \ifstrequal{#1}{hasReservedOType}{\hyperref[sailMIPSzhasReservedOType]{#2}}{}%
  \ifstrequal{#1}{hex_str}{\hyperref[sailMIPSzhexzystr]{#2}}{}%
  \ifstrequal{#1}{incCapOffset}{\hyperref[sailMIPSzincCapOffset]{#2}}{}%
  \ifstrequal{#1}{incrementCP0Count}{\hyperref[sailMIPSzincrementCP0Count]{#2}}{}%
  \ifstrequal{#1}{init_cp0_state}{\hyperref[sailMIPSzinitzycp0zystate]{#2}}{}%
  \ifstrequal{#1}{init_cp2_state}{\hyperref[sailMIPSzinitzycp2zystate]{#2}}{}%
  \ifstrequal{#1}{int_of_AccessLevel}{\hyperref[sailMIPSzintzyofzyAccessLevel]{#2}}{}%
  \ifstrequal{#1}{int_power}{\hyperref[sailMIPSzintzypower]{#2}}{}%
  \ifstrequal{#1}{isAddressAligned}{\hyperref[sailMIPSzisAddressAligned]{#2}}{}%
  \ifstrequal{#1}{isSentryCap}{\hyperref[sailMIPSzisSentryCap]{#2}}{}%
  \ifstrequal{#1}{is_none}{\hyperref[sailMIPSziszynone]{#2}}{}%
  \ifstrequal{#1}{is_some}{\hyperref[sailMIPSziszysome]{#2}}{}%
  \ifstrequal{#1}{lt_int}{\hyperref[sailMIPSzltzyint]{#2}}{}%
  \ifstrequal{#1}{lteq_int}{\hyperref[sailMIPSzlteqzyint]{#2}}{}%
  \ifstrequal{#1}{mask}{\hyperref[sailMIPSzmask]{#2}}{}%
  \ifstrequal{#1}{max_atom}{\hyperref[sailMIPSzmaxzyatom]{#2}}{}%
  \ifstrequal{#1}{max_int}{\hyperref[sailMIPSzmaxzyint]{#2}}{}%
  \ifstrequal{#1}{max_nat}{\hyperref[sailMIPSzmaxzynat]{#2}}{}%
  \ifstrequal{#1}{memBitsToCapability}{\hyperref[sailMIPSzmemBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{min_atom}{\hyperref[sailMIPSzminzyatom]{#2}}{}%
  \ifstrequal{#1}{min_int}{\hyperref[sailMIPSzminzyint]{#2}}{}%
  \ifstrequal{#1}{min_nat}{\hyperref[sailMIPSzminzynat]{#2}}{}%
  \ifstrequal{#1}{mips_sign_extend}{\hyperref[sailMIPSzmipszysignzyextend]{#2}}{}%
  \ifstrequal{#1}{mips_zero_extend}{\hyperref[sailMIPSzmipszyzzerozyextend]{#2}}{}%
  \ifstrequal{#1}{mult_atom}{\hyperref[sailMIPSzmultzyatom]{#2}}{}%
  \ifstrequal{#1}{mult_int}{\hyperref[sailMIPSzmultzyint]{#2}}{}%
  \ifstrequal{#1}{negate_atom}{\hyperref[sailMIPSznegatezyatom]{#2}}{}%
  \ifstrequal{#1}{negate_int}{\hyperref[sailMIPSznegatezyint]{#2}}{}%
  \ifstrequal{#1}{negate_range}{\hyperref[sailMIPSznegatezyrange]{#2}}{}%
  \ifstrequal{#1}{neq_anything}{\hyperref[sailMIPSzneqzyanything]{#2}}{}%
  \ifstrequal{#1}{neq_bits}{\hyperref[sailMIPSzneqzybits]{#2}}{}%
  \ifstrequal{#1}{neq_bool}{\hyperref[sailMIPSzneqzybool]{#2}}{}%
  \ifstrequal{#1}{neq_int}{\hyperref[sailMIPSzneqzyint]{#2}}{}%
  \ifstrequal{#1}{not_bool}{\hyperref[sailMIPSznotzybool]{#2}}{}%
  \ifstrequal{#1}{not_vec}{\hyperref[sailMIPSznotzyvec]{#2}}{}%
  \ifstrequal{#1}{num_of_AccessLevel}{\hyperref[sailMIPSznumzyofzyAccessLevel]{#2}}{}%
  \ifstrequal{#1}{num_of_CPtrCmpOp}{\hyperref[sailMIPSznumzyofzyCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{num_of_CapEx}{\hyperref[sailMIPSznumzyofzyCapEx]{#2}}{}%
  \ifstrequal{#1}{num_of_ClearRegSet}{\hyperref[sailMIPSznumzyofzyClearRegSet]{#2}}{}%
  \ifstrequal{#1}{num_of_Comparison}{\hyperref[sailMIPSznumzyofzyComparison]{#2}}{}%
  \ifstrequal{#1}{num_of_Exception}{\hyperref[sailMIPSznumzyofzyException]{#2}}{}%
  \ifstrequal{#1}{num_of_MemAccessCapRestriction}{\hyperref[sailMIPSznumzyofzyMemAccessCapRestriction]{#2}}{}%
  \ifstrequal{#1}{num_of_MemAccessType}{\hyperref[sailMIPSznumzyofzyMemAccessType]{#2}}{}%
  \ifstrequal{#1}{num_of_WordType}{\hyperref[sailMIPSznumzyofzyWordType]{#2}}{}%
  \ifstrequal{#1}{num_of_WordTypeUnaligned}{\hyperref[sailMIPSznumzyofzyWordTypeUnaligned]{#2}}{}%
  \ifstrequal{#1}{num_of_decode_failure}{\hyperref[sailMIPSznumzyofzydecodezyfailure]{#2}}{}%
  \ifstrequal{#1}{ones_implicit}{\hyperref[sailMIPSzoneszyimplicit]{#2}}{}%
  \ifstrequal{#1}{or_bool}{\hyperref[sailMIPSzorzybool]{#2}}{}%
  \ifstrequal{#1}{or_vec}{\hyperref[sailMIPSzorzyvec]{#2}}{}%
  \ifstrequal{#1}{pcc_access_system_regs}{\hyperref[sailMIPSzpcczyaccesszysystemzyregs]{#2}}{}%
  \ifstrequal{#1}{plain_vector_access}{\hyperref[sailMIPSzplainzyvectorzyaccess]{#2}}{}%
  \ifstrequal{#1}{plain_vector_update}{\hyperref[sailMIPSzplainzyvectorzyupdate]{#2}}{}%
  \ifstrequal{#1}{pow2}{\hyperref[sailMIPSzpow2]{#2}}{}%
  \ifstrequal{#1}{prerr}{\hyperref[sailMIPSzprerr]{#2}}{}%
  \ifstrequal{#1}{prerr_bits}{\hyperref[sailMIPSzprerrzybits]{#2}}{}%
  \ifstrequal{#1}{prerr_endline}{\hyperref[sailMIPSzprerrzyendline]{#2}}{}%
  \ifstrequal{#1}{prerr_int}{\hyperref[sailMIPSzprerrzyint]{#2}}{}%
  \ifstrequal{#1}{print_bits}{\hyperref[sailMIPSzprintzybits]{#2}}{}%
  \ifstrequal{#1}{print_endline}{\hyperref[sailMIPSzprintzyendline]{#2}}{}%
  \ifstrequal{#1}{print_int}{\hyperref[sailMIPSzprintzyint]{#2}}{}%
  \ifstrequal{#1}{putchar}{\hyperref[sailMIPSzputchar]{#2}}{}%
  \ifstrequal{#1}{quot_round_zero}{\hyperref[sailMIPSzquotzyroundzyzzero]{#2}}{}%
  \ifstrequal{#1}{rGPR}{\hyperref[sailMIPSzrGPR]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception}{\hyperref[sailMIPSzraisezyc2zyexception]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception8}{\hyperref[sailMIPSzraisezyc2zyexception8]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception_badaddr}{\hyperref[sailMIPSzraisezyc2zyexceptionzybadaddr]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception_noreg}{\hyperref[sailMIPSzraisezyc2zyexceptionzynoreg]{#2}}{}%
  \ifstrequal{#1}{readCapReg}{\hyperref[sailMIPSzreadCapReg]{#2}}{}%
  \ifstrequal{#1}{readCapRegDDC}{\hyperref[sailMIPSzreadCapRegDDC]{#2}}{}%
  \ifstrequal{#1}{read_tag_bool}{\hyperref[sailMIPSzreadzytagzybool]{#2}}{}%
  \ifstrequal{#1}{rem_round_zero}{\hyperref[sailMIPSzremzyroundzyzzero]{#2}}{}%
  \ifstrequal{#1}{replicate_bits}{\hyperref[sailMIPSzreplicatezybits]{#2}}{}%
  \ifstrequal{#1}{reverse_endianness}{\hyperref[sailMIPSzreversezyendianness]{#2}}{}%
  \ifstrequal{#1}{sail_arith_shiftright}{\hyperref[sailMIPSzsailzyarithzyshiftright]{#2}}{}%
  \ifstrequal{#1}{sail_mask}{\hyperref[sailMIPSzsailzymask]{#2}}{}%
  \ifstrequal{#1}{sail_ones}{\hyperref[sailMIPSzsailzyones]{#2}}{}%
  \ifstrequal{#1}{sail_shiftleft}{\hyperref[sailMIPSzsailzyshiftleft]{#2}}{}%
  \ifstrequal{#1}{sail_shiftright}{\hyperref[sailMIPSzsailzyshiftright]{#2}}{}%
  \ifstrequal{#1}{sail_sign_extend}{\hyperref[sailMIPSzsailzysignzyextend]{#2}}{}%
  \ifstrequal{#1}{sail_zero_extend}{\hyperref[sailMIPSzsailzyzzerozyextend]{#2}}{}%
  \ifstrequal{#1}{sail_zeros}{\hyperref[sailMIPSzsailzyzzeros]{#2}}{}%
  \ifstrequal{#1}{sealCap}{\hyperref[sailMIPSzsealCap]{#2}}{}%
  \ifstrequal{#1}{setCapAddr}{\hyperref[sailMIPSzsetCapAddr]{#2}}{}%
  \ifstrequal{#1}{setCapBounds}{\hyperref[sailMIPSzsetCapBounds]{#2}}{}%
  \ifstrequal{#1}{setCapFlags}{\hyperref[sailMIPSzsetCapFlags]{#2}}{}%
  \ifstrequal{#1}{setCapOffset}{\hyperref[sailMIPSzsetCapOffset]{#2}}{}%
  \ifstrequal{#1}{setCapPerms}{\hyperref[sailMIPSzsetCapPerms]{#2}}{}%
  \ifstrequal{#1}{set_CP0EPC}{\hyperref[sailMIPSzsetzyCP0EPC]{#2}}{}%
  \ifstrequal{#1}{set_CP0ErrorEPC}{\hyperref[sailMIPSzsetzyCP0ErrorEPC]{#2}}{}%
  \ifstrequal{#1}{set_next_pcc}{\hyperref[sailMIPSzsetzynextzypcc]{#2}}{}%
  \ifstrequal{#1}{set_slice_bits}{\hyperref[sailMIPSzsetzyslicezybits]{#2}}{}%
  \ifstrequal{#1}{set_slice_int}{\hyperref[sailMIPSzsetzyslicezyint]{#2}}{}%
  \ifstrequal{#1}{shift_bits_left}{\hyperref[sailMIPSzshiftzybitszyleft]{#2}}{}%
  \ifstrequal{#1}{shift_bits_right}{\hyperref[sailMIPSzshiftzybitszyright]{#2}}{}%
  \ifstrequal{#1}{shiftl}{\hyperref[sailMIPSzshiftl]{#2}}{}%
  \ifstrequal{#1}{shiftr}{\hyperref[sailMIPSzshiftr]{#2}}{}%
  \ifstrequal{#1}{signed}{\hyperref[sailMIPSzsigned]{#2}}{}%
  \ifstrequal{#1}{skip_barr}{\hyperref[sailMIPSzskipzybarr]{#2}}{}%
  \ifstrequal{#1}{skip_eamem}{\hyperref[sailMIPSzskipzyeamem]{#2}}{}%
  \ifstrequal{#1}{skip_escape}{\hyperref[sailMIPSzskipzyescape]{#2}}{}%
  \ifstrequal{#1}{skip_rmemt}{\hyperref[sailMIPSzskipzyrmemt]{#2}}{}%
  \ifstrequal{#1}{skip_rreg}{\hyperref[sailMIPSzskipzyrreg]{#2}}{}%
  \ifstrequal{#1}{skip_wmvt}{\hyperref[sailMIPSzskipzywmvt]{#2}}{}%
  \ifstrequal{#1}{skip_wreg}{\hyperref[sailMIPSzskipzywreg]{#2}}{}%
  \ifstrequal{#1}{slice}{\hyperref[sailMIPSzslice]{#2}}{}%
  \ifstrequal{#1}{slice_mask}{\hyperref[sailMIPSzslicezymask]{#2}}{}%
  \ifstrequal{#1}{strCCArgs}{\hyperref[sailMIPSzstrCCArgs]{#2}}{}%
  \ifstrequal{#1}{strCCCArgs}{\hyperref[sailMIPSzstrCCCArgs]{#2}}{}%
  \ifstrequal{#1}{strCCIArgs}{\hyperref[sailMIPSzstrCCIArgs]{#2}}{}%
  \ifstrequal{#1}{strCCIUArgs}{\hyperref[sailMIPSzstrCCIUArgs]{#2}}{}%
  \ifstrequal{#1}{strCCRArgs}{\hyperref[sailMIPSzstrCCRArgs]{#2}}{}%
  \ifstrequal{#1}{strCRArgs}{\hyperref[sailMIPSzstrCRArgs]{#2}}{}%
  \ifstrequal{#1}{strCReg}{\hyperref[sailMIPSzstrCReg]{#2}}{}%
  \ifstrequal{#1}{strCmp}{\hyperref[sailMIPSzstrCmp]{#2}}{}%
  \ifstrequal{#1}{strMemArgs}{\hyperref[sailMIPSzstrMemArgs]{#2}}{}%
  \ifstrequal{#1}{strRCArgs}{\hyperref[sailMIPSzstrRCArgs]{#2}}{}%
  \ifstrequal{#1}{strRCCArgs}{\hyperref[sailMIPSzstrRCCArgs]{#2}}{}%
  \ifstrequal{#1}{strRCRArgs}{\hyperref[sailMIPSzstrRCRArgs]{#2}}{}%
  \ifstrequal{#1}{strRIArgs}{\hyperref[sailMIPSzstrRIArgs]{#2}}{}%
  \ifstrequal{#1}{strRRArgs}{\hyperref[sailMIPSzstrRRArgs]{#2}}{}%
  \ifstrequal{#1}{strRRIArgs}{\hyperref[sailMIPSzstrRRIArgs]{#2}}{}%
  \ifstrequal{#1}{strRRIUArgs}{\hyperref[sailMIPSzstrRRIUArgs]{#2}}{}%
  \ifstrequal{#1}{strRRRArgs}{\hyperref[sailMIPSzstrRRRArgs]{#2}}{}%
  \ifstrequal{#1}{strReg}{\hyperref[sailMIPSzstrReg]{#2}}{}%
  \ifstrequal{#1}{strWordType}{\hyperref[sailMIPSzstrWordType]{#2}}{}%
  \ifstrequal{#1}{string_of_capex}{\hyperref[sailMIPSzstringzyofzycapex]{#2}}{}%
  \ifstrequal{#1}{string_of_exception}{\hyperref[sailMIPSzstringzyofzyexception]{#2}}{}%
  \ifstrequal{#1}{string_of_int}{\hyperref[sailMIPSzstringzyofzyint]{#2}}{}%
  \ifstrequal{#1}{sub_atom}{\hyperref[sailMIPSzsubzyatom]{#2}}{}%
  \ifstrequal{#1}{sub_bits}{\hyperref[sailMIPSzsubzybits]{#2}}{}%
  \ifstrequal{#1}{sub_int}{\hyperref[sailMIPSzsubzyint]{#2}}{}%
  \ifstrequal{#1}{sub_nat}{\hyperref[sailMIPSzsubzynat]{#2}}{}%
  \ifstrequal{#1}{sub_range}{\hyperref[sailMIPSzsubzyrange]{#2}}{}%
  \ifstrequal{#1}{sub_vec}{\hyperref[sailMIPSzsubzyvec]{#2}}{}%
  \ifstrequal{#1}{sub_vec_int}{\hyperref[sailMIPSzsubzyveczyint]{#2}}{}%
  \ifstrequal{#1}{subrange_bits}{\hyperref[sailMIPSzsubrangezybits]{#2}}{}%
  \ifstrequal{#1}{supported_instructions}{\hyperref[sailMIPSzsupportedzyinstructions]{#2}}{}%
  \ifstrequal{#1}{tdiv_int}{\hyperref[sailMIPSztdivzyint]{#2}}{}%
  \ifstrequal{#1}{tlbEntryMatch}{\hyperref[sailMIPSztlbEntryMatch]{#2}}{}%
  \ifstrequal{#1}{tlbSearch}{\hyperref[sailMIPSztlbSearch]{#2}}{}%
  \ifstrequal{#1}{to_bits}{\hyperref[sailMIPSztozybits]{#2}}{}%
  \ifstrequal{#1}{traceException}{\hyperref[sailMIPSztraceException]{#2}}{}%
  \ifstrequal{#1}{truncate}{\hyperref[sailMIPSztruncate]{#2}}{}%
  \ifstrequal{#1}{truncateLSB}{\hyperref[sailMIPSztruncateLSB]{#2}}{}%
  \ifstrequal{#1}{unalignedBytesTouched}{\hyperref[sailMIPSzunalignedBytesTouched]{#2}}{}%
  \ifstrequal{#1}{unrepCap}{\hyperref[sailMIPSzunrepCap]{#2}}{}%
  \ifstrequal{#1}{unsealCap}{\hyperref[sailMIPSzunsealCap]{#2}}{}%
  \ifstrequal{#1}{unsigned}{\hyperref[sailMIPSzunsigned]{#2}}{}%
  \ifstrequal{#1}{updateBadInstr}{\hyperref[sailMIPSzupdateBadInstr]{#2}}{}%
  \ifstrequal{#1}{update_subrange_bits}{\hyperref[sailMIPSzupdatezysubrangezybits]{#2}}{}%
  \ifstrequal{#1}{vector_length}{\hyperref[sailMIPSzvectorzylength]{#2}}{}%
  \ifstrequal{#1}{wGPR}{\hyperref[sailMIPSzwGPR]{#2}}{}%
  \ifstrequal{#1}{wordWidthBytes}{\hyperref[sailMIPSzwordWidthBytes]{#2}}{}%
  \ifstrequal{#1}{writeCapReg}{\hyperref[sailMIPSzwriteCapReg]{#2}}{}%
  \ifstrequal{#1}{write_tag_bool}{\hyperref[sailMIPSzwritezytagzybool]{#2}}{}%
  \ifstrequal{#1}{xor_vec}{\hyperref[sailMIPSzxorzyvec]{#2}}{}%
  \ifstrequal{#1}{zeros_implicit}{\hyperref[sailMIPSzzzeroszyimplicit]{#2}}{}%
  \ifstrequal{#1}{(operator *_s)}{\hyperref[sailMIPSzz8operatorz0zAzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator *_u)}{\hyperref[sailMIPSzz8operatorz0zAzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_s)}{\hyperref[sailMIPSzz8operatorz0zIzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_u)}{\hyperref[sailMIPSzz8operatorz0zIzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_s)}{\hyperref[sailMIPSzz8operatorz0zKzJzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_u)}{\hyperref[sailMIPSzz8operatorz0zKzJzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator >>_s)}{\hyperref[sailMIPSzz8operatorz0zKzKzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator ^^)}{\hyperref[sailMIPSzz8operatorz0zQzQz9]{#2}}{}}

\newcommand{\sailMIPSfn}[1]{
  \ifstrequal{#1}{AccessLevel\_of\_num}{\sailMIPSfnAccessLevelOfNum}{}%
  \ifstrequal{#1}{CPtrCmpOp\_of\_num}{\sailMIPSfnCPtrCmpOpOfNum}{}%
  \ifstrequal{#1}{CapExCode}{\sailMIPSfnCapExCode}{}%
  \ifstrequal{#1}{CapEx\_of\_num}{\sailMIPSfnCapExOfNum}{}%
  \ifstrequal{#1}{ClearRegSet\_of\_num}{\sailMIPSfnClearRegSetOfNum}{}%
  \ifstrequal{#1}{Comparison\_of\_num}{\sailMIPSfnComparisonOfNum}{}%
  \ifstrequal{#1}{ERETHook}{\sailMIPSfnERETHook}{}%
  \ifstrequal{#1}{ExceptionCode}{\sailMIPSfnExceptionCode}{}%
  \ifstrequal{#1}{Exception\_of\_num}{\sailMIPSfnExceptionOfNum}{}%
  \ifstrequal{#1}{MAX}{\sailMIPSfnMAX}{}%
  \ifstrequal{#1}{MEM\_sync}{\sailMIPSfnMEMSync}{}%
  \ifstrequal{#1}{MEMea}{\sailMIPSfnMEMea}{}%
  \ifstrequal{#1}{MEMea\_conditional}{\sailMIPSfnMEMeaConditional}{}%
  \ifstrequal{#1}{MEMr}{\sailMIPSfnMEMr}{}%
  \ifstrequal{#1}{MEMr\_reserve}{\sailMIPSfnMEMrReserve}{}%
  \ifstrequal{#1}{MEMr\_reserve\_wrapper}{\sailMIPSfnMEMrReserveWrapper}{}%
  \ifstrequal{#1}{MEMr\_tagged}{\sailMIPSfnMEMrTagged}{}%
  \ifstrequal{#1}{MEMr\_tagged\_reserve}{\sailMIPSfnMEMrTaggedReserve}{}%
  \ifstrequal{#1}{MEMr\_wrapper}{\sailMIPSfnMEMrWrapper}{}%
  \ifstrequal{#1}{MEMval}{\sailMIPSfnMEMval}{}%
  \ifstrequal{#1}{MEMval\_conditional}{\sailMIPSfnMEMvalConditional}{}%
  \ifstrequal{#1}{MEMw\_conditional\_wrapper}{\sailMIPSfnMEMwConditionalWrapper}{}%
  \ifstrequal{#1}{MEMw\_tagged}{\sailMIPSfnMEMwTagged}{}%
  \ifstrequal{#1}{MEMw\_tagged\_conditional}{\sailMIPSfnMEMwTaggedConditional}{}%
  \ifstrequal{#1}{MEMw\_wrapper}{\sailMIPSfnMEMwWrapper}{}%
  \ifstrequal{#1}{MIPSSegmentOf}{\sailMIPSfnMIPSSegmentOf}{}%
  \ifstrequal{#1}{MemAccessCapRestriction\_of\_num}{\sailMIPSfnMemAccessCapRestrictionOfNum}{}%
  \ifstrequal{#1}{MemAccessType\_of\_num}{\sailMIPSfnMemAccessTypeOfNum}{}%
  \ifstrequal{#1}{Mk\_CapCauseReg}{\sailMIPSfnMkCapCauseReg}{}%
  \ifstrequal{#1}{Mk\_CauseReg}{\sailMIPSfnMkCauseReg}{}%
  \ifstrequal{#1}{Mk\_ContextReg}{\sailMIPSfnMkContextReg}{}%
  \ifstrequal{#1}{Mk\_StatusReg}{\sailMIPSfnMkStatusReg}{}%
  \ifstrequal{#1}{Mk\_TLBEntry}{\sailMIPSfnMkTLBEntry}{}%
  \ifstrequal{#1}{Mk\_TLBEntryHiReg}{\sailMIPSfnMkTLBEntryHiReg}{}%
  \ifstrequal{#1}{Mk\_TLBEntryLoReg}{\sailMIPSfnMkTLBEntryLoReg}{}%
  \ifstrequal{#1}{Mk\_XContextReg}{\sailMIPSfnMkXContextReg}{}%
  \ifstrequal{#1}{NotWordVal}{\sailMIPSfnNotWordVal}{}%
  \ifstrequal{#1}{SignalException}{\sailMIPSfnSignalException}{}%
  \ifstrequal{#1}{SignalExceptionBadAddr}{\sailMIPSfnSignalExceptionBadAddr}{}%
  \ifstrequal{#1}{SignalExceptionTLB}{\sailMIPSfnSignalExceptionTLB}{}%
  \ifstrequal{#1}{TLBTranslate}{\sailMIPSfnTLBTranslate}{}%
  \ifstrequal{#1}{TLBTranslate2}{\sailMIPSfnTLBTranslateTwo}{}%
  \ifstrequal{#1}{TLBTranslateC}{\sailMIPSfnTLBTranslateC}{}%
  \ifstrequal{#1}{TranslatePC}{\sailMIPSfnTranslatePC}{}%
  \ifstrequal{#1}{WordTypeUnaligned\_of\_num}{\sailMIPSfnWordTypeUnalignedOfNum}{}%
  \ifstrequal{#1}{WordType\_of\_num}{\sailMIPSfnWordTypeOfNum}{}%
  \ifstrequal{#1}{\_\_MIPS\_read}{\sailMIPSfnMIPSRead}{}%
  \ifstrequal{#1}{\_\_MIPS\_write}{\sailMIPSfnMIPSWrite}{}%
  \ifstrequal{#1}{\_\_id}{\sailMIPSfnId}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_ExcCode}{\sailMIPSfnGetCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_RegNum}{\sailMIPSfnGetCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_get\_CapCauseReg\_bits}{\sailMIPSfnGetCapCauseRegBits}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_BD}{\sailMIPSfnGetCauseRegBD}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_CE}{\sailMIPSfnGetCauseRegCE}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_ExcCode}{\sailMIPSfnGetCauseRegExcCode}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_IP}{\sailMIPSfnGetCauseRegIP}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_IV}{\sailMIPSfnGetCauseRegIV}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_WP}{\sailMIPSfnGetCauseRegWP}{}%
  \ifstrequal{#1}{\_get\_CauseReg\_bits}{\sailMIPSfnGetCauseRegBits}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_BadVPN2}{\sailMIPSfnGetContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_PTEBase}{\sailMIPSfnGetContextRegPTEBase}{}%
  \ifstrequal{#1}{\_get\_ContextReg\_bits}{\sailMIPSfnGetContextRegBits}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_BEV}{\sailMIPSfnGetStatusRegBEV}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_CU}{\sailMIPSfnGetStatusRegCU}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_ERL}{\sailMIPSfnGetStatusRegERL}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_EXL}{\sailMIPSfnGetStatusRegEXL}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_IE}{\sailMIPSfnGetStatusRegIE}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_IM}{\sailMIPSfnGetStatusRegIM}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_KSU}{\sailMIPSfnGetStatusRegKSU}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_KX}{\sailMIPSfnGetStatusRegKX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_SX}{\sailMIPSfnGetStatusRegSX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_UX}{\sailMIPSfnGetStatusRegUX}{}%
  \ifstrequal{#1}{\_get\_StatusReg\_bits}{\sailMIPSfnGetStatusRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_ASID}{\sailMIPSfnGetTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGK}{\sailMIPSfnGetTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGS}{\sailMIPSfnGetTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_CLGU}{\sailMIPSfnGetTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_R}{\sailMIPSfnGetTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_VPN2}{\sailMIPSfnGetTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_get\_TLBEntryHiReg\_bits}{\sailMIPSfnGetTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_C}{\sailMIPSfnGetTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapL}{\sailMIPSfnGetTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapLG}{\sailMIPSfnGetTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_CapS}{\sailMIPSfnGetTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_D}{\sailMIPSfnGetTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_G}{\sailMIPSfnGetTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_PFN}{\sailMIPSfnGetTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_V}{\sailMIPSfnGetTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_get\_TLBEntryLoReg\_bits}{\sailMIPSfnGetTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_asid}{\sailMIPSfnGetTLBEntryAsid}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_bits}{\sailMIPSfnGetTLBEntryBits}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_c0}{\sailMIPSfnGetTLBEntryCZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_c1}{\sailMIPSfnGetTLBEntryCOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_capl0}{\sailMIPSfnGetTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_capl1}{\sailMIPSfnGetTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caplg0}{\sailMIPSfnGetTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caplg1}{\sailMIPSfnGetTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caps0}{\sailMIPSfnGetTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_caps1}{\sailMIPSfnGetTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_d0}{\sailMIPSfnGetTLBEntryDZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_d1}{\sailMIPSfnGetTLBEntryDOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_g}{\sailMIPSfnGetTLBEntryG}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pagemask}{\sailMIPSfnGetTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pfn0}{\sailMIPSfnGetTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_pfn1}{\sailMIPSfnGetTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_r}{\sailMIPSfnGetTLBEntryR}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_v0}{\sailMIPSfnGetTLBEntryVZero}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_v1}{\sailMIPSfnGetTLBEntryVOne}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_valid}{\sailMIPSfnGetTLBEntryValid}{}%
  \ifstrequal{#1}{\_get\_TLBEntry\_vpn2}{\sailMIPSfnGetTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XBadVPN2}{\sailMIPSfnGetXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XPTEBase}{\sailMIPSfnGetXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_XR}{\sailMIPSfnGetXContextRegXR}{}%
  \ifstrequal{#1}{\_get\_XContextReg\_bits}{\sailMIPSfnGetXContextRegBits}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_ExcCode}{\sailMIPSfnSetCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_RegNum}{\sailMIPSfnSetCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_set\_CapCauseReg\_bits}{\sailMIPSfnSetCapCauseRegBits}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_BD}{\sailMIPSfnSetCauseRegBD}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_CE}{\sailMIPSfnSetCauseRegCE}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_ExcCode}{\sailMIPSfnSetCauseRegExcCode}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_IP}{\sailMIPSfnSetCauseRegIP}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_IV}{\sailMIPSfnSetCauseRegIV}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_WP}{\sailMIPSfnSetCauseRegWP}{}%
  \ifstrequal{#1}{\_set\_CauseReg\_bits}{\sailMIPSfnSetCauseRegBits}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_BadVPN2}{\sailMIPSfnSetContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_PTEBase}{\sailMIPSfnSetContextRegPTEBase}{}%
  \ifstrequal{#1}{\_set\_ContextReg\_bits}{\sailMIPSfnSetContextRegBits}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_BEV}{\sailMIPSfnSetStatusRegBEV}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_CU}{\sailMIPSfnSetStatusRegCU}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_ERL}{\sailMIPSfnSetStatusRegERL}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_EXL}{\sailMIPSfnSetStatusRegEXL}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_IE}{\sailMIPSfnSetStatusRegIE}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_IM}{\sailMIPSfnSetStatusRegIM}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_KSU}{\sailMIPSfnSetStatusRegKSU}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_KX}{\sailMIPSfnSetStatusRegKX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_SX}{\sailMIPSfnSetStatusRegSX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_UX}{\sailMIPSfnSetStatusRegUX}{}%
  \ifstrequal{#1}{\_set\_StatusReg\_bits}{\sailMIPSfnSetStatusRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_ASID}{\sailMIPSfnSetTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGK}{\sailMIPSfnSetTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGS}{\sailMIPSfnSetTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_CLGU}{\sailMIPSfnSetTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_R}{\sailMIPSfnSetTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_VPN2}{\sailMIPSfnSetTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_set\_TLBEntryHiReg\_bits}{\sailMIPSfnSetTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_C}{\sailMIPSfnSetTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapL}{\sailMIPSfnSetTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapLG}{\sailMIPSfnSetTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_CapS}{\sailMIPSfnSetTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_D}{\sailMIPSfnSetTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_G}{\sailMIPSfnSetTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_PFN}{\sailMIPSfnSetTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_V}{\sailMIPSfnSetTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_set\_TLBEntryLoReg\_bits}{\sailMIPSfnSetTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_asid}{\sailMIPSfnSetTLBEntryAsid}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_bits}{\sailMIPSfnSetTLBEntryBits}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_c0}{\sailMIPSfnSetTLBEntryCZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_c1}{\sailMIPSfnSetTLBEntryCOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_capl0}{\sailMIPSfnSetTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_capl1}{\sailMIPSfnSetTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caplg0}{\sailMIPSfnSetTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caplg1}{\sailMIPSfnSetTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caps0}{\sailMIPSfnSetTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_caps1}{\sailMIPSfnSetTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_d0}{\sailMIPSfnSetTLBEntryDZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_d1}{\sailMIPSfnSetTLBEntryDOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_g}{\sailMIPSfnSetTLBEntryG}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pagemask}{\sailMIPSfnSetTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pfn0}{\sailMIPSfnSetTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_pfn1}{\sailMIPSfnSetTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_r}{\sailMIPSfnSetTLBEntryR}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_v0}{\sailMIPSfnSetTLBEntryVZero}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_v1}{\sailMIPSfnSetTLBEntryVOne}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_valid}{\sailMIPSfnSetTLBEntryValid}{}%
  \ifstrequal{#1}{\_set\_TLBEntry\_vpn2}{\sailMIPSfnSetTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XBadVPN2}{\sailMIPSfnSetXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XPTEBase}{\sailMIPSfnSetXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_XR}{\sailMIPSfnSetXContextRegXR}{}%
  \ifstrequal{#1}{\_set\_XContextReg\_bits}{\sailMIPSfnSetXContextRegBits}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_ExcCode}{\sailMIPSfnUpdateCapCauseRegExcCode}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_RegNum}{\sailMIPSfnUpdateCapCauseRegRegNum}{}%
  \ifstrequal{#1}{\_update\_CapCauseReg\_bits}{\sailMIPSfnUpdateCapCauseRegBits}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_BD}{\sailMIPSfnUpdateCauseRegBD}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_CE}{\sailMIPSfnUpdateCauseRegCE}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_ExcCode}{\sailMIPSfnUpdateCauseRegExcCode}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_IP}{\sailMIPSfnUpdateCauseRegIP}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_IV}{\sailMIPSfnUpdateCauseRegIV}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_WP}{\sailMIPSfnUpdateCauseRegWP}{}%
  \ifstrequal{#1}{\_update\_CauseReg\_bits}{\sailMIPSfnUpdateCauseRegBits}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_BadVPN2}{\sailMIPSfnUpdateContextRegBadVPNTwo}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_PTEBase}{\sailMIPSfnUpdateContextRegPTEBase}{}%
  \ifstrequal{#1}{\_update\_ContextReg\_bits}{\sailMIPSfnUpdateContextRegBits}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_BEV}{\sailMIPSfnUpdateStatusRegBEV}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_CU}{\sailMIPSfnUpdateStatusRegCU}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_ERL}{\sailMIPSfnUpdateStatusRegERL}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_EXL}{\sailMIPSfnUpdateStatusRegEXL}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_IE}{\sailMIPSfnUpdateStatusRegIE}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_IM}{\sailMIPSfnUpdateStatusRegIM}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_KSU}{\sailMIPSfnUpdateStatusRegKSU}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_KX}{\sailMIPSfnUpdateStatusRegKX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_SX}{\sailMIPSfnUpdateStatusRegSX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_UX}{\sailMIPSfnUpdateStatusRegUX}{}%
  \ifstrequal{#1}{\_update\_StatusReg\_bits}{\sailMIPSfnUpdateStatusRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_ASID}{\sailMIPSfnUpdateTLBEntryHiRegASID}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGK}{\sailMIPSfnUpdateTLBEntryHiRegCLGK}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGS}{\sailMIPSfnUpdateTLBEntryHiRegCLGS}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_CLGU}{\sailMIPSfnUpdateTLBEntryHiRegCLGU}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_R}{\sailMIPSfnUpdateTLBEntryHiRegR}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_VPN2}{\sailMIPSfnUpdateTLBEntryHiRegVPNTwo}{}%
  \ifstrequal{#1}{\_update\_TLBEntryHiReg\_bits}{\sailMIPSfnUpdateTLBEntryHiRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_C}{\sailMIPSfnUpdateTLBEntryLoRegC}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapL}{\sailMIPSfnUpdateTLBEntryLoRegCapL}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapLG}{\sailMIPSfnUpdateTLBEntryLoRegCapLG}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_CapS}{\sailMIPSfnUpdateTLBEntryLoRegCapS}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_D}{\sailMIPSfnUpdateTLBEntryLoRegD}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_G}{\sailMIPSfnUpdateTLBEntryLoRegG}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_PFN}{\sailMIPSfnUpdateTLBEntryLoRegPFN}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_V}{\sailMIPSfnUpdateTLBEntryLoRegV}{}%
  \ifstrequal{#1}{\_update\_TLBEntryLoReg\_bits}{\sailMIPSfnUpdateTLBEntryLoRegBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_asid}{\sailMIPSfnUpdateTLBEntryAsid}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_bits}{\sailMIPSfnUpdateTLBEntryBits}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_c0}{\sailMIPSfnUpdateTLBEntryCZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_c1}{\sailMIPSfnUpdateTLBEntryCOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_capl0}{\sailMIPSfnUpdateTLBEntryCaplZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_capl1}{\sailMIPSfnUpdateTLBEntryCaplOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caplg0}{\sailMIPSfnUpdateTLBEntryCaplgZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caplg1}{\sailMIPSfnUpdateTLBEntryCaplgOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caps0}{\sailMIPSfnUpdateTLBEntryCapsZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_caps1}{\sailMIPSfnUpdateTLBEntryCapsOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_d0}{\sailMIPSfnUpdateTLBEntryDZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_d1}{\sailMIPSfnUpdateTLBEntryDOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_g}{\sailMIPSfnUpdateTLBEntryG}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pagemask}{\sailMIPSfnUpdateTLBEntryPagemask}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pfn0}{\sailMIPSfnUpdateTLBEntryPfnZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_pfn1}{\sailMIPSfnUpdateTLBEntryPfnOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_r}{\sailMIPSfnUpdateTLBEntryR}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_v0}{\sailMIPSfnUpdateTLBEntryVZero}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_v1}{\sailMIPSfnUpdateTLBEntryVOne}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_valid}{\sailMIPSfnUpdateTLBEntryValid}{}%
  \ifstrequal{#1}{\_update\_TLBEntry\_vpn2}{\sailMIPSfnUpdateTLBEntryVpnTwo}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XBadVPN2}{\sailMIPSfnUpdateXContextRegXBadVPNTwo}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XPTEBase}{\sailMIPSfnUpdateXContextRegXPTEBase}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_XR}{\sailMIPSfnUpdateXContextRegXR}{}%
  \ifstrequal{#1}{\_update\_XContextReg\_bits}{\sailMIPSfnUpdateXContextRegBits}{}%
  \ifstrequal{#1}{addrWrapper}{\sailMIPSfnaddrWrapper}{}%
  \ifstrequal{#1}{addrWrapperUnaligned}{\sailMIPSfnaddrWrapperUnaligned}{}%
  \ifstrequal{#1}{bit\_to\_bool}{\sailMIPSfnbitToBool}{}%
  \ifstrequal{#1}{bits\_to\_bool}{\sailMIPSfnbitsToBool}{}%
  \ifstrequal{#1}{bool\_to\_bit}{\sailMIPSfnboolToBit}{}%
  \ifstrequal{#1}{bool\_to\_bits}{\sailMIPSfnboolToBits}{}%
  \ifstrequal{#1}{capBitsToCapability}{\sailMIPSfncapBitsToCapability}{}%
  \ifstrequal{#1}{capBoundsEqual}{\sailMIPSfncapBoundsEqual}{}%
  \ifstrequal{#1}{capToBits}{\sailMIPSfncapToBits}{}%
  \ifstrequal{#1}{capToMemBits}{\sailMIPSfncapToMemBits}{}%
  \ifstrequal{#1}{capToString}{\sailMIPSfncapToString}{}%
  \ifstrequal{#1}{cast\_unit\_vec}{\sailMIPSfncastUnitVec}{}%
  \ifstrequal{#1}{checkCP0Access}{\sailMIPSfncheckCPZeroAccess}{}%
  \ifstrequal{#1}{checkCP0AccessHook}{\sailMIPSfncheckCPZeroAccessHook}{}%
  \ifstrequal{#1}{checkCP2usable}{\sailMIPSfncheckCPTwousable}{}%
  \ifstrequal{#1}{checkDDCPerms}{\sailMIPSfncheckDDCPerms}{}%
  \ifstrequal{#1}{compare}{\sailMIPSfncompare}{}%
  \ifstrequal{#1}{concat\_str\_bits}{\sailMIPSfnconcatStrBits}{}%
  \ifstrequal{#1}{concat\_str\_dec}{\sailMIPSfnconcatStrDec}{}%
  \ifstrequal{#1}{cp2\_next\_pc}{\sailMIPSfncpTwoNextPc}{}%
  \ifstrequal{#1}{decode\_failure\_of\_num}{\sailMIPSfndecodeFailureOfNum}{}%
  \ifstrequal{#1}{dump\_cp2\_state}{\sailMIPSfndumpCpTwoState}{}%
  \ifstrequal{#1}{eq\_unit}{\sailMIPSfneqUnit}{}%
  \ifstrequal{#1}{exceptionVectorBase}{\sailMIPSfnexceptionVectorBase}{}%
  \ifstrequal{#1}{exceptionVectorOffset}{\sailMIPSfnexceptionVectorOffset}{}%
  \ifstrequal{#1}{execute\_branch}{\sailMIPSfnexecuteBranch}{}%
  \ifstrequal{#1}{execute\_branch\_mips}{\sailMIPSfnexecuteBranchMips}{}%
  \ifstrequal{#1}{execute\_branch\_pcc}{\sailMIPSfnexecuteBranchPcc}{}%
  \ifstrequal{#1}{extendLoad}{\sailMIPSfnextendLoad}{}%
  \ifstrequal{#1}{fdiv\_int}{\sailMIPSfnfdivInt}{}%
  \ifstrequal{#1}{fmod\_int}{\sailMIPSfnfmodInt}{}%
  \ifstrequal{#1}{getAccessLevel}{\sailMIPSfngetAccessLevel}{}%
  \ifstrequal{#1}{getCapBase}{\sailMIPSfngetCapBase}{}%
  \ifstrequal{#1}{getCapBounds}{\sailMIPSfngetCapBounds}{}%
  \ifstrequal{#1}{getCapCursor}{\sailMIPSfngetCapCursor}{}%
  \ifstrequal{#1}{getCapFlags}{\sailMIPSfngetCapFlags}{}%
  \ifstrequal{#1}{getCapHardPerms}{\sailMIPSfngetCapHardPerms}{}%
  \ifstrequal{#1}{getCapLength}{\sailMIPSfngetCapLength}{}%
  \ifstrequal{#1}{getCapOffset}{\sailMIPSfngetCapOffset}{}%
  \ifstrequal{#1}{getCapPerms}{\sailMIPSfngetCapPerms}{}%
  \ifstrequal{#1}{getCapTop}{\sailMIPSfngetCapTop}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\sailMIPSfngetRepresentableAlignmentMask}{}%
  \ifstrequal{#1}{getRepresentableLength}{\sailMIPSfngetRepresentableLength}{}%
  \ifstrequal{#1}{get\_CP0EPC}{\sailMIPSfngetCPZeroEPC}{}%
  \ifstrequal{#1}{get\_CP0ErrorEPC}{\sailMIPSfngetCPZeroErrorEPC}{}%
  \ifstrequal{#1}{grantsAccess}{\sailMIPSfngrantsAccess}{}%
  \ifstrequal{#1}{hasReservedOType}{\sailMIPSfnhasReservedOType}{}%
  \ifstrequal{#1}{incCapOffset}{\sailMIPSfnincCapOffset}{}%
  \ifstrequal{#1}{incrementCP0Count}{\sailMIPSfnincrementCPZeroCount}{}%
  \ifstrequal{#1}{init\_cp0\_state}{\sailMIPSfninitCpZeroState}{}%
  \ifstrequal{#1}{init\_cp2\_state}{\sailMIPSfninitCpTwoState}{}%
  \ifstrequal{#1}{int\_of\_AccessLevel}{\sailMIPSfnintOfAccessLevel}{}%
  \ifstrequal{#1}{isAddressAligned}{\sailMIPSfnisAddressAligned}{}%
  \ifstrequal{#1}{isSentryCap}{\sailMIPSfnisSentryCap}{}%
  \ifstrequal{#1}{is\_none}{\sailMIPSfnisNone}{}%
  \ifstrequal{#1}{is\_some}{\sailMIPSfnisSome}{}%
  \ifstrequal{#1}{mask}{\sailMIPSfnmask}{}%
  \ifstrequal{#1}{memBitsToCapability}{\sailMIPSfnmemBitsToCapability}{}%
  \ifstrequal{#1}{mips\_sign\_extend}{\sailMIPSfnmipsSignExtend}{}%
  \ifstrequal{#1}{mips\_zero\_extend}{\sailMIPSfnmipsZeroExtend}{}%
  \ifstrequal{#1}{neq\_anything}{\sailMIPSfnneqAnything}{}%
  \ifstrequal{#1}{neq\_bits}{\sailMIPSfnneqBits}{}%
  \ifstrequal{#1}{neq\_bool}{\sailMIPSfnneqBool}{}%
  \ifstrequal{#1}{neq\_int}{\sailMIPSfnneqInt}{}%
  \ifstrequal{#1}{num\_of\_AccessLevel}{\sailMIPSfnnumOfAccessLevel}{}%
  \ifstrequal{#1}{num\_of\_CPtrCmpOp}{\sailMIPSfnnumOfCPtrCmpOp}{}%
  \ifstrequal{#1}{num\_of\_CapEx}{\sailMIPSfnnumOfCapEx}{}%
  \ifstrequal{#1}{num\_of\_ClearRegSet}{\sailMIPSfnnumOfClearRegSet}{}%
  \ifstrequal{#1}{num\_of\_Comparison}{\sailMIPSfnnumOfComparison}{}%
  \ifstrequal{#1}{num\_of\_Exception}{\sailMIPSfnnumOfException}{}%
  \ifstrequal{#1}{num\_of\_MemAccessCapRestriction}{\sailMIPSfnnumOfMemAccessCapRestriction}{}%
  \ifstrequal{#1}{num\_of\_MemAccessType}{\sailMIPSfnnumOfMemAccessType}{}%
  \ifstrequal{#1}{num\_of\_WordType}{\sailMIPSfnnumOfWordType}{}%
  \ifstrequal{#1}{num\_of\_WordTypeUnaligned}{\sailMIPSfnnumOfWordTypeUnaligned}{}%
  \ifstrequal{#1}{num\_of\_decode\_failure}{\sailMIPSfnnumOfDecodeFailure}{}%
  \ifstrequal{#1}{ones\_implicit}{\sailMIPSfnonesImplicit}{}%
  \ifstrequal{#1}{pcc\_access\_system\_regs}{\sailMIPSfnpccAccessSystemRegs}{}%
  \ifstrequal{#1}{rGPR}{\sailMIPSfnrGPR}{}%
  \ifstrequal{#1}{raise\_c2\_exception}{\sailMIPSfnraiseCTwoException}{}%
  \ifstrequal{#1}{raise\_c2\_exception8}{\sailMIPSfnraiseCTwoExceptionEight}{}%
  \ifstrequal{#1}{raise\_c2\_exception\_badaddr}{\sailMIPSfnraiseCTwoExceptionBadaddr}{}%
  \ifstrequal{#1}{raise\_c2\_exception\_noreg}{\sailMIPSfnraiseCTwoExceptionNoreg}{}%
  \ifstrequal{#1}{readCapReg}{\sailMIPSfnreadCapReg}{}%
  \ifstrequal{#1}{readCapRegDDC}{\sailMIPSfnreadCapRegDDC}{}%
  \ifstrequal{#1}{sail\_mask}{\sailMIPSfnsailMask}{}%
  \ifstrequal{#1}{sail\_ones}{\sailMIPSfnsailOnes}{}%
  \ifstrequal{#1}{sealCap}{\sailMIPSfnsealCap}{}%
  \ifstrequal{#1}{setCapAddr}{\sailMIPSfnsetCapAddr}{}%
  \ifstrequal{#1}{setCapBounds}{\sailMIPSfnsetCapBounds}{}%
  \ifstrequal{#1}{setCapFlags}{\sailMIPSfnsetCapFlags}{}%
  \ifstrequal{#1}{setCapOffset}{\sailMIPSfnsetCapOffset}{}%
  \ifstrequal{#1}{setCapPerms}{\sailMIPSfnsetCapPerms}{}%
  \ifstrequal{#1}{set\_CP0EPC}{\sailMIPSfnsetCPZeroEPC}{}%
  \ifstrequal{#1}{set\_CP0ErrorEPC}{\sailMIPSfnsetCPZeroErrorEPC}{}%
  \ifstrequal{#1}{set\_next\_pcc}{\sailMIPSfnsetNextPcc}{}%
  \ifstrequal{#1}{slice\_mask}{\sailMIPSfnsliceMask}{}%
  \ifstrequal{#1}{strCCArgs}{\sailMIPSfnstrCCArgs}{}%
  \ifstrequal{#1}{strCCCArgs}{\sailMIPSfnstrCCCArgs}{}%
  \ifstrequal{#1}{strCCIArgs}{\sailMIPSfnstrCCIArgs}{}%
  \ifstrequal{#1}{strCCIUArgs}{\sailMIPSfnstrCCIUArgs}{}%
  \ifstrequal{#1}{strCCRArgs}{\sailMIPSfnstrCCRArgs}{}%
  \ifstrequal{#1}{strCRArgs}{\sailMIPSfnstrCRArgs}{}%
  \ifstrequal{#1}{strCReg}{\sailMIPSfnstrCReg}{}%
  \ifstrequal{#1}{strCmp}{\sailMIPSfnstrCmp}{}%
  \ifstrequal{#1}{strMemArgs}{\sailMIPSfnstrMemArgs}{}%
  \ifstrequal{#1}{strRCArgs}{\sailMIPSfnstrRCArgs}{}%
  \ifstrequal{#1}{strRCCArgs}{\sailMIPSfnstrRCCArgs}{}%
  \ifstrequal{#1}{strRCRArgs}{\sailMIPSfnstrRCRArgs}{}%
  \ifstrequal{#1}{strRIArgs}{\sailMIPSfnstrRIArgs}{}%
  \ifstrequal{#1}{strRRArgs}{\sailMIPSfnstrRRArgs}{}%
  \ifstrequal{#1}{strRRIArgs}{\sailMIPSfnstrRRIArgs}{}%
  \ifstrequal{#1}{strRRIUArgs}{\sailMIPSfnstrRRIUArgs}{}%
  \ifstrequal{#1}{strRRRArgs}{\sailMIPSfnstrRRRArgs}{}%
  \ifstrequal{#1}{strReg}{\sailMIPSfnstrReg}{}%
  \ifstrequal{#1}{strWordType}{\sailMIPSfnstrWordType}{}%
  \ifstrequal{#1}{string\_of\_capex}{\sailMIPSfnstringOfCapex}{}%
  \ifstrequal{#1}{string\_of\_exception}{\sailMIPSfnstringOfException}{}%
  \ifstrequal{#1}{supported\_instructions}{\sailMIPSfnsupportedInstructions}{}%
  \ifstrequal{#1}{tlbEntryMatch}{\sailMIPSfntlbEntryMatch}{}%
  \ifstrequal{#1}{tlbSearch}{\sailMIPSfntlbSearch}{}%
  \ifstrequal{#1}{to\_bits}{\sailMIPSfntoBits}{}%
  \ifstrequal{#1}{traceException}{\sailMIPSfntraceException}{}%
  \ifstrequal{#1}{unalignedBytesTouched}{\sailMIPSfnunalignedBytesTouched}{}%
  \ifstrequal{#1}{unrepCap}{\sailMIPSfnunrepCap}{}%
  \ifstrequal{#1}{unsealCap}{\sailMIPSfnunsealCap}{}%
  \ifstrequal{#1}{updateBadInstr}{\sailMIPSfnupdateBadInstr}{}%
  \ifstrequal{#1}{wGPR}{\sailMIPSfnwGPR}{}%
  \ifstrequal{#1}{wordWidthBytes}{\sailMIPSfnwordWidthBytes}{}%
  \ifstrequal{#1}{writeCapReg}{\sailMIPSfnwriteCapReg}{}%
  \ifstrequal{#1}{zeros\_implicit}{\sailMIPSfnzzerosImplicit}{}%
  \ifstrequal{#1}{(operator $>$\_s)}{\sailMIPSfnzEightoperatorzZerozISzNine}{}%
  \ifstrequal{#1}{(operator $>$\_u)}{\sailMIPSfnzEightoperatorzZerozIUzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_s)}{\sailMIPSfnzEightoperatorzZerozKzJSzNine}{}%
  \ifstrequal{#1}{(operator $$>$$=\_u)}{\sailMIPSfnzEightoperatorzZerozKzJUzNine}{}%
  \ifstrequal{#1}{(operator ^^)}{\sailMIPSfnzEightoperatorzZerozQzQzNine}{}}

\newcommand{\sailMIPSreffn}[2]{
  \ifstrequal{#1}{AccessLevel_of_num}{\hyperref[sailMIPSfnzAccessLevelzyofzynum]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp_of_num}{\hyperref[sailMIPSfnzCPtrCmpOpzyofzynum]{#2}}{}%
  \ifstrequal{#1}{CapExCode}{\hyperref[sailMIPSfnzCapExCode]{#2}}{}%
  \ifstrequal{#1}{CapEx_of_num}{\hyperref[sailMIPSfnzCapExzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet_of_num}{\hyperref[sailMIPSfnzClearRegSetzyofzynum]{#2}}{}%
  \ifstrequal{#1}{Comparison_of_num}{\hyperref[sailMIPSfnzComparisonzyofzynum]{#2}}{}%
  \ifstrequal{#1}{ERETHook}{\hyperref[sailMIPSfnzERETHook]{#2}}{}%
  \ifstrequal{#1}{ExceptionCode}{\hyperref[sailMIPSfnzExceptionCode]{#2}}{}%
  \ifstrequal{#1}{Exception_of_num}{\hyperref[sailMIPSfnzExceptionzyofzynum]{#2}}{}%
  \ifstrequal{#1}{MAX}{\hyperref[sailMIPSfnzMAX]{#2}}{}%
  \ifstrequal{#1}{MEM_sync}{\hyperref[sailMIPSfnzMEMzysync]{#2}}{}%
  \ifstrequal{#1}{MEMea}{\hyperref[sailMIPSfnzMEMea]{#2}}{}%
  \ifstrequal{#1}{MEMea_conditional}{\hyperref[sailMIPSfnzMEMeazyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMr}{\hyperref[sailMIPSfnzMEMr]{#2}}{}%
  \ifstrequal{#1}{MEMr_reserve}{\hyperref[sailMIPSfnzMEMrzyreserve]{#2}}{}%
  \ifstrequal{#1}{MEMr_reserve_wrapper}{\hyperref[sailMIPSfnzMEMrzyreservezywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMr_tagged}{\hyperref[sailMIPSfnzMEMrzytagged]{#2}}{}%
  \ifstrequal{#1}{MEMr_tagged_reserve}{\hyperref[sailMIPSfnzMEMrzytaggedzyreserve]{#2}}{}%
  \ifstrequal{#1}{MEMr_wrapper}{\hyperref[sailMIPSfnzMEMrzywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMval}{\hyperref[sailMIPSfnzMEMval]{#2}}{}%
  \ifstrequal{#1}{MEMval_conditional}{\hyperref[sailMIPSfnzMEMvalzyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMw_conditional_wrapper}{\hyperref[sailMIPSfnzMEMwzyconditionalzywrapper]{#2}}{}%
  \ifstrequal{#1}{MEMw_tagged}{\hyperref[sailMIPSfnzMEMwzytagged]{#2}}{}%
  \ifstrequal{#1}{MEMw_tagged_conditional}{\hyperref[sailMIPSfnzMEMwzytaggedzyconditional]{#2}}{}%
  \ifstrequal{#1}{MEMw_wrapper}{\hyperref[sailMIPSfnzMEMwzywrapper]{#2}}{}%
  \ifstrequal{#1}{MIPSSegmentOf}{\hyperref[sailMIPSfnzMIPSSegmentOf]{#2}}{}%
  \ifstrequal{#1}{MemAccessCapRestriction_of_num}{\hyperref[sailMIPSfnzMemAccessCapRestrictionzyofzynum]{#2}}{}%
  \ifstrequal{#1}{MemAccessType_of_num}{\hyperref[sailMIPSfnzMemAccessTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{Mk_CapCauseReg}{\hyperref[sailMIPSfnzMkzyCapCauseReg]{#2}}{}%
  \ifstrequal{#1}{Mk_CauseReg}{\hyperref[sailMIPSfnzMkzyCauseReg]{#2}}{}%
  \ifstrequal{#1}{Mk_ContextReg}{\hyperref[sailMIPSfnzMkzyContextReg]{#2}}{}%
  \ifstrequal{#1}{Mk_StatusReg}{\hyperref[sailMIPSfnzMkzyStatusReg]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntry}{\hyperref[sailMIPSfnzMkzyTLBEntry]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntryHiReg}{\hyperref[sailMIPSfnzMkzyTLBEntryHiReg]{#2}}{}%
  \ifstrequal{#1}{Mk_TLBEntryLoReg}{\hyperref[sailMIPSfnzMkzyTLBEntryLoReg]{#2}}{}%
  \ifstrequal{#1}{Mk_XContextReg}{\hyperref[sailMIPSfnzMkzyXContextReg]{#2}}{}%
  \ifstrequal{#1}{NotWordVal}{\hyperref[sailMIPSfnzNotWordVal]{#2}}{}%
  \ifstrequal{#1}{SignalException}{\hyperref[sailMIPSfnzSignalException]{#2}}{}%
  \ifstrequal{#1}{SignalExceptionBadAddr}{\hyperref[sailMIPSfnzSignalExceptionBadAddr]{#2}}{}%
  \ifstrequal{#1}{SignalExceptionTLB}{\hyperref[sailMIPSfnzSignalExceptionTLB]{#2}}{}%
  \ifstrequal{#1}{TLBTranslate}{\hyperref[sailMIPSfnzTLBTranslate]{#2}}{}%
  \ifstrequal{#1}{TLBTranslate2}{\hyperref[sailMIPSfnzTLBTranslate2]{#2}}{}%
  \ifstrequal{#1}{TLBTranslateC}{\hyperref[sailMIPSfnzTLBTranslateC]{#2}}{}%
  \ifstrequal{#1}{TranslatePC}{\hyperref[sailMIPSfnzTranslatePC]{#2}}{}%
  \ifstrequal{#1}{WordTypeUnaligned_of_num}{\hyperref[sailMIPSfnzWordTypeUnalignedzyofzynum]{#2}}{}%
  \ifstrequal{#1}{WordType_of_num}{\hyperref[sailMIPSfnzWordTypezyofzynum]{#2}}{}%
  \ifstrequal{#1}{__MIPS_read}{\hyperref[sailMIPSfnzzyzyMIPSzyread]{#2}}{}%
  \ifstrequal{#1}{__MIPS_write}{\hyperref[sailMIPSfnzzyzyMIPSzywrite]{#2}}{}%
  \ifstrequal{#1}{__id}{\hyperref[sailMIPSfnzzyzyid]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_ExcCode}{\hyperref[sailMIPSfnzzygetzyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_RegNum}{\hyperref[sailMIPSfnzzygetzyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_get_CapCauseReg_bits}{\hyperref[sailMIPSfnzzygetzyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_BD}{\hyperref[sailMIPSfnzzygetzyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_CE}{\hyperref[sailMIPSfnzzygetzyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_ExcCode}{\hyperref[sailMIPSfnzzygetzyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_IP}{\hyperref[sailMIPSfnzzygetzyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_IV}{\hyperref[sailMIPSfnzzygetzyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_WP}{\hyperref[sailMIPSfnzzygetzyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_get_CauseReg_bits}{\hyperref[sailMIPSfnzzygetzyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_BadVPN2}{\hyperref[sailMIPSfnzzygetzyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_PTEBase}{\hyperref[sailMIPSfnzzygetzyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_get_ContextReg_bits}{\hyperref[sailMIPSfnzzygetzyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_BEV}{\hyperref[sailMIPSfnzzygetzyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_CU}{\hyperref[sailMIPSfnzzygetzyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_ERL}{\hyperref[sailMIPSfnzzygetzyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_EXL}{\hyperref[sailMIPSfnzzygetzyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_IE}{\hyperref[sailMIPSfnzzygetzyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_IM}{\hyperref[sailMIPSfnzzygetzyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_KSU}{\hyperref[sailMIPSfnzzygetzyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_KX}{\hyperref[sailMIPSfnzzygetzyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_SX}{\hyperref[sailMIPSfnzzygetzyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_UX}{\hyperref[sailMIPSfnzzygetzyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_get_StatusReg_bits}{\hyperref[sailMIPSfnzzygetzyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_ASID}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_R}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryHiReg_bits}{\hyperref[sailMIPSfnzzygetzyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_C}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapL}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_CapS}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_D}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_G}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_PFN}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_V}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntryLoReg_bits}{\hyperref[sailMIPSfnzzygetzyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_asid}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_bits}{\hyperref[sailMIPSfnzzygetzyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_c0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_c1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_capl0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_capl1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caplg0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caplg1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caps0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_caps1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_d0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_d1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_g}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pagemask}{\hyperref[sailMIPSfnzzygetzyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pfn0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_pfn1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_r}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_v0}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_v1}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_valid}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_get_TLBEntry_vpn2}{\hyperref[sailMIPSfnzzygetzyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XBadVPN2}{\hyperref[sailMIPSfnzzygetzyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XPTEBase}{\hyperref[sailMIPSfnzzygetzyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_XR}{\hyperref[sailMIPSfnzzygetzyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_get_XContextReg_bits}{\hyperref[sailMIPSfnzzygetzyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_ExcCode}{\hyperref[sailMIPSfnzzysetzyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_RegNum}{\hyperref[sailMIPSfnzzysetzyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_set_CapCauseReg_bits}{\hyperref[sailMIPSfnzzysetzyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_BD}{\hyperref[sailMIPSfnzzysetzyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_CE}{\hyperref[sailMIPSfnzzysetzyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_ExcCode}{\hyperref[sailMIPSfnzzysetzyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_IP}{\hyperref[sailMIPSfnzzysetzyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_IV}{\hyperref[sailMIPSfnzzysetzyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_WP}{\hyperref[sailMIPSfnzzysetzyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_set_CauseReg_bits}{\hyperref[sailMIPSfnzzysetzyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_BadVPN2}{\hyperref[sailMIPSfnzzysetzyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_PTEBase}{\hyperref[sailMIPSfnzzysetzyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_set_ContextReg_bits}{\hyperref[sailMIPSfnzzysetzyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_BEV}{\hyperref[sailMIPSfnzzysetzyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_CU}{\hyperref[sailMIPSfnzzysetzyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_ERL}{\hyperref[sailMIPSfnzzysetzyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_EXL}{\hyperref[sailMIPSfnzzysetzyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_IE}{\hyperref[sailMIPSfnzzysetzyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_IM}{\hyperref[sailMIPSfnzzysetzyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_KSU}{\hyperref[sailMIPSfnzzysetzyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_KX}{\hyperref[sailMIPSfnzzysetzyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_SX}{\hyperref[sailMIPSfnzzysetzyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_UX}{\hyperref[sailMIPSfnzzysetzyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_set_StatusReg_bits}{\hyperref[sailMIPSfnzzysetzyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_ASID}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_R}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryHiReg_bits}{\hyperref[sailMIPSfnzzysetzyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_C}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapL}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_CapS}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_D}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_G}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_PFN}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_V}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntryLoReg_bits}{\hyperref[sailMIPSfnzzysetzyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_asid}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_bits}{\hyperref[sailMIPSfnzzysetzyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_c0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_c1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_capl0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_capl1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caplg0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caplg1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caps0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_caps1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_d0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_d1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_g}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pagemask}{\hyperref[sailMIPSfnzzysetzyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pfn0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_pfn1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_r}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_v0}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_v1}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_valid}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_set_TLBEntry_vpn2}{\hyperref[sailMIPSfnzzysetzyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XBadVPN2}{\hyperref[sailMIPSfnzzysetzyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XPTEBase}{\hyperref[sailMIPSfnzzysetzyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_XR}{\hyperref[sailMIPSfnzzysetzyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_set_XContextReg_bits}{\hyperref[sailMIPSfnzzysetzyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_ExcCode}{\hyperref[sailMIPSfnzzyupdatezyCapCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_RegNum}{\hyperref[sailMIPSfnzzyupdatezyCapCauseRegzyRegNum]{#2}}{}%
  \ifstrequal{#1}{_update_CapCauseReg_bits}{\hyperref[sailMIPSfnzzyupdatezyCapCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_BD}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyBD]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_CE}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyCE]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_ExcCode}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyExcCode]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_IP}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyIP]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_IV}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyIV]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_WP}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzyWP]{#2}}{}%
  \ifstrequal{#1}{_update_CauseReg_bits}{\hyperref[sailMIPSfnzzyupdatezyCauseRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_BadVPN2}{\hyperref[sailMIPSfnzzyupdatezyContextRegzyBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_PTEBase}{\hyperref[sailMIPSfnzzyupdatezyContextRegzyPTEBase]{#2}}{}%
  \ifstrequal{#1}{_update_ContextReg_bits}{\hyperref[sailMIPSfnzzyupdatezyContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_BEV}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyBEV]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_CU}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyCU]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_ERL}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyERL]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_EXL}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyEXL]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_IE}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyIE]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_IM}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyIM]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_KSU}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyKSU]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_KX}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyKX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_SX}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzySX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_UX}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzyUX]{#2}}{}%
  \ifstrequal{#1}{_update_StatusReg_bits}{\hyperref[sailMIPSfnzzyupdatezyStatusRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_ASID}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyASID]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGK}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGK]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGS}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGS]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_CLGU}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyCLGU]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_R}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyR]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_VPN2}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzyVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryHiReg_bits}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryHiRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_C}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyC]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapL}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapL]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapLG}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapLG]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_CapS}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyCapS]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_D}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyD]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_G}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyG]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_PFN}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyPFN]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_V}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzyV]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntryLoReg_bits}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryLoRegzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_asid}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyasid]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_bits}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzybits]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_c0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyc0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_c1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyc1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_capl0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycapl0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_capl1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycapl1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caplg0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycaplg0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caplg1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycaplg1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caps0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycaps0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_caps1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzycaps1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_d0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyd0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_d1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyd1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_g}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyg]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pagemask}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzypagemask]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pfn0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzypfn0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_pfn1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzypfn1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_r}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyr]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_v0}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyv0]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_v1}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyv1]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_valid}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyvalid]{#2}}{}%
  \ifstrequal{#1}{_update_TLBEntry_vpn2}{\hyperref[sailMIPSfnzzyupdatezyTLBEntryzyvpn2]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XBadVPN2}{\hyperref[sailMIPSfnzzyupdatezyXContextRegzyXBadVPN2]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XPTEBase}{\hyperref[sailMIPSfnzzyupdatezyXContextRegzyXPTEBase]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_XR}{\hyperref[sailMIPSfnzzyupdatezyXContextRegzyXR]{#2}}{}%
  \ifstrequal{#1}{_update_XContextReg_bits}{\hyperref[sailMIPSfnzzyupdatezyXContextRegzybits]{#2}}{}%
  \ifstrequal{#1}{addrWrapper}{\hyperref[sailMIPSfnzaddrWrapper]{#2}}{}%
  \ifstrequal{#1}{addrWrapperUnaligned}{\hyperref[sailMIPSfnzaddrWrapperUnaligned]{#2}}{}%
  \ifstrequal{#1}{bit_to_bool}{\hyperref[sailMIPSfnzbitzytozybool]{#2}}{}%
  \ifstrequal{#1}{bits_to_bool}{\hyperref[sailMIPSfnzbitszytozybool]{#2}}{}%
  \ifstrequal{#1}{bool_to_bit}{\hyperref[sailMIPSfnzboolzytozybit]{#2}}{}%
  \ifstrequal{#1}{bool_to_bits}{\hyperref[sailMIPSfnzboolzytozybits]{#2}}{}%
  \ifstrequal{#1}{capBitsToCapability}{\hyperref[sailMIPSfnzcapBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{capBoundsEqual}{\hyperref[sailMIPSfnzcapBoundsEqual]{#2}}{}%
  \ifstrequal{#1}{capToBits}{\hyperref[sailMIPSfnzcapToBits]{#2}}{}%
  \ifstrequal{#1}{capToMemBits}{\hyperref[sailMIPSfnzcapToMemBits]{#2}}{}%
  \ifstrequal{#1}{capToString}{\hyperref[sailMIPSfnzcapToString]{#2}}{}%
  \ifstrequal{#1}{cast_unit_vec}{\hyperref[sailMIPSfnzcastzyunitzyvec]{#2}}{}%
  \ifstrequal{#1}{checkCP0Access}{\hyperref[sailMIPSfnzcheckCP0Access]{#2}}{}%
  \ifstrequal{#1}{checkCP0AccessHook}{\hyperref[sailMIPSfnzcheckCP0AccessHook]{#2}}{}%
  \ifstrequal{#1}{checkCP2usable}{\hyperref[sailMIPSfnzcheckCP2usable]{#2}}{}%
  \ifstrequal{#1}{checkDDCPerms}{\hyperref[sailMIPSfnzcheckDDCPerms]{#2}}{}%
  \ifstrequal{#1}{compare}{\hyperref[sailMIPSfnzcompare]{#2}}{}%
  \ifstrequal{#1}{concat_str_bits}{\hyperref[sailMIPSfnzconcatzystrzybits]{#2}}{}%
  \ifstrequal{#1}{concat_str_dec}{\hyperref[sailMIPSfnzconcatzystrzydec]{#2}}{}%
  \ifstrequal{#1}{cp2_next_pc}{\hyperref[sailMIPSfnzcp2zynextzypc]{#2}}{}%
  \ifstrequal{#1}{decode_failure_of_num}{\hyperref[sailMIPSfnzdecodezyfailurezyofzynum]{#2}}{}%
  \ifstrequal{#1}{dump_cp2_state}{\hyperref[sailMIPSfnzdumpzycp2zystate]{#2}}{}%
  \ifstrequal{#1}{eq_unit}{\hyperref[sailMIPSfnzeqzyunit]{#2}}{}%
  \ifstrequal{#1}{exceptionVectorBase}{\hyperref[sailMIPSfnzexceptionVectorBase]{#2}}{}%
  \ifstrequal{#1}{exceptionVectorOffset}{\hyperref[sailMIPSfnzexceptionVectorOffset]{#2}}{}%
  \ifstrequal{#1}{execute_branch}{\hyperref[sailMIPSfnzexecutezybranch]{#2}}{}%
  \ifstrequal{#1}{execute_branch_mips}{\hyperref[sailMIPSfnzexecutezybranchzymips]{#2}}{}%
  \ifstrequal{#1}{execute_branch_pcc}{\hyperref[sailMIPSfnzexecutezybranchzypcc]{#2}}{}%
  \ifstrequal{#1}{extendLoad}{\hyperref[sailMIPSfnzextendLoad]{#2}}{}%
  \ifstrequal{#1}{fdiv_int}{\hyperref[sailMIPSfnzfdivzyint]{#2}}{}%
  \ifstrequal{#1}{fmod_int}{\hyperref[sailMIPSfnzfmodzyint]{#2}}{}%
  \ifstrequal{#1}{getAccessLevel}{\hyperref[sailMIPSfnzgetAccessLevel]{#2}}{}%
  \ifstrequal{#1}{getCapBase}{\hyperref[sailMIPSfnzgetCapBase]{#2}}{}%
  \ifstrequal{#1}{getCapBounds}{\hyperref[sailMIPSfnzgetCapBounds]{#2}}{}%
  \ifstrequal{#1}{getCapCursor}{\hyperref[sailMIPSfnzgetCapCursor]{#2}}{}%
  \ifstrequal{#1}{getCapFlags}{\hyperref[sailMIPSfnzgetCapFlags]{#2}}{}%
  \ifstrequal{#1}{getCapHardPerms}{\hyperref[sailMIPSfnzgetCapHardPerms]{#2}}{}%
  \ifstrequal{#1}{getCapLength}{\hyperref[sailMIPSfnzgetCapLength]{#2}}{}%
  \ifstrequal{#1}{getCapOffset}{\hyperref[sailMIPSfnzgetCapOffset]{#2}}{}%
  \ifstrequal{#1}{getCapPerms}{\hyperref[sailMIPSfnzgetCapPerms]{#2}}{}%
  \ifstrequal{#1}{getCapTop}{\hyperref[sailMIPSfnzgetCapTop]{#2}}{}%
  \ifstrequal{#1}{getRepresentableAlignmentMask}{\hyperref[sailMIPSfnzgetRepresentableAlignmentMask]{#2}}{}%
  \ifstrequal{#1}{getRepresentableLength}{\hyperref[sailMIPSfnzgetRepresentableLength]{#2}}{}%
  \ifstrequal{#1}{get_CP0EPC}{\hyperref[sailMIPSfnzgetzyCP0EPC]{#2}}{}%
  \ifstrequal{#1}{get_CP0ErrorEPC}{\hyperref[sailMIPSfnzgetzyCP0ErrorEPC]{#2}}{}%
  \ifstrequal{#1}{grantsAccess}{\hyperref[sailMIPSfnzgrantsAccess]{#2}}{}%
  \ifstrequal{#1}{hasReservedOType}{\hyperref[sailMIPSfnzhasReservedOType]{#2}}{}%
  \ifstrequal{#1}{incCapOffset}{\hyperref[sailMIPSfnzincCapOffset]{#2}}{}%
  \ifstrequal{#1}{incrementCP0Count}{\hyperref[sailMIPSfnzincrementCP0Count]{#2}}{}%
  \ifstrequal{#1}{init_cp0_state}{\hyperref[sailMIPSfnzinitzycp0zystate]{#2}}{}%
  \ifstrequal{#1}{init_cp2_state}{\hyperref[sailMIPSfnzinitzycp2zystate]{#2}}{}%
  \ifstrequal{#1}{int_of_AccessLevel}{\hyperref[sailMIPSfnzintzyofzyAccessLevel]{#2}}{}%
  \ifstrequal{#1}{isAddressAligned}{\hyperref[sailMIPSfnzisAddressAligned]{#2}}{}%
  \ifstrequal{#1}{isSentryCap}{\hyperref[sailMIPSfnzisSentryCap]{#2}}{}%
  \ifstrequal{#1}{is_none}{\hyperref[sailMIPSfnziszynone]{#2}}{}%
  \ifstrequal{#1}{is_some}{\hyperref[sailMIPSfnziszysome]{#2}}{}%
  \ifstrequal{#1}{mask}{\hyperref[sailMIPSfnzmask]{#2}}{}%
  \ifstrequal{#1}{memBitsToCapability}{\hyperref[sailMIPSfnzmemBitsToCapability]{#2}}{}%
  \ifstrequal{#1}{mips_sign_extend}{\hyperref[sailMIPSfnzmipszysignzyextend]{#2}}{}%
  \ifstrequal{#1}{mips_zero_extend}{\hyperref[sailMIPSfnzmipszyzzerozyextend]{#2}}{}%
  \ifstrequal{#1}{neq_anything}{\hyperref[sailMIPSfnzneqzyanything]{#2}}{}%
  \ifstrequal{#1}{neq_bits}{\hyperref[sailMIPSfnzneqzybits]{#2}}{}%
  \ifstrequal{#1}{neq_bool}{\hyperref[sailMIPSfnzneqzybool]{#2}}{}%
  \ifstrequal{#1}{neq_int}{\hyperref[sailMIPSfnzneqzyint]{#2}}{}%
  \ifstrequal{#1}{num_of_AccessLevel}{\hyperref[sailMIPSfnznumzyofzyAccessLevel]{#2}}{}%
  \ifstrequal{#1}{num_of_CPtrCmpOp}{\hyperref[sailMIPSfnznumzyofzyCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{num_of_CapEx}{\hyperref[sailMIPSfnznumzyofzyCapEx]{#2}}{}%
  \ifstrequal{#1}{num_of_ClearRegSet}{\hyperref[sailMIPSfnznumzyofzyClearRegSet]{#2}}{}%
  \ifstrequal{#1}{num_of_Comparison}{\hyperref[sailMIPSfnznumzyofzyComparison]{#2}}{}%
  \ifstrequal{#1}{num_of_Exception}{\hyperref[sailMIPSfnznumzyofzyException]{#2}}{}%
  \ifstrequal{#1}{num_of_MemAccessCapRestriction}{\hyperref[sailMIPSfnznumzyofzyMemAccessCapRestriction]{#2}}{}%
  \ifstrequal{#1}{num_of_MemAccessType}{\hyperref[sailMIPSfnznumzyofzyMemAccessType]{#2}}{}%
  \ifstrequal{#1}{num_of_WordType}{\hyperref[sailMIPSfnznumzyofzyWordType]{#2}}{}%
  \ifstrequal{#1}{num_of_WordTypeUnaligned}{\hyperref[sailMIPSfnznumzyofzyWordTypeUnaligned]{#2}}{}%
  \ifstrequal{#1}{num_of_decode_failure}{\hyperref[sailMIPSfnznumzyofzydecodezyfailure]{#2}}{}%
  \ifstrequal{#1}{ones_implicit}{\hyperref[sailMIPSfnzoneszyimplicit]{#2}}{}%
  \ifstrequal{#1}{pcc_access_system_regs}{\hyperref[sailMIPSfnzpcczyaccesszysystemzyregs]{#2}}{}%
  \ifstrequal{#1}{rGPR}{\hyperref[sailMIPSfnzrGPR]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception}{\hyperref[sailMIPSfnzraisezyc2zyexception]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception8}{\hyperref[sailMIPSfnzraisezyc2zyexception8]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception_badaddr}{\hyperref[sailMIPSfnzraisezyc2zyexceptionzybadaddr]{#2}}{}%
  \ifstrequal{#1}{raise_c2_exception_noreg}{\hyperref[sailMIPSfnzraisezyc2zyexceptionzynoreg]{#2}}{}%
  \ifstrequal{#1}{readCapReg}{\hyperref[sailMIPSfnzreadCapReg]{#2}}{}%
  \ifstrequal{#1}{readCapRegDDC}{\hyperref[sailMIPSfnzreadCapRegDDC]{#2}}{}%
  \ifstrequal{#1}{sail_mask}{\hyperref[sailMIPSfnzsailzymask]{#2}}{}%
  \ifstrequal{#1}{sail_ones}{\hyperref[sailMIPSfnzsailzyones]{#2}}{}%
  \ifstrequal{#1}{sealCap}{\hyperref[sailMIPSfnzsealCap]{#2}}{}%
  \ifstrequal{#1}{setCapAddr}{\hyperref[sailMIPSfnzsetCapAddr]{#2}}{}%
  \ifstrequal{#1}{setCapBounds}{\hyperref[sailMIPSfnzsetCapBounds]{#2}}{}%
  \ifstrequal{#1}{setCapFlags}{\hyperref[sailMIPSfnzsetCapFlags]{#2}}{}%
  \ifstrequal{#1}{setCapOffset}{\hyperref[sailMIPSfnzsetCapOffset]{#2}}{}%
  \ifstrequal{#1}{setCapPerms}{\hyperref[sailMIPSfnzsetCapPerms]{#2}}{}%
  \ifstrequal{#1}{set_CP0EPC}{\hyperref[sailMIPSfnzsetzyCP0EPC]{#2}}{}%
  \ifstrequal{#1}{set_CP0ErrorEPC}{\hyperref[sailMIPSfnzsetzyCP0ErrorEPC]{#2}}{}%
  \ifstrequal{#1}{set_next_pcc}{\hyperref[sailMIPSfnzsetzynextzypcc]{#2}}{}%
  \ifstrequal{#1}{slice_mask}{\hyperref[sailMIPSfnzslicezymask]{#2}}{}%
  \ifstrequal{#1}{strCCArgs}{\hyperref[sailMIPSfnzstrCCArgs]{#2}}{}%
  \ifstrequal{#1}{strCCCArgs}{\hyperref[sailMIPSfnzstrCCCArgs]{#2}}{}%
  \ifstrequal{#1}{strCCIArgs}{\hyperref[sailMIPSfnzstrCCIArgs]{#2}}{}%
  \ifstrequal{#1}{strCCIUArgs}{\hyperref[sailMIPSfnzstrCCIUArgs]{#2}}{}%
  \ifstrequal{#1}{strCCRArgs}{\hyperref[sailMIPSfnzstrCCRArgs]{#2}}{}%
  \ifstrequal{#1}{strCRArgs}{\hyperref[sailMIPSfnzstrCRArgs]{#2}}{}%
  \ifstrequal{#1}{strCReg}{\hyperref[sailMIPSfnzstrCReg]{#2}}{}%
  \ifstrequal{#1}{strCmp}{\hyperref[sailMIPSfnzstrCmp]{#2}}{}%
  \ifstrequal{#1}{strMemArgs}{\hyperref[sailMIPSfnzstrMemArgs]{#2}}{}%
  \ifstrequal{#1}{strRCArgs}{\hyperref[sailMIPSfnzstrRCArgs]{#2}}{}%
  \ifstrequal{#1}{strRCCArgs}{\hyperref[sailMIPSfnzstrRCCArgs]{#2}}{}%
  \ifstrequal{#1}{strRCRArgs}{\hyperref[sailMIPSfnzstrRCRArgs]{#2}}{}%
  \ifstrequal{#1}{strRIArgs}{\hyperref[sailMIPSfnzstrRIArgs]{#2}}{}%
  \ifstrequal{#1}{strRRArgs}{\hyperref[sailMIPSfnzstrRRArgs]{#2}}{}%
  \ifstrequal{#1}{strRRIArgs}{\hyperref[sailMIPSfnzstrRRIArgs]{#2}}{}%
  \ifstrequal{#1}{strRRIUArgs}{\hyperref[sailMIPSfnzstrRRIUArgs]{#2}}{}%
  \ifstrequal{#1}{strRRRArgs}{\hyperref[sailMIPSfnzstrRRRArgs]{#2}}{}%
  \ifstrequal{#1}{strReg}{\hyperref[sailMIPSfnzstrReg]{#2}}{}%
  \ifstrequal{#1}{strWordType}{\hyperref[sailMIPSfnzstrWordType]{#2}}{}%
  \ifstrequal{#1}{string_of_capex}{\hyperref[sailMIPSfnzstringzyofzycapex]{#2}}{}%
  \ifstrequal{#1}{string_of_exception}{\hyperref[sailMIPSfnzstringzyofzyexception]{#2}}{}%
  \ifstrequal{#1}{supported_instructions}{\hyperref[sailMIPSfnzsupportedzyinstructions]{#2}}{}%
  \ifstrequal{#1}{tlbEntryMatch}{\hyperref[sailMIPSfnztlbEntryMatch]{#2}}{}%
  \ifstrequal{#1}{tlbSearch}{\hyperref[sailMIPSfnztlbSearch]{#2}}{}%
  \ifstrequal{#1}{to_bits}{\hyperref[sailMIPSfnztozybits]{#2}}{}%
  \ifstrequal{#1}{traceException}{\hyperref[sailMIPSfnztraceException]{#2}}{}%
  \ifstrequal{#1}{unalignedBytesTouched}{\hyperref[sailMIPSfnzunalignedBytesTouched]{#2}}{}%
  \ifstrequal{#1}{unrepCap}{\hyperref[sailMIPSfnzunrepCap]{#2}}{}%
  \ifstrequal{#1}{unsealCap}{\hyperref[sailMIPSfnzunsealCap]{#2}}{}%
  \ifstrequal{#1}{updateBadInstr}{\hyperref[sailMIPSfnzupdateBadInstr]{#2}}{}%
  \ifstrequal{#1}{wGPR}{\hyperref[sailMIPSfnzwGPR]{#2}}{}%
  \ifstrequal{#1}{wordWidthBytes}{\hyperref[sailMIPSfnzwordWidthBytes]{#2}}{}%
  \ifstrequal{#1}{writeCapReg}{\hyperref[sailMIPSfnzwriteCapReg]{#2}}{}%
  \ifstrequal{#1}{zeros_implicit}{\hyperref[sailMIPSfnzzzeroszyimplicit]{#2}}{}%
  \ifstrequal{#1}{(operator <_s)}{\hyperref[sailMIPSfnzz8operatorz0zIzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator <_u)}{\hyperref[sailMIPSfnzz8operatorz0zIzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_s)}{\hyperref[sailMIPSfnzz8operatorz0zKzJzysz9]{#2}}{}%
  \ifstrequal{#1}{(operator >=_u)}{\hyperref[sailMIPSfnzz8operatorz0zKzJzyuz9]{#2}}{}%
  \ifstrequal{#1}{(operator ^^)}{\hyperref[sailMIPSfnzz8operatorz0zQzQz9]{#2}}{}}

\newcommand{\sailMIPStype}[1]{
  \ifstrequal{#1}{AccessLevel}{\sailMIPStypeAccessLevel}{}%
  \ifstrequal{#1}{CFlags}{\sailMIPStypeCFlags}{}%
  \ifstrequal{#1}{CPtrCmpOp}{\sailMIPStypeCPtrCmpOp}{}%
  \ifstrequal{#1}{CapBits}{\sailMIPStypeCapBits}{}%
  \ifstrequal{#1}{CapCauseReg}{\sailMIPStypeCapCauseReg}{}%
  \ifstrequal{#1}{CapEx}{\sailMIPStypeCapEx}{}%
  \ifstrequal{#1}{CapHwrEnc}{\sailMIPStypeCapHwrEnc}{}%
  \ifstrequal{#1}{CapLen}{\sailMIPStypeCapLen}{}%
  \ifstrequal{#1}{CapRegEnc}{\sailMIPStypeCapRegEnc}{}%
  \ifstrequal{#1}{CapRegOrDDCEnc}{\sailMIPStypeCapRegOrDDCEnc}{}%
  \ifstrequal{#1}{Capability}{\sailMIPStypeCapability}{}%
  \ifstrequal{#1}{CauseReg}{\sailMIPStypeCauseReg}{}%
  \ifstrequal{#1}{ClearRegSet}{\sailMIPStypeClearRegSet}{}%
  \ifstrequal{#1}{Comparison}{\sailMIPStypeComparison}{}%
  \ifstrequal{#1}{ContextReg}{\sailMIPStypeContextReg}{}%
  \ifstrequal{#1}{Exception}{\sailMIPStypeException}{}%
  \ifstrequal{#1}{IntRegEnc}{\sailMIPStypeIntRegEnc}{}%
  \ifstrequal{#1}{MemAccessCapRestriction}{\sailMIPStypeMemAccessCapRestriction}{}%
  \ifstrequal{#1}{MemAccessType}{\sailMIPStypeMemAccessType}{}%
  \ifstrequal{#1}{StatusReg}{\sailMIPStypeStatusReg}{}%
  \ifstrequal{#1}{TLBEntry}{\sailMIPStypeTLBEntry}{}%
  \ifstrequal{#1}{TLBEntryHiReg}{\sailMIPStypeTLBEntryHiReg}{}%
  \ifstrequal{#1}{TLBEntryLoReg}{\sailMIPStypeTLBEntryLoReg}{}%
  \ifstrequal{#1}{TLBIndexT}{\sailMIPStypeTLBIndexT}{}%
  \ifstrequal{#1}{WordType}{\sailMIPStypeWordType}{}%
  \ifstrequal{#1}{WordTypeUnaligned}{\sailMIPStypeWordTypeUnaligned}{}%
  \ifstrequal{#1}{XContextReg}{\sailMIPStypeXContextReg}{}%
  \ifstrequal{#1}{ast}{\sailMIPStypeast}{}%
  \ifstrequal{#1}{bits}{\sailMIPStypebits}{}%
  \ifstrequal{#1}{decode\_failure}{\sailMIPStypedecodeFailure}{}%
  \ifstrequal{#1}{exception}{\sailMIPStypeexception}{}%
  \ifstrequal{#1}{imm16}{\sailMIPStypeimmOneSix}{}%
  \ifstrequal{#1}{num\_flags\_t}{\sailMIPStypenumFlagsT}{}%
  \ifstrequal{#1}{option}{\sailMIPStypeoption}{}%
  \ifstrequal{#1}{regno}{\sailMIPStyperegno}{}%
  \ifstrequal{#1}{uint64}{\sailMIPStypeuintSixFour}{}}

\newcommand{\sailMIPSreftype}[2]{
  \ifstrequal{#1}{AccessLevel}{\hyperref[sailMIPStypezAccessLevel]{#2}}{}%
  \ifstrequal{#1}{CFlags}{\hyperref[sailMIPStypezCFlags]{#2}}{}%
  \ifstrequal{#1}{CPtrCmpOp}{\hyperref[sailMIPStypezCPtrCmpOp]{#2}}{}%
  \ifstrequal{#1}{CapBits}{\hyperref[sailMIPStypezCapBits]{#2}}{}%
  \ifstrequal{#1}{CapCauseReg}{\hyperref[sailMIPStypezCapCauseReg]{#2}}{}%
  \ifstrequal{#1}{CapEx}{\hyperref[sailMIPStypezCapEx]{#2}}{}%
  \ifstrequal{#1}{CapHwrEnc}{\hyperref[sailMIPStypezCapHwrEnc]{#2}}{}%
  \ifstrequal{#1}{CapLen}{\hyperref[sailMIPStypezCapLen]{#2}}{}%
  \ifstrequal{#1}{CapRegEnc}{\hyperref[sailMIPStypezCapRegEnc]{#2}}{}%
  \ifstrequal{#1}{CapRegOrDDCEnc}{\hyperref[sailMIPStypezCapRegOrDDCEnc]{#2}}{}%
  \ifstrequal{#1}{Capability}{\hyperref[sailMIPStypezCapability]{#2}}{}%
  \ifstrequal{#1}{CauseReg}{\hyperref[sailMIPStypezCauseReg]{#2}}{}%
  \ifstrequal{#1}{ClearRegSet}{\hyperref[sailMIPStypezClearRegSet]{#2}}{}%
  \ifstrequal{#1}{Comparison}{\hyperref[sailMIPStypezComparison]{#2}}{}%
  \ifstrequal{#1}{ContextReg}{\hyperref[sailMIPStypezContextReg]{#2}}{}%
  \ifstrequal{#1}{Exception}{\hyperref[sailMIPStypezException]{#2}}{}%
  \ifstrequal{#1}{IntRegEnc}{\hyperref[sailMIPStypezIntRegEnc]{#2}}{}%
  \ifstrequal{#1}{MemAccessCapRestriction}{\hyperref[sailMIPStypezMemAccessCapRestriction]{#2}}{}%
  \ifstrequal{#1}{MemAccessType}{\hyperref[sailMIPStypezMemAccessType]{#2}}{}%
  \ifstrequal{#1}{StatusReg}{\hyperref[sailMIPStypezStatusReg]{#2}}{}%
  \ifstrequal{#1}{TLBEntry}{\hyperref[sailMIPStypezTLBEntry]{#2}}{}%
  \ifstrequal{#1}{TLBEntryHiReg}{\hyperref[sailMIPStypezTLBEntryHiReg]{#2}}{}%
  \ifstrequal{#1}{TLBEntryLoReg}{\hyperref[sailMIPStypezTLBEntryLoReg]{#2}}{}%
  \ifstrequal{#1}{TLBIndexT}{\hyperref[sailMIPStypezTLBIndexT]{#2}}{}%
  \ifstrequal{#1}{WordType}{\hyperref[sailMIPStypezWordType]{#2}}{}%
  \ifstrequal{#1}{WordTypeUnaligned}{\hyperref[sailMIPStypezWordTypeUnaligned]{#2}}{}%
  \ifstrequal{#1}{XContextReg}{\hyperref[sailMIPStypezXContextReg]{#2}}{}%
  \ifstrequal{#1}{ast}{\hyperref[sailMIPStypezast]{#2}}{}%
  \ifstrequal{#1}{bits}{\hyperref[sailMIPStypezbits]{#2}}{}%
  \ifstrequal{#1}{decode_failure}{\hyperref[sailMIPStypezdecodezyfailure]{#2}}{}%
  \ifstrequal{#1}{exception}{\hyperref[sailMIPStypezexception]{#2}}{}%
  \ifstrequal{#1}{imm16}{\hyperref[sailMIPStypezimm16]{#2}}{}%
  \ifstrequal{#1}{num_flags_t}{\hyperref[sailMIPStypeznumzyflagszyt]{#2}}{}%
  \ifstrequal{#1}{option}{\hyperref[sailMIPStypezoption]{#2}}{}%
  \ifstrequal{#1}{regno}{\hyperref[sailMIPStypezregno]{#2}}{}%
  \ifstrequal{#1}{uint64}{\hyperref[sailMIPStypezuint64]{#2}}{}}
