Analysis & Synthesis report for pcie_wrapper
Sun Oct 13 14:44:08 2013
Quartus II Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pcie_wrapper|st_TLP_tx_reg
 11. State Machine - |pcie_wrapper|st_TLP_desc_reg
 12. State Machine - |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state
 13. State Machine - |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state
 14. State Machine - |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 15. State Machine - |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 16. State Machine - |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram
 24. Source assignments for prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram
 25. Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes
 26. Source assignments for pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated
 27. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component
 28. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration
 29. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
 30. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
 31. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
 32. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
 33. Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio
 34. Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|altsyncram_2361:altsyncram4
 35. Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|cntr_o5h:cntr5
 36. Parameter Settings for User Entity Instance: req_fifo:req_fifo_component|scfifo:scfifo_component
 37. Parameter Settings for User Entity Instance: prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component
 38. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_serdes:serdes
 39. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component
 40. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
 41. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram
 42. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
 44. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
 45. Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
 46. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration
 47. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr
 48. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr
 49. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr
 50. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter
 51. Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode
 52. Parameter Settings for Inferred Entity Instance: pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0
 53. scfifo Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. altshift_taps Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "pcie_core:pcie_core_component"
 57. Port Connectivity Checks: "req_fifo:req_fifo_component"
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------------+-------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sun Oct 13 14:44:08 2013     ;
; Quartus II Version                ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                     ; pcie_wrapper                              ;
; Top-level Entity Name             ; pcie_wrapper                              ;
; Family                            ; Stratix IV                                ;
; Logic utilization                 ; N/A                                       ;
;     Combinational ALUTs           ; 1,528                                     ;
;     Memory ALUTs                  ; 540                                       ;
;     Dedicated logic registers     ; 1,697                                     ;
; Total registers                   ; 1697                                      ;
; Total pins                        ; 437                                       ;
; Total virtual pins                ; 0                                         ;
; Total block memory bits           ; 32                                        ;
; DSP block 18-bit elements         ; 0                                         ;
; Total GXB Receiver Channel PCS    ; 8                                         ;
; Total GXB Receiver Channel PMA    ; 8                                         ;
; Total GXB Transmitter Channel PCS ; 8                                         ;
; Total GXB Transmitter Channel PMA ; 8                                         ;
; Total PLLs                        ; 0                                         ;
; Total DLLs                        ; 0                                         ;
+-----------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                      ; pcie_wrapper       ; pcie_wrapper       ;
; Family name                                                                ; Stratix IV         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; ../PCIE_CORE/reconfig.vhd         ; yes             ; User Wizard-Generated File             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/reconfig.vhd                                       ;
; ../PCIE_CORE/pcie_core_serdes.vhd ; yes             ; User Wizard-Generated File             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/pcie_core_serdes.vhd                               ;
; ../PCIE_CORE/pcie_core_core.vhd   ; yes             ; User VHDL File                         ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/pcie_core_core.vhd                                 ;
; ../PCIE_CORE/pcie_core.vhd        ; yes             ; User Wizard-Generated File             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/pcie_core.vhd                                      ;
; req_fifo.vhd                      ; yes             ; User Wizard-Generated File             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/req_fifo.vhd                                    ;
; prefetch_fifo.vhd                 ; yes             ; User Wizard-Generated File             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/prefetch_fifo.vhd                               ;
; pcie_wrapper.vhd                  ; yes             ; User VHDL File                         ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/pcie_wrapper.vhd                                ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                              ;
; db/scfifo_b191.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/scfifo_b191.tdf                              ;
; db/a_dpfifo_i791.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/a_dpfifo_i791.tdf                            ;
; db/altsyncram_a2g1.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/altsyncram_a2g1.tdf                          ;
; db/decode_a57.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/decode_a57.tdf                               ;
; db/mux_m28.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/mux_m28.tdf                                  ;
; db/cmpr_ip8.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cmpr_ip8.tdf                                 ;
; db/cntr_vkb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_vkb.tdf                                 ;
; db/cntr_cl7.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_cl7.tdf                                 ;
; db/cntr_0lb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_0lb.tdf                                 ;
; db/scfifo_f481.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/scfifo_f481.tdf                              ;
; db/a_dpfifo_2s71.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/a_dpfifo_2s71.tdf                            ;
; db/altsyncram_2vf1.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/altsyncram_2vf1.tdf                          ;
; db/cmpr_fp8.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cmpr_fp8.tdf                                 ;
; db/cntr_skb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_skb.tdf                                 ;
; db/cntr_9l7.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_9l7.tdf                                 ;
; db/cntr_tkb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_tkb.tdf                                 ;
; altpcie_rs_serdes.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/FHF3CA/HW_SW/PCIE_10_1/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v   ;
; altpcie_hip_pipen1b.v             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/FHF3CA/HW_SW/PCIE_10_1/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v ;
; pciexp_dcram.v                    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/FHF3CA/HW_SW/PCIE_10_1/pcie_core/pci_express_compiler-library/pciexp_dcram.v        ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;
; db/altsyncram_j3l1.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/altsyncram_j3l1.tdf                          ;
; db/decode_gpa.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/decode_gpa.tdf                               ;
; db/decode_95a.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/decode_95a.tdf                               ;
; db/mux_4nb.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/mux_4nb.tdf                                  ;
; alt_cal.v                         ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/alt_cal.v                               ;
; lpm_mux.tdf                       ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;
; db/mux_foc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/mux_foc.tdf                                  ;
; lpm_compare.tdf                   ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf                         ;
; db/cmpr_f9i.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cmpr_f9i.tdf                                 ;
; db/cmpr_rci.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cmpr_rci.tdf                                 ;
; db/cmpr_5vh.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cmpr_5vh.tdf                                 ;
; lpm_counter.tdf                   ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;
; db/cntr_c5o.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_c5o.tdf                                 ;
; lpm_decode.tdf                    ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;
; db/decode_mkg.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/decode_mkg.tdf                               ;
; altshift_taps.tdf                 ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altshift_taps.tdf                       ;
; db/shift_taps_u1p.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/shift_taps_u1p.tdf                           ;
; db/altsyncram_2361.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/altsyncram_2361.tdf                          ;
; db/cntr_4mf.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_4mf.tdf                                 ;
; db/cntr_o5h.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/db/cntr_o5h.tdf                                 ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                                      ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 2068                                                                                                       ;
;     -- Combinational ALUTs                    ; 1528                                                                                                       ;
;     -- Memory ALUTs                           ; 540                                                                                                        ;
;     -- LUT_REGs                               ; 0                                                                                                          ;
; Dedicated logic registers                     ; 1697                                                                                                       ;
;                                               ;                                                                                                            ;
; Estimated ALUTs Unavailable                   ; 428                                                                                                        ;
;     -- Due to unpartnered combinational logic ; 16                                                                                                         ;
;     -- Due to Memory ALUTs                    ; 412                                                                                                        ;
;                                               ;                                                                                                            ;
; Total combinational functions                 ; 1528                                                                                                       ;
; Combinational ALUT usage by number of inputs  ;                                                                                                            ;
;     -- 7 input functions                      ; 16                                                                                                         ;
;     -- 6 input functions                      ; 257                                                                                                        ;
;     -- 5 input functions                      ; 341                                                                                                        ;
;     -- 4 input functions                      ; 171                                                                                                        ;
;     -- <=3 input functions                    ; 743                                                                                                        ;
;                                               ;                                                                                                            ;
; Combinational ALUTs by mode                   ;                                                                                                            ;
;     -- normal mode                            ; 1118                                                                                                       ;
;     -- extended LUT mode                      ; 16                                                                                                         ;
;     -- arithmetic mode                        ; 394                                                                                                        ;
;     -- shared arithmetic mode                 ; 0                                                                                                          ;
;                                               ;                                                                                                            ;
; Estimated ALUT/register pairs used            ; 3068                                                                                                       ;
;                                               ;                                                                                                            ;
; Total registers                               ; 1697                                                                                                       ;
;     -- Dedicated logic registers              ; 1697                                                                                                       ;
;     -- I/O registers                          ; 0                                                                                                          ;
;     -- LUT_REGs                               ; 0                                                                                                          ;
;                                               ;                                                                                                            ;
; Memory LAB cells by mode                      ;                                                                                                            ;
;     -- 64-address deep                        ; 412                                                                                                        ;
;     -- 32-address deep                        ; 128                                                                                                        ;
;                                               ;                                                                                                            ;
; Estimated ALMs:  partially or completely used ; 1,534                                                                                                      ;
;                                               ;                                                                                                            ;
; I/O pins                                      ; 437                                                                                                        ;
; Total MLAB memory bits                        ; 30464                                                                                                      ;
; Total block memory bits                       ; 32                                                                                                         ;
; Total PLLs                                    ; 9                                                                                                          ;
;     -- GXB PLLs                               ; 9                                                                                                          ;
;                                               ;                                                                                                            ;
; Maximum fan-out node                          ; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out                               ; 2161                                                                                                       ;
; Total fan-out                                 ; 20706                                                                                                      ;
; Average fan-out                               ; 4.41                                                                                                       ;
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                               ; Library Name ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pcie_wrapper                                                                    ; 1528 (687)        ; 1697 (717)   ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 437  ; 0            ; |pcie_wrapper                                                                                                                                                                                     ;              ;
;    |pcie_core:pcie_core_component|                                               ; 184 (0)           ; 122 (0)      ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component                                                                                                                                                       ;              ;
;       |altpcie_rs_serdes:rs_serdes|                                              ; 172 (161)         ; 113 (106)    ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes                                                                                                                           ;              ;
;          |altshift_taps:rx_signaldetect_r_rtl_0|                                 ; 11 (0)            ; 7 (0)        ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0                                                                                     ;              ;
;             |shift_taps_u1p:auto_generated|                                      ; 11 (5)            ; 7 (3)        ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated                                                       ;              ;
;                |altsyncram_2361:altsyncram4|                                     ; 0 (0)             ; 0 (0)        ; 32                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|altsyncram_2361:altsyncram4                           ;              ;
;                |cntr_4mf:cntr1|                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|cntr_4mf:cntr1                                        ;              ;
;                |cntr_o5h:cntr5|                                                  ; 4 (4)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|cntr_o5h:cntr5                                        ;              ;
;       |pcie_core_core:wrapper|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper                                                                                                                                ;              ;
;          |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                   ;              ;
;       |pcie_core_serdes:serdes|                                                  ; 12 (0)            ; 9 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_serdes:serdes                                                                                                                               ;              ;
;          |pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component| ; 12 (12)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component                                                         ;              ;
;    |prefetch_fifo:prefetch_fifo_component|                                       ; 38 (0)            ; 292 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component                                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                                                  ; 38 (0)            ; 292 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component                                                                                                                       ;              ;
;          |scfifo_f481:auto_generated|                                            ; 38 (0)            ; 292 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated                                                                                            ;              ;
;             |a_dpfifo_2s71:dpfifo|                                               ; 38 (21)           ; 292 (12)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo                                                                       ;              ;
;                |altsyncram_2vf1:FIFOram|                                         ; 0 (0)             ; 266 (266)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram                                               ;              ;
;                |cntr_9l7:usedw_counter|                                          ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_9l7:usedw_counter                                                ;              ;
;                |cntr_skb:rd_ptr_msb|                                             ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_skb:rd_ptr_msb                                                   ;              ;
;                |cntr_tkb:wr_ptr|                                                 ; 6 (6)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_tkb:wr_ptr                                                       ;              ;
;    |reconfig:reconfig_component|                                                 ; 472 (0)           ; 311 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component                                                                                                                                                         ;              ;
;       |reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|    ; 472 (23)          ; 311 (12)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component                                                                                   ;              ;
;          |alt_cal:calibration|                                                   ; 416 (384)         ; 191 (179)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration                                                               ;              ;
;             |alt_cal_edge_detect:pd0_det|                                        ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det                                   ;              ;
;             |alt_cal_edge_detect:pd180_det|                                      ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det                                 ;              ;
;             |alt_cal_edge_detect:pd270_det|                                      ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det                                 ;              ;
;             |alt_cal_edge_detect:pd90_det|                                       ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det                                  ;              ;
;             |lpm_mux:alt_cal_mux_gen.testbus_mux|                                ; 28 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux                           ;              ;
;                |mux_foc:auto_generated|                                          ; 28 (28)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated    ;              ;
;          |reconfig_alt_dprio_2vj:dprio|                                          ; 32 (24)           ; 108 (102)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio                                                      ;              ;
;             |lpm_compare:pre_amble_cmpr|                                         ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr                           ;              ;
;                |cmpr_f9i:auto_generated|                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_f9i:auto_generated   ;              ;
;             |lpm_counter:state_mc_counter|                                       ; 6 (0)             ; 6 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter                         ;              ;
;                |cntr_c5o:auto_generated|                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_c5o:auto_generated ;              ;
;          |reconfig_mux_46a:dprioout_mux|                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_mux_46a:dprioout_mux                                                     ;              ;
;    |req_fifo:req_fifo_component|                                                 ; 147 (0)           ; 255 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component                                                                                                                                                         ;              ;
;       |scfifo:scfifo_component|                                                  ; 147 (0)           ; 255 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component                                                                                                                                 ;              ;
;          |scfifo_b191:auto_generated|                                            ; 147 (0)           ; 255 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated                                                                                                      ;              ;
;             |a_dpfifo_i791:dpfifo|                                               ; 147 (17)          ; 255 (12)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo                                                                                 ;              ;
;                |altsyncram_a2g1:FIFOram|                                         ; 107 (0)           ; 220 (220)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram                                                         ;              ;
;                   |decode_a57:wr_decode|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|decode_a57:wr_decode                                    ;              ;
;                   |mux_m28:rd_mux|                                               ; 103 (103)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|mux_m28:rd_mux                                          ;              ;
;                |cntr_0lb:wr_ptr|                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_0lb:wr_ptr                                                                 ;              ;
;                |cntr_cl7:usedw_counter|                                          ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_cl7:usedw_counter                                                          ;              ;
;                |cntr_vkb:rd_ptr_msb|                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_vkb:rd_ptr_msb                                                             ;              ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|altsyncram_2361:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|ALTDPRAM_INSTANCE              ; MLAB ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096  ; None ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|ALTDPRAM_INSTANCE                        ; MLAB ; Simple Dual Port ; 256          ; 103          ; 256          ; 103          ; 26368 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                        ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                 ; IP Include File                                                                        ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_wrapper|pcie_core:pcie_core_component                                                                     ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/pcie_core.vhd                                      ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; Dec 2010     ; Licensed     ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst ; D:/FHF3CA/HW_SW/PCIE_10_1/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v ;
; Altera ; ALTGX                            ; N/A     ; N/A          ; N/A          ; |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_serdes:serdes                                             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/pcie_core_serdes.vhd                               ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_wrapper|prefetch_fifo:prefetch_fifo_component                                                             ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/prefetch_fifo.vhd                               ;
; Altera ; ALTGX_RECONFIG                   ; N/A     ; N/A          ; N/A          ; |pcie_wrapper|reconfig:reconfig_component                                                                       ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_CORE/reconfig.vhd                                       ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_wrapper|req_fifo:req_fifo_component                                                                       ; D:/FHF3CA/HW_SW/PCIE_10_1/PCIE_WRAPPER/req_fifo.vhd                                    ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|st_TLP_tx_reg                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------------------------+---------------------------------------+--------------------+
; Name                                               ; st_TLP_tx_reg.not_ordered_data_transmit ; st_TLP_tx_reg.header_for_not_ordered_data_transmit ; st_TLP_tx_reg.ordered_data_transmit ; st_TLP_tx_reg.header_for_ordered_data_transmit ; st_TLP_tx_reg.st_prepare_for_transmit ; st_TLP_tx_reg.idle ;
+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------------------------+---------------------------------------+--------------------+
; st_TLP_tx_reg.idle                                 ; 0                                       ; 0                                                  ; 0                                   ; 0                                              ; 0                                     ; 0                  ;
; st_TLP_tx_reg.st_prepare_for_transmit              ; 0                                       ; 0                                                  ; 0                                   ; 0                                              ; 1                                     ; 1                  ;
; st_TLP_tx_reg.header_for_ordered_data_transmit     ; 0                                       ; 0                                                  ; 0                                   ; 1                                              ; 0                                     ; 1                  ;
; st_TLP_tx_reg.ordered_data_transmit                ; 0                                       ; 0                                                  ; 1                                   ; 0                                              ; 0                                     ; 1                  ;
; st_TLP_tx_reg.header_for_not_ordered_data_transmit ; 0                                       ; 1                                                  ; 0                                   ; 0                                              ; 0                                     ; 1                  ;
; st_TLP_tx_reg.not_ordered_data_transmit            ; 1                                       ; 0                                                  ; 0                                   ; 0                                              ; 0                                     ; 1                  ;
+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------------------------+---------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|st_TLP_desc_reg                                                                                                                                                      ;
+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+----------------------+
; Name                                         ; st_TLP_desc_reg.st_data_ram_not_ordered_last ; st_TLP_desc_reg.st_data_ram_not_ordered ; st_TLP_desc_reg.st_data_ram_ordered ; st_TLP_desc_reg.idle ;
+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+----------------------+
; st_TLP_desc_reg.idle                         ; 0                                            ; 0                                       ; 0                                   ; 0                    ;
; st_TLP_desc_reg.st_data_ram_ordered          ; 0                                            ; 0                                       ; 1                                   ; 1                    ;
; st_TLP_desc_reg.st_data_ram_not_ordered      ; 0                                            ; 1                                       ; 0                                   ; 1                    ;
; st_TLP_desc_reg.st_data_ram_not_ordered_last ; 1                                            ; 0                                       ; 0                                   ; 1                    ;
+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state                                                                       ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------+
; Name                      ; ret_state.KICK_PAUSE ; ret_state.KICK_START_WR ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_WR ; ret_state.CAL_RX_RD ; ret_state.CAL_PD_WR ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------+
; ret_state.IDLE            ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0              ;
; ret_state.OFFSETS_PDEN_WR ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 1                         ; 1              ;
; ret_state.CAL_PD_WR       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 1                   ; 0                         ; 1              ;
; ret_state.CAL_RX_RD       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 1                   ; 0                   ; 0                         ; 1              ;
; ret_state.CAL_RX_WR       ; 0                    ; 0                       ; 0                ; 0                    ; 1                   ; 0                   ; 0                   ; 0                         ; 1              ;
; ret_state.DPRIO_WAIT      ; 0                    ; 0                       ; 0                ; 1                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1              ;
; ret_state.CH_ADV          ; 0                    ; 0                       ; 1                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1              ;
; ret_state.KICK_START_WR   ; 0                    ; 1                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1              ;
; ret_state.KICK_PAUSE      ; 1                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1              ;
+---------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state                                                                                                                                                                                                                                            ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.KICK_DELAY_OC ; state.KICK_PAUSE ; state.KICK_START_WR ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.KICK_START_RD ; state.CH_ADV ; state.KICK_SETWAIT ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.CAL_PD_WR ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_PD_WR       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 1               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 1                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 1               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 1                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_SETWAIT    ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 1                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 1            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_RD   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 1                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                   ; 0                ; 0                   ; 0                 ; 1                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 0                   ; 0                ; 0                   ; 1                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_WR   ; 0                   ; 0                ; 1                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_PAUSE      ; 0                   ; 1                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_DELAY_OC   ; 1                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                        ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                        ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                        ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                        ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                                         ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+---------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                    ;
+---------------------------------------------+--------------------+---------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                     ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                     ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 1                                     ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 0                                     ;
+---------------------------------------------+--------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[39]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[40]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[41]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[42]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[43]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[44]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[45]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[46]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[47]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[48]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[49]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[50]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[51]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[52]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[53]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[54]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[55]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[56]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[57]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[58]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[59]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[60]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[61]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[62]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[63]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[64]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[65]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[66]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[67]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[68]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[69]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[70]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[71]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[72]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[73]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[74]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[75]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[76]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[77]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[78]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[79]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[80]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[81]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[82]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[83]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[84]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[85]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[86]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[87]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[88]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[89]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[90]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[91]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[92]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[93]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[94]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[95]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[96]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[97]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[98]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[99]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[100]             ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[101]             ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[102]             ; no                                                               ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[38]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[37]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[36]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[35]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[34]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[33]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[32]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[31]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[30]              ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[29]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[0]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[1]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[2]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[3]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[4]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[5]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[6]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[7]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[8]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[9]     ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[10]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[11]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[0]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[12]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[1]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[13]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[14]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[15]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[16]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[17]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[18]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[19]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[2]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[20]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[3]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[21]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[4]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[22]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[23]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[24]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[25]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[26]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[27]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[28]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[29]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[30]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[31]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[32]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[33]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[34]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[35]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[36]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[37]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[38]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[39]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[40]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[41]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[42]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[43]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[44]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[45]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[46]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[47]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[48]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[49]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[50]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[51]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[52]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[53]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[54]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[55]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[56]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[57]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[58]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[59]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[60]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[61]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[62]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[63]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[64]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[65]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[66]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[67]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[68]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[69]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[70]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[71]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[5]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[72]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[6]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[73]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[7]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[74]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[8]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[75]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[9]               ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[76]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[10]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[77]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[11]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[78]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[12]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[79]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[13]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[80]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[14]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[81]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[15]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[82]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[16]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[83]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[17]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[84]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[18]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[85]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[19]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[86]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[20]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[87]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[21]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[88]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[22]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[89]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[23]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[90]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[24]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[91]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[25]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[92]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[26]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[93]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[27]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[94]    ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[28]              ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[95]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[96]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[97]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[98]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[99]    ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[100]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[101]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[102]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[103]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[104]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[105]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[106]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[107]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[108]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[109]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[110]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[111]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[112]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[113]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[114]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[115]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[116]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[117]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[118]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[119]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[120]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[121]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[122]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[123]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[124]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[125]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[126]   ; no                                                               ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|dataout_reg[127]   ; no                                                               ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[6]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[7]                ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|done                               ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|p0addr                             ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[39]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[0]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[1]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[2]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[3]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[4]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|wraddr_reg[5]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[0]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[1]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[2]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[3]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[4]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|rdaddr_reg[5]                ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[40]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[41]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[42]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[43]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[44]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[45]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[46]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[47]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[48]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[49]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[50]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[51]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[52]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[53]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[54]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[55]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[56]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[57]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[58]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[59]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[60]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[61]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[62]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[63]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[64]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[65]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[66]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[67]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[68]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[69]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[70]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[71]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[72]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[73]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[74]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[75]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[76]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[77]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[78]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[79]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[80]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[81]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[82]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[83]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[84]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[85]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[86]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[87]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[88]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[89]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[90]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[91]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[92]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[93]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[94]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[95]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[96]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[97]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[98]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[99]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[100]              ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[101]              ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[102]              ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[0]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[11]                                   ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[10]                                   ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[9]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[8]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[7]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[6]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[5]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[4]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[3]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[2]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|address_pres_reg[1]                                    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|powerup_done                       ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|kick_done                          ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|powerdown_done                     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[38]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[37]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[36]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[35]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[34]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[33]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[32]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[31]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[30]               ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[29]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[0]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|wraddr_reg[0]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|wraddr_reg[1]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|wraddr_reg[2]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|wraddr_reg[3]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|wraddr_reg[4]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|rdaddr_reg[0]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|rdaddr_reg[1]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|rdaddr_reg[2]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|rdaddr_reg[3]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|rdaddr_reg[4]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[1]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[2]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[3]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[4]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[5]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[6]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[7]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[8]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[9]      ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[10]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[11]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[0]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[12]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[1]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[13]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[14]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[15]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[16]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[17]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[18]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[19]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[2]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[20]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[3]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[21]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[4]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[22]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[23]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[24]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[25]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[26]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[27]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[28]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[29]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[30]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[31]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[32]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[33]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[34]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[35]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[36]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[37]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[38]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[39]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[40]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[41]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[42]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[43]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[44]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[45]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[46]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[47]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[48]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[49]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[50]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[51]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[52]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[53]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[54]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[55]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[56]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[57]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[58]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[59]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[60]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[61]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[62]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[63]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[64]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[65]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[66]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[67]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[68]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[69]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[70]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[71]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[5]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[72]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[6]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[73]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[7]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[74]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[8]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[75]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[9]                ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[76]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[10]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[77]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[11]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[78]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[12]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[79]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[13]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[80]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[14]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[81]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[15]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[82]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[16]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[83]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[17]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[84]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[18]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[85]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[19]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[86]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[20]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[87]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[21]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[88]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[22]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[89]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[23]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[90]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[24]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[91]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[25]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[92]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[26]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[93]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[27]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[94]     ; yes                                                              ; yes                                        ;
; req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|datain_reg[28]               ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[95]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[96]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[97]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[98]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[99]     ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[100]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[101]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[102]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[103]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[104]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[105]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[106]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[107]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[108]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[109]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[110]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[111]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[112]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[113]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[114]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[115]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[116]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[117]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[118]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[119]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[120]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[121]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[122]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[123]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[124]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[125]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[126]    ; yes                                                              ; yes                                        ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram|datain_reg[127]    ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_st_err_reg                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; srst0                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; crst0                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; exits_r                                                                                                                                                                                      ; Lost fanout                                                                                                                                                 ;
; hotrst_exit_r                                                                                                                                                                                ; Lost fanout                                                                                                                                                 ;
; l2_exit_r                                                                                                                                                                                    ; Lost fanout                                                                                                                                                 ;
; dlup_exit_r                                                                                                                                                                                  ; Lost fanout                                                                                                                                                 ;
; dl_ltssm_r[0..4]                                                                                                                                                                             ; Lost fanout                                                                                                                                                 ;
; srst                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; crst                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; any_rstn_rr                                                                                                                                                                                  ; Lost fanout                                                                                                                                                 ;
; any_rstn_r                                                                                                                                                                                   ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]             ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                   ; Stuck at VCC due to stuck port preset                                                                                                                       ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]            ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                         ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                    ; Stuck at VCC due to stuck port preset                                                                                                                       ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                       ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access           ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                      ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                     ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[3]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[3]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[5]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[5]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[6]                                                               ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[6]                                                                                                            ; Merged with pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[7]                                                               ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div1quad1c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div2quad1c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div2quad0c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div3quad1c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div1quad0c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad1c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div3quad0c                                              ; Merged with pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|fixedclk_div0quad0c ;
; tx_st_eop_reg                                                                                                                                                                                ; Merged with end_of_transfer_packet_reg                                                                                                                      ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|address[4..9]                                                          ; Merged with reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|address[3]                ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|address[3]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|full_dff                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~11                                                           ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~12                                                           ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~13                                                           ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~14                                                           ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~15                                                           ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~21                                                               ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~22                                                               ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~23                                                               ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~24                                                               ; Lost fanout                                                                                                                                                 ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~25                                                               ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                    ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                    ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                        ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                        ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                        ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                        ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR            ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE           ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ            ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END             ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                  ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST            ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST         ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST               ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST               ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                   ; Lost fanout                                                                                                                                                 ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST            ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST              ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST              ; Stuck at GND due to stuck port clear                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST            ; Lost fanout                                                                                                                                                 ;
; Total Number of Removed Registers = 116                                                                                                                                                      ;                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; srst0                                                                                                                                                                ; Stuck at VCC              ; exits_r, dl_ltssm_r[4], dl_ltssm_r[3], any_rstn_rr, any_rstn_r                                                         ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; crst0                                                                                                                                                                ; Stuck at VCC              ; crst                                                                                                                   ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin ; Stuck at GND              ; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|full_dff ;
;                                                                                                                                                                      ; due to stuck port clear   ;                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1697  ;
; Number of registers using Synchronous Clear  ; 462   ;
; Number of registers using Synchronous Load   ; 338   ;
; Number of registers using Asynchronous Clear ; 898   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1056  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                            ; 11      ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                  ; 1       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                  ; 106     ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                  ; 1       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                         ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                  ; 10      ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                        ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                  ; 1       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                           ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                           ; 2       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                  ; 1       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|dffe6                                  ; 8       ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det|alt_edge_det_ff1   ; 1       ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det|alt_edge_det_ff1 ; 1       ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1 ; 1       ;
; reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det|alt_edge_det_ff1  ; 1       ;
; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|cntr_o5h:cntr5|counter_reg_bit1        ; 1       ;
; Total number of inverted registers = 35                                                                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |pcie_wrapper|first_be_reg[3]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |pcie_wrapper|read_addr_count[1]                                                                                                                         ;
; 3:1                ; 60 bits   ; 120 ALUTs     ; 0 ALUTs              ; 120 ALUTs              ; Yes        ; |pcie_wrapper|read_addr_count[53]                                                                                                                        ;
; 4:1                ; 103 bits  ; 206 ALUTs     ; 206 ALUTs            ; 0 ALUTs                ; Yes        ; |pcie_wrapper|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|dataout_reg[3] ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                        ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 0 ALUTs              ; 8 ALUTs                ; Yes        ; |pcie_wrapper|write_addr_reg[1]                                                                                                                          ;
; 5:1                ; 64 bits   ; 192 ALUTs     ; 0 ALUTs              ; 192 ALUTs              ; Yes        ; |pcie_wrapper|dt_ram_shift_1_reg[21]                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|pd_0[1]              ;
; 5:1                ; 24 bits   ; 72 ALUTs      ; 0 ALUTs              ; 72 ALUTs               ; Yes        ; |pcie_wrapper|TLP_FunctionNumber_reg[0]                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|address[0]           ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|dataout[11]          ;
; 8:1                ; 64 bits   ; 320 ALUTs     ; 0 ALUTs              ; 320 ALUTs              ; Yes        ; |pcie_wrapper|tx_st_shift_data_2_reg[30]                                                                                                                 ;
; 8:1                ; 6 bits    ; 30 ALUTs      ; 12 ALUTs             ; 18 ALUTs               ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|counter[6]           ;
; 8:1                ; 17 bits   ; 85 ALUTs      ; 17 ALUTs             ; 68 ALUTs               ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|delay_oc_count[5]    ;
; 9:1                ; 2 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|counter[0]           ;
; 12:1               ; 19 bits   ; 152 ALUTs     ; 38 ALUTs             ; 114 ALUTs              ; Yes        ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[1]                                                                 ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 10 ALUTs             ; 2 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|dataout[12]          ;
; 10:1               ; 3 bits    ; 18 ALUTs      ; 15 ALUTs             ; 3 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|dataout[0]           ;
; 10:1               ; 60 bits   ; 360 ALUTs     ; 0 ALUTs              ; 360 ALUTs              ; Yes        ; |pcie_wrapper|write_addr_reg[38]                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 10 ALUTs             ; 4 ALUTs                ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|dataout[4]           ;
; 13:1               ; 2 bits    ; 16 ALUTs      ; 4 ALUTs              ; 12 ALUTs               ; Yes        ; |pcie_wrapper|tx_packet_length_reg[1]                                                                                                                    ;
; 13:1               ; 8 bits    ; 64 ALUTs      ; 16 ALUTs             ; 48 ALUTs               ; Yes        ; |pcie_wrapper|tx_packet_length_reg[2]                                                                                                                    ;
; 16:1               ; 3 bits    ; 30 ALUTs      ; 18 ALUTs             ; 12 ALUTs               ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|dataout[9]           ;
; 17:1               ; 27 bits   ; 297 ALUTs     ; 81 ALUTs             ; 216 ALUTs              ; Yes        ; |pcie_wrapper|tx_st_data_2_reg[7]                                                                                                                        ;
; 17:1               ; 32 bits   ; 352 ALUTs     ; 0 ALUTs              ; 352 ALUTs              ; Yes        ; |pcie_wrapper|tx_st_data_3_reg[29]                                                                                                                       ;
; 17:1               ; 69 bits   ; 759 ALUTs     ; 138 ALUTs            ; 621 ALUTs              ; Yes        ; |pcie_wrapper|tx_st_data_1_reg[10]                                                                                                                       ;
; 18:1               ; 2 bits    ; 24 ALUTs      ; 8 ALUTs              ; 16 ALUTs               ; Yes        ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_channel[0]   ;
; 19:1               ; 32 bits   ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; Yes        ; |pcie_wrapper|dt_ram_2_reg[18]                                                                                                                           ;
; 19:1               ; 32 bits   ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; Yes        ; |pcie_wrapper|dt_ram_0_reg[19]                                                                                                                           ;
; 19:1               ; 32 bits   ; 384 ALUTs     ; 64 ALUTs             ; 320 ALUTs              ; Yes        ; |pcie_wrapper|dt_ram_1_reg[28]                                                                                                                           ;
; 19:1               ; 32 bits   ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; Yes        ; |pcie_wrapper|dt_ram_3_reg[0]                                                                                                                            ;
; 23:1               ; 8 bits    ; 120 ALUTs     ; 32 ALUTs             ; 88 ALUTs               ; Yes        ; |pcie_wrapper|length_reg[6]                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 ALUTs      ; 32 ALUTs             ; 36 ALUTs               ; Yes        ; |pcie_wrapper|be_1_reg[0]                                                                                                                                ;
; 28:1               ; 4 bits    ; 72 ALUTs      ; 32 ALUTs             ; 40 ALUTs               ; Yes        ; |pcie_wrapper|be_0_reg[0]                                                                                                                                ;
; 35:1               ; 4 bits    ; 92 ALUTs      ; 44 ALUTs             ; 48 ALUTs               ; Yes        ; |pcie_wrapper|be_2_reg[0]                                                                                                                                ;
; 38:1               ; 4 bits    ; 100 ALUTs     ; 48 ALUTs             ; 52 ALUTs               ; Yes        ; |pcie_wrapper|be_3_reg[3]                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 ALUTs      ; 40 ALUTs             ; 0 ALUTs                ; Yes        ; |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                               ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |pcie_wrapper|be_2_next                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd0_l            ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd90_l           ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd180_l          ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd270_l          ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_rx_lr_l          ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd0              ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd90             ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd180            ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_pd270            ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|cal_rx_lr            ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state                ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 24 ALUTs             ; 16 ALUTs               ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_channel      ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |pcie_wrapper|Selector227                                                                                                                                ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 14 ALUTs             ; 6 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|Selector21           ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; No         ; |pcie_wrapper|reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|Selector32           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW        ; -    ; -                                                                                    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
; PRESERVE_REGISTER               ; ON                 ; -    ; datain_reg                                                                           ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF                ; -    ; datain_reg                                                                           ;
; DONT_MERGE_REGISTER             ; ON                 ; -    ; datain_reg                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; wraddr_reg                                                                           ;
; DONT_MERGE_REGISTER             ; ON                 ; -    ; wraddr_reg                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW        ; -    ; -                                                                                              ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
; PRESERVE_REGISTER               ; ON                 ; -    ; datain_reg                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF                ; -    ; datain_reg                                                                                     ;
; DONT_MERGE_REGISTER             ; ON                 ; -    ; datain_reg                                                                                     ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                     ;
; PRESERVE_REGISTER               ; ON                 ; -    ; wraddr_reg                                                                                     ;
; DONT_MERGE_REGISTER             ; ON                 ; -    ; wraddr_reg                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+---------------------------------+
; Assignment               ; Value        ; From ; To                              ;
+--------------------------+--------------+------+---------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                ;
+--------------------------+--------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                  ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                  ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                   ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                   ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                   ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                   ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                   ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                   ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                   ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                   ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                   ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                   ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value                    ; From ; To                                                                                     ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------+
; DISABLE_DA_RULE   ; C101,C103,C104,C106,D101 ; -    ; -                                                                                      ;
; PRESERVE_REGISTER ; ON                       ; -    ; done                                                                                   ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; done                                                                                   ;
; PRESERVE_REGISTER ; ON                       ; -    ; powerup_done                                                                           ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; powerup_done                                                                           ;
; PRESERVE_REGISTER ; ON                       ; -    ; kick_done                                                                              ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; kick_done                                                                              ;
; PRESERVE_REGISTER ; ON                       ; -    ; powerdown_done                                                                         ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; powerdown_done                                                                         ;
; PRESERVE_REGISTER ; ON                       ; -    ; p0addr                                                                                 ;
; POWER_UP_LEVEL    ; LOW                      ; -    ; p0addr                                                                                 ;
+-------------------+--------------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                   ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                    ;
+-----------------+--------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                    ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                     ;
+-----------------+--------------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                     ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                      ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                    ; From ; To                                                                                                                     ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101 ; -    ; -                                                                                                                      ;
+-----------------+--------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                               ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                        ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                        ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                             ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                  ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                  ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                        ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                        ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                        ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|altsyncram_2361:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_u1p:auto_generated|cntr_o5h:cntr5 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: req_fifo:req_fifo_component|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; lpm_width               ; 103         ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                  ;
; CBXI_PARAMETER          ; scfifo_b191 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 128         ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_f481 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_serdes:serdes ;
+-------------------------+-------+------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                             ;
+-------------------------+-------+------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                   ;
+-------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B5               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; enable_gen2_core                    ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 16711680                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar1_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_vendor_id                 ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; TARGET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 2047                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_P2A_AVALON_ADDR_B1               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; subsystem_device_id                 ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; PLL_FIXED_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; millisecond_cycle_count             ; 250000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; AB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; revision_id                         ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 15    ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH     ; 255   ; Signed Integer                                                                                                                                         ;
; RTRY_RAM_TYPE  ; AUTO  ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 255                  ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 255                  ; Signed Integer                                                                                                                                      ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                                                                                      ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j3l1      ; Untyped                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                                       ;
; port_address               ; 0     ; Signed Integer                                                                                                                                                       ;
; base_address               ; 0     ; Signed Integer                                                                                                                                                       ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                                       ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; true  ; String                                                                                                                                    ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; true  ; String                                                                                                                                    ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                                            ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE    ; String                                                                                                                          ;
; lpm_type              ; alt_cal  ; String                                                                                                                          ;
; lpm_hint              ; UNUSED   ; String                                                                                                                          ;
; number_of_channels    ; 8        ; Signed Integer                                                                                                                  ;
; channel_address_width ; 3        ; Signed Integer                                                                                                                  ;
; sample_length         ; 01100100 ; Unsigned Binary                                                                                                                 ;
; IDLE                  ; 00000    ; Unsigned Binary                                                                                                                 ;
; CH_WAIT               ; 00001    ; Unsigned Binary                                                                                                                 ;
; TESTBUS_SET           ; 00010    ; Unsigned Binary                                                                                                                 ;
; OFFSETS_PDEN_RD       ; 00011    ; Unsigned Binary                                                                                                                 ;
; OFFSETS_PDEN_WR       ; 00100    ; Unsigned Binary                                                                                                                 ;
; CAL_PD_WR             ; 00101    ; Unsigned Binary                                                                                                                 ;
; CAL_RX_RD             ; 00110    ; Unsigned Binary                                                                                                                 ;
; CAL_RX_WR             ; 00111    ; Unsigned Binary                                                                                                                 ;
; DPRIO_WAIT            ; 01000    ; Unsigned Binary                                                                                                                 ;
; SAMPLE_TB             ; 01001    ; Unsigned Binary                                                                                                                 ;
; TEST_INPUT            ; 01010    ; Unsigned Binary                                                                                                                 ;
; CH_ADV                ; 01100    ; Unsigned Binary                                                                                                                 ;
; DPRIO_READ            ; 01110    ; Unsigned Binary                                                                                                                 ;
; DPRIO_WRITE           ; 01111    ; Unsigned Binary                                                                                                                 ;
; KICK_SETWAIT          ; 01011    ; Unsigned Binary                                                                                                                 ;
; KICK_START_RD         ; 01101    ; Unsigned Binary                                                                                                                 ;
; KICK_START_WR         ; 10000    ; Unsigned Binary                                                                                                                 ;
; KICK_PAUSE            ; 10001    ; Unsigned Binary                                                                                                                 ;
; KICK_DELAY_OC         ; 10010    ; Unsigned Binary                                                                                                                 ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                             ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                                                                   ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                          ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                               ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; cmpr_f9i   ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rci   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                            ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                            ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_5vh   ; Untyped                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                           ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                                                                    ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                                                                           ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; cntr_c5o    ; Untyped                                                                                                                                                           ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                             ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                                                                                   ;
; LPM_DECODES            ; 8          ; Signed Integer                                                                                                                                                   ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY          ; Stratix IV ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; decode_mkg ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                        ;
; WIDTH          ; 8              ; Untyped                                                                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_u1p ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; req_fifo:req_fifo_component|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 103                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 128                                                           ;
;     -- LPM_NUMWORDS        ; 32                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                  ;
; Entity Instance                           ; pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                          ;
;     -- WIDTH_A                            ; 255                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                       ;
;     -- WIDTH_B                            ; 255                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                               ;
; Entity Instance            ; pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                               ;
;     -- TAP_DISTANCE        ; 4                                                                                               ;
;     -- WIDTH               ; 8                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core:pcie_core_component"                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; app_int_sts         ; Input  ; Info     ; Stuck at GND                                                                        ;
; app_msi_num         ; Input  ; Info     ; Stuck at GND                                                                        ;
; app_msi_req         ; Input  ; Info     ; Stuck at GND                                                                        ;
; app_msi_tc          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpl_err             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpl_pending         ; Input  ; Info     ; Stuck at GND                                                                        ;
; gxb_powerdown       ; Input  ; Info     ; Stuck at GND                                                                        ;
; hpg_ctrler          ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_addr            ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_din             ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_rden            ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_wren            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pex_msi_num         ; Input  ; Info     ; Stuck at GND                                                                        ;
; phystatus_ext       ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_mode           ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_auxpwr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_data             ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_event            ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_st_mask0         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxdata0_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata1_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata2_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata3_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata4_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata5_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata6_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdata7_ext         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak0_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak1_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak2_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak3_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak4_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak5_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak6_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak7_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle0_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle1_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle2_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle3_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle4_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle5_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle6_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle7_ext     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus0_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus1_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus2_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus3_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus4_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus5_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus6_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus7_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid0_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid1_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid2_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid3_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid4_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid5_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid6_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid7_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[39..8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[2..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[7]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[6]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[5]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[4]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[3]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; app_int_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; app_msi_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk250_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk500_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_cor_ext_rcv0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_cor_ext_rpl    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_rpl            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ko_cpl_spc_vc0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_ack             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_dout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; npd_alloc_1cred_vc0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; npd_cred_vio_vc0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nph_alloc_1cred_vc0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nph_cred_vio_vc0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; powerdown_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2c_err0            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rate_ext            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rc_rx_digitalreset  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_status        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_empty0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_full0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_bardec0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_be0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_empty0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_err0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity0_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity1_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity2_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity3_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity4_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity5_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity6_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity7_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; suc_spd_neg         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_ctl[31..13]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_ctl_wr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_sts          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_sts_wr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_cred0            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_empty0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_full0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_rdptr0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_wrptr0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl1_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl2_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl3_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl4_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl5_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl6_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl7_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata0_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata1_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata2_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata3_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata4_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata5_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata6_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata7_ext         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak1_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak2_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak3_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak4_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak5_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak6_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak7_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdetectrx_ext      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle0_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle1_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle2_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle3_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle4_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle5_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle6_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle7_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "req_fifo:req_fifo_component"                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Sun Oct 13 14:40:46 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_wrapper -c pcie_wrapper
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 8 design units, including 4 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/reconfig.vhd
    Info: Found design unit 1: reconfig_alt_dprio_2vj-RTL
    Info: Found design unit 2: reconfig_mux_46a-RTL
    Info: Found design unit 3: reconfig_alt2gxb_reconfig_kvv-RTL
    Info: Found design unit 4: reconfig-RTL
    Info: Found entity 1: reconfig_alt_dprio_2vj
    Info: Found entity 2: reconfig_mux_46a
    Info: Found entity 3: reconfig_alt2gxb_reconfig_kvv
    Info: Found entity 4: reconfig
Info: Found 4 design units, including 2 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pcie_core_serdes.vhd
    Info: Found design unit 1: pcie_core_serdes_alt4gxb_c0pa-RTL
    Info: Found design unit 2: pcie_core_serdes-RTL
    Info: Found entity 1: pcie_core_serdes_alt4gxb_c0pa
    Info: Found entity 2: pcie_core_serdes
Info: Found 2 design units, including 1 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pcie_core_core.vhd
    Info: Found design unit 1: pcie_core_core-SYN
    Info: Found entity 1: pcie_core_core
Info: Found 2 design units, including 1 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pcie_core.vhd
    Info: Found design unit 1: pcie_core-europa
    Info: Found entity 1: pcie_core
Info: Found 2 design units, including 1 entities, in source file req_fifo.vhd
    Info: Found design unit 1: req_fifo-SYN
    Info: Found entity 1: req_fifo
Info: Found 2 design units, including 1 entities, in source file prefetch_fifo.vhd
    Info: Found design unit 1: prefetch_fifo-SYN
    Info: Found entity 1: prefetch_fifo
Info: Found 2 design units, including 1 entities, in source file pcie_wrapper.vhd
    Info: Found design unit 1: pcie_wrapper-RTL
    Info: Found entity 1: pcie_wrapper
Info: Elaborating entity "pcie_wrapper" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(113): object "rx_st_err0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(116): object "rx_st_empty0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(122): object "rx_st_be0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(123): object "rx_st_bardec0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(124): object "rx_fifo_empty0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(125): object "rx_fifo_full0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(141): object "tx_cred0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(142): object "tx_fifo_empty0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(143): object "tx_fifo_full0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(144): object "tx_fifo_rdptr0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(145): object "tx_fifo_wrptr0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(187): object "app_rstn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(529): object "req_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(531): object "req_fifo_usedw" assigned a value but never read
Info: Elaborating entity "req_fifo" for hierarchy "req_fifo:req_fifo_component"
Info: Elaborating entity "scfifo" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "req_fifo:req_fifo_component|scfifo:scfifo_component"
Info: Instantiated megafunction "req_fifo:req_fifo_component|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=MLAB"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "103"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_b191.tdf
    Info: Found entity 1: scfifo_b191
Info: Elaborating entity "scfifo_b191" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_i791.tdf
    Info: Found entity 1: a_dpfifo_i791
Info: Elaborating entity "a_dpfifo_i791" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a2g1.tdf
    Info: Found entity 1: altsyncram_a2g1
Info: Elaborating entity "altsyncram_a2g1" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/decode_a57.tdf
    Info: Found entity 1: decode_a57
Info: Elaborating entity "decode_a57" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|decode_a57:wr_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_m28.tdf
    Info: Found entity 1: mux_m28
Info: Elaborating entity "mux_m28" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|altsyncram_a2g1:FIFOram|mux_m28:rd_mux"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ip8.tdf
    Info: Found entity 1: cmpr_ip8
Info: Elaborating entity "cmpr_ip8" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cmpr_ip8:almost_full_comparer"
Info: Elaborating entity "cmpr_ip8" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cmpr_ip8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_vkb.tdf
    Info: Found entity 1: cntr_vkb
Info: Elaborating entity "cntr_vkb" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_vkb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_cl7.tdf
    Info: Found entity 1: cntr_cl7
Info: Elaborating entity "cntr_cl7" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_cl7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0lb.tdf
    Info: Found entity 1: cntr_0lb
Info: Elaborating entity "cntr_0lb" for hierarchy "req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_b191:auto_generated|a_dpfifo_i791:dpfifo|cntr_0lb:wr_ptr"
Info: Elaborating entity "prefetch_fifo" for hierarchy "prefetch_fifo:prefetch_fifo_component"
Info: Elaborating entity "scfifo" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component"
Info: Instantiated megafunction "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=MLAB"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "128"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_f481.tdf
    Info: Found entity 1: scfifo_f481
Info: Elaborating entity "scfifo_f481" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2s71.tdf
    Info: Found entity 1: a_dpfifo_2s71
Info: Elaborating entity "a_dpfifo_2s71" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2vf1.tdf
    Info: Found entity 1: altsyncram_2vf1
Info: Elaborating entity "altsyncram_2vf1" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|altsyncram_2vf1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_fp8.tdf
    Info: Found entity 1: cmpr_fp8
Info: Elaborating entity "cmpr_fp8" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cmpr_fp8:almost_full_comparer"
Info: Elaborating entity "cmpr_fp8" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cmpr_fp8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf
    Info: Found entity 1: cntr_skb
Info: Elaborating entity "cntr_skb" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_skb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9l7.tdf
    Info: Found entity 1: cntr_9l7
Info: Elaborating entity "cntr_9l7" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_9l7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tkb.tdf
    Info: Found entity 1: cntr_tkb
Info: Elaborating entity "cntr_tkb" for hierarchy "prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_f481:auto_generated|a_dpfifo_2s71:dpfifo|cntr_tkb:wr_ptr"
Info: Elaborating entity "pcie_core" for hierarchy "pcie_core:pcie_core_component"
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(575): used implicit default value for signal "internal_clk250_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(576): used implicit default value for signal "internal_clk500_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pcie_core_serdes" for hierarchy "pcie_core:pcie_core_component|pcie_core_serdes:serdes"
Info: Elaborating entity "pcie_core_serdes_alt4gxb_c0pa" for hierarchy "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component"
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(80): used implicit default value for signal "rx_patterndetect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(83): used implicit default value for signal "rx_syncstatus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(669): object "wire_transmit_pcs0_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(690): object "wire_transmit_pcs1_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(711): object "wire_transmit_pcs2_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(732): object "wire_transmit_pcs3_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(753): object "wire_transmit_pcs4_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(774): object "wire_transmit_pcs5_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(795): object "wire_transmit_pcs6_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(816): object "wire_transmit_pcs7_grayelecidleinferselout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(1188): object "wire_w_coreclkout_wire_range215w" assigned a value but never read
Warning: Using design file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcie_rs_serdes
Info: Elaborating entity "altpcie_rs_serdes" for hierarchy "pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes"
Info: Elaborating entity "pcie_core_core" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper"
Info: Found 4 design units, including 4 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v
    Info: Found entity 1: altpcie_hip_pipen1b
    Info: Found entity 2: alt4gxb_reset_controller
    Info: Found entity 3: altpcie_txcred_patch
    Info: Found entity 4: altpcie_pcie_reconfig_bridge
Info: Elaborating entity "altpcie_hip_pipen1b" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"
Info: Found 56 design units, including 56 entities, in source file /fhf3ca/hw_sw/pcie_10_1/pcie_core/pci_express_compiler-library/pciexp_dcram.v
    Info: Found entity 1: pciexp_dcram
    Info: Found entity 2: altpciexpav_app
    Info: Found entity 3: altpciexpav_tlbp_app
    Info: Found entity 4: altpciexpav_lite_app
    Info: Found entity 5: altpciexpav_tlbp_intfc
    Info: Found entity 6: altpciexpav_a2p_addrtrans
    Info: Found entity 7: altpciexpav_a2p_fixtrans
    Info: Found entity 8: altpciexpav_a2p_vartrans
    Info: Found entity 9: altpciexpav_fifo
    Info: Found entity 10: altpciexpav_clksync
    Info: Found entity 11: altpciexpav_cr_avalon
    Info: Found entity 12: altpciexpav_cr_interrupt
    Info: Found entity 13: altpciexpav_cr_mailbox
    Info: Found entity 14: altpciexpav_p2a_addrtrans
    Info: Found entity 15: altpciexpav_rxavl_cntrl
    Info: Found entity 16: altpciexpav_rxavl_resp
    Info: Found entity 17: altpciexpav_rx_cntrl
    Info: Found entity 18: altpciexpav_tx_cntrl
    Info: Found entity 19: altpciexpav_txavl_cntrl
    Info: Found entity 20: altpciexpav_txresp_cntrl
    Info: Found entity 21: altpciexpav_rxcpl_cntrl
    Info: Found entity 22: altpciexpav_control_register
    Info: Found entity 23: altpciexpav_rx
    Info: Found entity 24: altpciexpav_tx
    Info: Found entity 25: altpciexpav_stif_app
    Info: Found entity 26: altpciexpav_stif_a2p_addrtrans
    Info: Found entity 27: altpciexpav_stif_a2p_fixtrans
    Info: Found entity 28: altpciexpav_stif_a2p_vartrans
    Info: Found entity 29: altpciexpav_stif_control_register
    Info: Found entity 30: altpciexpav_stif_cr_avalon
    Info: Found entity 31: altpciexpav_stif_cr_interrupt
    Info: Found entity 32: altpciexpav_stif_cr_mailbox
    Info: Found entity 33: altpciexpav_stif_p2a_addrtrans
    Info: Found entity 34: altpciexpav_stif_reg_fifo
    Info: Found entity 35: altpciexpav_stif_rx
    Info: Found entity 36: altpciexpav_stif_rx_cntrl
    Info: Found entity 37: altpciexpav_stif_rx_resp
    Info: Found entity 38: altpciexpav_stif_tx
    Info: Found entity 39: altpciexpav_stif_tx_cntrl
    Info: Found entity 40: altpciexpav_stif_txavl_cntrl
    Info: Found entity 41: altpciexpav_stif_txresp_cntrl
    Info: Found entity 42: alt2gxb_reset_controller
    Info: Found entity 43: pciexp125_rxfilter
    Info: Found entity 44: altpcierd_hcab_fifo_lkahd
    Info: Found entity 45: altpcierd_hcab_fifo
    Info: Found entity 46: altpcierd_hcab_msibridge
    Info: Found entity 47: altpcierd_hcab_npbypassctl
    Info: Found entity 48: altpcierd_hcab_rxbridge
    Info: Found entity 49: altpcierd_hcab_rx
    Info: Found entity 50: altpcierd_hcab_sideband
    Info: Found entity 51: altpcierd_hcab_txbridge
    Info: Found entity 52: altpcierd_hcab_txbridge_withbypass
    Info: Found entity 53: altpcierd_hcab_txcred
    Info: Found entity 54: altpcierd_hcab_tx_pktordering
    Info: Found entity 55: altpcierd_hcab_tx
    Info: Found entity 56: altpcierd_hcab_top
Info: Elaborating entity "pciexp_dcram" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix GX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "255"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "width_b" = "255"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "numwords_b" = "32768"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j3l1.tdf
    Info: Found entity 1: altsyncram_j3l1
Info: Elaborating entity "altsyncram_j3l1" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf
    Info: Found entity 1: decode_gpa
Info: Elaborating entity "decode_gpa" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_gpa:decode2"
Info: Found 1 design units, including 1 entities, in source file db/decode_95a.tdf
    Info: Found entity 1: decode_95a
Info: Elaborating entity "decode_95a" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_95a:rden_decode_b"
Info: Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info: Found entity 1: mux_4nb
Info: Elaborating entity "mux_4nb" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|mux_4nb:mux3"
Info: Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
Info: Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0"
Info: Elaborating entity "reconfig" for hierarchy "reconfig:reconfig_component"
Info: Elaborating entity "reconfig_alt2gxb_reconfig_kvv" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component"
Info: Elaborating entity "alt_cal" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration" with the following parameter:
    Info: Parameter "CHANNEL_ADDRESS_WIDTH" = "3"
    Info: Parameter "NUMBER_OF_CHANNELS" = "8"
    Info: Parameter "SIM_MODEL_MODE" = "FALSE"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "alt_cal"
Info: Elaborating entity "lpm_mux" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux", which is child of megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration"
Info: Found 1 design units, including 1 entities, in source file db/mux_foc.tdf
    Info: Found entity 1: mux_foc
Info: Elaborating entity "mux_foc" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated"
Info: Elaborating entity "alt_cal_edge_detect" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration"
Info: Elaborating entity "reconfig_alt_dprio_2vj" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio"
Info: Elaborating entity "lpm_compare" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_f9i.tdf
    Info: Found entity 1: cmpr_f9i
Info: Elaborating entity "cmpr_f9i" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_f9i:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rci.tdf
    Info: Found entity 1: cmpr_rci
Info: Elaborating entity "cmpr_rci" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_rci:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5vh.tdf
    Info: Found entity 1: cmpr_5vh
Info: Elaborating entity "cmpr_5vh" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr|cmpr_5vh:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter" with the following parameter:
    Info: Parameter "lpm_avalue" = "0"
    Info: Parameter "lpm_direction" = "DEFAULT"
    Info: Parameter "lpm_modulus" = "0"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_pvalue" = "0"
    Info: Parameter "lpm_svalue" = "0"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_c5o.tdf
    Info: Found entity 1: cntr_c5o
Info: Elaborating entity "cntr_c5o" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_c5o:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode"
Info: Elaborated megafunction instantiation "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode"
Info: Instantiated megafunction "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode" with the following parameter:
    Info: Parameter "LPM_DECODES" = "8"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_decode"
Info: Found 1 design units, including 1 entities, in source file db/decode_mkg.tdf
    Info: Found entity 1: decode_mkg
Info: Elaborating entity "decode_mkg" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode|decode_mkg:auto_generated"
Info: Elaborating entity "reconfig_mux_46a" for hierarchy "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|reconfig_mux_46a:dprioout_mux"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w0_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w0_n1_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w0_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w1_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w1_n1_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w1_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w2_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w2_n1_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w2_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w3_n0_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w3_n1_mux_dataout~synth
    Warning: Found clock multiplexer reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l2_w3_n0_mux_dataout~synth
Info: Timing-Driven Synthesis is running
Warning: Flipped 1 bits in user-encoded state machine |pcie_wrapper|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 8
        Info: Parameter POWER_UP_STATE set to DONT_CARE
Info: Elaborated megafunction instantiation "pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0"
Info: Instantiated megafunction "pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "8"
    Info: Parameter "POWER_UP_STATE" = "DONT_CARE"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_u1p.tdf
    Info: Found entity 1: shift_taps_u1p
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2361.tdf
    Info: Found entity 1: altsyncram_2361
Info: Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf
    Info: Found entity 1: cntr_4mf
Info: Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf
    Info: Found entity 1: cntr_o5h
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 34 registers lost all their fanouts during netlist optimizations. The first 34 are displayed below.
    Info: Register "exits_r" lost all its fanouts during netlist optimizations.
    Info: Register "hotrst_exit_r" lost all its fanouts during netlist optimizations.
    Info: Register "l2_exit_r" lost all its fanouts during netlist optimizations.
    Info: Register "dlup_exit_r" lost all its fanouts during netlist optimizations.
    Info: Register "dl_ltssm_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "dl_ltssm_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "dl_ltssm_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "dl_ltssm_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "dl_ltssm_r[0]" lost all its fanouts during netlist optimizations.
    Info: Register "any_rstn_rr" lost all its fanouts during netlist optimizations.
    Info: Register "any_rstn_r" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|ret_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~21" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~22" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~23" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "reconfig:reconfig_component|reconfig_alt2gxb_reconfig_kvv:reconfig_alt2gxb_reconfig_kvv_component|alt_cal:calibration|state~25" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma2"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma3"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma4"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma5"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma6"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pma7"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|tx_pll0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|cent_unit0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|central_clk_div0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs2"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs3"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|cent_unit1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs4"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs5"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs6"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|transmit_pcs7"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs2"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs3"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs4"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs5"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs6"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pcs7"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|cal_blk0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma2"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma3"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll0"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll2"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll3"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|central_clk_div1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|cal_blk1"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma4"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma5"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma6"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|receive_pma7"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll4"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll5"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll6"
    Info: Adding node "pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt4gxb_c0pa:pcie_core_serdes_alt4gxb_c0pa_component|rx_cdr_pll7"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pclk_in"
Info: Implemented 3504 device resources after synthesis - the final resource count might be different
    Info: Implemented 142 input pins
    Info: Implemented 295 output pins
    Info: Implemented 2471 logic cells
    Info: Implemented 548 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 393 megabytes
    Info: Processing ended: Sun Oct 13 14:44:08 2013
    Info: Elapsed time: 00:03:22
    Info: Total CPU time (on all processors): 00:03:23


