// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [167:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

wire  signed [7:0] trunc_ln38_fu_7505_p1;
reg  signed [7:0] trunc_ln38_reg_9622;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg  signed [7:0] trunc_ln38_reg_9622_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_reg_9622_pp0_iter2_reg;
reg  signed [7:0] trunc_ln38_reg_9622_pp0_iter3_reg;
reg  signed [7:0] trunc_ln38_1_reg_9630;
reg  signed [7:0] trunc_ln38_1_reg_9630_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_1_reg_9630_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_2_fu_7519_p4;
reg  signed [7:0] trunc_ln38_2_reg_9636;
reg  signed [7:0] trunc_ln38_2_reg_9636_pp0_iter1_reg;
wire  signed [15:0] r_V_3_fu_7544_p1;
reg   [12:0] trunc_ln717_7_reg_9658;
reg   [12:0] trunc_ln717_7_reg_9658_pp0_iter1_reg;
reg   [12:0] trunc_ln717_7_reg_9658_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_4_fu_7582_p4;
reg  signed [7:0] trunc_ln38_4_reg_9663;
reg  signed [7:0] trunc_ln38_4_reg_9663_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_5_reg_9679;
reg  signed [7:0] trunc_ln38_5_reg_9679_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_5_reg_9679_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_6_fu_7612_p4;
reg  signed [7:0] trunc_ln38_6_reg_9686;
reg  signed [7:0] trunc_ln38_6_reg_9686_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_6_reg_9686_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_7_fu_7627_p4;
reg  signed [7:0] trunc_ln38_7_reg_9697;
reg  signed [7:0] trunc_ln38_7_reg_9697_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_7_reg_9697_pp0_iter2_reg;
wire  signed [15:0] r_V_77_fu_7637_p1;
wire  signed [15:0] r_V_8_fu_7653_p1;
wire  signed [15:0] r_V_9_fu_7674_p1;
wire  signed [7:0] trunc_ln38_s_fu_7681_p4;
reg  signed [7:0] trunc_ln38_s_reg_9726;
reg  signed [7:0] trunc_ln38_s_reg_9726_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_10_reg_9738;
reg  signed [7:0] trunc_ln38_10_reg_9738_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_10_reg_9738_pp0_iter2_reg;
reg  signed [7:0] trunc_ln38_11_reg_9746;
reg  signed [7:0] trunc_ln38_11_reg_9746_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_11_reg_9746_pp0_iter2_reg;
reg  signed [7:0] trunc_ln38_12_reg_9755;
reg  signed [7:0] trunc_ln38_12_reg_9755_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_12_reg_9755_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_13_fu_7726_p4;
reg  signed [7:0] trunc_ln38_13_reg_9763;
reg  signed [7:0] trunc_ln38_13_reg_9763_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_13_reg_9763_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_14_fu_7741_p4;
reg  signed [7:0] trunc_ln38_14_reg_9774;
reg  signed [7:0] trunc_ln38_14_reg_9774_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_14_reg_9774_pp0_iter2_reg;
reg  signed [7:0] trunc_ln38_15_reg_9785;
reg  signed [7:0] trunc_ln38_15_reg_9785_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_15_reg_9785_pp0_iter2_reg;
wire  signed [7:0] trunc_ln38_16_fu_7776_p4;
reg  signed [7:0] trunc_ln38_16_reg_9793;
reg  signed [7:0] trunc_ln38_16_reg_9793_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_16_reg_9793_pp0_iter2_reg;
reg   [4:0] trunc_ln717_48_reg_9804;
reg   [4:0] trunc_ln717_48_reg_9804_pp0_iter1_reg;
reg   [4:0] trunc_ln717_48_reg_9804_pp0_iter2_reg;
reg   [7:0] tmp_2_reg_9809;
reg   [7:0] tmp_2_reg_9809_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_17_fu_7811_p4;
reg  signed [7:0] trunc_ln38_17_reg_9817;
reg  signed [7:0] trunc_ln38_17_reg_9817_pp0_iter1_reg;
wire  signed [14:0] sext_ln1171_57_fu_7836_p1;
wire   [9:0] add_ln740_25_fu_7892_p2;
reg   [9:0] add_ln740_25_reg_9835;
reg   [9:0] add_ln740_25_reg_9835_pp0_iter1_reg;
reg   [9:0] add_ln740_25_reg_9835_pp0_iter2_reg;
reg   [9:0] add_ln740_25_reg_9835_pp0_iter3_reg;
wire  signed [13:0] sext_ln1171_19_fu_7906_p1;
wire  signed [15:0] r_V_1_fu_7935_p1;
reg  signed [15:0] r_V_1_reg_9886;
reg   [10:0] trunc_ln717_4_reg_9892;
reg   [12:0] trunc_ln717_5_reg_9897;
reg   [10:0] trunc_ln717_6_reg_9902;
reg   [12:0] trunc_ln717_8_reg_9907;
reg   [11:0] trunc_ln717_10_reg_9912;
reg   [11:0] trunc_ln717_11_reg_9917;
reg   [9:0] trunc_ln717_12_reg_9922;
reg   [10:0] trunc_ln717_13_reg_9927;
reg   [12:0] trunc_ln717_18_reg_9932;
reg   [12:0] trunc_ln717_19_reg_9937;
reg   [12:0] trunc_ln717_20_reg_9942;
reg   [11:0] trunc_ln717_21_reg_9947;
reg   [12:0] trunc_ln717_22_reg_9952;
reg   [12:0] trunc_ln717_23_reg_9957;
reg   [12:0] trunc_ln717_24_reg_9962;
reg   [12:0] trunc_ln717_25_reg_9967;
reg   [12:0] trunc_ln717_26_reg_9972;
reg   [10:0] trunc_ln717_28_reg_9977;
reg   [9:0] trunc_ln717_29_reg_9982;
reg   [10:0] trunc_ln717_39_reg_9987;
reg   [10:0] trunc_ln717_42_reg_9992;
reg   [11:0] trunc_ln717_47_reg_9997;
reg   [8:0] trunc_ln717_50_reg_10002;
reg   [12:0] trunc_ln717_51_reg_10007;
reg   [12:0] trunc_ln717_52_reg_10012;
reg   [12:0] trunc_ln717_53_reg_10017;
reg   [12:0] trunc_ln717_54_reg_10022;
reg   [11:0] trunc_ln717_56_reg_10027;
reg   [11:0] trunc_ln717_57_reg_10032;
wire   [9:0] add_ln740_64_fu_8444_p2;
reg   [9:0] add_ln740_64_reg_10037;
reg   [11:0] trunc_ln5_reg_10042;
reg   [12:0] trunc_ln717_9_reg_10047;
reg   [12:0] trunc_ln717_1_reg_10052;
reg   [12:0] trunc_ln717_2_reg_10057;
reg   [10:0] trunc_ln717_14_reg_10062;
reg   [9:0] trunc_ln717_15_reg_10067;
reg   [10:0] trunc_ln717_16_reg_10072;
reg   [12:0] trunc_ln717_17_reg_10077;
reg   [12:0] trunc_ln717_27_reg_10082;
reg   [11:0] trunc_ln717_30_reg_10087;
reg   [10:0] trunc_ln717_31_reg_10092;
reg   [6:0] trunc_ln717_32_reg_10097;
reg   [9:0] trunc_ln717_33_reg_10102;
reg   [10:0] trunc_ln717_34_reg_10107;
reg   [11:0] trunc_ln717_35_reg_10112;
reg   [11:0] trunc_ln717_37_reg_10117;
reg   [7:0] trunc_ln717_40_reg_10122;
reg   [11:0] trunc_ln717_43_reg_10127;
reg   [10:0] trunc_ln717_44_reg_10132;
reg   [9:0] trunc_ln717_45_reg_10137;
reg   [12:0] trunc_ln717_46_reg_10142;
reg   [11:0] trunc_ln717_49_reg_10147;
wire   [13:0] add_ln740_11_fu_9099_p2;
reg   [13:0] add_ln740_11_reg_10152;
wire   [13:0] add_ln740_15_fu_9111_p2;
reg   [13:0] add_ln740_15_reg_10157;
wire   [9:0] add_ln740_19_fu_9117_p2;
reg   [9:0] add_ln740_19_reg_10162;
wire   [13:0] add_ln740_22_fu_9123_p2;
reg   [13:0] add_ln740_22_reg_10167;
wire   [13:0] add_ln740_30_fu_9135_p2;
reg   [13:0] add_ln740_30_reg_10172;
wire   [13:0] add_ln740_32_fu_9141_p2;
reg   [13:0] add_ln740_32_reg_10177;
wire   [13:0] add_ln740_35_fu_9153_p2;
reg   [13:0] add_ln740_35_reg_10182;
wire   [11:0] add_ln740_39_fu_9159_p2;
reg   [11:0] add_ln740_39_reg_10187;
wire   [13:0] add_ln740_42_fu_9165_p2;
reg   [13:0] add_ln740_42_reg_10192;
wire   [12:0] add_ln740_45_fu_9181_p2;
reg   [12:0] add_ln740_45_reg_10197;
wire   [12:0] add_ln740_50_fu_9193_p2;
reg   [12:0] add_ln740_50_reg_10202;
reg   [12:0] add_ln740_50_reg_10202_pp0_iter4_reg;
wire   [13:0] add_ln740_52_fu_9199_p2;
reg   [13:0] add_ln740_52_reg_10207;
wire   [13:0] add_ln740_55_fu_9211_p2;
reg   [13:0] add_ln740_55_reg_10212;
wire   [13:0] add_ln740_62_fu_9217_p2;
reg   [13:0] add_ln740_62_reg_10217;
wire   [12:0] add_ln740_65_fu_9226_p2;
reg   [12:0] add_ln740_65_reg_10222;
reg   [9:0] trunc_ln717_s_reg_10227;
reg   [12:0] trunc_ln717_3_reg_10232;
wire   [13:0] add_ln740_12_fu_9352_p2;
reg   [13:0] add_ln740_12_reg_10237;
reg   [13:0] add_ln740_12_reg_10237_pp0_iter5_reg;
wire   [13:0] add_ln740_16_fu_9363_p2;
reg   [13:0] add_ln740_16_reg_10242;
reg   [13:0] add_ln740_16_reg_10242_pp0_iter5_reg;
wire   [13:0] add_ln740_18_fu_9368_p2;
reg   [13:0] add_ln740_18_reg_10247;
wire   [10:0] add_ln740_20_fu_9377_p2;
reg   [10:0] add_ln740_20_reg_10252;
wire   [13:0] add_ln740_26_fu_9391_p2;
reg   [13:0] add_ln740_26_reg_10257;
wire   [13:0] add_ln740_31_fu_9403_p2;
reg   [13:0] add_ln740_31_reg_10262;
reg   [13:0] add_ln740_31_reg_10262_pp0_iter5_reg;
wire   [13:0] add_ln740_36_fu_9413_p2;
reg   [13:0] add_ln740_36_reg_10267;
reg   [13:0] add_ln740_36_reg_10267_pp0_iter5_reg;
wire   [11:0] add_ln740_38_fu_9418_p2;
reg   [11:0] add_ln740_38_reg_10272;
wire   [12:0] add_ln740_40_fu_9427_p2;
reg   [12:0] add_ln740_40_reg_10277;
wire   [13:0] add_ln740_46_fu_9441_p2;
reg   [13:0] add_ln740_46_reg_10282;
wire   [13:0] add_ln740_56_fu_9452_p2;
reg   [13:0] add_ln740_56_reg_10287;
reg   [13:0] add_ln740_56_reg_10287_pp0_iter5_reg;
wire   [12:0] add_ln740_58_fu_9457_p2;
reg   [12:0] add_ln740_58_reg_10292;
wire   [13:0] add_ln740_60_fu_9469_p2;
reg   [13:0] add_ln740_60_reg_10297;
wire   [13:0] add_ln740_66_fu_9483_p2;
reg   [13:0] add_ln740_66_reg_10302;
wire   [13:0] add_ln740_27_fu_9503_p2;
reg   [13:0] add_ln740_27_reg_10307;
wire   [13:0] add_ln740_47_fu_9520_p2;
reg   [13:0] add_ln740_47_reg_10312;
wire   [13:0] add_ln740_51_fu_9534_p2;
reg   [13:0] add_ln740_51_reg_10317;
wire   [13:0] add_ln740_67_fu_9548_p2;
reg   [13:0] add_ln740_67_reg_10322;
wire   [6:0] grp_fu_247_p1;
wire    ap_block_pp0_stage0;
wire   [7:0] grp_fu_249_p1;
wire   [7:0] grp_fu_252_p1;
wire   [6:0] grp_fu_253_p1;
wire   [6:0] grp_fu_254_p1;
wire   [6:0] grp_fu_256_p1;
wire   [5:0] grp_fu_257_p1;
wire  signed [7:0] grp_fu_258_p1;
wire  signed [7:0] grp_fu_259_p0;
wire   [7:0] grp_fu_259_p1;
wire  signed [7:0] grp_fu_260_p0;
wire  signed [6:0] grp_fu_260_p1;
wire   [7:0] grp_fu_261_p1;
wire  signed [7:0] grp_fu_262_p0;
wire  signed [7:0] grp_fu_262_p1;
wire  signed [6:0] grp_fu_265_p1;
wire   [6:0] grp_fu_266_p1;
wire  signed [7:0] grp_fu_267_p0;
wire   [5:0] grp_fu_267_p1;
wire   [4:0] grp_fu_272_p1;
wire  signed [6:0] grp_fu_273_p1;
wire  signed [7:0] grp_fu_277_p0;
wire  signed [7:0] grp_fu_277_p1;
wire   [7:0] grp_fu_279_p1;
wire  signed [7:0] grp_fu_285_p0;
wire  signed [7:0] grp_fu_285_p1;
wire  signed [7:0] grp_fu_288_p1;
wire  signed [5:0] grp_fu_289_p1;
wire  signed [7:0] grp_fu_290_p0;
wire   [7:0] grp_fu_290_p1;
wire   [5:0] grp_fu_291_p1;
wire  signed [7:0] grp_fu_293_p0;
wire  signed [6:0] grp_fu_293_p1;
wire  signed [5:0] grp_fu_296_p1;
wire  signed [7:0] grp_fu_297_p0;
wire  signed [5:0] grp_fu_297_p1;
wire  signed [7:0] grp_fu_298_p0;
wire  signed [7:0] grp_fu_298_p1;
wire  signed [7:0] grp_fu_300_p0;
wire   [7:0] grp_fu_300_p1;
wire  signed [5:0] grp_fu_302_p1;
wire   [6:0] grp_fu_303_p1;
wire  signed [7:0] grp_fu_304_p0;
wire  signed [7:0] grp_fu_304_p1;
wire  signed [7:0] trunc_ln38_3_fu_7534_p4;
wire   [14:0] shl_ln1171_9_fu_7554_p3;
wire  signed [15:0] sext_ln1171_13_fu_7562_p1;
wire   [15:0] sub_ln1171_12_fu_7566_p2;
wire  signed [7:0] trunc_ln38_8_fu_7643_p4;
wire   [7:0] trunc_ln38_9_fu_7664_p4;
wire  signed [7:0] trunc_ln38_18_fu_7826_p4;
wire   [9:0] shl_ln1171_31_fu_7846_p3;
wire  signed [10:0] sext_ln1171_59_fu_7854_p1;
wire  signed [10:0] sext_ln1171_58_fu_7842_p1;
wire   [10:0] sub_ln1171_27_fu_7858_p2;
wire   [6:0] trunc_ln717_41_fu_7756_p4;
wire   [7:0] trunc_ln717_55_fu_7864_p4;
wire  signed [8:0] sext_ln712_48_fu_7874_p1;
wire   [8:0] add_ln740_24_fu_7882_p2;
wire   [9:0] zext_ln740_fu_7888_p1;
wire  signed [9:0] sext_ln712_62_fu_7878_p1;
wire  signed [12:0] shl_ln1171_6_fu_7939_p3;
wire  signed [13:0] sext_ln1171_9_fu_7950_p1;
wire   [8:0] shl_ln1171_7_fu_7960_p3;
wire   [13:0] sub_ln1171_9_fu_7954_p2;
wire  signed [13:0] sext_ln1171_10_fu_7967_p1;
wire   [13:0] sub_ln1171_10_fu_7971_p2;
wire   [14:0] shl_ln1171_8_fu_7987_p3;
wire  signed [15:0] sext_ln1171_11_fu_7994_p1;
wire  signed [15:0] sext_ln1171_8_fu_7946_p1;
wire   [15:0] sub_ln1171_11_fu_7998_p2;
wire   [13:0] grp_fu_291_p2;
wire   [15:0] grp_fu_298_p2;
wire   [14:0] grp_fu_247_p2;
wire   [14:0] grp_fu_256_p2;
wire   [12:0] grp_fu_272_p2;
wire   [12:0] shl_ln1171_s_fu_8064_p3;
wire   [9:0] shl_ln1171_1_fu_8075_p3;
wire  signed [13:0] sext_ln1171_16_fu_8071_p1;
wire  signed [13:0] sext_ln1171_17_fu_8082_p1;
wire   [13:0] add_ln1171_fu_8086_p2;
wire   [15:0] grp_fu_249_p2;
wire   [15:0] grp_fu_304_p2;
wire   [15:0] grp_fu_259_p2;
wire   [14:0] grp_fu_266_p2;
wire   [15:0] grp_fu_262_p2;
wire   [15:0] grp_fu_290_p2;
wire   [15:0] grp_fu_277_p2;
wire   [15:0] grp_fu_300_p2;
wire   [15:0] grp_fu_285_p2;
wire   [13:0] grp_fu_296_p2;
wire   [11:0] shl_ln1171_11_fu_8202_p3;
wire   [9:0] shl_ln1171_12_fu_8213_p3;
wire  signed [12:0] sext_ln1171_26_fu_8220_p1;
wire  signed [12:0] sext_ln1171_25_fu_8209_p1;
wire   [12:0] sub_ln1171_14_fu_8224_p2;
wire   [13:0] grp_fu_302_p2;
wire   [13:0] grp_fu_289_p2;
wire   [14:0] grp_fu_254_p2;
wire   [10:0] shl_ln1171_24_fu_8270_p3;
wire   [8:0] shl_ln1171_25_fu_8281_p3;
wire  signed [11:0] sext_ln1171_50_fu_8277_p1;
wire  signed [11:0] sext_ln1171_51_fu_8288_p1;
wire   [11:0] sub_ln1171_23_fu_8292_p2;
wire   [14:0] shl_ln1171_26_fu_8308_p3;
wire   [9:0] shl_ln1171_27_fu_8319_p3;
wire  signed [15:0] sext_ln1171_53_fu_8326_p1;
wire  signed [15:0] sext_ln1171_52_fu_8315_p1;
wire   [15:0] sub_ln1171_24_fu_8330_p2;
wire   [14:0] shl_ln1171_28_fu_8346_p3;
wire   [8:0] shl_ln1171_29_fu_8357_p3;
wire  signed [15:0] sext_ln1171_55_fu_8364_p1;
wire  signed [15:0] sext_ln1171_54_fu_8353_p1;
wire   [15:0] sub_ln1171_25_fu_8368_p2;
wire   [15:0] grp_fu_261_p2;
wire   [9:0] shl_ln1171_30_fu_8394_p3;
wire  signed [15:0] sext_ln1171_56_fu_8401_p1;
wire   [15:0] sub_ln1171_26_fu_8405_p2;
wire   [14:0] grp_fu_293_p2;
wire   [14:0] grp_fu_260_p2;
wire  signed [9:0] sext_ln712_44_fu_8441_p1;
wire   [14:0] grp_fu_273_p2;
wire   [15:0] grp_fu_252_p2;
wire   [14:0] shl_ln1171_5_fu_8470_p3;
wire  signed [15:0] sext_ln1171_6_fu_8477_p1;
wire   [15:0] sub_ln1171_7_fu_8481_p2;
wire   [15:0] sub_ln1171_8_fu_8496_p2;
wire   [13:0] grp_fu_297_p2;
wire   [11:0] shl_ln1171_2_fu_8525_p3;
wire  signed [12:0] sext_ln1171_20_fu_8532_p1;
wire  signed [12:0] sext_ln1171_18_fu_8512_p1;
wire   [12:0] add_ln1171_1_fu_8536_p2;
wire   [13:0] grp_fu_267_p2;
wire   [14:0] shl_ln1171_3_fu_8562_p3;
wire   [8:0] shl_ln1171_10_fu_8573_p3;
wire  signed [15:0] sext_ln1171_22_fu_8580_p1;
wire  signed [15:0] sext_ln1171_21_fu_8569_p1;
wire   [15:0] sub_ln1171_13_fu_8584_p2;
wire   [15:0] grp_fu_279_p2;
wire   [14:0] grp_fu_303_p2;
wire   [12:0] shl_ln1171_13_fu_8627_p3;
wire   [10:0] shl_ln1171_14_fu_8638_p3;
wire  signed [13:0] sext_ln1171_28_fu_8634_p1;
wire  signed [13:0] sext_ln1171_29_fu_8645_p1;
wire   [13:0] sub_ln1171_15_fu_8649_p2;
wire   [8:0] shl_ln1171_15_fu_8665_p3;
wire  signed [9:0] sext_ln1171_30_fu_8672_p1;
wire   [9:0] sub_ln1171_16_fu_8676_p2;
wire   [11:0] shl_ln1171_16_fu_8695_p3;
wire  signed [12:0] sext_ln1171_33_fu_8702_p1;
wire  signed [12:0] sext_ln1171_32_fu_8692_p1;
wire   [12:0] sub_ln1171_17_fu_8706_p2;
wire   [12:0] shl_ln1171_17_fu_8722_p3;
wire   [8:0] shl_ln1171_18_fu_8733_p3;
wire  signed [13:0] sext_ln1171_35_fu_8740_p1;
wire  signed [13:0] sext_ln1171_34_fu_8729_p1;
wire   [13:0] sub_ln1171_18_fu_8744_p2;
wire   [14:0] grp_fu_265_p2;
wire   [10:0] tmp_s_fu_8773_p3;
wire  signed [11:0] sext_ln1171_37_fu_8770_p1;
wire  signed [11:0] sext_ln1171_38_fu_8780_p1;
wire   [11:0] sub_ln1171_28_fu_8784_p2;
wire   [14:0] grp_fu_253_p2;
wire   [9:0] shl_ln1171_19_fu_8813_p3;
wire  signed [10:0] sext_ln1171_41_fu_8820_p1;
wire   [10:0] sub_ln1171_19_fu_8824_p2;
wire  signed [10:0] sext_ln1171_39_fu_8810_p1;
wire   [10:0] add_ln1171_2_fu_8840_p2;
wire   [13:0] shl_ln1171_20_fu_8856_p3;
wire   [11:0] shl_ln1171_21_fu_8867_p3;
wire  signed [14:0] sext_ln1171_42_fu_8863_p1;
wire  signed [14:0] sext_ln1171_43_fu_8874_p1;
wire   [14:0] sub_ln1171_20_fu_8878_p2;
wire   [13:0] grp_fu_257_p2;
wire   [11:0] tmp_1_fu_8907_p3;
wire  signed [12:0] sext_ln1171_44_fu_8894_p1;
wire  signed [12:0] sext_ln1171_46_fu_8914_p1;
wire   [12:0] sub_ln1171_29_fu_8918_p2;
wire   [15:0] grp_fu_288_p2;
wire   [13:0] shl_ln1171_22_fu_8944_p3;
wire  signed [14:0] sext_ln1171_48_fu_8951_p1;
wire   [9:0] shl_ln1171_23_fu_8961_p3;
wire   [14:0] sub_ln1171_21_fu_8955_p2;
wire  signed [14:0] sext_ln1171_49_fu_8968_p1;
wire   [14:0] sub_ln1171_22_fu_8972_p2;
wire   [10:0] shl_ln2_fu_8600_p3;
wire   [8:0] trunc_ln717_36_fu_8790_p4;
wire   [7:0] trunc_ln717_38_fu_8830_p4;
wire  signed [13:0] sext_ln712_13_fu_8997_p1;
wire  signed [13:0] sext_ln712_16_fu_9006_p1;
wire   [13:0] add_ln740_10_fu_9093_p2;
wire  signed [13:0] sext_ln712_10_fu_8988_p1;
wire  signed [13:0] sext_ln712_27_fu_9028_p1;
wire  signed [13:0] sext_ln712_30_fu_9037_p1;
wire   [13:0] add_ln740_14_fu_9105_p2;
wire  signed [13:0] sext_ln712_24_fu_9018_p1;
wire  signed [9:0] sext_ln712_42_fu_9052_p1;
wire  signed [9:0] sext_ln712_45_fu_9056_p1;
wire  signed [13:0] sext_ln712_54_fu_9066_p1;
wire  signed [13:0] sext_ln712_59_fu_9078_p1;
wire  signed [13:0] sext_ln712_14_fu_9000_p1;
wire  signed [13:0] sext_ln712_17_fu_9009_p1;
wire   [13:0] add_ln740_29_fu_9129_p2;
wire  signed [13:0] sext_ln712_11_fu_8991_p1;
wire  signed [13:0] sext_ln712_23_fu_9015_p1;
wire  signed [13:0] sext_ln712_25_fu_9021_p1;
wire  signed [13:0] sext_ln712_31_fu_9040_p1;
wire  signed [13:0] sext_ln712_34_fu_9046_p1;
wire   [13:0] add_ln740_34_fu_9147_p2;
wire  signed [13:0] sext_ln712_28_fu_9031_p1;
wire  signed [11:0] sext_ln712_46_fu_9060_p1;
wire  signed [11:0] sext_ln712_49_fu_9063_p1;
wire  signed [13:0] sext_ln712_57_fu_9072_p1;
wire  signed [13:0] sext_ln712_60_fu_9081_p1;
wire  signed [5:0] sext_ln712_55_fu_9069_p1;
wire   [5:0] add_ln740_44_fu_9171_p2;
wire  signed [12:0] sext_ln740_11_fu_9177_p1;
wire  signed [12:0] sext_ln712_63_fu_9087_p1;
wire  signed [12:0] sext_ln712_15_fu_9003_p1;
wire  signed [12:0] sext_ln712_18_fu_9012_p1;
wire   [12:0] add_ln740_49_fu_9187_p2;
wire  signed [12:0] sext_ln712_12_fu_8994_p1;
wire  signed [13:0] sext_ln712_26_fu_9024_p1;
wire  signed [13:0] sext_ln712_32_fu_9043_p1;
wire  signed [13:0] sext_ln712_35_fu_9049_p1;
wire   [13:0] add_ln740_54_fu_9205_p2;
wire  signed [13:0] sext_ln712_29_fu_9034_p1;
wire  signed [13:0] sext_ln712_58_fu_9075_p1;
wire  signed [13:0] sext_ln712_61_fu_9084_p1;
wire   [12:0] zext_ln740_4_fu_9223_p1;
wire  signed [12:0] sext_ln740_fu_9090_p1;
wire   [11:0] shl_ln_fu_9232_p3;
wire   [9:0] shl_ln1171_4_fu_9243_p3;
wire  signed [12:0] sext_ln1171_5_fu_9250_p1;
wire  signed [12:0] sext_ln1171_4_fu_9239_p1;
wire   [12:0] sub_ln1171_fu_9254_p2;
wire   [15:0] grp_fu_258_p2;
wire  signed [13:0] sext_ln712_fu_9280_p1;
wire  signed [13:0] sext_ln712_7_fu_9286_p1;
wire   [13:0] add_ln740_9_fu_9346_p2;
wire  signed [13:0] sext_ln712_19_fu_9292_p1;
wire  signed [13:0] sext_ln712_22_fu_9301_p1;
wire   [13:0] add_ln740_13_fu_9357_p2;
wire  signed [13:0] sext_ln712_33_fu_9304_p1;
wire  signed [13:0] sext_ln712_36_fu_9307_p1;
wire  signed [10:0] sext_ln740_6_fu_9374_p1;
wire  signed [10:0] sext_ln712_39_fu_9316_p1;
wire  signed [13:0] sext_ln712_51_fu_9334_p1;
wire   [13:0] zext_ln740_3_fu_9388_p1;
wire   [13:0] add_ln740_23_fu_9383_p2;
wire  signed [13:0] sext_ln712_5_fu_9283_p1;
wire  signed [13:0] sext_ln712_8_fu_9289_p1;
wire   [13:0] add_ln740_28_fu_9397_p2;
wire  signed [13:0] sext_ln712_20_fu_9295_p1;
wire   [13:0] add_ln740_33_fu_9408_p2;
wire  signed [11:0] sext_ln712_37_fu_9310_p1;
wire  signed [11:0] sext_ln712_40_fu_9319_p1;
wire  signed [12:0] sext_ln740_9_fu_9424_p1;
wire  signed [12:0] sext_ln712_43_fu_9325_p1;
wire  signed [13:0] sext_ln712_52_fu_9337_p1;
wire  signed [13:0] sext_ln740_12_fu_9438_p1;
wire   [13:0] add_ln740_43_fu_9433_p2;
wire  signed [13:0] sext_ln712_21_fu_9298_p1;
wire   [13:0] add_ln740_53_fu_9447_p2;
wire  signed [12:0] sext_ln712_38_fu_9313_p1;
wire  signed [12:0] sext_ln712_41_fu_9322_p1;
wire  signed [13:0] sext_ln712_50_fu_9331_p1;
wire  signed [13:0] sext_ln712_53_fu_9340_p1;
wire   [13:0] add_ln740_59_fu_9463_p2;
wire  signed [13:0] sext_ln712_47_fu_9328_p1;
wire  signed [13:0] sext_ln712_56_fu_9343_p1;
wire  signed [13:0] sext_ln740_15_fu_9480_p1;
wire   [13:0] add_ln740_63_fu_9475_p2;
wire  signed [13:0] sext_ln740_7_fu_9495_p1;
wire   [13:0] add_ln740_21_fu_9498_p2;
wire  signed [13:0] sext_ln740_10_fu_9511_p1;
wire  signed [13:0] sext_ln740_8_fu_9508_p1;
wire   [13:0] add_ln740_41_fu_9514_p2;
wire  signed [13:0] sext_ln712_6_fu_9489_p1;
wire  signed [13:0] sext_ln712_9_fu_9492_p1;
wire  signed [13:0] sext_ln740_13_fu_9531_p1;
wire   [13:0] add_ln740_48_fu_9525_p2;
wire  signed [13:0] sext_ln740_14_fu_9540_p1;
wire   [13:0] add_ln740_61_fu_9543_p2;
wire   [13:0] add_ln740_17_fu_9553_p2;
wire   [13:0] add_ln740_fu_9557_p2;
wire   [13:0] add_ln740_37_fu_9570_p2;
wire   [13:0] add_ln740_3_fu_9574_p2;
wire   [13:0] add_ln740_57_fu_9587_p2;
wire   [13:0] add_ln740_4_fu_9591_p2;
wire   [15:0] shl_ln3_fu_9562_p3;
wire   [15:0] shl_ln740_3_fu_9579_p3;
wire   [15:0] shl_ln740_4_fu_9596_p3;
reg    grp_fu_247_ce;
reg    grp_fu_249_ce;
reg    grp_fu_252_ce;
reg    grp_fu_253_ce;
reg    grp_fu_254_ce;
reg    grp_fu_256_ce;
reg    grp_fu_257_ce;
reg    grp_fu_258_ce;
reg    grp_fu_259_ce;
reg    grp_fu_260_ce;
reg    grp_fu_261_ce;
reg    grp_fu_262_ce;
reg    grp_fu_265_ce;
reg    grp_fu_266_ce;
reg    grp_fu_267_ce;
reg    grp_fu_272_ce;
reg    grp_fu_273_ce;
reg    grp_fu_277_ce;
reg    grp_fu_279_ce;
reg    grp_fu_285_ce;
reg    grp_fu_288_ce;
reg    grp_fu_289_ce;
reg    grp_fu_290_ce;
reg    grp_fu_291_ce;
reg    grp_fu_293_ce;
reg    grp_fu_296_ce;
reg    grp_fu_297_ce;
reg    grp_fu_298_ce;
reg    grp_fu_300_ce;
reg    grp_fu_302_ce;
reg    grp_fu_303_ce;
reg    grp_fu_304_ce;
reg    ap_ce_reg;
reg   [167:0] p_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_3_fu_7534_p4),
    .din1(grp_fu_247_p1),
    .ce(grp_fu_247_ce),
    .dout(grp_fu_247_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_6_fu_7612_p4),
    .din1(grp_fu_249_p1),
    .ce(grp_fu_249_ce),
    .dout(grp_fu_249_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_reg_9622),
    .din1(grp_fu_252_p1),
    .ce(grp_fu_252_ce),
    .dout(grp_fu_252_p2)
);

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_12_reg_9755),
    .din1(grp_fu_253_p1),
    .ce(grp_fu_253_ce),
    .dout(grp_fu_253_p2)
);

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_16_fu_7776_p4),
    .din1(grp_fu_254_p1),
    .ce(grp_fu_254_ce),
    .dout(grp_fu_254_p2)
);

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_4_fu_7582_p4),
    .din1(grp_fu_256_p1),
    .ce(grp_fu_256_ce),
    .dout(grp_fu_256_p2)
);

myproject_mul_8s_6ns_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_0_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_15_reg_9785),
    .din1(grp_fu_257_p1),
    .ce(grp_fu_257_ce),
    .dout(grp_fu_257_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_1_reg_9630_pp0_iter1_reg),
    .din1(grp_fu_258_p1),
    .ce(grp_fu_258_ce),
    .dout(grp_fu_258_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_259_p0),
    .din1(grp_fu_259_p1),
    .ce(grp_fu_259_ce),
    .dout(grp_fu_259_p2)
);

myproject_mul_8s_7s_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_0_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_260_p0),
    .din1(grp_fu_260_p1),
    .ce(grp_fu_260_ce),
    .dout(grp_fu_260_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_17_fu_7811_p4),
    .din1(grp_fu_261_p1),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(grp_fu_262_ce),
    .dout(grp_fu_262_p2)
);

myproject_mul_8s_7s_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_0_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_11_reg_9746),
    .din1(grp_fu_265_p1),
    .ce(grp_fu_265_ce),
    .dout(grp_fu_265_p2)
);

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_8_fu_7643_p4),
    .din1(grp_fu_266_p1),
    .ce(grp_fu_266_ce),
    .dout(grp_fu_266_p2)
);

myproject_mul_8s_6ns_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_0_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_267_p0),
    .din1(grp_fu_267_p1),
    .ce(grp_fu_267_ce),
    .dout(grp_fu_267_p2)
);

myproject_mul_8s_5ns_13_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5ns_13_3_0_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_4_fu_7582_p4),
    .din1(grp_fu_272_p1),
    .ce(grp_fu_272_ce),
    .dout(grp_fu_272_p2)
);

myproject_mul_8s_7s_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_0_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_reg_9622),
    .din1(grp_fu_273_p1),
    .ce(grp_fu_273_ce),
    .dout(grp_fu_273_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_277_p0),
    .din1(grp_fu_277_p1),
    .ce(grp_fu_277_ce),
    .dout(grp_fu_277_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_s_reg_9726),
    .din1(grp_fu_279_p1),
    .ce(grp_fu_279_ce),
    .dout(grp_fu_279_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(grp_fu_285_p1),
    .ce(grp_fu_285_ce),
    .dout(grp_fu_285_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_15_reg_9785),
    .din1(grp_fu_288_p1),
    .ce(grp_fu_288_ce),
    .dout(grp_fu_288_p2)
);

myproject_mul_8s_6s_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_0_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_14_fu_7741_p4),
    .din1(grp_fu_289_p1),
    .ce(grp_fu_289_ce),
    .dout(grp_fu_289_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_290_p0),
    .din1(grp_fu_290_p1),
    .ce(grp_fu_290_ce),
    .dout(grp_fu_290_p2)
);

myproject_mul_8s_6ns_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_0_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_2_fu_7519_p4),
    .din1(grp_fu_291_p1),
    .ce(grp_fu_291_ce),
    .dout(grp_fu_291_p2)
);

myproject_mul_8s_7s_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_0_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_293_p0),
    .din1(grp_fu_293_p1),
    .ce(grp_fu_293_ce),
    .dout(grp_fu_293_p2)
);

myproject_mul_8s_6s_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_0_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_s_fu_7681_p4),
    .din1(grp_fu_296_p1),
    .ce(grp_fu_296_ce),
    .dout(grp_fu_296_p2)
);

myproject_mul_8s_6s_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_0_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_297_p0),
    .din1(grp_fu_297_p1),
    .ce(grp_fu_297_ce),
    .dout(grp_fu_297_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .ce(grp_fu_298_ce),
    .dout(grp_fu_298_p2)
);

myproject_mul_8s_8ns_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_0_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_300_p0),
    .din1(grp_fu_300_p1),
    .ce(grp_fu_300_ce),
    .dout(grp_fu_300_p2)
);

myproject_mul_8s_6s_14_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_0_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_13_fu_7726_p4),
    .din1(grp_fu_302_p1),
    .ce(grp_fu_302_ce),
    .dout(grp_fu_302_p2)
);

myproject_mul_8s_7ns_15_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_0_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_10_reg_9738),
    .din1(grp_fu_303_p1),
    .ce(grp_fu_303_ce),
    .dout(grp_fu_303_p2)
);

myproject_mul_8s_8s_16_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_0_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_304_p0),
    .din1(grp_fu_304_p1),
    .ce(grp_fu_304_ce),
    .dout(grp_fu_304_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln740_11_reg_10152 <= add_ln740_11_fu_9099_p2;
        add_ln740_12_reg_10237 <= add_ln740_12_fu_9352_p2;
        add_ln740_12_reg_10237_pp0_iter5_reg <= add_ln740_12_reg_10237;
        add_ln740_15_reg_10157 <= add_ln740_15_fu_9111_p2;
        add_ln740_16_reg_10242 <= add_ln740_16_fu_9363_p2;
        add_ln740_16_reg_10242_pp0_iter5_reg <= add_ln740_16_reg_10242;
        add_ln740_18_reg_10247 <= add_ln740_18_fu_9368_p2;
        add_ln740_19_reg_10162 <= add_ln740_19_fu_9117_p2;
        add_ln740_20_reg_10252 <= add_ln740_20_fu_9377_p2;
        add_ln740_22_reg_10167 <= add_ln740_22_fu_9123_p2;
        add_ln740_25_reg_9835 <= add_ln740_25_fu_7892_p2;
        add_ln740_25_reg_9835_pp0_iter1_reg <= add_ln740_25_reg_9835;
        add_ln740_25_reg_9835_pp0_iter2_reg <= add_ln740_25_reg_9835_pp0_iter1_reg;
        add_ln740_25_reg_9835_pp0_iter3_reg <= add_ln740_25_reg_9835_pp0_iter2_reg;
        add_ln740_26_reg_10257 <= add_ln740_26_fu_9391_p2;
        add_ln740_27_reg_10307 <= add_ln740_27_fu_9503_p2;
        add_ln740_30_reg_10172 <= add_ln740_30_fu_9135_p2;
        add_ln740_31_reg_10262 <= add_ln740_31_fu_9403_p2;
        add_ln740_31_reg_10262_pp0_iter5_reg <= add_ln740_31_reg_10262;
        add_ln740_32_reg_10177 <= add_ln740_32_fu_9141_p2;
        add_ln740_35_reg_10182 <= add_ln740_35_fu_9153_p2;
        add_ln740_36_reg_10267 <= add_ln740_36_fu_9413_p2;
        add_ln740_36_reg_10267_pp0_iter5_reg <= add_ln740_36_reg_10267;
        add_ln740_38_reg_10272 <= add_ln740_38_fu_9418_p2;
        add_ln740_39_reg_10187 <= add_ln740_39_fu_9159_p2;
        add_ln740_40_reg_10277 <= add_ln740_40_fu_9427_p2;
        add_ln740_42_reg_10192 <= add_ln740_42_fu_9165_p2;
        add_ln740_45_reg_10197 <= add_ln740_45_fu_9181_p2;
        add_ln740_46_reg_10282 <= add_ln740_46_fu_9441_p2;
        add_ln740_47_reg_10312 <= add_ln740_47_fu_9520_p2;
        add_ln740_50_reg_10202 <= add_ln740_50_fu_9193_p2;
        add_ln740_50_reg_10202_pp0_iter4_reg <= add_ln740_50_reg_10202;
        add_ln740_51_reg_10317 <= add_ln740_51_fu_9534_p2;
        add_ln740_52_reg_10207 <= add_ln740_52_fu_9199_p2;
        add_ln740_55_reg_10212 <= add_ln740_55_fu_9211_p2;
        add_ln740_56_reg_10287 <= add_ln740_56_fu_9452_p2;
        add_ln740_56_reg_10287_pp0_iter5_reg <= add_ln740_56_reg_10287;
        add_ln740_58_reg_10292 <= add_ln740_58_fu_9457_p2;
        add_ln740_60_reg_10297 <= add_ln740_60_fu_9469_p2;
        add_ln740_62_reg_10217 <= add_ln740_62_fu_9217_p2;
        add_ln740_64_reg_10037 <= add_ln740_64_fu_8444_p2;
        add_ln740_65_reg_10222 <= add_ln740_65_fu_9226_p2;
        add_ln740_66_reg_10302 <= add_ln740_66_fu_9483_p2;
        add_ln740_67_reg_10322 <= add_ln740_67_fu_9548_p2;
        r_V_1_reg_9886 <= r_V_1_fu_7935_p1;
        tmp_2_reg_9809 <= {{p_read_int_reg[151:144]}};
        tmp_2_reg_9809_pp0_iter1_reg <= tmp_2_reg_9809;
        trunc_ln38_10_reg_9738 <= {{p_read_int_reg[95:88]}};
        trunc_ln38_10_reg_9738_pp0_iter1_reg <= trunc_ln38_10_reg_9738;
        trunc_ln38_10_reg_9738_pp0_iter2_reg <= trunc_ln38_10_reg_9738_pp0_iter1_reg;
        trunc_ln38_11_reg_9746 <= {{p_read_int_reg[103:96]}};
        trunc_ln38_11_reg_9746_pp0_iter1_reg <= trunc_ln38_11_reg_9746;
        trunc_ln38_11_reg_9746_pp0_iter2_reg <= trunc_ln38_11_reg_9746_pp0_iter1_reg;
        trunc_ln38_12_reg_9755 <= {{p_read_int_reg[111:104]}};
        trunc_ln38_12_reg_9755_pp0_iter1_reg <= trunc_ln38_12_reg_9755;
        trunc_ln38_12_reg_9755_pp0_iter2_reg <= trunc_ln38_12_reg_9755_pp0_iter1_reg;
        trunc_ln38_13_reg_9763 <= {{p_read_int_reg[119:112]}};
        trunc_ln38_13_reg_9763_pp0_iter1_reg <= trunc_ln38_13_reg_9763;
        trunc_ln38_13_reg_9763_pp0_iter2_reg <= trunc_ln38_13_reg_9763_pp0_iter1_reg;
        trunc_ln38_14_reg_9774 <= {{p_read_int_reg[127:120]}};
        trunc_ln38_14_reg_9774_pp0_iter1_reg <= trunc_ln38_14_reg_9774;
        trunc_ln38_14_reg_9774_pp0_iter2_reg <= trunc_ln38_14_reg_9774_pp0_iter1_reg;
        trunc_ln38_15_reg_9785 <= {{p_read_int_reg[135:128]}};
        trunc_ln38_15_reg_9785_pp0_iter1_reg <= trunc_ln38_15_reg_9785;
        trunc_ln38_15_reg_9785_pp0_iter2_reg <= trunc_ln38_15_reg_9785_pp0_iter1_reg;
        trunc_ln38_16_reg_9793 <= {{p_read_int_reg[143:136]}};
        trunc_ln38_16_reg_9793_pp0_iter1_reg <= trunc_ln38_16_reg_9793;
        trunc_ln38_16_reg_9793_pp0_iter2_reg <= trunc_ln38_16_reg_9793_pp0_iter1_reg;
        trunc_ln38_17_reg_9817 <= {{p_read_int_reg[159:152]}};
        trunc_ln38_17_reg_9817_pp0_iter1_reg <= trunc_ln38_17_reg_9817;
        trunc_ln38_1_reg_9630 <= {{p_read_int_reg[15:8]}};
        trunc_ln38_1_reg_9630_pp0_iter1_reg <= trunc_ln38_1_reg_9630;
        trunc_ln38_1_reg_9630_pp0_iter2_reg <= trunc_ln38_1_reg_9630_pp0_iter1_reg;
        trunc_ln38_2_reg_9636 <= {{p_read_int_reg[23:16]}};
        trunc_ln38_2_reg_9636_pp0_iter1_reg <= trunc_ln38_2_reg_9636;
        trunc_ln38_4_reg_9663 <= {{p_read_int_reg[39:32]}};
        trunc_ln38_4_reg_9663_pp0_iter1_reg <= trunc_ln38_4_reg_9663;
        trunc_ln38_5_reg_9679 <= {{p_read_int_reg[47:40]}};
        trunc_ln38_5_reg_9679_pp0_iter1_reg <= trunc_ln38_5_reg_9679;
        trunc_ln38_5_reg_9679_pp0_iter2_reg <= trunc_ln38_5_reg_9679_pp0_iter1_reg;
        trunc_ln38_6_reg_9686 <= {{p_read_int_reg[55:48]}};
        trunc_ln38_6_reg_9686_pp0_iter1_reg <= trunc_ln38_6_reg_9686;
        trunc_ln38_6_reg_9686_pp0_iter2_reg <= trunc_ln38_6_reg_9686_pp0_iter1_reg;
        trunc_ln38_7_reg_9697 <= {{p_read_int_reg[63:56]}};
        trunc_ln38_7_reg_9697_pp0_iter1_reg <= trunc_ln38_7_reg_9697;
        trunc_ln38_7_reg_9697_pp0_iter2_reg <= trunc_ln38_7_reg_9697_pp0_iter1_reg;
        trunc_ln38_reg_9622 <= trunc_ln38_fu_7505_p1;
        trunc_ln38_reg_9622_pp0_iter1_reg <= trunc_ln38_reg_9622;
        trunc_ln38_reg_9622_pp0_iter2_reg <= trunc_ln38_reg_9622_pp0_iter1_reg;
        trunc_ln38_reg_9622_pp0_iter3_reg <= trunc_ln38_reg_9622_pp0_iter2_reg;
        trunc_ln38_s_reg_9726 <= {{p_read_int_reg[87:80]}};
        trunc_ln38_s_reg_9726_pp0_iter1_reg <= trunc_ln38_s_reg_9726;
        trunc_ln5_reg_10042 <= {{grp_fu_273_p2[14:3]}};
        trunc_ln717_10_reg_9912 <= {{grp_fu_247_p2[14:3]}};
        trunc_ln717_11_reg_9917 <= {{grp_fu_256_p2[14:3]}};
        trunc_ln717_12_reg_9922 <= {{grp_fu_272_p2[12:3]}};
        trunc_ln717_13_reg_9927 <= {{add_ln1171_fu_8086_p2[13:3]}};
        trunc_ln717_14_reg_10062 <= {{grp_fu_297_p2[13:3]}};
        trunc_ln717_15_reg_10067 <= {{add_ln1171_1_fu_8536_p2[12:3]}};
        trunc_ln717_16_reg_10072 <= {{grp_fu_267_p2[13:3]}};
        trunc_ln717_17_reg_10077 <= {{sub_ln1171_13_fu_8584_p2[15:3]}};
        trunc_ln717_18_reg_9932 <= {{grp_fu_249_p2[15:3]}};
        trunc_ln717_19_reg_9937 <= {{grp_fu_304_p2[15:3]}};
        trunc_ln717_1_reg_10052 <= {{sub_ln1171_7_fu_8481_p2[15:3]}};
        trunc_ln717_20_reg_9942 <= {{grp_fu_259_p2[15:3]}};
        trunc_ln717_21_reg_9947 <= {{grp_fu_266_p2[14:3]}};
        trunc_ln717_22_reg_9952 <= {{grp_fu_262_p2[15:3]}};
        trunc_ln717_23_reg_9957 <= {{grp_fu_290_p2[15:3]}};
        trunc_ln717_24_reg_9962 <= {{grp_fu_277_p2[15:3]}};
        trunc_ln717_25_reg_9967 <= {{grp_fu_300_p2[15:3]}};
        trunc_ln717_26_reg_9972 <= {{grp_fu_285_p2[15:3]}};
        trunc_ln717_27_reg_10082 <= {{grp_fu_279_p2[15:3]}};
        trunc_ln717_28_reg_9977 <= {{grp_fu_296_p2[13:3]}};
        trunc_ln717_29_reg_9982 <= {{sub_ln1171_14_fu_8224_p2[12:3]}};
        trunc_ln717_2_reg_10057 <= {{sub_ln1171_8_fu_8496_p2[15:3]}};
        trunc_ln717_30_reg_10087 <= {{grp_fu_303_p2[14:3]}};
        trunc_ln717_31_reg_10092 <= {{sub_ln1171_15_fu_8649_p2[13:3]}};
        trunc_ln717_32_reg_10097 <= {{sub_ln1171_16_fu_8676_p2[9:3]}};
        trunc_ln717_33_reg_10102 <= {{sub_ln1171_17_fu_8706_p2[12:3]}};
        trunc_ln717_34_reg_10107 <= {{sub_ln1171_18_fu_8744_p2[13:3]}};
        trunc_ln717_35_reg_10112 <= {{grp_fu_265_p2[14:3]}};
        trunc_ln717_37_reg_10117 <= {{grp_fu_253_p2[14:3]}};
        trunc_ln717_39_reg_9987 <= {{grp_fu_302_p2[13:3]}};
        trunc_ln717_3_reg_10232 <= {{grp_fu_258_p2[15:3]}};
        trunc_ln717_40_reg_10122 <= {{add_ln1171_2_fu_8840_p2[10:3]}};
        trunc_ln717_42_reg_9992 <= {{grp_fu_289_p2[13:3]}};
        trunc_ln717_43_reg_10127 <= {{sub_ln1171_20_fu_8878_p2[14:3]}};
        trunc_ln717_44_reg_10132 <= {{grp_fu_257_p2[13:3]}};
        trunc_ln717_45_reg_10137 <= {{sub_ln1171_29_fu_8918_p2[12:3]}};
        trunc_ln717_46_reg_10142 <= {{grp_fu_288_p2[15:3]}};
        trunc_ln717_47_reg_9997 <= {{grp_fu_254_p2[14:3]}};
        trunc_ln717_48_reg_9804 <= {{p_read_int_reg[143:139]}};
        trunc_ln717_48_reg_9804_pp0_iter1_reg <= trunc_ln717_48_reg_9804;
        trunc_ln717_48_reg_9804_pp0_iter2_reg <= trunc_ln717_48_reg_9804_pp0_iter1_reg;
        trunc_ln717_49_reg_10147 <= {{sub_ln1171_22_fu_8972_p2[14:3]}};
        trunc_ln717_4_reg_9892 <= {{sub_ln1171_10_fu_7971_p2[13:3]}};
        trunc_ln717_50_reg_10002 <= {{sub_ln1171_23_fu_8292_p2[11:3]}};
        trunc_ln717_51_reg_10007 <= {{sub_ln1171_24_fu_8330_p2[15:3]}};
        trunc_ln717_52_reg_10012 <= {{sub_ln1171_25_fu_8368_p2[15:3]}};
        trunc_ln717_53_reg_10017 <= {{grp_fu_261_p2[15:3]}};
        trunc_ln717_54_reg_10022 <= {{sub_ln1171_26_fu_8405_p2[15:3]}};
        trunc_ln717_56_reg_10027 <= {{grp_fu_293_p2[14:3]}};
        trunc_ln717_57_reg_10032 <= {{grp_fu_260_p2[14:3]}};
        trunc_ln717_5_reg_9897 <= {{sub_ln1171_11_fu_7998_p2[15:3]}};
        trunc_ln717_6_reg_9902 <= {{grp_fu_291_p2[13:3]}};
        trunc_ln717_7_reg_9658 <= {{sub_ln1171_12_fu_7566_p2[15:3]}};
        trunc_ln717_7_reg_9658_pp0_iter1_reg <= trunc_ln717_7_reg_9658;
        trunc_ln717_7_reg_9658_pp0_iter2_reg <= trunc_ln717_7_reg_9658_pp0_iter1_reg;
        trunc_ln717_8_reg_9907 <= {{grp_fu_298_p2[15:3]}};
        trunc_ln717_9_reg_10047 <= {{grp_fu_252_p2[15:3]}};
        trunc_ln717_s_reg_10227 <= {{sub_ln1171_fu_9254_p2[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[15 : 2] <= shl_ln3_fu_9562_p3[15 : 2];
        ap_return_1_int_reg[15 : 2] <= shl_ln740_3_fu_9579_p3[15 : 2];
        ap_return_2_int_reg[15 : 2] <= shl_ln740_4_fu_9596_p3[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = shl_ln3_fu_9562_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = shl_ln740_3_fu_9579_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = shl_ln740_4_fu_9596_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_247_ce = 1'b1;
    end else begin
        grp_fu_247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_249_ce = 1'b1;
    end else begin
        grp_fu_249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_252_ce = 1'b1;
    end else begin
        grp_fu_252_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_253_ce = 1'b1;
    end else begin
        grp_fu_253_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_254_ce = 1'b1;
    end else begin
        grp_fu_254_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_256_ce = 1'b1;
    end else begin
        grp_fu_256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_257_ce = 1'b1;
    end else begin
        grp_fu_257_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_258_ce = 1'b1;
    end else begin
        grp_fu_258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_259_ce = 1'b1;
    end else begin
        grp_fu_259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_260_ce = 1'b1;
    end else begin
        grp_fu_260_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_261_ce = 1'b1;
    end else begin
        grp_fu_261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_262_ce = 1'b1;
    end else begin
        grp_fu_262_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_265_ce = 1'b1;
    end else begin
        grp_fu_265_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_266_ce = 1'b1;
    end else begin
        grp_fu_266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_267_ce = 1'b1;
    end else begin
        grp_fu_267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_272_ce = 1'b1;
    end else begin
        grp_fu_272_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_273_ce = 1'b1;
    end else begin
        grp_fu_273_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_277_ce = 1'b1;
    end else begin
        grp_fu_277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_279_ce = 1'b1;
    end else begin
        grp_fu_279_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_285_ce = 1'b1;
    end else begin
        grp_fu_285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_288_ce = 1'b1;
    end else begin
        grp_fu_288_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_289_ce = 1'b1;
    end else begin
        grp_fu_289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_290_ce = 1'b1;
    end else begin
        grp_fu_290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_291_ce = 1'b1;
    end else begin
        grp_fu_291_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_293_ce = 1'b1;
    end else begin
        grp_fu_293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_296_ce = 1'b1;
    end else begin
        grp_fu_296_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_297_ce = 1'b1;
    end else begin
        grp_fu_297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_298_ce = 1'b1;
    end else begin
        grp_fu_298_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_300_ce = 1'b1;
    end else begin
        grp_fu_300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_302_ce = 1'b1;
    end else begin
        grp_fu_302_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_303_ce = 1'b1;
    end else begin
        grp_fu_303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_304_ce = 1'b1;
    end else begin
        grp_fu_304_ce = 1'b0;
    end
end

assign add_ln1171_1_fu_8536_p2 = ($signed(sext_ln1171_20_fu_8532_p1) + $signed(sext_ln1171_18_fu_8512_p1));

assign add_ln1171_2_fu_8840_p2 = ($signed(sext_ln1171_41_fu_8820_p1) + $signed(sext_ln1171_39_fu_8810_p1));

assign add_ln1171_fu_8086_p2 = ($signed(sext_ln1171_16_fu_8071_p1) + $signed(sext_ln1171_17_fu_8082_p1));

assign add_ln740_10_fu_9093_p2 = ($signed(sext_ln712_13_fu_8997_p1) + $signed(sext_ln712_16_fu_9006_p1));

assign add_ln740_11_fu_9099_p2 = ($signed(add_ln740_10_fu_9093_p2) + $signed(sext_ln712_10_fu_8988_p1));

assign add_ln740_12_fu_9352_p2 = (add_ln740_11_reg_10152 + add_ln740_9_fu_9346_p2);

assign add_ln740_13_fu_9357_p2 = ($signed(sext_ln712_19_fu_9292_p1) + $signed(sext_ln712_22_fu_9301_p1));

assign add_ln740_14_fu_9105_p2 = ($signed(sext_ln712_27_fu_9028_p1) + $signed(sext_ln712_30_fu_9037_p1));

assign add_ln740_15_fu_9111_p2 = ($signed(add_ln740_14_fu_9105_p2) + $signed(sext_ln712_24_fu_9018_p1));

assign add_ln740_16_fu_9363_p2 = (add_ln740_15_reg_10157 + add_ln740_13_fu_9357_p2);

assign add_ln740_17_fu_9553_p2 = (add_ln740_16_reg_10242_pp0_iter5_reg + add_ln740_12_reg_10237_pp0_iter5_reg);

assign add_ln740_18_fu_9368_p2 = ($signed(sext_ln712_33_fu_9304_p1) + $signed(sext_ln712_36_fu_9307_p1));

assign add_ln740_19_fu_9117_p2 = ($signed(sext_ln712_42_fu_9052_p1) + $signed(sext_ln712_45_fu_9056_p1));

assign add_ln740_20_fu_9377_p2 = ($signed(sext_ln740_6_fu_9374_p1) + $signed(sext_ln712_39_fu_9316_p1));

assign add_ln740_21_fu_9498_p2 = ($signed(sext_ln740_7_fu_9495_p1) + $signed(add_ln740_18_reg_10247));

assign add_ln740_22_fu_9123_p2 = ($signed(sext_ln712_54_fu_9066_p1) + $signed(sext_ln712_59_fu_9078_p1));

assign add_ln740_23_fu_9383_p2 = ($signed(add_ln740_22_reg_10167) + $signed(sext_ln712_51_fu_9334_p1));

assign add_ln740_24_fu_7882_p2 = ($signed(sext_ln712_48_fu_7874_p1) + $signed(9'd384));

assign add_ln740_25_fu_7892_p2 = ($signed(zext_ln740_fu_7888_p1) + $signed(sext_ln712_62_fu_7878_p1));

assign add_ln740_26_fu_9391_p2 = (zext_ln740_3_fu_9388_p1 + add_ln740_23_fu_9383_p2);

assign add_ln740_27_fu_9503_p2 = (add_ln740_26_reg_10257 + add_ln740_21_fu_9498_p2);

assign add_ln740_28_fu_9397_p2 = ($signed(sext_ln712_5_fu_9283_p1) + $signed(sext_ln712_8_fu_9289_p1));

assign add_ln740_29_fu_9129_p2 = ($signed(sext_ln712_14_fu_9000_p1) + $signed(sext_ln712_17_fu_9009_p1));

assign add_ln740_30_fu_9135_p2 = ($signed(add_ln740_29_fu_9129_p2) + $signed(sext_ln712_11_fu_8991_p1));

assign add_ln740_31_fu_9403_p2 = (add_ln740_30_reg_10172 + add_ln740_28_fu_9397_p2);

assign add_ln740_32_fu_9141_p2 = ($signed(sext_ln712_23_fu_9015_p1) + $signed(sext_ln712_25_fu_9021_p1));

assign add_ln740_33_fu_9408_p2 = ($signed(add_ln740_32_reg_10177) + $signed(sext_ln712_20_fu_9295_p1));

assign add_ln740_34_fu_9147_p2 = ($signed(sext_ln712_31_fu_9040_p1) + $signed(sext_ln712_34_fu_9046_p1));

assign add_ln740_35_fu_9153_p2 = ($signed(add_ln740_34_fu_9147_p2) + $signed(sext_ln712_28_fu_9031_p1));

assign add_ln740_36_fu_9413_p2 = (add_ln740_35_reg_10182 + add_ln740_33_fu_9408_p2);

assign add_ln740_37_fu_9570_p2 = (add_ln740_36_reg_10267_pp0_iter5_reg + add_ln740_31_reg_10262_pp0_iter5_reg);

assign add_ln740_38_fu_9418_p2 = ($signed(sext_ln712_37_fu_9310_p1) + $signed(sext_ln712_40_fu_9319_p1));

assign add_ln740_39_fu_9159_p2 = ($signed(sext_ln712_46_fu_9060_p1) + $signed(sext_ln712_49_fu_9063_p1));

assign add_ln740_3_fu_9574_p2 = (add_ln740_47_reg_10312 + add_ln740_37_fu_9570_p2);

assign add_ln740_40_fu_9427_p2 = ($signed(sext_ln740_9_fu_9424_p1) + $signed(sext_ln712_43_fu_9325_p1));

assign add_ln740_41_fu_9514_p2 = ($signed(sext_ln740_10_fu_9511_p1) + $signed(sext_ln740_8_fu_9508_p1));

assign add_ln740_42_fu_9165_p2 = ($signed(sext_ln712_57_fu_9072_p1) + $signed(sext_ln712_60_fu_9081_p1));

assign add_ln740_43_fu_9433_p2 = ($signed(add_ln740_42_reg_10192) + $signed(sext_ln712_52_fu_9337_p1));

assign add_ln740_44_fu_9171_p2 = ($signed(sext_ln712_55_fu_9069_p1) + $signed(6'd56));

assign add_ln740_45_fu_9181_p2 = ($signed(sext_ln740_11_fu_9177_p1) + $signed(sext_ln712_63_fu_9087_p1));

assign add_ln740_46_fu_9441_p2 = ($signed(sext_ln740_12_fu_9438_p1) + $signed(add_ln740_43_fu_9433_p2));

assign add_ln740_47_fu_9520_p2 = (add_ln740_46_reg_10282 + add_ln740_41_fu_9514_p2);

assign add_ln740_48_fu_9525_p2 = ($signed(sext_ln712_6_fu_9489_p1) + $signed(sext_ln712_9_fu_9492_p1));

assign add_ln740_49_fu_9187_p2 = ($signed(sext_ln712_15_fu_9003_p1) + $signed(sext_ln712_18_fu_9012_p1));

assign add_ln740_4_fu_9591_p2 = (add_ln740_67_reg_10322 + add_ln740_57_fu_9587_p2);

assign add_ln740_50_fu_9193_p2 = ($signed(add_ln740_49_fu_9187_p2) + $signed(sext_ln712_12_fu_8994_p1));

assign add_ln740_51_fu_9534_p2 = ($signed(sext_ln740_13_fu_9531_p1) + $signed(add_ln740_48_fu_9525_p2));

assign add_ln740_52_fu_9199_p2 = ($signed(sext_ln712_23_fu_9015_p1) + $signed(sext_ln712_26_fu_9024_p1));

assign add_ln740_53_fu_9447_p2 = ($signed(add_ln740_52_reg_10207) + $signed(sext_ln712_21_fu_9298_p1));

assign add_ln740_54_fu_9205_p2 = ($signed(sext_ln712_32_fu_9043_p1) + $signed(sext_ln712_35_fu_9049_p1));

assign add_ln740_55_fu_9211_p2 = ($signed(add_ln740_54_fu_9205_p2) + $signed(sext_ln712_29_fu_9034_p1));

assign add_ln740_56_fu_9452_p2 = (add_ln740_55_reg_10212 + add_ln740_53_fu_9447_p2);

assign add_ln740_57_fu_9587_p2 = (add_ln740_56_reg_10287_pp0_iter5_reg + add_ln740_51_reg_10317);

assign add_ln740_58_fu_9457_p2 = ($signed(sext_ln712_38_fu_9313_p1) + $signed(sext_ln712_41_fu_9322_p1));

assign add_ln740_59_fu_9463_p2 = ($signed(sext_ln712_50_fu_9331_p1) + $signed(sext_ln712_53_fu_9340_p1));

assign add_ln740_60_fu_9469_p2 = ($signed(add_ln740_59_fu_9463_p2) + $signed(sext_ln712_47_fu_9328_p1));

assign add_ln740_61_fu_9543_p2 = ($signed(add_ln740_60_reg_10297) + $signed(sext_ln740_14_fu_9540_p1));

assign add_ln740_62_fu_9217_p2 = ($signed(sext_ln712_58_fu_9075_p1) + $signed(sext_ln712_61_fu_9084_p1));

assign add_ln740_63_fu_9475_p2 = ($signed(add_ln740_62_reg_10217) + $signed(sext_ln712_56_fu_9343_p1));

assign add_ln740_64_fu_8444_p2 = ($signed(sext_ln712_44_fu_8441_p1) + $signed(10'd480));

assign add_ln740_65_fu_9226_p2 = ($signed(zext_ln740_4_fu_9223_p1) + $signed(sext_ln740_fu_9090_p1));

assign add_ln740_66_fu_9483_p2 = ($signed(sext_ln740_15_fu_9480_p1) + $signed(add_ln740_63_fu_9475_p2));

assign add_ln740_67_fu_9548_p2 = (add_ln740_66_reg_10302 + add_ln740_61_fu_9543_p2);

assign add_ln740_9_fu_9346_p2 = ($signed(sext_ln712_fu_9280_p1) + $signed(sext_ln712_7_fu_9286_p1));

assign add_ln740_fu_9557_p2 = (add_ln740_27_reg_10307 + add_ln740_17_fu_9553_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign grp_fu_247_p1 = 15'd52;

assign grp_fu_249_p1 = 16'd125;

assign grp_fu_252_p1 = 16'd111;

assign grp_fu_253_p1 = 15'd38;

assign grp_fu_254_p1 = 15'd55;

assign grp_fu_256_p1 = 15'd52;

assign grp_fu_257_p1 = 14'd22;

assign grp_fu_258_p1 = 16'd65426;

assign grp_fu_259_p0 = r_V_77_fu_7637_p1;

assign grp_fu_259_p1 = 16'd104;

assign grp_fu_260_p0 = sext_ln1171_57_fu_7836_p1;

assign grp_fu_260_p1 = 15'd32721;

assign grp_fu_261_p1 = 16'd86;

assign grp_fu_262_p0 = r_V_8_fu_7653_p1;

assign grp_fu_262_p1 = 16'd65446;

assign grp_fu_265_p1 = 15'd32710;

assign grp_fu_266_p1 = 15'd47;

assign grp_fu_267_p0 = sext_ln1171_19_fu_7906_p1;

assign grp_fu_267_p1 = 14'd19;

assign grp_fu_272_p1 = 13'd13;

assign grp_fu_273_p1 = 15'd32724;

assign grp_fu_277_p0 = r_V_9_fu_7674_p1;

assign grp_fu_277_p1 = 16'd65448;

assign grp_fu_279_p1 = 16'd91;

assign grp_fu_285_p0 = r_V_9_fu_7674_p1;

assign grp_fu_285_p1 = 16'd65450;

assign grp_fu_288_p1 = 16'd65467;

assign grp_fu_289_p1 = 14'd16363;

assign grp_fu_290_p0 = r_V_8_fu_7653_p1;

assign grp_fu_290_p1 = 16'd86;

assign grp_fu_291_p1 = 14'd26;

assign grp_fu_293_p0 = sext_ln1171_57_fu_7836_p1;

assign grp_fu_293_p1 = 15'd32722;

assign grp_fu_296_p1 = 14'd16363;

assign grp_fu_297_p0 = sext_ln1171_19_fu_7906_p1;

assign grp_fu_297_p1 = 14'd16358;

assign grp_fu_298_p0 = r_V_3_fu_7544_p1;

assign grp_fu_298_p1 = 16'd65442;

assign grp_fu_300_p0 = r_V_9_fu_7674_p1;

assign grp_fu_300_p1 = 16'd117;

assign grp_fu_302_p1 = 14'd16363;

assign grp_fu_303_p1 = 15'd37;

assign grp_fu_304_p0 = r_V_77_fu_7637_p1;

assign grp_fu_304_p1 = 16'd65439;

assign r_V_1_fu_7935_p1 = trunc_ln38_1_reg_9630_pp0_iter1_reg;

assign r_V_3_fu_7544_p1 = trunc_ln38_3_fu_7534_p4;

assign r_V_77_fu_7637_p1 = trunc_ln38_7_fu_7627_p4;

assign r_V_8_fu_7653_p1 = trunc_ln38_8_fu_7643_p4;

assign r_V_9_fu_7674_p1 = $signed(trunc_ln38_9_fu_7664_p4);

assign sext_ln1171_10_fu_7967_p1 = $signed(shl_ln1171_7_fu_7960_p3);

assign sext_ln1171_11_fu_7994_p1 = $signed(shl_ln1171_8_fu_7987_p3);

assign sext_ln1171_13_fu_7562_p1 = $signed(shl_ln1171_9_fu_7554_p3);

assign sext_ln1171_16_fu_8071_p1 = $signed(shl_ln1171_s_fu_8064_p3);

assign sext_ln1171_17_fu_8082_p1 = $signed(shl_ln1171_1_fu_8075_p3);

assign sext_ln1171_18_fu_8512_p1 = trunc_ln38_5_reg_9679_pp0_iter2_reg;

assign sext_ln1171_19_fu_7906_p1 = trunc_ln38_5_reg_9679;

assign sext_ln1171_20_fu_8532_p1 = $signed(shl_ln1171_2_fu_8525_p3);

assign sext_ln1171_21_fu_8569_p1 = $signed(shl_ln1171_3_fu_8562_p3);

assign sext_ln1171_22_fu_8580_p1 = $signed(shl_ln1171_10_fu_8573_p3);

assign sext_ln1171_25_fu_8209_p1 = $signed(shl_ln1171_11_fu_8202_p3);

assign sext_ln1171_26_fu_8220_p1 = $signed(shl_ln1171_12_fu_8213_p3);

assign sext_ln1171_28_fu_8634_p1 = $signed(shl_ln1171_13_fu_8627_p3);

assign sext_ln1171_29_fu_8645_p1 = $signed(shl_ln1171_14_fu_8638_p3);

assign sext_ln1171_30_fu_8672_p1 = $signed(shl_ln1171_15_fu_8665_p3);

assign sext_ln1171_32_fu_8692_p1 = trunc_ln38_11_reg_9746_pp0_iter2_reg;

assign sext_ln1171_33_fu_8702_p1 = $signed(shl_ln1171_16_fu_8695_p3);

assign sext_ln1171_34_fu_8729_p1 = $signed(shl_ln1171_17_fu_8722_p3);

assign sext_ln1171_35_fu_8740_p1 = $signed(shl_ln1171_18_fu_8733_p3);

assign sext_ln1171_37_fu_8770_p1 = trunc_ln38_12_reg_9755_pp0_iter2_reg;

assign sext_ln1171_38_fu_8780_p1 = $signed(tmp_s_fu_8773_p3);

assign sext_ln1171_39_fu_8810_p1 = trunc_ln38_13_reg_9763_pp0_iter2_reg;

assign sext_ln1171_41_fu_8820_p1 = $signed(shl_ln1171_19_fu_8813_p3);

assign sext_ln1171_42_fu_8863_p1 = $signed(shl_ln1171_20_fu_8856_p3);

assign sext_ln1171_43_fu_8874_p1 = $signed(shl_ln1171_21_fu_8867_p3);

assign sext_ln1171_44_fu_8894_p1 = trunc_ln38_15_reg_9785_pp0_iter2_reg;

assign sext_ln1171_46_fu_8914_p1 = $signed(tmp_1_fu_8907_p3);

assign sext_ln1171_48_fu_8951_p1 = $signed(shl_ln1171_22_fu_8944_p3);

assign sext_ln1171_49_fu_8968_p1 = $signed(shl_ln1171_23_fu_8961_p3);

assign sext_ln1171_4_fu_9239_p1 = $signed(shl_ln_fu_9232_p3);

assign sext_ln1171_50_fu_8277_p1 = $signed(shl_ln1171_24_fu_8270_p3);

assign sext_ln1171_51_fu_8288_p1 = $signed(shl_ln1171_25_fu_8281_p3);

assign sext_ln1171_52_fu_8315_p1 = $signed(shl_ln1171_26_fu_8308_p3);

assign sext_ln1171_53_fu_8326_p1 = $signed(shl_ln1171_27_fu_8319_p3);

assign sext_ln1171_54_fu_8353_p1 = $signed(shl_ln1171_28_fu_8346_p3);

assign sext_ln1171_55_fu_8364_p1 = $signed(shl_ln1171_29_fu_8357_p3);

assign sext_ln1171_56_fu_8401_p1 = $signed(shl_ln1171_30_fu_8394_p3);

assign sext_ln1171_57_fu_7836_p1 = trunc_ln38_18_fu_7826_p4;

assign sext_ln1171_58_fu_7842_p1 = trunc_ln38_18_fu_7826_p4;

assign sext_ln1171_59_fu_7854_p1 = $signed(shl_ln1171_31_fu_7846_p3);

assign sext_ln1171_5_fu_9250_p1 = $signed(shl_ln1171_4_fu_9243_p3);

assign sext_ln1171_6_fu_8477_p1 = $signed(shl_ln1171_5_fu_8470_p3);

assign sext_ln1171_8_fu_7946_p1 = shl_ln1171_6_fu_7939_p3;

assign sext_ln1171_9_fu_7950_p1 = shl_ln1171_6_fu_7939_p3;

assign sext_ln712_10_fu_8988_p1 = $signed(trunc_ln717_4_reg_9892);

assign sext_ln712_11_fu_8991_p1 = $signed(trunc_ln717_5_reg_9897);

assign sext_ln712_12_fu_8994_p1 = $signed(trunc_ln717_6_reg_9902);

assign sext_ln712_13_fu_8997_p1 = $signed(trunc_ln717_7_reg_9658_pp0_iter2_reg);

assign sext_ln712_14_fu_9000_p1 = $signed(trunc_ln717_8_reg_9907);

assign sext_ln712_15_fu_9003_p1 = $signed(trunc_ln717_10_reg_9912);

assign sext_ln712_16_fu_9006_p1 = $signed(trunc_ln717_11_reg_9917);

assign sext_ln712_17_fu_9009_p1 = $signed(trunc_ln717_12_reg_9922);

assign sext_ln712_18_fu_9012_p1 = $signed(trunc_ln717_13_reg_9927);

assign sext_ln712_19_fu_9292_p1 = $signed(trunc_ln717_14_reg_10062);

assign sext_ln712_20_fu_9295_p1 = $signed(trunc_ln717_15_reg_10067);

assign sext_ln712_21_fu_9298_p1 = $signed(trunc_ln717_16_reg_10072);

assign sext_ln712_22_fu_9301_p1 = $signed(trunc_ln717_17_reg_10077);

assign sext_ln712_23_fu_9015_p1 = $signed(trunc_ln717_18_reg_9932);

assign sext_ln712_24_fu_9018_p1 = $signed(trunc_ln717_19_reg_9937);

assign sext_ln712_25_fu_9021_p1 = $signed(trunc_ln717_20_reg_9942);

assign sext_ln712_26_fu_9024_p1 = $signed(shl_ln2_fu_8600_p3);

assign sext_ln712_27_fu_9028_p1 = $signed(trunc_ln717_21_reg_9947);

assign sext_ln712_28_fu_9031_p1 = $signed(trunc_ln717_22_reg_9952);

assign sext_ln712_29_fu_9034_p1 = $signed(trunc_ln717_23_reg_9957);

assign sext_ln712_30_fu_9037_p1 = $signed(trunc_ln717_24_reg_9962);

assign sext_ln712_31_fu_9040_p1 = $signed(trunc_ln717_25_reg_9967);

assign sext_ln712_32_fu_9043_p1 = $signed(trunc_ln717_26_reg_9972);

assign sext_ln712_33_fu_9304_p1 = $signed(trunc_ln717_27_reg_10082);

assign sext_ln712_34_fu_9046_p1 = $signed(trunc_ln717_28_reg_9977);

assign sext_ln712_35_fu_9049_p1 = $signed(trunc_ln717_29_reg_9982);

assign sext_ln712_36_fu_9307_p1 = $signed(trunc_ln717_30_reg_10087);

assign sext_ln712_37_fu_9310_p1 = $signed(trunc_ln717_31_reg_10092);

assign sext_ln712_38_fu_9313_p1 = $signed(trunc_ln717_32_reg_10097);

assign sext_ln712_39_fu_9316_p1 = $signed(trunc_ln717_33_reg_10102);

assign sext_ln712_40_fu_9319_p1 = $signed(trunc_ln717_34_reg_10107);

assign sext_ln712_41_fu_9322_p1 = $signed(trunc_ln717_35_reg_10112);

assign sext_ln712_42_fu_9052_p1 = $signed(trunc_ln717_36_fu_8790_p4);

assign sext_ln712_43_fu_9325_p1 = $signed(trunc_ln717_37_reg_10117);

assign sext_ln712_44_fu_8441_p1 = trunc_ln38_12_reg_9755_pp0_iter1_reg;

assign sext_ln712_45_fu_9056_p1 = $signed(trunc_ln717_38_fu_8830_p4);

assign sext_ln712_46_fu_9060_p1 = $signed(trunc_ln717_39_reg_9987);

assign sext_ln712_47_fu_9328_p1 = $signed(trunc_ln717_40_reg_10122);

assign sext_ln712_48_fu_7874_p1 = $signed(trunc_ln717_41_fu_7756_p4);

assign sext_ln712_49_fu_9063_p1 = $signed(trunc_ln717_42_reg_9992);

assign sext_ln712_50_fu_9331_p1 = $signed(trunc_ln717_43_reg_10127);

assign sext_ln712_51_fu_9334_p1 = $signed(trunc_ln717_44_reg_10132);

assign sext_ln712_52_fu_9337_p1 = $signed(trunc_ln717_45_reg_10137);

assign sext_ln712_53_fu_9340_p1 = $signed(trunc_ln717_46_reg_10142);

assign sext_ln712_54_fu_9066_p1 = $signed(trunc_ln717_47_reg_9997);

assign sext_ln712_55_fu_9069_p1 = $signed(trunc_ln717_48_reg_9804_pp0_iter2_reg);

assign sext_ln712_56_fu_9343_p1 = $signed(trunc_ln717_49_reg_10147);

assign sext_ln712_57_fu_9072_p1 = $signed(trunc_ln717_50_reg_10002);

assign sext_ln712_58_fu_9075_p1 = $signed(trunc_ln717_51_reg_10007);

assign sext_ln712_59_fu_9078_p1 = $signed(trunc_ln717_52_reg_10012);

assign sext_ln712_5_fu_9283_p1 = $signed(trunc_ln717_9_reg_10047);

assign sext_ln712_60_fu_9081_p1 = $signed(trunc_ln717_53_reg_10017);

assign sext_ln712_61_fu_9084_p1 = $signed(trunc_ln717_54_reg_10022);

assign sext_ln712_62_fu_7878_p1 = $signed(trunc_ln717_55_fu_7864_p4);

assign sext_ln712_63_fu_9087_p1 = $signed(trunc_ln717_56_reg_10027);

assign sext_ln712_6_fu_9489_p1 = $signed(trunc_ln717_s_reg_10227);

assign sext_ln712_7_fu_9286_p1 = $signed(trunc_ln717_1_reg_10052);

assign sext_ln712_8_fu_9289_p1 = $signed(trunc_ln717_2_reg_10057);

assign sext_ln712_9_fu_9492_p1 = $signed(trunc_ln717_3_reg_10232);

assign sext_ln712_fu_9280_p1 = $signed(trunc_ln5_reg_10042);

assign sext_ln740_10_fu_9511_p1 = $signed(add_ln740_40_reg_10277);

assign sext_ln740_11_fu_9177_p1 = $signed(add_ln740_44_fu_9171_p2);

assign sext_ln740_12_fu_9438_p1 = $signed(add_ln740_45_reg_10197);

assign sext_ln740_13_fu_9531_p1 = $signed(add_ln740_50_reg_10202_pp0_iter4_reg);

assign sext_ln740_14_fu_9540_p1 = $signed(add_ln740_58_reg_10292);

assign sext_ln740_15_fu_9480_p1 = $signed(add_ln740_65_reg_10222);

assign sext_ln740_6_fu_9374_p1 = $signed(add_ln740_19_reg_10162);

assign sext_ln740_7_fu_9495_p1 = $signed(add_ln740_20_reg_10252);

assign sext_ln740_8_fu_9508_p1 = $signed(add_ln740_38_reg_10272);

assign sext_ln740_9_fu_9424_p1 = $signed(add_ln740_39_reg_10187);

assign sext_ln740_fu_9090_p1 = $signed(trunc_ln717_57_reg_10032);

assign shl_ln1171_10_fu_8573_p3 = {{trunc_ln38_6_reg_9686_pp0_iter2_reg}, {1'd0}};

assign shl_ln1171_11_fu_8202_p3 = {{trunc_ln38_s_reg_9726_pp0_iter1_reg}, {4'd0}};

assign shl_ln1171_12_fu_8213_p3 = {{trunc_ln38_s_reg_9726_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_13_fu_8627_p3 = {{trunc_ln38_10_reg_9738_pp0_iter2_reg}, {5'd0}};

assign shl_ln1171_14_fu_8638_p3 = {{trunc_ln38_10_reg_9738_pp0_iter2_reg}, {3'd0}};

assign shl_ln1171_15_fu_8665_p3 = {{trunc_ln38_10_reg_9738_pp0_iter2_reg}, {1'd0}};

assign shl_ln1171_16_fu_8695_p3 = {{trunc_ln38_11_reg_9746_pp0_iter2_reg}, {4'd0}};

assign shl_ln1171_17_fu_8722_p3 = {{trunc_ln38_11_reg_9746_pp0_iter2_reg}, {5'd0}};

assign shl_ln1171_18_fu_8733_p3 = {{trunc_ln38_11_reg_9746_pp0_iter2_reg}, {1'd0}};

assign shl_ln1171_19_fu_8813_p3 = {{trunc_ln38_13_reg_9763_pp0_iter2_reg}, {2'd0}};

assign shl_ln1171_1_fu_8075_p3 = {{trunc_ln38_4_reg_9663_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_20_fu_8856_p3 = {{trunc_ln38_14_reg_9774_pp0_iter2_reg}, {6'd0}};

assign shl_ln1171_21_fu_8867_p3 = {{trunc_ln38_14_reg_9774_pp0_iter2_reg}, {4'd0}};

assign shl_ln1171_22_fu_8944_p3 = {{trunc_ln38_16_reg_9793_pp0_iter2_reg}, {6'd0}};

assign shl_ln1171_23_fu_8961_p3 = {{trunc_ln38_16_reg_9793_pp0_iter2_reg}, {2'd0}};

assign shl_ln1171_24_fu_8270_p3 = {{tmp_2_reg_9809_pp0_iter1_reg}, {3'd0}};

assign shl_ln1171_25_fu_8281_p3 = {{tmp_2_reg_9809_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_26_fu_8308_p3 = {{tmp_2_reg_9809_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_27_fu_8319_p3 = {{tmp_2_reg_9809_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_28_fu_8346_p3 = {{trunc_ln38_17_reg_9817_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_29_fu_8357_p3 = {{trunc_ln38_17_reg_9817_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_2_fu_8525_p3 = {{trunc_ln38_5_reg_9679_pp0_iter2_reg}, {4'd0}};

assign shl_ln1171_30_fu_8394_p3 = {{trunc_ln38_17_reg_9817_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_31_fu_7846_p3 = {{trunc_ln38_18_fu_7826_p4}, {2'd0}};

assign shl_ln1171_3_fu_8562_p3 = {{trunc_ln38_6_reg_9686_pp0_iter2_reg}, {7'd0}};

assign shl_ln1171_4_fu_9243_p3 = {{trunc_ln38_reg_9622_pp0_iter3_reg}, {2'd0}};

assign shl_ln1171_5_fu_8470_p3 = {{trunc_ln38_1_reg_9630_pp0_iter2_reg}, {7'd0}};

assign shl_ln1171_6_fu_7939_p3 = {{trunc_ln38_2_reg_9636_pp0_iter1_reg}, {5'd0}};

assign shl_ln1171_7_fu_7960_p3 = {{trunc_ln38_2_reg_9636_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_8_fu_7987_p3 = {{trunc_ln38_2_reg_9636_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_9_fu_7554_p3 = {{trunc_ln38_3_fu_7534_p4}, {7'd0}};

assign shl_ln1171_s_fu_8064_p3 = {{trunc_ln38_4_reg_9663_pp0_iter1_reg}, {5'd0}};

assign shl_ln2_fu_8600_p3 = {{trunc_ln38_7_reg_9697_pp0_iter2_reg}, {3'd0}};

assign shl_ln3_fu_9562_p3 = {{add_ln740_fu_9557_p2}, {2'd0}};

assign shl_ln740_3_fu_9579_p3 = {{add_ln740_3_fu_9574_p2}, {2'd0}};

assign shl_ln740_4_fu_9596_p3 = {{add_ln740_4_fu_9591_p2}, {2'd0}};

assign shl_ln_fu_9232_p3 = {{trunc_ln38_reg_9622_pp0_iter3_reg}, {4'd0}};

assign sub_ln1171_10_fu_7971_p2 = ($signed(sub_ln1171_9_fu_7954_p2) - $signed(sext_ln1171_10_fu_7967_p1));

assign sub_ln1171_11_fu_7998_p2 = ($signed(sext_ln1171_11_fu_7994_p1) - $signed(sext_ln1171_8_fu_7946_p1));

assign sub_ln1171_12_fu_7566_p2 = ($signed(sext_ln1171_13_fu_7562_p1) - $signed(r_V_3_fu_7544_p1));

assign sub_ln1171_13_fu_8584_p2 = ($signed(sext_ln1171_22_fu_8580_p1) - $signed(sext_ln1171_21_fu_8569_p1));

assign sub_ln1171_14_fu_8224_p2 = ($signed(sext_ln1171_26_fu_8220_p1) - $signed(sext_ln1171_25_fu_8209_p1));

assign sub_ln1171_15_fu_8649_p2 = ($signed(sext_ln1171_28_fu_8634_p1) - $signed(sext_ln1171_29_fu_8645_p1));

assign sub_ln1171_16_fu_8676_p2 = ($signed(10'd0) - $signed(sext_ln1171_30_fu_8672_p1));

assign sub_ln1171_17_fu_8706_p2 = ($signed(sext_ln1171_33_fu_8702_p1) - $signed(sext_ln1171_32_fu_8692_p1));

assign sub_ln1171_18_fu_8744_p2 = ($signed(sext_ln1171_35_fu_8740_p1) - $signed(sext_ln1171_34_fu_8729_p1));

assign sub_ln1171_19_fu_8824_p2 = ($signed(11'd0) - $signed(sext_ln1171_41_fu_8820_p1));

assign sub_ln1171_20_fu_8878_p2 = ($signed(sext_ln1171_42_fu_8863_p1) - $signed(sext_ln1171_43_fu_8874_p1));

assign sub_ln1171_21_fu_8955_p2 = ($signed(15'd0) - $signed(sext_ln1171_48_fu_8951_p1));

assign sub_ln1171_22_fu_8972_p2 = ($signed(sub_ln1171_21_fu_8955_p2) - $signed(sext_ln1171_49_fu_8968_p1));

assign sub_ln1171_23_fu_8292_p2 = ($signed(sext_ln1171_50_fu_8277_p1) - $signed(sext_ln1171_51_fu_8288_p1));

assign sub_ln1171_24_fu_8330_p2 = ($signed(sext_ln1171_53_fu_8326_p1) - $signed(sext_ln1171_52_fu_8315_p1));

assign sub_ln1171_25_fu_8368_p2 = ($signed(sext_ln1171_55_fu_8364_p1) - $signed(sext_ln1171_54_fu_8353_p1));

assign sub_ln1171_26_fu_8405_p2 = ($signed(sext_ln1171_54_fu_8353_p1) - $signed(sext_ln1171_56_fu_8401_p1));

assign sub_ln1171_27_fu_7858_p2 = ($signed(sext_ln1171_59_fu_7854_p1) - $signed(sext_ln1171_58_fu_7842_p1));

assign sub_ln1171_28_fu_8784_p2 = ($signed(sext_ln1171_37_fu_8770_p1) - $signed(sext_ln1171_38_fu_8780_p1));

assign sub_ln1171_29_fu_8918_p2 = ($signed(sext_ln1171_44_fu_8894_p1) - $signed(sext_ln1171_46_fu_8914_p1));

assign sub_ln1171_7_fu_8481_p2 = ($signed(sext_ln1171_6_fu_8477_p1) - $signed(r_V_1_reg_9886));

assign sub_ln1171_8_fu_8496_p2 = ($signed(16'd0) - $signed(sext_ln1171_6_fu_8477_p1));

assign sub_ln1171_9_fu_7954_p2 = ($signed(14'd0) - $signed(sext_ln1171_9_fu_7950_p1));

assign sub_ln1171_fu_9254_p2 = ($signed(sext_ln1171_5_fu_9250_p1) - $signed(sext_ln1171_4_fu_9239_p1));

assign tmp_1_fu_8907_p3 = {{trunc_ln38_15_reg_9785_pp0_iter2_reg}, {4'd0}};

assign tmp_s_fu_8773_p3 = {{trunc_ln38_12_reg_9755_pp0_iter2_reg}, {3'd0}};

assign trunc_ln38_13_fu_7726_p4 = {{p_read_int_reg[119:112]}};

assign trunc_ln38_14_fu_7741_p4 = {{p_read_int_reg[127:120]}};

assign trunc_ln38_16_fu_7776_p4 = {{p_read_int_reg[143:136]}};

assign trunc_ln38_17_fu_7811_p4 = {{p_read_int_reg[159:152]}};

assign trunc_ln38_18_fu_7826_p4 = {{p_read_int_reg[167:160]}};

assign trunc_ln38_2_fu_7519_p4 = {{p_read_int_reg[23:16]}};

assign trunc_ln38_3_fu_7534_p4 = {{p_read_int_reg[31:24]}};

assign trunc_ln38_4_fu_7582_p4 = {{p_read_int_reg[39:32]}};

assign trunc_ln38_6_fu_7612_p4 = {{p_read_int_reg[55:48]}};

assign trunc_ln38_7_fu_7627_p4 = {{p_read_int_reg[63:56]}};

assign trunc_ln38_8_fu_7643_p4 = {{p_read_int_reg[71:64]}};

assign trunc_ln38_9_fu_7664_p4 = {{p_read_int_reg[79:72]}};

assign trunc_ln38_fu_7505_p1 = p_read_int_reg[7:0];

assign trunc_ln38_s_fu_7681_p4 = {{p_read_int_reg[87:80]}};

assign trunc_ln717_36_fu_8790_p4 = {{sub_ln1171_28_fu_8784_p2[11:3]}};

assign trunc_ln717_38_fu_8830_p4 = {{sub_ln1171_19_fu_8824_p2[10:3]}};

assign trunc_ln717_41_fu_7756_p4 = {{p_read_int_reg[127:121]}};

assign trunc_ln717_55_fu_7864_p4 = {{sub_ln1171_27_fu_7858_p2[10:3]}};

assign zext_ln740_3_fu_9388_p1 = add_ln740_25_reg_9835_pp0_iter3_reg;

assign zext_ln740_4_fu_9223_p1 = add_ln740_64_reg_10037;

assign zext_ln740_fu_7888_p1 = add_ln740_24_fu_7882_p2;

always @ (posedge ap_clk) begin
    ap_return_0_int_reg[1:0] <= 2'b00;
    ap_return_1_int_reg[1:0] <= 2'b00;
    ap_return_2_int_reg[1:0] <= 2'b00;
end

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
