Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 28 22:54:50 2023
| Host         : DESKTOP-A37P5SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.709        0.000                      0                  268        0.129        0.000                      0                  268        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.709        0.000                      0                  268        0.129        0.000                      0                  268        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 3.395ns (44.044%)  route 4.313ns (55.956%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.013    12.213    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.337 r  display/an[7]_i_1/O
                         net (fo=4, routed)           0.689    13.026    display/an[7]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  display/an_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    display/clk_IBUF_BUFG
    SLICE_X88Y76         FDSE                                         r  display/an_reg[5]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.524    14.735    display/an_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.395ns (44.328%)  route 4.264ns (55.672%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.011    12.211    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.335 r  display/an[3]_i_1/O
                         net (fo=4, routed)           0.641    12.976    display/an[3]_i_1_n_0
    SLICE_X88Y80         FDSE                                         r  display/an_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.601    15.024    display/clk_IBUF_BUFG
    SLICE_X88Y80         FDSE                                         r  display/an_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDSE (Setup_fdse_C_S)       -0.524    14.739    display/an_reg[2]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.395ns (44.738%)  route 4.194ns (55.262%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.013    12.213    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.337 r  display/an[7]_i_1/O
                         net (fo=4, routed)           0.569    12.906    display/an[7]_i_1_n_0
    SLICE_X88Y79         FDSE                                         r  display/an_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.601    15.024    display/clk_IBUF_BUFG
    SLICE_X88Y79         FDSE                                         r  display/an_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDSE (Setup_fdse_C_S)       -0.524    14.739    display/an_reg[4]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 3.395ns (44.738%)  route 4.194ns (55.262%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.013    12.213    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.337 r  display/an[7]_i_1/O
                         net (fo=4, routed)           0.569    12.906    display/an[7]_i_1_n_0
    SLICE_X88Y79         FDSE                                         r  display/an_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.601    15.024    display/clk_IBUF_BUFG
    SLICE_X88Y79         FDSE                                         r  display/an_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDSE (Setup_fdse_C_S)       -0.524    14.739    display/an_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.395ns (44.340%)  route 4.262ns (55.660%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.011    12.211    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.335 r  display/an[3]_i_1/O
                         net (fo=4, routed)           0.639    12.975    display/an[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  display/an_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.429    14.830    display/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.395ns (44.340%)  route 4.262ns (55.660%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.011    12.211    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.335 r  display/an[3]_i_1/O
                         net (fo=4, routed)           0.639    12.975    display/an[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  display/an_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.429    14.830    display/an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.395ns (44.340%)  route 4.262ns (55.660%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.011    12.211    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.335 r  display/an[3]_i_1/O
                         net (fo=4, routed)           0.639    12.975    display/an[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  display/an_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.429    14.830    display/an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 3.395ns (44.908%)  route 4.165ns (55.092%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.626    10.337    display/place1_carry__2_n_1
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.313    10.650 r  display/an[7]_i_8/O
                         net (fo=1, routed)           0.426    11.076    display/an[7]_i_8_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  display/an[7]_i_4/O
                         net (fo=2, routed)           1.013    12.213    display/an[7]_i_4_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.337 r  display/an[7]_i_1/O
                         net (fo=4, routed)           0.540    12.878    display/an[7]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  display/an_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.601    15.024    display/clk_IBUF_BUFG
    SLICE_X87Y80         FDSE                                         r  display/an_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X87Y80         FDSE (Setup_fdse_C_S)       -0.429    14.834    display/an_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 3.142ns (49.062%)  route 3.262ns (50.938%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.860    10.571    display/place1_carry__2_n_1
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.308    10.879 r  display/an[4]_i_1/O
                         net (fo=2, routed)           0.843    11.722    display/an[4]_i_1_n_0
    SLICE_X88Y79         FDSE                                         r  display/an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.601    15.024    display/clk_IBUF_BUFG
    SLICE_X88Y79         FDSE                                         r  display/an_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDSE (Setup_fdse_C_D)       -0.266    14.997    display/an_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 display/selector.place_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/an_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.142ns (50.687%)  route 3.057ns (49.313%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.715     5.318    display/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  display/selector.place_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  display/selector.place_reg[4]/Q
                         net (fo=1, routed)           0.603     6.339    display/selector.place_reg_n_0_[4]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.014 r  display/place2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    display/place2_carry_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  display/place2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    display/place2_carry__0_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  display/place2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    display/place2_carry__1_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  display/place2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/place2_carry__2_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 f  display/place2_carry__3/O[1]
                         net (fo=4, routed)           0.957     8.645    display/place2_carry__3_n_6
    SLICE_X89Y84         LUT2 (Prop_lut2_I0_O)        0.306     8.951 r  display/place1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.951    display/place1_carry__1_i_8_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  display/place1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.483    display/place1_carry__1_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 f  display/place1_carry__2/CO[2]
                         net (fo=48, routed)          0.860    10.571    display/place1_carry__2_n_1
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.308    10.879 r  display/an[4]_i_1/O
                         net (fo=2, routed)           0.638    11.517    display/an[4]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  display/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)       -0.275    14.984    display/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  3.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/mem_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y76         FDCE                                         r  cpu_inst/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cpu_inst/pc_reg[7]/Q
                         net (fo=3, routed)           0.077     1.732    cpu_inst/pc_reg_n_0_[7]
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.777 r  cpu_inst/mem_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.777    cpu_inst/mem_addr[7]_i_2_n_0
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.028    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[7]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y76         FDCE (Hold_fdce_C_D)         0.121     1.647    cpu_inst/mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_inst/op_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/FSM_sequential_fsm_proc.state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    cpu_inst/clk_IBUF_BUFG
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  cpu_inst/op_code_reg[2]/Q
                         net (fo=1, routed)           0.057     1.715    cpu_inst/op_code[2]
    SLICE_X86Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  cpu_inst/FSM_sequential_fsm_proc.state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    cpu_inst/state__0[2]
    SLICE_X86Y77         FDCE                                         r  cpu_inst/FSM_sequential_fsm_proc.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y77         FDCE                                         r  cpu_inst/FSM_sequential_fsm_proc.state_reg[2]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X86Y77         FDCE (Hold_fdce_C_D)         0.092     1.621    cpu_inst/FSM_sequential_fsm_proc.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/mem_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y77         FDCE                                         r  cpu_inst/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cpu_inst/pc_reg[2]/Q
                         net (fo=9, routed)           0.111     1.767    cpu_inst/pc_reg_n_0_[2]
    SLICE_X84Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  cpu_inst/mem_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    cpu_inst/mem_addr0_in[3]
    SLICE_X84Y77         FDCE                                         r  cpu_inst/mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  cpu_inst/mem_addr_reg[3]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y77         FDCE (Hold_fdce_C_D)         0.121     1.649    cpu_inst/mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/mem_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.279%)  route 0.113ns (37.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y77         FDCE                                         r  cpu_inst/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cpu_inst/pc_reg[2]/Q
                         net (fo=9, routed)           0.113     1.769    cpu_inst/pc_reg_n_0_[2]
    SLICE_X84Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  cpu_inst/mem_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    cpu_inst/mem_addr[4]_i_1_n_0
    SLICE_X84Y77         FDCE                                         r  cpu_inst/mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y77         FDCE                                         r  cpu_inst/mem_addr_reg[4]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y77         FDCE (Hold_fdce_C_D)         0.120     1.648    cpu_inst/mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/mem_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y76         FDCE                                         r  cpu_inst/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cpu_inst/pc_reg[5]/Q
                         net (fo=6, routed)           0.121     1.776    cpu_inst/pc_reg_n_0_[5]
    SLICE_X84Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  cpu_inst/mem_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    cpu_inst/mem_addr[6]_i_1_n_0
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.028    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[6]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y76         FDCE (Hold_fdce_C_D)         0.120     1.646    cpu_inst/mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/mem_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y76         FDCE                                         r  cpu_inst/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cpu_inst/pc_reg[5]/Q
                         net (fo=6, routed)           0.125     1.780    cpu_inst/pc_reg_n_0_[5]
    SLICE_X84Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  cpu_inst/mem_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    cpu_inst/mem_addr[5]_i_1_n_0
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.028    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y76         FDCE                                         r  cpu_inst/mem_addr_reg[5]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y76         FDCE (Hold_fdce_C_D)         0.121     1.647    cpu_inst/mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/result_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y78         FDCE                                         r  cpu_inst/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  cpu_inst/pc_reg[4]/Q
                         net (fo=8, routed)           0.106     1.786    cpu_inst/pc_reg_n_0_[4]
    SLICE_X85Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  cpu_inst/result_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    cpu_inst/result_out0_in[4]
    SLICE_X85Y78         FDCE                                         r  cpu_inst/result_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y78         FDCE                                         r  cpu_inst/result_out_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X85Y78         FDCE (Hold_fdce_C_D)         0.092     1.620    cpu_inst/result_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu_inst/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/result_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y77         FDCE                                         r  cpu_inst/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cpu_inst/pc_reg[6]/Q
                         net (fo=5, routed)           0.131     1.788    cpu_inst/pc_reg_n_0_[6]
    SLICE_X85Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  cpu_inst/result_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    cpu_inst/result_out0_in[6]
    SLICE_X85Y78         FDCE                                         r  cpu_inst/result_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y78         FDCE                                         r  cpu_inst/result_out_reg[6]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y78         FDCE (Hold_fdce_C_D)         0.092     1.621    cpu_inst/result_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cpu_inst/result_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/current_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y78         FDCE                                         r  cpu_inst/result_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  cpu_inst/result_out_reg[7]/Q
                         net (fo=1, routed)           0.139     1.796    display/Q[7]
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  display/current_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    display/digit[7]_0[3]
    SLICE_X87Y78         FDRE                                         r  display/current_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     2.032    display/clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  display/current_digit_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.092     1.621    display/current_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu_inst/op_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/FSM_sequential_fsm_proc.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y77         FDCE                                         r  cpu_inst/op_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDCE (Prop_fdce_C_Q)         0.128     1.644 f  cpu_inst/op_code_reg[3]/Q
                         net (fo=3, routed)           0.090     1.735    cpu_inst/op_code[3]
    SLICE_X86Y77         LUT5 (Prop_lut5_I4_O)        0.099     1.834 r  cpu_inst/FSM_sequential_fsm_proc.state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    cpu_inst/state__0[1]
    SLICE_X86Y77         FDCE                                         r  cpu_inst/FSM_sequential_fsm_proc.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y77         FDCE                                         r  cpu_inst/FSM_sequential_fsm_proc.state_reg[1]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X86Y77         FDCE (Hold_fdce_C_D)         0.091     1.607    cpu_inst/FSM_sequential_fsm_proc.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y106   clk_div_inst/clk_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y108   clk_div_inst/clk_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y108   clk_div_inst/clk_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y109   clk_div_inst/clk_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y109   clk_div_inst/clk_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y109   clk_div_inst/clk_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y109   clk_div_inst/clk_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   clk_div_inst/clk_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   clk_div_inst/clk_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   clk_div_inst/clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   clk_div_inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   clk_div_inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   clk_div_inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y108   clk_div_inst/clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y109   clk_div_inst/clk_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/an_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.996ns (63.787%)  route 2.269ns (36.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.720     5.323    display/clk_IBUF_BUFG
    SLICE_X87Y80         FDSE                                         r  display/an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.456     5.779 r  display/an_reg[6]/Q
                         net (fo=1, routed)           2.269     8.047    an_OBUF[6]
    L1                   OBUF (Prop_obuf_I_O)         3.540    11.587 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.587    an[6]
    L1                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 4.127ns (66.140%)  route 2.113ns (33.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  display/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.419     5.741 r  display/CB_reg/Q
                         net (fo=1, routed)           2.113     7.854    CB_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.708    11.562 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.562    CB
    N1                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 3.979ns (63.766%)  route 2.261ns (36.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  display/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  display/CE_reg/Q
                         net (fo=1, routed)           2.261     8.039    CE_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.523    11.562 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.562    CE
    K3                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 4.115ns (66.019%)  route 2.118ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  display/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.419     5.741 r  display/CD_reg/Q
                         net (fo=1, routed)           2.118     7.859    CD_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.696    11.555 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.555    CD
    L4                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.231ns  (logic 3.978ns (63.850%)  route 2.252ns (36.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  display/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  display/CA_reg/Q
                         net (fo=1, routed)           2.252     8.030    CA_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.522    11.552 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.552    CA
    L3                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 4.126ns (66.693%)  route 2.060ns (33.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  display/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.419     5.741 r  display/CF_reg/Q
                         net (fo=1, routed)           2.060     7.801    CF_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.707    11.508 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.508    CF
    M2                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 4.062ns (65.854%)  route 2.106ns (34.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X88Y79         FDSE                                         r  display/an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDSE (Prop_fdse_C_Q)         0.518     5.840 r  display/an_reg[4]/Q
                         net (fo=1, routed)           2.106     7.946    an_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         3.544    11.490 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.490    an[4]
    N2                                                                r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 4.050ns (65.715%)  route 2.113ns (34.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.719     5.322    display/clk_IBUF_BUFG
    SLICE_X88Y79         FDSE                                         r  display/an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDSE (Prop_fdse_C_Q)         0.518     5.840 r  display/an_reg[7]/Q
                         net (fo=1, routed)           2.113     7.953    an_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         3.532    11.485 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.485    an[7]
    M1                                                                r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.037ns (65.801%)  route 2.098ns (34.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.714     5.317    display/clk_IBUF_BUFG
    SLICE_X88Y76         FDSE                                         r  display/an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     5.835 r  display/an_reg[5]/Q
                         net (fo=1, routed)           2.098     7.933    an_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         3.519    11.452 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.452    an[5]
    N4                                                                r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.045ns (66.291%)  route 2.057ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.720     5.323    display/clk_IBUF_BUFG
    SLICE_X88Y80         FDSE                                         r  display/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.518     5.841 r  display/an_reg[2]/Q
                         net (fo=1, routed)           2.057     7.898    an_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         3.527    11.425 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.425    an[2]
    M3                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.371ns (79.971%)  route 0.343ns (20.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.599     1.518    clk_div_inst/clk_IBUF_BUFG
    SLICE_X89Y111        FDCE                                         r  clk_div_inst/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  clk_div_inst/slow_clk_reg/Q
                         net (fo=2, routed)           0.343     2.003    led_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.233 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    led
    F6                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.373ns (77.476%)  route 0.399ns (22.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  display/an_reg[3]/Q
                         net (fo=1, routed)           0.399     2.055    an_OBUF[3]
    N5                   OBUF (Prop_obuf_I_O)         1.232     3.287 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.287    an[3]
    N5                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.352ns (76.129%)  route 0.424ns (23.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.598     1.517    display/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  display/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/CC_reg/Q
                         net (fo=1, routed)           0.424     2.082    CC_OBUF
    L5                   OBUF (Prop_obuf_I_O)         1.211     3.294 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.294    CC
    L5                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.373ns (74.056%)  route 0.481ns (25.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  display/an_reg[1]/Q
                         net (fo=1, routed)           0.481     2.136    an_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         1.232     3.368 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.368    an[1]
    M6                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.365ns (73.303%)  route 0.497ns (26.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    display/clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  display/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display/CG_reg/Q
                         net (fo=1, routed)           0.497     2.154    CG_OBUF
    L6                   OBUF (Prop_obuf_I_O)         1.224     3.378 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.378    CG
    L6                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.368ns (72.442%)  route 0.521ns (27.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X89Y76         FDSE                                         r  display/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  display/an_reg[0]/Q
                         net (fo=1, routed)           0.521     2.176    an_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         1.227     3.403 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    an[0]
    N6                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.392ns (73.652%)  route 0.498ns (26.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.599     1.518    display/clk_IBUF_BUFG
    SLICE_X88Y80         FDSE                                         r  display/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDSE (Prop_fdse_C_Q)         0.164     1.682 r  display/an_reg[2]/Q
                         net (fo=1, routed)           0.498     2.180    an_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         1.228     3.408 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.408    an[2]
    M3                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/an_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.384ns (72.643%)  route 0.521ns (27.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X88Y76         FDSE                                         r  display/an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     1.678 r  display/an_reg[5]/Q
                         net (fo=1, routed)           0.521     2.200    an_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.220     3.420 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.420    an[5]
    N4                                                                r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.415ns (73.909%)  route 0.499ns (26.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.598     1.517    display/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  display/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display/CF_reg/Q
                         net (fo=1, routed)           0.499     2.145    CF_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.287     3.431 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.431    CF
    M2                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.406ns (73.342%)  route 0.511ns (26.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.598     1.517    display/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  display/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display/CD_reg/Q
                         net (fo=1, routed)           0.511     2.156    CD_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.278     3.434 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    CD
    L4                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/accu_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.507ns (17.245%)  route 7.232ns (82.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          7.232     8.739    cpu_inst/AR[0]
    SLICE_X82Y80         FDCE                                         f  cpu_inst/accu_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.599     5.022    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y80         FDCE                                         r  cpu_inst/accu_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/accu_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 1.507ns (17.245%)  route 7.232ns (82.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          7.232     8.739    cpu_inst/AR[0]
    SLICE_X82Y80         FDCE                                         f  cpu_inst/accu_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.599     5.022    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y80         FDCE                                         r  cpu_inst/accu_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/accu_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.458ns  (logic 1.507ns (17.819%)  route 6.951ns (82.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.951     8.458    cpu_inst/AR[0]
    SLICE_X82Y77         FDCE                                         f  cpu_inst/accu_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/accu_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.458ns  (logic 1.507ns (17.819%)  route 6.951ns (82.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.951     8.458    cpu_inst/AR[0]
    SLICE_X82Y77         FDCE                                         f  cpu_inst/accu_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/accu_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.458ns  (logic 1.507ns (17.819%)  route 6.951ns (82.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.951     8.458    cpu_inst/AR[0]
    SLICE_X82Y77         FDCE                                         f  cpu_inst/accu_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/mem_addr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.453ns  (logic 1.507ns (17.828%)  route 6.946ns (82.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.946     8.453    cpu_inst/AR[0]
    SLICE_X83Y77         FDCE                                         f  cpu_inst/mem_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X83Y77         FDCE                                         r  cpu_inst/mem_addr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/mem_addr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.453ns  (logic 1.507ns (17.828%)  route 6.946ns (82.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.946     8.453    cpu_inst/AR[0]
    SLICE_X83Y77         FDCE                                         f  cpu_inst/mem_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X83Y77         FDCE                                         r  cpu_inst/mem_addr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/mem_addr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.453ns  (logic 1.507ns (17.828%)  route 6.946ns (82.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.946     8.453    cpu_inst/AR[0]
    SLICE_X83Y77         FDCE                                         f  cpu_inst/mem_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.596     5.019    cpu_inst/clk_IBUF_BUFG
    SLICE_X83Y77         FDCE                                         r  cpu_inst/mem_addr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/result_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.329ns  (logic 1.507ns (18.093%)  route 6.822ns (81.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.822     8.329    cpu_inst/AR[0]
    SLICE_X86Y78         FDCE                                         f  cpu_inst/result_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.600     5.023    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y78         FDCE                                         r  cpu_inst/result_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu_inst/result_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.329ns  (logic 1.507ns (18.093%)  route 6.822ns (81.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=66, routed)          6.822     8.329    cpu_inst/AR[0]
    SLICE_X86Y78         FDCE                                         f  cpu_inst/result_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.600     5.023    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y78         FDCE                                         r  cpu_inst/result_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cpu_inst/op_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.278ns (42.577%)  route 0.375ns (57.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V5                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.375     0.653    cpu_inst/D[3]
    SLICE_X86Y77         FDCE                                         r  cpu_inst/op_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X86Y77         FDCE                                         r  cpu_inst/op_code_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_inst/op_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.254ns (27.886%)  route 0.656ns (72.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.656     0.909    cpu_inst/D[0]
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[0]/C

Slack:                    inf
  Source:                 dr[1]
                            (input port)
  Destination:            cpu_inst/accu_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.295ns (30.247%)  route 0.680ns (69.753%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  dr[1] (IN)
                         net (fo=0)                   0.000     0.000    dr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dr_IBUF[1]_inst/O
                         net (fo=5, routed)           0.680     0.930    cpu_inst/dr_IBUF[1]
    SLICE_X82Y77         LUT5 (Prop_lut5_I4_O)        0.045     0.975 r  cpu_inst/accu[1]_i_1/O
                         net (fo=1, routed)           0.000     0.975    cpu_inst/accu[1]
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[1]/C

Slack:                    inf
  Source:                 dr[3]
                            (input port)
  Destination:            cpu_inst/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.308ns (30.210%)  route 0.711ns (69.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  dr[3] (IN)
                         net (fo=0)                   0.000     0.000    dr[3]
    R6                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  dr_IBUF[3]_inst/O
                         net (fo=5, routed)           0.711     0.974    cpu_inst/dr_IBUF[3]
    SLICE_X84Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.019 r  cpu_inst/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.019    cpu_inst/pc[3]
    SLICE_X84Y78         FDCE                                         r  cpu_inst/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X84Y78         FDCE                                         r  cpu_inst/pc_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            cpu_inst/op_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.577%)  route 0.751ns (73.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    V6                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.751     1.023    cpu_inst/D[2]
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[2]/C

Slack:                    inf
  Source:                 dr[1]
                            (input port)
  Destination:            cpu_inst/mem_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.292ns (28.306%)  route 0.739ns (71.694%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  dr[1] (IN)
                         net (fo=0)                   0.000     0.000    dr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dr_IBUF[1]_inst/O
                         net (fo=5, routed)           0.739     0.989    cpu_inst/dr_IBUF[1]
    SLICE_X83Y77         LUT4 (Prop_lut4_I0_O)        0.042     1.031 r  cpu_inst/mem_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.031    cpu_inst/mem_addr0_in[1]
    SLICE_X83Y77         FDCE                                         r  cpu_inst/mem_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X83Y77         FDCE                                         r  cpu_inst/mem_addr_reg[1]/C

Slack:                    inf
  Source:                 dr[0]
                            (input port)
  Destination:            cpu_inst/accu_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.326ns (29.720%)  route 0.771ns (70.280%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  dr[0] (IN)
                         net (fo=0)                   0.000     0.000    dr[0]
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  dr_IBUF[0]_inst/O
                         net (fo=5, routed)           0.771     1.052    cpu_inst/dr_IBUF[0]
    SLICE_X82Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.097 r  cpu_inst/accu[0]_i_1/O
                         net (fo=1, routed)           0.000     1.097    cpu_inst/accu[0]
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X82Y77         FDCE                                         r  cpu_inst/accu_reg[0]/C

Slack:                    inf
  Source:                 dr[1]
                            (input port)
  Destination:            cpu_inst/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.294ns (26.571%)  route 0.812ns (73.429%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  dr[1] (IN)
                         net (fo=0)                   0.000     0.000    dr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dr_IBUF[1]_inst/O
                         net (fo=5, routed)           0.812     1.062    cpu_inst/dr_IBUF[1]
    SLICE_X85Y77         LUT4 (Prop_lut4_I0_O)        0.044     1.106 r  cpu_inst/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.106    cpu_inst/pc[1]
    SLICE_X85Y77         FDCE                                         r  cpu_inst/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    cpu_inst/clk_IBUF_BUFG
    SLICE_X85Y77         FDCE                                         r  cpu_inst/pc_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cpu_inst/op_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.278ns (24.936%)  route 0.836ns (75.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V7                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.836     1.114    cpu_inst/D[1]
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    cpu_inst/clk_IBUF_BUFG
    SLICE_X87Y77         FDCE                                         r  cpu_inst/op_code_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            display/current_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.368ns (32.887%)  route 0.751ns (67.113%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V5                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.536     0.814    display/D[3]
    SLICE_X87Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.859 r  display/current_digit[3]_i_2/O
                         net (fo=1, routed)           0.215     1.074    display/current_digit[3]_i_2_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  display/current_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.119    display/digit[7]_0[3]
    SLICE_X87Y78         FDRE                                         r  display/current_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     2.032    display/clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  display/current_digit_reg[3]/C





