FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"GND\G";
3"PULSE_INV_IN";
4"GENERIC_DELAY_IN";
5"PULSE_INV_OUT";
6"GND\G";
%"OUTPORT"
"1","(-425,2875)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(-450,2350)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"INPORT"
"1","(-350,3325)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"SIP_HEADER_2PIN"
"2","(1000,3275)","0","misc","I26";
;
$LOCATION"U181"
CDS_LOCATION"U181"
$SEC"1"
CDS_SEC"1"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"6;
"1 \B"
$PN"1"5;
%"SIP_HEADER_2PIN"
"2","(-2100,2850)","2","misc","I27";
;
$LOCATION"U179"
CDS_LOCATION"U179"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"1;
"1 \B"
$PN"1"4;
%"SIP_HEADER_2PIN"
"2","(-2100,2325)","2","misc","I28";
;
$LOCATION"U180"
CDS_LOCATION"U180"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"2;
"1 \B"
$PN"1"3;
END.
