SPARKNaCl.ASR_16                                          => --/5.7 s/5.9 s
`-VC_POSTCONDITION sparknacl.ads:355:35 => --/5.7 s/5.8 s
 `-Z3: 5.7 s (Unknown (unknown), 11650768 steps)
  -CVC4: 80.0 ms (Unknown (unknown), 993 steps)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.ASR_4                                           => --/1.2 s/1.4 s
`-VC_POSTCONDITION sparknacl.ads:379:35 => --/1.2 s/1.3 s
 `-Z3: 1.2 s (Unknown (unknown), 11650768 steps)
  -CVC4: 80.0 ms (Unknown (unknown), 993 steps)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.ASR_8                                           => --/3.3 s/3.5 s
`-VC_POSTCONDITION sparknacl.ads:367:35 => --/3.3 s/3.4 s
 `-Z3: 3.3 s (Unknown (unknown), 11650768 steps)
  -CVC4: 90.0 ms (Unknown (unknown), 993 steps)
Justified with: "From definition of arithmetic shift right".
SPARKNaCl.Car.Nearlynormal_To_Normal                      => --/1.4 s/17.5 s
`-VC_LOOP_INVARIANT_PRESERV sparknacl-car.adb:324:13 => --/1.4 s/1.9 s
 `-CVC4: 1.4 s (Unknown (unknown), 13011 steps)
  -Z3: 590.0 ms (Unknown (unknown), 743088 steps)
SPARKNaCl.Sign.Sign                                       => --/57.6 s/489.2 s
`-VC_OVERFLOW_CHECK sparknacl-sign.adb:890:36 => --/57.6 s/238.7 s
 `-CVC4: 51.6 s (Unknown (unknown), 505013 steps)
  -Z3: 7.9 s (Unknown (unknown), 11654552 steps)
 `-CVC4: 50.5 s (Unknown (unknown), 505013 steps)
  -Z3: 8.8 s (Unknown (unknown), 11654285 steps)
 `-CVC4: 50.7 s (Unknown (unknown), 505013 steps)
  -Z3: 7.2 s (Unknown (unknown), 11654931 steps)
