// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__881(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_1_0", false,-1, 7,0);
        vcdp->declBus(c+57760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_2_0", false,-1, 7,0);
        vcdp->declBus(c+57761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_3_0", false,-1, 7,0);
        vcdp->declBus(c+57762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_4_0", false,-1, 7,0);
        vcdp->declBus(c+57763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_5_0", false,-1, 7,0);
        vcdp->declBus(c+57764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_6_0", false,-1, 7,0);
        vcdp->declBus(c+57765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_7_0", false,-1, 7,0);
        vcdp->declBus(c+57766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_8_0", false,-1, 7,0);
        vcdp->declBus(c+57767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_9_0", false,-1, 7,0);
        vcdp->declBus(c+57768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_10_0", false,-1, 7,0);
        vcdp->declBus(c+57769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_11_0", false,-1, 7,0);
        vcdp->declBus(c+57770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_12_0", false,-1, 7,0);
        vcdp->declBus(c+57771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_13_0", false,-1, 7,0);
        vcdp->declBus(c+57772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_14_0", false,-1, 7,0);
        vcdp->declBus(c+57773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_buf_15_0", false,-1, 7,0);
        vcdp->declBus(c+57774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_0_0", false,-1, 7,0);
        vcdp->declBus(c+57775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_1_0", false,-1, 7,0);
        vcdp->declBus(c+57776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_2_0", false,-1, 7,0);
        vcdp->declBus(c+57777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_3_0", false,-1, 7,0);
        vcdp->declBus(c+57778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_4_0", false,-1, 7,0);
        vcdp->declBus(c+57779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_5_0", false,-1, 7,0);
        vcdp->declBus(c+57780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_6_0", false,-1, 7,0);
        vcdp->declBus(c+57781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_7_0", false,-1, 7,0);
        vcdp->declBus(c+57782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_8_0", false,-1, 7,0);
        vcdp->declBus(c+57783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_9_0", false,-1, 7,0);
        vcdp->declBus(c+57784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_10_0", false,-1, 7,0);
        vcdp->declBus(c+57785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_11_0", false,-1, 7,0);
        vcdp->declBus(c+57786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_12_0", false,-1, 7,0);
        vcdp->declBus(c+57787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_13_0", false,-1, 7,0);
        vcdp->declBus(c+57788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_14_0", false,-1, 7,0);
        vcdp->declBus(c+57789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_buf_15_0", false,-1, 7,0);
        vcdp->declBus(c+57790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_0_0", false,-1, 7,0);
        vcdp->declBus(c+57791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_1_0", false,-1, 7,0);
        vcdp->declBus(c+57792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_2_0", false,-1, 7,0);
        vcdp->declBus(c+57793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_3_0", false,-1, 7,0);
        vcdp->declBus(c+57794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_4_0", false,-1, 7,0);
        vcdp->declBus(c+57795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_5_0", false,-1, 7,0);
        vcdp->declBus(c+57796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_6_0", false,-1, 7,0);
        vcdp->declBus(c+57797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_7_0", false,-1, 7,0);
        vcdp->declBus(c+57798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_8_0", false,-1, 7,0);
        vcdp->declBus(c+57799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_9_0", false,-1, 7,0);
        vcdp->declBus(c+57800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_10_0", false,-1, 7,0);
        vcdp->declBus(c+57801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_11_0", false,-1, 7,0);
        vcdp->declBus(c+57802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_12_0", false,-1, 7,0);
        vcdp->declBus(c+57803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_13_0", false,-1, 7,0);
        vcdp->declBus(c+57804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_14_0", false,-1, 7,0);
        vcdp->declBus(c+57805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_buf_15_0", false,-1, 7,0);
        vcdp->declBit(c+57806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_written", false,-1);
        vcdp->declBit(c+57807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_written", false,-1);
        vcdp->declBit(c+57808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_written", false,-1);
        vcdp->declBit(c+57609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh in_prop", false,-1);
        vcdp->declBit(c+27505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh input_next_row_into_spatial_array", false,-1);
        vcdp->declBit(c+27506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh last_fire", false,-1);
        vcdp->declBit(c+27507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh pause", false,-1);
        vcdp->declBit(c+27508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_is_from_transposer", false,-1);
        vcdp->declBit(c+27509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh b_is_from_transposer", false,-1);
        vcdp->declBit(c+27510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_is_from_transposer", false,-1);
        vcdp->declQuad(c+27511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh a_shifter_in_lo", false,-1, 63,0);
        vcdp->declQuad(c+27513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh d_shifter_in_lo", false,-1, 63,0);
        vcdp->declBus(c+57563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_0", false,-1, 7,0);
        vcdp->declBus(c+57809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_0", false,-1, 7,0);
        vcdp->declBus(c+57564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_0", false,-1, 7,0);
        vcdp->declBus(c+57810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_1_0", false,-1, 7,0);
        vcdp->declBus(c+57811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_2_0", false,-1, 7,0);
        vcdp->declBus(c+57565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_0", false,-1, 7,0);
        vcdp->declBus(c+57812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_3_0", false,-1, 7,0);
        vcdp->declBus(c+57813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_4_0", false,-1, 7,0);
        vcdp->declBus(c+57814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_5_0", false,-1, 7,0);
        vcdp->declBus(c+57566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_0", false,-1, 7,0);
        vcdp->declBus(c+57815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_6_0", false,-1, 7,0);
        vcdp->declBus(c+57816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_7_0", false,-1, 7,0);
        vcdp->declBus(c+57817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_8_0", false,-1, 7,0);
        vcdp->declBus(c+57818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_9_0", false,-1, 7,0);
        vcdp->declBus(c+57567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_0", false,-1, 7,0);
        vcdp->declBus(c+57819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_10_0", false,-1, 7,0);
        vcdp->declBus(c+57820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_11_0", false,-1, 7,0);
        vcdp->declBus(c+57821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_12_0", false,-1, 7,0);
        vcdp->declBus(c+57822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_13_0", false,-1, 7,0);
        vcdp->declBus(c+57823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_14_0", false,-1, 7,0);
        vcdp->declBus(c+57568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_0", false,-1, 7,0);
        vcdp->declBus(c+57824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_15_0", false,-1, 7,0);
        vcdp->declBus(c+57825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_16_0", false,-1, 7,0);
        vcdp->declBus(c+57826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_17_0", false,-1, 7,0);
        vcdp->declBus(c+57827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_18_0", false,-1, 7,0);
        vcdp->declBus(c+57828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_19_0", false,-1, 7,0);
        vcdp->declBus(c+57829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_20_0", false,-1, 7,0);
        vcdp->declBus(c+57569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_0", false,-1, 7,0);
        vcdp->declBus(c+57830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_21_0", false,-1, 7,0);
        vcdp->declBus(c+57831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_22_0", false,-1, 7,0);
        vcdp->declBus(c+57832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_23_0", false,-1, 7,0);
        vcdp->declBus(c+57833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_24_0", false,-1, 7,0);
        vcdp->declBus(c+57834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_25_0", false,-1, 7,0);
        vcdp->declBus(c+57835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_26_0", false,-1, 7,0);
        vcdp->declBus(c+57836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_27_0", false,-1, 7,0);
        vcdp->declBus(c+57570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_0", false,-1, 7,0);
        vcdp->declBus(c+57837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_28_0", false,-1, 7,0);
        vcdp->declBus(c+57838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_29_0", false,-1, 7,0);
        vcdp->declBus(c+57839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_30_0", false,-1, 7,0);
        vcdp->declBus(c+57840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_31_0", false,-1, 7,0);
        vcdp->declBus(c+57841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_32_0", false,-1, 7,0);
        vcdp->declBus(c+57842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_33_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__882(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_34_0", false,-1, 7,0);
        vcdp->declBus(c+57844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_35_0", false,-1, 7,0);
        vcdp->declBus(c+57571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_0", false,-1, 7,0);
        vcdp->declBus(c+57845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_36_0", false,-1, 7,0);
        vcdp->declBus(c+57846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_37_0", false,-1, 7,0);
        vcdp->declBus(c+57847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_38_0", false,-1, 7,0);
        vcdp->declBus(c+57848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_39_0", false,-1, 7,0);
        vcdp->declBus(c+57849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_40_0", false,-1, 7,0);
        vcdp->declBus(c+57850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_41_0", false,-1, 7,0);
        vcdp->declBus(c+57851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_42_0", false,-1, 7,0);
        vcdp->declBus(c+57852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_43_0", false,-1, 7,0);
        vcdp->declBus(c+57853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_44_0", false,-1, 7,0);
        vcdp->declBus(c+57572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_0", false,-1, 7,0);
        vcdp->declBus(c+57854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_45_0", false,-1, 7,0);
        vcdp->declBus(c+57855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_46_0", false,-1, 7,0);
        vcdp->declBus(c+57856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_47_0", false,-1, 7,0);
        vcdp->declBus(c+57857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_48_0", false,-1, 7,0);
        vcdp->declBus(c+57858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_49_0", false,-1, 7,0);
        vcdp->declBus(c+57859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_50_0", false,-1, 7,0);
        vcdp->declBus(c+57860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_51_0", false,-1, 7,0);
        vcdp->declBus(c+57861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_52_0", false,-1, 7,0);
        vcdp->declBus(c+57862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_53_0", false,-1, 7,0);
        vcdp->declBus(c+57863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_54_0", false,-1, 7,0);
        vcdp->declBus(c+57573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_0", false,-1, 7,0);
        vcdp->declBus(c+57864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_55_0", false,-1, 7,0);
        vcdp->declBus(c+57865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_56_0", false,-1, 7,0);
        vcdp->declBus(c+57866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_57_0", false,-1, 7,0);
        vcdp->declBus(c+57867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_58_0", false,-1, 7,0);
        vcdp->declBus(c+57868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_59_0", false,-1, 7,0);
        vcdp->declBus(c+57869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_60_0", false,-1, 7,0);
        vcdp->declBus(c+57870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_61_0", false,-1, 7,0);
        vcdp->declBus(c+57871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_62_0", false,-1, 7,0);
        vcdp->declBus(c+57872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_63_0", false,-1, 7,0);
        vcdp->declBus(c+57873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_64_0", false,-1, 7,0);
        vcdp->declBus(c+57874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_65_0", false,-1, 7,0);
        vcdp->declBus(c+57574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_0", false,-1, 7,0);
        vcdp->declBus(c+57875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_66_0", false,-1, 7,0);
        vcdp->declBus(c+57876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_67_0", false,-1, 7,0);
        vcdp->declBus(c+57877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_68_0", false,-1, 7,0);
        vcdp->declBus(c+57878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_69_0", false,-1, 7,0);
        vcdp->declBus(c+57879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_70_0", false,-1, 7,0);
        vcdp->declBus(c+57880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_71_0", false,-1, 7,0);
        vcdp->declBus(c+57881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_72_0", false,-1, 7,0);
        vcdp->declBus(c+57882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_73_0", false,-1, 7,0);
        vcdp->declBus(c+57883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_74_0", false,-1, 7,0);
        vcdp->declBus(c+57884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_75_0", false,-1, 7,0);
        vcdp->declBus(c+57885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_76_0", false,-1, 7,0);
        vcdp->declBus(c+57886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_77_0", false,-1, 7,0);
        vcdp->declBus(c+57575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_0", false,-1, 7,0);
        vcdp->declBus(c+57887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_78_0", false,-1, 7,0);
        vcdp->declBus(c+57888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_79_0", false,-1, 7,0);
        vcdp->declBus(c+57889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_80_0", false,-1, 7,0);
        vcdp->declBus(c+57890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_81_0", false,-1, 7,0);
        vcdp->declBus(c+57891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_82_0", false,-1, 7,0);
        vcdp->declBus(c+57892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_83_0", false,-1, 7,0);
        vcdp->declBus(c+57893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_84_0", false,-1, 7,0);
        vcdp->declBus(c+57894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_85_0", false,-1, 7,0);
        vcdp->declBus(c+57895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_86_0", false,-1, 7,0);
        vcdp->declBus(c+57896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_87_0", false,-1, 7,0);
        vcdp->declBus(c+57897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_88_0", false,-1, 7,0);
        vcdp->declBus(c+57898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_89_0", false,-1, 7,0);
        vcdp->declBus(c+57899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_90_0", false,-1, 7,0);
        vcdp->declBus(c+57576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_0", false,-1, 7,0);
        vcdp->declBus(c+57900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_91_0", false,-1, 7,0);
        vcdp->declBus(c+57901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_92_0", false,-1, 7,0);
        vcdp->declBus(c+57902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_93_0", false,-1, 7,0);
        vcdp->declBus(c+57903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_94_0", false,-1, 7,0);
        vcdp->declBus(c+57904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_95_0", false,-1, 7,0);
        vcdp->declBus(c+57905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_96_0", false,-1, 7,0);
        vcdp->declBus(c+57906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_97_0", false,-1, 7,0);
        vcdp->declBus(c+57907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_98_0", false,-1, 7,0);
        vcdp->declBus(c+57908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_99_0", false,-1, 7,0);
        vcdp->declBus(c+57909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_100_0", false,-1, 7,0);
        vcdp->declBus(c+57910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_101_0", false,-1, 7,0);
        vcdp->declBus(c+57911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_102_0", false,-1, 7,0);
        vcdp->declBus(c+57912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_103_0", false,-1, 7,0);
        vcdp->declBus(c+57913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_104_0", false,-1, 7,0);
        vcdp->declBus(c+57577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_0", false,-1, 7,0);
        vcdp->declBus(c+57578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_1_0", false,-1, 7,0);
        vcdp->declBus(c+57914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_105_0", false,-1, 7,0);
        vcdp->declBus(c+57579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_1_0", false,-1, 7,0);
        vcdp->declBus(c+57915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_106_0", false,-1, 7,0);
        vcdp->declBus(c+57916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_107_0", false,-1, 7,0);
        vcdp->declBus(c+57580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_1_0", false,-1, 7,0);
        vcdp->declBus(c+57917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_108_0", false,-1, 7,0);
        vcdp->declBus(c+57918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_109_0", false,-1, 7,0);
        vcdp->declBus(c+57919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_110_0", false,-1, 7,0);
        vcdp->declBus(c+57581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_1_0", false,-1, 7,0);
        vcdp->declBus(c+57920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_111_0", false,-1, 7,0);
        vcdp->declBus(c+57921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_112_0", false,-1, 7,0);
        vcdp->declBus(c+57922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_113_0", false,-1, 7,0);
        vcdp->declBus(c+57923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_114_0", false,-1, 7,0);
        vcdp->declBus(c+57582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_1_0", false,-1, 7,0);
        vcdp->declBus(c+57924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_115_0", false,-1, 7,0);
        vcdp->declBus(c+57925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_116_0", false,-1, 7,0);
        vcdp->declBus(c+57926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_117_0", false,-1, 7,0);
        vcdp->declBus(c+57927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_118_0", false,-1, 7,0);
        vcdp->declBus(c+57928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_119_0", false,-1, 7,0);
        vcdp->declBus(c+57583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_1_0", false,-1, 7,0);
        vcdp->declBus(c+57929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_120_0", false,-1, 7,0);
        vcdp->declBus(c+57930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_121_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__883(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_122_0", false,-1, 7,0);
        vcdp->declBus(c+57932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_123_0", false,-1, 7,0);
        vcdp->declBus(c+57933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_124_0", false,-1, 7,0);
        vcdp->declBus(c+57934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_125_0", false,-1, 7,0);
        vcdp->declBus(c+57584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_1_0", false,-1, 7,0);
        vcdp->declBus(c+57935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_126_0", false,-1, 7,0);
        vcdp->declBus(c+57936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_127_0", false,-1, 7,0);
        vcdp->declBus(c+57937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_128_0", false,-1, 7,0);
        vcdp->declBus(c+57938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_129_0", false,-1, 7,0);
        vcdp->declBus(c+57939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_130_0", false,-1, 7,0);
        vcdp->declBus(c+57940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_131_0", false,-1, 7,0);
        vcdp->declBus(c+57941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_132_0", false,-1, 7,0);
        vcdp->declBus(c+57585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_1_0", false,-1, 7,0);
        vcdp->declBus(c+57942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_133_0", false,-1, 7,0);
        vcdp->declBus(c+57943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_134_0", false,-1, 7,0);
        vcdp->declBus(c+57944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_135_0", false,-1, 7,0);
        vcdp->declBus(c+57945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_136_0", false,-1, 7,0);
        vcdp->declBus(c+57946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_137_0", false,-1, 7,0);
        vcdp->declBus(c+57947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_138_0", false,-1, 7,0);
        vcdp->declBus(c+57948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_139_0", false,-1, 7,0);
        vcdp->declBus(c+57949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_140_0", false,-1, 7,0);
        vcdp->declBus(c+57586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_1_0", false,-1, 7,0);
        vcdp->declBus(c+57950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_141_0", false,-1, 7,0);
        vcdp->declBus(c+57951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_142_0", false,-1, 7,0);
        vcdp->declBus(c+57952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_143_0", false,-1, 7,0);
        vcdp->declBus(c+57953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_144_0", false,-1, 7,0);
        vcdp->declBus(c+57954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_145_0", false,-1, 7,0);
        vcdp->declBus(c+57955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_146_0", false,-1, 7,0);
        vcdp->declBus(c+57956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_147_0", false,-1, 7,0);
        vcdp->declBus(c+57957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_148_0", false,-1, 7,0);
        vcdp->declBus(c+57958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_149_0", false,-1, 7,0);
        vcdp->declBus(c+57587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_1_0", false,-1, 7,0);
        vcdp->declBus(c+57959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_150_0", false,-1, 7,0);
        vcdp->declBus(c+57960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_151_0", false,-1, 7,0);
        vcdp->declBus(c+57961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_152_0", false,-1, 7,0);
        vcdp->declBus(c+57962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_153_0", false,-1, 7,0);
        vcdp->declBus(c+57963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_154_0", false,-1, 7,0);
        vcdp->declBus(c+57964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_155_0", false,-1, 7,0);
        vcdp->declBus(c+57965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_156_0", false,-1, 7,0);
        vcdp->declBus(c+57966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_157_0", false,-1, 7,0);
        vcdp->declBus(c+57967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_158_0", false,-1, 7,0);
        vcdp->declBus(c+57968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_159_0", false,-1, 7,0);
        vcdp->declBus(c+57588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_1_0", false,-1, 7,0);
        vcdp->declBus(c+57969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_160_0", false,-1, 7,0);
        vcdp->declBus(c+57970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_161_0", false,-1, 7,0);
        vcdp->declBus(c+57971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_162_0", false,-1, 7,0);
        vcdp->declBus(c+57972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_163_0", false,-1, 7,0);
        vcdp->declBus(c+57973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_164_0", false,-1, 7,0);
        vcdp->declBus(c+57974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_165_0", false,-1, 7,0);
        vcdp->declBus(c+57975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_166_0", false,-1, 7,0);
        vcdp->declBus(c+57976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_167_0", false,-1, 7,0);
        vcdp->declBus(c+57977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_168_0", false,-1, 7,0);
        vcdp->declBus(c+57978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_169_0", false,-1, 7,0);
        vcdp->declBus(c+57979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_170_0", false,-1, 7,0);
        vcdp->declBus(c+57589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_1_0", false,-1, 7,0);
        vcdp->declBus(c+57980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_171_0", false,-1, 7,0);
        vcdp->declBus(c+57981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_172_0", false,-1, 7,0);
        vcdp->declBus(c+57982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_173_0", false,-1, 7,0);
        vcdp->declBus(c+57983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_174_0", false,-1, 7,0);
        vcdp->declBus(c+57984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_175_0", false,-1, 7,0);
        vcdp->declBus(c+57985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_176_0", false,-1, 7,0);
        vcdp->declBus(c+57986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_177_0", false,-1, 7,0);
        vcdp->declBus(c+57987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_178_0", false,-1, 7,0);
        vcdp->declBus(c+57988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_179_0", false,-1, 7,0);
        vcdp->declBus(c+57989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_180_0", false,-1, 7,0);
        vcdp->declBus(c+57990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_181_0", false,-1, 7,0);
        vcdp->declBus(c+57991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_182_0", false,-1, 7,0);
        vcdp->declBus(c+57590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_1_0", false,-1, 7,0);
        vcdp->declBus(c+57992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_183_0", false,-1, 7,0);
        vcdp->declBus(c+57993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_184_0", false,-1, 7,0);
        vcdp->declBus(c+57994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_185_0", false,-1, 7,0);
        vcdp->declBus(c+57995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_186_0", false,-1, 7,0);
        vcdp->declBus(c+57996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_187_0", false,-1, 7,0);
        vcdp->declBus(c+57997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_188_0", false,-1, 7,0);
        vcdp->declBus(c+57998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_189_0", false,-1, 7,0);
        vcdp->declBus(c+57999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_190_0", false,-1, 7,0);
        vcdp->declBus(c+58000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_191_0", false,-1, 7,0);
        vcdp->declBus(c+58001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_192_0", false,-1, 7,0);
        vcdp->declBus(c+58002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_193_0", false,-1, 7,0);
        vcdp->declBus(c+58003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_194_0", false,-1, 7,0);
        vcdp->declBus(c+58004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_195_0", false,-1, 7,0);
        vcdp->declBus(c+57591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_1_0", false,-1, 7,0);
        vcdp->declBus(c+58005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_196_0", false,-1, 7,0);
        vcdp->declBus(c+58006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_197_0", false,-1, 7,0);
        vcdp->declBus(c+58007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_198_0", false,-1, 7,0);
        vcdp->declBus(c+58008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_199_0", false,-1, 7,0);
        vcdp->declBus(c+58009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_200_0", false,-1, 7,0);
        vcdp->declBus(c+58010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_201_0", false,-1, 7,0);
        vcdp->declBus(c+58011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_202_0", false,-1, 7,0);
        vcdp->declBus(c+58012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_203_0", false,-1, 7,0);
        vcdp->declBus(c+58013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_204_0", false,-1, 7,0);
        vcdp->declBus(c+58014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_205_0", false,-1, 7,0);
        vcdp->declBus(c+58015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_206_0", false,-1, 7,0);
        vcdp->declBus(c+58016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_207_0", false,-1, 7,0);
        vcdp->declBus(c+58017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_208_0", false,-1, 7,0);
        vcdp->declBus(c+58018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_209_0", false,-1, 7,0);
        vcdp->declBus(c+57592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_1_0", false,-1, 7,0);
        vcdp->declBus(c+57593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_2_0", false,-1, 7,0);
        vcdp->declBus(c+58019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_210_0", false,-1, 7,0);
        vcdp->declBus(c+57594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_2_0", false,-1, 7,0);
        vcdp->declBus(c+58020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_211_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__884(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_212_0", false,-1, 7,0);
        vcdp->declBus(c+57595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_2_0", false,-1, 7,0);
        vcdp->declBus(c+58022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_213_0", false,-1, 7,0);
        vcdp->declBus(c+58023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_214_0", false,-1, 7,0);
        vcdp->declBus(c+58024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_215_0", false,-1, 7,0);
        vcdp->declBus(c+57596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_2_0", false,-1, 7,0);
        vcdp->declBus(c+58025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_216_0", false,-1, 7,0);
        vcdp->declBus(c+58026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_217_0", false,-1, 7,0);
        vcdp->declBus(c+58027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_218_0", false,-1, 7,0);
        vcdp->declBus(c+58028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_219_0", false,-1, 7,0);
        vcdp->declBus(c+57597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_2_0", false,-1, 7,0);
        vcdp->declBus(c+58029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_220_0", false,-1, 7,0);
        vcdp->declBus(c+58030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_221_0", false,-1, 7,0);
        vcdp->declBus(c+58031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_222_0", false,-1, 7,0);
        vcdp->declBus(c+58032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_223_0", false,-1, 7,0);
        vcdp->declBus(c+58033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_224_0", false,-1, 7,0);
        vcdp->declBus(c+57598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_2_0", false,-1, 7,0);
        vcdp->declBus(c+58034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_225_0", false,-1, 7,0);
        vcdp->declBus(c+58035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_226_0", false,-1, 7,0);
        vcdp->declBus(c+58036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_227_0", false,-1, 7,0);
        vcdp->declBus(c+58037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_228_0", false,-1, 7,0);
        vcdp->declBus(c+58038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_229_0", false,-1, 7,0);
        vcdp->declBus(c+58039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_230_0", false,-1, 7,0);
        vcdp->declBus(c+57599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_2_0", false,-1, 7,0);
        vcdp->declBus(c+58040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_231_0", false,-1, 7,0);
        vcdp->declBus(c+58041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_232_0", false,-1, 7,0);
        vcdp->declBus(c+58042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_233_0", false,-1, 7,0);
        vcdp->declBus(c+58043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_234_0", false,-1, 7,0);
        vcdp->declBus(c+58044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_235_0", false,-1, 7,0);
        vcdp->declBus(c+58045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_236_0", false,-1, 7,0);
        vcdp->declBus(c+58046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_237_0", false,-1, 7,0);
        vcdp->declBus(c+57600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_2_0", false,-1, 7,0);
        vcdp->declBus(c+58047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_238_0", false,-1, 7,0);
        vcdp->declBus(c+58048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_239_0", false,-1, 7,0);
        vcdp->declBus(c+58049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_240_0", false,-1, 7,0);
        vcdp->declBus(c+58050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_241_0", false,-1, 7,0);
        vcdp->declBus(c+58051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_242_0", false,-1, 7,0);
        vcdp->declBus(c+58052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_243_0", false,-1, 7,0);
        vcdp->declBus(c+58053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_244_0", false,-1, 7,0);
        vcdp->declBus(c+58054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_245_0", false,-1, 7,0);
        vcdp->declBus(c+57601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_2_0", false,-1, 7,0);
        vcdp->declBus(c+58055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_246_0", false,-1, 7,0);
        vcdp->declBus(c+58056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_247_0", false,-1, 7,0);
        vcdp->declBus(c+58057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_248_0", false,-1, 7,0);
        vcdp->declBus(c+58058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_249_0", false,-1, 7,0);
        vcdp->declBus(c+58059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_250_0", false,-1, 7,0);
        vcdp->declBus(c+58060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_251_0", false,-1, 7,0);
        vcdp->declBus(c+58061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_252_0", false,-1, 7,0);
        vcdp->declBus(c+58062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_253_0", false,-1, 7,0);
        vcdp->declBus(c+58063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_254_0", false,-1, 7,0);
        vcdp->declBus(c+57602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_2_0", false,-1, 7,0);
        vcdp->declBus(c+58064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_255_0", false,-1, 7,0);
        vcdp->declBus(c+58065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_256_0", false,-1, 7,0);
        vcdp->declBus(c+58066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_257_0", false,-1, 7,0);
        vcdp->declBus(c+58067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_258_0", false,-1, 7,0);
        vcdp->declBus(c+58068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_259_0", false,-1, 7,0);
        vcdp->declBus(c+58069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_260_0", false,-1, 7,0);
        vcdp->declBus(c+58070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_261_0", false,-1, 7,0);
        vcdp->declBus(c+58071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_262_0", false,-1, 7,0);
        vcdp->declBus(c+58072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_263_0", false,-1, 7,0);
        vcdp->declBus(c+58073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_264_0", false,-1, 7,0);
        vcdp->declBus(c+57603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_2_0", false,-1, 7,0);
        vcdp->declBus(c+58074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_265_0", false,-1, 7,0);
        vcdp->declBus(c+58075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_266_0", false,-1, 7,0);
        vcdp->declBus(c+58076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_267_0", false,-1, 7,0);
        vcdp->declBus(c+58077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_268_0", false,-1, 7,0);
        vcdp->declBus(c+58078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_269_0", false,-1, 7,0);
        vcdp->declBus(c+58079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_270_0", false,-1, 7,0);
        vcdp->declBus(c+58080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_271_0", false,-1, 7,0);
        vcdp->declBus(c+58081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_272_0", false,-1, 7,0);
        vcdp->declBus(c+58082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_273_0", false,-1, 7,0);
        vcdp->declBus(c+58083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_274_0", false,-1, 7,0);
        vcdp->declBus(c+58084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_275_0", false,-1, 7,0);
        vcdp->declBus(c+57604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_2_0", false,-1, 7,0);
        vcdp->declBus(c+58085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_276_0", false,-1, 7,0);
        vcdp->declBus(c+58086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_277_0", false,-1, 7,0);
        vcdp->declBus(c+58087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_278_0", false,-1, 7,0);
        vcdp->declBus(c+58088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_279_0", false,-1, 7,0);
        vcdp->declBus(c+58089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_280_0", false,-1, 7,0);
        vcdp->declBus(c+58090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_281_0", false,-1, 7,0);
        vcdp->declBus(c+58091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_282_0", false,-1, 7,0);
        vcdp->declBus(c+58092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_283_0", false,-1, 7,0);
        vcdp->declBus(c+58093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_284_0", false,-1, 7,0);
        vcdp->declBus(c+58094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_285_0", false,-1, 7,0);
        vcdp->declBus(c+58095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_286_0", false,-1, 7,0);
        vcdp->declBus(c+58096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_287_0", false,-1, 7,0);
        vcdp->declBus(c+57605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_2_0", false,-1, 7,0);
        vcdp->declBus(c+58097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_288_0", false,-1, 7,0);
        vcdp->declBus(c+58098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_289_0", false,-1, 7,0);
        vcdp->declBus(c+58099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_290_0", false,-1, 7,0);
        vcdp->declBus(c+58100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_291_0", false,-1, 7,0);
        vcdp->declBus(c+58101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_292_0", false,-1, 7,0);
        vcdp->declBus(c+58102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_293_0", false,-1, 7,0);
        vcdp->declBus(c+58103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_294_0", false,-1, 7,0);
        vcdp->declBus(c+58104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_295_0", false,-1, 7,0);
        vcdp->declBus(c+58105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_296_0", false,-1, 7,0);
        vcdp->declBus(c+58106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_297_0", false,-1, 7,0);
        vcdp->declBus(c+58107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_298_0", false,-1, 7,0);
        vcdp->declBus(c+58108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_299_0", false,-1, 7,0);
        vcdp->declBus(c+58109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_300_0", false,-1, 7,0);
        vcdp->declBus(c+57606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_2_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__885(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_301_0", false,-1, 7,0);
        vcdp->declBus(c+58111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_302_0", false,-1, 7,0);
        vcdp->declBus(c+58112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_303_0", false,-1, 7,0);
        vcdp->declBus(c+58113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_304_0", false,-1, 7,0);
        vcdp->declBus(c+58114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_305_0", false,-1, 7,0);
        vcdp->declBus(c+58115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_306_0", false,-1, 7,0);
        vcdp->declBus(c+58116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_307_0", false,-1, 7,0);
        vcdp->declBus(c+58117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_308_0", false,-1, 7,0);
        vcdp->declBus(c+58118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_309_0", false,-1, 7,0);
        vcdp->declBus(c+58119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_310_0", false,-1, 7,0);
        vcdp->declBus(c+58120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_311_0", false,-1, 7,0);
        vcdp->declBus(c+58121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_312_0", false,-1, 7,0);
        vcdp->declBus(c+58122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_313_0", false,-1, 7,0);
        vcdp->declBus(c+58123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_314_0", false,-1, 7,0);
        vcdp->declBus(c+57607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_2_0", false,-1, 7,0);
        vcdp->declBit(c+57611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_dataflow_r", false,-1);
        vcdp->declBit(c+57612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_propagate_r", false,-1);
        vcdp->declBit(c+58124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_dataflow_r", false,-1);
        vcdp->declBit(c+57614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_propagate_r", false,-1);
        vcdp->declBit(c+57615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_dataflow_r", false,-1);
        vcdp->declBit(c+58127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+57617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_propagate_r", false,-1);
        vcdp->declBit(c+58129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_propagate_r_1", false,-1);
        vcdp->declBit(c+57618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_dataflow_r", false,-1);
        vcdp->declBit(c+58131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+57620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_propagate_r", false,-1);
        vcdp->declBit(c+58134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_propagate_r_2", false,-1);
        vcdp->declBit(c+57621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow_r", false,-1);
        vcdp->declBit(c+58137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+57623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate_r", false,-1);
        vcdp->declBit(c+58141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate_r_3", false,-1);
        vcdp->declBit(c+57624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r", false,-1);
        vcdp->declBit(c+58145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+57626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r", false,-1);
        vcdp->declBit(c+58150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r_4", false,-1);
        vcdp->declBit(c+57627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r", false,-1);
        vcdp->declBit(c+58155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+57629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r", false,-1);
        vcdp->declBit(c+58161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_5", false,-1);
        vcdp->declBit(c+57630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r", false,-1);
        vcdp->declBit(c+58167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+57632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r", false,-1);
        vcdp->declBit(c+58174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_6", false,-1);
        vcdp->declBit(c+57633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r", false,-1);
        vcdp->declBit(c+58181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+57635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r", false,-1);
        vcdp->declBit(c+58189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_4", false,-1);
    }
}

void VTestHarness::traceInitThis__886(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_7", false,-1);
        vcdp->declBit(c+57636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r", false,-1);
        vcdp->declBit(c+58197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+57638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+58205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r", false,-1);
        vcdp->declBit(c+58206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_8", false,-1);
        vcdp->declBit(c+57639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_propagate_r_9", false,-1);
        vcdp->declBit(c+58214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r", false,-1);
        vcdp->declBit(c+58215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+57641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_dataflow_r_10", false,-1);
        vcdp->declBit(c+58224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r", false,-1);
        vcdp->declBit(c+58225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_9", false,-1);
        vcdp->declBit(c+57642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_propagate_r_10", false,-1);
        vcdp->declBit(c+58234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r", false,-1);
        vcdp->declBit(c+58235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+58244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_10", false,-1);
        vcdp->declBit(c+57644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_dataflow_r_11", false,-1);
        vcdp->declBit(c+58245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r", false,-1);
        vcdp->declBit(c+58246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_9", false,-1);
        vcdp->declBit(c+58255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_10", false,-1);
        vcdp->declBit(c+57645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_propagate_r_11", false,-1);
        vcdp->declBit(c+58256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r", false,-1);
        vcdp->declBit(c+58257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+58266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_10", false,-1);
        vcdp->declBit(c+58267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_11", false,-1);
        vcdp->declBit(c+57647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_dataflow_r_12", false,-1);
        vcdp->declBit(c+58268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r", false,-1);
        vcdp->declBit(c+58269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_9", false,-1);
        vcdp->declBit(c+58278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_10", false,-1);
        vcdp->declBit(c+58279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_11", false,-1);
        vcdp->declBit(c+57648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_propagate_r_12", false,-1);
        vcdp->declBit(c+58280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r", false,-1);
        vcdp->declBit(c+58281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_4", false,-1);
    }
}

void VTestHarness::traceInitThis__887(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+58290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_10", false,-1);
        vcdp->declBit(c+58291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_11", false,-1);
        vcdp->declBit(c+58292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_12", false,-1);
        vcdp->declBit(c+57650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_dataflow_r_13", false,-1);
        vcdp->declBit(c+58293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r", false,-1);
        vcdp->declBit(c+58294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_9", false,-1);
        vcdp->declBit(c+58303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_10", false,-1);
        vcdp->declBit(c+58304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_11", false,-1);
        vcdp->declBit(c+58305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_12", false,-1);
        vcdp->declBit(c+57651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_propagate_r_13", false,-1);
        vcdp->declBit(c+58306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r", false,-1);
        vcdp->declBit(c+58307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_1", false,-1);
        vcdp->declBit(c+58308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_2", false,-1);
        vcdp->declBit(c+58309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_3", false,-1);
        vcdp->declBit(c+58310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_4", false,-1);
        vcdp->declBit(c+58311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_5", false,-1);
        vcdp->declBit(c+58312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_6", false,-1);
        vcdp->declBit(c+58313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_7", false,-1);
        vcdp->declBit(c+58314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_8", false,-1);
        vcdp->declBit(c+58315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_9", false,-1);
        vcdp->declBit(c+58316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_10", false,-1);
        vcdp->declBit(c+58317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_11", false,-1);
        vcdp->declBit(c+58318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_12", false,-1);
        vcdp->declBit(c+58319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_13", false,-1);
        vcdp->declBit(c+57653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_dataflow_r_14", false,-1);
        vcdp->declBit(c+58320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r", false,-1);
        vcdp->declBit(c+58321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_1", false,-1);
        vcdp->declBit(c+58322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_2", false,-1);
        vcdp->declBit(c+58323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_3", false,-1);
        vcdp->declBit(c+58324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_4", false,-1);
        vcdp->declBit(c+58325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_5", false,-1);
        vcdp->declBit(c+58326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_6", false,-1);
        vcdp->declBit(c+58327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_7", false,-1);
        vcdp->declBit(c+58328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_8", false,-1);
        vcdp->declBit(c+58329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_9", false,-1);
        vcdp->declBit(c+58330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_10", false,-1);
        vcdp->declBit(c+58331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_11", false,-1);
        vcdp->declBit(c+58332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_12", false,-1);
        vcdp->declBit(c+58333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_13", false,-1);
        vcdp->declBit(c+57654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_propagate_r_14", false,-1);
        vcdp->declBus(c+57610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh result_shift", false,-1, 4,0);
        vcdp->declBus(c+57613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_1_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+57616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_2_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+57619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_3_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+57622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_4_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+57625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_5_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+57628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_6_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+57631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_7_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+57634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_8_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+57637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_9_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_1", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__888(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+57640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_10_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+58379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+57643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_11_0_shift_r_10", false,-1, 4,0);
        vcdp->declBus(c+58389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+58399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_10", false,-1, 4,0);
        vcdp->declBus(c+57646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_12_0_shift_r_11", false,-1, 4,0);
        vcdp->declBus(c+58400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+58410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_10", false,-1, 4,0);
        vcdp->declBus(c+58411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_11", false,-1, 4,0);
        vcdp->declBus(c+57649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_13_0_shift_r_12", false,-1, 4,0);
        vcdp->declBus(c+58412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+58422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_10", false,-1, 4,0);
        vcdp->declBus(c+58423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_11", false,-1, 4,0);
        vcdp->declBus(c+58424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_12", false,-1, 4,0);
        vcdp->declBus(c+57652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_14_0_shift_r_13", false,-1, 4,0);
        vcdp->declBus(c+58425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r", false,-1, 4,0);
        vcdp->declBus(c+58426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_1", false,-1, 4,0);
        vcdp->declBus(c+58427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_2", false,-1, 4,0);
        vcdp->declBus(c+58428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_3", false,-1, 4,0);
        vcdp->declBus(c+58429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_4", false,-1, 4,0);
        vcdp->declBus(c+58430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_5", false,-1, 4,0);
        vcdp->declBus(c+58431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_6", false,-1, 4,0);
        vcdp->declBus(c+58432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_7", false,-1, 4,0);
        vcdp->declBus(c+58433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_8", false,-1, 4,0);
        vcdp->declBus(c+58434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_9", false,-1, 4,0);
        vcdp->declBus(c+58435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_10", false,-1, 4,0);
        vcdp->declBus(c+58436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_11", false,-1, 4,0);
        vcdp->declBus(c+58437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_12", false,-1, 4,0);
        vcdp->declBus(c+58438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_13", false,-1, 4,0);
        vcdp->declBus(c+57655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh_io_in_control_15_0_shift_r_14", false,-1, 4,0);
        vcdp->declBit(c+57719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_3_0", false,-1);
        vcdp->declBit(c+58439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_315_0", false,-1);
        vcdp->declBit(c+57720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_3_0", false,-1);
        vcdp->declBit(c+58440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_316_0", false,-1);
        vcdp->declBit(c+58441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_317_0", false,-1);
        vcdp->declBit(c+57721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_3_0", false,-1);
        vcdp->declBit(c+58442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_318_0", false,-1);
        vcdp->declBit(c+58443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_319_0", false,-1);
        vcdp->declBit(c+58444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_320_0", false,-1);
        vcdp->declBit(c+57722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_3_0", false,-1);
        vcdp->declBit(c+58445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_321_0", false,-1);
        vcdp->declBit(c+58446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_322_0", false,-1);
        vcdp->declBit(c+58447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_323_0", false,-1);
        vcdp->declBit(c+58448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_324_0", false,-1);
        vcdp->declBit(c+57723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_3_0", false,-1);
        vcdp->declBit(c+58449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_325_0", false,-1);
        vcdp->declBit(c+58450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_326_0", false,-1);
        vcdp->declBit(c+58451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_327_0", false,-1);
        vcdp->declBit(c+58452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_328_0", false,-1);
        vcdp->declBit(c+58453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_329_0", false,-1);
        vcdp->declBit(c+57724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_3_0", false,-1);
        vcdp->declBit(c+58454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_330_0", false,-1);
        vcdp->declBit(c+58455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_331_0", false,-1);
        vcdp->declBit(c+58456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_332_0", false,-1);
        vcdp->declBit(c+58457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_333_0", false,-1);
        vcdp->declBit(c+58458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_334_0", false,-1);
        vcdp->declBit(c+58459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_335_0", false,-1);
        vcdp->declBit(c+57725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_3_0", false,-1);
    }
}

void VTestHarness::traceInitThis__889(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_336_0", false,-1);
        vcdp->declBit(c+58461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_337_0", false,-1);
        vcdp->declBit(c+58462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_338_0", false,-1);
        vcdp->declBit(c+58463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_339_0", false,-1);
        vcdp->declBit(c+58464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_340_0", false,-1);
        vcdp->declBit(c+58465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_341_0", false,-1);
        vcdp->declBit(c+58466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_342_0", false,-1);
        vcdp->declBit(c+57726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_3_0", false,-1);
        vcdp->declBit(c+58467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_343_0", false,-1);
        vcdp->declBit(c+58468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_344_0", false,-1);
        vcdp->declBit(c+58469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_345_0", false,-1);
        vcdp->declBit(c+58470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_346_0", false,-1);
        vcdp->declBit(c+58471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_347_0", false,-1);
        vcdp->declBit(c+58472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_348_0", false,-1);
        vcdp->declBit(c+58473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_349_0", false,-1);
        vcdp->declBit(c+58474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_350_0", false,-1);
        vcdp->declBit(c+57727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_3_0", false,-1);
        vcdp->declBit(c+58475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_351_0", false,-1);
        vcdp->declBit(c+58476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_352_0", false,-1);
        vcdp->declBit(c+58477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_353_0", false,-1);
        vcdp->declBit(c+58478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_354_0", false,-1);
        vcdp->declBit(c+58479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_355_0", false,-1);
        vcdp->declBit(c+58480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_356_0", false,-1);
        vcdp->declBit(c+58481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_357_0", false,-1);
        vcdp->declBit(c+58482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_358_0", false,-1);
        vcdp->declBit(c+58483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_359_0", false,-1);
        vcdp->declBit(c+57728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_3_0", false,-1);
        vcdp->declBit(c+58484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_360_0", false,-1);
        vcdp->declBit(c+58485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_361_0", false,-1);
        vcdp->declBit(c+58486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_362_0", false,-1);
        vcdp->declBit(c+58487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_363_0", false,-1);
        vcdp->declBit(c+58488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_364_0", false,-1);
        vcdp->declBit(c+58489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_365_0", false,-1);
        vcdp->declBit(c+58490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_366_0", false,-1);
        vcdp->declBit(c+58491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_367_0", false,-1);
        vcdp->declBit(c+58492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_368_0", false,-1);
        vcdp->declBit(c+58493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_369_0", false,-1);
        vcdp->declBit(c+57729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_3_0", false,-1);
        vcdp->declBit(c+58494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_370_0", false,-1);
        vcdp->declBit(c+58495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_371_0", false,-1);
        vcdp->declBit(c+58496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_372_0", false,-1);
        vcdp->declBit(c+58497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_373_0", false,-1);
        vcdp->declBit(c+58498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_374_0", false,-1);
        vcdp->declBit(c+58499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_375_0", false,-1);
        vcdp->declBit(c+58500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_376_0", false,-1);
        vcdp->declBit(c+58501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_377_0", false,-1);
        vcdp->declBit(c+58502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_378_0", false,-1);
        vcdp->declBit(c+58503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_379_0", false,-1);
        vcdp->declBit(c+58504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_380_0", false,-1);
        vcdp->declBit(c+57730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_3_0", false,-1);
        vcdp->declBit(c+58505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_381_0", false,-1);
        vcdp->declBit(c+58506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_382_0", false,-1);
        vcdp->declBit(c+58507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_383_0", false,-1);
        vcdp->declBit(c+58508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_384_0", false,-1);
        vcdp->declBit(c+58509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_385_0", false,-1);
        vcdp->declBit(c+58510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_386_0", false,-1);
        vcdp->declBit(c+58511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_387_0", false,-1);
        vcdp->declBit(c+58512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_388_0", false,-1);
        vcdp->declBit(c+58513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_389_0", false,-1);
        vcdp->declBit(c+58514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_390_0", false,-1);
        vcdp->declBit(c+58515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_391_0", false,-1);
        vcdp->declBit(c+58516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_392_0", false,-1);
        vcdp->declBit(c+57731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_3_0", false,-1);
        vcdp->declBit(c+58517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_393_0", false,-1);
        vcdp->declBit(c+58518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_394_0", false,-1);
        vcdp->declBit(c+58519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_395_0", false,-1);
        vcdp->declBit(c+58520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_396_0", false,-1);
        vcdp->declBit(c+58521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_397_0", false,-1);
        vcdp->declBit(c+58522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_398_0", false,-1);
        vcdp->declBit(c+58523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_399_0", false,-1);
        vcdp->declBit(c+58524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_400_0", false,-1);
        vcdp->declBit(c+58525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_401_0", false,-1);
        vcdp->declBit(c+58526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_402_0", false,-1);
        vcdp->declBit(c+58527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_403_0", false,-1);
        vcdp->declBit(c+58528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_404_0", false,-1);
        vcdp->declBit(c+58529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_405_0", false,-1);
        vcdp->declBit(c+57732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_3_0", false,-1);
        vcdp->declBit(c+58530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_406_0", false,-1);
        vcdp->declBit(c+58531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_407_0", false,-1);
        vcdp->declBit(c+58532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_408_0", false,-1);
        vcdp->declBit(c+58533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_409_0", false,-1);
        vcdp->declBit(c+58534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_410_0", false,-1);
        vcdp->declBit(c+58535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_411_0", false,-1);
        vcdp->declBit(c+58536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_412_0", false,-1);
        vcdp->declBit(c+58537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_413_0", false,-1);
        vcdp->declBit(c+58538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_414_0", false,-1);
        vcdp->declBit(c+58539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_415_0", false,-1);
        vcdp->declBit(c+58540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_416_0", false,-1);
        vcdp->declBit(c+58541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_417_0", false,-1);
        vcdp->declBit(c+58542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_418_0", false,-1);
        vcdp->declBit(c+58543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_419_0", false,-1);
        vcdp->declBit(c+57733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_3_0", false,-1);
        vcdp->declBus(c+57657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_4_0", false,-1, 2,0);
        vcdp->declBus(c+58544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_420_0", false,-1, 2,0);
        vcdp->declBus(c+57658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_4_0", false,-1, 2,0);
        vcdp->declBus(c+58545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_421_0", false,-1, 2,0);
        vcdp->declBus(c+58546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_422_0", false,-1, 2,0);
        vcdp->declBus(c+57659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_4_0", false,-1, 2,0);
        vcdp->declBus(c+58547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_423_0", false,-1, 2,0);
        vcdp->declBus(c+58548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_424_0", false,-1, 2,0);
        vcdp->declBus(c+58549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_425_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__890(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_4_0", false,-1, 2,0);
        vcdp->declBus(c+58550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_426_0", false,-1, 2,0);
        vcdp->declBus(c+58551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_427_0", false,-1, 2,0);
        vcdp->declBus(c+58552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_428_0", false,-1, 2,0);
        vcdp->declBus(c+58553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_429_0", false,-1, 2,0);
        vcdp->declBus(c+57661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_4_0", false,-1, 2,0);
        vcdp->declBus(c+58554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_430_0", false,-1, 2,0);
        vcdp->declBus(c+58555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_431_0", false,-1, 2,0);
        vcdp->declBus(c+58556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_432_0", false,-1, 2,0);
        vcdp->declBus(c+58557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_433_0", false,-1, 2,0);
        vcdp->declBus(c+58558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_434_0", false,-1, 2,0);
        vcdp->declBus(c+57662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_4_0", false,-1, 2,0);
        vcdp->declBus(c+58559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_435_0", false,-1, 2,0);
        vcdp->declBus(c+58560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_436_0", false,-1, 2,0);
        vcdp->declBus(c+58561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_437_0", false,-1, 2,0);
        vcdp->declBus(c+58562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_438_0", false,-1, 2,0);
        vcdp->declBus(c+58563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_439_0", false,-1, 2,0);
        vcdp->declBus(c+58564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_440_0", false,-1, 2,0);
        vcdp->declBus(c+57663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_4_0", false,-1, 2,0);
        vcdp->declBus(c+58565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_441_0", false,-1, 2,0);
        vcdp->declBus(c+58566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_442_0", false,-1, 2,0);
        vcdp->declBus(c+58567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_443_0", false,-1, 2,0);
        vcdp->declBus(c+58568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_444_0", false,-1, 2,0);
        vcdp->declBus(c+58569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_445_0", false,-1, 2,0);
        vcdp->declBus(c+58570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_446_0", false,-1, 2,0);
        vcdp->declBus(c+58571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_447_0", false,-1, 2,0);
        vcdp->declBus(c+57664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_4_0", false,-1, 2,0);
        vcdp->declBus(c+58572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_448_0", false,-1, 2,0);
        vcdp->declBus(c+58573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_449_0", false,-1, 2,0);
        vcdp->declBus(c+58574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_450_0", false,-1, 2,0);
        vcdp->declBus(c+58575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_451_0", false,-1, 2,0);
        vcdp->declBus(c+58576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_452_0", false,-1, 2,0);
        vcdp->declBus(c+58577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_453_0", false,-1, 2,0);
        vcdp->declBus(c+58578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_454_0", false,-1, 2,0);
        vcdp->declBus(c+58579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_455_0", false,-1, 2,0);
        vcdp->declBus(c+57665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_4_0", false,-1, 2,0);
        vcdp->declBus(c+58580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_456_0", false,-1, 2,0);
        vcdp->declBus(c+58581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_457_0", false,-1, 2,0);
        vcdp->declBus(c+58582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_458_0", false,-1, 2,0);
        vcdp->declBus(c+58583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_459_0", false,-1, 2,0);
        vcdp->declBus(c+58584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_460_0", false,-1, 2,0);
        vcdp->declBus(c+58585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_461_0", false,-1, 2,0);
        vcdp->declBus(c+58586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_462_0", false,-1, 2,0);
        vcdp->declBus(c+58587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_463_0", false,-1, 2,0);
        vcdp->declBus(c+58588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_464_0", false,-1, 2,0);
        vcdp->declBus(c+57666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_4_0", false,-1, 2,0);
        vcdp->declBus(c+58589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_465_0", false,-1, 2,0);
        vcdp->declBus(c+58590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_466_0", false,-1, 2,0);
        vcdp->declBus(c+58591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_467_0", false,-1, 2,0);
        vcdp->declBus(c+58592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_468_0", false,-1, 2,0);
        vcdp->declBus(c+58593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_469_0", false,-1, 2,0);
        vcdp->declBus(c+58594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_470_0", false,-1, 2,0);
        vcdp->declBus(c+58595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_471_0", false,-1, 2,0);
        vcdp->declBus(c+58596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_472_0", false,-1, 2,0);
        vcdp->declBus(c+58597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_473_0", false,-1, 2,0);
        vcdp->declBus(c+58598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_474_0", false,-1, 2,0);
        vcdp->declBus(c+57667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_4_0", false,-1, 2,0);
        vcdp->declBus(c+58599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_475_0", false,-1, 2,0);
        vcdp->declBus(c+58600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_476_0", false,-1, 2,0);
        vcdp->declBus(c+58601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_477_0", false,-1, 2,0);
        vcdp->declBus(c+58602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_478_0", false,-1, 2,0);
        vcdp->declBus(c+58603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_479_0", false,-1, 2,0);
        vcdp->declBus(c+58604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_480_0", false,-1, 2,0);
        vcdp->declBus(c+58605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_481_0", false,-1, 2,0);
        vcdp->declBus(c+58606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_482_0", false,-1, 2,0);
        vcdp->declBus(c+58607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_483_0", false,-1, 2,0);
        vcdp->declBus(c+58608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_484_0", false,-1, 2,0);
        vcdp->declBus(c+58609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_485_0", false,-1, 2,0);
        vcdp->declBus(c+57668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_4_0", false,-1, 2,0);
        vcdp->declBus(c+58610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_486_0", false,-1, 2,0);
        vcdp->declBus(c+58611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_487_0", false,-1, 2,0);
        vcdp->declBus(c+58612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_488_0", false,-1, 2,0);
        vcdp->declBus(c+58613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_489_0", false,-1, 2,0);
        vcdp->declBus(c+58614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_490_0", false,-1, 2,0);
        vcdp->declBus(c+58615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_491_0", false,-1, 2,0);
        vcdp->declBus(c+58616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_492_0", false,-1, 2,0);
        vcdp->declBus(c+58617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_493_0", false,-1, 2,0);
        vcdp->declBus(c+58618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_494_0", false,-1, 2,0);
        vcdp->declBus(c+58619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_495_0", false,-1, 2,0);
        vcdp->declBus(c+58620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_496_0", false,-1, 2,0);
        vcdp->declBus(c+58621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_497_0", false,-1, 2,0);
        vcdp->declBus(c+57669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_4_0", false,-1, 2,0);
        vcdp->declBus(c+58622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_498_0", false,-1, 2,0);
        vcdp->declBus(c+58623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_499_0", false,-1, 2,0);
        vcdp->declBus(c+58624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_500_0", false,-1, 2,0);
        vcdp->declBus(c+58625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_501_0", false,-1, 2,0);
        vcdp->declBus(c+58626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_502_0", false,-1, 2,0);
        vcdp->declBus(c+58627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_503_0", false,-1, 2,0);
        vcdp->declBus(c+58628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_504_0", false,-1, 2,0);
        vcdp->declBus(c+58629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_505_0", false,-1, 2,0);
        vcdp->declBus(c+58630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_506_0", false,-1, 2,0);
        vcdp->declBus(c+58631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_507_0", false,-1, 2,0);
        vcdp->declBus(c+58632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_508_0", false,-1, 2,0);
        vcdp->declBus(c+58633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_509_0", false,-1, 2,0);
        vcdp->declBus(c+58634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_510_0", false,-1, 2,0);
        vcdp->declBus(c+57670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_4_0", false,-1, 2,0);
        vcdp->declBus(c+58635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_511_0", false,-1, 2,0);
        vcdp->declBus(c+58636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_512_0", false,-1, 2,0);
        vcdp->declBus(c+58637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_513_0", false,-1, 2,0);
        vcdp->declBus(c+58638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_514_0", false,-1, 2,0);
        vcdp->declBus(c+58639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_515_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__891(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_516_0", false,-1, 2,0);
        vcdp->declBus(c+58641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_517_0", false,-1, 2,0);
        vcdp->declBus(c+58642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_518_0", false,-1, 2,0);
        vcdp->declBus(c+58643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_519_0", false,-1, 2,0);
        vcdp->declBus(c+58644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_520_0", false,-1, 2,0);
        vcdp->declBus(c+58645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_521_0", false,-1, 2,0);
        vcdp->declBus(c+58646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_522_0", false,-1, 2,0);
        vcdp->declBus(c+58647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_523_0", false,-1, 2,0);
        vcdp->declBus(c+58648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_524_0", false,-1, 2,0);
        vcdp->declBus(c+57671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_4_0", false,-1, 2,0);
        vcdp->declBit(c+57672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_5_0", false,-1);
        vcdp->declBit(c+58649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_525_0", false,-1);
        vcdp->declBit(c+57673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_5_0", false,-1);
        vcdp->declBit(c+58650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_526_0", false,-1);
        vcdp->declBit(c+58651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_527_0", false,-1);
        vcdp->declBit(c+57674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_5_0", false,-1);
        vcdp->declBit(c+58652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_528_0", false,-1);
        vcdp->declBit(c+58653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_529_0", false,-1);
        vcdp->declBit(c+58654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_530_0", false,-1);
        vcdp->declBit(c+57675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_5_0", false,-1);
        vcdp->declBit(c+58655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_531_0", false,-1);
        vcdp->declBit(c+58656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_532_0", false,-1);
        vcdp->declBit(c+58657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_533_0", false,-1);
        vcdp->declBit(c+58658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_534_0", false,-1);
        vcdp->declBit(c+57676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_5_0", false,-1);
        vcdp->declBit(c+58659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_535_0", false,-1);
        vcdp->declBit(c+58660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_536_0", false,-1);
        vcdp->declBit(c+58661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_537_0", false,-1);
        vcdp->declBit(c+58662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_538_0", false,-1);
        vcdp->declBit(c+58663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_539_0", false,-1);
        vcdp->declBit(c+57677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_5_0", false,-1);
        vcdp->declBit(c+58664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_540_0", false,-1);
        vcdp->declBit(c+58665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_541_0", false,-1);
        vcdp->declBit(c+58666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_542_0", false,-1);
        vcdp->declBit(c+58667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_543_0", false,-1);
        vcdp->declBit(c+58668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_544_0", false,-1);
        vcdp->declBit(c+58669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_545_0", false,-1);
        vcdp->declBit(c+57678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_5_0", false,-1);
        vcdp->declBit(c+58670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_546_0", false,-1);
        vcdp->declBit(c+58671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_547_0", false,-1);
        vcdp->declBit(c+58672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_548_0", false,-1);
        vcdp->declBit(c+58673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_549_0", false,-1);
        vcdp->declBit(c+58674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_550_0", false,-1);
        vcdp->declBit(c+58675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_551_0", false,-1);
        vcdp->declBit(c+58676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_552_0", false,-1);
        vcdp->declBit(c+57679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_5_0", false,-1);
        vcdp->declBit(c+58677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_553_0", false,-1);
        vcdp->declBit(c+58678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_554_0", false,-1);
        vcdp->declBit(c+58679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_555_0", false,-1);
        vcdp->declBit(c+58680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_556_0", false,-1);
        vcdp->declBit(c+58681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_557_0", false,-1);
        vcdp->declBit(c+58682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_558_0", false,-1);
        vcdp->declBit(c+58683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_559_0", false,-1);
        vcdp->declBit(c+58684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_560_0", false,-1);
        vcdp->declBit(c+57680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_5_0", false,-1);
        vcdp->declBit(c+58685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_561_0", false,-1);
        vcdp->declBit(c+58686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_562_0", false,-1);
        vcdp->declBit(c+58687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_563_0", false,-1);
        vcdp->declBit(c+58688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_564_0", false,-1);
        vcdp->declBit(c+58689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_565_0", false,-1);
        vcdp->declBit(c+58690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_566_0", false,-1);
        vcdp->declBit(c+58691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_567_0", false,-1);
        vcdp->declBit(c+58692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_568_0", false,-1);
        vcdp->declBit(c+58693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_569_0", false,-1);
        vcdp->declBit(c+57681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_5_0", false,-1);
        vcdp->declBit(c+58694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_570_0", false,-1);
        vcdp->declBit(c+58695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_571_0", false,-1);
        vcdp->declBit(c+58696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_572_0", false,-1);
        vcdp->declBit(c+58697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_573_0", false,-1);
        vcdp->declBit(c+58698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_574_0", false,-1);
        vcdp->declBit(c+58699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_575_0", false,-1);
        vcdp->declBit(c+58700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_576_0", false,-1);
        vcdp->declBit(c+58701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_577_0", false,-1);
        vcdp->declBit(c+58702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_578_0", false,-1);
        vcdp->declBit(c+58703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_579_0", false,-1);
        vcdp->declBit(c+57682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_5_0", false,-1);
        vcdp->declBit(c+58704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_580_0", false,-1);
        vcdp->declBit(c+58705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_581_0", false,-1);
        vcdp->declBit(c+58706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_582_0", false,-1);
        vcdp->declBit(c+58707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_583_0", false,-1);
        vcdp->declBit(c+58708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_584_0", false,-1);
        vcdp->declBit(c+58709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_585_0", false,-1);
        vcdp->declBit(c+58710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_586_0", false,-1);
        vcdp->declBit(c+58711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_587_0", false,-1);
        vcdp->declBit(c+58712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_588_0", false,-1);
        vcdp->declBit(c+58713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_589_0", false,-1);
        vcdp->declBit(c+58714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_590_0", false,-1);
        vcdp->declBit(c+57683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_5_0", false,-1);
        vcdp->declBit(c+58715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_591_0", false,-1);
        vcdp->declBit(c+58716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_592_0", false,-1);
        vcdp->declBit(c+58717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_593_0", false,-1);
        vcdp->declBit(c+58718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_594_0", false,-1);
        vcdp->declBit(c+58719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_595_0", false,-1);
        vcdp->declBit(c+58720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_596_0", false,-1);
        vcdp->declBit(c+58721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_597_0", false,-1);
        vcdp->declBit(c+58722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_598_0", false,-1);
        vcdp->declBit(c+58723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_599_0", false,-1);
        vcdp->declBit(c+58724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_600_0", false,-1);
        vcdp->declBit(c+58725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_601_0", false,-1);
        vcdp->declBit(c+58726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_602_0", false,-1);
        vcdp->declBit(c+57684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_5_0", false,-1);
    }
}

void VTestHarness::traceInitThis__892(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_603_0", false,-1);
        vcdp->declBit(c+58728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_604_0", false,-1);
        vcdp->declBit(c+58729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_605_0", false,-1);
        vcdp->declBit(c+58730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_606_0", false,-1);
        vcdp->declBit(c+58731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_607_0", false,-1);
        vcdp->declBit(c+58732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_608_0", false,-1);
        vcdp->declBit(c+58733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_609_0", false,-1);
        vcdp->declBit(c+58734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_610_0", false,-1);
        vcdp->declBit(c+58735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_611_0", false,-1);
        vcdp->declBit(c+58736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_612_0", false,-1);
        vcdp->declBit(c+58737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_613_0", false,-1);
        vcdp->declBit(c+58738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_614_0", false,-1);
        vcdp->declBit(c+58739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_615_0", false,-1);
        vcdp->declBit(c+57685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_5_0", false,-1);
        vcdp->declBit(c+58740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_616_0", false,-1);
        vcdp->declBit(c+58741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_617_0", false,-1);
        vcdp->declBit(c+58742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_618_0", false,-1);
        vcdp->declBit(c+58743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_619_0", false,-1);
        vcdp->declBit(c+58744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_620_0", false,-1);
        vcdp->declBit(c+58745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_621_0", false,-1);
        vcdp->declBit(c+58746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_622_0", false,-1);
        vcdp->declBit(c+58747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_623_0", false,-1);
        vcdp->declBit(c+58748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_624_0", false,-1);
        vcdp->declBit(c+58749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_625_0", false,-1);
        vcdp->declBit(c+58750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_626_0", false,-1);
        vcdp->declBit(c+58751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_627_0", false,-1);
        vcdp->declBit(c+58752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_628_0", false,-1);
        vcdp->declBit(c+58753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_629_0", false,-1);
        vcdp->declBit(c+57686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_15_5_0", false,-1);
        vcdp->declBus(c+58754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_630_0", false,-1, 19,0);
        vcdp->declBus(c+58755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_631_0", false,-1, 19,0);
        vcdp->declBus(c+58756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_632_0", false,-1, 19,0);
        vcdp->declBus(c+58757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_633_0", false,-1, 19,0);
        vcdp->declBus(c+58758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_634_0", false,-1, 19,0);
        vcdp->declBus(c+58759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_635_0", false,-1, 19,0);
        vcdp->declBus(c+58760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_636_0", false,-1, 19,0);
        vcdp->declBus(c+58761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_637_0", false,-1, 19,0);
        vcdp->declBus(c+58762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_638_0", false,-1, 19,0);
        vcdp->declBus(c+58763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_639_0", false,-1, 19,0);
        vcdp->declBus(c+58764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_640_0", false,-1, 19,0);
        vcdp->declBus(c+58765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_641_0", false,-1, 19,0);
        vcdp->declBus(c+58766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_642_0", false,-1, 19,0);
        vcdp->declBus(c+58767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_643_0", false,-1, 19,0);
        vcdp->declBus(c+57173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_0_0", false,-1, 19,0);
        vcdp->declBus(c+58768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_644_0", false,-1, 19,0);
        vcdp->declBus(c+58769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_645_0", false,-1, 19,0);
        vcdp->declBus(c+58770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_646_0", false,-1, 19,0);
        vcdp->declBus(c+58771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_647_0", false,-1, 19,0);
        vcdp->declBus(c+58772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_648_0", false,-1, 19,0);
        vcdp->declBus(c+58773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_649_0", false,-1, 19,0);
        vcdp->declBus(c+58774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_650_0", false,-1, 19,0);
        vcdp->declBus(c+58775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_651_0", false,-1, 19,0);
        vcdp->declBus(c+58776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_652_0", false,-1, 19,0);
        vcdp->declBus(c+58777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_653_0", false,-1, 19,0);
        vcdp->declBus(c+58778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_654_0", false,-1, 19,0);
        vcdp->declBus(c+58779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_655_0", false,-1, 19,0);
        vcdp->declBus(c+58780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_656_0", false,-1, 19,0);
        vcdp->declBus(c+57174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_1_6_0", false,-1, 19,0);
        vcdp->declBus(c+58781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_657_0", false,-1, 19,0);
        vcdp->declBus(c+58782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_658_0", false,-1, 19,0);
        vcdp->declBus(c+58783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_659_0", false,-1, 19,0);
        vcdp->declBus(c+58784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_660_0", false,-1, 19,0);
        vcdp->declBus(c+58785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_661_0", false,-1, 19,0);
        vcdp->declBus(c+58786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_662_0", false,-1, 19,0);
        vcdp->declBus(c+58787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_663_0", false,-1, 19,0);
        vcdp->declBus(c+58788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_664_0", false,-1, 19,0);
        vcdp->declBus(c+58789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_665_0", false,-1, 19,0);
        vcdp->declBus(c+58790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_666_0", false,-1, 19,0);
        vcdp->declBus(c+58791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_667_0", false,-1, 19,0);
        vcdp->declBus(c+58792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_668_0", false,-1, 19,0);
        vcdp->declBus(c+57175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_2_6_0", false,-1, 19,0);
        vcdp->declBus(c+58793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_669_0", false,-1, 19,0);
        vcdp->declBus(c+58794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_670_0", false,-1, 19,0);
        vcdp->declBus(c+58795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_671_0", false,-1, 19,0);
        vcdp->declBus(c+58796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_672_0", false,-1, 19,0);
        vcdp->declBus(c+58797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_673_0", false,-1, 19,0);
        vcdp->declBus(c+58798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_674_0", false,-1, 19,0);
        vcdp->declBus(c+58799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_675_0", false,-1, 19,0);
        vcdp->declBus(c+58800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_676_0", false,-1, 19,0);
        vcdp->declBus(c+58801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_677_0", false,-1, 19,0);
        vcdp->declBus(c+58802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_678_0", false,-1, 19,0);
        vcdp->declBus(c+58803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_679_0", false,-1, 19,0);
        vcdp->declBus(c+57176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_3_6_0", false,-1, 19,0);
        vcdp->declBus(c+58804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_680_0", false,-1, 19,0);
        vcdp->declBus(c+58805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_681_0", false,-1, 19,0);
        vcdp->declBus(c+58806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_682_0", false,-1, 19,0);
        vcdp->declBus(c+58807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_683_0", false,-1, 19,0);
        vcdp->declBus(c+58808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_684_0", false,-1, 19,0);
        vcdp->declBus(c+58809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_685_0", false,-1, 19,0);
        vcdp->declBus(c+58810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_686_0", false,-1, 19,0);
        vcdp->declBus(c+58811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_687_0", false,-1, 19,0);
        vcdp->declBus(c+58812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_688_0", false,-1, 19,0);
        vcdp->declBus(c+58813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_689_0", false,-1, 19,0);
        vcdp->declBus(c+57177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_4_6_0", false,-1, 19,0);
        vcdp->declBus(c+58814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_690_0", false,-1, 19,0);
        vcdp->declBus(c+58815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_691_0", false,-1, 19,0);
        vcdp->declBus(c+58816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_692_0", false,-1, 19,0);
        vcdp->declBus(c+58817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_693_0", false,-1, 19,0);
        vcdp->declBus(c+58818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_694_0", false,-1, 19,0);
        vcdp->declBus(c+58819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_695_0", false,-1, 19,0);
        vcdp->declBus(c+58820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_696_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__893(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_697_0", false,-1, 19,0);
        vcdp->declBus(c+58822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_698_0", false,-1, 19,0);
        vcdp->declBus(c+57178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_5_6_0", false,-1, 19,0);
        vcdp->declBus(c+58823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_699_0", false,-1, 19,0);
        vcdp->declBus(c+58824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_700_0", false,-1, 19,0);
        vcdp->declBus(c+58825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_701_0", false,-1, 19,0);
        vcdp->declBus(c+58826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_702_0", false,-1, 19,0);
        vcdp->declBus(c+58827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_703_0", false,-1, 19,0);
        vcdp->declBus(c+58828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_704_0", false,-1, 19,0);
        vcdp->declBus(c+58829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_705_0", false,-1, 19,0);
        vcdp->declBus(c+58830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_706_0", false,-1, 19,0);
        vcdp->declBus(c+57179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_6_6_0", false,-1, 19,0);
        vcdp->declBus(c+58831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_707_0", false,-1, 19,0);
        vcdp->declBus(c+58832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_708_0", false,-1, 19,0);
        vcdp->declBus(c+58833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_709_0", false,-1, 19,0);
        vcdp->declBus(c+58834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_710_0", false,-1, 19,0);
        vcdp->declBus(c+58835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_711_0", false,-1, 19,0);
        vcdp->declBus(c+58836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_712_0", false,-1, 19,0);
        vcdp->declBus(c+58837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_713_0", false,-1, 19,0);
        vcdp->declBus(c+57180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_7_6_0", false,-1, 19,0);
        vcdp->declBus(c+58838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_714_0", false,-1, 19,0);
        vcdp->declBus(c+58839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_715_0", false,-1, 19,0);
        vcdp->declBus(c+58840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_716_0", false,-1, 19,0);
        vcdp->declBus(c+58841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_717_0", false,-1, 19,0);
        vcdp->declBus(c+58842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_718_0", false,-1, 19,0);
        vcdp->declBus(c+58843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_719_0", false,-1, 19,0);
        vcdp->declBus(c+57181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_8_6_0", false,-1, 19,0);
        vcdp->declBus(c+58844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_720_0", false,-1, 19,0);
        vcdp->declBus(c+58845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_721_0", false,-1, 19,0);
        vcdp->declBus(c+58846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_722_0", false,-1, 19,0);
        vcdp->declBus(c+58847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_723_0", false,-1, 19,0);
        vcdp->declBus(c+58848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_724_0", false,-1, 19,0);
        vcdp->declBus(c+57182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_9_6_0", false,-1, 19,0);
        vcdp->declBus(c+58849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_725_0", false,-1, 19,0);
        vcdp->declBus(c+58850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_726_0", false,-1, 19,0);
        vcdp->declBus(c+58851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_727_0", false,-1, 19,0);
        vcdp->declBus(c+58852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_728_0", false,-1, 19,0);
        vcdp->declBus(c+57183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_10_6_0", false,-1, 19,0);
        vcdp->declBus(c+58853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_729_0", false,-1, 19,0);
        vcdp->declBus(c+58854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_730_0", false,-1, 19,0);
        vcdp->declBus(c+58855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_731_0", false,-1, 19,0);
        vcdp->declBus(c+57184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_11_6_0", false,-1, 19,0);
        vcdp->declBus(c+58856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_732_0", false,-1, 19,0);
        vcdp->declBus(c+58857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_733_0", false,-1, 19,0);
        vcdp->declBus(c+57185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_12_6_0", false,-1, 19,0);
        vcdp->declBus(c+58858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_r_734_0", false,-1, 19,0);
        vcdp->declBus(c+57186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_13_6_0", false,-1, 19,0);
        vcdp->declBus(c+57187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh RegShifted_14_6_0", false,-1, 19,0);
        vcdp->declBit(c+58859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_0", false,-1);
        vcdp->declBit(c+58860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_1_0", false,-1);
        vcdp->declBit(c+58861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_2_0", false,-1);
        vcdp->declBit(c+58862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_3_0", false,-1);
        vcdp->declBit(c+58863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_4_0", false,-1);
        vcdp->declBit(c+58864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_5_0", false,-1);
        vcdp->declBit(c+58865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_6_0", false,-1);
        vcdp->declBit(c+58866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_7_0", false,-1);
        vcdp->declBit(c+58867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_8_0", false,-1);
        vcdp->declBit(c+58868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_9_0", false,-1);
        vcdp->declBit(c+58869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_10_0", false,-1);
        vcdp->declBit(c+58870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_11_0", false,-1);
        vcdp->declBit(c+58871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_12_0", false,-1);
        vcdp->declBit(c+58872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_r_13_0", false,-1);
        vcdp->declBit(c+57172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh io_resp_valid_RegShifted_0_0", false,-1);
        vcdp->declBit(c+58873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_0", false,-1);
        vcdp->declBit(c+58874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_1_0", false,-1);
        vcdp->declBit(c+58875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_2_0", false,-1);
        vcdp->declBit(c+58876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_3_0", false,-1);
        vcdp->declBit(c+58877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_4_0", false,-1);
        vcdp->declBit(c+58878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_5_0", false,-1);
        vcdp->declBit(c+58879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_6_0", false,-1);
        vcdp->declBit(c+58880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_7_0", false,-1);
        vcdp->declBit(c+58881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_8_0", false,-1);
        vcdp->declBit(c+58882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_9_0", false,-1);
        vcdp->declBit(c+58883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_10_0", false,-1);
        vcdp->declBit(c+58884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_11_0", false,-1);
        vcdp->declBit(c+58885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_12_0", false,-1);
        vcdp->declBit(c+58886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_r_13_0", false,-1);
        vcdp->declBit(c+57188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_last_RegShifted_0_0", false,-1);
        vcdp->declBus(c+58887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_0", false,-1, 2,0);
        vcdp->declBus(c+58888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_1_0", false,-1, 2,0);
        vcdp->declBus(c+58889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_2_0", false,-1, 2,0);
        vcdp->declBus(c+58890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_3_0", false,-1, 2,0);
        vcdp->declBus(c+58891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_4_0", false,-1, 2,0);
        vcdp->declBus(c+58892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_5_0", false,-1, 2,0);
        vcdp->declBus(c+58893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_6_0", false,-1, 2,0);
        vcdp->declBus(c+58894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_7_0", false,-1, 2,0);
        vcdp->declBus(c+58895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_8_0", false,-1, 2,0);
        vcdp->declBus(c+58896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_9_0", false,-1, 2,0);
        vcdp->declBus(c+58897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_10_0", false,-1, 2,0);
        vcdp->declBus(c+58898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_11_0", false,-1, 2,0);
        vcdp->declBus(c+58899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_12_0", false,-1, 2,0);
        vcdp->declBus(c+58900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_r_13_0", false,-1, 2,0);
        vcdp->declBus(c+58901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id_RegShifted_0_0", false,-1, 2,0);
        vcdp->declBus(c+58901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh out_matmul_id", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_ready", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_valid", false,-1);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_0", false,-1, 7,0);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_1", false,-1, 7,0);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_2", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__894(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_3", false,-1, 7,0);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_4", false,-1, 7,0);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_5", false,-1, 7,0);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_6", false,-1, 7,0);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_7", false,-1, 7,0);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_8", false,-1, 7,0);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_9", false,-1, 7,0);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_10", false,-1, 7,0);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_11", false,-1, 7,0);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_12", false,-1, 7,0);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_13", false,-1, 7,0);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_14", false,-1, 7,0);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_inRow_bits_15", false,-1, 7,0);
        vcdp->declBus(c+57562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_0", false,-1, 7,0);
        vcdp->declBus(c+27476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_1", false,-1, 7,0);
        vcdp->declBus(c+27477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_2", false,-1, 7,0);
        vcdp->declBus(c+27478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_3", false,-1, 7,0);
        vcdp->declBus(c+27479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_4", false,-1, 7,0);
        vcdp->declBus(c+27480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_5", false,-1, 7,0);
        vcdp->declBus(c+27481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_6", false,-1, 7,0);
        vcdp->declBus(c+27482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_7", false,-1, 7,0);
        vcdp->declBus(c+27483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_8", false,-1, 7,0);
        vcdp->declBus(c+27484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_9", false,-1, 7,0);
        vcdp->declBus(c+27485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_10", false,-1, 7,0);
        vcdp->declBus(c+27486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_11", false,-1, 7,0);
        vcdp->declBus(c+27487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_12", false,-1, 7,0);
        vcdp->declBus(c+27488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_13", false,-1, 7,0);
        vcdp->declBus(c+27489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_14", false,-1, 7,0);
        vcdp->declBus(c+27490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer io_outCol_bits_15", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_clock", false,-1);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_clock", false,-1);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_clock", false,-1);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_clock", false,-1);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_clock", false,-1);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_clock", false,-1);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_clock", false,-1);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_clock", false,-1);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_clock", false,-1);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_clock", false,-1);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_clock", false,-1);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__895(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_clock", false,-1);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_clock", false,-1);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_clock", false,-1);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_clock", false,-1);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_clock", false,-1);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_clock", false,-1);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_clock", false,-1);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_clock", false,-1);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_clock", false,-1);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_clock", false,-1);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_clock", false,-1);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_clock", false,-1);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_clock", false,-1);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_clock", false,-1);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__896(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_clock", false,-1);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_clock", false,-1);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_clock", false,-1);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_clock", false,-1);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_clock", false,-1);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_clock", false,-1);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_clock", false,-1);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_clock", false,-1);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_clock", false,-1);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_clock", false,-1);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_clock", false,-1);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_clock", false,-1);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_clock", false,-1);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_clock", false,-1);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__897(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_clock", false,-1);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_clock", false,-1);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_clock", false,-1);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_clock", false,-1);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_clock", false,-1);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_clock", false,-1);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_clock", false,-1);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_clock", false,-1);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_clock", false,-1);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_clock", false,-1);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_clock", false,-1);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_clock", false,-1);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_clock", false,-1);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_clock", false,-1);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_outL", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__898(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_clock", false,-1);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_clock", false,-1);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_clock", false,-1);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_clock", false,-1);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_clock", false,-1);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_clock", false,-1);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_clock", false,-1);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_clock", false,-1);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_clock", false,-1);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_clock", false,-1);
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_clock", false,-1);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_clock", false,-1);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_clock", false,-1);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_clock", false,-1);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3_io_en", false,-1);
    }
}

void VTestHarness::traceInitThis__899(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_clock", false,-1);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_clock", false,-1);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_clock", false,-1);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_clock", false,-1);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_clock", false,-1);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_clock", false,-1);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_clock", false,-1);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_clock", false,-1);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_clock", false,-1);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_clock", false,-1);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_clock", false,-1);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_clock", false,-1);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_clock", false,-1);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_clock", false,-1);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_clock", false,-1);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_inD", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__900(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_clock", false,-1);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_clock", false,-1);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_clock", false,-1);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_clock", false,-1);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_clock", false,-1);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_clock", false,-1);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_clock", false,-1);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_clock", false,-1);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_clock", false,-1);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_clock", false,-1);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_clock", false,-1);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_clock", false,-1);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_clock", false,-1);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_clock", false,-1);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_dir", false,-1);
    }
}

void VTestHarness::traceInitThis__901(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_clock", false,-1);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_clock", false,-1);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_clock", false,-1);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_clock", false,-1);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_clock", false,-1);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_clock", false,-1);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_clock", false,-1);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_clock", false,-1);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_clock", false,-1);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_clock", false,-1);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_clock", false,-1);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_clock", false,-1);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_clock", false,-1);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_clock", false,-1);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_clock", false,-1);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__902(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_clock", false,-1);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_clock", false,-1);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_clock", false,-1);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_clock", false,-1);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_clock", false,-1);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_clock", false,-1);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_clock", false,-1);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_clock", false,-1);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_clock", false,-1);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_clock", false,-1);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_clock", false,-1);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_clock", false,-1);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_clock", false,-1);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_clock", false,-1);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__903(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_clock", false,-1);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_clock", false,-1);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_clock", false,-1);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_clock", false,-1);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_clock", false,-1);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_clock", false,-1);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_clock", false,-1);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_clock", false,-1);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_clock", false,-1);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_clock", false,-1);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_clock", false,-1);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_clock", false,-1);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_clock", false,-1);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_clock", false,-1);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__904(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_clock", false,-1);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_clock", false,-1);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_clock", false,-1);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_clock", false,-1);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_clock", false,-1);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_clock", false,-1);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_clock", false,-1);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_clock", false,-1);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_clock", false,-1);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_clock", false,-1);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_clock", false,-1);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_clock", false,-1);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_clock", false,-1);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_clock", false,-1);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_outL", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__905(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_clock", false,-1);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_clock", false,-1);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_clock", false,-1);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_clock", false,-1);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_clock", false,-1);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_clock", false,-1);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_clock", false,-1);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_clock", false,-1);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_clock", false,-1);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_clock", false,-1);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_clock", false,-1);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_clock", false,-1);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_clock", false,-1);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_clock", false,-1);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8_io_en", false,-1);
    }
}

void VTestHarness::traceInitThis__906(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_clock", false,-1);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_clock", false,-1);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_clock", false,-1);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_clock", false,-1);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_clock", false,-1);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_clock", false,-1);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_clock", false,-1);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_clock", false,-1);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_clock", false,-1);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_clock", false,-1);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_clock", false,-1);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_clock", false,-1);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_clock", false,-1);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_clock", false,-1);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_clock", false,-1);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_inD", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__907(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_clock", false,-1);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_clock", false,-1);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_clock", false,-1);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_clock", false,-1);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_clock", false,-1);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_clock", false,-1);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_clock", false,-1);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_clock", false,-1);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_clock", false,-1);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_clock", false,-1);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_clock", false,-1);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_clock", false,-1);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_clock", false,-1);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_clock", false,-1);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_dir", false,-1);
    }
}

void VTestHarness::traceInitThis__908(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_clock", false,-1);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_clock", false,-1);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_clock", false,-1);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_clock", false,-1);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_clock", false,-1);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_clock", false,-1);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_clock", false,-1);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_clock", false,-1);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_clock", false,-1);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_clock", false,-1);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_clock", false,-1);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_clock", false,-1);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_clock", false,-1);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_clock", false,-1);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_clock", false,-1);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__909(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_clock", false,-1);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_clock", false,-1);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_clock", false,-1);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_clock", false,-1);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_clock", false,-1);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_clock", false,-1);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_clock", false,-1);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_clock", false,-1);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_clock", false,-1);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_clock", false,-1);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_clock", false,-1);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_clock", false,-1);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_clock", false,-1);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_clock", false,-1);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__910(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_clock", false,-1);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_clock", false,-1);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_clock", false,-1);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_clock", false,-1);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_clock", false,-1);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_clock", false,-1);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_clock", false,-1);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_clock", false,-1);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_clock", false,-1);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_clock", false,-1);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_clock", false,-1);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_clock", false,-1);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_clock", false,-1);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_clock", false,-1);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__911(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_clock", false,-1);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_clock", false,-1);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_clock", false,-1);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_clock", false,-1);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_clock", false,-1);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_clock", false,-1);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_clock", false,-1);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_clock", false,-1);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_clock", false,-1);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_clock", false,-1);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_clock", false,-1);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_clock", false,-1);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_clock", false,-1);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_outL", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14_io_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_clock", false,-1);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_inR", false,-1, 7,0);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_inD", false,-1, 7,0);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_outL", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__912(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15_io_en", false,-1);
        vcdp->declBus(c+59159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer counter", false,-1, 3,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer dir", false,-1);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_0", false,-1, 7,0);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_0", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_1", false,-1, 7,0);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_1", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_2", false,-1, 7,0);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_2", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_3", false,-1, 7,0);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_3", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_4", false,-1, 7,0);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_4", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_5", false,-1, 7,0);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_5", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_6", false,-1, 7,0);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_6", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_7", false,-1, 7,0);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_7", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_8", false,-1, 7,0);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_8", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_9", false,-1, 7,0);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_9", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_10", false,-1, 7,0);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_10", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_11", false,-1, 7,0);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_11", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_12", false,-1, 7,0);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_12", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_13", false,-1, 7,0);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_13", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_14", false,-1, 7,0);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_14", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer left_out_15", false,-1, 7,0);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer up_out_15", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 clock", false,-1);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 io_en", false,-1);
        vcdp->declBus(c+58904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 clock", false,-1);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 io_en", false,-1);
        vcdp->declBus(c+58902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 clock", false,-1);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 io_en", false,-1);
        vcdp->declBus(c+58906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 clock", false,-1);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 io_en", false,-1);
        vcdp->declBus(c+58908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 clock", false,-1);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 io_en", false,-1);
        vcdp->declBus(c+58910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 clock", false,-1);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 io_en", false,-1);
        vcdp->declBus(c+58912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 clock", false,-1);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 io_en", false,-1);
        vcdp->declBus(c+58914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 clock", false,-1);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 io_en", false,-1);
        vcdp->declBus(c+58916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_7 reg_", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__913(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 clock", false,-1);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 io_en", false,-1);
        vcdp->declBus(c+58918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 clock", false,-1);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 io_en", false,-1);
        vcdp->declBus(c+58920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 clock", false,-1);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 io_en", false,-1);
        vcdp->declBus(c+58922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 clock", false,-1);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 io_en", false,-1);
        vcdp->declBus(c+58924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 clock", false,-1);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 io_en", false,-1);
        vcdp->declBus(c+58926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 clock", false,-1);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 io_en", false,-1);
        vcdp->declBus(c+58928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 clock", false,-1);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 io_en", false,-1);
        vcdp->declBus(c+58930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 clock", false,-1);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 io_en", false,-1);
        vcdp->declBus(c+58932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_0_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 clock", false,-1);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 io_en", false,-1);
        vcdp->declBus(c+58903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 clock", false,-1);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 io_en", false,-1);
        vcdp->declBus(c+58907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 clock", false,-1);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 io_en", false,-1);
        vcdp->declBus(c+58909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 clock", false,-1);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 io_en", false,-1);
        vcdp->declBus(c+58911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 clock", false,-1);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__914(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 io_en", false,-1);
        vcdp->declBus(c+58913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 clock", false,-1);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 io_en", false,-1);
        vcdp->declBus(c+58915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 clock", false,-1);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 io_en", false,-1);
        vcdp->declBus(c+58917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 clock", false,-1);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 io_en", false,-1);
        vcdp->declBus(c+58919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 clock", false,-1);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 io_en", false,-1);
        vcdp->declBus(c+58921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 clock", false,-1);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 io_en", false,-1);
        vcdp->declBus(c+58923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 clock", false,-1);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 io_en", false,-1);
        vcdp->declBus(c+58925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 clock", false,-1);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 io_en", false,-1);
        vcdp->declBus(c+58927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 clock", false,-1);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 io_en", false,-1);
        vcdp->declBus(c+58929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 clock", false,-1);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 io_en", false,-1);
        vcdp->declBus(c+58931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 clock", false,-1);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 io_en", false,-1);
        vcdp->declBus(c+58933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 clock", false,-1);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 io_en", false,-1);
        vcdp->declBus(c+58934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_1_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 clock", false,-1);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 io_en", false,-1);
        vcdp->declBus(c+58935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 clock", false,-1);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__915(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 io_en", false,-1);
        vcdp->declBus(c+58936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 clock", false,-1);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 io_en", false,-1);
        vcdp->declBus(c+58937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 clock", false,-1);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 io_en", false,-1);
        vcdp->declBus(c+58938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 clock", false,-1);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 io_en", false,-1);
        vcdp->declBus(c+58939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 clock", false,-1);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 io_en", false,-1);
        vcdp->declBus(c+58940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 clock", false,-1);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 io_en", false,-1);
        vcdp->declBus(c+58941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 clock", false,-1);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 io_en", false,-1);
        vcdp->declBus(c+58942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 clock", false,-1);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 io_en", false,-1);
        vcdp->declBus(c+58943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 clock", false,-1);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 io_en", false,-1);
        vcdp->declBus(c+58944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 clock", false,-1);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 io_en", false,-1);
        vcdp->declBus(c+58945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 clock", false,-1);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 io_en", false,-1);
        vcdp->declBus(c+58946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 clock", false,-1);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 io_en", false,-1);
        vcdp->declBus(c+58947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 clock", false,-1);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 io_en", false,-1);
    }
}

void VTestHarness::traceInitThis__916(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 clock", false,-1);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 io_en", false,-1);
        vcdp->declBus(c+58949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 clock", false,-1);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 io_en", false,-1);
        vcdp->declBus(c+58950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_2_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 clock", false,-1);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 io_en", false,-1);
        vcdp->declBus(c+58951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 clock", false,-1);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 io_en", false,-1);
        vcdp->declBus(c+58952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 clock", false,-1);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 io_en", false,-1);
        vcdp->declBus(c+58953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 clock", false,-1);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 io_en", false,-1);
        vcdp->declBus(c+58954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 clock", false,-1);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 io_en", false,-1);
        vcdp->declBus(c+58955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 clock", false,-1);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 io_en", false,-1);
        vcdp->declBus(c+58956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 clock", false,-1);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 io_en", false,-1);
        vcdp->declBus(c+58957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 clock", false,-1);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 io_en", false,-1);
        vcdp->declBus(c+58958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 clock", false,-1);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 io_en", false,-1);
        vcdp->declBus(c+58959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 clock", false,-1);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 io_en", false,-1);
        vcdp->declBus(c+58960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 clock", false,-1);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_outL", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__917(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 io_en", false,-1);
        vcdp->declBus(c+58961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 clock", false,-1);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 io_en", false,-1);
        vcdp->declBus(c+58962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 clock", false,-1);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 io_en", false,-1);
        vcdp->declBus(c+58963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 clock", false,-1);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 io_en", false,-1);
        vcdp->declBus(c+58964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 clock", false,-1);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 io_en", false,-1);
        vcdp->declBus(c+58965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 clock", false,-1);
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 io_en", false,-1);
        vcdp->declBus(c+58966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_3_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 clock", false,-1);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 io_en", false,-1);
        vcdp->declBus(c+58967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 clock", false,-1);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 io_en", false,-1);
        vcdp->declBus(c+58968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 clock", false,-1);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 io_en", false,-1);
        vcdp->declBus(c+58969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 clock", false,-1);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 io_en", false,-1);
        vcdp->declBus(c+58970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 clock", false,-1);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 io_en", false,-1);
        vcdp->declBus(c+58971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 clock", false,-1);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 io_en", false,-1);
        vcdp->declBus(c+58972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 clock", false,-1);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 io_en", false,-1);
        vcdp->declBus(c+58973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__918(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 io_en", false,-1);
        vcdp->declBus(c+58974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 clock", false,-1);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 io_en", false,-1);
        vcdp->declBus(c+58975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 clock", false,-1);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 io_en", false,-1);
        vcdp->declBus(c+58976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 clock", false,-1);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 io_en", false,-1);
        vcdp->declBus(c+58977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 clock", false,-1);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 io_en", false,-1);
        vcdp->declBus(c+58978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 clock", false,-1);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 io_en", false,-1);
        vcdp->declBus(c+58979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 clock", false,-1);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 io_en", false,-1);
        vcdp->declBus(c+58980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 clock", false,-1);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 io_en", false,-1);
        vcdp->declBus(c+58981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 clock", false,-1);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 io_en", false,-1);
        vcdp->declBus(c+58982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_4_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 clock", false,-1);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 io_en", false,-1);
        vcdp->declBus(c+58983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 clock", false,-1);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 io_en", false,-1);
        vcdp->declBus(c+58984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 clock", false,-1);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 io_en", false,-1);
        vcdp->declBus(c+58985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 clock", false,-1);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_dir", false,-1);
    }
}

void VTestHarness::traceInitThis__919(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 io_en", false,-1);
        vcdp->declBus(c+58986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 clock", false,-1);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 io_en", false,-1);
        vcdp->declBus(c+58987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 clock", false,-1);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 io_en", false,-1);
        vcdp->declBus(c+58988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 clock", false,-1);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 io_en", false,-1);
        vcdp->declBus(c+58989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 clock", false,-1);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 io_en", false,-1);
        vcdp->declBus(c+58990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 clock", false,-1);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 io_en", false,-1);
        vcdp->declBus(c+58991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 clock", false,-1);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 io_en", false,-1);
        vcdp->declBus(c+58992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 clock", false,-1);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 io_en", false,-1);
        vcdp->declBus(c+58993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 clock", false,-1);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 io_en", false,-1);
        vcdp->declBus(c+58994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 clock", false,-1);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 io_en", false,-1);
        vcdp->declBus(c+58995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 clock", false,-1);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 io_en", false,-1);
        vcdp->declBus(c+58996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 clock", false,-1);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 io_en", false,-1);
        vcdp->declBus(c+58997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 clock", false,-1);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 io_en", false,-1);
        vcdp->declBus(c+58998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_5_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 clock", false,-1);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_inD", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__920(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 io_en", false,-1);
        vcdp->declBus(c+58999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 clock", false,-1);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 io_en", false,-1);
        vcdp->declBus(c+59000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 clock", false,-1);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 io_en", false,-1);
        vcdp->declBus(c+59001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 clock", false,-1);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 io_en", false,-1);
        vcdp->declBus(c+59002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 clock", false,-1);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 io_en", false,-1);
        vcdp->declBus(c+59003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 clock", false,-1);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 io_en", false,-1);
        vcdp->declBus(c+59004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 clock", false,-1);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 io_en", false,-1);
        vcdp->declBus(c+59005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 clock", false,-1);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 io_en", false,-1);
        vcdp->declBus(c+59006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 clock", false,-1);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 io_en", false,-1);
        vcdp->declBus(c+59007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 clock", false,-1);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 io_en", false,-1);
        vcdp->declBus(c+59008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 clock", false,-1);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 io_en", false,-1);
        vcdp->declBus(c+59009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 clock", false,-1);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 io_en", false,-1);
        vcdp->declBus(c+59010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 clock", false,-1);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 io_en", false,-1);
        vcdp->declBus(c+59011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_12 reg_", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__921(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 clock", false,-1);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 io_en", false,-1);
        vcdp->declBus(c+59012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 clock", false,-1);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 io_en", false,-1);
        vcdp->declBus(c+59013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 clock", false,-1);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 io_en", false,-1);
        vcdp->declBus(c+59014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_6_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 clock", false,-1);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 io_en", false,-1);
        vcdp->declBus(c+59015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 clock", false,-1);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 io_en", false,-1);
        vcdp->declBus(c+59016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 clock", false,-1);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 io_en", false,-1);
        vcdp->declBus(c+59017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 clock", false,-1);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 io_en", false,-1);
        vcdp->declBus(c+59018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 clock", false,-1);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 io_en", false,-1);
        vcdp->declBus(c+59019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 clock", false,-1);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 io_en", false,-1);
        vcdp->declBus(c+59020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 clock", false,-1);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 io_en", false,-1);
        vcdp->declBus(c+59021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 clock", false,-1);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 io_en", false,-1);
        vcdp->declBus(c+59022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 clock", false,-1);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 io_en", false,-1);
        vcdp->declBus(c+59023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 clock", false,-1);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__922(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 io_en", false,-1);
        vcdp->declBus(c+59024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 clock", false,-1);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 io_en", false,-1);
        vcdp->declBus(c+59025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 clock", false,-1);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 io_en", false,-1);
        vcdp->declBus(c+59026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 clock", false,-1);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 io_en", false,-1);
        vcdp->declBus(c+59027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 clock", false,-1);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 io_en", false,-1);
        vcdp->declBus(c+59028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 clock", false,-1);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 io_en", false,-1);
        vcdp->declBus(c+59029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 clock", false,-1);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 io_en", false,-1);
        vcdp->declBus(c+59030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_7_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 clock", false,-1);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 io_en", false,-1);
        vcdp->declBus(c+59031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 clock", false,-1);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 io_en", false,-1);
        vcdp->declBus(c+59032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 clock", false,-1);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 io_en", false,-1);
        vcdp->declBus(c+59033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 clock", false,-1);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 io_en", false,-1);
        vcdp->declBus(c+59034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 clock", false,-1);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 io_en", false,-1);
        vcdp->declBus(c+59035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 clock", false,-1);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 io_en", false,-1);
        vcdp->declBus(c+59036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 clock", false,-1);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__923(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 io_en", false,-1);
        vcdp->declBus(c+59037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 clock", false,-1);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 io_en", false,-1);
        vcdp->declBus(c+59038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 clock", false,-1);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 io_en", false,-1);
        vcdp->declBus(c+59039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 clock", false,-1);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 io_en", false,-1);
        vcdp->declBus(c+59040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 clock", false,-1);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 io_en", false,-1);
        vcdp->declBus(c+59041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 clock", false,-1);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 io_en", false,-1);
        vcdp->declBus(c+59042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 clock", false,-1);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 io_en", false,-1);
        vcdp->declBus(c+59043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 clock", false,-1);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 io_en", false,-1);
        vcdp->declBus(c+59044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 clock", false,-1);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 io_en", false,-1);
        vcdp->declBus(c+59045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 clock", false,-1);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 io_en", false,-1);
        vcdp->declBus(c+59046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_8_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 clock", false,-1);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 io_en", false,-1);
        vcdp->declBus(c+59047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 clock", false,-1);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 io_en", false,-1);
        vcdp->declBus(c+59048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 clock", false,-1);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 io_en", false,-1);
    }
}

void VTestHarness::traceInitThis__924(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 clock", false,-1);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 io_en", false,-1);
        vcdp->declBus(c+59050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 clock", false,-1);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 io_en", false,-1);
        vcdp->declBus(c+59051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 clock", false,-1);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 io_en", false,-1);
        vcdp->declBus(c+59052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 clock", false,-1);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 io_en", false,-1);
        vcdp->declBus(c+59053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 clock", false,-1);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 io_en", false,-1);
        vcdp->declBus(c+59054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 clock", false,-1);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 io_en", false,-1);
        vcdp->declBus(c+59055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 clock", false,-1);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 io_en", false,-1);
        vcdp->declBus(c+59056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 clock", false,-1);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 io_en", false,-1);
        vcdp->declBus(c+59057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 clock", false,-1);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 io_en", false,-1);
        vcdp->declBus(c+59058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 clock", false,-1);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 io_en", false,-1);
        vcdp->declBus(c+59059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 clock", false,-1);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 io_en", false,-1);
        vcdp->declBus(c+59060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 clock", false,-1);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 io_en", false,-1);
        vcdp->declBus(c+59061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 clock", false,-1);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_outL", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__925(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 io_en", false,-1);
        vcdp->declBus(c+59062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_9_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 clock", false,-1);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 io_en", false,-1);
        vcdp->declBus(c+59063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 clock", false,-1);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 io_en", false,-1);
        vcdp->declBus(c+59064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 clock", false,-1);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 io_en", false,-1);
        vcdp->declBus(c+59065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 clock", false,-1);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 io_en", false,-1);
        vcdp->declBus(c+59066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 clock", false,-1);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 io_en", false,-1);
        vcdp->declBus(c+59067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 clock", false,-1);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 io_en", false,-1);
        vcdp->declBus(c+59068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 clock", false,-1);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 io_en", false,-1);
        vcdp->declBus(c+59069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 clock", false,-1);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 io_en", false,-1);
        vcdp->declBus(c+59070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 clock", false,-1);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 io_en", false,-1);
        vcdp->declBus(c+59071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 clock", false,-1);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 io_en", false,-1);
        vcdp->declBus(c+59072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 clock", false,-1);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 io_en", false,-1);
        vcdp->declBus(c+59073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 clock", false,-1);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 io_en", false,-1);
        vcdp->declBus(c+59074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__926(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 io_en", false,-1);
        vcdp->declBus(c+59075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 clock", false,-1);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 io_en", false,-1);
        vcdp->declBus(c+59076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 clock", false,-1);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 io_en", false,-1);
        vcdp->declBus(c+59077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 clock", false,-1);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 io_en", false,-1);
        vcdp->declBus(c+59078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_10_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 clock", false,-1);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 io_en", false,-1);
        vcdp->declBus(c+59079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 clock", false,-1);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 io_en", false,-1);
        vcdp->declBus(c+59080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 clock", false,-1);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 io_en", false,-1);
        vcdp->declBus(c+59081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 clock", false,-1);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 io_en", false,-1);
        vcdp->declBus(c+59082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 clock", false,-1);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 io_en", false,-1);
        vcdp->declBus(c+59083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 clock", false,-1);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 io_en", false,-1);
        vcdp->declBus(c+59084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 clock", false,-1);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 io_en", false,-1);
        vcdp->declBus(c+59085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 clock", false,-1);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 io_en", false,-1);
        vcdp->declBus(c+59086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 clock", false,-1);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_dir", false,-1);
    }
}

void VTestHarness::traceInitThis__927(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 io_en", false,-1);
        vcdp->declBus(c+59087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 clock", false,-1);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 io_en", false,-1);
        vcdp->declBus(c+59088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 clock", false,-1);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 io_en", false,-1);
        vcdp->declBus(c+59089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 clock", false,-1);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 io_en", false,-1);
        vcdp->declBus(c+59090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 clock", false,-1);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 io_en", false,-1);
        vcdp->declBus(c+59091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 clock", false,-1);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 io_en", false,-1);
        vcdp->declBus(c+59092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 clock", false,-1);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 io_en", false,-1);
        vcdp->declBus(c+59093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 clock", false,-1);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 io_en", false,-1);
        vcdp->declBus(c+59094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_11_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 clock", false,-1);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 io_en", false,-1);
        vcdp->declBus(c+59095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 clock", false,-1);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 io_en", false,-1);
        vcdp->declBus(c+59096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 clock", false,-1);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 io_en", false,-1);
        vcdp->declBus(c+59097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 clock", false,-1);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 io_en", false,-1);
        vcdp->declBus(c+59098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 clock", false,-1);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 io_en", false,-1);
        vcdp->declBus(c+59099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 clock", false,-1);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_inD", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__928(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 io_en", false,-1);
        vcdp->declBus(c+59100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 clock", false,-1);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 io_en", false,-1);
        vcdp->declBus(c+59101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 clock", false,-1);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 io_en", false,-1);
        vcdp->declBus(c+59102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 clock", false,-1);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 io_en", false,-1);
        vcdp->declBus(c+59103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 clock", false,-1);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 io_en", false,-1);
        vcdp->declBus(c+59104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 clock", false,-1);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 io_en", false,-1);
        vcdp->declBus(c+59105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 clock", false,-1);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 io_en", false,-1);
        vcdp->declBus(c+59106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 clock", false,-1);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 io_en", false,-1);
        vcdp->declBus(c+59107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 clock", false,-1);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 io_en", false,-1);
        vcdp->declBus(c+59108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 clock", false,-1);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 io_en", false,-1);
        vcdp->declBus(c+59109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 clock", false,-1);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 io_en", false,-1);
        vcdp->declBus(c+59110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_12_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 clock", false,-1);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 io_en", false,-1);
        vcdp->declBus(c+59111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 clock", false,-1);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 io_en", false,-1);
        vcdp->declBus(c+59112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_1 reg_", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__929(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 clock", false,-1);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 io_en", false,-1);
        vcdp->declBus(c+59113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 clock", false,-1);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 io_en", false,-1);
        vcdp->declBus(c+59114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 clock", false,-1);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 io_en", false,-1);
        vcdp->declBus(c+59115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 clock", false,-1);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 io_en", false,-1);
        vcdp->declBus(c+59116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 clock", false,-1);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 io_en", false,-1);
        vcdp->declBus(c+59117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 clock", false,-1);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 io_en", false,-1);
        vcdp->declBus(c+59118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 clock", false,-1);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 io_en", false,-1);
        vcdp->declBus(c+59119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 clock", false,-1);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 io_en", false,-1);
        vcdp->declBus(c+59120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 clock", false,-1);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 io_en", false,-1);
        vcdp->declBus(c+59121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 clock", false,-1);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 io_en", false,-1);
        vcdp->declBus(c+59122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 clock", false,-1);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 io_en", false,-1);
        vcdp->declBus(c+59123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 clock", false,-1);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 io_en", false,-1);
        vcdp->declBus(c+59124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 clock", false,-1);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_outU", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__930(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 io_en", false,-1);
        vcdp->declBus(c+59125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 clock", false,-1);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 io_en", false,-1);
        vcdp->declBus(c+59126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_13_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 clock", false,-1);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 io_en", false,-1);
        vcdp->declBus(c+59127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 clock", false,-1);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 io_en", false,-1);
        vcdp->declBus(c+59128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 clock", false,-1);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 io_en", false,-1);
        vcdp->declBus(c+59129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 clock", false,-1);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 io_en", false,-1);
        vcdp->declBus(c+59130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 clock", false,-1);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 io_en", false,-1);
        vcdp->declBus(c+59131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 clock", false,-1);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 io_en", false,-1);
        vcdp->declBus(c+59132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 clock", false,-1);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 io_en", false,-1);
        vcdp->declBus(c+59133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 clock", false,-1);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 io_en", false,-1);
        vcdp->declBus(c+59134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 clock", false,-1);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 io_en", false,-1);
        vcdp->declBus(c+59135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 clock", false,-1);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 io_en", false,-1);
        vcdp->declBus(c+59136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 clock", false,-1);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 io_en", false,-1);
        vcdp->declBus(c+59137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 clock", false,-1);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_inR", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__931(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 io_en", false,-1);
        vcdp->declBus(c+59138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 clock", false,-1);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 io_en", false,-1);
        vcdp->declBus(c+59139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 clock", false,-1);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 io_en", false,-1);
        vcdp->declBus(c+59140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 clock", false,-1);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 io_en", false,-1);
        vcdp->declBus(c+59141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 clock", false,-1);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 io_en", false,-1);
        vcdp->declBus(c+59142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_14_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 clock", false,-1);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 io_en", false,-1);
        vcdp->declBus(c+59143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_0 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 clock", false,-1);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 io_en", false,-1);
        vcdp->declBus(c+59144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_1 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 clock", false,-1);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 io_en", false,-1);
        vcdp->declBus(c+59145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_2 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 clock", false,-1);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 io_en", false,-1);
        vcdp->declBus(c+59146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_3 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 clock", false,-1);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 io_en", false,-1);
        vcdp->declBus(c+59147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_4 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 clock", false,-1);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 io_en", false,-1);
        vcdp->declBus(c+59148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_5 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 clock", false,-1);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 io_en", false,-1);
        vcdp->declBus(c+59149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_6 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 clock", false,-1);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 io_en", false,-1);
    }
}

void VTestHarness::traceInitThis__932(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_7 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 clock", false,-1);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 io_en", false,-1);
        vcdp->declBus(c+59151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_8 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 clock", false,-1);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 io_en", false,-1);
        vcdp->declBus(c+59152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_9 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 clock", false,-1);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 io_en", false,-1);
        vcdp->declBus(c+59153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_10 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 clock", false,-1);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 io_en", false,-1);
        vcdp->declBus(c+59154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_11 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 clock", false,-1);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 io_en", false,-1);
        vcdp->declBus(c+59155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_12 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 clock", false,-1);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 io_en", false,-1);
        vcdp->declBus(c+59156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_13 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 clock", false,-1);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 io_en", false,-1);
        vcdp->declBus(c+59157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_14 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 clock", false,-1);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_inR", false,-1, 7,0);
        vcdp->declBus(c+27475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_inD", false,-1, 7,0);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_outL", false,-1, 7,0);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_outU", false,-1, 7,0);
        vcdp->declBit(c+58905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_dir", false,-1);
        vcdp->declBit(c+27459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 io_en", false,-1);
        vcdp->declBus(c+59158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh transposer pes_15_15 reg_", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh reset", false,-1);
        vcdp->declBus(c+27491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_0_0", false,-1, 7,0);
        vcdp->declBus(c+57563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_1_0", false,-1, 7,0);
        vcdp->declBus(c+57564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_2_0", false,-1, 7,0);
        vcdp->declBus(c+57565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_3_0", false,-1, 7,0);
        vcdp->declBus(c+57566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_4_0", false,-1, 7,0);
        vcdp->declBus(c+57567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_5_0", false,-1, 7,0);
        vcdp->declBus(c+57568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_6_0", false,-1, 7,0);
        vcdp->declBus(c+57569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_7_0", false,-1, 7,0);
        vcdp->declBus(c+57570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_8_0", false,-1, 7,0);
        vcdp->declBus(c+57571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_9_0", false,-1, 7,0);
        vcdp->declBus(c+57572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_10_0", false,-1, 7,0);
        vcdp->declBus(c+57573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_11_0", false,-1, 7,0);
        vcdp->declBus(c+57574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_12_0", false,-1, 7,0);
        vcdp->declBus(c+57575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_13_0", false,-1, 7,0);
        vcdp->declBus(c+57576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_14_0", false,-1, 7,0);
        vcdp->declBus(c+57577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_a_15_0", false,-1, 7,0);
        vcdp->declBus(c+27492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_0_0", false,-1, 7,0);
        vcdp->declBus(c+57578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_1_0", false,-1, 7,0);
        vcdp->declBus(c+57579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_2_0", false,-1, 7,0);
        vcdp->declBus(c+57580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_3_0", false,-1, 7,0);
        vcdp->declBus(c+57581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_4_0", false,-1, 7,0);
        vcdp->declBus(c+57582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_5_0", false,-1, 7,0);
        vcdp->declBus(c+57583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_6_0", false,-1, 7,0);
        vcdp->declBus(c+57584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_7_0", false,-1, 7,0);
        vcdp->declBus(c+57585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_8_0", false,-1, 7,0);
        vcdp->declBus(c+57586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_9_0", false,-1, 7,0);
        vcdp->declBus(c+57587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_10_0", false,-1, 7,0);
        vcdp->declBus(c+57588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_11_0", false,-1, 7,0);
        vcdp->declBus(c+57589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_12_0", false,-1, 7,0);
        vcdp->declBus(c+57590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_13_0", false,-1, 7,0);
        vcdp->declBus(c+57591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_14_0", false,-1, 7,0);
        vcdp->declBus(c+57592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_b_15_0", false,-1, 7,0);
        vcdp->declBus(c+27493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_0_0", false,-1, 7,0);
        vcdp->declBus(c+57593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_1_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__933(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_2_0", false,-1, 7,0);
        vcdp->declBus(c+57595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_3_0", false,-1, 7,0);
        vcdp->declBus(c+57596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_4_0", false,-1, 7,0);
        vcdp->declBus(c+57597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_5_0", false,-1, 7,0);
        vcdp->declBus(c+57598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_6_0", false,-1, 7,0);
        vcdp->declBus(c+57599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_7_0", false,-1, 7,0);
        vcdp->declBus(c+57600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_8_0", false,-1, 7,0);
        vcdp->declBus(c+57601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_9_0", false,-1, 7,0);
        vcdp->declBus(c+57602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_10_0", false,-1, 7,0);
        vcdp->declBus(c+57603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_11_0", false,-1, 7,0);
        vcdp->declBus(c+57604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_12_0", false,-1, 7,0);
        vcdp->declBus(c+57605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_13_0", false,-1, 7,0);
        vcdp->declBus(c+57606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_14_0", false,-1, 7,0);
        vcdp->declBus(c+57607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_d_15_0", false,-1, 7,0);
        vcdp->declBit(c+57608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_0_0_dataflow", false,-1);
        vcdp->declBit(c+57609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_0_0_propagate", false,-1);
        vcdp->declBus(c+57610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_0_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_1_0_dataflow", false,-1);
        vcdp->declBit(c+57612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_1_0_propagate", false,-1);
        vcdp->declBus(c+57613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_1_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_2_0_dataflow", false,-1);
        vcdp->declBit(c+57615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_2_0_propagate", false,-1);
        vcdp->declBus(c+57616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_2_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_3_0_dataflow", false,-1);
        vcdp->declBit(c+57618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_3_0_propagate", false,-1);
        vcdp->declBus(c+57619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_3_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_4_0_dataflow", false,-1);
        vcdp->declBit(c+57621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_4_0_propagate", false,-1);
        vcdp->declBus(c+57622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_4_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_5_0_dataflow", false,-1);
        vcdp->declBit(c+57624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_5_0_propagate", false,-1);
        vcdp->declBus(c+57625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_5_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_6_0_dataflow", false,-1);
        vcdp->declBit(c+57627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_6_0_propagate", false,-1);
        vcdp->declBus(c+57628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_6_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_7_0_dataflow", false,-1);
        vcdp->declBit(c+57630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_7_0_propagate", false,-1);
        vcdp->declBus(c+57631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_7_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_8_0_dataflow", false,-1);
        vcdp->declBit(c+57633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_8_0_propagate", false,-1);
        vcdp->declBus(c+57634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_8_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_9_0_dataflow", false,-1);
        vcdp->declBit(c+57636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_9_0_propagate", false,-1);
        vcdp->declBus(c+57637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_9_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_10_0_dataflow", false,-1);
        vcdp->declBit(c+57639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_10_0_propagate", false,-1);
        vcdp->declBus(c+57640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_10_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_11_0_dataflow", false,-1);
        vcdp->declBit(c+57642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_11_0_propagate", false,-1);
        vcdp->declBus(c+57643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_11_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_12_0_dataflow", false,-1);
        vcdp->declBit(c+57645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_12_0_propagate", false,-1);
        vcdp->declBus(c+57646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_12_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_13_0_dataflow", false,-1);
        vcdp->declBit(c+57648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_13_0_propagate", false,-1);
        vcdp->declBus(c+57649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_13_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_14_0_dataflow", false,-1);
        vcdp->declBit(c+57651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_14_0_propagate", false,-1);
        vcdp->declBus(c+57652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_14_0_shift", false,-1, 4,0);
        vcdp->declBit(c+57653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_15_0_dataflow", false,-1);
        vcdp->declBit(c+57654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_15_0_propagate", false,-1);
        vcdp->declBus(c+57655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_control_15_0_shift", false,-1, 4,0);
        vcdp->declBus(c+57656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_0_0", false,-1, 2,0);
        vcdp->declBus(c+57657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_1_0", false,-1, 2,0);
        vcdp->declBus(c+57658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_2_0", false,-1, 2,0);
        vcdp->declBus(c+57659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_3_0", false,-1, 2,0);
        vcdp->declBus(c+57660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_4_0", false,-1, 2,0);
        vcdp->declBus(c+57661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_5_0", false,-1, 2,0);
        vcdp->declBus(c+57662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_6_0", false,-1, 2,0);
        vcdp->declBus(c+57663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_7_0", false,-1, 2,0);
        vcdp->declBus(c+57664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_8_0", false,-1, 2,0);
        vcdp->declBus(c+57665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_9_0", false,-1, 2,0);
        vcdp->declBus(c+57666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_10_0", false,-1, 2,0);
        vcdp->declBus(c+57667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_11_0", false,-1, 2,0);
        vcdp->declBus(c+57668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_12_0", false,-1, 2,0);
        vcdp->declBus(c+57669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_13_0", false,-1, 2,0);
        vcdp->declBus(c+57670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_14_0", false,-1, 2,0);
        vcdp->declBus(c+57671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_id_15_0", false,-1, 2,0);
        vcdp->declBit(c+27494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_0_0", false,-1);
        vcdp->declBit(c+57672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_1_0", false,-1);
        vcdp->declBit(c+57673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_2_0", false,-1);
        vcdp->declBit(c+57674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_3_0", false,-1);
        vcdp->declBit(c+57675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_4_0", false,-1);
        vcdp->declBit(c+57676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_5_0", false,-1);
        vcdp->declBit(c+57677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_6_0", false,-1);
        vcdp->declBit(c+57678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_7_0", false,-1);
        vcdp->declBit(c+57679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_8_0", false,-1);
        vcdp->declBit(c+57680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_9_0", false,-1);
        vcdp->declBit(c+57681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_10_0", false,-1);
        vcdp->declBit(c+57682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_11_0", false,-1);
        vcdp->declBit(c+57683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_12_0", false,-1);
        vcdp->declBit(c+57684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_13_0", false,-1);
        vcdp->declBit(c+57685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_14_0", false,-1);
        vcdp->declBit(c+57686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_last_15_0", false,-1);
        vcdp->declBus(c+57687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_0_0", false,-1, 19,0);
        vcdp->declBus(c+57688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_1_0", false,-1, 19,0);
        vcdp->declBus(c+57689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_2_0", false,-1, 19,0);
        vcdp->declBus(c+57690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_3_0", false,-1, 19,0);
        vcdp->declBus(c+57691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_4_0", false,-1, 19,0);
        vcdp->declBus(c+57692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_5_0", false,-1, 19,0);
        vcdp->declBus(c+57693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_6_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__934(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+57694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_7_0", false,-1, 19,0);
        vcdp->declBus(c+57695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_8_0", false,-1, 19,0);
        vcdp->declBus(c+57696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_9_0", false,-1, 19,0);
        vcdp->declBus(c+57697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_10_0", false,-1, 19,0);
        vcdp->declBus(c+57698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_11_0", false,-1, 19,0);
        vcdp->declBus(c+57699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_12_0", false,-1, 19,0);
        vcdp->declBus(c+57700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_13_0", false,-1, 19,0);
        vcdp->declBus(c+57701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_14_0", false,-1, 19,0);
        vcdp->declBus(c+57702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_b_15_0", false,-1, 19,0);
        vcdp->declBus(c+57703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_0_0", false,-1, 19,0);
        vcdp->declBus(c+57704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_1_0", false,-1, 19,0);
        vcdp->declBus(c+57705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_2_0", false,-1, 19,0);
        vcdp->declBus(c+57706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_3_0", false,-1, 19,0);
        vcdp->declBus(c+57707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_4_0", false,-1, 19,0);
        vcdp->declBus(c+57708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_5_0", false,-1, 19,0);
        vcdp->declBus(c+57709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_6_0", false,-1, 19,0);
        vcdp->declBus(c+57710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_7_0", false,-1, 19,0);
        vcdp->declBus(c+57711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_8_0", false,-1, 19,0);
        vcdp->declBus(c+57712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_9_0", false,-1, 19,0);
        vcdp->declBus(c+57713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_10_0", false,-1, 19,0);
        vcdp->declBus(c+57714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_11_0", false,-1, 19,0);
        vcdp->declBus(c+57715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_12_0", false,-1, 19,0);
        vcdp->declBus(c+57716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_13_0", false,-1, 19,0);
        vcdp->declBus(c+57717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_14_0", false,-1, 19,0);
        vcdp->declBus(c+57718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_c_15_0", false,-1, 19,0);
        vcdp->declBit(c+27495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_0_0", false,-1);
        vcdp->declBit(c+57719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_1_0", false,-1);
        vcdp->declBit(c+57720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_2_0", false,-1);
        vcdp->declBit(c+57721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_3_0", false,-1);
        vcdp->declBit(c+57722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_4_0", false,-1);
        vcdp->declBit(c+57723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_5_0", false,-1);
        vcdp->declBit(c+57724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_6_0", false,-1);
        vcdp->declBit(c+57725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_7_0", false,-1);
        vcdp->declBit(c+57726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_8_0", false,-1);
        vcdp->declBit(c+57727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_9_0", false,-1);
        vcdp->declBit(c+57728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_10_0", false,-1);
        vcdp->declBit(c+57729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_11_0", false,-1);
        vcdp->declBit(c+57730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_12_0", false,-1);
        vcdp->declBit(c+57731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_13_0", false,-1);
        vcdp->declBit(c+57732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_14_0", false,-1);
        vcdp->declBit(c+57733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_in_valid_15_0", false,-1);
        vcdp->declBit(c+57734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_valid_0_0", false,-1);
        vcdp->declBit(c+57735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_control_0_0_dataflow", false,-1);
        vcdp->declBus(c+57736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_id_0_0", false,-1, 2,0);
        vcdp->declBit(c+57737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh io_out_last_0_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_clock", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_clock", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+59175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_clock", false,-1);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__935(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_clock", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_clock", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_last_0", false,-1);
        vcdp->declBus(c+59192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_clock", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_clock", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_clock", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__936(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+59222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+59223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_clock", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_last_0", false,-1);
        vcdp->declBus(c+59224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_last_0", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+59230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+59231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_clock", false,-1);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_last_0", false,-1);
        vcdp->declBus(c+59232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_last_0", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+59238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+59239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_clock", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_last_0", false,-1);
        vcdp->declBus(c+59240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_last_0", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+59246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+59247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_clock", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_last_0", false,-1);
        vcdp->declBus(c+59248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_last_0", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+59254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+59255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_clock", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_last_0", false,-1);
        vcdp->declBus(c+59256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_last_0", false,-1);
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_in_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__937(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+59263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_clock", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_last_0", false,-1);
        vcdp->declBus(c+59264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_last_0", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+59270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+59271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_clock", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_last_0", false,-1);
        vcdp->declBus(c+59272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_last_0", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+59278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+59279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_clock", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+27575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+27576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_last_0", false,-1);
        vcdp->declBus(c+59280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_last_0", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+59286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+59287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_0_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_clock", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_clock", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__938(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_clock", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_clock", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_clock", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_last_0", false,-1);
        vcdp->declBus(c+59328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_clock", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_clock", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_6_io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__939(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_clock", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_last_0", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+59366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+59367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_clock", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_last_0", false,-1);
        vcdp->declBus(c+59368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_last_0", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+59376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+59377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_clock", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_last_0", false,-1);
        vcdp->declBus(c+59378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_last_0", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+59386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+59387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_clock", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_last_0", false,-1);
        vcdp->declBus(c+59388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_last_0", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+59396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+59397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_clock", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_last_0", false,-1);
        vcdp->declBus(c+59398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_last_0", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+59406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+59407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__940(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_last_0", false,-1);
        vcdp->declBus(c+59408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_last_0", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+59416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+59417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_clock", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_last_0", false,-1);
        vcdp->declBus(c+59418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_last_0", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+59426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+59427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_clock", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_last_0", false,-1);
        vcdp->declBus(c+59428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_last_0", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+59436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+59437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_clock", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_last_0", false,-1);
        vcdp->declBus(c+59438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_last_0", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+59446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+59447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_1_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_clock", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_clock", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__941(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+59467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_clock", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_clock", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_clock", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_last_0", false,-1);
        vcdp->declBus(c+59488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_clock", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_clock", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__942(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_clock", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_last_0", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+59526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+59527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_clock", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_last_0", false,-1);
        vcdp->declBus(c+59528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_last_0", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+59536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+59537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_clock", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_last_0", false,-1);
        vcdp->declBus(c+59538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_last_0", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+59546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+59547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_clock", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_last_0", false,-1);
        vcdp->declBus(c+59548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_last_0", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+59556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+59557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_clock", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__943(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_last_0", false,-1);
        vcdp->declBus(c+59558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_last_0", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+59566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+59567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_clock", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_last_0", false,-1);
        vcdp->declBus(c+59568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_last_0", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+59576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+59577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_clock", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_last_0", false,-1);
        vcdp->declBus(c+59578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_last_0", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+59586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+59587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_clock", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_last_0", false,-1);
        vcdp->declBus(c+59588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_last_0", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+59596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+59597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_clock", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_last_0", false,-1);
        vcdp->declBus(c+59598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_last_0", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+59606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+59607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_2_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_clock", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__944(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_clock", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+59627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_clock", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_clock", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_clock", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_last_0", false,-1);
        vcdp->declBus(c+59648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_clock", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__945(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_clock", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_clock", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_last_0", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+59686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+59687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_clock", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_last_0", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_last_0", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+59697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_clock", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_last_0", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_last_0", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+59707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_clock", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__946(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_last_0", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_last_0", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+59717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_clock", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_last_0", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_last_0", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+59727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_clock", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_last_0", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_last_0", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+59737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_clock", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_last_0", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_last_0", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+59747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_clock", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_last_0", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_last_0", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+59757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_clock", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__947(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_last_0", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_last_0", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+59767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_clock", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_clock", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+59787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_clock", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_clock", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_clock", false,-1);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__948(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_clock", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_clock", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_clock", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_last_0", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+59847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_clock", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_last_0", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_last_0", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+59857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_clock", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_last_0", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__949(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_last_0", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+59867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_clock", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_last_0", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_last_0", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+59877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_clock", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_last_0", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_last_0", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+59887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_clock", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_last_0", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_last_0", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+59897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_clock", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_last_0", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_last_0", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+59907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_clock", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_last_0", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_c_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__950(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_last_0", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+59917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_clock", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_last_0", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_last_0", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+59927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_clock", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_last_0", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_last_0", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+59937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_clock", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_last_0", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_last_0", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+59947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_clock", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_last_0", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_last_0", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+59957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_clock", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_last_0", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__951(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_last_0", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+59967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_clock", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_last_0", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_last_0", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+59977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_clock", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_last_0", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_last_0", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+59987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_clock", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_last_0", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_last_0", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+59997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_clock", false,-1);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_last_0", false,-1);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_clock", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__952(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_clock", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_clock", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_clock", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_clock", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_last_0", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_clock", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__953(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_clock", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_clock", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_clock", false,-1);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_clock", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_clock", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__954(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_clock", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_clock", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_clock", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_clock", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+60157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_clock", false,-1);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__955(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_clock", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_clock", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_clock", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_clock", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_clock", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__956(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_clock", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_clock", false,-1);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_clock", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_clock", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_clock", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_in_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__957(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_clock", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_clock", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_clock", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_clock", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_clock", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__958(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_clock", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_clock", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_clock", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_clock", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_clock", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11_io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__959(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_clock", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_last_0", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_clock", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_clock", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_clock", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_clock", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__960(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_clock", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_clock", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_clock", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_clock", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_clock", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__961(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+60477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_clock", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_clock", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_clock", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_clock", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_clock", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__962(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_clock", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_last_0", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_clock", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_clock", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_clock", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_clock", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__963(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_clock", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_clock", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_clock", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_clock", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_clock", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__964(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_clock", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+60637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_clock", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_clock", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_clock", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_clock", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__965(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_clock", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_clock", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_last_0", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_clock", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_clock", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_clock", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__966(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_clock", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_clock", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_clock", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_clock", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_clock", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__967(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_clock", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_clock", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+60797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_clock", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_clock", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_clock", false,-1);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__968(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_clock", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_clock", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_last_0", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+60847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_clock", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_last_0", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_last_0", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+60857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_clock", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_last_0", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_last_0", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+60867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_clock", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_last_0", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__969(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_last_0", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+60877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_clock", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_last_0", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_last_0", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+60887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_clock", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_last_0", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_last_0", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+60897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_clock", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_last_0", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_last_0", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+60907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_clock", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_last_0", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_last_0", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+60917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_clock", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_last_0", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_c_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__970(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_last_0", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+60927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_clock", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_last_0", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_last_0", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+60937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_clock", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_last_0", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_last_0", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+60947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_clock", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_last_0", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_last_0", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+60957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_clock", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_last_0", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_last_0", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+60967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_clock", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_last_0", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__971(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_last_0", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+60977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_clock", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_last_0", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_last_0", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+60987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_clock", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_last_0", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_last_0", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+60997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_clock", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_last_0", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_last_0", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+61007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_clock", false,-1);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_last_0", false,-1);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_last_0", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+61017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_clock", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_last_0", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__972(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_last_0", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+61027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_clock", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_last_0", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_last_0", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+61037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_clock", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_last_0", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_last_0", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+61047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_clock", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_last_0", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_last_0", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+61057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_clock", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_last_0", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_last_0", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+61067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_clock", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_last_0", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__973(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_last_0", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+61077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_clock", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_last_0", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_last_0", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+61087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_clock", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_last_0", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_last_0", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+61097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_clock", false,-1);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_last_0", false,-1);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_last_0", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+61107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_clock", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_last_0", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_last_0", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_in_valid_0", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+61117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_clock", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_last_0", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__974(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_last_0", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+61127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_clock", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_last_0", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_last_0", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+61137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_clock", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_last_0", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_last_0", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+61147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_clock", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_last_0", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_last_0", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+61157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_clock", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_last_0", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_last_0", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_out_valid_0", false,-1);
        vcdp->declBit(c+61167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_clock", false,-1);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_last_0", false,-1);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__975(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_last_0", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+61177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_clock", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_last_0", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_last_0", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+61187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_clock", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_last_0", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_last_0", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+61197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_clock", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_last_0", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_last_0", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+61207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_clock", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_last_0", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_last_0", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+61217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_clock", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_last_0", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__976(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_in_valid_0", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_out_valid_0", false,-1);
        vcdp->declBit(c+61227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_clock", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_last_0", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_last_0", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_in_valid_0", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_out_valid_0", false,-1);
        vcdp->declBit(c+61237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_clock", false,-1);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_last_0", false,-1);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_last_0", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_in_valid_0", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_out_valid_0", false,-1);
        vcdp->declBit(c+61247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_clock", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_last_0", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_last_0", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_in_valid_0", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_out_valid_0", false,-1);
        vcdp->declBit(c+61257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_clock", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_last_0", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_last_0", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_in_valid_0", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_out_valid_0", false,-1);
        vcdp->declBit(c+61267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_clock", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_last_0", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_last_0", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_in_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__977(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_out_valid_0", false,-1);
        vcdp->declBit(c+61277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_clock", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_last_0", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_last_0", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_in_valid_0", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_out_valid_0", false,-1);
        vcdp->declBit(c+61287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_clock", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_last_0", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_last_0", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_in_valid_0", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_out_valid_0", false,-1);
        vcdp->declBit(c+61297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_clock", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_last_0", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_last_0", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_in_valid_0", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_out_valid_0", false,-1);
        vcdp->declBit(c+61307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_clock", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_last_0", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_last_0", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_in_valid_0", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_out_valid_0", false,-1);
        vcdp->declBit(c+61317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_clock", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_last_0", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_last_0", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_in_valid_0", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__978(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_clock", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_last_0", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_last_0", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_in_valid_0", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_out_valid_0", false,-1);
        vcdp->declBit(c+61337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_clock", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_last_0", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_last_0", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_in_valid_0", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_out_valid_0", false,-1);
        vcdp->declBit(c+61347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_clock", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_last_0", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_last_0", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_in_valid_0", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_out_valid_0", false,-1);
        vcdp->declBit(c+61357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_clock", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_last_0", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_last_0", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_in_valid_0", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_out_valid_0", false,-1);
        vcdp->declBit(c+61367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_clock", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_last_0", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_last_0", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_in_valid_0", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_out_valid_0", false,-1);
        vcdp->declBit(c+61377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0_io_bad_dataflow", false,-1);
    }
}
