// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_4_Matrix_Vector_Activate_Stream_Batch_1152u_256u_24u_1u_Slice_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_48_ap_uint_2_ThresholdsActivation_256u_1u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [23:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] threshs_m_thresholds_V_0_0_address0;
reg    threshs_m_thresholds_V_0_0_ce0;
wire   [11:0] threshs_m_thresholds_V_0_0_q0;
wire   [7:0] threshs_m_thresholds_V_0_1_address0;
reg    threshs_m_thresholds_V_0_1_ce0;
wire   [12:0] threshs_m_thresholds_V_0_1_q0;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_679_p2;
wire   [0:0] icmp_ln252_fu_688_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_2790;
reg    weights_V_TDATA_blk_n;
reg   [21:0] i_reg_501;
wire   [21:0] i_1_fu_673_p2;
reg    ap_predicate_op124_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln256_fu_948_p1;
wire   [12:0] accu_V_0_0_fu_2352_p2;
reg   [12:0] accu_V_0_0_reg_2784;
wire   [0:0] icmp_ln289_fu_2364_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [47:0] ap_phi_mux_inElem_phi_fu_515_p98;
wire   [47:0] ap_phi_reg_pp0_iter0_inElem_reg_512;
wire   [47:0] tmp_fu_845_p50;
wire   [63:0] idxprom2_i_fu_2383_p1;
reg   [12:0] accu_V_0_0_1_fu_252;
reg   [31:0] sf_fu_256;
wire   [31:0] sf_1_fu_2358_p2;
reg   [47:0] inputBuf_V_47_fu_260;
reg   [47:0] inputBuf_V_47_1_fu_264;
reg   [47:0] inputBuf_V_47_2_fu_268;
reg   [47:0] inputBuf_V_47_3_fu_272;
reg   [47:0] inputBuf_V_47_4_fu_276;
reg   [47:0] inputBuf_V_47_5_fu_280;
reg   [47:0] inputBuf_V_47_6_fu_284;
reg   [47:0] inputBuf_V_47_7_fu_288;
reg   [47:0] inputBuf_V_47_8_fu_292;
reg   [47:0] inputBuf_V_47_9_fu_296;
reg   [47:0] inputBuf_V_47_10_fu_300;
reg   [47:0] inputBuf_V_47_11_fu_304;
reg   [47:0] inputBuf_V_47_12_fu_308;
reg   [47:0] inputBuf_V_47_13_fu_312;
reg   [47:0] inputBuf_V_47_14_fu_316;
reg   [47:0] inputBuf_V_47_15_fu_320;
reg   [47:0] inputBuf_V_47_16_fu_324;
reg   [47:0] inputBuf_V_47_17_fu_328;
reg   [47:0] inputBuf_V_47_18_fu_332;
reg   [47:0] inputBuf_V_47_19_fu_336;
reg   [47:0] inputBuf_V_47_20_fu_340;
reg   [47:0] inputBuf_V_47_21_fu_344;
reg   [47:0] inputBuf_V_47_22_fu_348;
reg   [47:0] inputBuf_V_47_23_fu_352;
reg   [47:0] inputBuf_V_47_24_fu_356;
reg   [47:0] inputBuf_V_47_25_fu_360;
reg   [47:0] inputBuf_V_47_26_fu_364;
reg   [47:0] inputBuf_V_47_27_fu_368;
reg   [47:0] inputBuf_V_47_28_fu_372;
reg   [47:0] inputBuf_V_47_29_fu_376;
reg   [47:0] inputBuf_V_47_30_fu_380;
reg   [47:0] inputBuf_V_47_31_fu_384;
reg   [47:0] inputBuf_V_47_32_fu_388;
reg   [47:0] inputBuf_V_47_33_fu_392;
reg   [47:0] inputBuf_V_47_34_fu_396;
reg   [47:0] inputBuf_V_47_35_fu_400;
reg   [47:0] inputBuf_V_47_36_fu_404;
reg   [47:0] inputBuf_V_47_37_fu_408;
reg   [47:0] inputBuf_V_47_38_fu_412;
reg   [47:0] inputBuf_V_47_39_fu_416;
reg   [47:0] inputBuf_V_47_40_fu_420;
reg   [47:0] inputBuf_V_47_41_fu_424;
reg   [47:0] inputBuf_V_47_42_fu_428;
reg   [47:0] inputBuf_V_47_43_fu_432;
reg   [47:0] inputBuf_V_47_44_fu_436;
reg   [47:0] inputBuf_V_47_45_fu_440;
reg   [47:0] inputBuf_V_47_46_fu_444;
reg   [47:0] inputBuf_V_47_47_fu_448;
reg   [31:0] nf_1_fu_452;
wire   [31:0] nf_2_fu_2401_p3;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] tmp_fu_845_p49;
wire   [0:0] icmp_ln271_fu_1198_p2;
wire   [1:0] trunc_ln674_1_fu_1400_p1;
wire  signed [2:0] rhs_0_fu_1404_p1;
wire   [0:0] trunc_ln674_fu_1212_p1;
wire   [2:0] sub_ln1347_fu_1408_p2;
wire   [2:0] select_ln89_fu_1414_p3;
wire   [1:0] p_Result_25_1_fu_1426_p4;
wire  signed [2:0] rhs_1_fu_1436_p1;
wire   [0:0] tmp_3_fu_1216_p3;
wire   [2:0] sub_ln1347_1_fu_1440_p2;
wire   [2:0] select_ln89_1_fu_1446_p3;
wire   [1:0] p_Result_25_2_fu_1458_p4;
wire  signed [2:0] rhs_2_fu_1468_p1;
wire   [0:0] tmp_4_fu_1224_p3;
wire   [2:0] sub_ln1347_2_fu_1472_p2;
wire   [2:0] select_ln89_2_fu_1478_p3;
wire   [1:0] p_Result_25_3_fu_1490_p4;
wire  signed [2:0] rhs_3_fu_1500_p1;
wire   [0:0] tmp_5_fu_1232_p3;
wire   [2:0] sub_ln1347_3_fu_1504_p2;
wire   [2:0] select_ln89_3_fu_1510_p3;
wire   [1:0] p_Result_25_4_fu_1522_p4;
wire  signed [2:0] rhs_4_fu_1532_p1;
wire   [0:0] tmp_6_fu_1240_p3;
wire   [2:0] sub_ln1347_4_fu_1536_p2;
wire   [2:0] select_ln89_4_fu_1542_p3;
wire   [1:0] p_Result_25_5_fu_1554_p4;
wire  signed [2:0] rhs_5_fu_1564_p1;
wire   [0:0] tmp_7_fu_1248_p3;
wire   [2:0] sub_ln1347_5_fu_1568_p2;
wire   [2:0] select_ln89_5_fu_1574_p3;
wire   [1:0] p_Result_25_6_fu_1586_p4;
wire  signed [2:0] rhs_6_fu_1596_p1;
wire   [0:0] tmp_8_fu_1256_p3;
wire   [2:0] sub_ln1347_6_fu_1600_p2;
wire   [2:0] select_ln89_6_fu_1606_p3;
wire   [1:0] p_Result_25_7_fu_1618_p4;
wire  signed [2:0] rhs_7_fu_1628_p1;
wire   [0:0] tmp_9_fu_1264_p3;
wire   [2:0] sub_ln1347_7_fu_1632_p2;
wire   [2:0] select_ln89_7_fu_1638_p3;
wire   [1:0] p_Result_25_8_fu_1650_p4;
wire  signed [2:0] rhs_8_fu_1660_p1;
wire   [0:0] tmp_10_fu_1272_p3;
wire   [2:0] sub_ln1347_8_fu_1664_p2;
wire   [2:0] select_ln89_8_fu_1670_p3;
wire   [1:0] p_Result_25_9_fu_1682_p4;
wire  signed [2:0] rhs_9_fu_1692_p1;
wire   [0:0] tmp_11_fu_1280_p3;
wire   [2:0] sub_ln1347_9_fu_1696_p2;
wire   [2:0] select_ln89_9_fu_1702_p3;
wire   [1:0] p_Result_25_s_fu_1714_p4;
wire  signed [2:0] rhs_10_fu_1724_p1;
wire   [0:0] tmp_12_fu_1288_p3;
wire   [2:0] sub_ln1347_10_fu_1728_p2;
wire   [2:0] select_ln89_10_fu_1734_p3;
wire   [1:0] p_Result_25_10_fu_1746_p4;
wire  signed [2:0] rhs_11_fu_1756_p1;
wire   [0:0] tmp_13_fu_1296_p3;
wire   [2:0] sub_ln1347_11_fu_1760_p2;
wire   [2:0] select_ln89_11_fu_1766_p3;
wire   [1:0] p_Result_25_11_fu_1778_p4;
wire  signed [2:0] rhs_12_fu_1788_p1;
wire   [0:0] tmp_14_fu_1304_p3;
wire   [2:0] sub_ln1347_12_fu_1792_p2;
wire   [2:0] select_ln89_12_fu_1798_p3;
wire   [1:0] p_Result_25_12_fu_1810_p4;
wire  signed [2:0] rhs_13_fu_1820_p1;
wire   [0:0] tmp_15_fu_1312_p3;
wire   [2:0] sub_ln1347_13_fu_1824_p2;
wire   [2:0] select_ln89_13_fu_1830_p3;
wire   [1:0] p_Result_25_13_fu_1842_p4;
wire  signed [2:0] rhs_14_fu_1852_p1;
wire   [0:0] tmp_16_fu_1320_p3;
wire   [2:0] sub_ln1347_14_fu_1856_p2;
wire   [2:0] select_ln89_14_fu_1862_p3;
wire   [1:0] p_Result_25_14_fu_1874_p4;
wire  signed [2:0] rhs_15_fu_1884_p1;
wire   [0:0] tmp_17_fu_1328_p3;
wire   [2:0] sub_ln1347_15_fu_1888_p2;
wire   [2:0] select_ln89_15_fu_1894_p3;
wire   [1:0] p_Result_25_15_fu_1906_p4;
wire  signed [2:0] rhs_16_fu_1916_p1;
wire   [0:0] tmp_18_fu_1336_p3;
wire   [2:0] sub_ln1347_16_fu_1920_p2;
wire   [2:0] select_ln89_16_fu_1926_p3;
wire   [1:0] p_Result_25_16_fu_1938_p4;
wire  signed [2:0] rhs_17_fu_1948_p1;
wire   [0:0] tmp_19_fu_1344_p3;
wire   [2:0] sub_ln1347_17_fu_1952_p2;
wire   [2:0] select_ln89_17_fu_1958_p3;
wire   [1:0] p_Result_25_17_fu_1970_p4;
wire  signed [2:0] rhs_18_fu_1980_p1;
wire   [0:0] tmp_20_fu_1352_p3;
wire   [2:0] sub_ln1347_18_fu_1984_p2;
wire   [2:0] select_ln89_18_fu_1990_p3;
wire   [1:0] p_Result_25_18_fu_2002_p4;
wire  signed [2:0] rhs_19_fu_2012_p1;
wire   [0:0] tmp_21_fu_1360_p3;
wire   [2:0] sub_ln1347_19_fu_2016_p2;
wire   [2:0] select_ln89_19_fu_2022_p3;
wire   [1:0] p_Result_25_19_fu_2034_p4;
wire  signed [2:0] rhs_20_fu_2044_p1;
wire   [0:0] tmp_22_fu_1368_p3;
wire   [2:0] sub_ln1347_20_fu_2048_p2;
wire   [2:0] select_ln89_20_fu_2054_p3;
wire   [1:0] p_Result_25_20_fu_2066_p4;
wire  signed [2:0] rhs_21_fu_2076_p1;
wire   [0:0] tmp_23_fu_1376_p3;
wire   [2:0] sub_ln1347_21_fu_2080_p2;
wire   [2:0] select_ln89_21_fu_2086_p3;
wire   [1:0] p_Result_25_21_fu_2098_p4;
wire  signed [2:0] rhs_22_fu_2108_p1;
wire   [0:0] tmp_24_fu_1384_p3;
wire   [2:0] sub_ln1347_22_fu_2112_p2;
wire   [2:0] select_ln89_22_fu_2118_p3;
wire   [1:0] p_Result_25_22_fu_2130_p4;
wire  signed [2:0] rhs_23_fu_2140_p1;
wire   [0:0] tmp_25_fu_1392_p3;
wire   [2:0] sub_ln1347_23_fu_2144_p2;
wire   [2:0] select_ln89_23_fu_2150_p3;
wire  signed [3:0] sext_ln674_21_fu_2094_p1;
wire  signed [3:0] sext_ln674_22_fu_2126_p1;
wire   [3:0] add_ln691_fu_2162_p2;
wire  signed [12:0] sext_ln691_1_fu_2168_p1;
wire   [12:0] select_ln271_fu_1204_p3;
wire  signed [3:0] sext_ln674_17_fu_1966_p1;
wire  signed [3:0] sext_ln674_19_fu_2030_p1;
wire   [3:0] add_ln691_2_fu_2178_p2;
wire  signed [3:0] sext_ln674_20_fu_2062_p1;
wire   [3:0] add_ln691_3_fu_2184_p2;
wire  signed [12:0] sext_ln691_2_fu_2190_p1;
wire   [12:0] add_ln691_1_fu_2172_p2;
wire  signed [3:0] sext_ln674_11_fu_1774_p1;
wire  signed [3:0] sext_ln674_13_fu_1838_p1;
wire   [3:0] add_ln691_5_fu_2200_p2;
wire  signed [3:0] sext_ln674_18_fu_1998_p1;
wire   [3:0] add_ln691_6_fu_2206_p2;
wire  signed [3:0] sext_ln674_14_fu_1870_p1;
wire  signed [3:0] sext_ln674_16_fu_1934_p1;
wire   [3:0] add_ln691_7_fu_2216_p2;
wire  signed [3:0] sext_ln674_12_fu_1806_p1;
wire   [3:0] add_ln691_8_fu_2222_p2;
wire  signed [4:0] sext_ln691_4_fu_2228_p1;
wire  signed [4:0] sext_ln691_3_fu_2212_p1;
wire   [4:0] add_ln691_9_fu_2232_p2;
wire  signed [12:0] sext_ln691_5_fu_2238_p1;
wire   [12:0] add_ln691_4_fu_2194_p2;
wire  signed [3:0] sext_ln674_1_fu_1454_p1;
wire  signed [3:0] sext_ln674_fu_1422_p1;
wire   [3:0] add_ln691_11_fu_2248_p2;
wire  signed [3:0] sext_ln674_15_fu_1902_p1;
wire   [3:0] add_ln691_12_fu_2254_p2;
wire  signed [3:0] sext_ln674_4_fu_1550_p1;
wire  signed [3:0] sext_ln674_3_fu_1518_p1;
wire   [3:0] add_ln691_13_fu_2264_p2;
wire  signed [3:0] sext_ln674_2_fu_1486_p1;
wire   [3:0] add_ln691_14_fu_2270_p2;
wire  signed [4:0] sext_ln691_7_fu_2276_p1;
wire  signed [4:0] sext_ln691_6_fu_2260_p1;
wire   [4:0] add_ln691_15_fu_2280_p2;
wire  signed [3:0] sext_ln674_7_fu_1646_p1;
wire  signed [3:0] sext_ln674_6_fu_1614_p1;
wire   [3:0] add_ln691_16_fu_2290_p2;
wire  signed [3:0] sext_ln674_5_fu_1582_p1;
wire   [3:0] add_ln691_17_fu_2296_p2;
wire  signed [3:0] sext_ln674_8_fu_1678_p1;
wire  signed [3:0] sext_ln674_10_fu_1742_p1;
wire   [3:0] add_ln691_18_fu_2306_p2;
wire  signed [3:0] sext_ln674_9_fu_1710_p1;
wire  signed [3:0] sext_ln691_fu_2158_p1;
wire   [3:0] add_ln691_19_fu_2316_p2;
wire  signed [4:0] sext_ln691_11_fu_2322_p1;
wire  signed [4:0] sext_ln691_10_fu_2312_p1;
wire   [4:0] add_ln691_20_fu_2326_p2;
wire  signed [4:0] sext_ln691_9_fu_2302_p1;
wire   [4:0] add_ln691_21_fu_2332_p2;
wire  signed [5:0] sext_ln691_12_fu_2338_p1;
wire  signed [5:0] sext_ln691_8_fu_2286_p1;
wire   [5:0] add_ln691_22_fu_2342_p2;
wire  signed [12:0] sext_ln691_13_fu_2348_p1;
wire   [12:0] add_ln691_10_fu_2242_p2;
wire   [31:0] nf_fu_2389_p2;
wire   [0:0] icmp_ln301_fu_2395_p2;
wire  signed [12:0] sext_ln890_fu_2414_p1;
wire   [0:0] result_V_fu_2418_p2;
wire   [0:0] icmp_ln890_fu_2431_p2;
wire   [0:0] xor_ln890_fu_2436_p2;
wire   [1:0] select_ln183_fu_2423_p3;
wire   [1:0] zext_ln691_fu_2442_p1;
wire   [1:0] result_V_2_fu_2446_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_4_Matrix_Vector_Activate_Stream_Batch_1152u_256u_24u_1u_Slice_Slice_ap_int_2_2ubkb #(
    .DataWidth( 12 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
threshs_m_thresholds_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_0_address0),
    .ce0(threshs_m_thresholds_V_0_0_ce0),
    .q0(threshs_m_thresholds_V_0_0_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Activate_Stream_Batch_1152u_256u_24u_1u_Slice_Slice_ap_int_2_2ucud #(
    .DataWidth( 13 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
threshs_m_thresholds_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_1_address0),
    .ce0(threshs_m_thresholds_V_0_1_ce0),
    .q0(threshs_m_thresholds_V_0_1_q0)
);

StreamingFCLayer_Batch_4_mux_486_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 48 ),
    .din2_WIDTH( 48 ),
    .din3_WIDTH( 48 ),
    .din4_WIDTH( 48 ),
    .din5_WIDTH( 48 ),
    .din6_WIDTH( 48 ),
    .din7_WIDTH( 48 ),
    .din8_WIDTH( 48 ),
    .din9_WIDTH( 48 ),
    .din10_WIDTH( 48 ),
    .din11_WIDTH( 48 ),
    .din12_WIDTH( 48 ),
    .din13_WIDTH( 48 ),
    .din14_WIDTH( 48 ),
    .din15_WIDTH( 48 ),
    .din16_WIDTH( 48 ),
    .din17_WIDTH( 48 ),
    .din18_WIDTH( 48 ),
    .din19_WIDTH( 48 ),
    .din20_WIDTH( 48 ),
    .din21_WIDTH( 48 ),
    .din22_WIDTH( 48 ),
    .din23_WIDTH( 48 ),
    .din24_WIDTH( 48 ),
    .din25_WIDTH( 48 ),
    .din26_WIDTH( 48 ),
    .din27_WIDTH( 48 ),
    .din28_WIDTH( 48 ),
    .din29_WIDTH( 48 ),
    .din30_WIDTH( 48 ),
    .din31_WIDTH( 48 ),
    .din32_WIDTH( 48 ),
    .din33_WIDTH( 48 ),
    .din34_WIDTH( 48 ),
    .din35_WIDTH( 48 ),
    .din36_WIDTH( 48 ),
    .din37_WIDTH( 48 ),
    .din38_WIDTH( 48 ),
    .din39_WIDTH( 48 ),
    .din40_WIDTH( 48 ),
    .din41_WIDTH( 48 ),
    .din42_WIDTH( 48 ),
    .din43_WIDTH( 48 ),
    .din44_WIDTH( 48 ),
    .din45_WIDTH( 48 ),
    .din46_WIDTH( 48 ),
    .din47_WIDTH( 48 ),
    .din48_WIDTH( 6 ),
    .dout_WIDTH( 48 ))
mux_486_48_1_1_U1(
    .din0(inputBuf_V_47_fu_260),
    .din1(inputBuf_V_47_1_fu_264),
    .din2(inputBuf_V_47_2_fu_268),
    .din3(inputBuf_V_47_3_fu_272),
    .din4(inputBuf_V_47_4_fu_276),
    .din5(inputBuf_V_47_5_fu_280),
    .din6(inputBuf_V_47_6_fu_284),
    .din7(inputBuf_V_47_7_fu_288),
    .din8(inputBuf_V_47_8_fu_292),
    .din9(inputBuf_V_47_9_fu_296),
    .din10(inputBuf_V_47_10_fu_300),
    .din11(inputBuf_V_47_11_fu_304),
    .din12(inputBuf_V_47_12_fu_308),
    .din13(inputBuf_V_47_13_fu_312),
    .din14(inputBuf_V_47_14_fu_316),
    .din15(inputBuf_V_47_15_fu_320),
    .din16(inputBuf_V_47_16_fu_324),
    .din17(inputBuf_V_47_17_fu_328),
    .din18(inputBuf_V_47_18_fu_332),
    .din19(inputBuf_V_47_19_fu_336),
    .din20(inputBuf_V_47_20_fu_340),
    .din21(inputBuf_V_47_21_fu_344),
    .din22(inputBuf_V_47_22_fu_348),
    .din23(inputBuf_V_47_23_fu_352),
    .din24(inputBuf_V_47_24_fu_356),
    .din25(inputBuf_V_47_25_fu_360),
    .din26(inputBuf_V_47_26_fu_364),
    .din27(inputBuf_V_47_27_fu_368),
    .din28(inputBuf_V_47_28_fu_372),
    .din29(inputBuf_V_47_29_fu_376),
    .din30(inputBuf_V_47_30_fu_380),
    .din31(inputBuf_V_47_31_fu_384),
    .din32(inputBuf_V_47_32_fu_388),
    .din33(inputBuf_V_47_33_fu_392),
    .din34(inputBuf_V_47_34_fu_396),
    .din35(inputBuf_V_47_35_fu_400),
    .din36(inputBuf_V_47_36_fu_404),
    .din37(inputBuf_V_47_37_fu_408),
    .din38(inputBuf_V_47_38_fu_412),
    .din39(inputBuf_V_47_39_fu_416),
    .din40(inputBuf_V_47_40_fu_420),
    .din41(inputBuf_V_47_41_fu_424),
    .din42(inputBuf_V_47_42_fu_428),
    .din43(inputBuf_V_47_43_fu_432),
    .din44(inputBuf_V_47_44_fu_436),
    .din45(inputBuf_V_47_45_fu_440),
    .din46(inputBuf_V_47_46_fu_444),
    .din47(inputBuf_V_47_47_fu_448),
    .din48(tmp_fu_845_p49),
    .dout(tmp_fu_845_p50)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_501 <= i_1_fu_673_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_501 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_1_fu_452 <= 32'd0;
    end else if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_2364_p2 == 1'd1))) begin
        nf_1_fu_452 <= nf_2_fu_2401_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_2364_p2 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_fu_256 <= 32'd0;
    end else if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_2364_p2 == 1'd0))) begin
        sf_fu_256 <= sf_1_fu_2358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_1_fu_252 <= accu_V_0_0_fu_2352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_reg_2784 <= accu_V_0_0_fu_2352_p2;
        icmp_ln289_reg_2790 <= icmp_ln289_fu_2364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd10))) begin
        inputBuf_V_47_10_fu_300 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd11))) begin
        inputBuf_V_47_11_fu_304 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd12))) begin
        inputBuf_V_47_12_fu_308 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd13))) begin
        inputBuf_V_47_13_fu_312 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd14))) begin
        inputBuf_V_47_14_fu_316 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd15))) begin
        inputBuf_V_47_15_fu_320 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd16))) begin
        inputBuf_V_47_16_fu_324 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd17))) begin
        inputBuf_V_47_17_fu_328 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd18))) begin
        inputBuf_V_47_18_fu_332 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd19))) begin
        inputBuf_V_47_19_fu_336 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd1))) begin
        inputBuf_V_47_1_fu_264 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd20))) begin
        inputBuf_V_47_20_fu_340 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd21))) begin
        inputBuf_V_47_21_fu_344 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd22))) begin
        inputBuf_V_47_22_fu_348 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd23))) begin
        inputBuf_V_47_23_fu_352 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd24))) begin
        inputBuf_V_47_24_fu_356 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd25))) begin
        inputBuf_V_47_25_fu_360 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd26))) begin
        inputBuf_V_47_26_fu_364 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd27))) begin
        inputBuf_V_47_27_fu_368 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd28))) begin
        inputBuf_V_47_28_fu_372 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd29))) begin
        inputBuf_V_47_29_fu_376 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd2))) begin
        inputBuf_V_47_2_fu_268 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd30))) begin
        inputBuf_V_47_30_fu_380 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd31))) begin
        inputBuf_V_47_31_fu_384 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd32))) begin
        inputBuf_V_47_32_fu_388 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd33))) begin
        inputBuf_V_47_33_fu_392 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd34))) begin
        inputBuf_V_47_34_fu_396 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd35))) begin
        inputBuf_V_47_35_fu_400 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd36))) begin
        inputBuf_V_47_36_fu_404 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd37))) begin
        inputBuf_V_47_37_fu_408 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd38))) begin
        inputBuf_V_47_38_fu_412 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd39))) begin
        inputBuf_V_47_39_fu_416 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd3))) begin
        inputBuf_V_47_3_fu_272 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd40))) begin
        inputBuf_V_47_40_fu_420 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd41))) begin
        inputBuf_V_47_41_fu_424 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd42))) begin
        inputBuf_V_47_42_fu_428 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd43))) begin
        inputBuf_V_47_43_fu_432 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd44))) begin
        inputBuf_V_47_44_fu_436 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd45))) begin
        inputBuf_V_47_45_fu_440 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd46))) begin
        inputBuf_V_47_46_fu_444 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln256_fu_948_p1 == 6'd46) & ~(trunc_ln256_fu_948_p1 == 6'd45) & ~(trunc_ln256_fu_948_p1 == 6'd44) & ~(trunc_ln256_fu_948_p1 == 6'd43) & ~(trunc_ln256_fu_948_p1 == 6'd42) & ~(trunc_ln256_fu_948_p1 == 6'd41) & ~(trunc_ln256_fu_948_p1 == 6'd40) & ~(trunc_ln256_fu_948_p1 == 6'd39) & ~(trunc_ln256_fu_948_p1 == 6'd38) & ~(trunc_ln256_fu_948_p1 == 6'd37) & ~(trunc_ln256_fu_948_p1 == 6'd36) & ~(trunc_ln256_fu_948_p1 == 6'd35) & ~(trunc_ln256_fu_948_p1 == 6'd34) & ~(trunc_ln256_fu_948_p1 == 6'd33) & ~(trunc_ln256_fu_948_p1 == 6'd32) & ~(trunc_ln256_fu_948_p1 == 6'd31) & ~(trunc_ln256_fu_948_p1 == 6'd30) & ~(trunc_ln256_fu_948_p1 == 6'd29) & ~(trunc_ln256_fu_948_p1 == 6'd28) & ~(trunc_ln256_fu_948_p1 == 6'd27) & ~(trunc_ln256_fu_948_p1 == 6'd26) & ~(trunc_ln256_fu_948_p1 == 6'd25) & ~(trunc_ln256_fu_948_p1 == 6'd24) & ~(trunc_ln256_fu_948_p1 == 6'd23) & ~(trunc_ln256_fu_948_p1 == 6'd22) & ~(trunc_ln256_fu_948_p1 == 6'd21) & ~(trunc_ln256_fu_948_p1 == 6'd20) & ~(trunc_ln256_fu_948_p1 == 6'd19) & ~(trunc_ln256_fu_948_p1 == 6'd18) & ~(trunc_ln256_fu_948_p1 == 6'd17) & ~(trunc_ln256_fu_948_p1 == 6'd16) & ~(trunc_ln256_fu_948_p1 == 6'd15) & ~(trunc_ln256_fu_948_p1 == 6'd14) & ~(trunc_ln256_fu_948_p1 == 6'd13) & ~(trunc_ln256_fu_948_p1 == 6'd12) & ~(trunc_ln256_fu_948_p1 == 6'd11) & ~(trunc_ln256_fu_948_p1 == 6'd10) & ~(trunc_ln256_fu_948_p1 == 6'd9) & ~(trunc_ln256_fu_948_p1 == 6'd8) & ~(trunc_ln256_fu_948_p1 == 6'd7) & ~(trunc_ln256_fu_948_p1 == 6'd6) & ~(trunc_ln256_fu_948_p1 == 6'd5) & ~(trunc_ln256_fu_948_p1 == 6'd4) & ~(trunc_ln256_fu_948_p1 == 6'd3) & ~(trunc_ln256_fu_948_p1 == 6'd2) & ~(trunc_ln256_fu_948_p1 == 6'd1) & ~(trunc_ln256_fu_948_p1 == 6'd0) & (icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_V_47_47_fu_448 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd4))) begin
        inputBuf_V_47_4_fu_276 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd5))) begin
        inputBuf_V_47_5_fu_280 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd6))) begin
        inputBuf_V_47_6_fu_284 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd7))) begin
        inputBuf_V_47_7_fu_288 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd8))) begin
        inputBuf_V_47_8_fu_292 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd9))) begin
        inputBuf_V_47_9_fu_296 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_948_p1 == 6'd0))) begin
        inputBuf_V_47_fu_260 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_679_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_688_p2 == 1'd0) & (icmp_ln248_fu_679_p2 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_515_p98 = tmp_fu_845_p50;
    end else if ((((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd46)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd45)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd44)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd43)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd42)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd41)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd40)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd39)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd38)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd37)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd36)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd35)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd34)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd33)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd32)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd31)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd30)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd29)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd28)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd27)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd26)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd25)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd24)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd23)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd22)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd21)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd20)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd19)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd18)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd17)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd16)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd15)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd14)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd13)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd12)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd11)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd10)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd9)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd8)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd7)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd6)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd5)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd4)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd3)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd2)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd1)) | ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (trunc_ln256_fu_948_p1 == 6'd0)) | (~(trunc_ln256_fu_948_p1 == 6'd46) & ~(trunc_ln256_fu_948_p1 == 6'd45) & ~(trunc_ln256_fu_948_p1 == 6'd44) & ~(trunc_ln256_fu_948_p1 == 6'd43) & ~(trunc_ln256_fu_948_p1 == 6'd42) & ~(trunc_ln256_fu_948_p1 == 6'd41) & ~(trunc_ln256_fu_948_p1 == 6'd40) & ~(trunc_ln256_fu_948_p1 == 6'd39) & ~(trunc_ln256_fu_948_p1 == 6'd38) & ~(trunc_ln256_fu_948_p1 == 6'd37) & ~(trunc_ln256_fu_948_p1 == 6'd36) & ~(trunc_ln256_fu_948_p1 == 6'd35) & ~(trunc_ln256_fu_948_p1 == 6'd34) & ~(trunc_ln256_fu_948_p1 == 6'd33) & ~(trunc_ln256_fu_948_p1 == 6'd32) & ~(trunc_ln256_fu_948_p1 == 6'd31) & ~(trunc_ln256_fu_948_p1 == 6'd30) & ~(trunc_ln256_fu_948_p1 == 6'd29) & ~(trunc_ln256_fu_948_p1 == 6'd28) & ~(trunc_ln256_fu_948_p1 == 6'd27) & ~(trunc_ln256_fu_948_p1 == 6'd26) & ~(trunc_ln256_fu_948_p1 == 6'd25) & ~(trunc_ln256_fu_948_p1 == 6'd24) & ~(trunc_ln256_fu_948_p1 == 6'd23) & ~(trunc_ln256_fu_948_p1 == 6'd22) & ~(trunc_ln256_fu_948_p1 == 6'd21) & ~(trunc_ln256_fu_948_p1 == 6'd20) & ~(trunc_ln256_fu_948_p1 == 6'd19) & ~(trunc_ln256_fu_948_p1 == 6'd18) & ~(trunc_ln256_fu_948_p1 == 6'd17) & ~(trunc_ln256_fu_948_p1 == 6'd16) & ~(trunc_ln256_fu_948_p1 == 6'd15) & ~(trunc_ln256_fu_948_p1 == 6'd14) & ~(trunc_ln256_fu_948_p1 == 6'd13) & ~(trunc_ln256_fu_948_p1 == 6'd12) & ~(trunc_ln256_fu_948_p1 == 6'd11) & ~(trunc_ln256_fu_948_p1 == 6'd10) & ~(trunc_ln256_fu_948_p1 == 6'd9) & ~(trunc_ln256_fu_948_p1 == 6'd8) & ~(trunc_ln256_fu_948_p1 == 6'd7) & ~(trunc_ln256_fu_948_p1 == 6'd6) & ~(trunc_ln256_fu_948_p1 == 6'd5) & ~(trunc_ln256_fu_948_p1 == 6'd4) & ~(trunc_ln256_fu_948_p1 == 6'd3) & ~(trunc_ln256_fu_948_p1 == 6'd2) & ~(trunc_ln256_fu_948_p1 == 6'd1) & ~(trunc_ln256_fu_948_p1 == 6'd0) & (icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0)))) begin
        ap_phi_mux_inElem_phi_fu_515_p98 = in0_V_TDATA;
    end else begin
        ap_phi_mux_inElem_phi_fu_515_p98 = ap_phi_reg_pp0_iter0_inElem_reg_512;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op124_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2790 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2790 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_679_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_679_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_679_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_2352_p2 = ($signed(sext_ln691_13_fu_2348_p1) + $signed(add_ln691_10_fu_2242_p2));

assign add_ln691_10_fu_2242_p2 = ($signed(sext_ln691_5_fu_2238_p1) + $signed(add_ln691_4_fu_2194_p2));

assign add_ln691_11_fu_2248_p2 = ($signed(sext_ln674_1_fu_1454_p1) + $signed(sext_ln674_fu_1422_p1));

assign add_ln691_12_fu_2254_p2 = ($signed(add_ln691_11_fu_2248_p2) + $signed(sext_ln674_15_fu_1902_p1));

assign add_ln691_13_fu_2264_p2 = ($signed(sext_ln674_4_fu_1550_p1) + $signed(sext_ln674_3_fu_1518_p1));

assign add_ln691_14_fu_2270_p2 = ($signed(add_ln691_13_fu_2264_p2) + $signed(sext_ln674_2_fu_1486_p1));

assign add_ln691_15_fu_2280_p2 = ($signed(sext_ln691_7_fu_2276_p1) + $signed(sext_ln691_6_fu_2260_p1));

assign add_ln691_16_fu_2290_p2 = ($signed(sext_ln674_7_fu_1646_p1) + $signed(sext_ln674_6_fu_1614_p1));

assign add_ln691_17_fu_2296_p2 = ($signed(add_ln691_16_fu_2290_p2) + $signed(sext_ln674_5_fu_1582_p1));

assign add_ln691_18_fu_2306_p2 = ($signed(sext_ln674_8_fu_1678_p1) + $signed(sext_ln674_10_fu_1742_p1));

assign add_ln691_19_fu_2316_p2 = ($signed(sext_ln674_9_fu_1710_p1) + $signed(sext_ln691_fu_2158_p1));

assign add_ln691_1_fu_2172_p2 = ($signed(sext_ln691_1_fu_2168_p1) + $signed(select_ln271_fu_1204_p3));

assign add_ln691_20_fu_2326_p2 = ($signed(sext_ln691_11_fu_2322_p1) + $signed(sext_ln691_10_fu_2312_p1));

assign add_ln691_21_fu_2332_p2 = ($signed(add_ln691_20_fu_2326_p2) + $signed(sext_ln691_9_fu_2302_p1));

assign add_ln691_22_fu_2342_p2 = ($signed(sext_ln691_12_fu_2338_p1) + $signed(sext_ln691_8_fu_2286_p1));

assign add_ln691_2_fu_2178_p2 = ($signed(sext_ln674_17_fu_1966_p1) + $signed(sext_ln674_19_fu_2030_p1));

assign add_ln691_3_fu_2184_p2 = ($signed(add_ln691_2_fu_2178_p2) + $signed(sext_ln674_20_fu_2062_p1));

assign add_ln691_4_fu_2194_p2 = ($signed(sext_ln691_2_fu_2190_p1) + $signed(add_ln691_1_fu_2172_p2));

assign add_ln691_5_fu_2200_p2 = ($signed(sext_ln674_11_fu_1774_p1) + $signed(sext_ln674_13_fu_1838_p1));

assign add_ln691_6_fu_2206_p2 = ($signed(add_ln691_5_fu_2200_p2) + $signed(sext_ln674_18_fu_1998_p1));

assign add_ln691_7_fu_2216_p2 = ($signed(sext_ln674_14_fu_1870_p1) + $signed(sext_ln674_16_fu_1934_p1));

assign add_ln691_8_fu_2222_p2 = ($signed(add_ln691_7_fu_2216_p2) + $signed(sext_ln674_12_fu_1806_p1));

assign add_ln691_9_fu_2232_p2 = ($signed(sext_ln691_4_fu_2228_p1) + $signed(sext_ln691_3_fu_2212_p1));

assign add_ln691_fu_2162_p2 = ($signed(sext_ln674_21_fu_2094_p1) + $signed(sext_ln674_22_fu_2126_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln289_reg_2790 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (out_V_TREADY == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op124_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_679_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_2790 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op124_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_679_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_2790 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op124_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_679_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((ap_predicate_op124_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_679_p2 == 1'd0) & (weights_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_2790 == 1'd1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln289_reg_2790 == 1'd1) & (out_V_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_512 = 'bx;

always @ (*) begin
    ap_predicate_op124_read_state2 = ((icmp_ln252_fu_688_p2 == 1'd1) & (icmp_ln248_fu_679_p2 == 1'd0));
end

assign i_1_fu_673_p2 = (i_reg_501 + 22'd1);

assign icmp_ln248_fu_679_p2 = ((i_reg_501 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_688_p2 = ((nf_1_fu_452 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1198_p2 = ((sf_fu_256 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2364_p2 = ((sf_1_fu_2358_p2 == 32'd48) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_2395_p2 = ((nf_fu_2389_p2 == 32'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_2431_p2 = (($signed(accu_V_0_0_reg_2784) < $signed(threshs_m_thresholds_V_0_1_q0)) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_2383_p1 = nf_1_fu_452;

assign nf_2_fu_2401_p3 = ((icmp_ln301_fu_2395_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_2389_p2);

assign nf_fu_2389_p2 = (nf_1_fu_452 + 32'd1);

assign out_V_TDATA = result_V_2_fu_2446_p2;

assign p_Result_25_10_fu_1746_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[23:22]}};

assign p_Result_25_11_fu_1778_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[25:24]}};

assign p_Result_25_12_fu_1810_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[27:26]}};

assign p_Result_25_13_fu_1842_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[29:28]}};

assign p_Result_25_14_fu_1874_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[31:30]}};

assign p_Result_25_15_fu_1906_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[33:32]}};

assign p_Result_25_16_fu_1938_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[35:34]}};

assign p_Result_25_17_fu_1970_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[37:36]}};

assign p_Result_25_18_fu_2002_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[39:38]}};

assign p_Result_25_19_fu_2034_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[41:40]}};

assign p_Result_25_1_fu_1426_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[3:2]}};

assign p_Result_25_20_fu_2066_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[43:42]}};

assign p_Result_25_21_fu_2098_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[45:44]}};

assign p_Result_25_22_fu_2130_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[47:46]}};

assign p_Result_25_2_fu_1458_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[5:4]}};

assign p_Result_25_3_fu_1490_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[7:6]}};

assign p_Result_25_4_fu_1522_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[9:8]}};

assign p_Result_25_5_fu_1554_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[11:10]}};

assign p_Result_25_6_fu_1586_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[13:12]}};

assign p_Result_25_7_fu_1618_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[15:14]}};

assign p_Result_25_8_fu_1650_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[17:16]}};

assign p_Result_25_9_fu_1682_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[19:18]}};

assign p_Result_25_s_fu_1714_p4 = {{ap_phi_mux_inElem_phi_fu_515_p98[21:20]}};

assign result_V_2_fu_2446_p2 = (select_ln183_fu_2423_p3 + zext_ln691_fu_2442_p1);

assign result_V_fu_2418_p2 = (($signed(sext_ln890_fu_2414_p1) > $signed(accu_V_0_0_reg_2784)) ? 1'b1 : 1'b0);

assign rhs_0_fu_1404_p1 = $signed(trunc_ln674_1_fu_1400_p1);

assign rhs_10_fu_1724_p1 = $signed(p_Result_25_s_fu_1714_p4);

assign rhs_11_fu_1756_p1 = $signed(p_Result_25_10_fu_1746_p4);

assign rhs_12_fu_1788_p1 = $signed(p_Result_25_11_fu_1778_p4);

assign rhs_13_fu_1820_p1 = $signed(p_Result_25_12_fu_1810_p4);

assign rhs_14_fu_1852_p1 = $signed(p_Result_25_13_fu_1842_p4);

assign rhs_15_fu_1884_p1 = $signed(p_Result_25_14_fu_1874_p4);

assign rhs_16_fu_1916_p1 = $signed(p_Result_25_15_fu_1906_p4);

assign rhs_17_fu_1948_p1 = $signed(p_Result_25_16_fu_1938_p4);

assign rhs_18_fu_1980_p1 = $signed(p_Result_25_17_fu_1970_p4);

assign rhs_19_fu_2012_p1 = $signed(p_Result_25_18_fu_2002_p4);

assign rhs_1_fu_1436_p1 = $signed(p_Result_25_1_fu_1426_p4);

assign rhs_20_fu_2044_p1 = $signed(p_Result_25_19_fu_2034_p4);

assign rhs_21_fu_2076_p1 = $signed(p_Result_25_20_fu_2066_p4);

assign rhs_22_fu_2108_p1 = $signed(p_Result_25_21_fu_2098_p4);

assign rhs_23_fu_2140_p1 = $signed(p_Result_25_22_fu_2130_p4);

assign rhs_2_fu_1468_p1 = $signed(p_Result_25_2_fu_1458_p4);

assign rhs_3_fu_1500_p1 = $signed(p_Result_25_3_fu_1490_p4);

assign rhs_4_fu_1532_p1 = $signed(p_Result_25_4_fu_1522_p4);

assign rhs_5_fu_1564_p1 = $signed(p_Result_25_5_fu_1554_p4);

assign rhs_6_fu_1596_p1 = $signed(p_Result_25_6_fu_1586_p4);

assign rhs_7_fu_1628_p1 = $signed(p_Result_25_7_fu_1618_p4);

assign rhs_8_fu_1660_p1 = $signed(p_Result_25_8_fu_1650_p4);

assign rhs_9_fu_1692_p1 = $signed(p_Result_25_9_fu_1682_p4);

assign select_ln183_fu_2423_p3 = ((result_V_fu_2418_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln271_fu_1204_p3 = ((icmp_ln271_fu_1198_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_0_1_fu_252);

assign select_ln89_10_fu_1734_p3 = ((tmp_12_fu_1288_p3[0:0] == 1'b1) ? rhs_10_fu_1724_p1 : sub_ln1347_10_fu_1728_p2);

assign select_ln89_11_fu_1766_p3 = ((tmp_13_fu_1296_p3[0:0] == 1'b1) ? rhs_11_fu_1756_p1 : sub_ln1347_11_fu_1760_p2);

assign select_ln89_12_fu_1798_p3 = ((tmp_14_fu_1304_p3[0:0] == 1'b1) ? rhs_12_fu_1788_p1 : sub_ln1347_12_fu_1792_p2);

assign select_ln89_13_fu_1830_p3 = ((tmp_15_fu_1312_p3[0:0] == 1'b1) ? rhs_13_fu_1820_p1 : sub_ln1347_13_fu_1824_p2);

assign select_ln89_14_fu_1862_p3 = ((tmp_16_fu_1320_p3[0:0] == 1'b1) ? rhs_14_fu_1852_p1 : sub_ln1347_14_fu_1856_p2);

assign select_ln89_15_fu_1894_p3 = ((tmp_17_fu_1328_p3[0:0] == 1'b1) ? rhs_15_fu_1884_p1 : sub_ln1347_15_fu_1888_p2);

assign select_ln89_16_fu_1926_p3 = ((tmp_18_fu_1336_p3[0:0] == 1'b1) ? rhs_16_fu_1916_p1 : sub_ln1347_16_fu_1920_p2);

assign select_ln89_17_fu_1958_p3 = ((tmp_19_fu_1344_p3[0:0] == 1'b1) ? rhs_17_fu_1948_p1 : sub_ln1347_17_fu_1952_p2);

assign select_ln89_18_fu_1990_p3 = ((tmp_20_fu_1352_p3[0:0] == 1'b1) ? rhs_18_fu_1980_p1 : sub_ln1347_18_fu_1984_p2);

assign select_ln89_19_fu_2022_p3 = ((tmp_21_fu_1360_p3[0:0] == 1'b1) ? rhs_19_fu_2012_p1 : sub_ln1347_19_fu_2016_p2);

assign select_ln89_1_fu_1446_p3 = ((tmp_3_fu_1216_p3[0:0] == 1'b1) ? rhs_1_fu_1436_p1 : sub_ln1347_1_fu_1440_p2);

assign select_ln89_20_fu_2054_p3 = ((tmp_22_fu_1368_p3[0:0] == 1'b1) ? rhs_20_fu_2044_p1 : sub_ln1347_20_fu_2048_p2);

assign select_ln89_21_fu_2086_p3 = ((tmp_23_fu_1376_p3[0:0] == 1'b1) ? rhs_21_fu_2076_p1 : sub_ln1347_21_fu_2080_p2);

assign select_ln89_22_fu_2118_p3 = ((tmp_24_fu_1384_p3[0:0] == 1'b1) ? rhs_22_fu_2108_p1 : sub_ln1347_22_fu_2112_p2);

assign select_ln89_23_fu_2150_p3 = ((tmp_25_fu_1392_p3[0:0] == 1'b1) ? rhs_23_fu_2140_p1 : sub_ln1347_23_fu_2144_p2);

assign select_ln89_2_fu_1478_p3 = ((tmp_4_fu_1224_p3[0:0] == 1'b1) ? rhs_2_fu_1468_p1 : sub_ln1347_2_fu_1472_p2);

assign select_ln89_3_fu_1510_p3 = ((tmp_5_fu_1232_p3[0:0] == 1'b1) ? rhs_3_fu_1500_p1 : sub_ln1347_3_fu_1504_p2);

assign select_ln89_4_fu_1542_p3 = ((tmp_6_fu_1240_p3[0:0] == 1'b1) ? rhs_4_fu_1532_p1 : sub_ln1347_4_fu_1536_p2);

assign select_ln89_5_fu_1574_p3 = ((tmp_7_fu_1248_p3[0:0] == 1'b1) ? rhs_5_fu_1564_p1 : sub_ln1347_5_fu_1568_p2);

assign select_ln89_6_fu_1606_p3 = ((tmp_8_fu_1256_p3[0:0] == 1'b1) ? rhs_6_fu_1596_p1 : sub_ln1347_6_fu_1600_p2);

assign select_ln89_7_fu_1638_p3 = ((tmp_9_fu_1264_p3[0:0] == 1'b1) ? rhs_7_fu_1628_p1 : sub_ln1347_7_fu_1632_p2);

assign select_ln89_8_fu_1670_p3 = ((tmp_10_fu_1272_p3[0:0] == 1'b1) ? rhs_8_fu_1660_p1 : sub_ln1347_8_fu_1664_p2);

assign select_ln89_9_fu_1702_p3 = ((tmp_11_fu_1280_p3[0:0] == 1'b1) ? rhs_9_fu_1692_p1 : sub_ln1347_9_fu_1696_p2);

assign select_ln89_fu_1414_p3 = ((trunc_ln674_fu_1212_p1[0:0] == 1'b1) ? rhs_0_fu_1404_p1 : sub_ln1347_fu_1408_p2);

assign sext_ln674_10_fu_1742_p1 = $signed(select_ln89_10_fu_1734_p3);

assign sext_ln674_11_fu_1774_p1 = $signed(select_ln89_11_fu_1766_p3);

assign sext_ln674_12_fu_1806_p1 = $signed(select_ln89_12_fu_1798_p3);

assign sext_ln674_13_fu_1838_p1 = $signed(select_ln89_13_fu_1830_p3);

assign sext_ln674_14_fu_1870_p1 = $signed(select_ln89_14_fu_1862_p3);

assign sext_ln674_15_fu_1902_p1 = $signed(select_ln89_15_fu_1894_p3);

assign sext_ln674_16_fu_1934_p1 = $signed(select_ln89_16_fu_1926_p3);

assign sext_ln674_17_fu_1966_p1 = $signed(select_ln89_17_fu_1958_p3);

assign sext_ln674_18_fu_1998_p1 = $signed(select_ln89_18_fu_1990_p3);

assign sext_ln674_19_fu_2030_p1 = $signed(select_ln89_19_fu_2022_p3);

assign sext_ln674_1_fu_1454_p1 = $signed(select_ln89_1_fu_1446_p3);

assign sext_ln674_20_fu_2062_p1 = $signed(select_ln89_20_fu_2054_p3);

assign sext_ln674_21_fu_2094_p1 = $signed(select_ln89_21_fu_2086_p3);

assign sext_ln674_22_fu_2126_p1 = $signed(select_ln89_22_fu_2118_p3);

assign sext_ln674_2_fu_1486_p1 = $signed(select_ln89_2_fu_1478_p3);

assign sext_ln674_3_fu_1518_p1 = $signed(select_ln89_3_fu_1510_p3);

assign sext_ln674_4_fu_1550_p1 = $signed(select_ln89_4_fu_1542_p3);

assign sext_ln674_5_fu_1582_p1 = $signed(select_ln89_5_fu_1574_p3);

assign sext_ln674_6_fu_1614_p1 = $signed(select_ln89_6_fu_1606_p3);

assign sext_ln674_7_fu_1646_p1 = $signed(select_ln89_7_fu_1638_p3);

assign sext_ln674_8_fu_1678_p1 = $signed(select_ln89_8_fu_1670_p3);

assign sext_ln674_9_fu_1710_p1 = $signed(select_ln89_9_fu_1702_p3);

assign sext_ln674_fu_1422_p1 = $signed(select_ln89_fu_1414_p3);

assign sext_ln691_10_fu_2312_p1 = $signed(add_ln691_18_fu_2306_p2);

assign sext_ln691_11_fu_2322_p1 = $signed(add_ln691_19_fu_2316_p2);

assign sext_ln691_12_fu_2338_p1 = $signed(add_ln691_21_fu_2332_p2);

assign sext_ln691_13_fu_2348_p1 = $signed(add_ln691_22_fu_2342_p2);

assign sext_ln691_1_fu_2168_p1 = $signed(add_ln691_fu_2162_p2);

assign sext_ln691_2_fu_2190_p1 = $signed(add_ln691_3_fu_2184_p2);

assign sext_ln691_3_fu_2212_p1 = $signed(add_ln691_6_fu_2206_p2);

assign sext_ln691_4_fu_2228_p1 = $signed(add_ln691_8_fu_2222_p2);

assign sext_ln691_5_fu_2238_p1 = $signed(add_ln691_9_fu_2232_p2);

assign sext_ln691_6_fu_2260_p1 = $signed(add_ln691_12_fu_2254_p2);

assign sext_ln691_7_fu_2276_p1 = $signed(add_ln691_14_fu_2270_p2);

assign sext_ln691_8_fu_2286_p1 = $signed(add_ln691_15_fu_2280_p2);

assign sext_ln691_9_fu_2302_p1 = $signed(add_ln691_17_fu_2296_p2);

assign sext_ln691_fu_2158_p1 = $signed(select_ln89_23_fu_2150_p3);

assign sext_ln890_fu_2414_p1 = $signed(threshs_m_thresholds_V_0_0_q0);

assign sf_1_fu_2358_p2 = (sf_fu_256 + 32'd1);

assign sub_ln1347_10_fu_1728_p2 = ($signed(3'd0) - $signed(rhs_10_fu_1724_p1));

assign sub_ln1347_11_fu_1760_p2 = ($signed(3'd0) - $signed(rhs_11_fu_1756_p1));

assign sub_ln1347_12_fu_1792_p2 = ($signed(3'd0) - $signed(rhs_12_fu_1788_p1));

assign sub_ln1347_13_fu_1824_p2 = ($signed(3'd0) - $signed(rhs_13_fu_1820_p1));

assign sub_ln1347_14_fu_1856_p2 = ($signed(3'd0) - $signed(rhs_14_fu_1852_p1));

assign sub_ln1347_15_fu_1888_p2 = ($signed(3'd0) - $signed(rhs_15_fu_1884_p1));

assign sub_ln1347_16_fu_1920_p2 = ($signed(3'd0) - $signed(rhs_16_fu_1916_p1));

assign sub_ln1347_17_fu_1952_p2 = ($signed(3'd0) - $signed(rhs_17_fu_1948_p1));

assign sub_ln1347_18_fu_1984_p2 = ($signed(3'd0) - $signed(rhs_18_fu_1980_p1));

assign sub_ln1347_19_fu_2016_p2 = ($signed(3'd0) - $signed(rhs_19_fu_2012_p1));

assign sub_ln1347_1_fu_1440_p2 = ($signed(3'd0) - $signed(rhs_1_fu_1436_p1));

assign sub_ln1347_20_fu_2048_p2 = ($signed(3'd0) - $signed(rhs_20_fu_2044_p1));

assign sub_ln1347_21_fu_2080_p2 = ($signed(3'd0) - $signed(rhs_21_fu_2076_p1));

assign sub_ln1347_22_fu_2112_p2 = ($signed(3'd0) - $signed(rhs_22_fu_2108_p1));

assign sub_ln1347_23_fu_2144_p2 = ($signed(3'd0) - $signed(rhs_23_fu_2140_p1));

assign sub_ln1347_2_fu_1472_p2 = ($signed(3'd0) - $signed(rhs_2_fu_1468_p1));

assign sub_ln1347_3_fu_1504_p2 = ($signed(3'd0) - $signed(rhs_3_fu_1500_p1));

assign sub_ln1347_4_fu_1536_p2 = ($signed(3'd0) - $signed(rhs_4_fu_1532_p1));

assign sub_ln1347_5_fu_1568_p2 = ($signed(3'd0) - $signed(rhs_5_fu_1564_p1));

assign sub_ln1347_6_fu_1600_p2 = ($signed(3'd0) - $signed(rhs_6_fu_1596_p1));

assign sub_ln1347_7_fu_1632_p2 = ($signed(3'd0) - $signed(rhs_7_fu_1628_p1));

assign sub_ln1347_8_fu_1664_p2 = ($signed(3'd0) - $signed(rhs_8_fu_1660_p1));

assign sub_ln1347_9_fu_1696_p2 = ($signed(3'd0) - $signed(rhs_9_fu_1692_p1));

assign sub_ln1347_fu_1408_p2 = ($signed(3'd0) - $signed(rhs_0_fu_1404_p1));

assign threshs_m_thresholds_V_0_0_address0 = idxprom2_i_fu_2383_p1;

assign threshs_m_thresholds_V_0_1_address0 = idxprom2_i_fu_2383_p1;

assign tmp_10_fu_1272_p3 = weights_V_TDATA[32'd8];

assign tmp_11_fu_1280_p3 = weights_V_TDATA[32'd9];

assign tmp_12_fu_1288_p3 = weights_V_TDATA[32'd10];

assign tmp_13_fu_1296_p3 = weights_V_TDATA[32'd11];

assign tmp_14_fu_1304_p3 = weights_V_TDATA[32'd12];

assign tmp_15_fu_1312_p3 = weights_V_TDATA[32'd13];

assign tmp_16_fu_1320_p3 = weights_V_TDATA[32'd14];

assign tmp_17_fu_1328_p3 = weights_V_TDATA[32'd15];

assign tmp_18_fu_1336_p3 = weights_V_TDATA[32'd16];

assign tmp_19_fu_1344_p3 = weights_V_TDATA[32'd17];

assign tmp_20_fu_1352_p3 = weights_V_TDATA[32'd18];

assign tmp_21_fu_1360_p3 = weights_V_TDATA[32'd19];

assign tmp_22_fu_1368_p3 = weights_V_TDATA[32'd20];

assign tmp_23_fu_1376_p3 = weights_V_TDATA[32'd21];

assign tmp_24_fu_1384_p3 = weights_V_TDATA[32'd22];

assign tmp_25_fu_1392_p3 = weights_V_TDATA[32'd23];

assign tmp_3_fu_1216_p3 = weights_V_TDATA[32'd1];

assign tmp_4_fu_1224_p3 = weights_V_TDATA[32'd2];

assign tmp_5_fu_1232_p3 = weights_V_TDATA[32'd3];

assign tmp_6_fu_1240_p3 = weights_V_TDATA[32'd4];

assign tmp_7_fu_1248_p3 = weights_V_TDATA[32'd5];

assign tmp_8_fu_1256_p3 = weights_V_TDATA[32'd6];

assign tmp_9_fu_1264_p3 = weights_V_TDATA[32'd7];

assign tmp_fu_845_p49 = sf_fu_256[5:0];

assign trunc_ln256_fu_948_p1 = sf_fu_256[5:0];

assign trunc_ln674_1_fu_1400_p1 = ap_phi_mux_inElem_phi_fu_515_p98[1:0];

assign trunc_ln674_fu_1212_p1 = weights_V_TDATA[0:0];

assign xor_ln890_fu_2436_p2 = (icmp_ln890_fu_2431_p2 ^ 1'd1);

assign zext_ln691_fu_2442_p1 = xor_ln890_fu_2436_p2;

endmodule //StreamingFCLayer_Batch_4_Matrix_Vector_Activate_Stream_Batch_1152u_256u_24u_1u_Slice_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_48_ap_uint_2_ThresholdsActivation_256u_1u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s
