Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 29 10:03:43 2024
| Host         : Host-003 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mini_alu_timing_summary_routed.rpt -pb mini_alu_timing_summary_routed.pb -rpx mini_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : mini_alu
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.281ns (52.205%)  route 3.004ns (47.795%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.143     1.943    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.040 r  output[4]_INST_0_i_2/O
                         net (fo=3, routed)           0.524     2.564    generic_adder_alu/carry_2__2
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.097     2.661 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.336     3.997    output_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         2.287     6.285 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     6.285    output[3]
    W9                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 3.305ns (54.187%)  route 2.794ns (45.813%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.143     1.943    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.040 r  output[4]_INST_0_i_2/O
                         net (fo=3, routed)           0.311     2.351    generic_adder_alu/carry_2__2
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.097     2.448 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.339     3.788    output_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.311     6.099 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     6.099    output[2]
    U9                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 3.299ns (55.012%)  route 2.697ns (44.988%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 f  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.143     1.943    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.040 f  output[4]_INST_0_i_2/O
                         net (fo=3, routed)           0.311     2.351    generic_adder_alu/carry_2__2
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.097     2.448 r  output[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.243     3.691    output_OBUF[4]
    W10                  OBUF (Prop_obuf_I_O)         2.305     5.996 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     5.996    output[4]
    W10                                                               r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.812ns  (logic 3.327ns (57.236%)  route 2.485ns (42.764%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.143     1.943    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.100     2.043 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.342     3.385    output_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         2.427     5.812 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     5.812    output[1]
    U8                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.481ns  (logic 3.281ns (59.857%)  route 2.200ns (40.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y13                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.894     1.777    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.097     1.874 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.306     3.180    output_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         2.301     5.481 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     5.481    output[0]
    W11                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.424ns (64.510%)  route 0.783ns (35.490%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.408     0.593    A_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.638 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.375     1.013    output_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         1.194     2.207 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     2.207    output[0]
    W11                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.472ns (66.510%)  route 0.741ns (33.490%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  C_IBUF_inst/O
                         net (fo=5, routed)           0.355     0.602    C_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.647 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.386     1.033    output_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.213 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     2.213    output[3]
    W9                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.472ns (66.239%)  route 0.750ns (33.761%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.399     0.628    B_IBUF[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.673 r  output[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.351     1.024    output_OBUF[4]
    W10                  OBUF (Prop_obuf_I_O)         1.198     2.222 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     2.222    output[4]
    W10                                                               r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.482ns (64.938%)  route 0.800ns (35.062%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.404     0.589    A_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.048     0.637 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.396     1.033    output_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.249     2.282 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     2.282    output[1]
    U8                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.421ns (61.174%)  route 0.902ns (38.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.680    B_IBUF[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.045     0.725 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.393     1.119    output_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.322 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     2.322    output[2]
    U9                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------





