<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_18xx_43xx/clock_18xx_43xx.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_b7e4ec23273c3b0265e149bb747aff2e.html">lpc_core</a></li><li class="navelem"><a class="el" href="dir_0f78f479efa608396702193aa86db64e.html">lpc_chip</a></li><li class="navelem"><a class="el" href="dir_0ba4adbddf984ac37382d63131b3e908.html">chip_18xx_43xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">clock_18xx_43xx.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="chip_8h_source.html">chip.h</a>&quot;</code><br/>
</div>
<p><a href="clock__18xx__43xx_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html">CLK_PERIPH_TO_BASE_T</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a919a0947eae23ebbd3c98eb2b71218d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#a919a0947eae23ebbd3c98eb2b71218d7">CRYSTAL_32K_FREQ_IN</a>&#160;&#160;&#160;(32 * 1024)</td></tr>
<tr class="separator:a919a0947eae23ebbd3c98eb2b71218d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a88bc5626922c733901e35ba315dfdce9"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#a88bc5626922c733901e35ba315dfdce9">Chip_Clock_TestMainPLLMultiplier</a> (uint32_t InputHz, uint32_t TestMult, uint32_t MinHz, uint32_t MaxHz)</td></tr>
<tr class="separator:a88bc5626922c733901e35ba315dfdce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b413ffe0aee33e02603e97fd9d231c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#a68b413ffe0aee33e02603e97fd9d231c">Chip_Clock_GetDivRate</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> clock, <a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> divider)</td></tr>
<tr class="separator:a68b413ffe0aee33e02603e97fd9d231c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6ef8ed530187ca2f3489066286c487"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#aca6ef8ed530187ca2f3489066286c487">Chip_Clock_FindBaseClock</a> (<a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="separator:aca6ef8ed530187ca2f3489066286c487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa74040cd24046b7e09cbb2c1cf6e6c0d">Chip_Clock_EnableCrystal</a> (void)</td></tr>
<tr class="memdesc:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the crystal oscillator.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa74040cd24046b7e09cbb2c1cf6e6c0d">More...</a><br/></td></tr>
<tr class="separator:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc79ec252fc8518b284aff51e86adf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadbc79ec252fc8518b284aff51e86adf5">Chip_Clock_DisableCrystal</a> (void)</td></tr>
<tr class="memdesc:gadbc79ec252fc8518b284aff51e86adf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the crystal oscillator.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadbc79ec252fc8518b284aff51e86adf5">More...</a><br/></td></tr>
<tr class="separator:gadbc79ec252fc8518b284aff51e86adf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga1667168db76064ac1c2bebd3dfa6db6d">Chip_Clock_SetupMainPLLHz</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, uint32_t MinHz, uint32_t DesiredHz, uint32_t MaxHz)</td></tr>
<tr class="memdesc:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga1667168db76064ac1c2bebd3dfa6db6d">More...</a><br/></td></tr>
<tr class="separator:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga02f88a46ae6e2b942e8c5fd58915634e">Chip_Clock_SetupMainPLLMult</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, uint32_t mult)</td></tr>
<tr class="memdesc:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Directly set the PLL multipler.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga02f88a46ae6e2b942e8c5fd58915634e">More...</a><br/></td></tr>
<tr class="separator:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52f49ae117b1091809cb24f18481b86"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gac52f49ae117b1091809cb24f18481b86">Chip_Clock_GetMainPLLHz</a> (void)</td></tr>
<tr class="memdesc:gac52f49ae117b1091809cb24f18481b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the main PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gac52f49ae117b1091809cb24f18481b86">More...</a><br/></td></tr>
<tr class="separator:gac52f49ae117b1091809cb24f18481b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf3b8670c3f4253ee4ed55da6d423ea6d">Chip_Clock_DisableMainPLL</a> (void)</td></tr>
<tr class="memdesc:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the main PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf3b8670c3f4253ee4ed55da6d423ea6d">More...</a><br/></td></tr>
<tr class="separator:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga81a61e26f9f73ba0cbe5d704b5d9e469">Chip_Clock_EnableMainPLL</a> (void)</td></tr>
<tr class="memdesc:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enbles the main PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga81a61e26f9f73ba0cbe5d704b5d9e469">More...</a><br/></td></tr>
<tr class="separator:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f17edbfc43956181f47c41f13e8c439"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga5f17edbfc43956181f47c41f13e8c439">Chip_Clock_MainPLLLocked</a> (void)</td></tr>
<tr class="memdesc:ga5f17edbfc43956181f47c41f13e8c439"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the lock status of the main PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga5f17edbfc43956181f47c41f13e8c439">More...</a><br/></td></tr>
<tr class="separator:ga5f17edbfc43956181f47c41f13e8c439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df837b459e11fdf1eda8d48be292fc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9df837b459e11fdf1eda8d48be292fc5">Chip_Clock_SetDivider</a> (<a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, uint32_t Divisor)</td></tr>
<tr class="memdesc:ga9df837b459e11fdf1eda8d48be292fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up a CGU clock divider and it's input clock.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9df837b459e11fdf1eda8d48be292fc5">More...</a><br/></td></tr>
<tr class="separator:ga9df837b459e11fdf1eda8d48be292fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc4d71a69a9b0c44577264cd9491834"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga3fc4d71a69a9b0c44577264cd9491834">Chip_Clock_GetDividerSource</a> (<a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider)</td></tr>
<tr class="memdesc:ga3fc4d71a69a9b0c44577264cd9491834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU clock divider source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga3fc4d71a69a9b0c44577264cd9491834">More...</a><br/></td></tr>
<tr class="separator:ga3fc4d71a69a9b0c44577264cd9491834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecd015038258f1cc4f746054268d94f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaeecd015038258f1cc4f746054268d94f">Chip_Clock_GetDividerDivisor</a> (<a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider)</td></tr>
<tr class="memdesc:gaeecd015038258f1cc4f746054268d94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU clock divider divisor.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaeecd015038258f1cc4f746054268d94f">More...</a><br/></td></tr>
<tr class="separator:gaeecd015038258f1cc4f746054268d94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4ad0a2b922ac85f94ab0bb2036def308">Chip_Clock_GetClockInputHz</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> input)</td></tr>
<tr class="memdesc:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the specified input clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4ad0a2b922ac85f94ab0bb2036def308">More...</a><br/></td></tr>
<tr class="separator:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8686b03c1433974a6473f10cc0203915"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga8686b03c1433974a6473f10cc0203915">Chip_Clock_GetBaseClocktHz</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> clock)</td></tr>
<tr class="memdesc:ga8686b03c1433974a6473f10cc0203915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the specified base clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga8686b03c1433974a6473f10cc0203915">More...</a><br/></td></tr>
<tr class="separator:ga8686b03c1433974a6473f10cc0203915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2">Chip_Clock_SetBaseClock</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, bool autoblocken, bool powerdn)</td></tr>
<tr class="memdesc:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a CGU Base Clock clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2">More...</a><br/></td></tr>
<tr class="separator:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9d6621765b2b77f40db1eed937cb5dc8">Chip_Clock_GetBaseClockOpts</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> *Input, bool *autoblocken, bool *powerdn)</td></tr>
<tr class="memdesc:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CGU Base Clock clock source information.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9d6621765b2b77f40db1eed937cb5dc8">More...</a><br/></td></tr>
<tr class="separator:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae957c1a6743ad69320c1c198e5411ec0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae957c1a6743ad69320c1c198e5411ec0">Chip_Clock_EnableBaseClock</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:gae957c1a6743ad69320c1c198e5411ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a base clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae957c1a6743ad69320c1c198e5411ec0">More...</a><br/></td></tr>
<tr class="separator:gae957c1a6743ad69320c1c198e5411ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaca76aa951b9e6a69a9ef4fb2aea2aaac">Chip_Clock_DisableBaseClock</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a base clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaca76aa951b9e6a69a9ef4fb2aea2aaac">More...</a><br/></td></tr>
<tr class="separator:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga265d89b2296192ba7d5d2a63c4edd66e">Chip_Clock_IsBaseClockEnabled</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns base clock enable state.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga265d89b2296192ba7d5d2a63c4edd66e">More...</a><br/></td></tr>
<tr class="separator:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga76a6aba92d67ee2cacf4d53c9f8043ae">Chip_Clock_GetBaseClock</a> (<a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU Base Clock clock source.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga76a6aba92d67ee2cacf4d53c9f8043ae">More...</a><br/></td></tr>
<tr class="separator:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadfa0a46d347a3174c7f67edbaf3a66f8">Chip_Clock_EnableOpts</a> (<a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk, bool autoen, bool wakeupen, int div)</td></tr>
<tr class="memdesc:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral clock and sets clock states.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadfa0a46d347a3174c7f67edbaf3a66f8">More...</a><br/></td></tr>
<tr class="separator:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga002dee3b9dfa6bde2445e6fff165f0f1">Chip_Clock_Enable</a> (<a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral clock.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga002dee3b9dfa6bde2445e6fff165f0f1">More...</a><br/></td></tr>
<tr class="separator:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43f808e0218e20dfc000fc0248da1a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gad43f808e0218e20dfc000fc0248da1a4">Chip_Clock_RTCEnable</a> (void)</td></tr>
<tr class="memdesc:gad43f808e0218e20dfc000fc0248da1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables RTCclock.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gad43f808e0218e20dfc000fc0248da1a4">More...</a><br/></td></tr>
<tr class="separator:gad43f808e0218e20dfc000fc0248da1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e7bcd709e030752213380e78039ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga847e7bcd709e030752213380e78039ec">Chip_Clock_Disable</a> (<a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:ga847e7bcd709e030752213380e78039ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a peripheral clock.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga847e7bcd709e030752213380e78039ec">More...</a><br/></td></tr>
<tr class="separator:ga847e7bcd709e030752213380e78039ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4211f2f6083501edf23d418eb267b5aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4211f2f6083501edf23d418eb267b5aa">Chip_Clock_StartPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga4211f2f6083501edf23d418eb267b5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the power down sequence by disabling the branch output clocks with wake up mechanism (Only the clocks which wake up mechanism bit enabled will be disabled)  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4211f2f6083501edf23d418eb267b5aa">More...</a><br/></td></tr>
<tr class="separator:ga4211f2f6083501edf23d418eb267b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a09f033418df7c8588b073af5d6eac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga28a09f033418df7c8588b073af5d6eac">Chip_Clock_ClearPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga28a09f033418df7c8588b073af5d6eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the power down mode bit &amp; proceed normal operation of branch output clocks (Only the clocks which wake up mechanism bit enabled will be enabled after the wake up event)  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga28a09f033418df7c8588b073af5d6eac">More...</a><br/></td></tr>
<tr class="separator:ga28a09f033418df7c8588b073af5d6eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb964074c3fa133e29c51bd31e4590ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gafb964074c3fa133e29c51bd31e4590ae">Chip_Clock_GetRate</a> (<a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:gafb964074c3fa133e29c51bd31e4590ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a peripheral clock rate.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gafb964074c3fa133e29c51bd31e4590ae">More...</a><br/></td></tr>
<tr class="separator:gafb964074c3fa133e29c51bd31e4590ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fefd2c98eee4d7954719d828a1cad8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf8fefd2c98eee4d7954719d828a1cad8">Chip_Clock_GetEMCRate</a> (void)</td></tr>
<tr class="memdesc:gaf8fefd2c98eee4d7954719d828a1cad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns EMC clock rate.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf8fefd2c98eee4d7954719d828a1cad8">More...</a><br/></td></tr>
<tr class="separator:gaf8fefd2c98eee4d7954719d828a1cad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed16ed3df8281cb642db7525fdf1493d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaed16ed3df8281cb642db7525fdf1493d">Chip_Clock_SetupPLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum, const <a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html">CGU_USBAUDIO_PLL_SETUP_T</a> *pPLLSetup)</td></tr>
<tr class="memdesc:gaed16ed3df8281cb642db7525fdf1493d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up the audio or USB PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaed16ed3df8281cb642db7525fdf1493d">More...</a><br/></td></tr>
<tr class="separator:gaed16ed3df8281cb642db7525fdf1493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2715e421f23a820691b719126ebed2e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga2715e421f23a820691b719126ebed2e0">Chip_Clock_EnablePLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:ga2715e421f23a820691b719126ebed2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the audio or USB PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga2715e421f23a820691b719126ebed2e0">More...</a><br/></td></tr>
<tr class="separator:ga2715e421f23a820691b719126ebed2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa9ce1d7461c0eeca2fe5b72528d9d81e">Chip_Clock_DisablePLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the audio or USB PLL.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa9ce1d7461c0eeca2fe5b72528d9d81e">More...</a><br/></td></tr>
<tr class="separator:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gad2a40b92ab5d064cc655ae4ada1474b0">Chip_Clock_GetPLLStatus</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PLL status.  <a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gad2a40b92ab5d064cc655ae4ada1474b0">More...</a><br/></td></tr>
<tr class="separator:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6a82c8642d5afee462f0d36ad5b41479"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html">CLK_PERIPH_TO_BASE_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#a6a82c8642d5afee462f0d36ad5b41479">periph_to_base</a> []</td></tr>
<tr class="separator:a6a82c8642d5afee462f0d36ad5b41479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76c6b9016985f1a1ffd2327303482f3"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__18xx__43xx_8c.html#aa76c6b9016985f1a1ffd2327303482f3">audio_usb_pll_freq</a> [<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga0a2a280a1b21e32972aaa12e23be92baa417d44002637aeeb1b62b42c39723cc1">CGU_AUDIO_PLL</a>+1]</td></tr>
<tr class="separator:aa76c6b9016985f1a1ffd2327303482f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a919a0947eae23ebbd3c98eb2b71218d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRYSTAL_32K_FREQ_IN&#160;&#160;&#160;(32 * 1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00068">68</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aca6ef8ed530187ca2f3489066286c487"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> Chip_Clock_FindBaseClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00105">105</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a68b413ffe0aee33e02603e97fd9d231c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t Chip_Clock_GetDivRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a>&#160;</td>
          <td class="paramname"><em>divider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00094">94</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a88bc5626922c733901e35ba315dfdce9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t Chip_Clock_TestMainPLLMultiplier </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>InputHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TestMult</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>MinHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>MaxHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00082">82</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="aa76c6b9016985f1a1ffd2327303482f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t audio_usb_pll_freq[<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga0a2a280a1b21e32972aaa12e23be92baa417d44002637aeeb1b62b42c39723cc1">CGU_AUDIO_PLL</a>+1]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00071">71</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a6a82c8642d5afee462f0d36ad5b41479"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html">CLK_PERIPH_TO_BASE_T</a> periph_to_base[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6afa1093f49b9638a1603fa0e7a6b79365">CLK_APB3_BUS</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a9eb7a172a6ce7988b724d2a8db36500e">CLK_APB3_CAN0</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eadea299e99dca3c2fe173f3a71527d439">CLK_BASE_APB3</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a9d42ae524ee6b0132c0dcdbeb713c98f">CLK_APB1_BUS</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a3a1f8e0cd3791ecfb46f77d7ca533ed1">CLK_APB1_CAN1</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea2279e5c45baf49341425d8a474a0415e">CLK_BASE_APB1</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a7b621985b17426f6a4da7ed064eb50ba">CLK_SPIFI</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a7b621985b17426f6a4da7ed064eb50ba">CLK_SPIFI</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eaf53372706d0552838022756725d420dc">CLK_BASE_SPIFI</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a46682e1d98a650f89320ad20c52c4f2f">CLK_MX_BUS</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a12b22612c7b75885bc1bef94f332c182">CLK_MX_QEI</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea9bb3ba8123680624ba12b248bee63f75">CLK_BASE_MX</a>},</div>
<div class="line"></div>
<div class="line"></div>
<div class="line"></div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ad8bed8eee81f0efb1af851096dbb2c16">CLK_USB0</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ad8bed8eee81f0efb1af851096dbb2c16">CLK_USB0</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eaa20c8737f6538c0bd564d395db4057da">CLK_BASE_USB0</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a5ac607fa3b142e088ca0018ae1d78957">CLK_USB1</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a5ac607fa3b142e088ca0018ae1d78957">CLK_USB1</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea78a1bb9487ad822f972be2ed62e80abb">CLK_BASE_USB1</a>},</div>
<div class="line"></div>
<div class="line"></div>
<div class="line"></div>
<div class="line"></div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ab3b12665ba082046bd2bb6f287f4df09">CLK_APLL</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ab3b12665ba082046bd2bb6f287f4df09">CLK_APLL</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea4e0a711f4bc5d3096e16f8d041adcd5b">CLK_BASE_APLL</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a0611aab749ba3361b1a01a420b7e290c">CLK_APB2_UART3</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a0611aab749ba3361b1a01a420b7e290c">CLK_APB2_UART3</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eaa99d450659f2881cc9ba6b6124b90b6d">CLK_BASE_UART3</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a97b83ea92538553a18d0370f3443403f">CLK_APB2_UART2</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a97b83ea92538553a18d0370f3443403f">CLK_APB2_UART2</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea766fe80a33ccd3ff787dbf1d289d810f">CLK_BASE_UART2</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a74540a404292159c5b49bc0f444b61db">CLK_APB0_UART1</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a74540a404292159c5b49bc0f444b61db">CLK_APB0_UART1</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea0ac9c1e79b322c5d8002d183e468a9dc">CLK_BASE_UART1</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a6cd0919db943e3424030df132ab07a46">CLK_APB0_UART0</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a6cd0919db943e3424030df132ab07a46">CLK_APB0_UART0</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea567e018c31f0a81d9df30e1901392e11">CLK_BASE_UART0</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a01cfa3da7c46d565fd9d5af4ca3b058a">CLK_APB2_SSP1</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a01cfa3da7c46d565fd9d5af4ca3b058a">CLK_APB2_SSP1</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea01db17912c97361edf417209ed1ff90c">CLK_BASE_SSP1</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ab35f8580a8d20ed012b7d4c4d532748a">CLK_APB0_SSP0</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6ab35f8580a8d20ed012b7d4c4d532748a">CLK_APB0_SSP0</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea17d0496c0bbf1525f4d61f6d85bd7116">CLK_BASE_SSP0</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6aecaf1e31c621abcdf766ae948147df36">CLK_APB2_SDIO</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6aecaf1e31c621abcdf766ae948147df36">CLK_APB2_SDIO</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea82cb270bbdd9fb7d7344b7518770a655">CLK_BASE_SDIO</a>},</div>
<div class="line"> {<a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a5623cc59964cc18fc2717e74b819071a">CLK_CCU2_LAST</a>, <a class="code" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6a5623cc59964cc18fc2717e74b819071a">CLK_CCU2_LAST</a>, <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea23998db789e9b873e48dd3c7d3ff0ba6">CLK_BASE_NONE</a>}</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00043">43</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:22 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
