// Seed: 1859000590
module module_0 #(
    parameter id_20 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_20 = 1;
  wire id_21;
endmodule
module module_1 ();
  assign id_1 = id_1;
  tri1 id_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  id_3 :
  assert property (@(posedge 1) {1, id_3, 1, 1}) #(id_2 < id_1 & 1 == 1'b0) if (id_3);
  wand id_4;
  wire id_5;
  assign id_4 = 1;
  uwire id_6 = 1'd0;
  wire  id_7;
  always_latch $display(1, id_2);
  wire id_8;
endmodule
